
TempSensor_LCD_F446RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006450  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003bc  08006620  08006620  00007620  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080069dc  080069dc  000081d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080069dc  080069dc  000079dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080069e4  080069e4  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080069e4  080069e4  000079e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080069e8  080069e8  000079e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080069ec  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000224  200001d4  08006bc0  000081d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003f8  08006bc0  000083f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c9d9  00000000  00000000  00008204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ead  00000000  00000000  00014bdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000de0  00000000  00000000  00016a90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ad1  00000000  00000000  00017870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022c90  00000000  00000000  00018341  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010d71  00000000  00000000  0003afd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d2bf5  00000000  00000000  0004bd42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011e937  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c0c  00000000  00000000  0011e97c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  00123588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006608 	.word	0x08006608

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08006608 	.word	0x08006608

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af02      	add	r7, sp, #8
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000f1e:	79fb      	ldrb	r3, [r7, #7]
 8000f20:	f023 030f 	bic.w	r3, r3, #15
 8000f24:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000f26:	79fb      	ldrb	r3, [r7, #7]
 8000f28:	011b      	lsls	r3, r3, #4
 8000f2a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0 -> bxxxx1100
 8000f2c:	7bfb      	ldrb	r3, [r7, #15]
 8000f2e:	f043 030c 	orr.w	r3, r3, #12
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0 -> bxxxx1000
 8000f36:	7bfb      	ldrb	r3, [r7, #15]
 8000f38:	f043 0308 	orr.w	r3, r3, #8
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0 -> bxxxx1100
 8000f40:	7bbb      	ldrb	r3, [r7, #14]
 8000f42:	f043 030c 	orr.w	r3, r3, #12
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0 -> bxxxx1000
 8000f4a:	7bbb      	ldrb	r3, [r7, #14]
 8000f4c:	f043 0308 	orr.w	r3, r3, #8
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000f54:	f107 0208 	add.w	r2, r7, #8
 8000f58:	2364      	movs	r3, #100	@ 0x64
 8000f5a:	9300      	str	r3, [sp, #0]
 8000f5c:	2304      	movs	r3, #4
 8000f5e:	214e      	movs	r1, #78	@ 0x4e
 8000f60:	4803      	ldr	r0, [pc, #12]	@ (8000f70 <lcd_send_cmd+0x5c>)
 8000f62:	f001 f9ff 	bl	8002364 <HAL_I2C_Master_Transmit>
}
 8000f66:	bf00      	nop
 8000f68:	3710      	adds	r7, #16
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	200001f0 	.word	0x200001f0

08000f74 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b086      	sub	sp, #24
 8000f78:	af02      	add	r7, sp, #8
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000f7e:	79fb      	ldrb	r3, [r7, #7]
 8000f80:	f023 030f 	bic.w	r3, r3, #15
 8000f84:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000f86:	79fb      	ldrb	r3, [r7, #7]
 8000f88:	011b      	lsls	r3, r3, #4
 8000f8a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0 -> bxxxx1101
 8000f8c:	7bfb      	ldrb	r3, [r7, #15]
 8000f8e:	f043 030d 	orr.w	r3, r3, #13
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0 -> bxxxx1001
 8000f96:	7bfb      	ldrb	r3, [r7, #15]
 8000f98:	f043 0309 	orr.w	r3, r3, #9
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0 -> bxxxx1101
 8000fa0:	7bbb      	ldrb	r3, [r7, #14]
 8000fa2:	f043 030d 	orr.w	r3, r3, #13
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0 -> bxxxx1001
 8000faa:	7bbb      	ldrb	r3, [r7, #14]
 8000fac:	f043 0309 	orr.w	r3, r3, #9
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000fb4:	f107 0208 	add.w	r2, r7, #8
 8000fb8:	2364      	movs	r3, #100	@ 0x64
 8000fba:	9300      	str	r3, [sp, #0]
 8000fbc:	2304      	movs	r3, #4
 8000fbe:	214e      	movs	r1, #78	@ 0x4e
 8000fc0:	4803      	ldr	r0, [pc, #12]	@ (8000fd0 <lcd_send_data+0x5c>)
 8000fc2:	f001 f9cf 	bl	8002364 <HAL_I2C_Master_Transmit>
}
 8000fc6:	bf00      	nop
 8000fc8:	3710      	adds	r7, #16
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	200001f0 	.word	0x200001f0

08000fd4 <lcd_clear>:

void lcd_clear (void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 8000fda:	2080      	movs	r0, #128	@ 0x80
 8000fdc:	f7ff ff9a 	bl	8000f14 <lcd_send_cmd>
	for (int i=0; i<70; i++)
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	607b      	str	r3, [r7, #4]
 8000fe4:	e005      	b.n	8000ff2 <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 8000fe6:	2020      	movs	r0, #32
 8000fe8:	f7ff ffc4 	bl	8000f74 <lcd_send_data>
	for (int i=0; i<70; i++)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	3301      	adds	r3, #1
 8000ff0:	607b      	str	r3, [r7, #4]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2b45      	cmp	r3, #69	@ 0x45
 8000ff6:	ddf6      	ble.n	8000fe6 <lcd_clear+0x12>
	}
}
 8000ff8:	bf00      	nop
 8000ffa:	bf00      	nop
 8000ffc:	3708      	adds	r7, #8
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}

08001002 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8001002:	b580      	push	{r7, lr}
 8001004:	b082      	sub	sp, #8
 8001006:	af00      	add	r7, sp, #0
 8001008:	6078      	str	r0, [r7, #4]
 800100a:	6039      	str	r1, [r7, #0]
    switch (row)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d003      	beq.n	800101a <lcd_put_cur+0x18>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2b01      	cmp	r3, #1
 8001016:	d005      	beq.n	8001024 <lcd_put_cur+0x22>
 8001018:	e009      	b.n	800102e <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001020:	603b      	str	r3, [r7, #0]
            break;
 8001022:	e004      	b.n	800102e <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800102a:	603b      	str	r3, [r7, #0]
            break;
 800102c:	bf00      	nop
    }

    lcd_send_cmd (col);
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	b2db      	uxtb	r3, r3
 8001032:	4618      	mov	r0, r3
 8001034:	f7ff ff6e 	bl	8000f14 <lcd_send_cmd>
}
 8001038:	bf00      	nop
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}

08001040 <lcd_init>:


void lcd_init (void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8001044:	2032      	movs	r0, #50	@ 0x32
 8001046:	f000 fd79 	bl	8001b3c <HAL_Delay>
	lcd_send_cmd (0x30);
 800104a:	2030      	movs	r0, #48	@ 0x30
 800104c:	f7ff ff62 	bl	8000f14 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8001050:	2005      	movs	r0, #5
 8001052:	f000 fd73 	bl	8001b3c <HAL_Delay>
	lcd_send_cmd (0x30);
 8001056:	2030      	movs	r0, #48	@ 0x30
 8001058:	f7ff ff5c 	bl	8000f14 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 800105c:	2001      	movs	r0, #1
 800105e:	f000 fd6d 	bl	8001b3c <HAL_Delay>
	lcd_send_cmd (0x30);
 8001062:	2030      	movs	r0, #48	@ 0x30
 8001064:	f7ff ff56 	bl	8000f14 <lcd_send_cmd>
	HAL_Delay(10);
 8001068:	200a      	movs	r0, #10
 800106a:	f000 fd67 	bl	8001b3c <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 800106e:	2020      	movs	r0, #32
 8001070:	f7ff ff50 	bl	8000f14 <lcd_send_cmd>
	HAL_Delay(10);
 8001074:	200a      	movs	r0, #10
 8001076:	f000 fd61 	bl	8001b3c <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 800107a:	2028      	movs	r0, #40	@ 0x28
 800107c:	f7ff ff4a 	bl	8000f14 <lcd_send_cmd>
	HAL_Delay(1);
 8001080:	2001      	movs	r0, #1
 8001082:	f000 fd5b 	bl	8001b3c <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001086:	2008      	movs	r0, #8
 8001088:	f7ff ff44 	bl	8000f14 <lcd_send_cmd>
	HAL_Delay(1);
 800108c:	2001      	movs	r0, #1
 800108e:	f000 fd55 	bl	8001b3c <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001092:	2001      	movs	r0, #1
 8001094:	f7ff ff3e 	bl	8000f14 <lcd_send_cmd>
	HAL_Delay(1);
 8001098:	2001      	movs	r0, #1
 800109a:	f000 fd4f 	bl	8001b3c <HAL_Delay>
	HAL_Delay(1);
 800109e:	2001      	movs	r0, #1
 80010a0:	f000 fd4c 	bl	8001b3c <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80010a4:	2006      	movs	r0, #6
 80010a6:	f7ff ff35 	bl	8000f14 <lcd_send_cmd>
	HAL_Delay(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f000 fd46 	bl	8001b3c <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 80010b0:	200c      	movs	r0, #12
 80010b2:	f7ff ff2f 	bl	8000f14 <lcd_send_cmd>
}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}

080010ba <lcd_send_string>:

void lcd_send_string (char *str)
{
 80010ba:	b580      	push	{r7, lr}
 80010bc:	b082      	sub	sp, #8
 80010be:	af00      	add	r7, sp, #0
 80010c0:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 80010c2:	e006      	b.n	80010d2 <lcd_send_string+0x18>
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	1c5a      	adds	r2, r3, #1
 80010c8:	607a      	str	r2, [r7, #4]
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	4618      	mov	r0, r3
 80010ce:	f7ff ff51 	bl	8000f74 <lcd_send_data>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d1f4      	bne.n	80010c4 <lcd_send_string+0xa>
}
 80010da:	bf00      	nop
 80010dc:	bf00      	nop
 80010de:	3708      	adds	r7, #8
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}

080010e4 <delay_us>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void delay_us(uint16_t time)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	4603      	mov	r3, r0
 80010ec:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim6, 0);
 80010ee:	4b09      	ldr	r3, [pc, #36]	@ (8001114 <delay_us+0x30>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	2200      	movs	r2, #0
 80010f4:	625a      	str	r2, [r3, #36]	@ 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim6)) < time);
 80010f6:	bf00      	nop
 80010f8:	4b06      	ldr	r3, [pc, #24]	@ (8001114 <delay_us+0x30>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80010fe:	88fb      	ldrh	r3, [r7, #6]
 8001100:	429a      	cmp	r2, r3
 8001102:	d3f9      	bcc.n	80010f8 <delay_us+0x14>
}
 8001104:	bf00      	nop
 8001106:	bf00      	nop
 8001108:	370c      	adds	r7, #12
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	20000244 	.word	0x20000244

08001118 <displayLCD_Temp>:

void displayLCD_Temp (float temp)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b088      	sub	sp, #32
 800111c:	af00      	add	r7, sp, #0
 800111e:	ed87 0a01 	vstr	s0, [r7, #4]
	char str[20] = {0};
 8001122:	f107 030c 	add.w	r3, r7, #12
 8001126:	2200      	movs	r2, #0
 8001128:	601a      	str	r2, [r3, #0]
 800112a:	605a      	str	r2, [r3, #4]
 800112c:	609a      	str	r2, [r3, #8]
 800112e:	60da      	str	r2, [r3, #12]
 8001130:	611a      	str	r2, [r3, #16]
	lcd_put_cur(0, 0);
 8001132:	2100      	movs	r1, #0
 8001134:	2000      	movs	r0, #0
 8001136:	f7ff ff64 	bl	8001002 <lcd_put_cur>

	sprintf(str, "TEMP: %.2f ", temp);
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f7ff fa24 	bl	8000588 <__aeabi_f2d>
 8001140:	4602      	mov	r2, r0
 8001142:	460b      	mov	r3, r1
 8001144:	f107 000c 	add.w	r0, r7, #12
 8001148:	4907      	ldr	r1, [pc, #28]	@ (8001168 <displayLCD_Temp+0x50>)
 800114a:	f003 f92b 	bl	80043a4 <siprintf>
	lcd_send_string(str);
 800114e:	f107 030c 	add.w	r3, r7, #12
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff ffb1 	bl	80010ba <lcd_send_string>
	lcd_send_data('C');
 8001158:	2043      	movs	r0, #67	@ 0x43
 800115a:	f7ff ff0b 	bl	8000f74 <lcd_send_data>
}
 800115e:	bf00      	nop
 8001160:	3720      	adds	r7, #32
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	08006620 	.word	0x08006620

0800116c <displayLCD_Rh>:

void displayLCD_Rh (float rh)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b088      	sub	sp, #32
 8001170:	af00      	add	r7, sp, #0
 8001172:	ed87 0a01 	vstr	s0, [r7, #4]
	char str[20] = {0};
 8001176:	f107 030c 	add.w	r3, r7, #12
 800117a:	2200      	movs	r2, #0
 800117c:	601a      	str	r2, [r3, #0]
 800117e:	605a      	str	r2, [r3, #4]
 8001180:	609a      	str	r2, [r3, #8]
 8001182:	60da      	str	r2, [r3, #12]
 8001184:	611a      	str	r2, [r3, #16]
	lcd_put_cur(1, 0);
 8001186:	2100      	movs	r1, #0
 8001188:	2001      	movs	r0, #1
 800118a:	f7ff ff3a 	bl	8001002 <lcd_put_cur>

	sprintf(str, "HUMID: %.2f ", rh);
 800118e:	6878      	ldr	r0, [r7, #4]
 8001190:	f7ff f9fa 	bl	8000588 <__aeabi_f2d>
 8001194:	4602      	mov	r2, r0
 8001196:	460b      	mov	r3, r1
 8001198:	f107 000c 	add.w	r0, r7, #12
 800119c:	4907      	ldr	r1, [pc, #28]	@ (80011bc <displayLCD_Rh+0x50>)
 800119e:	f003 f901 	bl	80043a4 <siprintf>
	lcd_send_string(str);
 80011a2:	f107 030c 	add.w	r3, r7, #12
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff ff87 	bl	80010ba <lcd_send_string>
	lcd_send_data('%');
 80011ac:	2025      	movs	r0, #37	@ 0x25
 80011ae:	f7ff fee1 	bl	8000f74 <lcd_send_data>
}
 80011b2:	bf00      	nop
 80011b4:	3720      	adds	r7, #32
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	0800662c 	.word	0x0800662c

080011c0 <Set_GPIO_Input>:
float DHT11_Temperature = 0;
float DHT11_Humidity = 0;
uint8_t sensorData = 0;

void Set_GPIO_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b088      	sub	sp, #32
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	460b      	mov	r3, r1
 80011ca:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_Struct = {0};
 80011cc:	f107 030c 	add.w	r3, r7, #12
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	60da      	str	r2, [r3, #12]
 80011da:	611a      	str	r2, [r3, #16]
	GPIO_Struct.Pin = GPIO_Pin;
 80011dc:	887b      	ldrh	r3, [r7, #2]
 80011de:	60fb      	str	r3, [r7, #12]
	GPIO_Struct.Mode = GPIO_MODE_INPUT;
 80011e0:	2300      	movs	r3, #0
 80011e2:	613b      	str	r3, [r7, #16]
	GPIO_Struct.Pull = GPIO_NOPULL;
 80011e4:	2300      	movs	r3, #0
 80011e6:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_Struct);
 80011e8:	f107 030c 	add.w	r3, r7, #12
 80011ec:	4619      	mov	r1, r3
 80011ee:	6878      	ldr	r0, [r7, #4]
 80011f0:	f000 fdae 	bl	8001d50 <HAL_GPIO_Init>
}
 80011f4:	bf00      	nop
 80011f6:	3720      	adds	r7, #32
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}

080011fc <Set_GPIO_Output>:

void Set_GPIO_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b088      	sub	sp, #32
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
 8001204:	460b      	mov	r3, r1
 8001206:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_Struct = {0};
 8001208:	f107 030c 	add.w	r3, r7, #12
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	605a      	str	r2, [r3, #4]
 8001212:	609a      	str	r2, [r3, #8]
 8001214:	60da      	str	r2, [r3, #12]
 8001216:	611a      	str	r2, [r3, #16]
	GPIO_Struct.Pin = GPIO_Pin;
 8001218:	887b      	ldrh	r3, [r7, #2]
 800121a:	60fb      	str	r3, [r7, #12]
	GPIO_Struct.Mode = GPIO_MODE_OUTPUT_PP;
 800121c:	2301      	movs	r3, #1
 800121e:	613b      	str	r3, [r7, #16]
	GPIO_Struct.Speed = GPIO_SPEED_FREQ_LOW;
 8001220:	2300      	movs	r3, #0
 8001222:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_Struct);
 8001224:	f107 030c 	add.w	r3, r7, #12
 8001228:	4619      	mov	r1, r3
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f000 fd90 	bl	8001d50 <HAL_GPIO_Init>
}
 8001230:	bf00      	nop
 8001232:	3720      	adds	r7, #32
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}

08001238 <MCU_StartSignal>:

// When the signal starts, the MCU will pull the pin low for 18 milliseconds
// Then it will pull the pin high for 20 - 40 microseconds
// Finally, the MCU will release the pin
void MCU_StartSignal (void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 1);
 800123c:	2201      	movs	r2, #1
 800123e:	2102      	movs	r1, #2
 8001240:	4810      	ldr	r0, [pc, #64]	@ (8001284 <MCU_StartSignal+0x4c>)
 8001242:	f000 ff31 	bl	80020a8 <HAL_GPIO_WritePin>
	HAL_Delay(300);
 8001246:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800124a:	f000 fc77 	bl	8001b3c <HAL_Delay>

	Set_GPIO_Output(DHT11_PORT, DHT11_PIN);				// set PortA Pin1 as output
 800124e:	2102      	movs	r1, #2
 8001250:	480c      	ldr	r0, [pc, #48]	@ (8001284 <MCU_StartSignal+0x4c>)
 8001252:	f7ff ffd3 	bl	80011fc <Set_GPIO_Output>
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, 0);		// set bit 0 to pull pin LOW
 8001256:	2200      	movs	r2, #0
 8001258:	2102      	movs	r1, #2
 800125a:	480a      	ldr	r0, [pc, #40]	@ (8001284 <MCU_StartSignal+0x4c>)
 800125c:	f000 ff24 	bl	80020a8 <HAL_GPIO_WritePin>
	HAL_Delay(18);										// delay for 18 milliseconds
 8001260:	2012      	movs	r0, #18
 8001262:	f000 fc6b 	bl	8001b3c <HAL_Delay>
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, 1);		// set bit 1 to pull pin HIGH
 8001266:	2201      	movs	r2, #1
 8001268:	2102      	movs	r1, #2
 800126a:	4806      	ldr	r0, [pc, #24]	@ (8001284 <MCU_StartSignal+0x4c>)
 800126c:	f000 ff1c 	bl	80020a8 <HAL_GPIO_WritePin>
	delay_us(20);										// delay for 20 microseconds
 8001270:	2014      	movs	r0, #20
 8001272:	f7ff ff37 	bl	80010e4 <delay_us>
	Set_GPIO_Input(DHT11_PORT, DHT11_PIN);				// finally set PortA Pin1 as input
 8001276:	2102      	movs	r1, #2
 8001278:	4802      	ldr	r0, [pc, #8]	@ (8001284 <MCU_StartSignal+0x4c>)
 800127a:	f7ff ffa1 	bl	80011c0 <Set_GPIO_Input>
}
 800127e:	bf00      	nop
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40020000 	.word	0x40020000

08001288 <DHT11_CheckSignal>:


uint8_t DHT11_CheckSignal (void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
	uint8_t Response_Signal = 0;
 800128e:	2300      	movs	r3, #0
 8001290:	71fb      	strb	r3, [r7, #7]
	delay_us(40);										// wait for 40 microseconds
 8001292:	2028      	movs	r0, #40	@ 0x28
 8001294:	f7ff ff26 	bl	80010e4 <delay_us>
	if (!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))) {
 8001298:	2102      	movs	r1, #2
 800129a:	4811      	ldr	r0, [pc, #68]	@ (80012e0 <DHT11_CheckSignal+0x58>)
 800129c:	f000 feec 	bl	8002078 <HAL_GPIO_ReadPin>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d10e      	bne.n	80012c4 <DHT11_CheckSignal+0x3c>
		delay_us(80);									// delay for 80 microseconds
 80012a6:	2050      	movs	r0, #80	@ 0x50
 80012a8:	f7ff ff1c 	bl	80010e4 <delay_us>
		if (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) {	// check if the pin is HIGH
 80012ac:	2102      	movs	r1, #2
 80012ae:	480c      	ldr	r0, [pc, #48]	@ (80012e0 <DHT11_CheckSignal+0x58>)
 80012b0:	f000 fee2 	bl	8002078 <HAL_GPIO_ReadPin>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d002      	beq.n	80012c0 <DHT11_CheckSignal+0x38>
			Response_Signal = 1;						// if so, the signal is 1 (present)
 80012ba:	2301      	movs	r3, #1
 80012bc:	71fb      	strb	r3, [r7, #7]
 80012be:	e001      	b.n	80012c4 <DHT11_CheckSignal+0x3c>
		} else {
			Response_Signal = -1;						// else, the signal is -1 (not present)
 80012c0:	23ff      	movs	r3, #255	@ 0xff
 80012c2:	71fb      	strb	r3, [r7, #7]
		}
	}
	while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN));	// wait for pin to go LOW
 80012c4:	bf00      	nop
 80012c6:	2102      	movs	r1, #2
 80012c8:	4805      	ldr	r0, [pc, #20]	@ (80012e0 <DHT11_CheckSignal+0x58>)
 80012ca:	f000 fed5 	bl	8002078 <HAL_GPIO_ReadPin>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d1f8      	bne.n	80012c6 <DHT11_CheckSignal+0x3e>

	return Response_Signal;
 80012d4:	79fb      	ldrb	r3, [r7, #7]
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	40020000 	.word	0x40020000

080012e4 <DHT11_ReadSignal>:


uint8_t DHT11_ReadSignal (void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
	uint8_t data_bit, count;

	for (count = 0; count < 8; count++) {
 80012ea:	2300      	movs	r3, #0
 80012ec:	71bb      	strb	r3, [r7, #6]
 80012ee:	e037      	b.n	8001360 <DHT11_ReadSignal+0x7c>
		while (!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))); // wait for the pin to go HIGH
 80012f0:	bf00      	nop
 80012f2:	2102      	movs	r1, #2
 80012f4:	481e      	ldr	r0, [pc, #120]	@ (8001370 <DHT11_ReadSignal+0x8c>)
 80012f6:	f000 febf 	bl	8002078 <HAL_GPIO_ReadPin>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d0f8      	beq.n	80012f2 <DHT11_ReadSignal+0xe>
		delay_us(40);										// delay for 40 microseconds
 8001300:	2028      	movs	r0, #40	@ 0x28
 8001302:	f7ff feef 	bl	80010e4 <delay_us>

		if (!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))) {	// if the pin is low
 8001306:	2102      	movs	r1, #2
 8001308:	4819      	ldr	r0, [pc, #100]	@ (8001370 <DHT11_ReadSignal+0x8c>)
 800130a:	f000 feb5 	bl	8002078 <HAL_GPIO_ReadPin>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d10e      	bne.n	8001332 <DHT11_ReadSignal+0x4e>
			data_bit &= ~(1 << (7 - count));				// set the bit 0
 8001314:	79bb      	ldrb	r3, [r7, #6]
 8001316:	f1c3 0307 	rsb	r3, r3, #7
 800131a:	2201      	movs	r2, #1
 800131c:	fa02 f303 	lsl.w	r3, r2, r3
 8001320:	b25b      	sxtb	r3, r3
 8001322:	43db      	mvns	r3, r3
 8001324:	b25a      	sxtb	r2, r3
 8001326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800132a:	4013      	ands	r3, r2
 800132c:	b25b      	sxtb	r3, r3
 800132e:	71fb      	strb	r3, [r7, #7]
 8001330:	e00b      	b.n	800134a <DHT11_ReadSignal+0x66>
		} else {
			data_bit |= (1 << (7 - count));					// else, set the bit 1
 8001332:	79bb      	ldrb	r3, [r7, #6]
 8001334:	f1c3 0307 	rsb	r3, r3, #7
 8001338:	2201      	movs	r2, #1
 800133a:	fa02 f303 	lsl.w	r3, r2, r3
 800133e:	b25a      	sxtb	r2, r3
 8001340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001344:	4313      	orrs	r3, r2
 8001346:	b25b      	sxtb	r3, r3
 8001348:	71fb      	strb	r3, [r7, #7]
		}

		while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN));	// wait for the pin to go LOW
 800134a:	bf00      	nop
 800134c:	2102      	movs	r1, #2
 800134e:	4808      	ldr	r0, [pc, #32]	@ (8001370 <DHT11_ReadSignal+0x8c>)
 8001350:	f000 fe92 	bl	8002078 <HAL_GPIO_ReadPin>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d1f8      	bne.n	800134c <DHT11_ReadSignal+0x68>
	for (count = 0; count < 8; count++) {
 800135a:	79bb      	ldrb	r3, [r7, #6]
 800135c:	3301      	adds	r3, #1
 800135e:	71bb      	strb	r3, [r7, #6]
 8001360:	79bb      	ldrb	r3, [r7, #6]
 8001362:	2b07      	cmp	r3, #7
 8001364:	d9c4      	bls.n	80012f0 <DHT11_ReadSignal+0xc>
	}
	return data_bit;
 8001366:	79fb      	ldrb	r3, [r7, #7]
}
 8001368:	4618      	mov	r0, r3
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	40020000 	.word	0x40020000

08001374 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001378:	f000 fb6e 	bl	8001a58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800137c:	f000 f882 	bl	8001484 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001380:	f000 f950 	bl	8001624 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001384:	f000 f8ea 	bl	800155c <MX_I2C1_Init>
  MX_TIM6_Init();
 8001388:	f000 f916 	bl	80015b8 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim6);
 800138c:	4831      	ldr	r0, [pc, #196]	@ (8001454 <main+0xe0>)
 800138e:	f002 f967 	bl	8003660 <HAL_TIM_Base_Start>

  lcd_init();
 8001392:	f7ff fe55 	bl	8001040 <lcd_init>
  lcd_send_string("WELCOME TO STM32");
 8001396:	4830      	ldr	r0, [pc, #192]	@ (8001458 <main+0xe4>)
 8001398:	f7ff fe8f 	bl	80010ba <lcd_send_string>
  HAL_Delay(3000);
 800139c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80013a0:	f000 fbcc 	bl	8001b3c <HAL_Delay>
  lcd_clear();
 80013a4:	f7ff fe16 	bl	8000fd4 <lcd_clear>
  while (1)
  {

	  // Data format in correct order: 8bit integral RH data + 8bit decimal RH data + 8bit integral T data
	  // + 8bit decimal T data + 8bit check sum.
	  MCU_StartSignal();
 80013a8:	f7ff ff46 	bl	8001238 <MCU_StartSignal>
	  sensorData = DHT11_CheckSignal();
 80013ac:	f7ff ff6c 	bl	8001288 <DHT11_CheckSignal>
 80013b0:	4603      	mov	r3, r0
 80013b2:	461a      	mov	r2, r3
 80013b4:	4b29      	ldr	r3, [pc, #164]	@ (800145c <main+0xe8>)
 80013b6:	701a      	strb	r2, [r3, #0]
	  intRh_data = DHT11_ReadSignal();
 80013b8:	f7ff ff94 	bl	80012e4 <DHT11_ReadSignal>
 80013bc:	4603      	mov	r3, r0
 80013be:	461a      	mov	r2, r3
 80013c0:	4b27      	ldr	r3, [pc, #156]	@ (8001460 <main+0xec>)
 80013c2:	701a      	strb	r2, [r3, #0]
	  decRh_data = DHT11_ReadSignal();
 80013c4:	f7ff ff8e 	bl	80012e4 <DHT11_ReadSignal>
 80013c8:	4603      	mov	r3, r0
 80013ca:	461a      	mov	r2, r3
 80013cc:	4b25      	ldr	r3, [pc, #148]	@ (8001464 <main+0xf0>)
 80013ce:	701a      	strb	r2, [r3, #0]
	  intTemp_data = DHT11_ReadSignal();
 80013d0:	f7ff ff88 	bl	80012e4 <DHT11_ReadSignal>
 80013d4:	4603      	mov	r3, r0
 80013d6:	461a      	mov	r2, r3
 80013d8:	4b23      	ldr	r3, [pc, #140]	@ (8001468 <main+0xf4>)
 80013da:	701a      	strb	r2, [r3, #0]
	  decTemp_data = DHT11_ReadSignal();
 80013dc:	f7ff ff82 	bl	80012e4 <DHT11_ReadSignal>
 80013e0:	4603      	mov	r3, r0
 80013e2:	461a      	mov	r2, r3
 80013e4:	4b21      	ldr	r3, [pc, #132]	@ (800146c <main+0xf8>)
 80013e6:	701a      	strb	r2, [r3, #0]
	  CHECKSUM = DHT11_ReadSignal();
 80013e8:	f7ff ff7c 	bl	80012e4 <DHT11_ReadSignal>
 80013ec:	4603      	mov	r3, r0
 80013ee:	461a      	mov	r2, r3
 80013f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001470 <main+0xfc>)
 80013f2:	801a      	strh	r2, [r3, #0]

	  TEMP = intTemp_data;
 80013f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001468 <main+0xf4>)
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	461a      	mov	r2, r3
 80013fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001474 <main+0x100>)
 80013fc:	801a      	strh	r2, [r3, #0]
	  RH = intRh_data;
 80013fe:	4b18      	ldr	r3, [pc, #96]	@ (8001460 <main+0xec>)
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	461a      	mov	r2, r3
 8001404:	4b1c      	ldr	r3, [pc, #112]	@ (8001478 <main+0x104>)
 8001406:	801a      	strh	r2, [r3, #0]

	  DHT11_Temperature = (float) TEMP;
 8001408:	4b1a      	ldr	r3, [pc, #104]	@ (8001474 <main+0x100>)
 800140a:	881b      	ldrh	r3, [r3, #0]
 800140c:	ee07 3a90 	vmov	s15, r3
 8001410:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001414:	4b19      	ldr	r3, [pc, #100]	@ (800147c <main+0x108>)
 8001416:	edc3 7a00 	vstr	s15, [r3]
	  DHT11_Humidity = (float) RH;
 800141a:	4b17      	ldr	r3, [pc, #92]	@ (8001478 <main+0x104>)
 800141c:	881b      	ldrh	r3, [r3, #0]
 800141e:	ee07 3a90 	vmov	s15, r3
 8001422:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001426:	4b16      	ldr	r3, [pc, #88]	@ (8001480 <main+0x10c>)
 8001428:	edc3 7a00 	vstr	s15, [r3]

	  displayLCD_Temp(DHT11_Temperature);
 800142c:	4b13      	ldr	r3, [pc, #76]	@ (800147c <main+0x108>)
 800142e:	edd3 7a00 	vldr	s15, [r3]
 8001432:	eeb0 0a67 	vmov.f32	s0, s15
 8001436:	f7ff fe6f 	bl	8001118 <displayLCD_Temp>
	  displayLCD_Rh(DHT11_Humidity);
 800143a:	4b11      	ldr	r3, [pc, #68]	@ (8001480 <main+0x10c>)
 800143c:	edd3 7a00 	vldr	s15, [r3]
 8001440:	eeb0 0a67 	vmov.f32	s0, s15
 8001444:	f7ff fe92 	bl	800116c <displayLCD_Rh>


	  HAL_Delay(4000);
 8001448:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800144c:	f000 fb76 	bl	8001b3c <HAL_Delay>
	  MCU_StartSignal();
 8001450:	bf00      	nop
 8001452:	e7a9      	b.n	80013a8 <main+0x34>
 8001454:	20000244 	.word	0x20000244
 8001458:	0800663c 	.word	0x0800663c
 800145c:	200002a0 	.word	0x200002a0
 8001460:	2000028c 	.word	0x2000028c
 8001464:	2000028d 	.word	0x2000028d
 8001468:	2000028e 	.word	0x2000028e
 800146c:	2000028f 	.word	0x2000028f
 8001470:	20000294 	.word	0x20000294
 8001474:	20000292 	.word	0x20000292
 8001478:	20000290 	.word	0x20000290
 800147c:	20000298 	.word	0x20000298
 8001480:	2000029c 	.word	0x2000029c

08001484 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b094      	sub	sp, #80	@ 0x50
 8001488:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800148a:	f107 031c 	add.w	r3, r7, #28
 800148e:	2234      	movs	r2, #52	@ 0x34
 8001490:	2100      	movs	r1, #0
 8001492:	4618      	mov	r0, r3
 8001494:	f002 ffeb 	bl	800446e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001498:	f107 0308 	add.w	r3, r7, #8
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	609a      	str	r2, [r3, #8]
 80014a4:	60da      	str	r2, [r3, #12]
 80014a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014a8:	2300      	movs	r3, #0
 80014aa:	607b      	str	r3, [r7, #4]
 80014ac:	4b29      	ldr	r3, [pc, #164]	@ (8001554 <SystemClock_Config+0xd0>)
 80014ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b0:	4a28      	ldr	r2, [pc, #160]	@ (8001554 <SystemClock_Config+0xd0>)
 80014b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80014b8:	4b26      	ldr	r3, [pc, #152]	@ (8001554 <SystemClock_Config+0xd0>)
 80014ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014c0:	607b      	str	r3, [r7, #4]
 80014c2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80014c4:	2300      	movs	r3, #0
 80014c6:	603b      	str	r3, [r7, #0]
 80014c8:	4b23      	ldr	r3, [pc, #140]	@ (8001558 <SystemClock_Config+0xd4>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80014d0:	4a21      	ldr	r2, [pc, #132]	@ (8001558 <SystemClock_Config+0xd4>)
 80014d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014d6:	6013      	str	r3, [r2, #0]
 80014d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001558 <SystemClock_Config+0xd4>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80014e0:	603b      	str	r3, [r7, #0]
 80014e2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014e4:	2301      	movs	r3, #1
 80014e6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014e8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80014ec:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014ee:	2302      	movs	r3, #2
 80014f0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014f2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80014f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80014f8:	2304      	movs	r3, #4
 80014fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 50;
 80014fc:	2332      	movs	r3, #50	@ 0x32
 80014fe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001500:	2302      	movs	r3, #2
 8001502:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001504:	2302      	movs	r3, #2
 8001506:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001508:	2302      	movs	r3, #2
 800150a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800150c:	f107 031c 	add.w	r3, r7, #28
 8001510:	4618      	mov	r0, r3
 8001512:	f001 fdb7 	bl	8003084 <HAL_RCC_OscConfig>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800151c:	f000 f8d2 	bl	80016c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001520:	230f      	movs	r3, #15
 8001522:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001524:	2302      	movs	r3, #2
 8001526:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001528:	2300      	movs	r3, #0
 800152a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800152c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001530:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001532:	2300      	movs	r3, #0
 8001534:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001536:	f107 0308 	add.w	r3, r7, #8
 800153a:	2101      	movs	r1, #1
 800153c:	4618      	mov	r0, r3
 800153e:	f001 fa6b 	bl	8002a18 <HAL_RCC_ClockConfig>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001548:	f000 f8bc 	bl	80016c4 <Error_Handler>
  }
}
 800154c:	bf00      	nop
 800154e:	3750      	adds	r7, #80	@ 0x50
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40023800 	.word	0x40023800
 8001558:	40007000 	.word	0x40007000

0800155c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001560:	4b12      	ldr	r3, [pc, #72]	@ (80015ac <MX_I2C1_Init+0x50>)
 8001562:	4a13      	ldr	r2, [pc, #76]	@ (80015b0 <MX_I2C1_Init+0x54>)
 8001564:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001566:	4b11      	ldr	r3, [pc, #68]	@ (80015ac <MX_I2C1_Init+0x50>)
 8001568:	4a12      	ldr	r2, [pc, #72]	@ (80015b4 <MX_I2C1_Init+0x58>)
 800156a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800156c:	4b0f      	ldr	r3, [pc, #60]	@ (80015ac <MX_I2C1_Init+0x50>)
 800156e:	2200      	movs	r2, #0
 8001570:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001572:	4b0e      	ldr	r3, [pc, #56]	@ (80015ac <MX_I2C1_Init+0x50>)
 8001574:	2200      	movs	r2, #0
 8001576:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001578:	4b0c      	ldr	r3, [pc, #48]	@ (80015ac <MX_I2C1_Init+0x50>)
 800157a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800157e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001580:	4b0a      	ldr	r3, [pc, #40]	@ (80015ac <MX_I2C1_Init+0x50>)
 8001582:	2200      	movs	r2, #0
 8001584:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001586:	4b09      	ldr	r3, [pc, #36]	@ (80015ac <MX_I2C1_Init+0x50>)
 8001588:	2200      	movs	r2, #0
 800158a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800158c:	4b07      	ldr	r3, [pc, #28]	@ (80015ac <MX_I2C1_Init+0x50>)
 800158e:	2200      	movs	r2, #0
 8001590:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001592:	4b06      	ldr	r3, [pc, #24]	@ (80015ac <MX_I2C1_Init+0x50>)
 8001594:	2200      	movs	r2, #0
 8001596:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001598:	4804      	ldr	r0, [pc, #16]	@ (80015ac <MX_I2C1_Init+0x50>)
 800159a:	f000 fd9f 	bl	80020dc <HAL_I2C_Init>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80015a4:	f000 f88e 	bl	80016c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015a8:	bf00      	nop
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	200001f0 	.word	0x200001f0
 80015b0:	40005400 	.word	0x40005400
 80015b4:	000186a0 	.word	0x000186a0

080015b8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015be:	463b      	mov	r3, r7
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80015c6:	4b15      	ldr	r3, [pc, #84]	@ (800161c <MX_TIM6_Init+0x64>)
 80015c8:	4a15      	ldr	r2, [pc, #84]	@ (8001620 <MX_TIM6_Init+0x68>)
 80015ca:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 80-1;
 80015cc:	4b13      	ldr	r3, [pc, #76]	@ (800161c <MX_TIM6_Init+0x64>)
 80015ce:	224f      	movs	r2, #79	@ 0x4f
 80015d0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015d2:	4b12      	ldr	r3, [pc, #72]	@ (800161c <MX_TIM6_Init+0x64>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80015d8:	4b10      	ldr	r3, [pc, #64]	@ (800161c <MX_TIM6_Init+0x64>)
 80015da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015de:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015e0:	4b0e      	ldr	r3, [pc, #56]	@ (800161c <MX_TIM6_Init+0x64>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80015e6:	480d      	ldr	r0, [pc, #52]	@ (800161c <MX_TIM6_Init+0x64>)
 80015e8:	f001 ffea 	bl	80035c0 <HAL_TIM_Base_Init>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80015f2:	f000 f867 	bl	80016c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015f6:	2300      	movs	r3, #0
 80015f8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015fa:	2300      	movs	r3, #0
 80015fc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80015fe:	463b      	mov	r3, r7
 8001600:	4619      	mov	r1, r3
 8001602:	4806      	ldr	r0, [pc, #24]	@ (800161c <MX_TIM6_Init+0x64>)
 8001604:	f002 f93a 	bl	800387c <HAL_TIMEx_MasterConfigSynchronization>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800160e:	f000 f859 	bl	80016c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001612:	bf00      	nop
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	20000244 	.word	0x20000244
 8001620:	40001000 	.word	0x40001000

08001624 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b088      	sub	sp, #32
 8001628:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800162a:	f107 030c 	add.w	r3, r7, #12
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	605a      	str	r2, [r3, #4]
 8001634:	609a      	str	r2, [r3, #8]
 8001636:	60da      	str	r2, [r3, #12]
 8001638:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	60bb      	str	r3, [r7, #8]
 800163e:	4b1f      	ldr	r3, [pc, #124]	@ (80016bc <MX_GPIO_Init+0x98>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001642:	4a1e      	ldr	r2, [pc, #120]	@ (80016bc <MX_GPIO_Init+0x98>)
 8001644:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001648:	6313      	str	r3, [r2, #48]	@ 0x30
 800164a:	4b1c      	ldr	r3, [pc, #112]	@ (80016bc <MX_GPIO_Init+0x98>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001652:	60bb      	str	r3, [r7, #8]
 8001654:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001656:	2300      	movs	r3, #0
 8001658:	607b      	str	r3, [r7, #4]
 800165a:	4b18      	ldr	r3, [pc, #96]	@ (80016bc <MX_GPIO_Init+0x98>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165e:	4a17      	ldr	r2, [pc, #92]	@ (80016bc <MX_GPIO_Init+0x98>)
 8001660:	f043 0301 	orr.w	r3, r3, #1
 8001664:	6313      	str	r3, [r2, #48]	@ 0x30
 8001666:	4b15      	ldr	r3, [pc, #84]	@ (80016bc <MX_GPIO_Init+0x98>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166a:	f003 0301 	and.w	r3, r3, #1
 800166e:	607b      	str	r3, [r7, #4]
 8001670:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001672:	2300      	movs	r3, #0
 8001674:	603b      	str	r3, [r7, #0]
 8001676:	4b11      	ldr	r3, [pc, #68]	@ (80016bc <MX_GPIO_Init+0x98>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167a:	4a10      	ldr	r2, [pc, #64]	@ (80016bc <MX_GPIO_Init+0x98>)
 800167c:	f043 0302 	orr.w	r3, r3, #2
 8001680:	6313      	str	r3, [r2, #48]	@ 0x30
 8001682:	4b0e      	ldr	r3, [pc, #56]	@ (80016bc <MX_GPIO_Init+0x98>)
 8001684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001686:	f003 0302 	and.w	r3, r3, #2
 800168a:	603b      	str	r3, [r7, #0]
 800168c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 800168e:	2200      	movs	r2, #0
 8001690:	2102      	movs	r1, #2
 8001692:	480b      	ldr	r0, [pc, #44]	@ (80016c0 <MX_GPIO_Init+0x9c>)
 8001694:	f000 fd08 	bl	80020a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001698:	2302      	movs	r3, #2
 800169a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800169c:	2301      	movs	r3, #1
 800169e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a0:	2300      	movs	r3, #0
 80016a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a4:	2300      	movs	r3, #0
 80016a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016a8:	f107 030c 	add.w	r3, r7, #12
 80016ac:	4619      	mov	r1, r3
 80016ae:	4804      	ldr	r0, [pc, #16]	@ (80016c0 <MX_GPIO_Init+0x9c>)
 80016b0:	f000 fb4e 	bl	8001d50 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80016b4:	bf00      	nop
 80016b6:	3720      	adds	r7, #32
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	40023800 	.word	0x40023800
 80016c0:	40020000 	.word	0x40020000

080016c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016c8:	b672      	cpsid	i
}
 80016ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016cc:	bf00      	nop
 80016ce:	e7fd      	b.n	80016cc <Error_Handler+0x8>

080016d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016d6:	2300      	movs	r3, #0
 80016d8:	607b      	str	r3, [r7, #4]
 80016da:	4b10      	ldr	r3, [pc, #64]	@ (800171c <HAL_MspInit+0x4c>)
 80016dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016de:	4a0f      	ldr	r2, [pc, #60]	@ (800171c <HAL_MspInit+0x4c>)
 80016e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80016e6:	4b0d      	ldr	r3, [pc, #52]	@ (800171c <HAL_MspInit+0x4c>)
 80016e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016ee:	607b      	str	r3, [r7, #4]
 80016f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016f2:	2300      	movs	r3, #0
 80016f4:	603b      	str	r3, [r7, #0]
 80016f6:	4b09      	ldr	r3, [pc, #36]	@ (800171c <HAL_MspInit+0x4c>)
 80016f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016fa:	4a08      	ldr	r2, [pc, #32]	@ (800171c <HAL_MspInit+0x4c>)
 80016fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001700:	6413      	str	r3, [r2, #64]	@ 0x40
 8001702:	4b06      	ldr	r3, [pc, #24]	@ (800171c <HAL_MspInit+0x4c>)
 8001704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001706:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800170a:	603b      	str	r3, [r7, #0]
 800170c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800170e:	bf00      	nop
 8001710:	370c      	adds	r7, #12
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	40023800 	.word	0x40023800

08001720 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b08a      	sub	sp, #40	@ 0x28
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001728:	f107 0314 	add.w	r3, r7, #20
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	605a      	str	r2, [r3, #4]
 8001732:	609a      	str	r2, [r3, #8]
 8001734:	60da      	str	r2, [r3, #12]
 8001736:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a19      	ldr	r2, [pc, #100]	@ (80017a4 <HAL_I2C_MspInit+0x84>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d12c      	bne.n	800179c <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001742:	2300      	movs	r3, #0
 8001744:	613b      	str	r3, [r7, #16]
 8001746:	4b18      	ldr	r3, [pc, #96]	@ (80017a8 <HAL_I2C_MspInit+0x88>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174a:	4a17      	ldr	r2, [pc, #92]	@ (80017a8 <HAL_I2C_MspInit+0x88>)
 800174c:	f043 0302 	orr.w	r3, r3, #2
 8001750:	6313      	str	r3, [r2, #48]	@ 0x30
 8001752:	4b15      	ldr	r3, [pc, #84]	@ (80017a8 <HAL_I2C_MspInit+0x88>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001756:	f003 0302 	and.w	r3, r3, #2
 800175a:	613b      	str	r3, [r7, #16]
 800175c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800175e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001762:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001764:	2312      	movs	r3, #18
 8001766:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001768:	2300      	movs	r3, #0
 800176a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800176c:	2303      	movs	r3, #3
 800176e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001770:	2304      	movs	r3, #4
 8001772:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001774:	f107 0314 	add.w	r3, r7, #20
 8001778:	4619      	mov	r1, r3
 800177a:	480c      	ldr	r0, [pc, #48]	@ (80017ac <HAL_I2C_MspInit+0x8c>)
 800177c:	f000 fae8 	bl	8001d50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001780:	2300      	movs	r3, #0
 8001782:	60fb      	str	r3, [r7, #12]
 8001784:	4b08      	ldr	r3, [pc, #32]	@ (80017a8 <HAL_I2C_MspInit+0x88>)
 8001786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001788:	4a07      	ldr	r2, [pc, #28]	@ (80017a8 <HAL_I2C_MspInit+0x88>)
 800178a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800178e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001790:	4b05      	ldr	r3, [pc, #20]	@ (80017a8 <HAL_I2C_MspInit+0x88>)
 8001792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001794:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001798:	60fb      	str	r3, [r7, #12]
 800179a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800179c:	bf00      	nop
 800179e:	3728      	adds	r7, #40	@ 0x28
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	40005400 	.word	0x40005400
 80017a8:	40023800 	.word	0x40023800
 80017ac:	40020400 	.word	0x40020400

080017b0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b085      	sub	sp, #20
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a0b      	ldr	r2, [pc, #44]	@ (80017ec <HAL_TIM_Base_MspInit+0x3c>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d10d      	bne.n	80017de <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80017c2:	2300      	movs	r3, #0
 80017c4:	60fb      	str	r3, [r7, #12]
 80017c6:	4b0a      	ldr	r3, [pc, #40]	@ (80017f0 <HAL_TIM_Base_MspInit+0x40>)
 80017c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ca:	4a09      	ldr	r2, [pc, #36]	@ (80017f0 <HAL_TIM_Base_MspInit+0x40>)
 80017cc:	f043 0310 	orr.w	r3, r3, #16
 80017d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80017d2:	4b07      	ldr	r3, [pc, #28]	@ (80017f0 <HAL_TIM_Base_MspInit+0x40>)
 80017d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017d6:	f003 0310 	and.w	r3, r3, #16
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 80017de:	bf00      	nop
 80017e0:	3714      	adds	r7, #20
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	40001000 	.word	0x40001000
 80017f0:	40023800 	.word	0x40023800

080017f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017f8:	bf00      	nop
 80017fa:	e7fd      	b.n	80017f8 <NMI_Handler+0x4>

080017fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001800:	bf00      	nop
 8001802:	e7fd      	b.n	8001800 <HardFault_Handler+0x4>

08001804 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001808:	bf00      	nop
 800180a:	e7fd      	b.n	8001808 <MemManage_Handler+0x4>

0800180c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001810:	bf00      	nop
 8001812:	e7fd      	b.n	8001810 <BusFault_Handler+0x4>

08001814 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001818:	bf00      	nop
 800181a:	e7fd      	b.n	8001818 <UsageFault_Handler+0x4>

0800181c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001820:	bf00      	nop
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr

0800182a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800182a:	b480      	push	{r7}
 800182c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800182e:	bf00      	nop
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr

08001838 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800183c:	bf00      	nop
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr

08001846 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001846:	b580      	push	{r7, lr}
 8001848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800184a:	f000 f957 	bl	8001afc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800184e:	bf00      	nop
 8001850:	bd80      	pop	{r7, pc}

08001852 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001852:	b480      	push	{r7}
 8001854:	af00      	add	r7, sp, #0
  return 1;
 8001856:	2301      	movs	r3, #1
}
 8001858:	4618      	mov	r0, r3
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr

08001862 <_kill>:

int _kill(int pid, int sig)
{
 8001862:	b580      	push	{r7, lr}
 8001864:	b082      	sub	sp, #8
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
 800186a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800186c:	f002 fe52 	bl	8004514 <__errno>
 8001870:	4603      	mov	r3, r0
 8001872:	2216      	movs	r2, #22
 8001874:	601a      	str	r2, [r3, #0]
  return -1;
 8001876:	f04f 33ff 	mov.w	r3, #4294967295
}
 800187a:	4618      	mov	r0, r3
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}

08001882 <_exit>:

void _exit (int status)
{
 8001882:	b580      	push	{r7, lr}
 8001884:	b082      	sub	sp, #8
 8001886:	af00      	add	r7, sp, #0
 8001888:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800188a:	f04f 31ff 	mov.w	r1, #4294967295
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f7ff ffe7 	bl	8001862 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001894:	bf00      	nop
 8001896:	e7fd      	b.n	8001894 <_exit+0x12>

08001898 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b086      	sub	sp, #24
 800189c:	af00      	add	r7, sp, #0
 800189e:	60f8      	str	r0, [r7, #12]
 80018a0:	60b9      	str	r1, [r7, #8]
 80018a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018a4:	2300      	movs	r3, #0
 80018a6:	617b      	str	r3, [r7, #20]
 80018a8:	e00a      	b.n	80018c0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018aa:	f3af 8000 	nop.w
 80018ae:	4601      	mov	r1, r0
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	1c5a      	adds	r2, r3, #1
 80018b4:	60ba      	str	r2, [r7, #8]
 80018b6:	b2ca      	uxtb	r2, r1
 80018b8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	3301      	adds	r3, #1
 80018be:	617b      	str	r3, [r7, #20]
 80018c0:	697a      	ldr	r2, [r7, #20]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	dbf0      	blt.n	80018aa <_read+0x12>
  }

  return len;
 80018c8:	687b      	ldr	r3, [r7, #4]
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3718      	adds	r7, #24
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b086      	sub	sp, #24
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	60f8      	str	r0, [r7, #12]
 80018da:	60b9      	str	r1, [r7, #8]
 80018dc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018de:	2300      	movs	r3, #0
 80018e0:	617b      	str	r3, [r7, #20]
 80018e2:	e009      	b.n	80018f8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	1c5a      	adds	r2, r3, #1
 80018e8:	60ba      	str	r2, [r7, #8]
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	3301      	adds	r3, #1
 80018f6:	617b      	str	r3, [r7, #20]
 80018f8:	697a      	ldr	r2, [r7, #20]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	dbf1      	blt.n	80018e4 <_write+0x12>
  }
  return len;
 8001900:	687b      	ldr	r3, [r7, #4]
}
 8001902:	4618      	mov	r0, r3
 8001904:	3718      	adds	r7, #24
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}

0800190a <_close>:

int _close(int file)
{
 800190a:	b480      	push	{r7}
 800190c:	b083      	sub	sp, #12
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001912:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001916:	4618      	mov	r0, r3
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr

08001922 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001922:	b480      	push	{r7}
 8001924:	b083      	sub	sp, #12
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
 800192a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001932:	605a      	str	r2, [r3, #4]
  return 0;
 8001934:	2300      	movs	r3, #0
}
 8001936:	4618      	mov	r0, r3
 8001938:	370c      	adds	r7, #12
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr

08001942 <_isatty>:

int _isatty(int file)
{
 8001942:	b480      	push	{r7}
 8001944:	b083      	sub	sp, #12
 8001946:	af00      	add	r7, sp, #0
 8001948:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800194a:	2301      	movs	r3, #1
}
 800194c:	4618      	mov	r0, r3
 800194e:	370c      	adds	r7, #12
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr

08001958 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001958:	b480      	push	{r7}
 800195a:	b085      	sub	sp, #20
 800195c:	af00      	add	r7, sp, #0
 800195e:	60f8      	str	r0, [r7, #12]
 8001960:	60b9      	str	r1, [r7, #8]
 8001962:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001964:	2300      	movs	r3, #0
}
 8001966:	4618      	mov	r0, r3
 8001968:	3714      	adds	r7, #20
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
	...

08001974 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b086      	sub	sp, #24
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800197c:	4a14      	ldr	r2, [pc, #80]	@ (80019d0 <_sbrk+0x5c>)
 800197e:	4b15      	ldr	r3, [pc, #84]	@ (80019d4 <_sbrk+0x60>)
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001988:	4b13      	ldr	r3, [pc, #76]	@ (80019d8 <_sbrk+0x64>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d102      	bne.n	8001996 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001990:	4b11      	ldr	r3, [pc, #68]	@ (80019d8 <_sbrk+0x64>)
 8001992:	4a12      	ldr	r2, [pc, #72]	@ (80019dc <_sbrk+0x68>)
 8001994:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001996:	4b10      	ldr	r3, [pc, #64]	@ (80019d8 <_sbrk+0x64>)
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4413      	add	r3, r2
 800199e:	693a      	ldr	r2, [r7, #16]
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d207      	bcs.n	80019b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019a4:	f002 fdb6 	bl	8004514 <__errno>
 80019a8:	4603      	mov	r3, r0
 80019aa:	220c      	movs	r2, #12
 80019ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019ae:	f04f 33ff 	mov.w	r3, #4294967295
 80019b2:	e009      	b.n	80019c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019b4:	4b08      	ldr	r3, [pc, #32]	@ (80019d8 <_sbrk+0x64>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019ba:	4b07      	ldr	r3, [pc, #28]	@ (80019d8 <_sbrk+0x64>)
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	4413      	add	r3, r2
 80019c2:	4a05      	ldr	r2, [pc, #20]	@ (80019d8 <_sbrk+0x64>)
 80019c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019c6:	68fb      	ldr	r3, [r7, #12]
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3718      	adds	r7, #24
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	20020000 	.word	0x20020000
 80019d4:	00000400 	.word	0x00000400
 80019d8:	200002a4 	.word	0x200002a4
 80019dc:	200003f8 	.word	0x200003f8

080019e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019e4:	4b06      	ldr	r3, [pc, #24]	@ (8001a00 <SystemInit+0x20>)
 80019e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019ea:	4a05      	ldr	r2, [pc, #20]	@ (8001a00 <SystemInit+0x20>)
 80019ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019f4:	bf00      	nop
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	e000ed00 	.word	0xe000ed00

08001a04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001a04:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a3c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001a08:	f7ff ffea 	bl	80019e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a0c:	480c      	ldr	r0, [pc, #48]	@ (8001a40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a0e:	490d      	ldr	r1, [pc, #52]	@ (8001a44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a10:	4a0d      	ldr	r2, [pc, #52]	@ (8001a48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a14:	e002      	b.n	8001a1c <LoopCopyDataInit>

08001a16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a1a:	3304      	adds	r3, #4

08001a1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a20:	d3f9      	bcc.n	8001a16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a22:	4a0a      	ldr	r2, [pc, #40]	@ (8001a4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a24:	4c0a      	ldr	r4, [pc, #40]	@ (8001a50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a28:	e001      	b.n	8001a2e <LoopFillZerobss>

08001a2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a2c:	3204      	adds	r2, #4

08001a2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a30:	d3fb      	bcc.n	8001a2a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001a32:	f002 fd75 	bl	8004520 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a36:	f7ff fc9d 	bl	8001374 <main>
  bx  lr    
 8001a3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001a3c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a44:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001a48:	080069ec 	.word	0x080069ec
  ldr r2, =_sbss
 8001a4c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001a50:	200003f8 	.word	0x200003f8

08001a54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a54:	e7fe      	b.n	8001a54 <ADC_IRQHandler>
	...

08001a58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a5c:	4b0e      	ldr	r3, [pc, #56]	@ (8001a98 <HAL_Init+0x40>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a0d      	ldr	r2, [pc, #52]	@ (8001a98 <HAL_Init+0x40>)
 8001a62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a68:	4b0b      	ldr	r3, [pc, #44]	@ (8001a98 <HAL_Init+0x40>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a0a      	ldr	r2, [pc, #40]	@ (8001a98 <HAL_Init+0x40>)
 8001a6e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a74:	4b08      	ldr	r3, [pc, #32]	@ (8001a98 <HAL_Init+0x40>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a07      	ldr	r2, [pc, #28]	@ (8001a98 <HAL_Init+0x40>)
 8001a7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a80:	2003      	movs	r0, #3
 8001a82:	f000 f931 	bl	8001ce8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a86:	200f      	movs	r0, #15
 8001a88:	f000 f808 	bl	8001a9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a8c:	f7ff fe20 	bl	80016d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a90:	2300      	movs	r3, #0
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40023c00 	.word	0x40023c00

08001a9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001aa4:	4b12      	ldr	r3, [pc, #72]	@ (8001af0 <HAL_InitTick+0x54>)
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	4b12      	ldr	r3, [pc, #72]	@ (8001af4 <HAL_InitTick+0x58>)
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	4619      	mov	r1, r3
 8001aae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ab2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ab6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aba:	4618      	mov	r0, r3
 8001abc:	f000 f93b 	bl	8001d36 <HAL_SYSTICK_Config>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e00e      	b.n	8001ae8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2b0f      	cmp	r3, #15
 8001ace:	d80a      	bhi.n	8001ae6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	6879      	ldr	r1, [r7, #4]
 8001ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ad8:	f000 f911 	bl	8001cfe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001adc:	4a06      	ldr	r2, [pc, #24]	@ (8001af8 <HAL_InitTick+0x5c>)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	e000      	b.n	8001ae8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3708      	adds	r7, #8
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	20000000 	.word	0x20000000
 8001af4:	20000008 	.word	0x20000008
 8001af8:	20000004 	.word	0x20000004

08001afc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b00:	4b06      	ldr	r3, [pc, #24]	@ (8001b1c <HAL_IncTick+0x20>)
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	461a      	mov	r2, r3
 8001b06:	4b06      	ldr	r3, [pc, #24]	@ (8001b20 <HAL_IncTick+0x24>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	4a04      	ldr	r2, [pc, #16]	@ (8001b20 <HAL_IncTick+0x24>)
 8001b0e:	6013      	str	r3, [r2, #0]
}
 8001b10:	bf00      	nop
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop
 8001b1c:	20000008 	.word	0x20000008
 8001b20:	200002a8 	.word	0x200002a8

08001b24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  return uwTick;
 8001b28:	4b03      	ldr	r3, [pc, #12]	@ (8001b38 <HAL_GetTick+0x14>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	200002a8 	.word	0x200002a8

08001b3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b44:	f7ff ffee 	bl	8001b24 <HAL_GetTick>
 8001b48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b54:	d005      	beq.n	8001b62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b56:	4b0a      	ldr	r3, [pc, #40]	@ (8001b80 <HAL_Delay+0x44>)
 8001b58:	781b      	ldrb	r3, [r3, #0]
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	4413      	add	r3, r2
 8001b60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b62:	bf00      	nop
 8001b64:	f7ff ffde 	bl	8001b24 <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	68bb      	ldr	r3, [r7, #8]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	68fa      	ldr	r2, [r7, #12]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d8f7      	bhi.n	8001b64 <HAL_Delay+0x28>
  {
  }
}
 8001b74:	bf00      	nop
 8001b76:	bf00      	nop
 8001b78:	3710      	adds	r7, #16
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	20000008 	.word	0x20000008

08001b84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b085      	sub	sp, #20
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f003 0307 	and.w	r3, r3, #7
 8001b92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b94:	4b0c      	ldr	r3, [pc, #48]	@ (8001bc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001b96:	68db      	ldr	r3, [r3, #12]
 8001b98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b9a:	68ba      	ldr	r2, [r7, #8]
 8001b9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bb6:	4a04      	ldr	r2, [pc, #16]	@ (8001bc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	60d3      	str	r3, [r2, #12]
}
 8001bbc:	bf00      	nop
 8001bbe:	3714      	adds	r7, #20
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr
 8001bc8:	e000ed00 	.word	0xe000ed00

08001bcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bd0:	4b04      	ldr	r3, [pc, #16]	@ (8001be4 <__NVIC_GetPriorityGrouping+0x18>)
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	0a1b      	lsrs	r3, r3, #8
 8001bd6:	f003 0307 	and.w	r3, r3, #7
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr
 8001be4:	e000ed00 	.word	0xe000ed00

08001be8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	4603      	mov	r3, r0
 8001bf0:	6039      	str	r1, [r7, #0]
 8001bf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	db0a      	blt.n	8001c12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	b2da      	uxtb	r2, r3
 8001c00:	490c      	ldr	r1, [pc, #48]	@ (8001c34 <__NVIC_SetPriority+0x4c>)
 8001c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c06:	0112      	lsls	r2, r2, #4
 8001c08:	b2d2      	uxtb	r2, r2
 8001c0a:	440b      	add	r3, r1
 8001c0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c10:	e00a      	b.n	8001c28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	b2da      	uxtb	r2, r3
 8001c16:	4908      	ldr	r1, [pc, #32]	@ (8001c38 <__NVIC_SetPriority+0x50>)
 8001c18:	79fb      	ldrb	r3, [r7, #7]
 8001c1a:	f003 030f 	and.w	r3, r3, #15
 8001c1e:	3b04      	subs	r3, #4
 8001c20:	0112      	lsls	r2, r2, #4
 8001c22:	b2d2      	uxtb	r2, r2
 8001c24:	440b      	add	r3, r1
 8001c26:	761a      	strb	r2, [r3, #24]
}
 8001c28:	bf00      	nop
 8001c2a:	370c      	adds	r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr
 8001c34:	e000e100 	.word	0xe000e100
 8001c38:	e000ed00 	.word	0xe000ed00

08001c3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b089      	sub	sp, #36	@ 0x24
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	60f8      	str	r0, [r7, #12]
 8001c44:	60b9      	str	r1, [r7, #8]
 8001c46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	f003 0307 	and.w	r3, r3, #7
 8001c4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	f1c3 0307 	rsb	r3, r3, #7
 8001c56:	2b04      	cmp	r3, #4
 8001c58:	bf28      	it	cs
 8001c5a:	2304      	movcs	r3, #4
 8001c5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	3304      	adds	r3, #4
 8001c62:	2b06      	cmp	r3, #6
 8001c64:	d902      	bls.n	8001c6c <NVIC_EncodePriority+0x30>
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	3b03      	subs	r3, #3
 8001c6a:	e000      	b.n	8001c6e <NVIC_EncodePriority+0x32>
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c70:	f04f 32ff 	mov.w	r2, #4294967295
 8001c74:	69bb      	ldr	r3, [r7, #24]
 8001c76:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7a:	43da      	mvns	r2, r3
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	401a      	ands	r2, r3
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c84:	f04f 31ff 	mov.w	r1, #4294967295
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8e:	43d9      	mvns	r1, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c94:	4313      	orrs	r3, r2
         );
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3724      	adds	r7, #36	@ 0x24
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
	...

08001ca4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	3b01      	subs	r3, #1
 8001cb0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cb4:	d301      	bcc.n	8001cba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e00f      	b.n	8001cda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cba:	4a0a      	ldr	r2, [pc, #40]	@ (8001ce4 <SysTick_Config+0x40>)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	3b01      	subs	r3, #1
 8001cc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cc2:	210f      	movs	r1, #15
 8001cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8001cc8:	f7ff ff8e 	bl	8001be8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ccc:	4b05      	ldr	r3, [pc, #20]	@ (8001ce4 <SysTick_Config+0x40>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cd2:	4b04      	ldr	r3, [pc, #16]	@ (8001ce4 <SysTick_Config+0x40>)
 8001cd4:	2207      	movs	r2, #7
 8001cd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	e000e010 	.word	0xe000e010

08001ce8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	f7ff ff47 	bl	8001b84 <__NVIC_SetPriorityGrouping>
}
 8001cf6:	bf00      	nop
 8001cf8:	3708      	adds	r7, #8
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b086      	sub	sp, #24
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	4603      	mov	r3, r0
 8001d06:	60b9      	str	r1, [r7, #8]
 8001d08:	607a      	str	r2, [r7, #4]
 8001d0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d10:	f7ff ff5c 	bl	8001bcc <__NVIC_GetPriorityGrouping>
 8001d14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d16:	687a      	ldr	r2, [r7, #4]
 8001d18:	68b9      	ldr	r1, [r7, #8]
 8001d1a:	6978      	ldr	r0, [r7, #20]
 8001d1c:	f7ff ff8e 	bl	8001c3c <NVIC_EncodePriority>
 8001d20:	4602      	mov	r2, r0
 8001d22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d26:	4611      	mov	r1, r2
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7ff ff5d 	bl	8001be8 <__NVIC_SetPriority>
}
 8001d2e:	bf00      	nop
 8001d30:	3718      	adds	r7, #24
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}

08001d36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d36:	b580      	push	{r7, lr}
 8001d38:	b082      	sub	sp, #8
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	f7ff ffb0 	bl	8001ca4 <SysTick_Config>
 8001d44:	4603      	mov	r3, r0
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3708      	adds	r7, #8
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
	...

08001d50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b089      	sub	sp, #36	@ 0x24
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d62:	2300      	movs	r3, #0
 8001d64:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d66:	2300      	movs	r3, #0
 8001d68:	61fb      	str	r3, [r7, #28]
 8001d6a:	e165      	b.n	8002038 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	fa02 f303 	lsl.w	r3, r2, r3
 8001d74:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	697a      	ldr	r2, [r7, #20]
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d80:	693a      	ldr	r2, [r7, #16]
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	f040 8154 	bne.w	8002032 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	f003 0303 	and.w	r3, r3, #3
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d005      	beq.n	8001da2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d130      	bne.n	8001e04 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001da8:	69fb      	ldr	r3, [r7, #28]
 8001daa:	005b      	lsls	r3, r3, #1
 8001dac:	2203      	movs	r2, #3
 8001dae:	fa02 f303 	lsl.w	r3, r2, r3
 8001db2:	43db      	mvns	r3, r3
 8001db4:	69ba      	ldr	r2, [r7, #24]
 8001db6:	4013      	ands	r3, r2
 8001db8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	68da      	ldr	r2, [r3, #12]
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	005b      	lsls	r3, r3, #1
 8001dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc6:	69ba      	ldr	r2, [r7, #24]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	69ba      	ldr	r2, [r7, #24]
 8001dd0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001dd8:	2201      	movs	r2, #1
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8001de0:	43db      	mvns	r3, r3
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	4013      	ands	r3, r2
 8001de6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	091b      	lsrs	r3, r3, #4
 8001dee:	f003 0201 	and.w	r2, r3, #1
 8001df2:	69fb      	ldr	r3, [r7, #28]
 8001df4:	fa02 f303 	lsl.w	r3, r2, r3
 8001df8:	69ba      	ldr	r2, [r7, #24]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f003 0303 	and.w	r3, r3, #3
 8001e0c:	2b03      	cmp	r3, #3
 8001e0e:	d017      	beq.n	8001e40 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	68db      	ldr	r3, [r3, #12]
 8001e14:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001e16:	69fb      	ldr	r3, [r7, #28]
 8001e18:	005b      	lsls	r3, r3, #1
 8001e1a:	2203      	movs	r2, #3
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	43db      	mvns	r3, r3
 8001e22:	69ba      	ldr	r2, [r7, #24]
 8001e24:	4013      	ands	r3, r2
 8001e26:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	689a      	ldr	r2, [r3, #8]
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	69ba      	ldr	r2, [r7, #24]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	69ba      	ldr	r2, [r7, #24]
 8001e3e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f003 0303 	and.w	r3, r3, #3
 8001e48:	2b02      	cmp	r3, #2
 8001e4a:	d123      	bne.n	8001e94 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e4c:	69fb      	ldr	r3, [r7, #28]
 8001e4e:	08da      	lsrs	r2, r3, #3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	3208      	adds	r2, #8
 8001e54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e58:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e5a:	69fb      	ldr	r3, [r7, #28]
 8001e5c:	f003 0307 	and.w	r3, r3, #7
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	220f      	movs	r2, #15
 8001e64:	fa02 f303 	lsl.w	r3, r2, r3
 8001e68:	43db      	mvns	r3, r3
 8001e6a:	69ba      	ldr	r2, [r7, #24]
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	691a      	ldr	r2, [r3, #16]
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	f003 0307 	and.w	r3, r3, #7
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e80:	69ba      	ldr	r2, [r7, #24]
 8001e82:	4313      	orrs	r3, r2
 8001e84:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e86:	69fb      	ldr	r3, [r7, #28]
 8001e88:	08da      	lsrs	r2, r3, #3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	3208      	adds	r2, #8
 8001e8e:	69b9      	ldr	r1, [r7, #24]
 8001e90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e9a:	69fb      	ldr	r3, [r7, #28]
 8001e9c:	005b      	lsls	r3, r3, #1
 8001e9e:	2203      	movs	r2, #3
 8001ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea4:	43db      	mvns	r3, r3
 8001ea6:	69ba      	ldr	r2, [r7, #24]
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f003 0203 	and.w	r2, r3, #3
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebc:	69ba      	ldr	r2, [r7, #24]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	f000 80ae 	beq.w	8002032 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	60fb      	str	r3, [r7, #12]
 8001eda:	4b5d      	ldr	r3, [pc, #372]	@ (8002050 <HAL_GPIO_Init+0x300>)
 8001edc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ede:	4a5c      	ldr	r2, [pc, #368]	@ (8002050 <HAL_GPIO_Init+0x300>)
 8001ee0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ee4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ee6:	4b5a      	ldr	r3, [pc, #360]	@ (8002050 <HAL_GPIO_Init+0x300>)
 8001ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eee:	60fb      	str	r3, [r7, #12]
 8001ef0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ef2:	4a58      	ldr	r2, [pc, #352]	@ (8002054 <HAL_GPIO_Init+0x304>)
 8001ef4:	69fb      	ldr	r3, [r7, #28]
 8001ef6:	089b      	lsrs	r3, r3, #2
 8001ef8:	3302      	adds	r3, #2
 8001efa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001efe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	f003 0303 	and.w	r3, r3, #3
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	220f      	movs	r2, #15
 8001f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0e:	43db      	mvns	r3, r3
 8001f10:	69ba      	ldr	r2, [r7, #24]
 8001f12:	4013      	ands	r3, r2
 8001f14:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	4a4f      	ldr	r2, [pc, #316]	@ (8002058 <HAL_GPIO_Init+0x308>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d025      	beq.n	8001f6a <HAL_GPIO_Init+0x21a>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4a4e      	ldr	r2, [pc, #312]	@ (800205c <HAL_GPIO_Init+0x30c>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d01f      	beq.n	8001f66 <HAL_GPIO_Init+0x216>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4a4d      	ldr	r2, [pc, #308]	@ (8002060 <HAL_GPIO_Init+0x310>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d019      	beq.n	8001f62 <HAL_GPIO_Init+0x212>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4a4c      	ldr	r2, [pc, #304]	@ (8002064 <HAL_GPIO_Init+0x314>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d013      	beq.n	8001f5e <HAL_GPIO_Init+0x20e>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	4a4b      	ldr	r2, [pc, #300]	@ (8002068 <HAL_GPIO_Init+0x318>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d00d      	beq.n	8001f5a <HAL_GPIO_Init+0x20a>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	4a4a      	ldr	r2, [pc, #296]	@ (800206c <HAL_GPIO_Init+0x31c>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d007      	beq.n	8001f56 <HAL_GPIO_Init+0x206>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4a49      	ldr	r2, [pc, #292]	@ (8002070 <HAL_GPIO_Init+0x320>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d101      	bne.n	8001f52 <HAL_GPIO_Init+0x202>
 8001f4e:	2306      	movs	r3, #6
 8001f50:	e00c      	b.n	8001f6c <HAL_GPIO_Init+0x21c>
 8001f52:	2307      	movs	r3, #7
 8001f54:	e00a      	b.n	8001f6c <HAL_GPIO_Init+0x21c>
 8001f56:	2305      	movs	r3, #5
 8001f58:	e008      	b.n	8001f6c <HAL_GPIO_Init+0x21c>
 8001f5a:	2304      	movs	r3, #4
 8001f5c:	e006      	b.n	8001f6c <HAL_GPIO_Init+0x21c>
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e004      	b.n	8001f6c <HAL_GPIO_Init+0x21c>
 8001f62:	2302      	movs	r3, #2
 8001f64:	e002      	b.n	8001f6c <HAL_GPIO_Init+0x21c>
 8001f66:	2301      	movs	r3, #1
 8001f68:	e000      	b.n	8001f6c <HAL_GPIO_Init+0x21c>
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	69fa      	ldr	r2, [r7, #28]
 8001f6e:	f002 0203 	and.w	r2, r2, #3
 8001f72:	0092      	lsls	r2, r2, #2
 8001f74:	4093      	lsls	r3, r2
 8001f76:	69ba      	ldr	r2, [r7, #24]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f7c:	4935      	ldr	r1, [pc, #212]	@ (8002054 <HAL_GPIO_Init+0x304>)
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	089b      	lsrs	r3, r3, #2
 8001f82:	3302      	adds	r3, #2
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f8a:	4b3a      	ldr	r3, [pc, #232]	@ (8002074 <HAL_GPIO_Init+0x324>)
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	43db      	mvns	r3, r3
 8001f94:	69ba      	ldr	r2, [r7, #24]
 8001f96:	4013      	ands	r3, r2
 8001f98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d003      	beq.n	8001fae <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001fa6:	69ba      	ldr	r2, [r7, #24]
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001fae:	4a31      	ldr	r2, [pc, #196]	@ (8002074 <HAL_GPIO_Init+0x324>)
 8001fb0:	69bb      	ldr	r3, [r7, #24]
 8001fb2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001fb4:	4b2f      	ldr	r3, [pc, #188]	@ (8002074 <HAL_GPIO_Init+0x324>)
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	43db      	mvns	r3, r3
 8001fbe:	69ba      	ldr	r2, [r7, #24]
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d003      	beq.n	8001fd8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001fd0:	69ba      	ldr	r2, [r7, #24]
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001fd8:	4a26      	ldr	r2, [pc, #152]	@ (8002074 <HAL_GPIO_Init+0x324>)
 8001fda:	69bb      	ldr	r3, [r7, #24]
 8001fdc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fde:	4b25      	ldr	r3, [pc, #148]	@ (8002074 <HAL_GPIO_Init+0x324>)
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	43db      	mvns	r3, r3
 8001fe8:	69ba      	ldr	r2, [r7, #24]
 8001fea:	4013      	ands	r3, r2
 8001fec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d003      	beq.n	8002002 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001ffa:	69ba      	ldr	r2, [r7, #24]
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002002:	4a1c      	ldr	r2, [pc, #112]	@ (8002074 <HAL_GPIO_Init+0x324>)
 8002004:	69bb      	ldr	r3, [r7, #24]
 8002006:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002008:	4b1a      	ldr	r3, [pc, #104]	@ (8002074 <HAL_GPIO_Init+0x324>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	43db      	mvns	r3, r3
 8002012:	69ba      	ldr	r2, [r7, #24]
 8002014:	4013      	ands	r3, r2
 8002016:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002020:	2b00      	cmp	r3, #0
 8002022:	d003      	beq.n	800202c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002024:	69ba      	ldr	r2, [r7, #24]
 8002026:	693b      	ldr	r3, [r7, #16]
 8002028:	4313      	orrs	r3, r2
 800202a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800202c:	4a11      	ldr	r2, [pc, #68]	@ (8002074 <HAL_GPIO_Init+0x324>)
 800202e:	69bb      	ldr	r3, [r7, #24]
 8002030:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	3301      	adds	r3, #1
 8002036:	61fb      	str	r3, [r7, #28]
 8002038:	69fb      	ldr	r3, [r7, #28]
 800203a:	2b0f      	cmp	r3, #15
 800203c:	f67f ae96 	bls.w	8001d6c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002040:	bf00      	nop
 8002042:	bf00      	nop
 8002044:	3724      	adds	r7, #36	@ 0x24
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	40023800 	.word	0x40023800
 8002054:	40013800 	.word	0x40013800
 8002058:	40020000 	.word	0x40020000
 800205c:	40020400 	.word	0x40020400
 8002060:	40020800 	.word	0x40020800
 8002064:	40020c00 	.word	0x40020c00
 8002068:	40021000 	.word	0x40021000
 800206c:	40021400 	.word	0x40021400
 8002070:	40021800 	.word	0x40021800
 8002074:	40013c00 	.word	0x40013c00

08002078 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002078:	b480      	push	{r7}
 800207a:	b085      	sub	sp, #20
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	460b      	mov	r3, r1
 8002082:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	691a      	ldr	r2, [r3, #16]
 8002088:	887b      	ldrh	r3, [r7, #2]
 800208a:	4013      	ands	r3, r2
 800208c:	2b00      	cmp	r3, #0
 800208e:	d002      	beq.n	8002096 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002090:	2301      	movs	r3, #1
 8002092:	73fb      	strb	r3, [r7, #15]
 8002094:	e001      	b.n	800209a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002096:	2300      	movs	r3, #0
 8002098:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800209a:	7bfb      	ldrb	r3, [r7, #15]
}
 800209c:	4618      	mov	r0, r3
 800209e:	3714      	adds	r7, #20
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	460b      	mov	r3, r1
 80020b2:	807b      	strh	r3, [r7, #2]
 80020b4:	4613      	mov	r3, r2
 80020b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80020b8:	787b      	ldrb	r3, [r7, #1]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d003      	beq.n	80020c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020be:	887a      	ldrh	r2, [r7, #2]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80020c4:	e003      	b.n	80020ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80020c6:	887b      	ldrh	r3, [r7, #2]
 80020c8:	041a      	lsls	r2, r3, #16
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	619a      	str	r2, [r3, #24]
}
 80020ce:	bf00      	nop
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
	...

080020dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b084      	sub	sp, #16
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d101      	bne.n	80020ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e12b      	b.n	8002346 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d106      	bne.n	8002108 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2200      	movs	r2, #0
 80020fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f7ff fb0c 	bl	8001720 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2224      	movs	r2, #36	@ 0x24
 800210c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f022 0201 	bic.w	r2, r2, #1
 800211e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800212e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800213e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002140:	f000 fd5c 	bl	8002bfc <HAL_RCC_GetPCLK1Freq>
 8002144:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	4a81      	ldr	r2, [pc, #516]	@ (8002350 <HAL_I2C_Init+0x274>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d807      	bhi.n	8002160 <HAL_I2C_Init+0x84>
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	4a80      	ldr	r2, [pc, #512]	@ (8002354 <HAL_I2C_Init+0x278>)
 8002154:	4293      	cmp	r3, r2
 8002156:	bf94      	ite	ls
 8002158:	2301      	movls	r3, #1
 800215a:	2300      	movhi	r3, #0
 800215c:	b2db      	uxtb	r3, r3
 800215e:	e006      	b.n	800216e <HAL_I2C_Init+0x92>
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	4a7d      	ldr	r2, [pc, #500]	@ (8002358 <HAL_I2C_Init+0x27c>)
 8002164:	4293      	cmp	r3, r2
 8002166:	bf94      	ite	ls
 8002168:	2301      	movls	r3, #1
 800216a:	2300      	movhi	r3, #0
 800216c:	b2db      	uxtb	r3, r3
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e0e7      	b.n	8002346 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	4a78      	ldr	r2, [pc, #480]	@ (800235c <HAL_I2C_Init+0x280>)
 800217a:	fba2 2303 	umull	r2, r3, r2, r3
 800217e:	0c9b      	lsrs	r3, r3, #18
 8002180:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	68ba      	ldr	r2, [r7, #8]
 8002192:	430a      	orrs	r2, r1
 8002194:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	6a1b      	ldr	r3, [r3, #32]
 800219c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	4a6a      	ldr	r2, [pc, #424]	@ (8002350 <HAL_I2C_Init+0x274>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d802      	bhi.n	80021b0 <HAL_I2C_Init+0xd4>
 80021aa:	68bb      	ldr	r3, [r7, #8]
 80021ac:	3301      	adds	r3, #1
 80021ae:	e009      	b.n	80021c4 <HAL_I2C_Init+0xe8>
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80021b6:	fb02 f303 	mul.w	r3, r2, r3
 80021ba:	4a69      	ldr	r2, [pc, #420]	@ (8002360 <HAL_I2C_Init+0x284>)
 80021bc:	fba2 2303 	umull	r2, r3, r2, r3
 80021c0:	099b      	lsrs	r3, r3, #6
 80021c2:	3301      	adds	r3, #1
 80021c4:	687a      	ldr	r2, [r7, #4]
 80021c6:	6812      	ldr	r2, [r2, #0]
 80021c8:	430b      	orrs	r3, r1
 80021ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	69db      	ldr	r3, [r3, #28]
 80021d2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80021d6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	495c      	ldr	r1, [pc, #368]	@ (8002350 <HAL_I2C_Init+0x274>)
 80021e0:	428b      	cmp	r3, r1
 80021e2:	d819      	bhi.n	8002218 <HAL_I2C_Init+0x13c>
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	1e59      	subs	r1, r3, #1
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	005b      	lsls	r3, r3, #1
 80021ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80021f2:	1c59      	adds	r1, r3, #1
 80021f4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80021f8:	400b      	ands	r3, r1
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d00a      	beq.n	8002214 <HAL_I2C_Init+0x138>
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	1e59      	subs	r1, r3, #1
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	005b      	lsls	r3, r3, #1
 8002208:	fbb1 f3f3 	udiv	r3, r1, r3
 800220c:	3301      	adds	r3, #1
 800220e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002212:	e051      	b.n	80022b8 <HAL_I2C_Init+0x1dc>
 8002214:	2304      	movs	r3, #4
 8002216:	e04f      	b.n	80022b8 <HAL_I2C_Init+0x1dc>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d111      	bne.n	8002244 <HAL_I2C_Init+0x168>
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	1e58      	subs	r0, r3, #1
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6859      	ldr	r1, [r3, #4]
 8002228:	460b      	mov	r3, r1
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	440b      	add	r3, r1
 800222e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002232:	3301      	adds	r3, #1
 8002234:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002238:	2b00      	cmp	r3, #0
 800223a:	bf0c      	ite	eq
 800223c:	2301      	moveq	r3, #1
 800223e:	2300      	movne	r3, #0
 8002240:	b2db      	uxtb	r3, r3
 8002242:	e012      	b.n	800226a <HAL_I2C_Init+0x18e>
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	1e58      	subs	r0, r3, #1
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6859      	ldr	r1, [r3, #4]
 800224c:	460b      	mov	r3, r1
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	440b      	add	r3, r1
 8002252:	0099      	lsls	r1, r3, #2
 8002254:	440b      	add	r3, r1
 8002256:	fbb0 f3f3 	udiv	r3, r0, r3
 800225a:	3301      	adds	r3, #1
 800225c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002260:	2b00      	cmp	r3, #0
 8002262:	bf0c      	ite	eq
 8002264:	2301      	moveq	r3, #1
 8002266:	2300      	movne	r3, #0
 8002268:	b2db      	uxtb	r3, r3
 800226a:	2b00      	cmp	r3, #0
 800226c:	d001      	beq.n	8002272 <HAL_I2C_Init+0x196>
 800226e:	2301      	movs	r3, #1
 8002270:	e022      	b.n	80022b8 <HAL_I2C_Init+0x1dc>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d10e      	bne.n	8002298 <HAL_I2C_Init+0x1bc>
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	1e58      	subs	r0, r3, #1
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6859      	ldr	r1, [r3, #4]
 8002282:	460b      	mov	r3, r1
 8002284:	005b      	lsls	r3, r3, #1
 8002286:	440b      	add	r3, r1
 8002288:	fbb0 f3f3 	udiv	r3, r0, r3
 800228c:	3301      	adds	r3, #1
 800228e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002292:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002296:	e00f      	b.n	80022b8 <HAL_I2C_Init+0x1dc>
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	1e58      	subs	r0, r3, #1
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6859      	ldr	r1, [r3, #4]
 80022a0:	460b      	mov	r3, r1
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	440b      	add	r3, r1
 80022a6:	0099      	lsls	r1, r3, #2
 80022a8:	440b      	add	r3, r1
 80022aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80022ae:	3301      	adds	r3, #1
 80022b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80022b8:	6879      	ldr	r1, [r7, #4]
 80022ba:	6809      	ldr	r1, [r1, #0]
 80022bc:	4313      	orrs	r3, r2
 80022be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	69da      	ldr	r2, [r3, #28]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6a1b      	ldr	r3, [r3, #32]
 80022d2:	431a      	orrs	r2, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	430a      	orrs	r2, r1
 80022da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80022e6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	6911      	ldr	r1, [r2, #16]
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	68d2      	ldr	r2, [r2, #12]
 80022f2:	4311      	orrs	r1, r2
 80022f4:	687a      	ldr	r2, [r7, #4]
 80022f6:	6812      	ldr	r2, [r2, #0]
 80022f8:	430b      	orrs	r3, r1
 80022fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	68db      	ldr	r3, [r3, #12]
 8002302:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	695a      	ldr	r2, [r3, #20]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	699b      	ldr	r3, [r3, #24]
 800230e:	431a      	orrs	r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	430a      	orrs	r2, r1
 8002316:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f042 0201 	orr.w	r2, r2, #1
 8002326:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2200      	movs	r2, #0
 800232c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2220      	movs	r2, #32
 8002332:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2200      	movs	r2, #0
 800233a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2200      	movs	r2, #0
 8002340:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002344:	2300      	movs	r3, #0
}
 8002346:	4618      	mov	r0, r3
 8002348:	3710      	adds	r7, #16
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	000186a0 	.word	0x000186a0
 8002354:	001e847f 	.word	0x001e847f
 8002358:	003d08ff 	.word	0x003d08ff
 800235c:	431bde83 	.word	0x431bde83
 8002360:	10624dd3 	.word	0x10624dd3

08002364 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b088      	sub	sp, #32
 8002368:	af02      	add	r7, sp, #8
 800236a:	60f8      	str	r0, [r7, #12]
 800236c:	607a      	str	r2, [r7, #4]
 800236e:	461a      	mov	r2, r3
 8002370:	460b      	mov	r3, r1
 8002372:	817b      	strh	r3, [r7, #10]
 8002374:	4613      	mov	r3, r2
 8002376:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002378:	f7ff fbd4 	bl	8001b24 <HAL_GetTick>
 800237c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002384:	b2db      	uxtb	r3, r3
 8002386:	2b20      	cmp	r3, #32
 8002388:	f040 80e0 	bne.w	800254c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	9300      	str	r3, [sp, #0]
 8002390:	2319      	movs	r3, #25
 8002392:	2201      	movs	r2, #1
 8002394:	4970      	ldr	r1, [pc, #448]	@ (8002558 <HAL_I2C_Master_Transmit+0x1f4>)
 8002396:	68f8      	ldr	r0, [r7, #12]
 8002398:	f000 f964 	bl	8002664 <I2C_WaitOnFlagUntilTimeout>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80023a2:	2302      	movs	r3, #2
 80023a4:	e0d3      	b.n	800254e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d101      	bne.n	80023b4 <HAL_I2C_Master_Transmit+0x50>
 80023b0:	2302      	movs	r3, #2
 80023b2:	e0cc      	b.n	800254e <HAL_I2C_Master_Transmit+0x1ea>
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	2201      	movs	r2, #1
 80023b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 0301 	and.w	r3, r3, #1
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d007      	beq.n	80023da <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f042 0201 	orr.w	r2, r2, #1
 80023d8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023e8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2221      	movs	r2, #33	@ 0x21
 80023ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	2210      	movs	r2, #16
 80023f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2200      	movs	r2, #0
 80023fe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	687a      	ldr	r2, [r7, #4]
 8002404:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	893a      	ldrh	r2, [r7, #8]
 800240a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002410:	b29a      	uxth	r2, r3
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	4a50      	ldr	r2, [pc, #320]	@ (800255c <HAL_I2C_Master_Transmit+0x1f8>)
 800241a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800241c:	8979      	ldrh	r1, [r7, #10]
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	6a3a      	ldr	r2, [r7, #32]
 8002422:	68f8      	ldr	r0, [r7, #12]
 8002424:	f000 f89c 	bl	8002560 <I2C_MasterRequestWrite>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d001      	beq.n	8002432 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	e08d      	b.n	800254e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002432:	2300      	movs	r3, #0
 8002434:	613b      	str	r3, [r7, #16]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	695b      	ldr	r3, [r3, #20]
 800243c:	613b      	str	r3, [r7, #16]
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	699b      	ldr	r3, [r3, #24]
 8002444:	613b      	str	r3, [r7, #16]
 8002446:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002448:	e066      	b.n	8002518 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800244a:	697a      	ldr	r2, [r7, #20]
 800244c:	6a39      	ldr	r1, [r7, #32]
 800244e:	68f8      	ldr	r0, [r7, #12]
 8002450:	f000 fa22 	bl	8002898 <I2C_WaitOnTXEFlagUntilTimeout>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d00d      	beq.n	8002476 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245e:	2b04      	cmp	r3, #4
 8002460:	d107      	bne.n	8002472 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002470:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e06b      	b.n	800254e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800247a:	781a      	ldrb	r2, [r3, #0]
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002486:	1c5a      	adds	r2, r3, #1
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002490:	b29b      	uxth	r3, r3
 8002492:	3b01      	subs	r3, #1
 8002494:	b29a      	uxth	r2, r3
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800249e:	3b01      	subs	r3, #1
 80024a0:	b29a      	uxth	r2, r3
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	695b      	ldr	r3, [r3, #20]
 80024ac:	f003 0304 	and.w	r3, r3, #4
 80024b0:	2b04      	cmp	r3, #4
 80024b2:	d11b      	bne.n	80024ec <HAL_I2C_Master_Transmit+0x188>
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d017      	beq.n	80024ec <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024c0:	781a      	ldrb	r2, [r3, #0]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024cc:	1c5a      	adds	r2, r3, #1
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	3b01      	subs	r3, #1
 80024da:	b29a      	uxth	r2, r3
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024e4:	3b01      	subs	r3, #1
 80024e6:	b29a      	uxth	r2, r3
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024ec:	697a      	ldr	r2, [r7, #20]
 80024ee:	6a39      	ldr	r1, [r7, #32]
 80024f0:	68f8      	ldr	r0, [r7, #12]
 80024f2:	f000 fa19 	bl	8002928 <I2C_WaitOnBTFFlagUntilTimeout>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d00d      	beq.n	8002518 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002500:	2b04      	cmp	r3, #4
 8002502:	d107      	bne.n	8002514 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002512:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e01a      	b.n	800254e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800251c:	2b00      	cmp	r3, #0
 800251e:	d194      	bne.n	800244a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800252e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	2220      	movs	r2, #32
 8002534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2200      	movs	r2, #0
 800253c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2200      	movs	r2, #0
 8002544:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002548:	2300      	movs	r3, #0
 800254a:	e000      	b.n	800254e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800254c:	2302      	movs	r3, #2
  }
}
 800254e:	4618      	mov	r0, r3
 8002550:	3718      	adds	r7, #24
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	00100002 	.word	0x00100002
 800255c:	ffff0000 	.word	0xffff0000

08002560 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b088      	sub	sp, #32
 8002564:	af02      	add	r7, sp, #8
 8002566:	60f8      	str	r0, [r7, #12]
 8002568:	607a      	str	r2, [r7, #4]
 800256a:	603b      	str	r3, [r7, #0]
 800256c:	460b      	mov	r3, r1
 800256e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002574:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	2b08      	cmp	r3, #8
 800257a:	d006      	beq.n	800258a <I2C_MasterRequestWrite+0x2a>
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	2b01      	cmp	r3, #1
 8002580:	d003      	beq.n	800258a <I2C_MasterRequestWrite+0x2a>
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002588:	d108      	bne.n	800259c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002598:	601a      	str	r2, [r3, #0]
 800259a:	e00b      	b.n	80025b4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a0:	2b12      	cmp	r3, #18
 80025a2:	d107      	bne.n	80025b4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80025b2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	9300      	str	r3, [sp, #0]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2200      	movs	r2, #0
 80025bc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80025c0:	68f8      	ldr	r0, [r7, #12]
 80025c2:	f000 f84f 	bl	8002664 <I2C_WaitOnFlagUntilTimeout>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d00d      	beq.n	80025e8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025da:	d103      	bne.n	80025e4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025e2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80025e4:	2303      	movs	r3, #3
 80025e6:	e035      	b.n	8002654 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	691b      	ldr	r3, [r3, #16]
 80025ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80025f0:	d108      	bne.n	8002604 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80025f2:	897b      	ldrh	r3, [r7, #10]
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	461a      	mov	r2, r3
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002600:	611a      	str	r2, [r3, #16]
 8002602:	e01b      	b.n	800263c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002604:	897b      	ldrh	r3, [r7, #10]
 8002606:	11db      	asrs	r3, r3, #7
 8002608:	b2db      	uxtb	r3, r3
 800260a:	f003 0306 	and.w	r3, r3, #6
 800260e:	b2db      	uxtb	r3, r3
 8002610:	f063 030f 	orn	r3, r3, #15
 8002614:	b2da      	uxtb	r2, r3
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	490e      	ldr	r1, [pc, #56]	@ (800265c <I2C_MasterRequestWrite+0xfc>)
 8002622:	68f8      	ldr	r0, [r7, #12]
 8002624:	f000 f898 	bl	8002758 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e010      	b.n	8002654 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002632:	897b      	ldrh	r3, [r7, #10]
 8002634:	b2da      	uxtb	r2, r3
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	687a      	ldr	r2, [r7, #4]
 8002640:	4907      	ldr	r1, [pc, #28]	@ (8002660 <I2C_MasterRequestWrite+0x100>)
 8002642:	68f8      	ldr	r0, [r7, #12]
 8002644:	f000 f888 	bl	8002758 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002648:	4603      	mov	r3, r0
 800264a:	2b00      	cmp	r3, #0
 800264c:	d001      	beq.n	8002652 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e000      	b.n	8002654 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002652:	2300      	movs	r3, #0
}
 8002654:	4618      	mov	r0, r3
 8002656:	3718      	adds	r7, #24
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	00010008 	.word	0x00010008
 8002660:	00010002 	.word	0x00010002

08002664 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	60b9      	str	r1, [r7, #8]
 800266e:	603b      	str	r3, [r7, #0]
 8002670:	4613      	mov	r3, r2
 8002672:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002674:	e048      	b.n	8002708 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800267c:	d044      	beq.n	8002708 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800267e:	f7ff fa51 	bl	8001b24 <HAL_GetTick>
 8002682:	4602      	mov	r2, r0
 8002684:	69bb      	ldr	r3, [r7, #24]
 8002686:	1ad3      	subs	r3, r2, r3
 8002688:	683a      	ldr	r2, [r7, #0]
 800268a:	429a      	cmp	r2, r3
 800268c:	d302      	bcc.n	8002694 <I2C_WaitOnFlagUntilTimeout+0x30>
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d139      	bne.n	8002708 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	0c1b      	lsrs	r3, r3, #16
 8002698:	b2db      	uxtb	r3, r3
 800269a:	2b01      	cmp	r3, #1
 800269c:	d10d      	bne.n	80026ba <I2C_WaitOnFlagUntilTimeout+0x56>
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	695b      	ldr	r3, [r3, #20]
 80026a4:	43da      	mvns	r2, r3
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	4013      	ands	r3, r2
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	bf0c      	ite	eq
 80026b0:	2301      	moveq	r3, #1
 80026b2:	2300      	movne	r3, #0
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	461a      	mov	r2, r3
 80026b8:	e00c      	b.n	80026d4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	699b      	ldr	r3, [r3, #24]
 80026c0:	43da      	mvns	r2, r3
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	4013      	ands	r3, r2
 80026c6:	b29b      	uxth	r3, r3
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	bf0c      	ite	eq
 80026cc:	2301      	moveq	r3, #1
 80026ce:	2300      	movne	r3, #0
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	461a      	mov	r2, r3
 80026d4:	79fb      	ldrb	r3, [r7, #7]
 80026d6:	429a      	cmp	r2, r3
 80026d8:	d116      	bne.n	8002708 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2200      	movs	r2, #0
 80026de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2220      	movs	r2, #32
 80026e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	2200      	movs	r2, #0
 80026ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f4:	f043 0220 	orr.w	r2, r3, #32
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2200      	movs	r2, #0
 8002700:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e023      	b.n	8002750 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	0c1b      	lsrs	r3, r3, #16
 800270c:	b2db      	uxtb	r3, r3
 800270e:	2b01      	cmp	r3, #1
 8002710:	d10d      	bne.n	800272e <I2C_WaitOnFlagUntilTimeout+0xca>
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	695b      	ldr	r3, [r3, #20]
 8002718:	43da      	mvns	r2, r3
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	4013      	ands	r3, r2
 800271e:	b29b      	uxth	r3, r3
 8002720:	2b00      	cmp	r3, #0
 8002722:	bf0c      	ite	eq
 8002724:	2301      	moveq	r3, #1
 8002726:	2300      	movne	r3, #0
 8002728:	b2db      	uxtb	r3, r3
 800272a:	461a      	mov	r2, r3
 800272c:	e00c      	b.n	8002748 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	699b      	ldr	r3, [r3, #24]
 8002734:	43da      	mvns	r2, r3
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	4013      	ands	r3, r2
 800273a:	b29b      	uxth	r3, r3
 800273c:	2b00      	cmp	r3, #0
 800273e:	bf0c      	ite	eq
 8002740:	2301      	moveq	r3, #1
 8002742:	2300      	movne	r3, #0
 8002744:	b2db      	uxtb	r3, r3
 8002746:	461a      	mov	r2, r3
 8002748:	79fb      	ldrb	r3, [r7, #7]
 800274a:	429a      	cmp	r2, r3
 800274c:	d093      	beq.n	8002676 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800274e:	2300      	movs	r3, #0
}
 8002750:	4618      	mov	r0, r3
 8002752:	3710      	adds	r7, #16
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	60b9      	str	r1, [r7, #8]
 8002762:	607a      	str	r2, [r7, #4]
 8002764:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002766:	e071      	b.n	800284c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	695b      	ldr	r3, [r3, #20]
 800276e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002772:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002776:	d123      	bne.n	80027c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002786:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002790:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2200      	movs	r2, #0
 8002796:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2220      	movs	r2, #32
 800279c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2200      	movs	r2, #0
 80027a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ac:	f043 0204 	orr.w	r2, r3, #4
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2200      	movs	r2, #0
 80027b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	e067      	b.n	8002890 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027c6:	d041      	beq.n	800284c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027c8:	f7ff f9ac 	bl	8001b24 <HAL_GetTick>
 80027cc:	4602      	mov	r2, r0
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d302      	bcc.n	80027de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d136      	bne.n	800284c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	0c1b      	lsrs	r3, r3, #16
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d10c      	bne.n	8002802 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	695b      	ldr	r3, [r3, #20]
 80027ee:	43da      	mvns	r2, r3
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	4013      	ands	r3, r2
 80027f4:	b29b      	uxth	r3, r3
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	bf14      	ite	ne
 80027fa:	2301      	movne	r3, #1
 80027fc:	2300      	moveq	r3, #0
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	e00b      	b.n	800281a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	699b      	ldr	r3, [r3, #24]
 8002808:	43da      	mvns	r2, r3
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	4013      	ands	r3, r2
 800280e:	b29b      	uxth	r3, r3
 8002810:	2b00      	cmp	r3, #0
 8002812:	bf14      	ite	ne
 8002814:	2301      	movne	r3, #1
 8002816:	2300      	moveq	r3, #0
 8002818:	b2db      	uxtb	r3, r3
 800281a:	2b00      	cmp	r3, #0
 800281c:	d016      	beq.n	800284c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2200      	movs	r2, #0
 8002822:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	2220      	movs	r2, #32
 8002828:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2200      	movs	r2, #0
 8002830:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002838:	f043 0220 	orr.w	r2, r3, #32
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2200      	movs	r2, #0
 8002844:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e021      	b.n	8002890 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	0c1b      	lsrs	r3, r3, #16
 8002850:	b2db      	uxtb	r3, r3
 8002852:	2b01      	cmp	r3, #1
 8002854:	d10c      	bne.n	8002870 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	695b      	ldr	r3, [r3, #20]
 800285c:	43da      	mvns	r2, r3
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	4013      	ands	r3, r2
 8002862:	b29b      	uxth	r3, r3
 8002864:	2b00      	cmp	r3, #0
 8002866:	bf14      	ite	ne
 8002868:	2301      	movne	r3, #1
 800286a:	2300      	moveq	r3, #0
 800286c:	b2db      	uxtb	r3, r3
 800286e:	e00b      	b.n	8002888 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	699b      	ldr	r3, [r3, #24]
 8002876:	43da      	mvns	r2, r3
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	4013      	ands	r3, r2
 800287c:	b29b      	uxth	r3, r3
 800287e:	2b00      	cmp	r3, #0
 8002880:	bf14      	ite	ne
 8002882:	2301      	movne	r3, #1
 8002884:	2300      	moveq	r3, #0
 8002886:	b2db      	uxtb	r3, r3
 8002888:	2b00      	cmp	r3, #0
 800288a:	f47f af6d 	bne.w	8002768 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800288e:	2300      	movs	r3, #0
}
 8002890:	4618      	mov	r0, r3
 8002892:	3710      	adds	r7, #16
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}

08002898 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	60b9      	str	r1, [r7, #8]
 80028a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80028a4:	e034      	b.n	8002910 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80028a6:	68f8      	ldr	r0, [r7, #12]
 80028a8:	f000 f886 	bl	80029b8 <I2C_IsAcknowledgeFailed>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e034      	b.n	8002920 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028bc:	d028      	beq.n	8002910 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028be:	f7ff f931 	bl	8001b24 <HAL_GetTick>
 80028c2:	4602      	mov	r2, r0
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	68ba      	ldr	r2, [r7, #8]
 80028ca:	429a      	cmp	r2, r3
 80028cc:	d302      	bcc.n	80028d4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d11d      	bne.n	8002910 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	695b      	ldr	r3, [r3, #20]
 80028da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028de:	2b80      	cmp	r3, #128	@ 0x80
 80028e0:	d016      	beq.n	8002910 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2200      	movs	r2, #0
 80028e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2220      	movs	r2, #32
 80028ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2200      	movs	r2, #0
 80028f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028fc:	f043 0220 	orr.w	r2, r3, #32
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	2200      	movs	r2, #0
 8002908:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e007      	b.n	8002920 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	695b      	ldr	r3, [r3, #20]
 8002916:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800291a:	2b80      	cmp	r3, #128	@ 0x80
 800291c:	d1c3      	bne.n	80028a6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800291e:	2300      	movs	r3, #0
}
 8002920:	4618      	mov	r0, r3
 8002922:	3710      	adds	r7, #16
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}

08002928 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	60f8      	str	r0, [r7, #12]
 8002930:	60b9      	str	r1, [r7, #8]
 8002932:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002934:	e034      	b.n	80029a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002936:	68f8      	ldr	r0, [r7, #12]
 8002938:	f000 f83e 	bl	80029b8 <I2C_IsAcknowledgeFailed>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d001      	beq.n	8002946 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e034      	b.n	80029b0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800294c:	d028      	beq.n	80029a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800294e:	f7ff f8e9 	bl	8001b24 <HAL_GetTick>
 8002952:	4602      	mov	r2, r0
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	68ba      	ldr	r2, [r7, #8]
 800295a:	429a      	cmp	r2, r3
 800295c:	d302      	bcc.n	8002964 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d11d      	bne.n	80029a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	695b      	ldr	r3, [r3, #20]
 800296a:	f003 0304 	and.w	r3, r3, #4
 800296e:	2b04      	cmp	r3, #4
 8002970:	d016      	beq.n	80029a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2200      	movs	r2, #0
 8002976:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	2220      	movs	r2, #32
 800297c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2200      	movs	r2, #0
 8002984:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800298c:	f043 0220 	orr.w	r2, r3, #32
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2200      	movs	r2, #0
 8002998:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	e007      	b.n	80029b0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	695b      	ldr	r3, [r3, #20]
 80029a6:	f003 0304 	and.w	r3, r3, #4
 80029aa:	2b04      	cmp	r3, #4
 80029ac:	d1c3      	bne.n	8002936 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80029ae:	2300      	movs	r3, #0
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3710      	adds	r7, #16
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	695b      	ldr	r3, [r3, #20]
 80029c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029ce:	d11b      	bne.n	8002a08 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80029d8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2200      	movs	r2, #0
 80029de:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2220      	movs	r2, #32
 80029e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2200      	movs	r2, #0
 80029ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f4:	f043 0204 	orr.w	r2, r3, #4
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2200      	movs	r2, #0
 8002a00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e000      	b.n	8002a0a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002a08:	2300      	movs	r3, #0
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	370c      	adds	r7, #12
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr
	...

08002a18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d101      	bne.n	8002a2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e0cc      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a2c:	4b68      	ldr	r3, [pc, #416]	@ (8002bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 030f 	and.w	r3, r3, #15
 8002a34:	683a      	ldr	r2, [r7, #0]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d90c      	bls.n	8002a54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a3a:	4b65      	ldr	r3, [pc, #404]	@ (8002bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a3c:	683a      	ldr	r2, [r7, #0]
 8002a3e:	b2d2      	uxtb	r2, r2
 8002a40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a42:	4b63      	ldr	r3, [pc, #396]	@ (8002bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 030f 	and.w	r3, r3, #15
 8002a4a:	683a      	ldr	r2, [r7, #0]
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d001      	beq.n	8002a54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e0b8      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0302 	and.w	r3, r3, #2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d020      	beq.n	8002aa2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 0304 	and.w	r3, r3, #4
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d005      	beq.n	8002a78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a6c:	4b59      	ldr	r3, [pc, #356]	@ (8002bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	4a58      	ldr	r2, [pc, #352]	@ (8002bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002a72:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002a76:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0308 	and.w	r3, r3, #8
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d005      	beq.n	8002a90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a84:	4b53      	ldr	r3, [pc, #332]	@ (8002bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	4a52      	ldr	r2, [pc, #328]	@ (8002bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002a8a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002a8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a90:	4b50      	ldr	r3, [pc, #320]	@ (8002bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	494d      	ldr	r1, [pc, #308]	@ (8002bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f003 0301 	and.w	r3, r3, #1
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d044      	beq.n	8002b38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d107      	bne.n	8002ac6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ab6:	4b47      	ldr	r3, [pc, #284]	@ (8002bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d119      	bne.n	8002af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e07f      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d003      	beq.n	8002ad6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ad2:	2b03      	cmp	r3, #3
 8002ad4:	d107      	bne.n	8002ae6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ad6:	4b3f      	ldr	r3, [pc, #252]	@ (8002bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d109      	bne.n	8002af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e06f      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ae6:	4b3b      	ldr	r3, [pc, #236]	@ (8002bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 0302 	and.w	r3, r3, #2
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d101      	bne.n	8002af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e067      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002af6:	4b37      	ldr	r3, [pc, #220]	@ (8002bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	f023 0203 	bic.w	r2, r3, #3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	4934      	ldr	r1, [pc, #208]	@ (8002bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b04:	4313      	orrs	r3, r2
 8002b06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b08:	f7ff f80c 	bl	8001b24 <HAL_GetTick>
 8002b0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b0e:	e00a      	b.n	8002b26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b10:	f7ff f808 	bl	8001b24 <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d901      	bls.n	8002b26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b22:	2303      	movs	r3, #3
 8002b24:	e04f      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b26:	4b2b      	ldr	r3, [pc, #172]	@ (8002bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	f003 020c 	and.w	r2, r3, #12
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d1eb      	bne.n	8002b10 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b38:	4b25      	ldr	r3, [pc, #148]	@ (8002bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 030f 	and.w	r3, r3, #15
 8002b40:	683a      	ldr	r2, [r7, #0]
 8002b42:	429a      	cmp	r2, r3
 8002b44:	d20c      	bcs.n	8002b60 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b46:	4b22      	ldr	r3, [pc, #136]	@ (8002bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b48:	683a      	ldr	r2, [r7, #0]
 8002b4a:	b2d2      	uxtb	r2, r2
 8002b4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b4e:	4b20      	ldr	r3, [pc, #128]	@ (8002bd0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 030f 	and.w	r3, r3, #15
 8002b56:	683a      	ldr	r2, [r7, #0]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d001      	beq.n	8002b60 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e032      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 0304 	and.w	r3, r3, #4
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d008      	beq.n	8002b7e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b6c:	4b19      	ldr	r3, [pc, #100]	@ (8002bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	4916      	ldr	r1, [pc, #88]	@ (8002bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0308 	and.w	r3, r3, #8
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d009      	beq.n	8002b9e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b8a:	4b12      	ldr	r3, [pc, #72]	@ (8002bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	691b      	ldr	r3, [r3, #16]
 8002b96:	00db      	lsls	r3, r3, #3
 8002b98:	490e      	ldr	r1, [pc, #56]	@ (8002bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b9e:	f000 f841 	bl	8002c24 <HAL_RCC_GetSysClockFreq>
 8002ba2:	4602      	mov	r2, r0
 8002ba4:	4b0b      	ldr	r3, [pc, #44]	@ (8002bd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	091b      	lsrs	r3, r3, #4
 8002baa:	f003 030f 	and.w	r3, r3, #15
 8002bae:	490a      	ldr	r1, [pc, #40]	@ (8002bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8002bb0:	5ccb      	ldrb	r3, [r1, r3]
 8002bb2:	fa22 f303 	lsr.w	r3, r2, r3
 8002bb6:	4a09      	ldr	r2, [pc, #36]	@ (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002bb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002bba:	4b09      	ldr	r3, [pc, #36]	@ (8002be0 <HAL_RCC_ClockConfig+0x1c8>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f7fe ff6c 	bl	8001a9c <HAL_InitTick>

  return HAL_OK;
 8002bc4:	2300      	movs	r3, #0
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3710      	adds	r7, #16
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	40023c00 	.word	0x40023c00
 8002bd4:	40023800 	.word	0x40023800
 8002bd8:	08006650 	.word	0x08006650
 8002bdc:	20000000 	.word	0x20000000
 8002be0:	20000004 	.word	0x20000004

08002be4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002be8:	4b03      	ldr	r3, [pc, #12]	@ (8002bf8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002bea:	681b      	ldr	r3, [r3, #0]
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr
 8002bf6:	bf00      	nop
 8002bf8:	20000000 	.word	0x20000000

08002bfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c00:	f7ff fff0 	bl	8002be4 <HAL_RCC_GetHCLKFreq>
 8002c04:	4602      	mov	r2, r0
 8002c06:	4b05      	ldr	r3, [pc, #20]	@ (8002c1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	0a9b      	lsrs	r3, r3, #10
 8002c0c:	f003 0307 	and.w	r3, r3, #7
 8002c10:	4903      	ldr	r1, [pc, #12]	@ (8002c20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c12:	5ccb      	ldrb	r3, [r1, r3]
 8002c14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	40023800 	.word	0x40023800
 8002c20:	08006660 	.word	0x08006660

08002c24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c28:	b0ae      	sub	sp, #184	@ 0xb8
 8002c2a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002c32:	2300      	movs	r3, #0
 8002c34:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002c44:	2300      	movs	r3, #0
 8002c46:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c4a:	4bcb      	ldr	r3, [pc, #812]	@ (8002f78 <HAL_RCC_GetSysClockFreq+0x354>)
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	f003 030c 	and.w	r3, r3, #12
 8002c52:	2b0c      	cmp	r3, #12
 8002c54:	f200 8206 	bhi.w	8003064 <HAL_RCC_GetSysClockFreq+0x440>
 8002c58:	a201      	add	r2, pc, #4	@ (adr r2, 8002c60 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c5e:	bf00      	nop
 8002c60:	08002c95 	.word	0x08002c95
 8002c64:	08003065 	.word	0x08003065
 8002c68:	08003065 	.word	0x08003065
 8002c6c:	08003065 	.word	0x08003065
 8002c70:	08002c9d 	.word	0x08002c9d
 8002c74:	08003065 	.word	0x08003065
 8002c78:	08003065 	.word	0x08003065
 8002c7c:	08003065 	.word	0x08003065
 8002c80:	08002ca5 	.word	0x08002ca5
 8002c84:	08003065 	.word	0x08003065
 8002c88:	08003065 	.word	0x08003065
 8002c8c:	08003065 	.word	0x08003065
 8002c90:	08002e95 	.word	0x08002e95
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c94:	4bb9      	ldr	r3, [pc, #740]	@ (8002f7c <HAL_RCC_GetSysClockFreq+0x358>)
 8002c96:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002c9a:	e1e7      	b.n	800306c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c9c:	4bb8      	ldr	r3, [pc, #736]	@ (8002f80 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002c9e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002ca2:	e1e3      	b.n	800306c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ca4:	4bb4      	ldr	r3, [pc, #720]	@ (8002f78 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002cac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cb0:	4bb1      	ldr	r3, [pc, #708]	@ (8002f78 <HAL_RCC_GetSysClockFreq+0x354>)
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d071      	beq.n	8002da0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cbc:	4bae      	ldr	r3, [pc, #696]	@ (8002f78 <HAL_RCC_GetSysClockFreq+0x354>)
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	099b      	lsrs	r3, r3, #6
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002cc8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002ccc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002cd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cd4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002cd8:	2300      	movs	r3, #0
 8002cda:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002cde:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002ce2:	4622      	mov	r2, r4
 8002ce4:	462b      	mov	r3, r5
 8002ce6:	f04f 0000 	mov.w	r0, #0
 8002cea:	f04f 0100 	mov.w	r1, #0
 8002cee:	0159      	lsls	r1, r3, #5
 8002cf0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002cf4:	0150      	lsls	r0, r2, #5
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	460b      	mov	r3, r1
 8002cfa:	4621      	mov	r1, r4
 8002cfc:	1a51      	subs	r1, r2, r1
 8002cfe:	6439      	str	r1, [r7, #64]	@ 0x40
 8002d00:	4629      	mov	r1, r5
 8002d02:	eb63 0301 	sbc.w	r3, r3, r1
 8002d06:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d08:	f04f 0200 	mov.w	r2, #0
 8002d0c:	f04f 0300 	mov.w	r3, #0
 8002d10:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002d14:	4649      	mov	r1, r9
 8002d16:	018b      	lsls	r3, r1, #6
 8002d18:	4641      	mov	r1, r8
 8002d1a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d1e:	4641      	mov	r1, r8
 8002d20:	018a      	lsls	r2, r1, #6
 8002d22:	4641      	mov	r1, r8
 8002d24:	1a51      	subs	r1, r2, r1
 8002d26:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002d28:	4649      	mov	r1, r9
 8002d2a:	eb63 0301 	sbc.w	r3, r3, r1
 8002d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d30:	f04f 0200 	mov.w	r2, #0
 8002d34:	f04f 0300 	mov.w	r3, #0
 8002d38:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002d3c:	4649      	mov	r1, r9
 8002d3e:	00cb      	lsls	r3, r1, #3
 8002d40:	4641      	mov	r1, r8
 8002d42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d46:	4641      	mov	r1, r8
 8002d48:	00ca      	lsls	r2, r1, #3
 8002d4a:	4610      	mov	r0, r2
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	4603      	mov	r3, r0
 8002d50:	4622      	mov	r2, r4
 8002d52:	189b      	adds	r3, r3, r2
 8002d54:	633b      	str	r3, [r7, #48]	@ 0x30
 8002d56:	462b      	mov	r3, r5
 8002d58:	460a      	mov	r2, r1
 8002d5a:	eb42 0303 	adc.w	r3, r2, r3
 8002d5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d60:	f04f 0200 	mov.w	r2, #0
 8002d64:	f04f 0300 	mov.w	r3, #0
 8002d68:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002d6c:	4629      	mov	r1, r5
 8002d6e:	024b      	lsls	r3, r1, #9
 8002d70:	4621      	mov	r1, r4
 8002d72:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002d76:	4621      	mov	r1, r4
 8002d78:	024a      	lsls	r2, r1, #9
 8002d7a:	4610      	mov	r0, r2
 8002d7c:	4619      	mov	r1, r3
 8002d7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002d82:	2200      	movs	r2, #0
 8002d84:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002d88:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002d8c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002d90:	f7fd ff2a 	bl	8000be8 <__aeabi_uldivmod>
 8002d94:	4602      	mov	r2, r0
 8002d96:	460b      	mov	r3, r1
 8002d98:	4613      	mov	r3, r2
 8002d9a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002d9e:	e067      	b.n	8002e70 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002da0:	4b75      	ldr	r3, [pc, #468]	@ (8002f78 <HAL_RCC_GetSysClockFreq+0x354>)
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	099b      	lsrs	r3, r3, #6
 8002da6:	2200      	movs	r2, #0
 8002da8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002dac:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002db0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002db4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002db8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002dba:	2300      	movs	r3, #0
 8002dbc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002dbe:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002dc2:	4622      	mov	r2, r4
 8002dc4:	462b      	mov	r3, r5
 8002dc6:	f04f 0000 	mov.w	r0, #0
 8002dca:	f04f 0100 	mov.w	r1, #0
 8002dce:	0159      	lsls	r1, r3, #5
 8002dd0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002dd4:	0150      	lsls	r0, r2, #5
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	460b      	mov	r3, r1
 8002dda:	4621      	mov	r1, r4
 8002ddc:	1a51      	subs	r1, r2, r1
 8002dde:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002de0:	4629      	mov	r1, r5
 8002de2:	eb63 0301 	sbc.w	r3, r3, r1
 8002de6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002de8:	f04f 0200 	mov.w	r2, #0
 8002dec:	f04f 0300 	mov.w	r3, #0
 8002df0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002df4:	4649      	mov	r1, r9
 8002df6:	018b      	lsls	r3, r1, #6
 8002df8:	4641      	mov	r1, r8
 8002dfa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002dfe:	4641      	mov	r1, r8
 8002e00:	018a      	lsls	r2, r1, #6
 8002e02:	4641      	mov	r1, r8
 8002e04:	ebb2 0a01 	subs.w	sl, r2, r1
 8002e08:	4649      	mov	r1, r9
 8002e0a:	eb63 0b01 	sbc.w	fp, r3, r1
 8002e0e:	f04f 0200 	mov.w	r2, #0
 8002e12:	f04f 0300 	mov.w	r3, #0
 8002e16:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002e1a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002e1e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e22:	4692      	mov	sl, r2
 8002e24:	469b      	mov	fp, r3
 8002e26:	4623      	mov	r3, r4
 8002e28:	eb1a 0303 	adds.w	r3, sl, r3
 8002e2c:	623b      	str	r3, [r7, #32]
 8002e2e:	462b      	mov	r3, r5
 8002e30:	eb4b 0303 	adc.w	r3, fp, r3
 8002e34:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e36:	f04f 0200 	mov.w	r2, #0
 8002e3a:	f04f 0300 	mov.w	r3, #0
 8002e3e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002e42:	4629      	mov	r1, r5
 8002e44:	028b      	lsls	r3, r1, #10
 8002e46:	4621      	mov	r1, r4
 8002e48:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e4c:	4621      	mov	r1, r4
 8002e4e:	028a      	lsls	r2, r1, #10
 8002e50:	4610      	mov	r0, r2
 8002e52:	4619      	mov	r1, r3
 8002e54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e58:	2200      	movs	r2, #0
 8002e5a:	673b      	str	r3, [r7, #112]	@ 0x70
 8002e5c:	677a      	str	r2, [r7, #116]	@ 0x74
 8002e5e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002e62:	f7fd fec1 	bl	8000be8 <__aeabi_uldivmod>
 8002e66:	4602      	mov	r2, r0
 8002e68:	460b      	mov	r3, r1
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002e70:	4b41      	ldr	r3, [pc, #260]	@ (8002f78 <HAL_RCC_GetSysClockFreq+0x354>)
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	0c1b      	lsrs	r3, r3, #16
 8002e76:	f003 0303 	and.w	r3, r3, #3
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	005b      	lsls	r3, r3, #1
 8002e7e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002e82:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002e86:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002e8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e8e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002e92:	e0eb      	b.n	800306c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e94:	4b38      	ldr	r3, [pc, #224]	@ (8002f78 <HAL_RCC_GetSysClockFreq+0x354>)
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e9c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ea0:	4b35      	ldr	r3, [pc, #212]	@ (8002f78 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d06b      	beq.n	8002f84 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002eac:	4b32      	ldr	r3, [pc, #200]	@ (8002f78 <HAL_RCC_GetSysClockFreq+0x354>)
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	099b      	lsrs	r3, r3, #6
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002eb6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002eb8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002eba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ebe:	663b      	str	r3, [r7, #96]	@ 0x60
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	667b      	str	r3, [r7, #100]	@ 0x64
 8002ec4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002ec8:	4622      	mov	r2, r4
 8002eca:	462b      	mov	r3, r5
 8002ecc:	f04f 0000 	mov.w	r0, #0
 8002ed0:	f04f 0100 	mov.w	r1, #0
 8002ed4:	0159      	lsls	r1, r3, #5
 8002ed6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002eda:	0150      	lsls	r0, r2, #5
 8002edc:	4602      	mov	r2, r0
 8002ede:	460b      	mov	r3, r1
 8002ee0:	4621      	mov	r1, r4
 8002ee2:	1a51      	subs	r1, r2, r1
 8002ee4:	61b9      	str	r1, [r7, #24]
 8002ee6:	4629      	mov	r1, r5
 8002ee8:	eb63 0301 	sbc.w	r3, r3, r1
 8002eec:	61fb      	str	r3, [r7, #28]
 8002eee:	f04f 0200 	mov.w	r2, #0
 8002ef2:	f04f 0300 	mov.w	r3, #0
 8002ef6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002efa:	4659      	mov	r1, fp
 8002efc:	018b      	lsls	r3, r1, #6
 8002efe:	4651      	mov	r1, sl
 8002f00:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f04:	4651      	mov	r1, sl
 8002f06:	018a      	lsls	r2, r1, #6
 8002f08:	4651      	mov	r1, sl
 8002f0a:	ebb2 0801 	subs.w	r8, r2, r1
 8002f0e:	4659      	mov	r1, fp
 8002f10:	eb63 0901 	sbc.w	r9, r3, r1
 8002f14:	f04f 0200 	mov.w	r2, #0
 8002f18:	f04f 0300 	mov.w	r3, #0
 8002f1c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f20:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f24:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f28:	4690      	mov	r8, r2
 8002f2a:	4699      	mov	r9, r3
 8002f2c:	4623      	mov	r3, r4
 8002f2e:	eb18 0303 	adds.w	r3, r8, r3
 8002f32:	613b      	str	r3, [r7, #16]
 8002f34:	462b      	mov	r3, r5
 8002f36:	eb49 0303 	adc.w	r3, r9, r3
 8002f3a:	617b      	str	r3, [r7, #20]
 8002f3c:	f04f 0200 	mov.w	r2, #0
 8002f40:	f04f 0300 	mov.w	r3, #0
 8002f44:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002f48:	4629      	mov	r1, r5
 8002f4a:	024b      	lsls	r3, r1, #9
 8002f4c:	4621      	mov	r1, r4
 8002f4e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f52:	4621      	mov	r1, r4
 8002f54:	024a      	lsls	r2, r1, #9
 8002f56:	4610      	mov	r0, r2
 8002f58:	4619      	mov	r1, r3
 8002f5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f5e:	2200      	movs	r2, #0
 8002f60:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002f62:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002f64:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002f68:	f7fd fe3e 	bl	8000be8 <__aeabi_uldivmod>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	460b      	mov	r3, r1
 8002f70:	4613      	mov	r3, r2
 8002f72:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002f76:	e065      	b.n	8003044 <HAL_RCC_GetSysClockFreq+0x420>
 8002f78:	40023800 	.word	0x40023800
 8002f7c:	00f42400 	.word	0x00f42400
 8002f80:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f84:	4b3d      	ldr	r3, [pc, #244]	@ (800307c <HAL_RCC_GetSysClockFreq+0x458>)
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	099b      	lsrs	r3, r3, #6
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	4611      	mov	r1, r2
 8002f90:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002f94:	653b      	str	r3, [r7, #80]	@ 0x50
 8002f96:	2300      	movs	r3, #0
 8002f98:	657b      	str	r3, [r7, #84]	@ 0x54
 8002f9a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002f9e:	4642      	mov	r2, r8
 8002fa0:	464b      	mov	r3, r9
 8002fa2:	f04f 0000 	mov.w	r0, #0
 8002fa6:	f04f 0100 	mov.w	r1, #0
 8002faa:	0159      	lsls	r1, r3, #5
 8002fac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fb0:	0150      	lsls	r0, r2, #5
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	460b      	mov	r3, r1
 8002fb6:	4641      	mov	r1, r8
 8002fb8:	1a51      	subs	r1, r2, r1
 8002fba:	60b9      	str	r1, [r7, #8]
 8002fbc:	4649      	mov	r1, r9
 8002fbe:	eb63 0301 	sbc.w	r3, r3, r1
 8002fc2:	60fb      	str	r3, [r7, #12]
 8002fc4:	f04f 0200 	mov.w	r2, #0
 8002fc8:	f04f 0300 	mov.w	r3, #0
 8002fcc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002fd0:	4659      	mov	r1, fp
 8002fd2:	018b      	lsls	r3, r1, #6
 8002fd4:	4651      	mov	r1, sl
 8002fd6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002fda:	4651      	mov	r1, sl
 8002fdc:	018a      	lsls	r2, r1, #6
 8002fde:	4651      	mov	r1, sl
 8002fe0:	1a54      	subs	r4, r2, r1
 8002fe2:	4659      	mov	r1, fp
 8002fe4:	eb63 0501 	sbc.w	r5, r3, r1
 8002fe8:	f04f 0200 	mov.w	r2, #0
 8002fec:	f04f 0300 	mov.w	r3, #0
 8002ff0:	00eb      	lsls	r3, r5, #3
 8002ff2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ff6:	00e2      	lsls	r2, r4, #3
 8002ff8:	4614      	mov	r4, r2
 8002ffa:	461d      	mov	r5, r3
 8002ffc:	4643      	mov	r3, r8
 8002ffe:	18e3      	adds	r3, r4, r3
 8003000:	603b      	str	r3, [r7, #0]
 8003002:	464b      	mov	r3, r9
 8003004:	eb45 0303 	adc.w	r3, r5, r3
 8003008:	607b      	str	r3, [r7, #4]
 800300a:	f04f 0200 	mov.w	r2, #0
 800300e:	f04f 0300 	mov.w	r3, #0
 8003012:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003016:	4629      	mov	r1, r5
 8003018:	028b      	lsls	r3, r1, #10
 800301a:	4621      	mov	r1, r4
 800301c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003020:	4621      	mov	r1, r4
 8003022:	028a      	lsls	r2, r1, #10
 8003024:	4610      	mov	r0, r2
 8003026:	4619      	mov	r1, r3
 8003028:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800302c:	2200      	movs	r2, #0
 800302e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003030:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003032:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003036:	f7fd fdd7 	bl	8000be8 <__aeabi_uldivmod>
 800303a:	4602      	mov	r2, r0
 800303c:	460b      	mov	r3, r1
 800303e:	4613      	mov	r3, r2
 8003040:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003044:	4b0d      	ldr	r3, [pc, #52]	@ (800307c <HAL_RCC_GetSysClockFreq+0x458>)
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	0f1b      	lsrs	r3, r3, #28
 800304a:	f003 0307 	and.w	r3, r3, #7
 800304e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003052:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003056:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800305a:	fbb2 f3f3 	udiv	r3, r2, r3
 800305e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003062:	e003      	b.n	800306c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003064:	4b06      	ldr	r3, [pc, #24]	@ (8003080 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003066:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800306a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800306c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003070:	4618      	mov	r0, r3
 8003072:	37b8      	adds	r7, #184	@ 0xb8
 8003074:	46bd      	mov	sp, r7
 8003076:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800307a:	bf00      	nop
 800307c:	40023800 	.word	0x40023800
 8003080:	00f42400 	.word	0x00f42400

08003084 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b086      	sub	sp, #24
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d101      	bne.n	8003096 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e28d      	b.n	80035b2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0301 	and.w	r3, r3, #1
 800309e:	2b00      	cmp	r3, #0
 80030a0:	f000 8083 	beq.w	80031aa <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80030a4:	4b94      	ldr	r3, [pc, #592]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	f003 030c 	and.w	r3, r3, #12
 80030ac:	2b04      	cmp	r3, #4
 80030ae:	d019      	beq.n	80030e4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80030b0:	4b91      	ldr	r3, [pc, #580]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	f003 030c 	and.w	r3, r3, #12
        || \
 80030b8:	2b08      	cmp	r3, #8
 80030ba:	d106      	bne.n	80030ca <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80030bc:	4b8e      	ldr	r3, [pc, #568]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80030c8:	d00c      	beq.n	80030e4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030ca:	4b8b      	ldr	r3, [pc, #556]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80030d2:	2b0c      	cmp	r3, #12
 80030d4:	d112      	bne.n	80030fc <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030d6:	4b88      	ldr	r3, [pc, #544]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80030e2:	d10b      	bne.n	80030fc <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030e4:	4b84      	ldr	r3, [pc, #528]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d05b      	beq.n	80031a8 <HAL_RCC_OscConfig+0x124>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d157      	bne.n	80031a8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80030f8:	2301      	movs	r3, #1
 80030fa:	e25a      	b.n	80035b2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003104:	d106      	bne.n	8003114 <HAL_RCC_OscConfig+0x90>
 8003106:	4b7c      	ldr	r3, [pc, #496]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a7b      	ldr	r2, [pc, #492]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 800310c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003110:	6013      	str	r3, [r2, #0]
 8003112:	e01d      	b.n	8003150 <HAL_RCC_OscConfig+0xcc>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800311c:	d10c      	bne.n	8003138 <HAL_RCC_OscConfig+0xb4>
 800311e:	4b76      	ldr	r3, [pc, #472]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a75      	ldr	r2, [pc, #468]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 8003124:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003128:	6013      	str	r3, [r2, #0]
 800312a:	4b73      	ldr	r3, [pc, #460]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a72      	ldr	r2, [pc, #456]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 8003130:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003134:	6013      	str	r3, [r2, #0]
 8003136:	e00b      	b.n	8003150 <HAL_RCC_OscConfig+0xcc>
 8003138:	4b6f      	ldr	r3, [pc, #444]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a6e      	ldr	r2, [pc, #440]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 800313e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003142:	6013      	str	r3, [r2, #0]
 8003144:	4b6c      	ldr	r3, [pc, #432]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a6b      	ldr	r2, [pc, #428]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 800314a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800314e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d013      	beq.n	8003180 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003158:	f7fe fce4 	bl	8001b24 <HAL_GetTick>
 800315c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800315e:	e008      	b.n	8003172 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003160:	f7fe fce0 	bl	8001b24 <HAL_GetTick>
 8003164:	4602      	mov	r2, r0
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	2b64      	cmp	r3, #100	@ 0x64
 800316c:	d901      	bls.n	8003172 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800316e:	2303      	movs	r3, #3
 8003170:	e21f      	b.n	80035b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003172:	4b61      	ldr	r3, [pc, #388]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800317a:	2b00      	cmp	r3, #0
 800317c:	d0f0      	beq.n	8003160 <HAL_RCC_OscConfig+0xdc>
 800317e:	e014      	b.n	80031aa <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003180:	f7fe fcd0 	bl	8001b24 <HAL_GetTick>
 8003184:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003186:	e008      	b.n	800319a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003188:	f7fe fccc 	bl	8001b24 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	2b64      	cmp	r3, #100	@ 0x64
 8003194:	d901      	bls.n	800319a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e20b      	b.n	80035b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800319a:	4b57      	ldr	r3, [pc, #348]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d1f0      	bne.n	8003188 <HAL_RCC_OscConfig+0x104>
 80031a6:	e000      	b.n	80031aa <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0302 	and.w	r3, r3, #2
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d06f      	beq.n	8003296 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80031b6:	4b50      	ldr	r3, [pc, #320]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	f003 030c 	and.w	r3, r3, #12
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d017      	beq.n	80031f2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80031c2:	4b4d      	ldr	r3, [pc, #308]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	f003 030c 	and.w	r3, r3, #12
        || \
 80031ca:	2b08      	cmp	r3, #8
 80031cc:	d105      	bne.n	80031da <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80031ce:	4b4a      	ldr	r3, [pc, #296]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d00b      	beq.n	80031f2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031da:	4b47      	ldr	r3, [pc, #284]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80031e2:	2b0c      	cmp	r3, #12
 80031e4:	d11c      	bne.n	8003220 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031e6:	4b44      	ldr	r3, [pc, #272]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d116      	bne.n	8003220 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031f2:	4b41      	ldr	r3, [pc, #260]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 0302 	and.w	r3, r3, #2
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d005      	beq.n	800320a <HAL_RCC_OscConfig+0x186>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	2b01      	cmp	r3, #1
 8003204:	d001      	beq.n	800320a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e1d3      	b.n	80035b2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800320a:	4b3b      	ldr	r3, [pc, #236]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	691b      	ldr	r3, [r3, #16]
 8003216:	00db      	lsls	r3, r3, #3
 8003218:	4937      	ldr	r1, [pc, #220]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 800321a:	4313      	orrs	r3, r2
 800321c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800321e:	e03a      	b.n	8003296 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d020      	beq.n	800326a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003228:	4b34      	ldr	r3, [pc, #208]	@ (80032fc <HAL_RCC_OscConfig+0x278>)
 800322a:	2201      	movs	r2, #1
 800322c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800322e:	f7fe fc79 	bl	8001b24 <HAL_GetTick>
 8003232:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003234:	e008      	b.n	8003248 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003236:	f7fe fc75 	bl	8001b24 <HAL_GetTick>
 800323a:	4602      	mov	r2, r0
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	1ad3      	subs	r3, r2, r3
 8003240:	2b02      	cmp	r3, #2
 8003242:	d901      	bls.n	8003248 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003244:	2303      	movs	r3, #3
 8003246:	e1b4      	b.n	80035b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003248:	4b2b      	ldr	r3, [pc, #172]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 0302 	and.w	r3, r3, #2
 8003250:	2b00      	cmp	r3, #0
 8003252:	d0f0      	beq.n	8003236 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003254:	4b28      	ldr	r3, [pc, #160]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	691b      	ldr	r3, [r3, #16]
 8003260:	00db      	lsls	r3, r3, #3
 8003262:	4925      	ldr	r1, [pc, #148]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 8003264:	4313      	orrs	r3, r2
 8003266:	600b      	str	r3, [r1, #0]
 8003268:	e015      	b.n	8003296 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800326a:	4b24      	ldr	r3, [pc, #144]	@ (80032fc <HAL_RCC_OscConfig+0x278>)
 800326c:	2200      	movs	r2, #0
 800326e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003270:	f7fe fc58 	bl	8001b24 <HAL_GetTick>
 8003274:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003276:	e008      	b.n	800328a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003278:	f7fe fc54 	bl	8001b24 <HAL_GetTick>
 800327c:	4602      	mov	r2, r0
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	2b02      	cmp	r3, #2
 8003284:	d901      	bls.n	800328a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003286:	2303      	movs	r3, #3
 8003288:	e193      	b.n	80035b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800328a:	4b1b      	ldr	r3, [pc, #108]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 0302 	and.w	r3, r3, #2
 8003292:	2b00      	cmp	r3, #0
 8003294:	d1f0      	bne.n	8003278 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0308 	and.w	r3, r3, #8
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d036      	beq.n	8003310 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	695b      	ldr	r3, [r3, #20]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d016      	beq.n	80032d8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032aa:	4b15      	ldr	r3, [pc, #84]	@ (8003300 <HAL_RCC_OscConfig+0x27c>)
 80032ac:	2201      	movs	r2, #1
 80032ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032b0:	f7fe fc38 	bl	8001b24 <HAL_GetTick>
 80032b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032b6:	e008      	b.n	80032ca <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032b8:	f7fe fc34 	bl	8001b24 <HAL_GetTick>
 80032bc:	4602      	mov	r2, r0
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	2b02      	cmp	r3, #2
 80032c4:	d901      	bls.n	80032ca <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	e173      	b.n	80035b2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032ca:	4b0b      	ldr	r3, [pc, #44]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 80032cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032ce:	f003 0302 	and.w	r3, r3, #2
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d0f0      	beq.n	80032b8 <HAL_RCC_OscConfig+0x234>
 80032d6:	e01b      	b.n	8003310 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032d8:	4b09      	ldr	r3, [pc, #36]	@ (8003300 <HAL_RCC_OscConfig+0x27c>)
 80032da:	2200      	movs	r2, #0
 80032dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032de:	f7fe fc21 	bl	8001b24 <HAL_GetTick>
 80032e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032e4:	e00e      	b.n	8003304 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032e6:	f7fe fc1d 	bl	8001b24 <HAL_GetTick>
 80032ea:	4602      	mov	r2, r0
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	1ad3      	subs	r3, r2, r3
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d907      	bls.n	8003304 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80032f4:	2303      	movs	r3, #3
 80032f6:	e15c      	b.n	80035b2 <HAL_RCC_OscConfig+0x52e>
 80032f8:	40023800 	.word	0x40023800
 80032fc:	42470000 	.word	0x42470000
 8003300:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003304:	4b8a      	ldr	r3, [pc, #552]	@ (8003530 <HAL_RCC_OscConfig+0x4ac>)
 8003306:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003308:	f003 0302 	and.w	r3, r3, #2
 800330c:	2b00      	cmp	r3, #0
 800330e:	d1ea      	bne.n	80032e6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 0304 	and.w	r3, r3, #4
 8003318:	2b00      	cmp	r3, #0
 800331a:	f000 8097 	beq.w	800344c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800331e:	2300      	movs	r3, #0
 8003320:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003322:	4b83      	ldr	r3, [pc, #524]	@ (8003530 <HAL_RCC_OscConfig+0x4ac>)
 8003324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003326:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800332a:	2b00      	cmp	r3, #0
 800332c:	d10f      	bne.n	800334e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800332e:	2300      	movs	r3, #0
 8003330:	60bb      	str	r3, [r7, #8]
 8003332:	4b7f      	ldr	r3, [pc, #508]	@ (8003530 <HAL_RCC_OscConfig+0x4ac>)
 8003334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003336:	4a7e      	ldr	r2, [pc, #504]	@ (8003530 <HAL_RCC_OscConfig+0x4ac>)
 8003338:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800333c:	6413      	str	r3, [r2, #64]	@ 0x40
 800333e:	4b7c      	ldr	r3, [pc, #496]	@ (8003530 <HAL_RCC_OscConfig+0x4ac>)
 8003340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003342:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003346:	60bb      	str	r3, [r7, #8]
 8003348:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800334a:	2301      	movs	r3, #1
 800334c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800334e:	4b79      	ldr	r3, [pc, #484]	@ (8003534 <HAL_RCC_OscConfig+0x4b0>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003356:	2b00      	cmp	r3, #0
 8003358:	d118      	bne.n	800338c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800335a:	4b76      	ldr	r3, [pc, #472]	@ (8003534 <HAL_RCC_OscConfig+0x4b0>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a75      	ldr	r2, [pc, #468]	@ (8003534 <HAL_RCC_OscConfig+0x4b0>)
 8003360:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003364:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003366:	f7fe fbdd 	bl	8001b24 <HAL_GetTick>
 800336a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800336c:	e008      	b.n	8003380 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800336e:	f7fe fbd9 	bl	8001b24 <HAL_GetTick>
 8003372:	4602      	mov	r2, r0
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	1ad3      	subs	r3, r2, r3
 8003378:	2b02      	cmp	r3, #2
 800337a:	d901      	bls.n	8003380 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800337c:	2303      	movs	r3, #3
 800337e:	e118      	b.n	80035b2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003380:	4b6c      	ldr	r3, [pc, #432]	@ (8003534 <HAL_RCC_OscConfig+0x4b0>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003388:	2b00      	cmp	r3, #0
 800338a:	d0f0      	beq.n	800336e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	2b01      	cmp	r3, #1
 8003392:	d106      	bne.n	80033a2 <HAL_RCC_OscConfig+0x31e>
 8003394:	4b66      	ldr	r3, [pc, #408]	@ (8003530 <HAL_RCC_OscConfig+0x4ac>)
 8003396:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003398:	4a65      	ldr	r2, [pc, #404]	@ (8003530 <HAL_RCC_OscConfig+0x4ac>)
 800339a:	f043 0301 	orr.w	r3, r3, #1
 800339e:	6713      	str	r3, [r2, #112]	@ 0x70
 80033a0:	e01c      	b.n	80033dc <HAL_RCC_OscConfig+0x358>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	2b05      	cmp	r3, #5
 80033a8:	d10c      	bne.n	80033c4 <HAL_RCC_OscConfig+0x340>
 80033aa:	4b61      	ldr	r3, [pc, #388]	@ (8003530 <HAL_RCC_OscConfig+0x4ac>)
 80033ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033ae:	4a60      	ldr	r2, [pc, #384]	@ (8003530 <HAL_RCC_OscConfig+0x4ac>)
 80033b0:	f043 0304 	orr.w	r3, r3, #4
 80033b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80033b6:	4b5e      	ldr	r3, [pc, #376]	@ (8003530 <HAL_RCC_OscConfig+0x4ac>)
 80033b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033ba:	4a5d      	ldr	r2, [pc, #372]	@ (8003530 <HAL_RCC_OscConfig+0x4ac>)
 80033bc:	f043 0301 	orr.w	r3, r3, #1
 80033c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80033c2:	e00b      	b.n	80033dc <HAL_RCC_OscConfig+0x358>
 80033c4:	4b5a      	ldr	r3, [pc, #360]	@ (8003530 <HAL_RCC_OscConfig+0x4ac>)
 80033c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033c8:	4a59      	ldr	r2, [pc, #356]	@ (8003530 <HAL_RCC_OscConfig+0x4ac>)
 80033ca:	f023 0301 	bic.w	r3, r3, #1
 80033ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80033d0:	4b57      	ldr	r3, [pc, #348]	@ (8003530 <HAL_RCC_OscConfig+0x4ac>)
 80033d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033d4:	4a56      	ldr	r2, [pc, #344]	@ (8003530 <HAL_RCC_OscConfig+0x4ac>)
 80033d6:	f023 0304 	bic.w	r3, r3, #4
 80033da:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d015      	beq.n	8003410 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033e4:	f7fe fb9e 	bl	8001b24 <HAL_GetTick>
 80033e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033ea:	e00a      	b.n	8003402 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033ec:	f7fe fb9a 	bl	8001b24 <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d901      	bls.n	8003402 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80033fe:	2303      	movs	r3, #3
 8003400:	e0d7      	b.n	80035b2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003402:	4b4b      	ldr	r3, [pc, #300]	@ (8003530 <HAL_RCC_OscConfig+0x4ac>)
 8003404:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003406:	f003 0302 	and.w	r3, r3, #2
 800340a:	2b00      	cmp	r3, #0
 800340c:	d0ee      	beq.n	80033ec <HAL_RCC_OscConfig+0x368>
 800340e:	e014      	b.n	800343a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003410:	f7fe fb88 	bl	8001b24 <HAL_GetTick>
 8003414:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003416:	e00a      	b.n	800342e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003418:	f7fe fb84 	bl	8001b24 <HAL_GetTick>
 800341c:	4602      	mov	r2, r0
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003426:	4293      	cmp	r3, r2
 8003428:	d901      	bls.n	800342e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	e0c1      	b.n	80035b2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800342e:	4b40      	ldr	r3, [pc, #256]	@ (8003530 <HAL_RCC_OscConfig+0x4ac>)
 8003430:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003432:	f003 0302 	and.w	r3, r3, #2
 8003436:	2b00      	cmp	r3, #0
 8003438:	d1ee      	bne.n	8003418 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800343a:	7dfb      	ldrb	r3, [r7, #23]
 800343c:	2b01      	cmp	r3, #1
 800343e:	d105      	bne.n	800344c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003440:	4b3b      	ldr	r3, [pc, #236]	@ (8003530 <HAL_RCC_OscConfig+0x4ac>)
 8003442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003444:	4a3a      	ldr	r2, [pc, #232]	@ (8003530 <HAL_RCC_OscConfig+0x4ac>)
 8003446:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800344a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	699b      	ldr	r3, [r3, #24]
 8003450:	2b00      	cmp	r3, #0
 8003452:	f000 80ad 	beq.w	80035b0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003456:	4b36      	ldr	r3, [pc, #216]	@ (8003530 <HAL_RCC_OscConfig+0x4ac>)
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	f003 030c 	and.w	r3, r3, #12
 800345e:	2b08      	cmp	r3, #8
 8003460:	d060      	beq.n	8003524 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	699b      	ldr	r3, [r3, #24]
 8003466:	2b02      	cmp	r3, #2
 8003468:	d145      	bne.n	80034f6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800346a:	4b33      	ldr	r3, [pc, #204]	@ (8003538 <HAL_RCC_OscConfig+0x4b4>)
 800346c:	2200      	movs	r2, #0
 800346e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003470:	f7fe fb58 	bl	8001b24 <HAL_GetTick>
 8003474:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003476:	e008      	b.n	800348a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003478:	f7fe fb54 	bl	8001b24 <HAL_GetTick>
 800347c:	4602      	mov	r2, r0
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	1ad3      	subs	r3, r2, r3
 8003482:	2b02      	cmp	r3, #2
 8003484:	d901      	bls.n	800348a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003486:	2303      	movs	r3, #3
 8003488:	e093      	b.n	80035b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800348a:	4b29      	ldr	r3, [pc, #164]	@ (8003530 <HAL_RCC_OscConfig+0x4ac>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003492:	2b00      	cmp	r3, #0
 8003494:	d1f0      	bne.n	8003478 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	69da      	ldr	r2, [r3, #28]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6a1b      	ldr	r3, [r3, #32]
 800349e:	431a      	orrs	r2, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034a4:	019b      	lsls	r3, r3, #6
 80034a6:	431a      	orrs	r2, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ac:	085b      	lsrs	r3, r3, #1
 80034ae:	3b01      	subs	r3, #1
 80034b0:	041b      	lsls	r3, r3, #16
 80034b2:	431a      	orrs	r2, r3
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034b8:	061b      	lsls	r3, r3, #24
 80034ba:	431a      	orrs	r2, r3
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034c0:	071b      	lsls	r3, r3, #28
 80034c2:	491b      	ldr	r1, [pc, #108]	@ (8003530 <HAL_RCC_OscConfig+0x4ac>)
 80034c4:	4313      	orrs	r3, r2
 80034c6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034c8:	4b1b      	ldr	r3, [pc, #108]	@ (8003538 <HAL_RCC_OscConfig+0x4b4>)
 80034ca:	2201      	movs	r2, #1
 80034cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034ce:	f7fe fb29 	bl	8001b24 <HAL_GetTick>
 80034d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034d4:	e008      	b.n	80034e8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034d6:	f7fe fb25 	bl	8001b24 <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	d901      	bls.n	80034e8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80034e4:	2303      	movs	r3, #3
 80034e6:	e064      	b.n	80035b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034e8:	4b11      	ldr	r3, [pc, #68]	@ (8003530 <HAL_RCC_OscConfig+0x4ac>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d0f0      	beq.n	80034d6 <HAL_RCC_OscConfig+0x452>
 80034f4:	e05c      	b.n	80035b0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034f6:	4b10      	ldr	r3, [pc, #64]	@ (8003538 <HAL_RCC_OscConfig+0x4b4>)
 80034f8:	2200      	movs	r2, #0
 80034fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034fc:	f7fe fb12 	bl	8001b24 <HAL_GetTick>
 8003500:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003502:	e008      	b.n	8003516 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003504:	f7fe fb0e 	bl	8001b24 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	2b02      	cmp	r3, #2
 8003510:	d901      	bls.n	8003516 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e04d      	b.n	80035b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003516:	4b06      	ldr	r3, [pc, #24]	@ (8003530 <HAL_RCC_OscConfig+0x4ac>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d1f0      	bne.n	8003504 <HAL_RCC_OscConfig+0x480>
 8003522:	e045      	b.n	80035b0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	699b      	ldr	r3, [r3, #24]
 8003528:	2b01      	cmp	r3, #1
 800352a:	d107      	bne.n	800353c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	e040      	b.n	80035b2 <HAL_RCC_OscConfig+0x52e>
 8003530:	40023800 	.word	0x40023800
 8003534:	40007000 	.word	0x40007000
 8003538:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800353c:	4b1f      	ldr	r3, [pc, #124]	@ (80035bc <HAL_RCC_OscConfig+0x538>)
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	699b      	ldr	r3, [r3, #24]
 8003546:	2b01      	cmp	r3, #1
 8003548:	d030      	beq.n	80035ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003554:	429a      	cmp	r2, r3
 8003556:	d129      	bne.n	80035ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003562:	429a      	cmp	r2, r3
 8003564:	d122      	bne.n	80035ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003566:	68fa      	ldr	r2, [r7, #12]
 8003568:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800356c:	4013      	ands	r3, r2
 800356e:	687a      	ldr	r2, [r7, #4]
 8003570:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003572:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003574:	4293      	cmp	r3, r2
 8003576:	d119      	bne.n	80035ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003582:	085b      	lsrs	r3, r3, #1
 8003584:	3b01      	subs	r3, #1
 8003586:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003588:	429a      	cmp	r2, r3
 800358a:	d10f      	bne.n	80035ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003596:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003598:	429a      	cmp	r2, r3
 800359a:	d107      	bne.n	80035ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035a6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d001      	beq.n	80035b0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	e000      	b.n	80035b2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80035b0:	2300      	movs	r3, #0
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3718      	adds	r7, #24
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	40023800 	.word	0x40023800

080035c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b082      	sub	sp, #8
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d101      	bne.n	80035d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e041      	b.n	8003656 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d106      	bne.n	80035ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2200      	movs	r2, #0
 80035e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f7fe f8e2 	bl	80017b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2202      	movs	r2, #2
 80035f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	3304      	adds	r3, #4
 80035fc:	4619      	mov	r1, r3
 80035fe:	4610      	mov	r0, r2
 8003600:	f000 f896 	bl	8003730 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2201      	movs	r2, #1
 8003608:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2201      	movs	r2, #1
 8003610:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2201      	movs	r2, #1
 8003618:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2201      	movs	r2, #1
 8003628:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2201      	movs	r2, #1
 8003630:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2201      	movs	r2, #1
 8003638:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2201      	movs	r2, #1
 8003640:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2201      	movs	r2, #1
 8003650:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003654:	2300      	movs	r3, #0
}
 8003656:	4618      	mov	r0, r3
 8003658:	3708      	adds	r7, #8
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
	...

08003660 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003660:	b480      	push	{r7}
 8003662:	b085      	sub	sp, #20
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800366e:	b2db      	uxtb	r3, r3
 8003670:	2b01      	cmp	r3, #1
 8003672:	d001      	beq.n	8003678 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e046      	b.n	8003706 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2202      	movs	r2, #2
 800367c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a23      	ldr	r2, [pc, #140]	@ (8003714 <HAL_TIM_Base_Start+0xb4>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d022      	beq.n	80036d0 <HAL_TIM_Base_Start+0x70>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003692:	d01d      	beq.n	80036d0 <HAL_TIM_Base_Start+0x70>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a1f      	ldr	r2, [pc, #124]	@ (8003718 <HAL_TIM_Base_Start+0xb8>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d018      	beq.n	80036d0 <HAL_TIM_Base_Start+0x70>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a1e      	ldr	r2, [pc, #120]	@ (800371c <HAL_TIM_Base_Start+0xbc>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d013      	beq.n	80036d0 <HAL_TIM_Base_Start+0x70>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a1c      	ldr	r2, [pc, #112]	@ (8003720 <HAL_TIM_Base_Start+0xc0>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d00e      	beq.n	80036d0 <HAL_TIM_Base_Start+0x70>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a1b      	ldr	r2, [pc, #108]	@ (8003724 <HAL_TIM_Base_Start+0xc4>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d009      	beq.n	80036d0 <HAL_TIM_Base_Start+0x70>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a19      	ldr	r2, [pc, #100]	@ (8003728 <HAL_TIM_Base_Start+0xc8>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d004      	beq.n	80036d0 <HAL_TIM_Base_Start+0x70>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a18      	ldr	r2, [pc, #96]	@ (800372c <HAL_TIM_Base_Start+0xcc>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d111      	bne.n	80036f4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	f003 0307 	and.w	r3, r3, #7
 80036da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2b06      	cmp	r3, #6
 80036e0:	d010      	beq.n	8003704 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f042 0201 	orr.w	r2, r2, #1
 80036f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036f2:	e007      	b.n	8003704 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f042 0201 	orr.w	r2, r2, #1
 8003702:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003704:	2300      	movs	r3, #0
}
 8003706:	4618      	mov	r0, r3
 8003708:	3714      	adds	r7, #20
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr
 8003712:	bf00      	nop
 8003714:	40010000 	.word	0x40010000
 8003718:	40000400 	.word	0x40000400
 800371c:	40000800 	.word	0x40000800
 8003720:	40000c00 	.word	0x40000c00
 8003724:	40010400 	.word	0x40010400
 8003728:	40014000 	.word	0x40014000
 800372c:	40001800 	.word	0x40001800

08003730 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003730:	b480      	push	{r7}
 8003732:	b085      	sub	sp, #20
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
 8003738:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	4a43      	ldr	r2, [pc, #268]	@ (8003850 <TIM_Base_SetConfig+0x120>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d013      	beq.n	8003770 <TIM_Base_SetConfig+0x40>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800374e:	d00f      	beq.n	8003770 <TIM_Base_SetConfig+0x40>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	4a40      	ldr	r2, [pc, #256]	@ (8003854 <TIM_Base_SetConfig+0x124>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d00b      	beq.n	8003770 <TIM_Base_SetConfig+0x40>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	4a3f      	ldr	r2, [pc, #252]	@ (8003858 <TIM_Base_SetConfig+0x128>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d007      	beq.n	8003770 <TIM_Base_SetConfig+0x40>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	4a3e      	ldr	r2, [pc, #248]	@ (800385c <TIM_Base_SetConfig+0x12c>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d003      	beq.n	8003770 <TIM_Base_SetConfig+0x40>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	4a3d      	ldr	r2, [pc, #244]	@ (8003860 <TIM_Base_SetConfig+0x130>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d108      	bne.n	8003782 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003776:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	68fa      	ldr	r2, [r7, #12]
 800377e:	4313      	orrs	r3, r2
 8003780:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4a32      	ldr	r2, [pc, #200]	@ (8003850 <TIM_Base_SetConfig+0x120>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d02b      	beq.n	80037e2 <TIM_Base_SetConfig+0xb2>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003790:	d027      	beq.n	80037e2 <TIM_Base_SetConfig+0xb2>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a2f      	ldr	r2, [pc, #188]	@ (8003854 <TIM_Base_SetConfig+0x124>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d023      	beq.n	80037e2 <TIM_Base_SetConfig+0xb2>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4a2e      	ldr	r2, [pc, #184]	@ (8003858 <TIM_Base_SetConfig+0x128>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d01f      	beq.n	80037e2 <TIM_Base_SetConfig+0xb2>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	4a2d      	ldr	r2, [pc, #180]	@ (800385c <TIM_Base_SetConfig+0x12c>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d01b      	beq.n	80037e2 <TIM_Base_SetConfig+0xb2>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	4a2c      	ldr	r2, [pc, #176]	@ (8003860 <TIM_Base_SetConfig+0x130>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d017      	beq.n	80037e2 <TIM_Base_SetConfig+0xb2>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	4a2b      	ldr	r2, [pc, #172]	@ (8003864 <TIM_Base_SetConfig+0x134>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d013      	beq.n	80037e2 <TIM_Base_SetConfig+0xb2>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4a2a      	ldr	r2, [pc, #168]	@ (8003868 <TIM_Base_SetConfig+0x138>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d00f      	beq.n	80037e2 <TIM_Base_SetConfig+0xb2>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4a29      	ldr	r2, [pc, #164]	@ (800386c <TIM_Base_SetConfig+0x13c>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d00b      	beq.n	80037e2 <TIM_Base_SetConfig+0xb2>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	4a28      	ldr	r2, [pc, #160]	@ (8003870 <TIM_Base_SetConfig+0x140>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d007      	beq.n	80037e2 <TIM_Base_SetConfig+0xb2>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	4a27      	ldr	r2, [pc, #156]	@ (8003874 <TIM_Base_SetConfig+0x144>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d003      	beq.n	80037e2 <TIM_Base_SetConfig+0xb2>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	4a26      	ldr	r2, [pc, #152]	@ (8003878 <TIM_Base_SetConfig+0x148>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d108      	bne.n	80037f4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	68db      	ldr	r3, [r3, #12]
 80037ee:	68fa      	ldr	r2, [r7, #12]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	695b      	ldr	r3, [r3, #20]
 80037fe:	4313      	orrs	r3, r2
 8003800:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	689a      	ldr	r2, [r3, #8]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	4a0e      	ldr	r2, [pc, #56]	@ (8003850 <TIM_Base_SetConfig+0x120>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d003      	beq.n	8003822 <TIM_Base_SetConfig+0xf2>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	4a10      	ldr	r2, [pc, #64]	@ (8003860 <TIM_Base_SetConfig+0x130>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d103      	bne.n	800382a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	691a      	ldr	r2, [r3, #16]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f043 0204 	orr.w	r2, r3, #4
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2201      	movs	r2, #1
 800383a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	68fa      	ldr	r2, [r7, #12]
 8003840:	601a      	str	r2, [r3, #0]
}
 8003842:	bf00      	nop
 8003844:	3714      	adds	r7, #20
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr
 800384e:	bf00      	nop
 8003850:	40010000 	.word	0x40010000
 8003854:	40000400 	.word	0x40000400
 8003858:	40000800 	.word	0x40000800
 800385c:	40000c00 	.word	0x40000c00
 8003860:	40010400 	.word	0x40010400
 8003864:	40014000 	.word	0x40014000
 8003868:	40014400 	.word	0x40014400
 800386c:	40014800 	.word	0x40014800
 8003870:	40001800 	.word	0x40001800
 8003874:	40001c00 	.word	0x40001c00
 8003878:	40002000 	.word	0x40002000

0800387c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800387c:	b480      	push	{r7}
 800387e:	b085      	sub	sp, #20
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
 8003884:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800388c:	2b01      	cmp	r3, #1
 800388e:	d101      	bne.n	8003894 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003890:	2302      	movs	r3, #2
 8003892:	e05a      	b.n	800394a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2201      	movs	r2, #1
 8003898:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2202      	movs	r2, #2
 80038a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	68fa      	ldr	r2, [r7, #12]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	68fa      	ldr	r2, [r7, #12]
 80038cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a21      	ldr	r2, [pc, #132]	@ (8003958 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d022      	beq.n	800391e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038e0:	d01d      	beq.n	800391e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a1d      	ldr	r2, [pc, #116]	@ (800395c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d018      	beq.n	800391e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a1b      	ldr	r2, [pc, #108]	@ (8003960 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d013      	beq.n	800391e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a1a      	ldr	r2, [pc, #104]	@ (8003964 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d00e      	beq.n	800391e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a18      	ldr	r2, [pc, #96]	@ (8003968 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d009      	beq.n	800391e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a17      	ldr	r2, [pc, #92]	@ (800396c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d004      	beq.n	800391e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a15      	ldr	r2, [pc, #84]	@ (8003970 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d10c      	bne.n	8003938 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003924:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	68ba      	ldr	r2, [r7, #8]
 800392c:	4313      	orrs	r3, r2
 800392e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	68ba      	ldr	r2, [r7, #8]
 8003936:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2201      	movs	r2, #1
 800393c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2200      	movs	r2, #0
 8003944:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003948:	2300      	movs	r3, #0
}
 800394a:	4618      	mov	r0, r3
 800394c:	3714      	adds	r7, #20
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr
 8003956:	bf00      	nop
 8003958:	40010000 	.word	0x40010000
 800395c:	40000400 	.word	0x40000400
 8003960:	40000800 	.word	0x40000800
 8003964:	40000c00 	.word	0x40000c00
 8003968:	40010400 	.word	0x40010400
 800396c:	40014000 	.word	0x40014000
 8003970:	40001800 	.word	0x40001800

08003974 <__cvt>:
 8003974:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003978:	ec57 6b10 	vmov	r6, r7, d0
 800397c:	2f00      	cmp	r7, #0
 800397e:	460c      	mov	r4, r1
 8003980:	4619      	mov	r1, r3
 8003982:	463b      	mov	r3, r7
 8003984:	bfbb      	ittet	lt
 8003986:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800398a:	461f      	movlt	r7, r3
 800398c:	2300      	movge	r3, #0
 800398e:	232d      	movlt	r3, #45	@ 0x2d
 8003990:	700b      	strb	r3, [r1, #0]
 8003992:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003994:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8003998:	4691      	mov	r9, r2
 800399a:	f023 0820 	bic.w	r8, r3, #32
 800399e:	bfbc      	itt	lt
 80039a0:	4632      	movlt	r2, r6
 80039a2:	4616      	movlt	r6, r2
 80039a4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80039a8:	d005      	beq.n	80039b6 <__cvt+0x42>
 80039aa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80039ae:	d100      	bne.n	80039b2 <__cvt+0x3e>
 80039b0:	3401      	adds	r4, #1
 80039b2:	2102      	movs	r1, #2
 80039b4:	e000      	b.n	80039b8 <__cvt+0x44>
 80039b6:	2103      	movs	r1, #3
 80039b8:	ab03      	add	r3, sp, #12
 80039ba:	9301      	str	r3, [sp, #4]
 80039bc:	ab02      	add	r3, sp, #8
 80039be:	9300      	str	r3, [sp, #0]
 80039c0:	ec47 6b10 	vmov	d0, r6, r7
 80039c4:	4653      	mov	r3, sl
 80039c6:	4622      	mov	r2, r4
 80039c8:	f000 fe5a 	bl	8004680 <_dtoa_r>
 80039cc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80039d0:	4605      	mov	r5, r0
 80039d2:	d119      	bne.n	8003a08 <__cvt+0x94>
 80039d4:	f019 0f01 	tst.w	r9, #1
 80039d8:	d00e      	beq.n	80039f8 <__cvt+0x84>
 80039da:	eb00 0904 	add.w	r9, r0, r4
 80039de:	2200      	movs	r2, #0
 80039e0:	2300      	movs	r3, #0
 80039e2:	4630      	mov	r0, r6
 80039e4:	4639      	mov	r1, r7
 80039e6:	f7fd f88f 	bl	8000b08 <__aeabi_dcmpeq>
 80039ea:	b108      	cbz	r0, 80039f0 <__cvt+0x7c>
 80039ec:	f8cd 900c 	str.w	r9, [sp, #12]
 80039f0:	2230      	movs	r2, #48	@ 0x30
 80039f2:	9b03      	ldr	r3, [sp, #12]
 80039f4:	454b      	cmp	r3, r9
 80039f6:	d31e      	bcc.n	8003a36 <__cvt+0xc2>
 80039f8:	9b03      	ldr	r3, [sp, #12]
 80039fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80039fc:	1b5b      	subs	r3, r3, r5
 80039fe:	4628      	mov	r0, r5
 8003a00:	6013      	str	r3, [r2, #0]
 8003a02:	b004      	add	sp, #16
 8003a04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a08:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003a0c:	eb00 0904 	add.w	r9, r0, r4
 8003a10:	d1e5      	bne.n	80039de <__cvt+0x6a>
 8003a12:	7803      	ldrb	r3, [r0, #0]
 8003a14:	2b30      	cmp	r3, #48	@ 0x30
 8003a16:	d10a      	bne.n	8003a2e <__cvt+0xba>
 8003a18:	2200      	movs	r2, #0
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	4630      	mov	r0, r6
 8003a1e:	4639      	mov	r1, r7
 8003a20:	f7fd f872 	bl	8000b08 <__aeabi_dcmpeq>
 8003a24:	b918      	cbnz	r0, 8003a2e <__cvt+0xba>
 8003a26:	f1c4 0401 	rsb	r4, r4, #1
 8003a2a:	f8ca 4000 	str.w	r4, [sl]
 8003a2e:	f8da 3000 	ldr.w	r3, [sl]
 8003a32:	4499      	add	r9, r3
 8003a34:	e7d3      	b.n	80039de <__cvt+0x6a>
 8003a36:	1c59      	adds	r1, r3, #1
 8003a38:	9103      	str	r1, [sp, #12]
 8003a3a:	701a      	strb	r2, [r3, #0]
 8003a3c:	e7d9      	b.n	80039f2 <__cvt+0x7e>

08003a3e <__exponent>:
 8003a3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003a40:	2900      	cmp	r1, #0
 8003a42:	bfba      	itte	lt
 8003a44:	4249      	neglt	r1, r1
 8003a46:	232d      	movlt	r3, #45	@ 0x2d
 8003a48:	232b      	movge	r3, #43	@ 0x2b
 8003a4a:	2909      	cmp	r1, #9
 8003a4c:	7002      	strb	r2, [r0, #0]
 8003a4e:	7043      	strb	r3, [r0, #1]
 8003a50:	dd29      	ble.n	8003aa6 <__exponent+0x68>
 8003a52:	f10d 0307 	add.w	r3, sp, #7
 8003a56:	461d      	mov	r5, r3
 8003a58:	270a      	movs	r7, #10
 8003a5a:	461a      	mov	r2, r3
 8003a5c:	fbb1 f6f7 	udiv	r6, r1, r7
 8003a60:	fb07 1416 	mls	r4, r7, r6, r1
 8003a64:	3430      	adds	r4, #48	@ 0x30
 8003a66:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003a6a:	460c      	mov	r4, r1
 8003a6c:	2c63      	cmp	r4, #99	@ 0x63
 8003a6e:	f103 33ff 	add.w	r3, r3, #4294967295
 8003a72:	4631      	mov	r1, r6
 8003a74:	dcf1      	bgt.n	8003a5a <__exponent+0x1c>
 8003a76:	3130      	adds	r1, #48	@ 0x30
 8003a78:	1e94      	subs	r4, r2, #2
 8003a7a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003a7e:	1c41      	adds	r1, r0, #1
 8003a80:	4623      	mov	r3, r4
 8003a82:	42ab      	cmp	r3, r5
 8003a84:	d30a      	bcc.n	8003a9c <__exponent+0x5e>
 8003a86:	f10d 0309 	add.w	r3, sp, #9
 8003a8a:	1a9b      	subs	r3, r3, r2
 8003a8c:	42ac      	cmp	r4, r5
 8003a8e:	bf88      	it	hi
 8003a90:	2300      	movhi	r3, #0
 8003a92:	3302      	adds	r3, #2
 8003a94:	4403      	add	r3, r0
 8003a96:	1a18      	subs	r0, r3, r0
 8003a98:	b003      	add	sp, #12
 8003a9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a9c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003aa0:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003aa4:	e7ed      	b.n	8003a82 <__exponent+0x44>
 8003aa6:	2330      	movs	r3, #48	@ 0x30
 8003aa8:	3130      	adds	r1, #48	@ 0x30
 8003aaa:	7083      	strb	r3, [r0, #2]
 8003aac:	70c1      	strb	r1, [r0, #3]
 8003aae:	1d03      	adds	r3, r0, #4
 8003ab0:	e7f1      	b.n	8003a96 <__exponent+0x58>
	...

08003ab4 <_printf_float>:
 8003ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ab8:	b08d      	sub	sp, #52	@ 0x34
 8003aba:	460c      	mov	r4, r1
 8003abc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8003ac0:	4616      	mov	r6, r2
 8003ac2:	461f      	mov	r7, r3
 8003ac4:	4605      	mov	r5, r0
 8003ac6:	f000 fcdb 	bl	8004480 <_localeconv_r>
 8003aca:	6803      	ldr	r3, [r0, #0]
 8003acc:	9304      	str	r3, [sp, #16]
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f7fc fbee 	bl	80002b0 <strlen>
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	930a      	str	r3, [sp, #40]	@ 0x28
 8003ad8:	f8d8 3000 	ldr.w	r3, [r8]
 8003adc:	9005      	str	r0, [sp, #20]
 8003ade:	3307      	adds	r3, #7
 8003ae0:	f023 0307 	bic.w	r3, r3, #7
 8003ae4:	f103 0208 	add.w	r2, r3, #8
 8003ae8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003aec:	f8d4 b000 	ldr.w	fp, [r4]
 8003af0:	f8c8 2000 	str.w	r2, [r8]
 8003af4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003af8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003afc:	9307      	str	r3, [sp, #28]
 8003afe:	f8cd 8018 	str.w	r8, [sp, #24]
 8003b02:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003b06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003b0a:	4b9c      	ldr	r3, [pc, #624]	@ (8003d7c <_printf_float+0x2c8>)
 8003b0c:	f04f 32ff 	mov.w	r2, #4294967295
 8003b10:	f7fd f82c 	bl	8000b6c <__aeabi_dcmpun>
 8003b14:	bb70      	cbnz	r0, 8003b74 <_printf_float+0xc0>
 8003b16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003b1a:	4b98      	ldr	r3, [pc, #608]	@ (8003d7c <_printf_float+0x2c8>)
 8003b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8003b20:	f7fd f806 	bl	8000b30 <__aeabi_dcmple>
 8003b24:	bb30      	cbnz	r0, 8003b74 <_printf_float+0xc0>
 8003b26:	2200      	movs	r2, #0
 8003b28:	2300      	movs	r3, #0
 8003b2a:	4640      	mov	r0, r8
 8003b2c:	4649      	mov	r1, r9
 8003b2e:	f7fc fff5 	bl	8000b1c <__aeabi_dcmplt>
 8003b32:	b110      	cbz	r0, 8003b3a <_printf_float+0x86>
 8003b34:	232d      	movs	r3, #45	@ 0x2d
 8003b36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b3a:	4a91      	ldr	r2, [pc, #580]	@ (8003d80 <_printf_float+0x2cc>)
 8003b3c:	4b91      	ldr	r3, [pc, #580]	@ (8003d84 <_printf_float+0x2d0>)
 8003b3e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003b42:	bf8c      	ite	hi
 8003b44:	4690      	movhi	r8, r2
 8003b46:	4698      	movls	r8, r3
 8003b48:	2303      	movs	r3, #3
 8003b4a:	6123      	str	r3, [r4, #16]
 8003b4c:	f02b 0304 	bic.w	r3, fp, #4
 8003b50:	6023      	str	r3, [r4, #0]
 8003b52:	f04f 0900 	mov.w	r9, #0
 8003b56:	9700      	str	r7, [sp, #0]
 8003b58:	4633      	mov	r3, r6
 8003b5a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003b5c:	4621      	mov	r1, r4
 8003b5e:	4628      	mov	r0, r5
 8003b60:	f000 f9d2 	bl	8003f08 <_printf_common>
 8003b64:	3001      	adds	r0, #1
 8003b66:	f040 808d 	bne.w	8003c84 <_printf_float+0x1d0>
 8003b6a:	f04f 30ff 	mov.w	r0, #4294967295
 8003b6e:	b00d      	add	sp, #52	@ 0x34
 8003b70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b74:	4642      	mov	r2, r8
 8003b76:	464b      	mov	r3, r9
 8003b78:	4640      	mov	r0, r8
 8003b7a:	4649      	mov	r1, r9
 8003b7c:	f7fc fff6 	bl	8000b6c <__aeabi_dcmpun>
 8003b80:	b140      	cbz	r0, 8003b94 <_printf_float+0xe0>
 8003b82:	464b      	mov	r3, r9
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	bfbc      	itt	lt
 8003b88:	232d      	movlt	r3, #45	@ 0x2d
 8003b8a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003b8e:	4a7e      	ldr	r2, [pc, #504]	@ (8003d88 <_printf_float+0x2d4>)
 8003b90:	4b7e      	ldr	r3, [pc, #504]	@ (8003d8c <_printf_float+0x2d8>)
 8003b92:	e7d4      	b.n	8003b3e <_printf_float+0x8a>
 8003b94:	6863      	ldr	r3, [r4, #4]
 8003b96:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8003b9a:	9206      	str	r2, [sp, #24]
 8003b9c:	1c5a      	adds	r2, r3, #1
 8003b9e:	d13b      	bne.n	8003c18 <_printf_float+0x164>
 8003ba0:	2306      	movs	r3, #6
 8003ba2:	6063      	str	r3, [r4, #4]
 8003ba4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8003ba8:	2300      	movs	r3, #0
 8003baa:	6022      	str	r2, [r4, #0]
 8003bac:	9303      	str	r3, [sp, #12]
 8003bae:	ab0a      	add	r3, sp, #40	@ 0x28
 8003bb0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8003bb4:	ab09      	add	r3, sp, #36	@ 0x24
 8003bb6:	9300      	str	r3, [sp, #0]
 8003bb8:	6861      	ldr	r1, [r4, #4]
 8003bba:	ec49 8b10 	vmov	d0, r8, r9
 8003bbe:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8003bc2:	4628      	mov	r0, r5
 8003bc4:	f7ff fed6 	bl	8003974 <__cvt>
 8003bc8:	9b06      	ldr	r3, [sp, #24]
 8003bca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003bcc:	2b47      	cmp	r3, #71	@ 0x47
 8003bce:	4680      	mov	r8, r0
 8003bd0:	d129      	bne.n	8003c26 <_printf_float+0x172>
 8003bd2:	1cc8      	adds	r0, r1, #3
 8003bd4:	db02      	blt.n	8003bdc <_printf_float+0x128>
 8003bd6:	6863      	ldr	r3, [r4, #4]
 8003bd8:	4299      	cmp	r1, r3
 8003bda:	dd41      	ble.n	8003c60 <_printf_float+0x1ac>
 8003bdc:	f1aa 0a02 	sub.w	sl, sl, #2
 8003be0:	fa5f fa8a 	uxtb.w	sl, sl
 8003be4:	3901      	subs	r1, #1
 8003be6:	4652      	mov	r2, sl
 8003be8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003bec:	9109      	str	r1, [sp, #36]	@ 0x24
 8003bee:	f7ff ff26 	bl	8003a3e <__exponent>
 8003bf2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003bf4:	1813      	adds	r3, r2, r0
 8003bf6:	2a01      	cmp	r2, #1
 8003bf8:	4681      	mov	r9, r0
 8003bfa:	6123      	str	r3, [r4, #16]
 8003bfc:	dc02      	bgt.n	8003c04 <_printf_float+0x150>
 8003bfe:	6822      	ldr	r2, [r4, #0]
 8003c00:	07d2      	lsls	r2, r2, #31
 8003c02:	d501      	bpl.n	8003c08 <_printf_float+0x154>
 8003c04:	3301      	adds	r3, #1
 8003c06:	6123      	str	r3, [r4, #16]
 8003c08:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d0a2      	beq.n	8003b56 <_printf_float+0xa2>
 8003c10:	232d      	movs	r3, #45	@ 0x2d
 8003c12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003c16:	e79e      	b.n	8003b56 <_printf_float+0xa2>
 8003c18:	9a06      	ldr	r2, [sp, #24]
 8003c1a:	2a47      	cmp	r2, #71	@ 0x47
 8003c1c:	d1c2      	bne.n	8003ba4 <_printf_float+0xf0>
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d1c0      	bne.n	8003ba4 <_printf_float+0xf0>
 8003c22:	2301      	movs	r3, #1
 8003c24:	e7bd      	b.n	8003ba2 <_printf_float+0xee>
 8003c26:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003c2a:	d9db      	bls.n	8003be4 <_printf_float+0x130>
 8003c2c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003c30:	d118      	bne.n	8003c64 <_printf_float+0x1b0>
 8003c32:	2900      	cmp	r1, #0
 8003c34:	6863      	ldr	r3, [r4, #4]
 8003c36:	dd0b      	ble.n	8003c50 <_printf_float+0x19c>
 8003c38:	6121      	str	r1, [r4, #16]
 8003c3a:	b913      	cbnz	r3, 8003c42 <_printf_float+0x18e>
 8003c3c:	6822      	ldr	r2, [r4, #0]
 8003c3e:	07d0      	lsls	r0, r2, #31
 8003c40:	d502      	bpl.n	8003c48 <_printf_float+0x194>
 8003c42:	3301      	adds	r3, #1
 8003c44:	440b      	add	r3, r1
 8003c46:	6123      	str	r3, [r4, #16]
 8003c48:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003c4a:	f04f 0900 	mov.w	r9, #0
 8003c4e:	e7db      	b.n	8003c08 <_printf_float+0x154>
 8003c50:	b913      	cbnz	r3, 8003c58 <_printf_float+0x1a4>
 8003c52:	6822      	ldr	r2, [r4, #0]
 8003c54:	07d2      	lsls	r2, r2, #31
 8003c56:	d501      	bpl.n	8003c5c <_printf_float+0x1a8>
 8003c58:	3302      	adds	r3, #2
 8003c5a:	e7f4      	b.n	8003c46 <_printf_float+0x192>
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e7f2      	b.n	8003c46 <_printf_float+0x192>
 8003c60:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003c64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003c66:	4299      	cmp	r1, r3
 8003c68:	db05      	blt.n	8003c76 <_printf_float+0x1c2>
 8003c6a:	6823      	ldr	r3, [r4, #0]
 8003c6c:	6121      	str	r1, [r4, #16]
 8003c6e:	07d8      	lsls	r0, r3, #31
 8003c70:	d5ea      	bpl.n	8003c48 <_printf_float+0x194>
 8003c72:	1c4b      	adds	r3, r1, #1
 8003c74:	e7e7      	b.n	8003c46 <_printf_float+0x192>
 8003c76:	2900      	cmp	r1, #0
 8003c78:	bfd4      	ite	le
 8003c7a:	f1c1 0202 	rsble	r2, r1, #2
 8003c7e:	2201      	movgt	r2, #1
 8003c80:	4413      	add	r3, r2
 8003c82:	e7e0      	b.n	8003c46 <_printf_float+0x192>
 8003c84:	6823      	ldr	r3, [r4, #0]
 8003c86:	055a      	lsls	r2, r3, #21
 8003c88:	d407      	bmi.n	8003c9a <_printf_float+0x1e6>
 8003c8a:	6923      	ldr	r3, [r4, #16]
 8003c8c:	4642      	mov	r2, r8
 8003c8e:	4631      	mov	r1, r6
 8003c90:	4628      	mov	r0, r5
 8003c92:	47b8      	blx	r7
 8003c94:	3001      	adds	r0, #1
 8003c96:	d12b      	bne.n	8003cf0 <_printf_float+0x23c>
 8003c98:	e767      	b.n	8003b6a <_printf_float+0xb6>
 8003c9a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003c9e:	f240 80dd 	bls.w	8003e5c <_printf_float+0x3a8>
 8003ca2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	2300      	movs	r3, #0
 8003caa:	f7fc ff2d 	bl	8000b08 <__aeabi_dcmpeq>
 8003cae:	2800      	cmp	r0, #0
 8003cb0:	d033      	beq.n	8003d1a <_printf_float+0x266>
 8003cb2:	4a37      	ldr	r2, [pc, #220]	@ (8003d90 <_printf_float+0x2dc>)
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	4631      	mov	r1, r6
 8003cb8:	4628      	mov	r0, r5
 8003cba:	47b8      	blx	r7
 8003cbc:	3001      	adds	r0, #1
 8003cbe:	f43f af54 	beq.w	8003b6a <_printf_float+0xb6>
 8003cc2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8003cc6:	4543      	cmp	r3, r8
 8003cc8:	db02      	blt.n	8003cd0 <_printf_float+0x21c>
 8003cca:	6823      	ldr	r3, [r4, #0]
 8003ccc:	07d8      	lsls	r0, r3, #31
 8003cce:	d50f      	bpl.n	8003cf0 <_printf_float+0x23c>
 8003cd0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003cd4:	4631      	mov	r1, r6
 8003cd6:	4628      	mov	r0, r5
 8003cd8:	47b8      	blx	r7
 8003cda:	3001      	adds	r0, #1
 8003cdc:	f43f af45 	beq.w	8003b6a <_printf_float+0xb6>
 8003ce0:	f04f 0900 	mov.w	r9, #0
 8003ce4:	f108 38ff 	add.w	r8, r8, #4294967295
 8003ce8:	f104 0a1a 	add.w	sl, r4, #26
 8003cec:	45c8      	cmp	r8, r9
 8003cee:	dc09      	bgt.n	8003d04 <_printf_float+0x250>
 8003cf0:	6823      	ldr	r3, [r4, #0]
 8003cf2:	079b      	lsls	r3, r3, #30
 8003cf4:	f100 8103 	bmi.w	8003efe <_printf_float+0x44a>
 8003cf8:	68e0      	ldr	r0, [r4, #12]
 8003cfa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003cfc:	4298      	cmp	r0, r3
 8003cfe:	bfb8      	it	lt
 8003d00:	4618      	movlt	r0, r3
 8003d02:	e734      	b.n	8003b6e <_printf_float+0xba>
 8003d04:	2301      	movs	r3, #1
 8003d06:	4652      	mov	r2, sl
 8003d08:	4631      	mov	r1, r6
 8003d0a:	4628      	mov	r0, r5
 8003d0c:	47b8      	blx	r7
 8003d0e:	3001      	adds	r0, #1
 8003d10:	f43f af2b 	beq.w	8003b6a <_printf_float+0xb6>
 8003d14:	f109 0901 	add.w	r9, r9, #1
 8003d18:	e7e8      	b.n	8003cec <_printf_float+0x238>
 8003d1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	dc39      	bgt.n	8003d94 <_printf_float+0x2e0>
 8003d20:	4a1b      	ldr	r2, [pc, #108]	@ (8003d90 <_printf_float+0x2dc>)
 8003d22:	2301      	movs	r3, #1
 8003d24:	4631      	mov	r1, r6
 8003d26:	4628      	mov	r0, r5
 8003d28:	47b8      	blx	r7
 8003d2a:	3001      	adds	r0, #1
 8003d2c:	f43f af1d 	beq.w	8003b6a <_printf_float+0xb6>
 8003d30:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8003d34:	ea59 0303 	orrs.w	r3, r9, r3
 8003d38:	d102      	bne.n	8003d40 <_printf_float+0x28c>
 8003d3a:	6823      	ldr	r3, [r4, #0]
 8003d3c:	07d9      	lsls	r1, r3, #31
 8003d3e:	d5d7      	bpl.n	8003cf0 <_printf_float+0x23c>
 8003d40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d44:	4631      	mov	r1, r6
 8003d46:	4628      	mov	r0, r5
 8003d48:	47b8      	blx	r7
 8003d4a:	3001      	adds	r0, #1
 8003d4c:	f43f af0d 	beq.w	8003b6a <_printf_float+0xb6>
 8003d50:	f04f 0a00 	mov.w	sl, #0
 8003d54:	f104 0b1a 	add.w	fp, r4, #26
 8003d58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d5a:	425b      	negs	r3, r3
 8003d5c:	4553      	cmp	r3, sl
 8003d5e:	dc01      	bgt.n	8003d64 <_printf_float+0x2b0>
 8003d60:	464b      	mov	r3, r9
 8003d62:	e793      	b.n	8003c8c <_printf_float+0x1d8>
 8003d64:	2301      	movs	r3, #1
 8003d66:	465a      	mov	r2, fp
 8003d68:	4631      	mov	r1, r6
 8003d6a:	4628      	mov	r0, r5
 8003d6c:	47b8      	blx	r7
 8003d6e:	3001      	adds	r0, #1
 8003d70:	f43f aefb 	beq.w	8003b6a <_printf_float+0xb6>
 8003d74:	f10a 0a01 	add.w	sl, sl, #1
 8003d78:	e7ee      	b.n	8003d58 <_printf_float+0x2a4>
 8003d7a:	bf00      	nop
 8003d7c:	7fefffff 	.word	0x7fefffff
 8003d80:	0800666c 	.word	0x0800666c
 8003d84:	08006668 	.word	0x08006668
 8003d88:	08006674 	.word	0x08006674
 8003d8c:	08006670 	.word	0x08006670
 8003d90:	08006678 	.word	0x08006678
 8003d94:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003d96:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003d9a:	4553      	cmp	r3, sl
 8003d9c:	bfa8      	it	ge
 8003d9e:	4653      	movge	r3, sl
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	4699      	mov	r9, r3
 8003da4:	dc36      	bgt.n	8003e14 <_printf_float+0x360>
 8003da6:	f04f 0b00 	mov.w	fp, #0
 8003daa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003dae:	f104 021a 	add.w	r2, r4, #26
 8003db2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003db4:	9306      	str	r3, [sp, #24]
 8003db6:	eba3 0309 	sub.w	r3, r3, r9
 8003dba:	455b      	cmp	r3, fp
 8003dbc:	dc31      	bgt.n	8003e22 <_printf_float+0x36e>
 8003dbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003dc0:	459a      	cmp	sl, r3
 8003dc2:	dc3a      	bgt.n	8003e3a <_printf_float+0x386>
 8003dc4:	6823      	ldr	r3, [r4, #0]
 8003dc6:	07da      	lsls	r2, r3, #31
 8003dc8:	d437      	bmi.n	8003e3a <_printf_float+0x386>
 8003dca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003dcc:	ebaa 0903 	sub.w	r9, sl, r3
 8003dd0:	9b06      	ldr	r3, [sp, #24]
 8003dd2:	ebaa 0303 	sub.w	r3, sl, r3
 8003dd6:	4599      	cmp	r9, r3
 8003dd8:	bfa8      	it	ge
 8003dda:	4699      	movge	r9, r3
 8003ddc:	f1b9 0f00 	cmp.w	r9, #0
 8003de0:	dc33      	bgt.n	8003e4a <_printf_float+0x396>
 8003de2:	f04f 0800 	mov.w	r8, #0
 8003de6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003dea:	f104 0b1a 	add.w	fp, r4, #26
 8003dee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003df0:	ebaa 0303 	sub.w	r3, sl, r3
 8003df4:	eba3 0309 	sub.w	r3, r3, r9
 8003df8:	4543      	cmp	r3, r8
 8003dfa:	f77f af79 	ble.w	8003cf0 <_printf_float+0x23c>
 8003dfe:	2301      	movs	r3, #1
 8003e00:	465a      	mov	r2, fp
 8003e02:	4631      	mov	r1, r6
 8003e04:	4628      	mov	r0, r5
 8003e06:	47b8      	blx	r7
 8003e08:	3001      	adds	r0, #1
 8003e0a:	f43f aeae 	beq.w	8003b6a <_printf_float+0xb6>
 8003e0e:	f108 0801 	add.w	r8, r8, #1
 8003e12:	e7ec      	b.n	8003dee <_printf_float+0x33a>
 8003e14:	4642      	mov	r2, r8
 8003e16:	4631      	mov	r1, r6
 8003e18:	4628      	mov	r0, r5
 8003e1a:	47b8      	blx	r7
 8003e1c:	3001      	adds	r0, #1
 8003e1e:	d1c2      	bne.n	8003da6 <_printf_float+0x2f2>
 8003e20:	e6a3      	b.n	8003b6a <_printf_float+0xb6>
 8003e22:	2301      	movs	r3, #1
 8003e24:	4631      	mov	r1, r6
 8003e26:	4628      	mov	r0, r5
 8003e28:	9206      	str	r2, [sp, #24]
 8003e2a:	47b8      	blx	r7
 8003e2c:	3001      	adds	r0, #1
 8003e2e:	f43f ae9c 	beq.w	8003b6a <_printf_float+0xb6>
 8003e32:	9a06      	ldr	r2, [sp, #24]
 8003e34:	f10b 0b01 	add.w	fp, fp, #1
 8003e38:	e7bb      	b.n	8003db2 <_printf_float+0x2fe>
 8003e3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003e3e:	4631      	mov	r1, r6
 8003e40:	4628      	mov	r0, r5
 8003e42:	47b8      	blx	r7
 8003e44:	3001      	adds	r0, #1
 8003e46:	d1c0      	bne.n	8003dca <_printf_float+0x316>
 8003e48:	e68f      	b.n	8003b6a <_printf_float+0xb6>
 8003e4a:	9a06      	ldr	r2, [sp, #24]
 8003e4c:	464b      	mov	r3, r9
 8003e4e:	4442      	add	r2, r8
 8003e50:	4631      	mov	r1, r6
 8003e52:	4628      	mov	r0, r5
 8003e54:	47b8      	blx	r7
 8003e56:	3001      	adds	r0, #1
 8003e58:	d1c3      	bne.n	8003de2 <_printf_float+0x32e>
 8003e5a:	e686      	b.n	8003b6a <_printf_float+0xb6>
 8003e5c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003e60:	f1ba 0f01 	cmp.w	sl, #1
 8003e64:	dc01      	bgt.n	8003e6a <_printf_float+0x3b6>
 8003e66:	07db      	lsls	r3, r3, #31
 8003e68:	d536      	bpl.n	8003ed8 <_printf_float+0x424>
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	4642      	mov	r2, r8
 8003e6e:	4631      	mov	r1, r6
 8003e70:	4628      	mov	r0, r5
 8003e72:	47b8      	blx	r7
 8003e74:	3001      	adds	r0, #1
 8003e76:	f43f ae78 	beq.w	8003b6a <_printf_float+0xb6>
 8003e7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003e7e:	4631      	mov	r1, r6
 8003e80:	4628      	mov	r0, r5
 8003e82:	47b8      	blx	r7
 8003e84:	3001      	adds	r0, #1
 8003e86:	f43f ae70 	beq.w	8003b6a <_printf_float+0xb6>
 8003e8a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003e8e:	2200      	movs	r2, #0
 8003e90:	2300      	movs	r3, #0
 8003e92:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003e96:	f7fc fe37 	bl	8000b08 <__aeabi_dcmpeq>
 8003e9a:	b9c0      	cbnz	r0, 8003ece <_printf_float+0x41a>
 8003e9c:	4653      	mov	r3, sl
 8003e9e:	f108 0201 	add.w	r2, r8, #1
 8003ea2:	4631      	mov	r1, r6
 8003ea4:	4628      	mov	r0, r5
 8003ea6:	47b8      	blx	r7
 8003ea8:	3001      	adds	r0, #1
 8003eaa:	d10c      	bne.n	8003ec6 <_printf_float+0x412>
 8003eac:	e65d      	b.n	8003b6a <_printf_float+0xb6>
 8003eae:	2301      	movs	r3, #1
 8003eb0:	465a      	mov	r2, fp
 8003eb2:	4631      	mov	r1, r6
 8003eb4:	4628      	mov	r0, r5
 8003eb6:	47b8      	blx	r7
 8003eb8:	3001      	adds	r0, #1
 8003eba:	f43f ae56 	beq.w	8003b6a <_printf_float+0xb6>
 8003ebe:	f108 0801 	add.w	r8, r8, #1
 8003ec2:	45d0      	cmp	r8, sl
 8003ec4:	dbf3      	blt.n	8003eae <_printf_float+0x3fa>
 8003ec6:	464b      	mov	r3, r9
 8003ec8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003ecc:	e6df      	b.n	8003c8e <_printf_float+0x1da>
 8003ece:	f04f 0800 	mov.w	r8, #0
 8003ed2:	f104 0b1a 	add.w	fp, r4, #26
 8003ed6:	e7f4      	b.n	8003ec2 <_printf_float+0x40e>
 8003ed8:	2301      	movs	r3, #1
 8003eda:	4642      	mov	r2, r8
 8003edc:	e7e1      	b.n	8003ea2 <_printf_float+0x3ee>
 8003ede:	2301      	movs	r3, #1
 8003ee0:	464a      	mov	r2, r9
 8003ee2:	4631      	mov	r1, r6
 8003ee4:	4628      	mov	r0, r5
 8003ee6:	47b8      	blx	r7
 8003ee8:	3001      	adds	r0, #1
 8003eea:	f43f ae3e 	beq.w	8003b6a <_printf_float+0xb6>
 8003eee:	f108 0801 	add.w	r8, r8, #1
 8003ef2:	68e3      	ldr	r3, [r4, #12]
 8003ef4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003ef6:	1a5b      	subs	r3, r3, r1
 8003ef8:	4543      	cmp	r3, r8
 8003efa:	dcf0      	bgt.n	8003ede <_printf_float+0x42a>
 8003efc:	e6fc      	b.n	8003cf8 <_printf_float+0x244>
 8003efe:	f04f 0800 	mov.w	r8, #0
 8003f02:	f104 0919 	add.w	r9, r4, #25
 8003f06:	e7f4      	b.n	8003ef2 <_printf_float+0x43e>

08003f08 <_printf_common>:
 8003f08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f0c:	4616      	mov	r6, r2
 8003f0e:	4698      	mov	r8, r3
 8003f10:	688a      	ldr	r2, [r1, #8]
 8003f12:	690b      	ldr	r3, [r1, #16]
 8003f14:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	bfb8      	it	lt
 8003f1c:	4613      	movlt	r3, r2
 8003f1e:	6033      	str	r3, [r6, #0]
 8003f20:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003f24:	4607      	mov	r7, r0
 8003f26:	460c      	mov	r4, r1
 8003f28:	b10a      	cbz	r2, 8003f2e <_printf_common+0x26>
 8003f2a:	3301      	adds	r3, #1
 8003f2c:	6033      	str	r3, [r6, #0]
 8003f2e:	6823      	ldr	r3, [r4, #0]
 8003f30:	0699      	lsls	r1, r3, #26
 8003f32:	bf42      	ittt	mi
 8003f34:	6833      	ldrmi	r3, [r6, #0]
 8003f36:	3302      	addmi	r3, #2
 8003f38:	6033      	strmi	r3, [r6, #0]
 8003f3a:	6825      	ldr	r5, [r4, #0]
 8003f3c:	f015 0506 	ands.w	r5, r5, #6
 8003f40:	d106      	bne.n	8003f50 <_printf_common+0x48>
 8003f42:	f104 0a19 	add.w	sl, r4, #25
 8003f46:	68e3      	ldr	r3, [r4, #12]
 8003f48:	6832      	ldr	r2, [r6, #0]
 8003f4a:	1a9b      	subs	r3, r3, r2
 8003f4c:	42ab      	cmp	r3, r5
 8003f4e:	dc26      	bgt.n	8003f9e <_printf_common+0x96>
 8003f50:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003f54:	6822      	ldr	r2, [r4, #0]
 8003f56:	3b00      	subs	r3, #0
 8003f58:	bf18      	it	ne
 8003f5a:	2301      	movne	r3, #1
 8003f5c:	0692      	lsls	r2, r2, #26
 8003f5e:	d42b      	bmi.n	8003fb8 <_printf_common+0xb0>
 8003f60:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003f64:	4641      	mov	r1, r8
 8003f66:	4638      	mov	r0, r7
 8003f68:	47c8      	blx	r9
 8003f6a:	3001      	adds	r0, #1
 8003f6c:	d01e      	beq.n	8003fac <_printf_common+0xa4>
 8003f6e:	6823      	ldr	r3, [r4, #0]
 8003f70:	6922      	ldr	r2, [r4, #16]
 8003f72:	f003 0306 	and.w	r3, r3, #6
 8003f76:	2b04      	cmp	r3, #4
 8003f78:	bf02      	ittt	eq
 8003f7a:	68e5      	ldreq	r5, [r4, #12]
 8003f7c:	6833      	ldreq	r3, [r6, #0]
 8003f7e:	1aed      	subeq	r5, r5, r3
 8003f80:	68a3      	ldr	r3, [r4, #8]
 8003f82:	bf0c      	ite	eq
 8003f84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f88:	2500      	movne	r5, #0
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	bfc4      	itt	gt
 8003f8e:	1a9b      	subgt	r3, r3, r2
 8003f90:	18ed      	addgt	r5, r5, r3
 8003f92:	2600      	movs	r6, #0
 8003f94:	341a      	adds	r4, #26
 8003f96:	42b5      	cmp	r5, r6
 8003f98:	d11a      	bne.n	8003fd0 <_printf_common+0xc8>
 8003f9a:	2000      	movs	r0, #0
 8003f9c:	e008      	b.n	8003fb0 <_printf_common+0xa8>
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	4652      	mov	r2, sl
 8003fa2:	4641      	mov	r1, r8
 8003fa4:	4638      	mov	r0, r7
 8003fa6:	47c8      	blx	r9
 8003fa8:	3001      	adds	r0, #1
 8003faa:	d103      	bne.n	8003fb4 <_printf_common+0xac>
 8003fac:	f04f 30ff 	mov.w	r0, #4294967295
 8003fb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fb4:	3501      	adds	r5, #1
 8003fb6:	e7c6      	b.n	8003f46 <_printf_common+0x3e>
 8003fb8:	18e1      	adds	r1, r4, r3
 8003fba:	1c5a      	adds	r2, r3, #1
 8003fbc:	2030      	movs	r0, #48	@ 0x30
 8003fbe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003fc2:	4422      	add	r2, r4
 8003fc4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003fc8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003fcc:	3302      	adds	r3, #2
 8003fce:	e7c7      	b.n	8003f60 <_printf_common+0x58>
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	4622      	mov	r2, r4
 8003fd4:	4641      	mov	r1, r8
 8003fd6:	4638      	mov	r0, r7
 8003fd8:	47c8      	blx	r9
 8003fda:	3001      	adds	r0, #1
 8003fdc:	d0e6      	beq.n	8003fac <_printf_common+0xa4>
 8003fde:	3601      	adds	r6, #1
 8003fe0:	e7d9      	b.n	8003f96 <_printf_common+0x8e>
	...

08003fe4 <_printf_i>:
 8003fe4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003fe8:	7e0f      	ldrb	r7, [r1, #24]
 8003fea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003fec:	2f78      	cmp	r7, #120	@ 0x78
 8003fee:	4691      	mov	r9, r2
 8003ff0:	4680      	mov	r8, r0
 8003ff2:	460c      	mov	r4, r1
 8003ff4:	469a      	mov	sl, r3
 8003ff6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003ffa:	d807      	bhi.n	800400c <_printf_i+0x28>
 8003ffc:	2f62      	cmp	r7, #98	@ 0x62
 8003ffe:	d80a      	bhi.n	8004016 <_printf_i+0x32>
 8004000:	2f00      	cmp	r7, #0
 8004002:	f000 80d1 	beq.w	80041a8 <_printf_i+0x1c4>
 8004006:	2f58      	cmp	r7, #88	@ 0x58
 8004008:	f000 80b8 	beq.w	800417c <_printf_i+0x198>
 800400c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004010:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004014:	e03a      	b.n	800408c <_printf_i+0xa8>
 8004016:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800401a:	2b15      	cmp	r3, #21
 800401c:	d8f6      	bhi.n	800400c <_printf_i+0x28>
 800401e:	a101      	add	r1, pc, #4	@ (adr r1, 8004024 <_printf_i+0x40>)
 8004020:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004024:	0800407d 	.word	0x0800407d
 8004028:	08004091 	.word	0x08004091
 800402c:	0800400d 	.word	0x0800400d
 8004030:	0800400d 	.word	0x0800400d
 8004034:	0800400d 	.word	0x0800400d
 8004038:	0800400d 	.word	0x0800400d
 800403c:	08004091 	.word	0x08004091
 8004040:	0800400d 	.word	0x0800400d
 8004044:	0800400d 	.word	0x0800400d
 8004048:	0800400d 	.word	0x0800400d
 800404c:	0800400d 	.word	0x0800400d
 8004050:	0800418f 	.word	0x0800418f
 8004054:	080040bb 	.word	0x080040bb
 8004058:	08004149 	.word	0x08004149
 800405c:	0800400d 	.word	0x0800400d
 8004060:	0800400d 	.word	0x0800400d
 8004064:	080041b1 	.word	0x080041b1
 8004068:	0800400d 	.word	0x0800400d
 800406c:	080040bb 	.word	0x080040bb
 8004070:	0800400d 	.word	0x0800400d
 8004074:	0800400d 	.word	0x0800400d
 8004078:	08004151 	.word	0x08004151
 800407c:	6833      	ldr	r3, [r6, #0]
 800407e:	1d1a      	adds	r2, r3, #4
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	6032      	str	r2, [r6, #0]
 8004084:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004088:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800408c:	2301      	movs	r3, #1
 800408e:	e09c      	b.n	80041ca <_printf_i+0x1e6>
 8004090:	6833      	ldr	r3, [r6, #0]
 8004092:	6820      	ldr	r0, [r4, #0]
 8004094:	1d19      	adds	r1, r3, #4
 8004096:	6031      	str	r1, [r6, #0]
 8004098:	0606      	lsls	r6, r0, #24
 800409a:	d501      	bpl.n	80040a0 <_printf_i+0xbc>
 800409c:	681d      	ldr	r5, [r3, #0]
 800409e:	e003      	b.n	80040a8 <_printf_i+0xc4>
 80040a0:	0645      	lsls	r5, r0, #25
 80040a2:	d5fb      	bpl.n	800409c <_printf_i+0xb8>
 80040a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80040a8:	2d00      	cmp	r5, #0
 80040aa:	da03      	bge.n	80040b4 <_printf_i+0xd0>
 80040ac:	232d      	movs	r3, #45	@ 0x2d
 80040ae:	426d      	negs	r5, r5
 80040b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80040b4:	4858      	ldr	r0, [pc, #352]	@ (8004218 <_printf_i+0x234>)
 80040b6:	230a      	movs	r3, #10
 80040b8:	e011      	b.n	80040de <_printf_i+0xfa>
 80040ba:	6821      	ldr	r1, [r4, #0]
 80040bc:	6833      	ldr	r3, [r6, #0]
 80040be:	0608      	lsls	r0, r1, #24
 80040c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80040c4:	d402      	bmi.n	80040cc <_printf_i+0xe8>
 80040c6:	0649      	lsls	r1, r1, #25
 80040c8:	bf48      	it	mi
 80040ca:	b2ad      	uxthmi	r5, r5
 80040cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80040ce:	4852      	ldr	r0, [pc, #328]	@ (8004218 <_printf_i+0x234>)
 80040d0:	6033      	str	r3, [r6, #0]
 80040d2:	bf14      	ite	ne
 80040d4:	230a      	movne	r3, #10
 80040d6:	2308      	moveq	r3, #8
 80040d8:	2100      	movs	r1, #0
 80040da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80040de:	6866      	ldr	r6, [r4, #4]
 80040e0:	60a6      	str	r6, [r4, #8]
 80040e2:	2e00      	cmp	r6, #0
 80040e4:	db05      	blt.n	80040f2 <_printf_i+0x10e>
 80040e6:	6821      	ldr	r1, [r4, #0]
 80040e8:	432e      	orrs	r6, r5
 80040ea:	f021 0104 	bic.w	r1, r1, #4
 80040ee:	6021      	str	r1, [r4, #0]
 80040f0:	d04b      	beq.n	800418a <_printf_i+0x1a6>
 80040f2:	4616      	mov	r6, r2
 80040f4:	fbb5 f1f3 	udiv	r1, r5, r3
 80040f8:	fb03 5711 	mls	r7, r3, r1, r5
 80040fc:	5dc7      	ldrb	r7, [r0, r7]
 80040fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004102:	462f      	mov	r7, r5
 8004104:	42bb      	cmp	r3, r7
 8004106:	460d      	mov	r5, r1
 8004108:	d9f4      	bls.n	80040f4 <_printf_i+0x110>
 800410a:	2b08      	cmp	r3, #8
 800410c:	d10b      	bne.n	8004126 <_printf_i+0x142>
 800410e:	6823      	ldr	r3, [r4, #0]
 8004110:	07df      	lsls	r7, r3, #31
 8004112:	d508      	bpl.n	8004126 <_printf_i+0x142>
 8004114:	6923      	ldr	r3, [r4, #16]
 8004116:	6861      	ldr	r1, [r4, #4]
 8004118:	4299      	cmp	r1, r3
 800411a:	bfde      	ittt	le
 800411c:	2330      	movle	r3, #48	@ 0x30
 800411e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004122:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004126:	1b92      	subs	r2, r2, r6
 8004128:	6122      	str	r2, [r4, #16]
 800412a:	f8cd a000 	str.w	sl, [sp]
 800412e:	464b      	mov	r3, r9
 8004130:	aa03      	add	r2, sp, #12
 8004132:	4621      	mov	r1, r4
 8004134:	4640      	mov	r0, r8
 8004136:	f7ff fee7 	bl	8003f08 <_printf_common>
 800413a:	3001      	adds	r0, #1
 800413c:	d14a      	bne.n	80041d4 <_printf_i+0x1f0>
 800413e:	f04f 30ff 	mov.w	r0, #4294967295
 8004142:	b004      	add	sp, #16
 8004144:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004148:	6823      	ldr	r3, [r4, #0]
 800414a:	f043 0320 	orr.w	r3, r3, #32
 800414e:	6023      	str	r3, [r4, #0]
 8004150:	4832      	ldr	r0, [pc, #200]	@ (800421c <_printf_i+0x238>)
 8004152:	2778      	movs	r7, #120	@ 0x78
 8004154:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004158:	6823      	ldr	r3, [r4, #0]
 800415a:	6831      	ldr	r1, [r6, #0]
 800415c:	061f      	lsls	r7, r3, #24
 800415e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004162:	d402      	bmi.n	800416a <_printf_i+0x186>
 8004164:	065f      	lsls	r7, r3, #25
 8004166:	bf48      	it	mi
 8004168:	b2ad      	uxthmi	r5, r5
 800416a:	6031      	str	r1, [r6, #0]
 800416c:	07d9      	lsls	r1, r3, #31
 800416e:	bf44      	itt	mi
 8004170:	f043 0320 	orrmi.w	r3, r3, #32
 8004174:	6023      	strmi	r3, [r4, #0]
 8004176:	b11d      	cbz	r5, 8004180 <_printf_i+0x19c>
 8004178:	2310      	movs	r3, #16
 800417a:	e7ad      	b.n	80040d8 <_printf_i+0xf4>
 800417c:	4826      	ldr	r0, [pc, #152]	@ (8004218 <_printf_i+0x234>)
 800417e:	e7e9      	b.n	8004154 <_printf_i+0x170>
 8004180:	6823      	ldr	r3, [r4, #0]
 8004182:	f023 0320 	bic.w	r3, r3, #32
 8004186:	6023      	str	r3, [r4, #0]
 8004188:	e7f6      	b.n	8004178 <_printf_i+0x194>
 800418a:	4616      	mov	r6, r2
 800418c:	e7bd      	b.n	800410a <_printf_i+0x126>
 800418e:	6833      	ldr	r3, [r6, #0]
 8004190:	6825      	ldr	r5, [r4, #0]
 8004192:	6961      	ldr	r1, [r4, #20]
 8004194:	1d18      	adds	r0, r3, #4
 8004196:	6030      	str	r0, [r6, #0]
 8004198:	062e      	lsls	r6, r5, #24
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	d501      	bpl.n	80041a2 <_printf_i+0x1be>
 800419e:	6019      	str	r1, [r3, #0]
 80041a0:	e002      	b.n	80041a8 <_printf_i+0x1c4>
 80041a2:	0668      	lsls	r0, r5, #25
 80041a4:	d5fb      	bpl.n	800419e <_printf_i+0x1ba>
 80041a6:	8019      	strh	r1, [r3, #0]
 80041a8:	2300      	movs	r3, #0
 80041aa:	6123      	str	r3, [r4, #16]
 80041ac:	4616      	mov	r6, r2
 80041ae:	e7bc      	b.n	800412a <_printf_i+0x146>
 80041b0:	6833      	ldr	r3, [r6, #0]
 80041b2:	1d1a      	adds	r2, r3, #4
 80041b4:	6032      	str	r2, [r6, #0]
 80041b6:	681e      	ldr	r6, [r3, #0]
 80041b8:	6862      	ldr	r2, [r4, #4]
 80041ba:	2100      	movs	r1, #0
 80041bc:	4630      	mov	r0, r6
 80041be:	f7fc f827 	bl	8000210 <memchr>
 80041c2:	b108      	cbz	r0, 80041c8 <_printf_i+0x1e4>
 80041c4:	1b80      	subs	r0, r0, r6
 80041c6:	6060      	str	r0, [r4, #4]
 80041c8:	6863      	ldr	r3, [r4, #4]
 80041ca:	6123      	str	r3, [r4, #16]
 80041cc:	2300      	movs	r3, #0
 80041ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80041d2:	e7aa      	b.n	800412a <_printf_i+0x146>
 80041d4:	6923      	ldr	r3, [r4, #16]
 80041d6:	4632      	mov	r2, r6
 80041d8:	4649      	mov	r1, r9
 80041da:	4640      	mov	r0, r8
 80041dc:	47d0      	blx	sl
 80041de:	3001      	adds	r0, #1
 80041e0:	d0ad      	beq.n	800413e <_printf_i+0x15a>
 80041e2:	6823      	ldr	r3, [r4, #0]
 80041e4:	079b      	lsls	r3, r3, #30
 80041e6:	d413      	bmi.n	8004210 <_printf_i+0x22c>
 80041e8:	68e0      	ldr	r0, [r4, #12]
 80041ea:	9b03      	ldr	r3, [sp, #12]
 80041ec:	4298      	cmp	r0, r3
 80041ee:	bfb8      	it	lt
 80041f0:	4618      	movlt	r0, r3
 80041f2:	e7a6      	b.n	8004142 <_printf_i+0x15e>
 80041f4:	2301      	movs	r3, #1
 80041f6:	4632      	mov	r2, r6
 80041f8:	4649      	mov	r1, r9
 80041fa:	4640      	mov	r0, r8
 80041fc:	47d0      	blx	sl
 80041fe:	3001      	adds	r0, #1
 8004200:	d09d      	beq.n	800413e <_printf_i+0x15a>
 8004202:	3501      	adds	r5, #1
 8004204:	68e3      	ldr	r3, [r4, #12]
 8004206:	9903      	ldr	r1, [sp, #12]
 8004208:	1a5b      	subs	r3, r3, r1
 800420a:	42ab      	cmp	r3, r5
 800420c:	dcf2      	bgt.n	80041f4 <_printf_i+0x210>
 800420e:	e7eb      	b.n	80041e8 <_printf_i+0x204>
 8004210:	2500      	movs	r5, #0
 8004212:	f104 0619 	add.w	r6, r4, #25
 8004216:	e7f5      	b.n	8004204 <_printf_i+0x220>
 8004218:	0800667a 	.word	0x0800667a
 800421c:	0800668b 	.word	0x0800668b

08004220 <std>:
 8004220:	2300      	movs	r3, #0
 8004222:	b510      	push	{r4, lr}
 8004224:	4604      	mov	r4, r0
 8004226:	e9c0 3300 	strd	r3, r3, [r0]
 800422a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800422e:	6083      	str	r3, [r0, #8]
 8004230:	8181      	strh	r1, [r0, #12]
 8004232:	6643      	str	r3, [r0, #100]	@ 0x64
 8004234:	81c2      	strh	r2, [r0, #14]
 8004236:	6183      	str	r3, [r0, #24]
 8004238:	4619      	mov	r1, r3
 800423a:	2208      	movs	r2, #8
 800423c:	305c      	adds	r0, #92	@ 0x5c
 800423e:	f000 f916 	bl	800446e <memset>
 8004242:	4b0d      	ldr	r3, [pc, #52]	@ (8004278 <std+0x58>)
 8004244:	6263      	str	r3, [r4, #36]	@ 0x24
 8004246:	4b0d      	ldr	r3, [pc, #52]	@ (800427c <std+0x5c>)
 8004248:	62a3      	str	r3, [r4, #40]	@ 0x28
 800424a:	4b0d      	ldr	r3, [pc, #52]	@ (8004280 <std+0x60>)
 800424c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800424e:	4b0d      	ldr	r3, [pc, #52]	@ (8004284 <std+0x64>)
 8004250:	6323      	str	r3, [r4, #48]	@ 0x30
 8004252:	4b0d      	ldr	r3, [pc, #52]	@ (8004288 <std+0x68>)
 8004254:	6224      	str	r4, [r4, #32]
 8004256:	429c      	cmp	r4, r3
 8004258:	d006      	beq.n	8004268 <std+0x48>
 800425a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800425e:	4294      	cmp	r4, r2
 8004260:	d002      	beq.n	8004268 <std+0x48>
 8004262:	33d0      	adds	r3, #208	@ 0xd0
 8004264:	429c      	cmp	r4, r3
 8004266:	d105      	bne.n	8004274 <std+0x54>
 8004268:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800426c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004270:	f000 b97a 	b.w	8004568 <__retarget_lock_init_recursive>
 8004274:	bd10      	pop	{r4, pc}
 8004276:	bf00      	nop
 8004278:	080043e9 	.word	0x080043e9
 800427c:	0800440b 	.word	0x0800440b
 8004280:	08004443 	.word	0x08004443
 8004284:	08004467 	.word	0x08004467
 8004288:	200002ac 	.word	0x200002ac

0800428c <stdio_exit_handler>:
 800428c:	4a02      	ldr	r2, [pc, #8]	@ (8004298 <stdio_exit_handler+0xc>)
 800428e:	4903      	ldr	r1, [pc, #12]	@ (800429c <stdio_exit_handler+0x10>)
 8004290:	4803      	ldr	r0, [pc, #12]	@ (80042a0 <stdio_exit_handler+0x14>)
 8004292:	f000 b869 	b.w	8004368 <_fwalk_sglue>
 8004296:	bf00      	nop
 8004298:	2000000c 	.word	0x2000000c
 800429c:	08005ecd 	.word	0x08005ecd
 80042a0:	2000001c 	.word	0x2000001c

080042a4 <cleanup_stdio>:
 80042a4:	6841      	ldr	r1, [r0, #4]
 80042a6:	4b0c      	ldr	r3, [pc, #48]	@ (80042d8 <cleanup_stdio+0x34>)
 80042a8:	4299      	cmp	r1, r3
 80042aa:	b510      	push	{r4, lr}
 80042ac:	4604      	mov	r4, r0
 80042ae:	d001      	beq.n	80042b4 <cleanup_stdio+0x10>
 80042b0:	f001 fe0c 	bl	8005ecc <_fflush_r>
 80042b4:	68a1      	ldr	r1, [r4, #8]
 80042b6:	4b09      	ldr	r3, [pc, #36]	@ (80042dc <cleanup_stdio+0x38>)
 80042b8:	4299      	cmp	r1, r3
 80042ba:	d002      	beq.n	80042c2 <cleanup_stdio+0x1e>
 80042bc:	4620      	mov	r0, r4
 80042be:	f001 fe05 	bl	8005ecc <_fflush_r>
 80042c2:	68e1      	ldr	r1, [r4, #12]
 80042c4:	4b06      	ldr	r3, [pc, #24]	@ (80042e0 <cleanup_stdio+0x3c>)
 80042c6:	4299      	cmp	r1, r3
 80042c8:	d004      	beq.n	80042d4 <cleanup_stdio+0x30>
 80042ca:	4620      	mov	r0, r4
 80042cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80042d0:	f001 bdfc 	b.w	8005ecc <_fflush_r>
 80042d4:	bd10      	pop	{r4, pc}
 80042d6:	bf00      	nop
 80042d8:	200002ac 	.word	0x200002ac
 80042dc:	20000314 	.word	0x20000314
 80042e0:	2000037c 	.word	0x2000037c

080042e4 <global_stdio_init.part.0>:
 80042e4:	b510      	push	{r4, lr}
 80042e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004314 <global_stdio_init.part.0+0x30>)
 80042e8:	4c0b      	ldr	r4, [pc, #44]	@ (8004318 <global_stdio_init.part.0+0x34>)
 80042ea:	4a0c      	ldr	r2, [pc, #48]	@ (800431c <global_stdio_init.part.0+0x38>)
 80042ec:	601a      	str	r2, [r3, #0]
 80042ee:	4620      	mov	r0, r4
 80042f0:	2200      	movs	r2, #0
 80042f2:	2104      	movs	r1, #4
 80042f4:	f7ff ff94 	bl	8004220 <std>
 80042f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80042fc:	2201      	movs	r2, #1
 80042fe:	2109      	movs	r1, #9
 8004300:	f7ff ff8e 	bl	8004220 <std>
 8004304:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004308:	2202      	movs	r2, #2
 800430a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800430e:	2112      	movs	r1, #18
 8004310:	f7ff bf86 	b.w	8004220 <std>
 8004314:	200003e4 	.word	0x200003e4
 8004318:	200002ac 	.word	0x200002ac
 800431c:	0800428d 	.word	0x0800428d

08004320 <__sfp_lock_acquire>:
 8004320:	4801      	ldr	r0, [pc, #4]	@ (8004328 <__sfp_lock_acquire+0x8>)
 8004322:	f000 b922 	b.w	800456a <__retarget_lock_acquire_recursive>
 8004326:	bf00      	nop
 8004328:	200003ed 	.word	0x200003ed

0800432c <__sfp_lock_release>:
 800432c:	4801      	ldr	r0, [pc, #4]	@ (8004334 <__sfp_lock_release+0x8>)
 800432e:	f000 b91d 	b.w	800456c <__retarget_lock_release_recursive>
 8004332:	bf00      	nop
 8004334:	200003ed 	.word	0x200003ed

08004338 <__sinit>:
 8004338:	b510      	push	{r4, lr}
 800433a:	4604      	mov	r4, r0
 800433c:	f7ff fff0 	bl	8004320 <__sfp_lock_acquire>
 8004340:	6a23      	ldr	r3, [r4, #32]
 8004342:	b11b      	cbz	r3, 800434c <__sinit+0x14>
 8004344:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004348:	f7ff bff0 	b.w	800432c <__sfp_lock_release>
 800434c:	4b04      	ldr	r3, [pc, #16]	@ (8004360 <__sinit+0x28>)
 800434e:	6223      	str	r3, [r4, #32]
 8004350:	4b04      	ldr	r3, [pc, #16]	@ (8004364 <__sinit+0x2c>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d1f5      	bne.n	8004344 <__sinit+0xc>
 8004358:	f7ff ffc4 	bl	80042e4 <global_stdio_init.part.0>
 800435c:	e7f2      	b.n	8004344 <__sinit+0xc>
 800435e:	bf00      	nop
 8004360:	080042a5 	.word	0x080042a5
 8004364:	200003e4 	.word	0x200003e4

08004368 <_fwalk_sglue>:
 8004368:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800436c:	4607      	mov	r7, r0
 800436e:	4688      	mov	r8, r1
 8004370:	4614      	mov	r4, r2
 8004372:	2600      	movs	r6, #0
 8004374:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004378:	f1b9 0901 	subs.w	r9, r9, #1
 800437c:	d505      	bpl.n	800438a <_fwalk_sglue+0x22>
 800437e:	6824      	ldr	r4, [r4, #0]
 8004380:	2c00      	cmp	r4, #0
 8004382:	d1f7      	bne.n	8004374 <_fwalk_sglue+0xc>
 8004384:	4630      	mov	r0, r6
 8004386:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800438a:	89ab      	ldrh	r3, [r5, #12]
 800438c:	2b01      	cmp	r3, #1
 800438e:	d907      	bls.n	80043a0 <_fwalk_sglue+0x38>
 8004390:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004394:	3301      	adds	r3, #1
 8004396:	d003      	beq.n	80043a0 <_fwalk_sglue+0x38>
 8004398:	4629      	mov	r1, r5
 800439a:	4638      	mov	r0, r7
 800439c:	47c0      	blx	r8
 800439e:	4306      	orrs	r6, r0
 80043a0:	3568      	adds	r5, #104	@ 0x68
 80043a2:	e7e9      	b.n	8004378 <_fwalk_sglue+0x10>

080043a4 <siprintf>:
 80043a4:	b40e      	push	{r1, r2, r3}
 80043a6:	b510      	push	{r4, lr}
 80043a8:	b09d      	sub	sp, #116	@ 0x74
 80043aa:	ab1f      	add	r3, sp, #124	@ 0x7c
 80043ac:	9002      	str	r0, [sp, #8]
 80043ae:	9006      	str	r0, [sp, #24]
 80043b0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80043b4:	480a      	ldr	r0, [pc, #40]	@ (80043e0 <siprintf+0x3c>)
 80043b6:	9107      	str	r1, [sp, #28]
 80043b8:	9104      	str	r1, [sp, #16]
 80043ba:	490a      	ldr	r1, [pc, #40]	@ (80043e4 <siprintf+0x40>)
 80043bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80043c0:	9105      	str	r1, [sp, #20]
 80043c2:	2400      	movs	r4, #0
 80043c4:	a902      	add	r1, sp, #8
 80043c6:	6800      	ldr	r0, [r0, #0]
 80043c8:	9301      	str	r3, [sp, #4]
 80043ca:	941b      	str	r4, [sp, #108]	@ 0x6c
 80043cc:	f001 fbfe 	bl	8005bcc <_svfiprintf_r>
 80043d0:	9b02      	ldr	r3, [sp, #8]
 80043d2:	701c      	strb	r4, [r3, #0]
 80043d4:	b01d      	add	sp, #116	@ 0x74
 80043d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80043da:	b003      	add	sp, #12
 80043dc:	4770      	bx	lr
 80043de:	bf00      	nop
 80043e0:	20000018 	.word	0x20000018
 80043e4:	ffff0208 	.word	0xffff0208

080043e8 <__sread>:
 80043e8:	b510      	push	{r4, lr}
 80043ea:	460c      	mov	r4, r1
 80043ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043f0:	f000 f86c 	bl	80044cc <_read_r>
 80043f4:	2800      	cmp	r0, #0
 80043f6:	bfab      	itete	ge
 80043f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80043fa:	89a3      	ldrhlt	r3, [r4, #12]
 80043fc:	181b      	addge	r3, r3, r0
 80043fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004402:	bfac      	ite	ge
 8004404:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004406:	81a3      	strhlt	r3, [r4, #12]
 8004408:	bd10      	pop	{r4, pc}

0800440a <__swrite>:
 800440a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800440e:	461f      	mov	r7, r3
 8004410:	898b      	ldrh	r3, [r1, #12]
 8004412:	05db      	lsls	r3, r3, #23
 8004414:	4605      	mov	r5, r0
 8004416:	460c      	mov	r4, r1
 8004418:	4616      	mov	r6, r2
 800441a:	d505      	bpl.n	8004428 <__swrite+0x1e>
 800441c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004420:	2302      	movs	r3, #2
 8004422:	2200      	movs	r2, #0
 8004424:	f000 f840 	bl	80044a8 <_lseek_r>
 8004428:	89a3      	ldrh	r3, [r4, #12]
 800442a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800442e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004432:	81a3      	strh	r3, [r4, #12]
 8004434:	4632      	mov	r2, r6
 8004436:	463b      	mov	r3, r7
 8004438:	4628      	mov	r0, r5
 800443a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800443e:	f000 b857 	b.w	80044f0 <_write_r>

08004442 <__sseek>:
 8004442:	b510      	push	{r4, lr}
 8004444:	460c      	mov	r4, r1
 8004446:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800444a:	f000 f82d 	bl	80044a8 <_lseek_r>
 800444e:	1c43      	adds	r3, r0, #1
 8004450:	89a3      	ldrh	r3, [r4, #12]
 8004452:	bf15      	itete	ne
 8004454:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004456:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800445a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800445e:	81a3      	strheq	r3, [r4, #12]
 8004460:	bf18      	it	ne
 8004462:	81a3      	strhne	r3, [r4, #12]
 8004464:	bd10      	pop	{r4, pc}

08004466 <__sclose>:
 8004466:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800446a:	f000 b80d 	b.w	8004488 <_close_r>

0800446e <memset>:
 800446e:	4402      	add	r2, r0
 8004470:	4603      	mov	r3, r0
 8004472:	4293      	cmp	r3, r2
 8004474:	d100      	bne.n	8004478 <memset+0xa>
 8004476:	4770      	bx	lr
 8004478:	f803 1b01 	strb.w	r1, [r3], #1
 800447c:	e7f9      	b.n	8004472 <memset+0x4>
	...

08004480 <_localeconv_r>:
 8004480:	4800      	ldr	r0, [pc, #0]	@ (8004484 <_localeconv_r+0x4>)
 8004482:	4770      	bx	lr
 8004484:	20000158 	.word	0x20000158

08004488 <_close_r>:
 8004488:	b538      	push	{r3, r4, r5, lr}
 800448a:	4d06      	ldr	r5, [pc, #24]	@ (80044a4 <_close_r+0x1c>)
 800448c:	2300      	movs	r3, #0
 800448e:	4604      	mov	r4, r0
 8004490:	4608      	mov	r0, r1
 8004492:	602b      	str	r3, [r5, #0]
 8004494:	f7fd fa39 	bl	800190a <_close>
 8004498:	1c43      	adds	r3, r0, #1
 800449a:	d102      	bne.n	80044a2 <_close_r+0x1a>
 800449c:	682b      	ldr	r3, [r5, #0]
 800449e:	b103      	cbz	r3, 80044a2 <_close_r+0x1a>
 80044a0:	6023      	str	r3, [r4, #0]
 80044a2:	bd38      	pop	{r3, r4, r5, pc}
 80044a4:	200003e8 	.word	0x200003e8

080044a8 <_lseek_r>:
 80044a8:	b538      	push	{r3, r4, r5, lr}
 80044aa:	4d07      	ldr	r5, [pc, #28]	@ (80044c8 <_lseek_r+0x20>)
 80044ac:	4604      	mov	r4, r0
 80044ae:	4608      	mov	r0, r1
 80044b0:	4611      	mov	r1, r2
 80044b2:	2200      	movs	r2, #0
 80044b4:	602a      	str	r2, [r5, #0]
 80044b6:	461a      	mov	r2, r3
 80044b8:	f7fd fa4e 	bl	8001958 <_lseek>
 80044bc:	1c43      	adds	r3, r0, #1
 80044be:	d102      	bne.n	80044c6 <_lseek_r+0x1e>
 80044c0:	682b      	ldr	r3, [r5, #0]
 80044c2:	b103      	cbz	r3, 80044c6 <_lseek_r+0x1e>
 80044c4:	6023      	str	r3, [r4, #0]
 80044c6:	bd38      	pop	{r3, r4, r5, pc}
 80044c8:	200003e8 	.word	0x200003e8

080044cc <_read_r>:
 80044cc:	b538      	push	{r3, r4, r5, lr}
 80044ce:	4d07      	ldr	r5, [pc, #28]	@ (80044ec <_read_r+0x20>)
 80044d0:	4604      	mov	r4, r0
 80044d2:	4608      	mov	r0, r1
 80044d4:	4611      	mov	r1, r2
 80044d6:	2200      	movs	r2, #0
 80044d8:	602a      	str	r2, [r5, #0]
 80044da:	461a      	mov	r2, r3
 80044dc:	f7fd f9dc 	bl	8001898 <_read>
 80044e0:	1c43      	adds	r3, r0, #1
 80044e2:	d102      	bne.n	80044ea <_read_r+0x1e>
 80044e4:	682b      	ldr	r3, [r5, #0]
 80044e6:	b103      	cbz	r3, 80044ea <_read_r+0x1e>
 80044e8:	6023      	str	r3, [r4, #0]
 80044ea:	bd38      	pop	{r3, r4, r5, pc}
 80044ec:	200003e8 	.word	0x200003e8

080044f0 <_write_r>:
 80044f0:	b538      	push	{r3, r4, r5, lr}
 80044f2:	4d07      	ldr	r5, [pc, #28]	@ (8004510 <_write_r+0x20>)
 80044f4:	4604      	mov	r4, r0
 80044f6:	4608      	mov	r0, r1
 80044f8:	4611      	mov	r1, r2
 80044fa:	2200      	movs	r2, #0
 80044fc:	602a      	str	r2, [r5, #0]
 80044fe:	461a      	mov	r2, r3
 8004500:	f7fd f9e7 	bl	80018d2 <_write>
 8004504:	1c43      	adds	r3, r0, #1
 8004506:	d102      	bne.n	800450e <_write_r+0x1e>
 8004508:	682b      	ldr	r3, [r5, #0]
 800450a:	b103      	cbz	r3, 800450e <_write_r+0x1e>
 800450c:	6023      	str	r3, [r4, #0]
 800450e:	bd38      	pop	{r3, r4, r5, pc}
 8004510:	200003e8 	.word	0x200003e8

08004514 <__errno>:
 8004514:	4b01      	ldr	r3, [pc, #4]	@ (800451c <__errno+0x8>)
 8004516:	6818      	ldr	r0, [r3, #0]
 8004518:	4770      	bx	lr
 800451a:	bf00      	nop
 800451c:	20000018 	.word	0x20000018

08004520 <__libc_init_array>:
 8004520:	b570      	push	{r4, r5, r6, lr}
 8004522:	4d0d      	ldr	r5, [pc, #52]	@ (8004558 <__libc_init_array+0x38>)
 8004524:	4c0d      	ldr	r4, [pc, #52]	@ (800455c <__libc_init_array+0x3c>)
 8004526:	1b64      	subs	r4, r4, r5
 8004528:	10a4      	asrs	r4, r4, #2
 800452a:	2600      	movs	r6, #0
 800452c:	42a6      	cmp	r6, r4
 800452e:	d109      	bne.n	8004544 <__libc_init_array+0x24>
 8004530:	4d0b      	ldr	r5, [pc, #44]	@ (8004560 <__libc_init_array+0x40>)
 8004532:	4c0c      	ldr	r4, [pc, #48]	@ (8004564 <__libc_init_array+0x44>)
 8004534:	f002 f868 	bl	8006608 <_init>
 8004538:	1b64      	subs	r4, r4, r5
 800453a:	10a4      	asrs	r4, r4, #2
 800453c:	2600      	movs	r6, #0
 800453e:	42a6      	cmp	r6, r4
 8004540:	d105      	bne.n	800454e <__libc_init_array+0x2e>
 8004542:	bd70      	pop	{r4, r5, r6, pc}
 8004544:	f855 3b04 	ldr.w	r3, [r5], #4
 8004548:	4798      	blx	r3
 800454a:	3601      	adds	r6, #1
 800454c:	e7ee      	b.n	800452c <__libc_init_array+0xc>
 800454e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004552:	4798      	blx	r3
 8004554:	3601      	adds	r6, #1
 8004556:	e7f2      	b.n	800453e <__libc_init_array+0x1e>
 8004558:	080069e4 	.word	0x080069e4
 800455c:	080069e4 	.word	0x080069e4
 8004560:	080069e4 	.word	0x080069e4
 8004564:	080069e8 	.word	0x080069e8

08004568 <__retarget_lock_init_recursive>:
 8004568:	4770      	bx	lr

0800456a <__retarget_lock_acquire_recursive>:
 800456a:	4770      	bx	lr

0800456c <__retarget_lock_release_recursive>:
 800456c:	4770      	bx	lr

0800456e <quorem>:
 800456e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004572:	6903      	ldr	r3, [r0, #16]
 8004574:	690c      	ldr	r4, [r1, #16]
 8004576:	42a3      	cmp	r3, r4
 8004578:	4607      	mov	r7, r0
 800457a:	db7e      	blt.n	800467a <quorem+0x10c>
 800457c:	3c01      	subs	r4, #1
 800457e:	f101 0814 	add.w	r8, r1, #20
 8004582:	00a3      	lsls	r3, r4, #2
 8004584:	f100 0514 	add.w	r5, r0, #20
 8004588:	9300      	str	r3, [sp, #0]
 800458a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800458e:	9301      	str	r3, [sp, #4]
 8004590:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004594:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004598:	3301      	adds	r3, #1
 800459a:	429a      	cmp	r2, r3
 800459c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80045a0:	fbb2 f6f3 	udiv	r6, r2, r3
 80045a4:	d32e      	bcc.n	8004604 <quorem+0x96>
 80045a6:	f04f 0a00 	mov.w	sl, #0
 80045aa:	46c4      	mov	ip, r8
 80045ac:	46ae      	mov	lr, r5
 80045ae:	46d3      	mov	fp, sl
 80045b0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80045b4:	b298      	uxth	r0, r3
 80045b6:	fb06 a000 	mla	r0, r6, r0, sl
 80045ba:	0c02      	lsrs	r2, r0, #16
 80045bc:	0c1b      	lsrs	r3, r3, #16
 80045be:	fb06 2303 	mla	r3, r6, r3, r2
 80045c2:	f8de 2000 	ldr.w	r2, [lr]
 80045c6:	b280      	uxth	r0, r0
 80045c8:	b292      	uxth	r2, r2
 80045ca:	1a12      	subs	r2, r2, r0
 80045cc:	445a      	add	r2, fp
 80045ce:	f8de 0000 	ldr.w	r0, [lr]
 80045d2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80045d6:	b29b      	uxth	r3, r3
 80045d8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80045dc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80045e0:	b292      	uxth	r2, r2
 80045e2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80045e6:	45e1      	cmp	r9, ip
 80045e8:	f84e 2b04 	str.w	r2, [lr], #4
 80045ec:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80045f0:	d2de      	bcs.n	80045b0 <quorem+0x42>
 80045f2:	9b00      	ldr	r3, [sp, #0]
 80045f4:	58eb      	ldr	r3, [r5, r3]
 80045f6:	b92b      	cbnz	r3, 8004604 <quorem+0x96>
 80045f8:	9b01      	ldr	r3, [sp, #4]
 80045fa:	3b04      	subs	r3, #4
 80045fc:	429d      	cmp	r5, r3
 80045fe:	461a      	mov	r2, r3
 8004600:	d32f      	bcc.n	8004662 <quorem+0xf4>
 8004602:	613c      	str	r4, [r7, #16]
 8004604:	4638      	mov	r0, r7
 8004606:	f001 f97d 	bl	8005904 <__mcmp>
 800460a:	2800      	cmp	r0, #0
 800460c:	db25      	blt.n	800465a <quorem+0xec>
 800460e:	4629      	mov	r1, r5
 8004610:	2000      	movs	r0, #0
 8004612:	f858 2b04 	ldr.w	r2, [r8], #4
 8004616:	f8d1 c000 	ldr.w	ip, [r1]
 800461a:	fa1f fe82 	uxth.w	lr, r2
 800461e:	fa1f f38c 	uxth.w	r3, ip
 8004622:	eba3 030e 	sub.w	r3, r3, lr
 8004626:	4403      	add	r3, r0
 8004628:	0c12      	lsrs	r2, r2, #16
 800462a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800462e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004632:	b29b      	uxth	r3, r3
 8004634:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004638:	45c1      	cmp	r9, r8
 800463a:	f841 3b04 	str.w	r3, [r1], #4
 800463e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004642:	d2e6      	bcs.n	8004612 <quorem+0xa4>
 8004644:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004648:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800464c:	b922      	cbnz	r2, 8004658 <quorem+0xea>
 800464e:	3b04      	subs	r3, #4
 8004650:	429d      	cmp	r5, r3
 8004652:	461a      	mov	r2, r3
 8004654:	d30b      	bcc.n	800466e <quorem+0x100>
 8004656:	613c      	str	r4, [r7, #16]
 8004658:	3601      	adds	r6, #1
 800465a:	4630      	mov	r0, r6
 800465c:	b003      	add	sp, #12
 800465e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004662:	6812      	ldr	r2, [r2, #0]
 8004664:	3b04      	subs	r3, #4
 8004666:	2a00      	cmp	r2, #0
 8004668:	d1cb      	bne.n	8004602 <quorem+0x94>
 800466a:	3c01      	subs	r4, #1
 800466c:	e7c6      	b.n	80045fc <quorem+0x8e>
 800466e:	6812      	ldr	r2, [r2, #0]
 8004670:	3b04      	subs	r3, #4
 8004672:	2a00      	cmp	r2, #0
 8004674:	d1ef      	bne.n	8004656 <quorem+0xe8>
 8004676:	3c01      	subs	r4, #1
 8004678:	e7ea      	b.n	8004650 <quorem+0xe2>
 800467a:	2000      	movs	r0, #0
 800467c:	e7ee      	b.n	800465c <quorem+0xee>
	...

08004680 <_dtoa_r>:
 8004680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004684:	69c7      	ldr	r7, [r0, #28]
 8004686:	b097      	sub	sp, #92	@ 0x5c
 8004688:	ed8d 0b04 	vstr	d0, [sp, #16]
 800468c:	ec55 4b10 	vmov	r4, r5, d0
 8004690:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8004692:	9107      	str	r1, [sp, #28]
 8004694:	4681      	mov	r9, r0
 8004696:	920c      	str	r2, [sp, #48]	@ 0x30
 8004698:	9311      	str	r3, [sp, #68]	@ 0x44
 800469a:	b97f      	cbnz	r7, 80046bc <_dtoa_r+0x3c>
 800469c:	2010      	movs	r0, #16
 800469e:	f000 fe09 	bl	80052b4 <malloc>
 80046a2:	4602      	mov	r2, r0
 80046a4:	f8c9 001c 	str.w	r0, [r9, #28]
 80046a8:	b920      	cbnz	r0, 80046b4 <_dtoa_r+0x34>
 80046aa:	4ba9      	ldr	r3, [pc, #676]	@ (8004950 <_dtoa_r+0x2d0>)
 80046ac:	21ef      	movs	r1, #239	@ 0xef
 80046ae:	48a9      	ldr	r0, [pc, #676]	@ (8004954 <_dtoa_r+0x2d4>)
 80046b0:	f001 fc6c 	bl	8005f8c <__assert_func>
 80046b4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80046b8:	6007      	str	r7, [r0, #0]
 80046ba:	60c7      	str	r7, [r0, #12]
 80046bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80046c0:	6819      	ldr	r1, [r3, #0]
 80046c2:	b159      	cbz	r1, 80046dc <_dtoa_r+0x5c>
 80046c4:	685a      	ldr	r2, [r3, #4]
 80046c6:	604a      	str	r2, [r1, #4]
 80046c8:	2301      	movs	r3, #1
 80046ca:	4093      	lsls	r3, r2
 80046cc:	608b      	str	r3, [r1, #8]
 80046ce:	4648      	mov	r0, r9
 80046d0:	f000 fee6 	bl	80054a0 <_Bfree>
 80046d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80046d8:	2200      	movs	r2, #0
 80046da:	601a      	str	r2, [r3, #0]
 80046dc:	1e2b      	subs	r3, r5, #0
 80046de:	bfb9      	ittee	lt
 80046e0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80046e4:	9305      	strlt	r3, [sp, #20]
 80046e6:	2300      	movge	r3, #0
 80046e8:	6033      	strge	r3, [r6, #0]
 80046ea:	9f05      	ldr	r7, [sp, #20]
 80046ec:	4b9a      	ldr	r3, [pc, #616]	@ (8004958 <_dtoa_r+0x2d8>)
 80046ee:	bfbc      	itt	lt
 80046f0:	2201      	movlt	r2, #1
 80046f2:	6032      	strlt	r2, [r6, #0]
 80046f4:	43bb      	bics	r3, r7
 80046f6:	d112      	bne.n	800471e <_dtoa_r+0x9e>
 80046f8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80046fa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80046fe:	6013      	str	r3, [r2, #0]
 8004700:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004704:	4323      	orrs	r3, r4
 8004706:	f000 855a 	beq.w	80051be <_dtoa_r+0xb3e>
 800470a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800470c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800496c <_dtoa_r+0x2ec>
 8004710:	2b00      	cmp	r3, #0
 8004712:	f000 855c 	beq.w	80051ce <_dtoa_r+0xb4e>
 8004716:	f10a 0303 	add.w	r3, sl, #3
 800471a:	f000 bd56 	b.w	80051ca <_dtoa_r+0xb4a>
 800471e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8004722:	2200      	movs	r2, #0
 8004724:	ec51 0b17 	vmov	r0, r1, d7
 8004728:	2300      	movs	r3, #0
 800472a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800472e:	f7fc f9eb 	bl	8000b08 <__aeabi_dcmpeq>
 8004732:	4680      	mov	r8, r0
 8004734:	b158      	cbz	r0, 800474e <_dtoa_r+0xce>
 8004736:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004738:	2301      	movs	r3, #1
 800473a:	6013      	str	r3, [r2, #0]
 800473c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800473e:	b113      	cbz	r3, 8004746 <_dtoa_r+0xc6>
 8004740:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8004742:	4b86      	ldr	r3, [pc, #536]	@ (800495c <_dtoa_r+0x2dc>)
 8004744:	6013      	str	r3, [r2, #0]
 8004746:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8004970 <_dtoa_r+0x2f0>
 800474a:	f000 bd40 	b.w	80051ce <_dtoa_r+0xb4e>
 800474e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8004752:	aa14      	add	r2, sp, #80	@ 0x50
 8004754:	a915      	add	r1, sp, #84	@ 0x54
 8004756:	4648      	mov	r0, r9
 8004758:	f001 f984 	bl	8005a64 <__d2b>
 800475c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004760:	9002      	str	r0, [sp, #8]
 8004762:	2e00      	cmp	r6, #0
 8004764:	d078      	beq.n	8004858 <_dtoa_r+0x1d8>
 8004766:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004768:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800476c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004770:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004774:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004778:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800477c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004780:	4619      	mov	r1, r3
 8004782:	2200      	movs	r2, #0
 8004784:	4b76      	ldr	r3, [pc, #472]	@ (8004960 <_dtoa_r+0x2e0>)
 8004786:	f7fb fd9f 	bl	80002c8 <__aeabi_dsub>
 800478a:	a36b      	add	r3, pc, #428	@ (adr r3, 8004938 <_dtoa_r+0x2b8>)
 800478c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004790:	f7fb ff52 	bl	8000638 <__aeabi_dmul>
 8004794:	a36a      	add	r3, pc, #424	@ (adr r3, 8004940 <_dtoa_r+0x2c0>)
 8004796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800479a:	f7fb fd97 	bl	80002cc <__adddf3>
 800479e:	4604      	mov	r4, r0
 80047a0:	4630      	mov	r0, r6
 80047a2:	460d      	mov	r5, r1
 80047a4:	f7fb fede 	bl	8000564 <__aeabi_i2d>
 80047a8:	a367      	add	r3, pc, #412	@ (adr r3, 8004948 <_dtoa_r+0x2c8>)
 80047aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ae:	f7fb ff43 	bl	8000638 <__aeabi_dmul>
 80047b2:	4602      	mov	r2, r0
 80047b4:	460b      	mov	r3, r1
 80047b6:	4620      	mov	r0, r4
 80047b8:	4629      	mov	r1, r5
 80047ba:	f7fb fd87 	bl	80002cc <__adddf3>
 80047be:	4604      	mov	r4, r0
 80047c0:	460d      	mov	r5, r1
 80047c2:	f7fc f9e9 	bl	8000b98 <__aeabi_d2iz>
 80047c6:	2200      	movs	r2, #0
 80047c8:	4607      	mov	r7, r0
 80047ca:	2300      	movs	r3, #0
 80047cc:	4620      	mov	r0, r4
 80047ce:	4629      	mov	r1, r5
 80047d0:	f7fc f9a4 	bl	8000b1c <__aeabi_dcmplt>
 80047d4:	b140      	cbz	r0, 80047e8 <_dtoa_r+0x168>
 80047d6:	4638      	mov	r0, r7
 80047d8:	f7fb fec4 	bl	8000564 <__aeabi_i2d>
 80047dc:	4622      	mov	r2, r4
 80047de:	462b      	mov	r3, r5
 80047e0:	f7fc f992 	bl	8000b08 <__aeabi_dcmpeq>
 80047e4:	b900      	cbnz	r0, 80047e8 <_dtoa_r+0x168>
 80047e6:	3f01      	subs	r7, #1
 80047e8:	2f16      	cmp	r7, #22
 80047ea:	d852      	bhi.n	8004892 <_dtoa_r+0x212>
 80047ec:	4b5d      	ldr	r3, [pc, #372]	@ (8004964 <_dtoa_r+0x2e4>)
 80047ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80047f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80047fa:	f7fc f98f 	bl	8000b1c <__aeabi_dcmplt>
 80047fe:	2800      	cmp	r0, #0
 8004800:	d049      	beq.n	8004896 <_dtoa_r+0x216>
 8004802:	3f01      	subs	r7, #1
 8004804:	2300      	movs	r3, #0
 8004806:	9310      	str	r3, [sp, #64]	@ 0x40
 8004808:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800480a:	1b9b      	subs	r3, r3, r6
 800480c:	1e5a      	subs	r2, r3, #1
 800480e:	bf45      	ittet	mi
 8004810:	f1c3 0301 	rsbmi	r3, r3, #1
 8004814:	9300      	strmi	r3, [sp, #0]
 8004816:	2300      	movpl	r3, #0
 8004818:	2300      	movmi	r3, #0
 800481a:	9206      	str	r2, [sp, #24]
 800481c:	bf54      	ite	pl
 800481e:	9300      	strpl	r3, [sp, #0]
 8004820:	9306      	strmi	r3, [sp, #24]
 8004822:	2f00      	cmp	r7, #0
 8004824:	db39      	blt.n	800489a <_dtoa_r+0x21a>
 8004826:	9b06      	ldr	r3, [sp, #24]
 8004828:	970d      	str	r7, [sp, #52]	@ 0x34
 800482a:	443b      	add	r3, r7
 800482c:	9306      	str	r3, [sp, #24]
 800482e:	2300      	movs	r3, #0
 8004830:	9308      	str	r3, [sp, #32]
 8004832:	9b07      	ldr	r3, [sp, #28]
 8004834:	2b09      	cmp	r3, #9
 8004836:	d863      	bhi.n	8004900 <_dtoa_r+0x280>
 8004838:	2b05      	cmp	r3, #5
 800483a:	bfc4      	itt	gt
 800483c:	3b04      	subgt	r3, #4
 800483e:	9307      	strgt	r3, [sp, #28]
 8004840:	9b07      	ldr	r3, [sp, #28]
 8004842:	f1a3 0302 	sub.w	r3, r3, #2
 8004846:	bfcc      	ite	gt
 8004848:	2400      	movgt	r4, #0
 800484a:	2401      	movle	r4, #1
 800484c:	2b03      	cmp	r3, #3
 800484e:	d863      	bhi.n	8004918 <_dtoa_r+0x298>
 8004850:	e8df f003 	tbb	[pc, r3]
 8004854:	2b375452 	.word	0x2b375452
 8004858:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800485c:	441e      	add	r6, r3
 800485e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004862:	2b20      	cmp	r3, #32
 8004864:	bfc1      	itttt	gt
 8004866:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800486a:	409f      	lslgt	r7, r3
 800486c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004870:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004874:	bfd6      	itet	le
 8004876:	f1c3 0320 	rsble	r3, r3, #32
 800487a:	ea47 0003 	orrgt.w	r0, r7, r3
 800487e:	fa04 f003 	lslle.w	r0, r4, r3
 8004882:	f7fb fe5f 	bl	8000544 <__aeabi_ui2d>
 8004886:	2201      	movs	r2, #1
 8004888:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800488c:	3e01      	subs	r6, #1
 800488e:	9212      	str	r2, [sp, #72]	@ 0x48
 8004890:	e776      	b.n	8004780 <_dtoa_r+0x100>
 8004892:	2301      	movs	r3, #1
 8004894:	e7b7      	b.n	8004806 <_dtoa_r+0x186>
 8004896:	9010      	str	r0, [sp, #64]	@ 0x40
 8004898:	e7b6      	b.n	8004808 <_dtoa_r+0x188>
 800489a:	9b00      	ldr	r3, [sp, #0]
 800489c:	1bdb      	subs	r3, r3, r7
 800489e:	9300      	str	r3, [sp, #0]
 80048a0:	427b      	negs	r3, r7
 80048a2:	9308      	str	r3, [sp, #32]
 80048a4:	2300      	movs	r3, #0
 80048a6:	930d      	str	r3, [sp, #52]	@ 0x34
 80048a8:	e7c3      	b.n	8004832 <_dtoa_r+0x1b2>
 80048aa:	2301      	movs	r3, #1
 80048ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80048ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80048b0:	eb07 0b03 	add.w	fp, r7, r3
 80048b4:	f10b 0301 	add.w	r3, fp, #1
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	9303      	str	r3, [sp, #12]
 80048bc:	bfb8      	it	lt
 80048be:	2301      	movlt	r3, #1
 80048c0:	e006      	b.n	80048d0 <_dtoa_r+0x250>
 80048c2:	2301      	movs	r3, #1
 80048c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80048c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	dd28      	ble.n	800491e <_dtoa_r+0x29e>
 80048cc:	469b      	mov	fp, r3
 80048ce:	9303      	str	r3, [sp, #12]
 80048d0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80048d4:	2100      	movs	r1, #0
 80048d6:	2204      	movs	r2, #4
 80048d8:	f102 0514 	add.w	r5, r2, #20
 80048dc:	429d      	cmp	r5, r3
 80048de:	d926      	bls.n	800492e <_dtoa_r+0x2ae>
 80048e0:	6041      	str	r1, [r0, #4]
 80048e2:	4648      	mov	r0, r9
 80048e4:	f000 fd9c 	bl	8005420 <_Balloc>
 80048e8:	4682      	mov	sl, r0
 80048ea:	2800      	cmp	r0, #0
 80048ec:	d142      	bne.n	8004974 <_dtoa_r+0x2f4>
 80048ee:	4b1e      	ldr	r3, [pc, #120]	@ (8004968 <_dtoa_r+0x2e8>)
 80048f0:	4602      	mov	r2, r0
 80048f2:	f240 11af 	movw	r1, #431	@ 0x1af
 80048f6:	e6da      	b.n	80046ae <_dtoa_r+0x2e>
 80048f8:	2300      	movs	r3, #0
 80048fa:	e7e3      	b.n	80048c4 <_dtoa_r+0x244>
 80048fc:	2300      	movs	r3, #0
 80048fe:	e7d5      	b.n	80048ac <_dtoa_r+0x22c>
 8004900:	2401      	movs	r4, #1
 8004902:	2300      	movs	r3, #0
 8004904:	9307      	str	r3, [sp, #28]
 8004906:	9409      	str	r4, [sp, #36]	@ 0x24
 8004908:	f04f 3bff 	mov.w	fp, #4294967295
 800490c:	2200      	movs	r2, #0
 800490e:	f8cd b00c 	str.w	fp, [sp, #12]
 8004912:	2312      	movs	r3, #18
 8004914:	920c      	str	r2, [sp, #48]	@ 0x30
 8004916:	e7db      	b.n	80048d0 <_dtoa_r+0x250>
 8004918:	2301      	movs	r3, #1
 800491a:	9309      	str	r3, [sp, #36]	@ 0x24
 800491c:	e7f4      	b.n	8004908 <_dtoa_r+0x288>
 800491e:	f04f 0b01 	mov.w	fp, #1
 8004922:	f8cd b00c 	str.w	fp, [sp, #12]
 8004926:	465b      	mov	r3, fp
 8004928:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800492c:	e7d0      	b.n	80048d0 <_dtoa_r+0x250>
 800492e:	3101      	adds	r1, #1
 8004930:	0052      	lsls	r2, r2, #1
 8004932:	e7d1      	b.n	80048d8 <_dtoa_r+0x258>
 8004934:	f3af 8000 	nop.w
 8004938:	636f4361 	.word	0x636f4361
 800493c:	3fd287a7 	.word	0x3fd287a7
 8004940:	8b60c8b3 	.word	0x8b60c8b3
 8004944:	3fc68a28 	.word	0x3fc68a28
 8004948:	509f79fb 	.word	0x509f79fb
 800494c:	3fd34413 	.word	0x3fd34413
 8004950:	080066a9 	.word	0x080066a9
 8004954:	080066c0 	.word	0x080066c0
 8004958:	7ff00000 	.word	0x7ff00000
 800495c:	08006679 	.word	0x08006679
 8004960:	3ff80000 	.word	0x3ff80000
 8004964:	08006810 	.word	0x08006810
 8004968:	08006718 	.word	0x08006718
 800496c:	080066a5 	.word	0x080066a5
 8004970:	08006678 	.word	0x08006678
 8004974:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004978:	6018      	str	r0, [r3, #0]
 800497a:	9b03      	ldr	r3, [sp, #12]
 800497c:	2b0e      	cmp	r3, #14
 800497e:	f200 80a1 	bhi.w	8004ac4 <_dtoa_r+0x444>
 8004982:	2c00      	cmp	r4, #0
 8004984:	f000 809e 	beq.w	8004ac4 <_dtoa_r+0x444>
 8004988:	2f00      	cmp	r7, #0
 800498a:	dd33      	ble.n	80049f4 <_dtoa_r+0x374>
 800498c:	4b9c      	ldr	r3, [pc, #624]	@ (8004c00 <_dtoa_r+0x580>)
 800498e:	f007 020f 	and.w	r2, r7, #15
 8004992:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004996:	ed93 7b00 	vldr	d7, [r3]
 800499a:	05f8      	lsls	r0, r7, #23
 800499c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80049a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80049a4:	d516      	bpl.n	80049d4 <_dtoa_r+0x354>
 80049a6:	4b97      	ldr	r3, [pc, #604]	@ (8004c04 <_dtoa_r+0x584>)
 80049a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80049ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80049b0:	f7fb ff6c 	bl	800088c <__aeabi_ddiv>
 80049b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80049b8:	f004 040f 	and.w	r4, r4, #15
 80049bc:	2603      	movs	r6, #3
 80049be:	4d91      	ldr	r5, [pc, #580]	@ (8004c04 <_dtoa_r+0x584>)
 80049c0:	b954      	cbnz	r4, 80049d8 <_dtoa_r+0x358>
 80049c2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80049c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80049ca:	f7fb ff5f 	bl	800088c <__aeabi_ddiv>
 80049ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80049d2:	e028      	b.n	8004a26 <_dtoa_r+0x3a6>
 80049d4:	2602      	movs	r6, #2
 80049d6:	e7f2      	b.n	80049be <_dtoa_r+0x33e>
 80049d8:	07e1      	lsls	r1, r4, #31
 80049da:	d508      	bpl.n	80049ee <_dtoa_r+0x36e>
 80049dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80049e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80049e4:	f7fb fe28 	bl	8000638 <__aeabi_dmul>
 80049e8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80049ec:	3601      	adds	r6, #1
 80049ee:	1064      	asrs	r4, r4, #1
 80049f0:	3508      	adds	r5, #8
 80049f2:	e7e5      	b.n	80049c0 <_dtoa_r+0x340>
 80049f4:	f000 80af 	beq.w	8004b56 <_dtoa_r+0x4d6>
 80049f8:	427c      	negs	r4, r7
 80049fa:	4b81      	ldr	r3, [pc, #516]	@ (8004c00 <_dtoa_r+0x580>)
 80049fc:	4d81      	ldr	r5, [pc, #516]	@ (8004c04 <_dtoa_r+0x584>)
 80049fe:	f004 020f 	and.w	r2, r4, #15
 8004a02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a0a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004a0e:	f7fb fe13 	bl	8000638 <__aeabi_dmul>
 8004a12:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a16:	1124      	asrs	r4, r4, #4
 8004a18:	2300      	movs	r3, #0
 8004a1a:	2602      	movs	r6, #2
 8004a1c:	2c00      	cmp	r4, #0
 8004a1e:	f040 808f 	bne.w	8004b40 <_dtoa_r+0x4c0>
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d1d3      	bne.n	80049ce <_dtoa_r+0x34e>
 8004a26:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004a28:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	f000 8094 	beq.w	8004b5a <_dtoa_r+0x4da>
 8004a32:	4b75      	ldr	r3, [pc, #468]	@ (8004c08 <_dtoa_r+0x588>)
 8004a34:	2200      	movs	r2, #0
 8004a36:	4620      	mov	r0, r4
 8004a38:	4629      	mov	r1, r5
 8004a3a:	f7fc f86f 	bl	8000b1c <__aeabi_dcmplt>
 8004a3e:	2800      	cmp	r0, #0
 8004a40:	f000 808b 	beq.w	8004b5a <_dtoa_r+0x4da>
 8004a44:	9b03      	ldr	r3, [sp, #12]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	f000 8087 	beq.w	8004b5a <_dtoa_r+0x4da>
 8004a4c:	f1bb 0f00 	cmp.w	fp, #0
 8004a50:	dd34      	ble.n	8004abc <_dtoa_r+0x43c>
 8004a52:	4620      	mov	r0, r4
 8004a54:	4b6d      	ldr	r3, [pc, #436]	@ (8004c0c <_dtoa_r+0x58c>)
 8004a56:	2200      	movs	r2, #0
 8004a58:	4629      	mov	r1, r5
 8004a5a:	f7fb fded 	bl	8000638 <__aeabi_dmul>
 8004a5e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a62:	f107 38ff 	add.w	r8, r7, #4294967295
 8004a66:	3601      	adds	r6, #1
 8004a68:	465c      	mov	r4, fp
 8004a6a:	4630      	mov	r0, r6
 8004a6c:	f7fb fd7a 	bl	8000564 <__aeabi_i2d>
 8004a70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a74:	f7fb fde0 	bl	8000638 <__aeabi_dmul>
 8004a78:	4b65      	ldr	r3, [pc, #404]	@ (8004c10 <_dtoa_r+0x590>)
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	f7fb fc26 	bl	80002cc <__adddf3>
 8004a80:	4605      	mov	r5, r0
 8004a82:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004a86:	2c00      	cmp	r4, #0
 8004a88:	d16a      	bne.n	8004b60 <_dtoa_r+0x4e0>
 8004a8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a8e:	4b61      	ldr	r3, [pc, #388]	@ (8004c14 <_dtoa_r+0x594>)
 8004a90:	2200      	movs	r2, #0
 8004a92:	f7fb fc19 	bl	80002c8 <__aeabi_dsub>
 8004a96:	4602      	mov	r2, r0
 8004a98:	460b      	mov	r3, r1
 8004a9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004a9e:	462a      	mov	r2, r5
 8004aa0:	4633      	mov	r3, r6
 8004aa2:	f7fc f859 	bl	8000b58 <__aeabi_dcmpgt>
 8004aa6:	2800      	cmp	r0, #0
 8004aa8:	f040 8298 	bne.w	8004fdc <_dtoa_r+0x95c>
 8004aac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ab0:	462a      	mov	r2, r5
 8004ab2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004ab6:	f7fc f831 	bl	8000b1c <__aeabi_dcmplt>
 8004aba:	bb38      	cbnz	r0, 8004b0c <_dtoa_r+0x48c>
 8004abc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8004ac0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004ac4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	f2c0 8157 	blt.w	8004d7a <_dtoa_r+0x6fa>
 8004acc:	2f0e      	cmp	r7, #14
 8004ace:	f300 8154 	bgt.w	8004d7a <_dtoa_r+0x6fa>
 8004ad2:	4b4b      	ldr	r3, [pc, #300]	@ (8004c00 <_dtoa_r+0x580>)
 8004ad4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004ad8:	ed93 7b00 	vldr	d7, [r3]
 8004adc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	ed8d 7b00 	vstr	d7, [sp]
 8004ae4:	f280 80e5 	bge.w	8004cb2 <_dtoa_r+0x632>
 8004ae8:	9b03      	ldr	r3, [sp, #12]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	f300 80e1 	bgt.w	8004cb2 <_dtoa_r+0x632>
 8004af0:	d10c      	bne.n	8004b0c <_dtoa_r+0x48c>
 8004af2:	4b48      	ldr	r3, [pc, #288]	@ (8004c14 <_dtoa_r+0x594>)
 8004af4:	2200      	movs	r2, #0
 8004af6:	ec51 0b17 	vmov	r0, r1, d7
 8004afa:	f7fb fd9d 	bl	8000638 <__aeabi_dmul>
 8004afe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b02:	f7fc f81f 	bl	8000b44 <__aeabi_dcmpge>
 8004b06:	2800      	cmp	r0, #0
 8004b08:	f000 8266 	beq.w	8004fd8 <_dtoa_r+0x958>
 8004b0c:	2400      	movs	r4, #0
 8004b0e:	4625      	mov	r5, r4
 8004b10:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004b12:	4656      	mov	r6, sl
 8004b14:	ea6f 0803 	mvn.w	r8, r3
 8004b18:	2700      	movs	r7, #0
 8004b1a:	4621      	mov	r1, r4
 8004b1c:	4648      	mov	r0, r9
 8004b1e:	f000 fcbf 	bl	80054a0 <_Bfree>
 8004b22:	2d00      	cmp	r5, #0
 8004b24:	f000 80bd 	beq.w	8004ca2 <_dtoa_r+0x622>
 8004b28:	b12f      	cbz	r7, 8004b36 <_dtoa_r+0x4b6>
 8004b2a:	42af      	cmp	r7, r5
 8004b2c:	d003      	beq.n	8004b36 <_dtoa_r+0x4b6>
 8004b2e:	4639      	mov	r1, r7
 8004b30:	4648      	mov	r0, r9
 8004b32:	f000 fcb5 	bl	80054a0 <_Bfree>
 8004b36:	4629      	mov	r1, r5
 8004b38:	4648      	mov	r0, r9
 8004b3a:	f000 fcb1 	bl	80054a0 <_Bfree>
 8004b3e:	e0b0      	b.n	8004ca2 <_dtoa_r+0x622>
 8004b40:	07e2      	lsls	r2, r4, #31
 8004b42:	d505      	bpl.n	8004b50 <_dtoa_r+0x4d0>
 8004b44:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004b48:	f7fb fd76 	bl	8000638 <__aeabi_dmul>
 8004b4c:	3601      	adds	r6, #1
 8004b4e:	2301      	movs	r3, #1
 8004b50:	1064      	asrs	r4, r4, #1
 8004b52:	3508      	adds	r5, #8
 8004b54:	e762      	b.n	8004a1c <_dtoa_r+0x39c>
 8004b56:	2602      	movs	r6, #2
 8004b58:	e765      	b.n	8004a26 <_dtoa_r+0x3a6>
 8004b5a:	9c03      	ldr	r4, [sp, #12]
 8004b5c:	46b8      	mov	r8, r7
 8004b5e:	e784      	b.n	8004a6a <_dtoa_r+0x3ea>
 8004b60:	4b27      	ldr	r3, [pc, #156]	@ (8004c00 <_dtoa_r+0x580>)
 8004b62:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004b64:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004b68:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004b6c:	4454      	add	r4, sl
 8004b6e:	2900      	cmp	r1, #0
 8004b70:	d054      	beq.n	8004c1c <_dtoa_r+0x59c>
 8004b72:	4929      	ldr	r1, [pc, #164]	@ (8004c18 <_dtoa_r+0x598>)
 8004b74:	2000      	movs	r0, #0
 8004b76:	f7fb fe89 	bl	800088c <__aeabi_ddiv>
 8004b7a:	4633      	mov	r3, r6
 8004b7c:	462a      	mov	r2, r5
 8004b7e:	f7fb fba3 	bl	80002c8 <__aeabi_dsub>
 8004b82:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004b86:	4656      	mov	r6, sl
 8004b88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b8c:	f7fc f804 	bl	8000b98 <__aeabi_d2iz>
 8004b90:	4605      	mov	r5, r0
 8004b92:	f7fb fce7 	bl	8000564 <__aeabi_i2d>
 8004b96:	4602      	mov	r2, r0
 8004b98:	460b      	mov	r3, r1
 8004b9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b9e:	f7fb fb93 	bl	80002c8 <__aeabi_dsub>
 8004ba2:	3530      	adds	r5, #48	@ 0x30
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	460b      	mov	r3, r1
 8004ba8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004bac:	f806 5b01 	strb.w	r5, [r6], #1
 8004bb0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004bb4:	f7fb ffb2 	bl	8000b1c <__aeabi_dcmplt>
 8004bb8:	2800      	cmp	r0, #0
 8004bba:	d172      	bne.n	8004ca2 <_dtoa_r+0x622>
 8004bbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004bc0:	4911      	ldr	r1, [pc, #68]	@ (8004c08 <_dtoa_r+0x588>)
 8004bc2:	2000      	movs	r0, #0
 8004bc4:	f7fb fb80 	bl	80002c8 <__aeabi_dsub>
 8004bc8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004bcc:	f7fb ffa6 	bl	8000b1c <__aeabi_dcmplt>
 8004bd0:	2800      	cmp	r0, #0
 8004bd2:	f040 80b4 	bne.w	8004d3e <_dtoa_r+0x6be>
 8004bd6:	42a6      	cmp	r6, r4
 8004bd8:	f43f af70 	beq.w	8004abc <_dtoa_r+0x43c>
 8004bdc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004be0:	4b0a      	ldr	r3, [pc, #40]	@ (8004c0c <_dtoa_r+0x58c>)
 8004be2:	2200      	movs	r2, #0
 8004be4:	f7fb fd28 	bl	8000638 <__aeabi_dmul>
 8004be8:	4b08      	ldr	r3, [pc, #32]	@ (8004c0c <_dtoa_r+0x58c>)
 8004bea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004bee:	2200      	movs	r2, #0
 8004bf0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004bf4:	f7fb fd20 	bl	8000638 <__aeabi_dmul>
 8004bf8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004bfc:	e7c4      	b.n	8004b88 <_dtoa_r+0x508>
 8004bfe:	bf00      	nop
 8004c00:	08006810 	.word	0x08006810
 8004c04:	080067e8 	.word	0x080067e8
 8004c08:	3ff00000 	.word	0x3ff00000
 8004c0c:	40240000 	.word	0x40240000
 8004c10:	401c0000 	.word	0x401c0000
 8004c14:	40140000 	.word	0x40140000
 8004c18:	3fe00000 	.word	0x3fe00000
 8004c1c:	4631      	mov	r1, r6
 8004c1e:	4628      	mov	r0, r5
 8004c20:	f7fb fd0a 	bl	8000638 <__aeabi_dmul>
 8004c24:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004c28:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004c2a:	4656      	mov	r6, sl
 8004c2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c30:	f7fb ffb2 	bl	8000b98 <__aeabi_d2iz>
 8004c34:	4605      	mov	r5, r0
 8004c36:	f7fb fc95 	bl	8000564 <__aeabi_i2d>
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	460b      	mov	r3, r1
 8004c3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c42:	f7fb fb41 	bl	80002c8 <__aeabi_dsub>
 8004c46:	3530      	adds	r5, #48	@ 0x30
 8004c48:	f806 5b01 	strb.w	r5, [r6], #1
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	460b      	mov	r3, r1
 8004c50:	42a6      	cmp	r6, r4
 8004c52:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004c56:	f04f 0200 	mov.w	r2, #0
 8004c5a:	d124      	bne.n	8004ca6 <_dtoa_r+0x626>
 8004c5c:	4baf      	ldr	r3, [pc, #700]	@ (8004f1c <_dtoa_r+0x89c>)
 8004c5e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004c62:	f7fb fb33 	bl	80002cc <__adddf3>
 8004c66:	4602      	mov	r2, r0
 8004c68:	460b      	mov	r3, r1
 8004c6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c6e:	f7fb ff73 	bl	8000b58 <__aeabi_dcmpgt>
 8004c72:	2800      	cmp	r0, #0
 8004c74:	d163      	bne.n	8004d3e <_dtoa_r+0x6be>
 8004c76:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004c7a:	49a8      	ldr	r1, [pc, #672]	@ (8004f1c <_dtoa_r+0x89c>)
 8004c7c:	2000      	movs	r0, #0
 8004c7e:	f7fb fb23 	bl	80002c8 <__aeabi_dsub>
 8004c82:	4602      	mov	r2, r0
 8004c84:	460b      	mov	r3, r1
 8004c86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c8a:	f7fb ff47 	bl	8000b1c <__aeabi_dcmplt>
 8004c8e:	2800      	cmp	r0, #0
 8004c90:	f43f af14 	beq.w	8004abc <_dtoa_r+0x43c>
 8004c94:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004c96:	1e73      	subs	r3, r6, #1
 8004c98:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004c9a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004c9e:	2b30      	cmp	r3, #48	@ 0x30
 8004ca0:	d0f8      	beq.n	8004c94 <_dtoa_r+0x614>
 8004ca2:	4647      	mov	r7, r8
 8004ca4:	e03b      	b.n	8004d1e <_dtoa_r+0x69e>
 8004ca6:	4b9e      	ldr	r3, [pc, #632]	@ (8004f20 <_dtoa_r+0x8a0>)
 8004ca8:	f7fb fcc6 	bl	8000638 <__aeabi_dmul>
 8004cac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004cb0:	e7bc      	b.n	8004c2c <_dtoa_r+0x5ac>
 8004cb2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8004cb6:	4656      	mov	r6, sl
 8004cb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004cbc:	4620      	mov	r0, r4
 8004cbe:	4629      	mov	r1, r5
 8004cc0:	f7fb fde4 	bl	800088c <__aeabi_ddiv>
 8004cc4:	f7fb ff68 	bl	8000b98 <__aeabi_d2iz>
 8004cc8:	4680      	mov	r8, r0
 8004cca:	f7fb fc4b 	bl	8000564 <__aeabi_i2d>
 8004cce:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004cd2:	f7fb fcb1 	bl	8000638 <__aeabi_dmul>
 8004cd6:	4602      	mov	r2, r0
 8004cd8:	460b      	mov	r3, r1
 8004cda:	4620      	mov	r0, r4
 8004cdc:	4629      	mov	r1, r5
 8004cde:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004ce2:	f7fb faf1 	bl	80002c8 <__aeabi_dsub>
 8004ce6:	f806 4b01 	strb.w	r4, [r6], #1
 8004cea:	9d03      	ldr	r5, [sp, #12]
 8004cec:	eba6 040a 	sub.w	r4, r6, sl
 8004cf0:	42a5      	cmp	r5, r4
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	460b      	mov	r3, r1
 8004cf6:	d133      	bne.n	8004d60 <_dtoa_r+0x6e0>
 8004cf8:	f7fb fae8 	bl	80002cc <__adddf3>
 8004cfc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004d00:	4604      	mov	r4, r0
 8004d02:	460d      	mov	r5, r1
 8004d04:	f7fb ff28 	bl	8000b58 <__aeabi_dcmpgt>
 8004d08:	b9c0      	cbnz	r0, 8004d3c <_dtoa_r+0x6bc>
 8004d0a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004d0e:	4620      	mov	r0, r4
 8004d10:	4629      	mov	r1, r5
 8004d12:	f7fb fef9 	bl	8000b08 <__aeabi_dcmpeq>
 8004d16:	b110      	cbz	r0, 8004d1e <_dtoa_r+0x69e>
 8004d18:	f018 0f01 	tst.w	r8, #1
 8004d1c:	d10e      	bne.n	8004d3c <_dtoa_r+0x6bc>
 8004d1e:	9902      	ldr	r1, [sp, #8]
 8004d20:	4648      	mov	r0, r9
 8004d22:	f000 fbbd 	bl	80054a0 <_Bfree>
 8004d26:	2300      	movs	r3, #0
 8004d28:	7033      	strb	r3, [r6, #0]
 8004d2a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004d2c:	3701      	adds	r7, #1
 8004d2e:	601f      	str	r7, [r3, #0]
 8004d30:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	f000 824b 	beq.w	80051ce <_dtoa_r+0xb4e>
 8004d38:	601e      	str	r6, [r3, #0]
 8004d3a:	e248      	b.n	80051ce <_dtoa_r+0xb4e>
 8004d3c:	46b8      	mov	r8, r7
 8004d3e:	4633      	mov	r3, r6
 8004d40:	461e      	mov	r6, r3
 8004d42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004d46:	2a39      	cmp	r2, #57	@ 0x39
 8004d48:	d106      	bne.n	8004d58 <_dtoa_r+0x6d8>
 8004d4a:	459a      	cmp	sl, r3
 8004d4c:	d1f8      	bne.n	8004d40 <_dtoa_r+0x6c0>
 8004d4e:	2230      	movs	r2, #48	@ 0x30
 8004d50:	f108 0801 	add.w	r8, r8, #1
 8004d54:	f88a 2000 	strb.w	r2, [sl]
 8004d58:	781a      	ldrb	r2, [r3, #0]
 8004d5a:	3201      	adds	r2, #1
 8004d5c:	701a      	strb	r2, [r3, #0]
 8004d5e:	e7a0      	b.n	8004ca2 <_dtoa_r+0x622>
 8004d60:	4b6f      	ldr	r3, [pc, #444]	@ (8004f20 <_dtoa_r+0x8a0>)
 8004d62:	2200      	movs	r2, #0
 8004d64:	f7fb fc68 	bl	8000638 <__aeabi_dmul>
 8004d68:	2200      	movs	r2, #0
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	4604      	mov	r4, r0
 8004d6e:	460d      	mov	r5, r1
 8004d70:	f7fb feca 	bl	8000b08 <__aeabi_dcmpeq>
 8004d74:	2800      	cmp	r0, #0
 8004d76:	d09f      	beq.n	8004cb8 <_dtoa_r+0x638>
 8004d78:	e7d1      	b.n	8004d1e <_dtoa_r+0x69e>
 8004d7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004d7c:	2a00      	cmp	r2, #0
 8004d7e:	f000 80ea 	beq.w	8004f56 <_dtoa_r+0x8d6>
 8004d82:	9a07      	ldr	r2, [sp, #28]
 8004d84:	2a01      	cmp	r2, #1
 8004d86:	f300 80cd 	bgt.w	8004f24 <_dtoa_r+0x8a4>
 8004d8a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004d8c:	2a00      	cmp	r2, #0
 8004d8e:	f000 80c1 	beq.w	8004f14 <_dtoa_r+0x894>
 8004d92:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004d96:	9c08      	ldr	r4, [sp, #32]
 8004d98:	9e00      	ldr	r6, [sp, #0]
 8004d9a:	9a00      	ldr	r2, [sp, #0]
 8004d9c:	441a      	add	r2, r3
 8004d9e:	9200      	str	r2, [sp, #0]
 8004da0:	9a06      	ldr	r2, [sp, #24]
 8004da2:	2101      	movs	r1, #1
 8004da4:	441a      	add	r2, r3
 8004da6:	4648      	mov	r0, r9
 8004da8:	9206      	str	r2, [sp, #24]
 8004daa:	f000 fc2d 	bl	8005608 <__i2b>
 8004dae:	4605      	mov	r5, r0
 8004db0:	b166      	cbz	r6, 8004dcc <_dtoa_r+0x74c>
 8004db2:	9b06      	ldr	r3, [sp, #24]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	dd09      	ble.n	8004dcc <_dtoa_r+0x74c>
 8004db8:	42b3      	cmp	r3, r6
 8004dba:	9a00      	ldr	r2, [sp, #0]
 8004dbc:	bfa8      	it	ge
 8004dbe:	4633      	movge	r3, r6
 8004dc0:	1ad2      	subs	r2, r2, r3
 8004dc2:	9200      	str	r2, [sp, #0]
 8004dc4:	9a06      	ldr	r2, [sp, #24]
 8004dc6:	1af6      	subs	r6, r6, r3
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	9306      	str	r3, [sp, #24]
 8004dcc:	9b08      	ldr	r3, [sp, #32]
 8004dce:	b30b      	cbz	r3, 8004e14 <_dtoa_r+0x794>
 8004dd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	f000 80c6 	beq.w	8004f64 <_dtoa_r+0x8e4>
 8004dd8:	2c00      	cmp	r4, #0
 8004dda:	f000 80c0 	beq.w	8004f5e <_dtoa_r+0x8de>
 8004dde:	4629      	mov	r1, r5
 8004de0:	4622      	mov	r2, r4
 8004de2:	4648      	mov	r0, r9
 8004de4:	f000 fcc8 	bl	8005778 <__pow5mult>
 8004de8:	9a02      	ldr	r2, [sp, #8]
 8004dea:	4601      	mov	r1, r0
 8004dec:	4605      	mov	r5, r0
 8004dee:	4648      	mov	r0, r9
 8004df0:	f000 fc20 	bl	8005634 <__multiply>
 8004df4:	9902      	ldr	r1, [sp, #8]
 8004df6:	4680      	mov	r8, r0
 8004df8:	4648      	mov	r0, r9
 8004dfa:	f000 fb51 	bl	80054a0 <_Bfree>
 8004dfe:	9b08      	ldr	r3, [sp, #32]
 8004e00:	1b1b      	subs	r3, r3, r4
 8004e02:	9308      	str	r3, [sp, #32]
 8004e04:	f000 80b1 	beq.w	8004f6a <_dtoa_r+0x8ea>
 8004e08:	9a08      	ldr	r2, [sp, #32]
 8004e0a:	4641      	mov	r1, r8
 8004e0c:	4648      	mov	r0, r9
 8004e0e:	f000 fcb3 	bl	8005778 <__pow5mult>
 8004e12:	9002      	str	r0, [sp, #8]
 8004e14:	2101      	movs	r1, #1
 8004e16:	4648      	mov	r0, r9
 8004e18:	f000 fbf6 	bl	8005608 <__i2b>
 8004e1c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004e1e:	4604      	mov	r4, r0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	f000 81d8 	beq.w	80051d6 <_dtoa_r+0xb56>
 8004e26:	461a      	mov	r2, r3
 8004e28:	4601      	mov	r1, r0
 8004e2a:	4648      	mov	r0, r9
 8004e2c:	f000 fca4 	bl	8005778 <__pow5mult>
 8004e30:	9b07      	ldr	r3, [sp, #28]
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	4604      	mov	r4, r0
 8004e36:	f300 809f 	bgt.w	8004f78 <_dtoa_r+0x8f8>
 8004e3a:	9b04      	ldr	r3, [sp, #16]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	f040 8097 	bne.w	8004f70 <_dtoa_r+0x8f0>
 8004e42:	9b05      	ldr	r3, [sp, #20]
 8004e44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	f040 8093 	bne.w	8004f74 <_dtoa_r+0x8f4>
 8004e4e:	9b05      	ldr	r3, [sp, #20]
 8004e50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004e54:	0d1b      	lsrs	r3, r3, #20
 8004e56:	051b      	lsls	r3, r3, #20
 8004e58:	b133      	cbz	r3, 8004e68 <_dtoa_r+0x7e8>
 8004e5a:	9b00      	ldr	r3, [sp, #0]
 8004e5c:	3301      	adds	r3, #1
 8004e5e:	9300      	str	r3, [sp, #0]
 8004e60:	9b06      	ldr	r3, [sp, #24]
 8004e62:	3301      	adds	r3, #1
 8004e64:	9306      	str	r3, [sp, #24]
 8004e66:	2301      	movs	r3, #1
 8004e68:	9308      	str	r3, [sp, #32]
 8004e6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	f000 81b8 	beq.w	80051e2 <_dtoa_r+0xb62>
 8004e72:	6923      	ldr	r3, [r4, #16]
 8004e74:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004e78:	6918      	ldr	r0, [r3, #16]
 8004e7a:	f000 fb79 	bl	8005570 <__hi0bits>
 8004e7e:	f1c0 0020 	rsb	r0, r0, #32
 8004e82:	9b06      	ldr	r3, [sp, #24]
 8004e84:	4418      	add	r0, r3
 8004e86:	f010 001f 	ands.w	r0, r0, #31
 8004e8a:	f000 8082 	beq.w	8004f92 <_dtoa_r+0x912>
 8004e8e:	f1c0 0320 	rsb	r3, r0, #32
 8004e92:	2b04      	cmp	r3, #4
 8004e94:	dd73      	ble.n	8004f7e <_dtoa_r+0x8fe>
 8004e96:	9b00      	ldr	r3, [sp, #0]
 8004e98:	f1c0 001c 	rsb	r0, r0, #28
 8004e9c:	4403      	add	r3, r0
 8004e9e:	9300      	str	r3, [sp, #0]
 8004ea0:	9b06      	ldr	r3, [sp, #24]
 8004ea2:	4403      	add	r3, r0
 8004ea4:	4406      	add	r6, r0
 8004ea6:	9306      	str	r3, [sp, #24]
 8004ea8:	9b00      	ldr	r3, [sp, #0]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	dd05      	ble.n	8004eba <_dtoa_r+0x83a>
 8004eae:	9902      	ldr	r1, [sp, #8]
 8004eb0:	461a      	mov	r2, r3
 8004eb2:	4648      	mov	r0, r9
 8004eb4:	f000 fcba 	bl	800582c <__lshift>
 8004eb8:	9002      	str	r0, [sp, #8]
 8004eba:	9b06      	ldr	r3, [sp, #24]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	dd05      	ble.n	8004ecc <_dtoa_r+0x84c>
 8004ec0:	4621      	mov	r1, r4
 8004ec2:	461a      	mov	r2, r3
 8004ec4:	4648      	mov	r0, r9
 8004ec6:	f000 fcb1 	bl	800582c <__lshift>
 8004eca:	4604      	mov	r4, r0
 8004ecc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d061      	beq.n	8004f96 <_dtoa_r+0x916>
 8004ed2:	9802      	ldr	r0, [sp, #8]
 8004ed4:	4621      	mov	r1, r4
 8004ed6:	f000 fd15 	bl	8005904 <__mcmp>
 8004eda:	2800      	cmp	r0, #0
 8004edc:	da5b      	bge.n	8004f96 <_dtoa_r+0x916>
 8004ede:	2300      	movs	r3, #0
 8004ee0:	9902      	ldr	r1, [sp, #8]
 8004ee2:	220a      	movs	r2, #10
 8004ee4:	4648      	mov	r0, r9
 8004ee6:	f000 fafd 	bl	80054e4 <__multadd>
 8004eea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004eec:	9002      	str	r0, [sp, #8]
 8004eee:	f107 38ff 	add.w	r8, r7, #4294967295
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	f000 8177 	beq.w	80051e6 <_dtoa_r+0xb66>
 8004ef8:	4629      	mov	r1, r5
 8004efa:	2300      	movs	r3, #0
 8004efc:	220a      	movs	r2, #10
 8004efe:	4648      	mov	r0, r9
 8004f00:	f000 faf0 	bl	80054e4 <__multadd>
 8004f04:	f1bb 0f00 	cmp.w	fp, #0
 8004f08:	4605      	mov	r5, r0
 8004f0a:	dc6f      	bgt.n	8004fec <_dtoa_r+0x96c>
 8004f0c:	9b07      	ldr	r3, [sp, #28]
 8004f0e:	2b02      	cmp	r3, #2
 8004f10:	dc49      	bgt.n	8004fa6 <_dtoa_r+0x926>
 8004f12:	e06b      	b.n	8004fec <_dtoa_r+0x96c>
 8004f14:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004f16:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004f1a:	e73c      	b.n	8004d96 <_dtoa_r+0x716>
 8004f1c:	3fe00000 	.word	0x3fe00000
 8004f20:	40240000 	.word	0x40240000
 8004f24:	9b03      	ldr	r3, [sp, #12]
 8004f26:	1e5c      	subs	r4, r3, #1
 8004f28:	9b08      	ldr	r3, [sp, #32]
 8004f2a:	42a3      	cmp	r3, r4
 8004f2c:	db09      	blt.n	8004f42 <_dtoa_r+0x8c2>
 8004f2e:	1b1c      	subs	r4, r3, r4
 8004f30:	9b03      	ldr	r3, [sp, #12]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	f6bf af30 	bge.w	8004d98 <_dtoa_r+0x718>
 8004f38:	9b00      	ldr	r3, [sp, #0]
 8004f3a:	9a03      	ldr	r2, [sp, #12]
 8004f3c:	1a9e      	subs	r6, r3, r2
 8004f3e:	2300      	movs	r3, #0
 8004f40:	e72b      	b.n	8004d9a <_dtoa_r+0x71a>
 8004f42:	9b08      	ldr	r3, [sp, #32]
 8004f44:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004f46:	9408      	str	r4, [sp, #32]
 8004f48:	1ae3      	subs	r3, r4, r3
 8004f4a:	441a      	add	r2, r3
 8004f4c:	9e00      	ldr	r6, [sp, #0]
 8004f4e:	9b03      	ldr	r3, [sp, #12]
 8004f50:	920d      	str	r2, [sp, #52]	@ 0x34
 8004f52:	2400      	movs	r4, #0
 8004f54:	e721      	b.n	8004d9a <_dtoa_r+0x71a>
 8004f56:	9c08      	ldr	r4, [sp, #32]
 8004f58:	9e00      	ldr	r6, [sp, #0]
 8004f5a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8004f5c:	e728      	b.n	8004db0 <_dtoa_r+0x730>
 8004f5e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8004f62:	e751      	b.n	8004e08 <_dtoa_r+0x788>
 8004f64:	9a08      	ldr	r2, [sp, #32]
 8004f66:	9902      	ldr	r1, [sp, #8]
 8004f68:	e750      	b.n	8004e0c <_dtoa_r+0x78c>
 8004f6a:	f8cd 8008 	str.w	r8, [sp, #8]
 8004f6e:	e751      	b.n	8004e14 <_dtoa_r+0x794>
 8004f70:	2300      	movs	r3, #0
 8004f72:	e779      	b.n	8004e68 <_dtoa_r+0x7e8>
 8004f74:	9b04      	ldr	r3, [sp, #16]
 8004f76:	e777      	b.n	8004e68 <_dtoa_r+0x7e8>
 8004f78:	2300      	movs	r3, #0
 8004f7a:	9308      	str	r3, [sp, #32]
 8004f7c:	e779      	b.n	8004e72 <_dtoa_r+0x7f2>
 8004f7e:	d093      	beq.n	8004ea8 <_dtoa_r+0x828>
 8004f80:	9a00      	ldr	r2, [sp, #0]
 8004f82:	331c      	adds	r3, #28
 8004f84:	441a      	add	r2, r3
 8004f86:	9200      	str	r2, [sp, #0]
 8004f88:	9a06      	ldr	r2, [sp, #24]
 8004f8a:	441a      	add	r2, r3
 8004f8c:	441e      	add	r6, r3
 8004f8e:	9206      	str	r2, [sp, #24]
 8004f90:	e78a      	b.n	8004ea8 <_dtoa_r+0x828>
 8004f92:	4603      	mov	r3, r0
 8004f94:	e7f4      	b.n	8004f80 <_dtoa_r+0x900>
 8004f96:	9b03      	ldr	r3, [sp, #12]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	46b8      	mov	r8, r7
 8004f9c:	dc20      	bgt.n	8004fe0 <_dtoa_r+0x960>
 8004f9e:	469b      	mov	fp, r3
 8004fa0:	9b07      	ldr	r3, [sp, #28]
 8004fa2:	2b02      	cmp	r3, #2
 8004fa4:	dd1e      	ble.n	8004fe4 <_dtoa_r+0x964>
 8004fa6:	f1bb 0f00 	cmp.w	fp, #0
 8004faa:	f47f adb1 	bne.w	8004b10 <_dtoa_r+0x490>
 8004fae:	4621      	mov	r1, r4
 8004fb0:	465b      	mov	r3, fp
 8004fb2:	2205      	movs	r2, #5
 8004fb4:	4648      	mov	r0, r9
 8004fb6:	f000 fa95 	bl	80054e4 <__multadd>
 8004fba:	4601      	mov	r1, r0
 8004fbc:	4604      	mov	r4, r0
 8004fbe:	9802      	ldr	r0, [sp, #8]
 8004fc0:	f000 fca0 	bl	8005904 <__mcmp>
 8004fc4:	2800      	cmp	r0, #0
 8004fc6:	f77f ada3 	ble.w	8004b10 <_dtoa_r+0x490>
 8004fca:	4656      	mov	r6, sl
 8004fcc:	2331      	movs	r3, #49	@ 0x31
 8004fce:	f806 3b01 	strb.w	r3, [r6], #1
 8004fd2:	f108 0801 	add.w	r8, r8, #1
 8004fd6:	e59f      	b.n	8004b18 <_dtoa_r+0x498>
 8004fd8:	9c03      	ldr	r4, [sp, #12]
 8004fda:	46b8      	mov	r8, r7
 8004fdc:	4625      	mov	r5, r4
 8004fde:	e7f4      	b.n	8004fca <_dtoa_r+0x94a>
 8004fe0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8004fe4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	f000 8101 	beq.w	80051ee <_dtoa_r+0xb6e>
 8004fec:	2e00      	cmp	r6, #0
 8004fee:	dd05      	ble.n	8004ffc <_dtoa_r+0x97c>
 8004ff0:	4629      	mov	r1, r5
 8004ff2:	4632      	mov	r2, r6
 8004ff4:	4648      	mov	r0, r9
 8004ff6:	f000 fc19 	bl	800582c <__lshift>
 8004ffa:	4605      	mov	r5, r0
 8004ffc:	9b08      	ldr	r3, [sp, #32]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d05c      	beq.n	80050bc <_dtoa_r+0xa3c>
 8005002:	6869      	ldr	r1, [r5, #4]
 8005004:	4648      	mov	r0, r9
 8005006:	f000 fa0b 	bl	8005420 <_Balloc>
 800500a:	4606      	mov	r6, r0
 800500c:	b928      	cbnz	r0, 800501a <_dtoa_r+0x99a>
 800500e:	4b82      	ldr	r3, [pc, #520]	@ (8005218 <_dtoa_r+0xb98>)
 8005010:	4602      	mov	r2, r0
 8005012:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005016:	f7ff bb4a 	b.w	80046ae <_dtoa_r+0x2e>
 800501a:	692a      	ldr	r2, [r5, #16]
 800501c:	3202      	adds	r2, #2
 800501e:	0092      	lsls	r2, r2, #2
 8005020:	f105 010c 	add.w	r1, r5, #12
 8005024:	300c      	adds	r0, #12
 8005026:	f000 ffa3 	bl	8005f70 <memcpy>
 800502a:	2201      	movs	r2, #1
 800502c:	4631      	mov	r1, r6
 800502e:	4648      	mov	r0, r9
 8005030:	f000 fbfc 	bl	800582c <__lshift>
 8005034:	f10a 0301 	add.w	r3, sl, #1
 8005038:	9300      	str	r3, [sp, #0]
 800503a:	eb0a 030b 	add.w	r3, sl, fp
 800503e:	9308      	str	r3, [sp, #32]
 8005040:	9b04      	ldr	r3, [sp, #16]
 8005042:	f003 0301 	and.w	r3, r3, #1
 8005046:	462f      	mov	r7, r5
 8005048:	9306      	str	r3, [sp, #24]
 800504a:	4605      	mov	r5, r0
 800504c:	9b00      	ldr	r3, [sp, #0]
 800504e:	9802      	ldr	r0, [sp, #8]
 8005050:	4621      	mov	r1, r4
 8005052:	f103 3bff 	add.w	fp, r3, #4294967295
 8005056:	f7ff fa8a 	bl	800456e <quorem>
 800505a:	4603      	mov	r3, r0
 800505c:	3330      	adds	r3, #48	@ 0x30
 800505e:	9003      	str	r0, [sp, #12]
 8005060:	4639      	mov	r1, r7
 8005062:	9802      	ldr	r0, [sp, #8]
 8005064:	9309      	str	r3, [sp, #36]	@ 0x24
 8005066:	f000 fc4d 	bl	8005904 <__mcmp>
 800506a:	462a      	mov	r2, r5
 800506c:	9004      	str	r0, [sp, #16]
 800506e:	4621      	mov	r1, r4
 8005070:	4648      	mov	r0, r9
 8005072:	f000 fc63 	bl	800593c <__mdiff>
 8005076:	68c2      	ldr	r2, [r0, #12]
 8005078:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800507a:	4606      	mov	r6, r0
 800507c:	bb02      	cbnz	r2, 80050c0 <_dtoa_r+0xa40>
 800507e:	4601      	mov	r1, r0
 8005080:	9802      	ldr	r0, [sp, #8]
 8005082:	f000 fc3f 	bl	8005904 <__mcmp>
 8005086:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005088:	4602      	mov	r2, r0
 800508a:	4631      	mov	r1, r6
 800508c:	4648      	mov	r0, r9
 800508e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005090:	9309      	str	r3, [sp, #36]	@ 0x24
 8005092:	f000 fa05 	bl	80054a0 <_Bfree>
 8005096:	9b07      	ldr	r3, [sp, #28]
 8005098:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800509a:	9e00      	ldr	r6, [sp, #0]
 800509c:	ea42 0103 	orr.w	r1, r2, r3
 80050a0:	9b06      	ldr	r3, [sp, #24]
 80050a2:	4319      	orrs	r1, r3
 80050a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050a6:	d10d      	bne.n	80050c4 <_dtoa_r+0xa44>
 80050a8:	2b39      	cmp	r3, #57	@ 0x39
 80050aa:	d027      	beq.n	80050fc <_dtoa_r+0xa7c>
 80050ac:	9a04      	ldr	r2, [sp, #16]
 80050ae:	2a00      	cmp	r2, #0
 80050b0:	dd01      	ble.n	80050b6 <_dtoa_r+0xa36>
 80050b2:	9b03      	ldr	r3, [sp, #12]
 80050b4:	3331      	adds	r3, #49	@ 0x31
 80050b6:	f88b 3000 	strb.w	r3, [fp]
 80050ba:	e52e      	b.n	8004b1a <_dtoa_r+0x49a>
 80050bc:	4628      	mov	r0, r5
 80050be:	e7b9      	b.n	8005034 <_dtoa_r+0x9b4>
 80050c0:	2201      	movs	r2, #1
 80050c2:	e7e2      	b.n	800508a <_dtoa_r+0xa0a>
 80050c4:	9904      	ldr	r1, [sp, #16]
 80050c6:	2900      	cmp	r1, #0
 80050c8:	db04      	blt.n	80050d4 <_dtoa_r+0xa54>
 80050ca:	9807      	ldr	r0, [sp, #28]
 80050cc:	4301      	orrs	r1, r0
 80050ce:	9806      	ldr	r0, [sp, #24]
 80050d0:	4301      	orrs	r1, r0
 80050d2:	d120      	bne.n	8005116 <_dtoa_r+0xa96>
 80050d4:	2a00      	cmp	r2, #0
 80050d6:	ddee      	ble.n	80050b6 <_dtoa_r+0xa36>
 80050d8:	9902      	ldr	r1, [sp, #8]
 80050da:	9300      	str	r3, [sp, #0]
 80050dc:	2201      	movs	r2, #1
 80050de:	4648      	mov	r0, r9
 80050e0:	f000 fba4 	bl	800582c <__lshift>
 80050e4:	4621      	mov	r1, r4
 80050e6:	9002      	str	r0, [sp, #8]
 80050e8:	f000 fc0c 	bl	8005904 <__mcmp>
 80050ec:	2800      	cmp	r0, #0
 80050ee:	9b00      	ldr	r3, [sp, #0]
 80050f0:	dc02      	bgt.n	80050f8 <_dtoa_r+0xa78>
 80050f2:	d1e0      	bne.n	80050b6 <_dtoa_r+0xa36>
 80050f4:	07da      	lsls	r2, r3, #31
 80050f6:	d5de      	bpl.n	80050b6 <_dtoa_r+0xa36>
 80050f8:	2b39      	cmp	r3, #57	@ 0x39
 80050fa:	d1da      	bne.n	80050b2 <_dtoa_r+0xa32>
 80050fc:	2339      	movs	r3, #57	@ 0x39
 80050fe:	f88b 3000 	strb.w	r3, [fp]
 8005102:	4633      	mov	r3, r6
 8005104:	461e      	mov	r6, r3
 8005106:	3b01      	subs	r3, #1
 8005108:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800510c:	2a39      	cmp	r2, #57	@ 0x39
 800510e:	d04e      	beq.n	80051ae <_dtoa_r+0xb2e>
 8005110:	3201      	adds	r2, #1
 8005112:	701a      	strb	r2, [r3, #0]
 8005114:	e501      	b.n	8004b1a <_dtoa_r+0x49a>
 8005116:	2a00      	cmp	r2, #0
 8005118:	dd03      	ble.n	8005122 <_dtoa_r+0xaa2>
 800511a:	2b39      	cmp	r3, #57	@ 0x39
 800511c:	d0ee      	beq.n	80050fc <_dtoa_r+0xa7c>
 800511e:	3301      	adds	r3, #1
 8005120:	e7c9      	b.n	80050b6 <_dtoa_r+0xa36>
 8005122:	9a00      	ldr	r2, [sp, #0]
 8005124:	9908      	ldr	r1, [sp, #32]
 8005126:	f802 3c01 	strb.w	r3, [r2, #-1]
 800512a:	428a      	cmp	r2, r1
 800512c:	d028      	beq.n	8005180 <_dtoa_r+0xb00>
 800512e:	9902      	ldr	r1, [sp, #8]
 8005130:	2300      	movs	r3, #0
 8005132:	220a      	movs	r2, #10
 8005134:	4648      	mov	r0, r9
 8005136:	f000 f9d5 	bl	80054e4 <__multadd>
 800513a:	42af      	cmp	r7, r5
 800513c:	9002      	str	r0, [sp, #8]
 800513e:	f04f 0300 	mov.w	r3, #0
 8005142:	f04f 020a 	mov.w	r2, #10
 8005146:	4639      	mov	r1, r7
 8005148:	4648      	mov	r0, r9
 800514a:	d107      	bne.n	800515c <_dtoa_r+0xadc>
 800514c:	f000 f9ca 	bl	80054e4 <__multadd>
 8005150:	4607      	mov	r7, r0
 8005152:	4605      	mov	r5, r0
 8005154:	9b00      	ldr	r3, [sp, #0]
 8005156:	3301      	adds	r3, #1
 8005158:	9300      	str	r3, [sp, #0]
 800515a:	e777      	b.n	800504c <_dtoa_r+0x9cc>
 800515c:	f000 f9c2 	bl	80054e4 <__multadd>
 8005160:	4629      	mov	r1, r5
 8005162:	4607      	mov	r7, r0
 8005164:	2300      	movs	r3, #0
 8005166:	220a      	movs	r2, #10
 8005168:	4648      	mov	r0, r9
 800516a:	f000 f9bb 	bl	80054e4 <__multadd>
 800516e:	4605      	mov	r5, r0
 8005170:	e7f0      	b.n	8005154 <_dtoa_r+0xad4>
 8005172:	f1bb 0f00 	cmp.w	fp, #0
 8005176:	bfcc      	ite	gt
 8005178:	465e      	movgt	r6, fp
 800517a:	2601      	movle	r6, #1
 800517c:	4456      	add	r6, sl
 800517e:	2700      	movs	r7, #0
 8005180:	9902      	ldr	r1, [sp, #8]
 8005182:	9300      	str	r3, [sp, #0]
 8005184:	2201      	movs	r2, #1
 8005186:	4648      	mov	r0, r9
 8005188:	f000 fb50 	bl	800582c <__lshift>
 800518c:	4621      	mov	r1, r4
 800518e:	9002      	str	r0, [sp, #8]
 8005190:	f000 fbb8 	bl	8005904 <__mcmp>
 8005194:	2800      	cmp	r0, #0
 8005196:	dcb4      	bgt.n	8005102 <_dtoa_r+0xa82>
 8005198:	d102      	bne.n	80051a0 <_dtoa_r+0xb20>
 800519a:	9b00      	ldr	r3, [sp, #0]
 800519c:	07db      	lsls	r3, r3, #31
 800519e:	d4b0      	bmi.n	8005102 <_dtoa_r+0xa82>
 80051a0:	4633      	mov	r3, r6
 80051a2:	461e      	mov	r6, r3
 80051a4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80051a8:	2a30      	cmp	r2, #48	@ 0x30
 80051aa:	d0fa      	beq.n	80051a2 <_dtoa_r+0xb22>
 80051ac:	e4b5      	b.n	8004b1a <_dtoa_r+0x49a>
 80051ae:	459a      	cmp	sl, r3
 80051b0:	d1a8      	bne.n	8005104 <_dtoa_r+0xa84>
 80051b2:	2331      	movs	r3, #49	@ 0x31
 80051b4:	f108 0801 	add.w	r8, r8, #1
 80051b8:	f88a 3000 	strb.w	r3, [sl]
 80051bc:	e4ad      	b.n	8004b1a <_dtoa_r+0x49a>
 80051be:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80051c0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800521c <_dtoa_r+0xb9c>
 80051c4:	b11b      	cbz	r3, 80051ce <_dtoa_r+0xb4e>
 80051c6:	f10a 0308 	add.w	r3, sl, #8
 80051ca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80051cc:	6013      	str	r3, [r2, #0]
 80051ce:	4650      	mov	r0, sl
 80051d0:	b017      	add	sp, #92	@ 0x5c
 80051d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051d6:	9b07      	ldr	r3, [sp, #28]
 80051d8:	2b01      	cmp	r3, #1
 80051da:	f77f ae2e 	ble.w	8004e3a <_dtoa_r+0x7ba>
 80051de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80051e0:	9308      	str	r3, [sp, #32]
 80051e2:	2001      	movs	r0, #1
 80051e4:	e64d      	b.n	8004e82 <_dtoa_r+0x802>
 80051e6:	f1bb 0f00 	cmp.w	fp, #0
 80051ea:	f77f aed9 	ble.w	8004fa0 <_dtoa_r+0x920>
 80051ee:	4656      	mov	r6, sl
 80051f0:	9802      	ldr	r0, [sp, #8]
 80051f2:	4621      	mov	r1, r4
 80051f4:	f7ff f9bb 	bl	800456e <quorem>
 80051f8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80051fc:	f806 3b01 	strb.w	r3, [r6], #1
 8005200:	eba6 020a 	sub.w	r2, r6, sl
 8005204:	4593      	cmp	fp, r2
 8005206:	ddb4      	ble.n	8005172 <_dtoa_r+0xaf2>
 8005208:	9902      	ldr	r1, [sp, #8]
 800520a:	2300      	movs	r3, #0
 800520c:	220a      	movs	r2, #10
 800520e:	4648      	mov	r0, r9
 8005210:	f000 f968 	bl	80054e4 <__multadd>
 8005214:	9002      	str	r0, [sp, #8]
 8005216:	e7eb      	b.n	80051f0 <_dtoa_r+0xb70>
 8005218:	08006718 	.word	0x08006718
 800521c:	0800669c 	.word	0x0800669c

08005220 <_free_r>:
 8005220:	b538      	push	{r3, r4, r5, lr}
 8005222:	4605      	mov	r5, r0
 8005224:	2900      	cmp	r1, #0
 8005226:	d041      	beq.n	80052ac <_free_r+0x8c>
 8005228:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800522c:	1f0c      	subs	r4, r1, #4
 800522e:	2b00      	cmp	r3, #0
 8005230:	bfb8      	it	lt
 8005232:	18e4      	addlt	r4, r4, r3
 8005234:	f000 f8e8 	bl	8005408 <__malloc_lock>
 8005238:	4a1d      	ldr	r2, [pc, #116]	@ (80052b0 <_free_r+0x90>)
 800523a:	6813      	ldr	r3, [r2, #0]
 800523c:	b933      	cbnz	r3, 800524c <_free_r+0x2c>
 800523e:	6063      	str	r3, [r4, #4]
 8005240:	6014      	str	r4, [r2, #0]
 8005242:	4628      	mov	r0, r5
 8005244:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005248:	f000 b8e4 	b.w	8005414 <__malloc_unlock>
 800524c:	42a3      	cmp	r3, r4
 800524e:	d908      	bls.n	8005262 <_free_r+0x42>
 8005250:	6820      	ldr	r0, [r4, #0]
 8005252:	1821      	adds	r1, r4, r0
 8005254:	428b      	cmp	r3, r1
 8005256:	bf01      	itttt	eq
 8005258:	6819      	ldreq	r1, [r3, #0]
 800525a:	685b      	ldreq	r3, [r3, #4]
 800525c:	1809      	addeq	r1, r1, r0
 800525e:	6021      	streq	r1, [r4, #0]
 8005260:	e7ed      	b.n	800523e <_free_r+0x1e>
 8005262:	461a      	mov	r2, r3
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	b10b      	cbz	r3, 800526c <_free_r+0x4c>
 8005268:	42a3      	cmp	r3, r4
 800526a:	d9fa      	bls.n	8005262 <_free_r+0x42>
 800526c:	6811      	ldr	r1, [r2, #0]
 800526e:	1850      	adds	r0, r2, r1
 8005270:	42a0      	cmp	r0, r4
 8005272:	d10b      	bne.n	800528c <_free_r+0x6c>
 8005274:	6820      	ldr	r0, [r4, #0]
 8005276:	4401      	add	r1, r0
 8005278:	1850      	adds	r0, r2, r1
 800527a:	4283      	cmp	r3, r0
 800527c:	6011      	str	r1, [r2, #0]
 800527e:	d1e0      	bne.n	8005242 <_free_r+0x22>
 8005280:	6818      	ldr	r0, [r3, #0]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	6053      	str	r3, [r2, #4]
 8005286:	4408      	add	r0, r1
 8005288:	6010      	str	r0, [r2, #0]
 800528a:	e7da      	b.n	8005242 <_free_r+0x22>
 800528c:	d902      	bls.n	8005294 <_free_r+0x74>
 800528e:	230c      	movs	r3, #12
 8005290:	602b      	str	r3, [r5, #0]
 8005292:	e7d6      	b.n	8005242 <_free_r+0x22>
 8005294:	6820      	ldr	r0, [r4, #0]
 8005296:	1821      	adds	r1, r4, r0
 8005298:	428b      	cmp	r3, r1
 800529a:	bf04      	itt	eq
 800529c:	6819      	ldreq	r1, [r3, #0]
 800529e:	685b      	ldreq	r3, [r3, #4]
 80052a0:	6063      	str	r3, [r4, #4]
 80052a2:	bf04      	itt	eq
 80052a4:	1809      	addeq	r1, r1, r0
 80052a6:	6021      	streq	r1, [r4, #0]
 80052a8:	6054      	str	r4, [r2, #4]
 80052aa:	e7ca      	b.n	8005242 <_free_r+0x22>
 80052ac:	bd38      	pop	{r3, r4, r5, pc}
 80052ae:	bf00      	nop
 80052b0:	200003f4 	.word	0x200003f4

080052b4 <malloc>:
 80052b4:	4b02      	ldr	r3, [pc, #8]	@ (80052c0 <malloc+0xc>)
 80052b6:	4601      	mov	r1, r0
 80052b8:	6818      	ldr	r0, [r3, #0]
 80052ba:	f000 b825 	b.w	8005308 <_malloc_r>
 80052be:	bf00      	nop
 80052c0:	20000018 	.word	0x20000018

080052c4 <sbrk_aligned>:
 80052c4:	b570      	push	{r4, r5, r6, lr}
 80052c6:	4e0f      	ldr	r6, [pc, #60]	@ (8005304 <sbrk_aligned+0x40>)
 80052c8:	460c      	mov	r4, r1
 80052ca:	6831      	ldr	r1, [r6, #0]
 80052cc:	4605      	mov	r5, r0
 80052ce:	b911      	cbnz	r1, 80052d6 <sbrk_aligned+0x12>
 80052d0:	f000 fe3e 	bl	8005f50 <_sbrk_r>
 80052d4:	6030      	str	r0, [r6, #0]
 80052d6:	4621      	mov	r1, r4
 80052d8:	4628      	mov	r0, r5
 80052da:	f000 fe39 	bl	8005f50 <_sbrk_r>
 80052de:	1c43      	adds	r3, r0, #1
 80052e0:	d103      	bne.n	80052ea <sbrk_aligned+0x26>
 80052e2:	f04f 34ff 	mov.w	r4, #4294967295
 80052e6:	4620      	mov	r0, r4
 80052e8:	bd70      	pop	{r4, r5, r6, pc}
 80052ea:	1cc4      	adds	r4, r0, #3
 80052ec:	f024 0403 	bic.w	r4, r4, #3
 80052f0:	42a0      	cmp	r0, r4
 80052f2:	d0f8      	beq.n	80052e6 <sbrk_aligned+0x22>
 80052f4:	1a21      	subs	r1, r4, r0
 80052f6:	4628      	mov	r0, r5
 80052f8:	f000 fe2a 	bl	8005f50 <_sbrk_r>
 80052fc:	3001      	adds	r0, #1
 80052fe:	d1f2      	bne.n	80052e6 <sbrk_aligned+0x22>
 8005300:	e7ef      	b.n	80052e2 <sbrk_aligned+0x1e>
 8005302:	bf00      	nop
 8005304:	200003f0 	.word	0x200003f0

08005308 <_malloc_r>:
 8005308:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800530c:	1ccd      	adds	r5, r1, #3
 800530e:	f025 0503 	bic.w	r5, r5, #3
 8005312:	3508      	adds	r5, #8
 8005314:	2d0c      	cmp	r5, #12
 8005316:	bf38      	it	cc
 8005318:	250c      	movcc	r5, #12
 800531a:	2d00      	cmp	r5, #0
 800531c:	4606      	mov	r6, r0
 800531e:	db01      	blt.n	8005324 <_malloc_r+0x1c>
 8005320:	42a9      	cmp	r1, r5
 8005322:	d904      	bls.n	800532e <_malloc_r+0x26>
 8005324:	230c      	movs	r3, #12
 8005326:	6033      	str	r3, [r6, #0]
 8005328:	2000      	movs	r0, #0
 800532a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800532e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005404 <_malloc_r+0xfc>
 8005332:	f000 f869 	bl	8005408 <__malloc_lock>
 8005336:	f8d8 3000 	ldr.w	r3, [r8]
 800533a:	461c      	mov	r4, r3
 800533c:	bb44      	cbnz	r4, 8005390 <_malloc_r+0x88>
 800533e:	4629      	mov	r1, r5
 8005340:	4630      	mov	r0, r6
 8005342:	f7ff ffbf 	bl	80052c4 <sbrk_aligned>
 8005346:	1c43      	adds	r3, r0, #1
 8005348:	4604      	mov	r4, r0
 800534a:	d158      	bne.n	80053fe <_malloc_r+0xf6>
 800534c:	f8d8 4000 	ldr.w	r4, [r8]
 8005350:	4627      	mov	r7, r4
 8005352:	2f00      	cmp	r7, #0
 8005354:	d143      	bne.n	80053de <_malloc_r+0xd6>
 8005356:	2c00      	cmp	r4, #0
 8005358:	d04b      	beq.n	80053f2 <_malloc_r+0xea>
 800535a:	6823      	ldr	r3, [r4, #0]
 800535c:	4639      	mov	r1, r7
 800535e:	4630      	mov	r0, r6
 8005360:	eb04 0903 	add.w	r9, r4, r3
 8005364:	f000 fdf4 	bl	8005f50 <_sbrk_r>
 8005368:	4581      	cmp	r9, r0
 800536a:	d142      	bne.n	80053f2 <_malloc_r+0xea>
 800536c:	6821      	ldr	r1, [r4, #0]
 800536e:	1a6d      	subs	r5, r5, r1
 8005370:	4629      	mov	r1, r5
 8005372:	4630      	mov	r0, r6
 8005374:	f7ff ffa6 	bl	80052c4 <sbrk_aligned>
 8005378:	3001      	adds	r0, #1
 800537a:	d03a      	beq.n	80053f2 <_malloc_r+0xea>
 800537c:	6823      	ldr	r3, [r4, #0]
 800537e:	442b      	add	r3, r5
 8005380:	6023      	str	r3, [r4, #0]
 8005382:	f8d8 3000 	ldr.w	r3, [r8]
 8005386:	685a      	ldr	r2, [r3, #4]
 8005388:	bb62      	cbnz	r2, 80053e4 <_malloc_r+0xdc>
 800538a:	f8c8 7000 	str.w	r7, [r8]
 800538e:	e00f      	b.n	80053b0 <_malloc_r+0xa8>
 8005390:	6822      	ldr	r2, [r4, #0]
 8005392:	1b52      	subs	r2, r2, r5
 8005394:	d420      	bmi.n	80053d8 <_malloc_r+0xd0>
 8005396:	2a0b      	cmp	r2, #11
 8005398:	d917      	bls.n	80053ca <_malloc_r+0xc2>
 800539a:	1961      	adds	r1, r4, r5
 800539c:	42a3      	cmp	r3, r4
 800539e:	6025      	str	r5, [r4, #0]
 80053a0:	bf18      	it	ne
 80053a2:	6059      	strne	r1, [r3, #4]
 80053a4:	6863      	ldr	r3, [r4, #4]
 80053a6:	bf08      	it	eq
 80053a8:	f8c8 1000 	streq.w	r1, [r8]
 80053ac:	5162      	str	r2, [r4, r5]
 80053ae:	604b      	str	r3, [r1, #4]
 80053b0:	4630      	mov	r0, r6
 80053b2:	f000 f82f 	bl	8005414 <__malloc_unlock>
 80053b6:	f104 000b 	add.w	r0, r4, #11
 80053ba:	1d23      	adds	r3, r4, #4
 80053bc:	f020 0007 	bic.w	r0, r0, #7
 80053c0:	1ac2      	subs	r2, r0, r3
 80053c2:	bf1c      	itt	ne
 80053c4:	1a1b      	subne	r3, r3, r0
 80053c6:	50a3      	strne	r3, [r4, r2]
 80053c8:	e7af      	b.n	800532a <_malloc_r+0x22>
 80053ca:	6862      	ldr	r2, [r4, #4]
 80053cc:	42a3      	cmp	r3, r4
 80053ce:	bf0c      	ite	eq
 80053d0:	f8c8 2000 	streq.w	r2, [r8]
 80053d4:	605a      	strne	r2, [r3, #4]
 80053d6:	e7eb      	b.n	80053b0 <_malloc_r+0xa8>
 80053d8:	4623      	mov	r3, r4
 80053da:	6864      	ldr	r4, [r4, #4]
 80053dc:	e7ae      	b.n	800533c <_malloc_r+0x34>
 80053de:	463c      	mov	r4, r7
 80053e0:	687f      	ldr	r7, [r7, #4]
 80053e2:	e7b6      	b.n	8005352 <_malloc_r+0x4a>
 80053e4:	461a      	mov	r2, r3
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	42a3      	cmp	r3, r4
 80053ea:	d1fb      	bne.n	80053e4 <_malloc_r+0xdc>
 80053ec:	2300      	movs	r3, #0
 80053ee:	6053      	str	r3, [r2, #4]
 80053f0:	e7de      	b.n	80053b0 <_malloc_r+0xa8>
 80053f2:	230c      	movs	r3, #12
 80053f4:	6033      	str	r3, [r6, #0]
 80053f6:	4630      	mov	r0, r6
 80053f8:	f000 f80c 	bl	8005414 <__malloc_unlock>
 80053fc:	e794      	b.n	8005328 <_malloc_r+0x20>
 80053fe:	6005      	str	r5, [r0, #0]
 8005400:	e7d6      	b.n	80053b0 <_malloc_r+0xa8>
 8005402:	bf00      	nop
 8005404:	200003f4 	.word	0x200003f4

08005408 <__malloc_lock>:
 8005408:	4801      	ldr	r0, [pc, #4]	@ (8005410 <__malloc_lock+0x8>)
 800540a:	f7ff b8ae 	b.w	800456a <__retarget_lock_acquire_recursive>
 800540e:	bf00      	nop
 8005410:	200003ec 	.word	0x200003ec

08005414 <__malloc_unlock>:
 8005414:	4801      	ldr	r0, [pc, #4]	@ (800541c <__malloc_unlock+0x8>)
 8005416:	f7ff b8a9 	b.w	800456c <__retarget_lock_release_recursive>
 800541a:	bf00      	nop
 800541c:	200003ec 	.word	0x200003ec

08005420 <_Balloc>:
 8005420:	b570      	push	{r4, r5, r6, lr}
 8005422:	69c6      	ldr	r6, [r0, #28]
 8005424:	4604      	mov	r4, r0
 8005426:	460d      	mov	r5, r1
 8005428:	b976      	cbnz	r6, 8005448 <_Balloc+0x28>
 800542a:	2010      	movs	r0, #16
 800542c:	f7ff ff42 	bl	80052b4 <malloc>
 8005430:	4602      	mov	r2, r0
 8005432:	61e0      	str	r0, [r4, #28]
 8005434:	b920      	cbnz	r0, 8005440 <_Balloc+0x20>
 8005436:	4b18      	ldr	r3, [pc, #96]	@ (8005498 <_Balloc+0x78>)
 8005438:	4818      	ldr	r0, [pc, #96]	@ (800549c <_Balloc+0x7c>)
 800543a:	216b      	movs	r1, #107	@ 0x6b
 800543c:	f000 fda6 	bl	8005f8c <__assert_func>
 8005440:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005444:	6006      	str	r6, [r0, #0]
 8005446:	60c6      	str	r6, [r0, #12]
 8005448:	69e6      	ldr	r6, [r4, #28]
 800544a:	68f3      	ldr	r3, [r6, #12]
 800544c:	b183      	cbz	r3, 8005470 <_Balloc+0x50>
 800544e:	69e3      	ldr	r3, [r4, #28]
 8005450:	68db      	ldr	r3, [r3, #12]
 8005452:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005456:	b9b8      	cbnz	r0, 8005488 <_Balloc+0x68>
 8005458:	2101      	movs	r1, #1
 800545a:	fa01 f605 	lsl.w	r6, r1, r5
 800545e:	1d72      	adds	r2, r6, #5
 8005460:	0092      	lsls	r2, r2, #2
 8005462:	4620      	mov	r0, r4
 8005464:	f000 fdb0 	bl	8005fc8 <_calloc_r>
 8005468:	b160      	cbz	r0, 8005484 <_Balloc+0x64>
 800546a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800546e:	e00e      	b.n	800548e <_Balloc+0x6e>
 8005470:	2221      	movs	r2, #33	@ 0x21
 8005472:	2104      	movs	r1, #4
 8005474:	4620      	mov	r0, r4
 8005476:	f000 fda7 	bl	8005fc8 <_calloc_r>
 800547a:	69e3      	ldr	r3, [r4, #28]
 800547c:	60f0      	str	r0, [r6, #12]
 800547e:	68db      	ldr	r3, [r3, #12]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d1e4      	bne.n	800544e <_Balloc+0x2e>
 8005484:	2000      	movs	r0, #0
 8005486:	bd70      	pop	{r4, r5, r6, pc}
 8005488:	6802      	ldr	r2, [r0, #0]
 800548a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800548e:	2300      	movs	r3, #0
 8005490:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005494:	e7f7      	b.n	8005486 <_Balloc+0x66>
 8005496:	bf00      	nop
 8005498:	080066a9 	.word	0x080066a9
 800549c:	08006729 	.word	0x08006729

080054a0 <_Bfree>:
 80054a0:	b570      	push	{r4, r5, r6, lr}
 80054a2:	69c6      	ldr	r6, [r0, #28]
 80054a4:	4605      	mov	r5, r0
 80054a6:	460c      	mov	r4, r1
 80054a8:	b976      	cbnz	r6, 80054c8 <_Bfree+0x28>
 80054aa:	2010      	movs	r0, #16
 80054ac:	f7ff ff02 	bl	80052b4 <malloc>
 80054b0:	4602      	mov	r2, r0
 80054b2:	61e8      	str	r0, [r5, #28]
 80054b4:	b920      	cbnz	r0, 80054c0 <_Bfree+0x20>
 80054b6:	4b09      	ldr	r3, [pc, #36]	@ (80054dc <_Bfree+0x3c>)
 80054b8:	4809      	ldr	r0, [pc, #36]	@ (80054e0 <_Bfree+0x40>)
 80054ba:	218f      	movs	r1, #143	@ 0x8f
 80054bc:	f000 fd66 	bl	8005f8c <__assert_func>
 80054c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80054c4:	6006      	str	r6, [r0, #0]
 80054c6:	60c6      	str	r6, [r0, #12]
 80054c8:	b13c      	cbz	r4, 80054da <_Bfree+0x3a>
 80054ca:	69eb      	ldr	r3, [r5, #28]
 80054cc:	6862      	ldr	r2, [r4, #4]
 80054ce:	68db      	ldr	r3, [r3, #12]
 80054d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80054d4:	6021      	str	r1, [r4, #0]
 80054d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80054da:	bd70      	pop	{r4, r5, r6, pc}
 80054dc:	080066a9 	.word	0x080066a9
 80054e0:	08006729 	.word	0x08006729

080054e4 <__multadd>:
 80054e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054e8:	690d      	ldr	r5, [r1, #16]
 80054ea:	4607      	mov	r7, r0
 80054ec:	460c      	mov	r4, r1
 80054ee:	461e      	mov	r6, r3
 80054f0:	f101 0c14 	add.w	ip, r1, #20
 80054f4:	2000      	movs	r0, #0
 80054f6:	f8dc 3000 	ldr.w	r3, [ip]
 80054fa:	b299      	uxth	r1, r3
 80054fc:	fb02 6101 	mla	r1, r2, r1, r6
 8005500:	0c1e      	lsrs	r6, r3, #16
 8005502:	0c0b      	lsrs	r3, r1, #16
 8005504:	fb02 3306 	mla	r3, r2, r6, r3
 8005508:	b289      	uxth	r1, r1
 800550a:	3001      	adds	r0, #1
 800550c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005510:	4285      	cmp	r5, r0
 8005512:	f84c 1b04 	str.w	r1, [ip], #4
 8005516:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800551a:	dcec      	bgt.n	80054f6 <__multadd+0x12>
 800551c:	b30e      	cbz	r6, 8005562 <__multadd+0x7e>
 800551e:	68a3      	ldr	r3, [r4, #8]
 8005520:	42ab      	cmp	r3, r5
 8005522:	dc19      	bgt.n	8005558 <__multadd+0x74>
 8005524:	6861      	ldr	r1, [r4, #4]
 8005526:	4638      	mov	r0, r7
 8005528:	3101      	adds	r1, #1
 800552a:	f7ff ff79 	bl	8005420 <_Balloc>
 800552e:	4680      	mov	r8, r0
 8005530:	b928      	cbnz	r0, 800553e <__multadd+0x5a>
 8005532:	4602      	mov	r2, r0
 8005534:	4b0c      	ldr	r3, [pc, #48]	@ (8005568 <__multadd+0x84>)
 8005536:	480d      	ldr	r0, [pc, #52]	@ (800556c <__multadd+0x88>)
 8005538:	21ba      	movs	r1, #186	@ 0xba
 800553a:	f000 fd27 	bl	8005f8c <__assert_func>
 800553e:	6922      	ldr	r2, [r4, #16]
 8005540:	3202      	adds	r2, #2
 8005542:	f104 010c 	add.w	r1, r4, #12
 8005546:	0092      	lsls	r2, r2, #2
 8005548:	300c      	adds	r0, #12
 800554a:	f000 fd11 	bl	8005f70 <memcpy>
 800554e:	4621      	mov	r1, r4
 8005550:	4638      	mov	r0, r7
 8005552:	f7ff ffa5 	bl	80054a0 <_Bfree>
 8005556:	4644      	mov	r4, r8
 8005558:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800555c:	3501      	adds	r5, #1
 800555e:	615e      	str	r6, [r3, #20]
 8005560:	6125      	str	r5, [r4, #16]
 8005562:	4620      	mov	r0, r4
 8005564:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005568:	08006718 	.word	0x08006718
 800556c:	08006729 	.word	0x08006729

08005570 <__hi0bits>:
 8005570:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005574:	4603      	mov	r3, r0
 8005576:	bf36      	itet	cc
 8005578:	0403      	lslcc	r3, r0, #16
 800557a:	2000      	movcs	r0, #0
 800557c:	2010      	movcc	r0, #16
 800557e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005582:	bf3c      	itt	cc
 8005584:	021b      	lslcc	r3, r3, #8
 8005586:	3008      	addcc	r0, #8
 8005588:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800558c:	bf3c      	itt	cc
 800558e:	011b      	lslcc	r3, r3, #4
 8005590:	3004      	addcc	r0, #4
 8005592:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005596:	bf3c      	itt	cc
 8005598:	009b      	lslcc	r3, r3, #2
 800559a:	3002      	addcc	r0, #2
 800559c:	2b00      	cmp	r3, #0
 800559e:	db05      	blt.n	80055ac <__hi0bits+0x3c>
 80055a0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80055a4:	f100 0001 	add.w	r0, r0, #1
 80055a8:	bf08      	it	eq
 80055aa:	2020      	moveq	r0, #32
 80055ac:	4770      	bx	lr

080055ae <__lo0bits>:
 80055ae:	6803      	ldr	r3, [r0, #0]
 80055b0:	4602      	mov	r2, r0
 80055b2:	f013 0007 	ands.w	r0, r3, #7
 80055b6:	d00b      	beq.n	80055d0 <__lo0bits+0x22>
 80055b8:	07d9      	lsls	r1, r3, #31
 80055ba:	d421      	bmi.n	8005600 <__lo0bits+0x52>
 80055bc:	0798      	lsls	r0, r3, #30
 80055be:	bf49      	itett	mi
 80055c0:	085b      	lsrmi	r3, r3, #1
 80055c2:	089b      	lsrpl	r3, r3, #2
 80055c4:	2001      	movmi	r0, #1
 80055c6:	6013      	strmi	r3, [r2, #0]
 80055c8:	bf5c      	itt	pl
 80055ca:	6013      	strpl	r3, [r2, #0]
 80055cc:	2002      	movpl	r0, #2
 80055ce:	4770      	bx	lr
 80055d0:	b299      	uxth	r1, r3
 80055d2:	b909      	cbnz	r1, 80055d8 <__lo0bits+0x2a>
 80055d4:	0c1b      	lsrs	r3, r3, #16
 80055d6:	2010      	movs	r0, #16
 80055d8:	b2d9      	uxtb	r1, r3
 80055da:	b909      	cbnz	r1, 80055e0 <__lo0bits+0x32>
 80055dc:	3008      	adds	r0, #8
 80055de:	0a1b      	lsrs	r3, r3, #8
 80055e0:	0719      	lsls	r1, r3, #28
 80055e2:	bf04      	itt	eq
 80055e4:	091b      	lsreq	r3, r3, #4
 80055e6:	3004      	addeq	r0, #4
 80055e8:	0799      	lsls	r1, r3, #30
 80055ea:	bf04      	itt	eq
 80055ec:	089b      	lsreq	r3, r3, #2
 80055ee:	3002      	addeq	r0, #2
 80055f0:	07d9      	lsls	r1, r3, #31
 80055f2:	d403      	bmi.n	80055fc <__lo0bits+0x4e>
 80055f4:	085b      	lsrs	r3, r3, #1
 80055f6:	f100 0001 	add.w	r0, r0, #1
 80055fa:	d003      	beq.n	8005604 <__lo0bits+0x56>
 80055fc:	6013      	str	r3, [r2, #0]
 80055fe:	4770      	bx	lr
 8005600:	2000      	movs	r0, #0
 8005602:	4770      	bx	lr
 8005604:	2020      	movs	r0, #32
 8005606:	4770      	bx	lr

08005608 <__i2b>:
 8005608:	b510      	push	{r4, lr}
 800560a:	460c      	mov	r4, r1
 800560c:	2101      	movs	r1, #1
 800560e:	f7ff ff07 	bl	8005420 <_Balloc>
 8005612:	4602      	mov	r2, r0
 8005614:	b928      	cbnz	r0, 8005622 <__i2b+0x1a>
 8005616:	4b05      	ldr	r3, [pc, #20]	@ (800562c <__i2b+0x24>)
 8005618:	4805      	ldr	r0, [pc, #20]	@ (8005630 <__i2b+0x28>)
 800561a:	f240 1145 	movw	r1, #325	@ 0x145
 800561e:	f000 fcb5 	bl	8005f8c <__assert_func>
 8005622:	2301      	movs	r3, #1
 8005624:	6144      	str	r4, [r0, #20]
 8005626:	6103      	str	r3, [r0, #16]
 8005628:	bd10      	pop	{r4, pc}
 800562a:	bf00      	nop
 800562c:	08006718 	.word	0x08006718
 8005630:	08006729 	.word	0x08006729

08005634 <__multiply>:
 8005634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005638:	4617      	mov	r7, r2
 800563a:	690a      	ldr	r2, [r1, #16]
 800563c:	693b      	ldr	r3, [r7, #16]
 800563e:	429a      	cmp	r2, r3
 8005640:	bfa8      	it	ge
 8005642:	463b      	movge	r3, r7
 8005644:	4689      	mov	r9, r1
 8005646:	bfa4      	itt	ge
 8005648:	460f      	movge	r7, r1
 800564a:	4699      	movge	r9, r3
 800564c:	693d      	ldr	r5, [r7, #16]
 800564e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	6879      	ldr	r1, [r7, #4]
 8005656:	eb05 060a 	add.w	r6, r5, sl
 800565a:	42b3      	cmp	r3, r6
 800565c:	b085      	sub	sp, #20
 800565e:	bfb8      	it	lt
 8005660:	3101      	addlt	r1, #1
 8005662:	f7ff fedd 	bl	8005420 <_Balloc>
 8005666:	b930      	cbnz	r0, 8005676 <__multiply+0x42>
 8005668:	4602      	mov	r2, r0
 800566a:	4b41      	ldr	r3, [pc, #260]	@ (8005770 <__multiply+0x13c>)
 800566c:	4841      	ldr	r0, [pc, #260]	@ (8005774 <__multiply+0x140>)
 800566e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005672:	f000 fc8b 	bl	8005f8c <__assert_func>
 8005676:	f100 0414 	add.w	r4, r0, #20
 800567a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800567e:	4623      	mov	r3, r4
 8005680:	2200      	movs	r2, #0
 8005682:	4573      	cmp	r3, lr
 8005684:	d320      	bcc.n	80056c8 <__multiply+0x94>
 8005686:	f107 0814 	add.w	r8, r7, #20
 800568a:	f109 0114 	add.w	r1, r9, #20
 800568e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8005692:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8005696:	9302      	str	r3, [sp, #8]
 8005698:	1beb      	subs	r3, r5, r7
 800569a:	3b15      	subs	r3, #21
 800569c:	f023 0303 	bic.w	r3, r3, #3
 80056a0:	3304      	adds	r3, #4
 80056a2:	3715      	adds	r7, #21
 80056a4:	42bd      	cmp	r5, r7
 80056a6:	bf38      	it	cc
 80056a8:	2304      	movcc	r3, #4
 80056aa:	9301      	str	r3, [sp, #4]
 80056ac:	9b02      	ldr	r3, [sp, #8]
 80056ae:	9103      	str	r1, [sp, #12]
 80056b0:	428b      	cmp	r3, r1
 80056b2:	d80c      	bhi.n	80056ce <__multiply+0x9a>
 80056b4:	2e00      	cmp	r6, #0
 80056b6:	dd03      	ble.n	80056c0 <__multiply+0x8c>
 80056b8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d055      	beq.n	800576c <__multiply+0x138>
 80056c0:	6106      	str	r6, [r0, #16]
 80056c2:	b005      	add	sp, #20
 80056c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056c8:	f843 2b04 	str.w	r2, [r3], #4
 80056cc:	e7d9      	b.n	8005682 <__multiply+0x4e>
 80056ce:	f8b1 a000 	ldrh.w	sl, [r1]
 80056d2:	f1ba 0f00 	cmp.w	sl, #0
 80056d6:	d01f      	beq.n	8005718 <__multiply+0xe4>
 80056d8:	46c4      	mov	ip, r8
 80056da:	46a1      	mov	r9, r4
 80056dc:	2700      	movs	r7, #0
 80056de:	f85c 2b04 	ldr.w	r2, [ip], #4
 80056e2:	f8d9 3000 	ldr.w	r3, [r9]
 80056e6:	fa1f fb82 	uxth.w	fp, r2
 80056ea:	b29b      	uxth	r3, r3
 80056ec:	fb0a 330b 	mla	r3, sl, fp, r3
 80056f0:	443b      	add	r3, r7
 80056f2:	f8d9 7000 	ldr.w	r7, [r9]
 80056f6:	0c12      	lsrs	r2, r2, #16
 80056f8:	0c3f      	lsrs	r7, r7, #16
 80056fa:	fb0a 7202 	mla	r2, sl, r2, r7
 80056fe:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8005702:	b29b      	uxth	r3, r3
 8005704:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005708:	4565      	cmp	r5, ip
 800570a:	f849 3b04 	str.w	r3, [r9], #4
 800570e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8005712:	d8e4      	bhi.n	80056de <__multiply+0xaa>
 8005714:	9b01      	ldr	r3, [sp, #4]
 8005716:	50e7      	str	r7, [r4, r3]
 8005718:	9b03      	ldr	r3, [sp, #12]
 800571a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800571e:	3104      	adds	r1, #4
 8005720:	f1b9 0f00 	cmp.w	r9, #0
 8005724:	d020      	beq.n	8005768 <__multiply+0x134>
 8005726:	6823      	ldr	r3, [r4, #0]
 8005728:	4647      	mov	r7, r8
 800572a:	46a4      	mov	ip, r4
 800572c:	f04f 0a00 	mov.w	sl, #0
 8005730:	f8b7 b000 	ldrh.w	fp, [r7]
 8005734:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005738:	fb09 220b 	mla	r2, r9, fp, r2
 800573c:	4452      	add	r2, sl
 800573e:	b29b      	uxth	r3, r3
 8005740:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005744:	f84c 3b04 	str.w	r3, [ip], #4
 8005748:	f857 3b04 	ldr.w	r3, [r7], #4
 800574c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005750:	f8bc 3000 	ldrh.w	r3, [ip]
 8005754:	fb09 330a 	mla	r3, r9, sl, r3
 8005758:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800575c:	42bd      	cmp	r5, r7
 800575e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005762:	d8e5      	bhi.n	8005730 <__multiply+0xfc>
 8005764:	9a01      	ldr	r2, [sp, #4]
 8005766:	50a3      	str	r3, [r4, r2]
 8005768:	3404      	adds	r4, #4
 800576a:	e79f      	b.n	80056ac <__multiply+0x78>
 800576c:	3e01      	subs	r6, #1
 800576e:	e7a1      	b.n	80056b4 <__multiply+0x80>
 8005770:	08006718 	.word	0x08006718
 8005774:	08006729 	.word	0x08006729

08005778 <__pow5mult>:
 8005778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800577c:	4615      	mov	r5, r2
 800577e:	f012 0203 	ands.w	r2, r2, #3
 8005782:	4607      	mov	r7, r0
 8005784:	460e      	mov	r6, r1
 8005786:	d007      	beq.n	8005798 <__pow5mult+0x20>
 8005788:	4c25      	ldr	r4, [pc, #148]	@ (8005820 <__pow5mult+0xa8>)
 800578a:	3a01      	subs	r2, #1
 800578c:	2300      	movs	r3, #0
 800578e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005792:	f7ff fea7 	bl	80054e4 <__multadd>
 8005796:	4606      	mov	r6, r0
 8005798:	10ad      	asrs	r5, r5, #2
 800579a:	d03d      	beq.n	8005818 <__pow5mult+0xa0>
 800579c:	69fc      	ldr	r4, [r7, #28]
 800579e:	b97c      	cbnz	r4, 80057c0 <__pow5mult+0x48>
 80057a0:	2010      	movs	r0, #16
 80057a2:	f7ff fd87 	bl	80052b4 <malloc>
 80057a6:	4602      	mov	r2, r0
 80057a8:	61f8      	str	r0, [r7, #28]
 80057aa:	b928      	cbnz	r0, 80057b8 <__pow5mult+0x40>
 80057ac:	4b1d      	ldr	r3, [pc, #116]	@ (8005824 <__pow5mult+0xac>)
 80057ae:	481e      	ldr	r0, [pc, #120]	@ (8005828 <__pow5mult+0xb0>)
 80057b0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80057b4:	f000 fbea 	bl	8005f8c <__assert_func>
 80057b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80057bc:	6004      	str	r4, [r0, #0]
 80057be:	60c4      	str	r4, [r0, #12]
 80057c0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80057c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80057c8:	b94c      	cbnz	r4, 80057de <__pow5mult+0x66>
 80057ca:	f240 2171 	movw	r1, #625	@ 0x271
 80057ce:	4638      	mov	r0, r7
 80057d0:	f7ff ff1a 	bl	8005608 <__i2b>
 80057d4:	2300      	movs	r3, #0
 80057d6:	f8c8 0008 	str.w	r0, [r8, #8]
 80057da:	4604      	mov	r4, r0
 80057dc:	6003      	str	r3, [r0, #0]
 80057de:	f04f 0900 	mov.w	r9, #0
 80057e2:	07eb      	lsls	r3, r5, #31
 80057e4:	d50a      	bpl.n	80057fc <__pow5mult+0x84>
 80057e6:	4631      	mov	r1, r6
 80057e8:	4622      	mov	r2, r4
 80057ea:	4638      	mov	r0, r7
 80057ec:	f7ff ff22 	bl	8005634 <__multiply>
 80057f0:	4631      	mov	r1, r6
 80057f2:	4680      	mov	r8, r0
 80057f4:	4638      	mov	r0, r7
 80057f6:	f7ff fe53 	bl	80054a0 <_Bfree>
 80057fa:	4646      	mov	r6, r8
 80057fc:	106d      	asrs	r5, r5, #1
 80057fe:	d00b      	beq.n	8005818 <__pow5mult+0xa0>
 8005800:	6820      	ldr	r0, [r4, #0]
 8005802:	b938      	cbnz	r0, 8005814 <__pow5mult+0x9c>
 8005804:	4622      	mov	r2, r4
 8005806:	4621      	mov	r1, r4
 8005808:	4638      	mov	r0, r7
 800580a:	f7ff ff13 	bl	8005634 <__multiply>
 800580e:	6020      	str	r0, [r4, #0]
 8005810:	f8c0 9000 	str.w	r9, [r0]
 8005814:	4604      	mov	r4, r0
 8005816:	e7e4      	b.n	80057e2 <__pow5mult+0x6a>
 8005818:	4630      	mov	r0, r6
 800581a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800581e:	bf00      	nop
 8005820:	080067dc 	.word	0x080067dc
 8005824:	080066a9 	.word	0x080066a9
 8005828:	08006729 	.word	0x08006729

0800582c <__lshift>:
 800582c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005830:	460c      	mov	r4, r1
 8005832:	6849      	ldr	r1, [r1, #4]
 8005834:	6923      	ldr	r3, [r4, #16]
 8005836:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800583a:	68a3      	ldr	r3, [r4, #8]
 800583c:	4607      	mov	r7, r0
 800583e:	4691      	mov	r9, r2
 8005840:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005844:	f108 0601 	add.w	r6, r8, #1
 8005848:	42b3      	cmp	r3, r6
 800584a:	db0b      	blt.n	8005864 <__lshift+0x38>
 800584c:	4638      	mov	r0, r7
 800584e:	f7ff fde7 	bl	8005420 <_Balloc>
 8005852:	4605      	mov	r5, r0
 8005854:	b948      	cbnz	r0, 800586a <__lshift+0x3e>
 8005856:	4602      	mov	r2, r0
 8005858:	4b28      	ldr	r3, [pc, #160]	@ (80058fc <__lshift+0xd0>)
 800585a:	4829      	ldr	r0, [pc, #164]	@ (8005900 <__lshift+0xd4>)
 800585c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005860:	f000 fb94 	bl	8005f8c <__assert_func>
 8005864:	3101      	adds	r1, #1
 8005866:	005b      	lsls	r3, r3, #1
 8005868:	e7ee      	b.n	8005848 <__lshift+0x1c>
 800586a:	2300      	movs	r3, #0
 800586c:	f100 0114 	add.w	r1, r0, #20
 8005870:	f100 0210 	add.w	r2, r0, #16
 8005874:	4618      	mov	r0, r3
 8005876:	4553      	cmp	r3, sl
 8005878:	db33      	blt.n	80058e2 <__lshift+0xb6>
 800587a:	6920      	ldr	r0, [r4, #16]
 800587c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005880:	f104 0314 	add.w	r3, r4, #20
 8005884:	f019 091f 	ands.w	r9, r9, #31
 8005888:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800588c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005890:	d02b      	beq.n	80058ea <__lshift+0xbe>
 8005892:	f1c9 0e20 	rsb	lr, r9, #32
 8005896:	468a      	mov	sl, r1
 8005898:	2200      	movs	r2, #0
 800589a:	6818      	ldr	r0, [r3, #0]
 800589c:	fa00 f009 	lsl.w	r0, r0, r9
 80058a0:	4310      	orrs	r0, r2
 80058a2:	f84a 0b04 	str.w	r0, [sl], #4
 80058a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80058aa:	459c      	cmp	ip, r3
 80058ac:	fa22 f20e 	lsr.w	r2, r2, lr
 80058b0:	d8f3      	bhi.n	800589a <__lshift+0x6e>
 80058b2:	ebac 0304 	sub.w	r3, ip, r4
 80058b6:	3b15      	subs	r3, #21
 80058b8:	f023 0303 	bic.w	r3, r3, #3
 80058bc:	3304      	adds	r3, #4
 80058be:	f104 0015 	add.w	r0, r4, #21
 80058c2:	4560      	cmp	r0, ip
 80058c4:	bf88      	it	hi
 80058c6:	2304      	movhi	r3, #4
 80058c8:	50ca      	str	r2, [r1, r3]
 80058ca:	b10a      	cbz	r2, 80058d0 <__lshift+0xa4>
 80058cc:	f108 0602 	add.w	r6, r8, #2
 80058d0:	3e01      	subs	r6, #1
 80058d2:	4638      	mov	r0, r7
 80058d4:	612e      	str	r6, [r5, #16]
 80058d6:	4621      	mov	r1, r4
 80058d8:	f7ff fde2 	bl	80054a0 <_Bfree>
 80058dc:	4628      	mov	r0, r5
 80058de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058e2:	f842 0f04 	str.w	r0, [r2, #4]!
 80058e6:	3301      	adds	r3, #1
 80058e8:	e7c5      	b.n	8005876 <__lshift+0x4a>
 80058ea:	3904      	subs	r1, #4
 80058ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80058f0:	f841 2f04 	str.w	r2, [r1, #4]!
 80058f4:	459c      	cmp	ip, r3
 80058f6:	d8f9      	bhi.n	80058ec <__lshift+0xc0>
 80058f8:	e7ea      	b.n	80058d0 <__lshift+0xa4>
 80058fa:	bf00      	nop
 80058fc:	08006718 	.word	0x08006718
 8005900:	08006729 	.word	0x08006729

08005904 <__mcmp>:
 8005904:	690a      	ldr	r2, [r1, #16]
 8005906:	4603      	mov	r3, r0
 8005908:	6900      	ldr	r0, [r0, #16]
 800590a:	1a80      	subs	r0, r0, r2
 800590c:	b530      	push	{r4, r5, lr}
 800590e:	d10e      	bne.n	800592e <__mcmp+0x2a>
 8005910:	3314      	adds	r3, #20
 8005912:	3114      	adds	r1, #20
 8005914:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005918:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800591c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005920:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005924:	4295      	cmp	r5, r2
 8005926:	d003      	beq.n	8005930 <__mcmp+0x2c>
 8005928:	d205      	bcs.n	8005936 <__mcmp+0x32>
 800592a:	f04f 30ff 	mov.w	r0, #4294967295
 800592e:	bd30      	pop	{r4, r5, pc}
 8005930:	42a3      	cmp	r3, r4
 8005932:	d3f3      	bcc.n	800591c <__mcmp+0x18>
 8005934:	e7fb      	b.n	800592e <__mcmp+0x2a>
 8005936:	2001      	movs	r0, #1
 8005938:	e7f9      	b.n	800592e <__mcmp+0x2a>
	...

0800593c <__mdiff>:
 800593c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005940:	4689      	mov	r9, r1
 8005942:	4606      	mov	r6, r0
 8005944:	4611      	mov	r1, r2
 8005946:	4648      	mov	r0, r9
 8005948:	4614      	mov	r4, r2
 800594a:	f7ff ffdb 	bl	8005904 <__mcmp>
 800594e:	1e05      	subs	r5, r0, #0
 8005950:	d112      	bne.n	8005978 <__mdiff+0x3c>
 8005952:	4629      	mov	r1, r5
 8005954:	4630      	mov	r0, r6
 8005956:	f7ff fd63 	bl	8005420 <_Balloc>
 800595a:	4602      	mov	r2, r0
 800595c:	b928      	cbnz	r0, 800596a <__mdiff+0x2e>
 800595e:	4b3f      	ldr	r3, [pc, #252]	@ (8005a5c <__mdiff+0x120>)
 8005960:	f240 2137 	movw	r1, #567	@ 0x237
 8005964:	483e      	ldr	r0, [pc, #248]	@ (8005a60 <__mdiff+0x124>)
 8005966:	f000 fb11 	bl	8005f8c <__assert_func>
 800596a:	2301      	movs	r3, #1
 800596c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005970:	4610      	mov	r0, r2
 8005972:	b003      	add	sp, #12
 8005974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005978:	bfbc      	itt	lt
 800597a:	464b      	movlt	r3, r9
 800597c:	46a1      	movlt	r9, r4
 800597e:	4630      	mov	r0, r6
 8005980:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005984:	bfba      	itte	lt
 8005986:	461c      	movlt	r4, r3
 8005988:	2501      	movlt	r5, #1
 800598a:	2500      	movge	r5, #0
 800598c:	f7ff fd48 	bl	8005420 <_Balloc>
 8005990:	4602      	mov	r2, r0
 8005992:	b918      	cbnz	r0, 800599c <__mdiff+0x60>
 8005994:	4b31      	ldr	r3, [pc, #196]	@ (8005a5c <__mdiff+0x120>)
 8005996:	f240 2145 	movw	r1, #581	@ 0x245
 800599a:	e7e3      	b.n	8005964 <__mdiff+0x28>
 800599c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80059a0:	6926      	ldr	r6, [r4, #16]
 80059a2:	60c5      	str	r5, [r0, #12]
 80059a4:	f109 0310 	add.w	r3, r9, #16
 80059a8:	f109 0514 	add.w	r5, r9, #20
 80059ac:	f104 0e14 	add.w	lr, r4, #20
 80059b0:	f100 0b14 	add.w	fp, r0, #20
 80059b4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80059b8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80059bc:	9301      	str	r3, [sp, #4]
 80059be:	46d9      	mov	r9, fp
 80059c0:	f04f 0c00 	mov.w	ip, #0
 80059c4:	9b01      	ldr	r3, [sp, #4]
 80059c6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80059ca:	f853 af04 	ldr.w	sl, [r3, #4]!
 80059ce:	9301      	str	r3, [sp, #4]
 80059d0:	fa1f f38a 	uxth.w	r3, sl
 80059d4:	4619      	mov	r1, r3
 80059d6:	b283      	uxth	r3, r0
 80059d8:	1acb      	subs	r3, r1, r3
 80059da:	0c00      	lsrs	r0, r0, #16
 80059dc:	4463      	add	r3, ip
 80059de:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80059e2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80059e6:	b29b      	uxth	r3, r3
 80059e8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80059ec:	4576      	cmp	r6, lr
 80059ee:	f849 3b04 	str.w	r3, [r9], #4
 80059f2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80059f6:	d8e5      	bhi.n	80059c4 <__mdiff+0x88>
 80059f8:	1b33      	subs	r3, r6, r4
 80059fa:	3b15      	subs	r3, #21
 80059fc:	f023 0303 	bic.w	r3, r3, #3
 8005a00:	3415      	adds	r4, #21
 8005a02:	3304      	adds	r3, #4
 8005a04:	42a6      	cmp	r6, r4
 8005a06:	bf38      	it	cc
 8005a08:	2304      	movcc	r3, #4
 8005a0a:	441d      	add	r5, r3
 8005a0c:	445b      	add	r3, fp
 8005a0e:	461e      	mov	r6, r3
 8005a10:	462c      	mov	r4, r5
 8005a12:	4544      	cmp	r4, r8
 8005a14:	d30e      	bcc.n	8005a34 <__mdiff+0xf8>
 8005a16:	f108 0103 	add.w	r1, r8, #3
 8005a1a:	1b49      	subs	r1, r1, r5
 8005a1c:	f021 0103 	bic.w	r1, r1, #3
 8005a20:	3d03      	subs	r5, #3
 8005a22:	45a8      	cmp	r8, r5
 8005a24:	bf38      	it	cc
 8005a26:	2100      	movcc	r1, #0
 8005a28:	440b      	add	r3, r1
 8005a2a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005a2e:	b191      	cbz	r1, 8005a56 <__mdiff+0x11a>
 8005a30:	6117      	str	r7, [r2, #16]
 8005a32:	e79d      	b.n	8005970 <__mdiff+0x34>
 8005a34:	f854 1b04 	ldr.w	r1, [r4], #4
 8005a38:	46e6      	mov	lr, ip
 8005a3a:	0c08      	lsrs	r0, r1, #16
 8005a3c:	fa1c fc81 	uxtah	ip, ip, r1
 8005a40:	4471      	add	r1, lr
 8005a42:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005a46:	b289      	uxth	r1, r1
 8005a48:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005a4c:	f846 1b04 	str.w	r1, [r6], #4
 8005a50:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005a54:	e7dd      	b.n	8005a12 <__mdiff+0xd6>
 8005a56:	3f01      	subs	r7, #1
 8005a58:	e7e7      	b.n	8005a2a <__mdiff+0xee>
 8005a5a:	bf00      	nop
 8005a5c:	08006718 	.word	0x08006718
 8005a60:	08006729 	.word	0x08006729

08005a64 <__d2b>:
 8005a64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005a68:	460f      	mov	r7, r1
 8005a6a:	2101      	movs	r1, #1
 8005a6c:	ec59 8b10 	vmov	r8, r9, d0
 8005a70:	4616      	mov	r6, r2
 8005a72:	f7ff fcd5 	bl	8005420 <_Balloc>
 8005a76:	4604      	mov	r4, r0
 8005a78:	b930      	cbnz	r0, 8005a88 <__d2b+0x24>
 8005a7a:	4602      	mov	r2, r0
 8005a7c:	4b23      	ldr	r3, [pc, #140]	@ (8005b0c <__d2b+0xa8>)
 8005a7e:	4824      	ldr	r0, [pc, #144]	@ (8005b10 <__d2b+0xac>)
 8005a80:	f240 310f 	movw	r1, #783	@ 0x30f
 8005a84:	f000 fa82 	bl	8005f8c <__assert_func>
 8005a88:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005a8c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005a90:	b10d      	cbz	r5, 8005a96 <__d2b+0x32>
 8005a92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a96:	9301      	str	r3, [sp, #4]
 8005a98:	f1b8 0300 	subs.w	r3, r8, #0
 8005a9c:	d023      	beq.n	8005ae6 <__d2b+0x82>
 8005a9e:	4668      	mov	r0, sp
 8005aa0:	9300      	str	r3, [sp, #0]
 8005aa2:	f7ff fd84 	bl	80055ae <__lo0bits>
 8005aa6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005aaa:	b1d0      	cbz	r0, 8005ae2 <__d2b+0x7e>
 8005aac:	f1c0 0320 	rsb	r3, r0, #32
 8005ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ab4:	430b      	orrs	r3, r1
 8005ab6:	40c2      	lsrs	r2, r0
 8005ab8:	6163      	str	r3, [r4, #20]
 8005aba:	9201      	str	r2, [sp, #4]
 8005abc:	9b01      	ldr	r3, [sp, #4]
 8005abe:	61a3      	str	r3, [r4, #24]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	bf0c      	ite	eq
 8005ac4:	2201      	moveq	r2, #1
 8005ac6:	2202      	movne	r2, #2
 8005ac8:	6122      	str	r2, [r4, #16]
 8005aca:	b1a5      	cbz	r5, 8005af6 <__d2b+0x92>
 8005acc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005ad0:	4405      	add	r5, r0
 8005ad2:	603d      	str	r5, [r7, #0]
 8005ad4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005ad8:	6030      	str	r0, [r6, #0]
 8005ada:	4620      	mov	r0, r4
 8005adc:	b003      	add	sp, #12
 8005ade:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005ae2:	6161      	str	r1, [r4, #20]
 8005ae4:	e7ea      	b.n	8005abc <__d2b+0x58>
 8005ae6:	a801      	add	r0, sp, #4
 8005ae8:	f7ff fd61 	bl	80055ae <__lo0bits>
 8005aec:	9b01      	ldr	r3, [sp, #4]
 8005aee:	6163      	str	r3, [r4, #20]
 8005af0:	3020      	adds	r0, #32
 8005af2:	2201      	movs	r2, #1
 8005af4:	e7e8      	b.n	8005ac8 <__d2b+0x64>
 8005af6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005afa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005afe:	6038      	str	r0, [r7, #0]
 8005b00:	6918      	ldr	r0, [r3, #16]
 8005b02:	f7ff fd35 	bl	8005570 <__hi0bits>
 8005b06:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005b0a:	e7e5      	b.n	8005ad8 <__d2b+0x74>
 8005b0c:	08006718 	.word	0x08006718
 8005b10:	08006729 	.word	0x08006729

08005b14 <__ssputs_r>:
 8005b14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b18:	688e      	ldr	r6, [r1, #8]
 8005b1a:	461f      	mov	r7, r3
 8005b1c:	42be      	cmp	r6, r7
 8005b1e:	680b      	ldr	r3, [r1, #0]
 8005b20:	4682      	mov	sl, r0
 8005b22:	460c      	mov	r4, r1
 8005b24:	4690      	mov	r8, r2
 8005b26:	d82d      	bhi.n	8005b84 <__ssputs_r+0x70>
 8005b28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005b2c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005b30:	d026      	beq.n	8005b80 <__ssputs_r+0x6c>
 8005b32:	6965      	ldr	r5, [r4, #20]
 8005b34:	6909      	ldr	r1, [r1, #16]
 8005b36:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005b3a:	eba3 0901 	sub.w	r9, r3, r1
 8005b3e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005b42:	1c7b      	adds	r3, r7, #1
 8005b44:	444b      	add	r3, r9
 8005b46:	106d      	asrs	r5, r5, #1
 8005b48:	429d      	cmp	r5, r3
 8005b4a:	bf38      	it	cc
 8005b4c:	461d      	movcc	r5, r3
 8005b4e:	0553      	lsls	r3, r2, #21
 8005b50:	d527      	bpl.n	8005ba2 <__ssputs_r+0x8e>
 8005b52:	4629      	mov	r1, r5
 8005b54:	f7ff fbd8 	bl	8005308 <_malloc_r>
 8005b58:	4606      	mov	r6, r0
 8005b5a:	b360      	cbz	r0, 8005bb6 <__ssputs_r+0xa2>
 8005b5c:	6921      	ldr	r1, [r4, #16]
 8005b5e:	464a      	mov	r2, r9
 8005b60:	f000 fa06 	bl	8005f70 <memcpy>
 8005b64:	89a3      	ldrh	r3, [r4, #12]
 8005b66:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005b6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b6e:	81a3      	strh	r3, [r4, #12]
 8005b70:	6126      	str	r6, [r4, #16]
 8005b72:	6165      	str	r5, [r4, #20]
 8005b74:	444e      	add	r6, r9
 8005b76:	eba5 0509 	sub.w	r5, r5, r9
 8005b7a:	6026      	str	r6, [r4, #0]
 8005b7c:	60a5      	str	r5, [r4, #8]
 8005b7e:	463e      	mov	r6, r7
 8005b80:	42be      	cmp	r6, r7
 8005b82:	d900      	bls.n	8005b86 <__ssputs_r+0x72>
 8005b84:	463e      	mov	r6, r7
 8005b86:	6820      	ldr	r0, [r4, #0]
 8005b88:	4632      	mov	r2, r6
 8005b8a:	4641      	mov	r1, r8
 8005b8c:	f000 f9c6 	bl	8005f1c <memmove>
 8005b90:	68a3      	ldr	r3, [r4, #8]
 8005b92:	1b9b      	subs	r3, r3, r6
 8005b94:	60a3      	str	r3, [r4, #8]
 8005b96:	6823      	ldr	r3, [r4, #0]
 8005b98:	4433      	add	r3, r6
 8005b9a:	6023      	str	r3, [r4, #0]
 8005b9c:	2000      	movs	r0, #0
 8005b9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ba2:	462a      	mov	r2, r5
 8005ba4:	f000 fa36 	bl	8006014 <_realloc_r>
 8005ba8:	4606      	mov	r6, r0
 8005baa:	2800      	cmp	r0, #0
 8005bac:	d1e0      	bne.n	8005b70 <__ssputs_r+0x5c>
 8005bae:	6921      	ldr	r1, [r4, #16]
 8005bb0:	4650      	mov	r0, sl
 8005bb2:	f7ff fb35 	bl	8005220 <_free_r>
 8005bb6:	230c      	movs	r3, #12
 8005bb8:	f8ca 3000 	str.w	r3, [sl]
 8005bbc:	89a3      	ldrh	r3, [r4, #12]
 8005bbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005bc2:	81a3      	strh	r3, [r4, #12]
 8005bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8005bc8:	e7e9      	b.n	8005b9e <__ssputs_r+0x8a>
	...

08005bcc <_svfiprintf_r>:
 8005bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bd0:	4698      	mov	r8, r3
 8005bd2:	898b      	ldrh	r3, [r1, #12]
 8005bd4:	061b      	lsls	r3, r3, #24
 8005bd6:	b09d      	sub	sp, #116	@ 0x74
 8005bd8:	4607      	mov	r7, r0
 8005bda:	460d      	mov	r5, r1
 8005bdc:	4614      	mov	r4, r2
 8005bde:	d510      	bpl.n	8005c02 <_svfiprintf_r+0x36>
 8005be0:	690b      	ldr	r3, [r1, #16]
 8005be2:	b973      	cbnz	r3, 8005c02 <_svfiprintf_r+0x36>
 8005be4:	2140      	movs	r1, #64	@ 0x40
 8005be6:	f7ff fb8f 	bl	8005308 <_malloc_r>
 8005bea:	6028      	str	r0, [r5, #0]
 8005bec:	6128      	str	r0, [r5, #16]
 8005bee:	b930      	cbnz	r0, 8005bfe <_svfiprintf_r+0x32>
 8005bf0:	230c      	movs	r3, #12
 8005bf2:	603b      	str	r3, [r7, #0]
 8005bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8005bf8:	b01d      	add	sp, #116	@ 0x74
 8005bfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bfe:	2340      	movs	r3, #64	@ 0x40
 8005c00:	616b      	str	r3, [r5, #20]
 8005c02:	2300      	movs	r3, #0
 8005c04:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c06:	2320      	movs	r3, #32
 8005c08:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005c0c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005c10:	2330      	movs	r3, #48	@ 0x30
 8005c12:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005db0 <_svfiprintf_r+0x1e4>
 8005c16:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005c1a:	f04f 0901 	mov.w	r9, #1
 8005c1e:	4623      	mov	r3, r4
 8005c20:	469a      	mov	sl, r3
 8005c22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005c26:	b10a      	cbz	r2, 8005c2c <_svfiprintf_r+0x60>
 8005c28:	2a25      	cmp	r2, #37	@ 0x25
 8005c2a:	d1f9      	bne.n	8005c20 <_svfiprintf_r+0x54>
 8005c2c:	ebba 0b04 	subs.w	fp, sl, r4
 8005c30:	d00b      	beq.n	8005c4a <_svfiprintf_r+0x7e>
 8005c32:	465b      	mov	r3, fp
 8005c34:	4622      	mov	r2, r4
 8005c36:	4629      	mov	r1, r5
 8005c38:	4638      	mov	r0, r7
 8005c3a:	f7ff ff6b 	bl	8005b14 <__ssputs_r>
 8005c3e:	3001      	adds	r0, #1
 8005c40:	f000 80a7 	beq.w	8005d92 <_svfiprintf_r+0x1c6>
 8005c44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c46:	445a      	add	r2, fp
 8005c48:	9209      	str	r2, [sp, #36]	@ 0x24
 8005c4a:	f89a 3000 	ldrb.w	r3, [sl]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	f000 809f 	beq.w	8005d92 <_svfiprintf_r+0x1c6>
 8005c54:	2300      	movs	r3, #0
 8005c56:	f04f 32ff 	mov.w	r2, #4294967295
 8005c5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005c5e:	f10a 0a01 	add.w	sl, sl, #1
 8005c62:	9304      	str	r3, [sp, #16]
 8005c64:	9307      	str	r3, [sp, #28]
 8005c66:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005c6a:	931a      	str	r3, [sp, #104]	@ 0x68
 8005c6c:	4654      	mov	r4, sl
 8005c6e:	2205      	movs	r2, #5
 8005c70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c74:	484e      	ldr	r0, [pc, #312]	@ (8005db0 <_svfiprintf_r+0x1e4>)
 8005c76:	f7fa facb 	bl	8000210 <memchr>
 8005c7a:	9a04      	ldr	r2, [sp, #16]
 8005c7c:	b9d8      	cbnz	r0, 8005cb6 <_svfiprintf_r+0xea>
 8005c7e:	06d0      	lsls	r0, r2, #27
 8005c80:	bf44      	itt	mi
 8005c82:	2320      	movmi	r3, #32
 8005c84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c88:	0711      	lsls	r1, r2, #28
 8005c8a:	bf44      	itt	mi
 8005c8c:	232b      	movmi	r3, #43	@ 0x2b
 8005c8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c92:	f89a 3000 	ldrb.w	r3, [sl]
 8005c96:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c98:	d015      	beq.n	8005cc6 <_svfiprintf_r+0xfa>
 8005c9a:	9a07      	ldr	r2, [sp, #28]
 8005c9c:	4654      	mov	r4, sl
 8005c9e:	2000      	movs	r0, #0
 8005ca0:	f04f 0c0a 	mov.w	ip, #10
 8005ca4:	4621      	mov	r1, r4
 8005ca6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005caa:	3b30      	subs	r3, #48	@ 0x30
 8005cac:	2b09      	cmp	r3, #9
 8005cae:	d94b      	bls.n	8005d48 <_svfiprintf_r+0x17c>
 8005cb0:	b1b0      	cbz	r0, 8005ce0 <_svfiprintf_r+0x114>
 8005cb2:	9207      	str	r2, [sp, #28]
 8005cb4:	e014      	b.n	8005ce0 <_svfiprintf_r+0x114>
 8005cb6:	eba0 0308 	sub.w	r3, r0, r8
 8005cba:	fa09 f303 	lsl.w	r3, r9, r3
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	9304      	str	r3, [sp, #16]
 8005cc2:	46a2      	mov	sl, r4
 8005cc4:	e7d2      	b.n	8005c6c <_svfiprintf_r+0xa0>
 8005cc6:	9b03      	ldr	r3, [sp, #12]
 8005cc8:	1d19      	adds	r1, r3, #4
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	9103      	str	r1, [sp, #12]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	bfbb      	ittet	lt
 8005cd2:	425b      	neglt	r3, r3
 8005cd4:	f042 0202 	orrlt.w	r2, r2, #2
 8005cd8:	9307      	strge	r3, [sp, #28]
 8005cda:	9307      	strlt	r3, [sp, #28]
 8005cdc:	bfb8      	it	lt
 8005cde:	9204      	strlt	r2, [sp, #16]
 8005ce0:	7823      	ldrb	r3, [r4, #0]
 8005ce2:	2b2e      	cmp	r3, #46	@ 0x2e
 8005ce4:	d10a      	bne.n	8005cfc <_svfiprintf_r+0x130>
 8005ce6:	7863      	ldrb	r3, [r4, #1]
 8005ce8:	2b2a      	cmp	r3, #42	@ 0x2a
 8005cea:	d132      	bne.n	8005d52 <_svfiprintf_r+0x186>
 8005cec:	9b03      	ldr	r3, [sp, #12]
 8005cee:	1d1a      	adds	r2, r3, #4
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	9203      	str	r2, [sp, #12]
 8005cf4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005cf8:	3402      	adds	r4, #2
 8005cfa:	9305      	str	r3, [sp, #20]
 8005cfc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005dc0 <_svfiprintf_r+0x1f4>
 8005d00:	7821      	ldrb	r1, [r4, #0]
 8005d02:	2203      	movs	r2, #3
 8005d04:	4650      	mov	r0, sl
 8005d06:	f7fa fa83 	bl	8000210 <memchr>
 8005d0a:	b138      	cbz	r0, 8005d1c <_svfiprintf_r+0x150>
 8005d0c:	9b04      	ldr	r3, [sp, #16]
 8005d0e:	eba0 000a 	sub.w	r0, r0, sl
 8005d12:	2240      	movs	r2, #64	@ 0x40
 8005d14:	4082      	lsls	r2, r0
 8005d16:	4313      	orrs	r3, r2
 8005d18:	3401      	adds	r4, #1
 8005d1a:	9304      	str	r3, [sp, #16]
 8005d1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d20:	4824      	ldr	r0, [pc, #144]	@ (8005db4 <_svfiprintf_r+0x1e8>)
 8005d22:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005d26:	2206      	movs	r2, #6
 8005d28:	f7fa fa72 	bl	8000210 <memchr>
 8005d2c:	2800      	cmp	r0, #0
 8005d2e:	d036      	beq.n	8005d9e <_svfiprintf_r+0x1d2>
 8005d30:	4b21      	ldr	r3, [pc, #132]	@ (8005db8 <_svfiprintf_r+0x1ec>)
 8005d32:	bb1b      	cbnz	r3, 8005d7c <_svfiprintf_r+0x1b0>
 8005d34:	9b03      	ldr	r3, [sp, #12]
 8005d36:	3307      	adds	r3, #7
 8005d38:	f023 0307 	bic.w	r3, r3, #7
 8005d3c:	3308      	adds	r3, #8
 8005d3e:	9303      	str	r3, [sp, #12]
 8005d40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d42:	4433      	add	r3, r6
 8005d44:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d46:	e76a      	b.n	8005c1e <_svfiprintf_r+0x52>
 8005d48:	fb0c 3202 	mla	r2, ip, r2, r3
 8005d4c:	460c      	mov	r4, r1
 8005d4e:	2001      	movs	r0, #1
 8005d50:	e7a8      	b.n	8005ca4 <_svfiprintf_r+0xd8>
 8005d52:	2300      	movs	r3, #0
 8005d54:	3401      	adds	r4, #1
 8005d56:	9305      	str	r3, [sp, #20]
 8005d58:	4619      	mov	r1, r3
 8005d5a:	f04f 0c0a 	mov.w	ip, #10
 8005d5e:	4620      	mov	r0, r4
 8005d60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d64:	3a30      	subs	r2, #48	@ 0x30
 8005d66:	2a09      	cmp	r2, #9
 8005d68:	d903      	bls.n	8005d72 <_svfiprintf_r+0x1a6>
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d0c6      	beq.n	8005cfc <_svfiprintf_r+0x130>
 8005d6e:	9105      	str	r1, [sp, #20]
 8005d70:	e7c4      	b.n	8005cfc <_svfiprintf_r+0x130>
 8005d72:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d76:	4604      	mov	r4, r0
 8005d78:	2301      	movs	r3, #1
 8005d7a:	e7f0      	b.n	8005d5e <_svfiprintf_r+0x192>
 8005d7c:	ab03      	add	r3, sp, #12
 8005d7e:	9300      	str	r3, [sp, #0]
 8005d80:	462a      	mov	r2, r5
 8005d82:	4b0e      	ldr	r3, [pc, #56]	@ (8005dbc <_svfiprintf_r+0x1f0>)
 8005d84:	a904      	add	r1, sp, #16
 8005d86:	4638      	mov	r0, r7
 8005d88:	f7fd fe94 	bl	8003ab4 <_printf_float>
 8005d8c:	1c42      	adds	r2, r0, #1
 8005d8e:	4606      	mov	r6, r0
 8005d90:	d1d6      	bne.n	8005d40 <_svfiprintf_r+0x174>
 8005d92:	89ab      	ldrh	r3, [r5, #12]
 8005d94:	065b      	lsls	r3, r3, #25
 8005d96:	f53f af2d 	bmi.w	8005bf4 <_svfiprintf_r+0x28>
 8005d9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d9c:	e72c      	b.n	8005bf8 <_svfiprintf_r+0x2c>
 8005d9e:	ab03      	add	r3, sp, #12
 8005da0:	9300      	str	r3, [sp, #0]
 8005da2:	462a      	mov	r2, r5
 8005da4:	4b05      	ldr	r3, [pc, #20]	@ (8005dbc <_svfiprintf_r+0x1f0>)
 8005da6:	a904      	add	r1, sp, #16
 8005da8:	4638      	mov	r0, r7
 8005daa:	f7fe f91b 	bl	8003fe4 <_printf_i>
 8005dae:	e7ed      	b.n	8005d8c <_svfiprintf_r+0x1c0>
 8005db0:	08006782 	.word	0x08006782
 8005db4:	0800678c 	.word	0x0800678c
 8005db8:	08003ab5 	.word	0x08003ab5
 8005dbc:	08005b15 	.word	0x08005b15
 8005dc0:	08006788 	.word	0x08006788

08005dc4 <__sflush_r>:
 8005dc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005dc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dcc:	0716      	lsls	r6, r2, #28
 8005dce:	4605      	mov	r5, r0
 8005dd0:	460c      	mov	r4, r1
 8005dd2:	d454      	bmi.n	8005e7e <__sflush_r+0xba>
 8005dd4:	684b      	ldr	r3, [r1, #4]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	dc02      	bgt.n	8005de0 <__sflush_r+0x1c>
 8005dda:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	dd48      	ble.n	8005e72 <__sflush_r+0xae>
 8005de0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005de2:	2e00      	cmp	r6, #0
 8005de4:	d045      	beq.n	8005e72 <__sflush_r+0xae>
 8005de6:	2300      	movs	r3, #0
 8005de8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005dec:	682f      	ldr	r7, [r5, #0]
 8005dee:	6a21      	ldr	r1, [r4, #32]
 8005df0:	602b      	str	r3, [r5, #0]
 8005df2:	d030      	beq.n	8005e56 <__sflush_r+0x92>
 8005df4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005df6:	89a3      	ldrh	r3, [r4, #12]
 8005df8:	0759      	lsls	r1, r3, #29
 8005dfa:	d505      	bpl.n	8005e08 <__sflush_r+0x44>
 8005dfc:	6863      	ldr	r3, [r4, #4]
 8005dfe:	1ad2      	subs	r2, r2, r3
 8005e00:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005e02:	b10b      	cbz	r3, 8005e08 <__sflush_r+0x44>
 8005e04:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005e06:	1ad2      	subs	r2, r2, r3
 8005e08:	2300      	movs	r3, #0
 8005e0a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005e0c:	6a21      	ldr	r1, [r4, #32]
 8005e0e:	4628      	mov	r0, r5
 8005e10:	47b0      	blx	r6
 8005e12:	1c43      	adds	r3, r0, #1
 8005e14:	89a3      	ldrh	r3, [r4, #12]
 8005e16:	d106      	bne.n	8005e26 <__sflush_r+0x62>
 8005e18:	6829      	ldr	r1, [r5, #0]
 8005e1a:	291d      	cmp	r1, #29
 8005e1c:	d82b      	bhi.n	8005e76 <__sflush_r+0xb2>
 8005e1e:	4a2a      	ldr	r2, [pc, #168]	@ (8005ec8 <__sflush_r+0x104>)
 8005e20:	40ca      	lsrs	r2, r1
 8005e22:	07d6      	lsls	r6, r2, #31
 8005e24:	d527      	bpl.n	8005e76 <__sflush_r+0xb2>
 8005e26:	2200      	movs	r2, #0
 8005e28:	6062      	str	r2, [r4, #4]
 8005e2a:	04d9      	lsls	r1, r3, #19
 8005e2c:	6922      	ldr	r2, [r4, #16]
 8005e2e:	6022      	str	r2, [r4, #0]
 8005e30:	d504      	bpl.n	8005e3c <__sflush_r+0x78>
 8005e32:	1c42      	adds	r2, r0, #1
 8005e34:	d101      	bne.n	8005e3a <__sflush_r+0x76>
 8005e36:	682b      	ldr	r3, [r5, #0]
 8005e38:	b903      	cbnz	r3, 8005e3c <__sflush_r+0x78>
 8005e3a:	6560      	str	r0, [r4, #84]	@ 0x54
 8005e3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005e3e:	602f      	str	r7, [r5, #0]
 8005e40:	b1b9      	cbz	r1, 8005e72 <__sflush_r+0xae>
 8005e42:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005e46:	4299      	cmp	r1, r3
 8005e48:	d002      	beq.n	8005e50 <__sflush_r+0x8c>
 8005e4a:	4628      	mov	r0, r5
 8005e4c:	f7ff f9e8 	bl	8005220 <_free_r>
 8005e50:	2300      	movs	r3, #0
 8005e52:	6363      	str	r3, [r4, #52]	@ 0x34
 8005e54:	e00d      	b.n	8005e72 <__sflush_r+0xae>
 8005e56:	2301      	movs	r3, #1
 8005e58:	4628      	mov	r0, r5
 8005e5a:	47b0      	blx	r6
 8005e5c:	4602      	mov	r2, r0
 8005e5e:	1c50      	adds	r0, r2, #1
 8005e60:	d1c9      	bne.n	8005df6 <__sflush_r+0x32>
 8005e62:	682b      	ldr	r3, [r5, #0]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d0c6      	beq.n	8005df6 <__sflush_r+0x32>
 8005e68:	2b1d      	cmp	r3, #29
 8005e6a:	d001      	beq.n	8005e70 <__sflush_r+0xac>
 8005e6c:	2b16      	cmp	r3, #22
 8005e6e:	d11e      	bne.n	8005eae <__sflush_r+0xea>
 8005e70:	602f      	str	r7, [r5, #0]
 8005e72:	2000      	movs	r0, #0
 8005e74:	e022      	b.n	8005ebc <__sflush_r+0xf8>
 8005e76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e7a:	b21b      	sxth	r3, r3
 8005e7c:	e01b      	b.n	8005eb6 <__sflush_r+0xf2>
 8005e7e:	690f      	ldr	r7, [r1, #16]
 8005e80:	2f00      	cmp	r7, #0
 8005e82:	d0f6      	beq.n	8005e72 <__sflush_r+0xae>
 8005e84:	0793      	lsls	r3, r2, #30
 8005e86:	680e      	ldr	r6, [r1, #0]
 8005e88:	bf08      	it	eq
 8005e8a:	694b      	ldreq	r3, [r1, #20]
 8005e8c:	600f      	str	r7, [r1, #0]
 8005e8e:	bf18      	it	ne
 8005e90:	2300      	movne	r3, #0
 8005e92:	eba6 0807 	sub.w	r8, r6, r7
 8005e96:	608b      	str	r3, [r1, #8]
 8005e98:	f1b8 0f00 	cmp.w	r8, #0
 8005e9c:	dde9      	ble.n	8005e72 <__sflush_r+0xae>
 8005e9e:	6a21      	ldr	r1, [r4, #32]
 8005ea0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005ea2:	4643      	mov	r3, r8
 8005ea4:	463a      	mov	r2, r7
 8005ea6:	4628      	mov	r0, r5
 8005ea8:	47b0      	blx	r6
 8005eaa:	2800      	cmp	r0, #0
 8005eac:	dc08      	bgt.n	8005ec0 <__sflush_r+0xfc>
 8005eae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005eb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005eb6:	81a3      	strh	r3, [r4, #12]
 8005eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8005ebc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ec0:	4407      	add	r7, r0
 8005ec2:	eba8 0800 	sub.w	r8, r8, r0
 8005ec6:	e7e7      	b.n	8005e98 <__sflush_r+0xd4>
 8005ec8:	20400001 	.word	0x20400001

08005ecc <_fflush_r>:
 8005ecc:	b538      	push	{r3, r4, r5, lr}
 8005ece:	690b      	ldr	r3, [r1, #16]
 8005ed0:	4605      	mov	r5, r0
 8005ed2:	460c      	mov	r4, r1
 8005ed4:	b913      	cbnz	r3, 8005edc <_fflush_r+0x10>
 8005ed6:	2500      	movs	r5, #0
 8005ed8:	4628      	mov	r0, r5
 8005eda:	bd38      	pop	{r3, r4, r5, pc}
 8005edc:	b118      	cbz	r0, 8005ee6 <_fflush_r+0x1a>
 8005ede:	6a03      	ldr	r3, [r0, #32]
 8005ee0:	b90b      	cbnz	r3, 8005ee6 <_fflush_r+0x1a>
 8005ee2:	f7fe fa29 	bl	8004338 <__sinit>
 8005ee6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d0f3      	beq.n	8005ed6 <_fflush_r+0xa>
 8005eee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005ef0:	07d0      	lsls	r0, r2, #31
 8005ef2:	d404      	bmi.n	8005efe <_fflush_r+0x32>
 8005ef4:	0599      	lsls	r1, r3, #22
 8005ef6:	d402      	bmi.n	8005efe <_fflush_r+0x32>
 8005ef8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005efa:	f7fe fb36 	bl	800456a <__retarget_lock_acquire_recursive>
 8005efe:	4628      	mov	r0, r5
 8005f00:	4621      	mov	r1, r4
 8005f02:	f7ff ff5f 	bl	8005dc4 <__sflush_r>
 8005f06:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005f08:	07da      	lsls	r2, r3, #31
 8005f0a:	4605      	mov	r5, r0
 8005f0c:	d4e4      	bmi.n	8005ed8 <_fflush_r+0xc>
 8005f0e:	89a3      	ldrh	r3, [r4, #12]
 8005f10:	059b      	lsls	r3, r3, #22
 8005f12:	d4e1      	bmi.n	8005ed8 <_fflush_r+0xc>
 8005f14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f16:	f7fe fb29 	bl	800456c <__retarget_lock_release_recursive>
 8005f1a:	e7dd      	b.n	8005ed8 <_fflush_r+0xc>

08005f1c <memmove>:
 8005f1c:	4288      	cmp	r0, r1
 8005f1e:	b510      	push	{r4, lr}
 8005f20:	eb01 0402 	add.w	r4, r1, r2
 8005f24:	d902      	bls.n	8005f2c <memmove+0x10>
 8005f26:	4284      	cmp	r4, r0
 8005f28:	4623      	mov	r3, r4
 8005f2a:	d807      	bhi.n	8005f3c <memmove+0x20>
 8005f2c:	1e43      	subs	r3, r0, #1
 8005f2e:	42a1      	cmp	r1, r4
 8005f30:	d008      	beq.n	8005f44 <memmove+0x28>
 8005f32:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005f36:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005f3a:	e7f8      	b.n	8005f2e <memmove+0x12>
 8005f3c:	4402      	add	r2, r0
 8005f3e:	4601      	mov	r1, r0
 8005f40:	428a      	cmp	r2, r1
 8005f42:	d100      	bne.n	8005f46 <memmove+0x2a>
 8005f44:	bd10      	pop	{r4, pc}
 8005f46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005f4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005f4e:	e7f7      	b.n	8005f40 <memmove+0x24>

08005f50 <_sbrk_r>:
 8005f50:	b538      	push	{r3, r4, r5, lr}
 8005f52:	4d06      	ldr	r5, [pc, #24]	@ (8005f6c <_sbrk_r+0x1c>)
 8005f54:	2300      	movs	r3, #0
 8005f56:	4604      	mov	r4, r0
 8005f58:	4608      	mov	r0, r1
 8005f5a:	602b      	str	r3, [r5, #0]
 8005f5c:	f7fb fd0a 	bl	8001974 <_sbrk>
 8005f60:	1c43      	adds	r3, r0, #1
 8005f62:	d102      	bne.n	8005f6a <_sbrk_r+0x1a>
 8005f64:	682b      	ldr	r3, [r5, #0]
 8005f66:	b103      	cbz	r3, 8005f6a <_sbrk_r+0x1a>
 8005f68:	6023      	str	r3, [r4, #0]
 8005f6a:	bd38      	pop	{r3, r4, r5, pc}
 8005f6c:	200003e8 	.word	0x200003e8

08005f70 <memcpy>:
 8005f70:	440a      	add	r2, r1
 8005f72:	4291      	cmp	r1, r2
 8005f74:	f100 33ff 	add.w	r3, r0, #4294967295
 8005f78:	d100      	bne.n	8005f7c <memcpy+0xc>
 8005f7a:	4770      	bx	lr
 8005f7c:	b510      	push	{r4, lr}
 8005f7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f82:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005f86:	4291      	cmp	r1, r2
 8005f88:	d1f9      	bne.n	8005f7e <memcpy+0xe>
 8005f8a:	bd10      	pop	{r4, pc}

08005f8c <__assert_func>:
 8005f8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005f8e:	4614      	mov	r4, r2
 8005f90:	461a      	mov	r2, r3
 8005f92:	4b09      	ldr	r3, [pc, #36]	@ (8005fb8 <__assert_func+0x2c>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4605      	mov	r5, r0
 8005f98:	68d8      	ldr	r0, [r3, #12]
 8005f9a:	b14c      	cbz	r4, 8005fb0 <__assert_func+0x24>
 8005f9c:	4b07      	ldr	r3, [pc, #28]	@ (8005fbc <__assert_func+0x30>)
 8005f9e:	9100      	str	r1, [sp, #0]
 8005fa0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005fa4:	4906      	ldr	r1, [pc, #24]	@ (8005fc0 <__assert_func+0x34>)
 8005fa6:	462b      	mov	r3, r5
 8005fa8:	f000 f870 	bl	800608c <fiprintf>
 8005fac:	f000 f880 	bl	80060b0 <abort>
 8005fb0:	4b04      	ldr	r3, [pc, #16]	@ (8005fc4 <__assert_func+0x38>)
 8005fb2:	461c      	mov	r4, r3
 8005fb4:	e7f3      	b.n	8005f9e <__assert_func+0x12>
 8005fb6:	bf00      	nop
 8005fb8:	20000018 	.word	0x20000018
 8005fbc:	0800679d 	.word	0x0800679d
 8005fc0:	080067aa 	.word	0x080067aa
 8005fc4:	080067d8 	.word	0x080067d8

08005fc8 <_calloc_r>:
 8005fc8:	b570      	push	{r4, r5, r6, lr}
 8005fca:	fba1 5402 	umull	r5, r4, r1, r2
 8005fce:	b934      	cbnz	r4, 8005fde <_calloc_r+0x16>
 8005fd0:	4629      	mov	r1, r5
 8005fd2:	f7ff f999 	bl	8005308 <_malloc_r>
 8005fd6:	4606      	mov	r6, r0
 8005fd8:	b928      	cbnz	r0, 8005fe6 <_calloc_r+0x1e>
 8005fda:	4630      	mov	r0, r6
 8005fdc:	bd70      	pop	{r4, r5, r6, pc}
 8005fde:	220c      	movs	r2, #12
 8005fe0:	6002      	str	r2, [r0, #0]
 8005fe2:	2600      	movs	r6, #0
 8005fe4:	e7f9      	b.n	8005fda <_calloc_r+0x12>
 8005fe6:	462a      	mov	r2, r5
 8005fe8:	4621      	mov	r1, r4
 8005fea:	f7fe fa40 	bl	800446e <memset>
 8005fee:	e7f4      	b.n	8005fda <_calloc_r+0x12>

08005ff0 <__ascii_mbtowc>:
 8005ff0:	b082      	sub	sp, #8
 8005ff2:	b901      	cbnz	r1, 8005ff6 <__ascii_mbtowc+0x6>
 8005ff4:	a901      	add	r1, sp, #4
 8005ff6:	b142      	cbz	r2, 800600a <__ascii_mbtowc+0x1a>
 8005ff8:	b14b      	cbz	r3, 800600e <__ascii_mbtowc+0x1e>
 8005ffa:	7813      	ldrb	r3, [r2, #0]
 8005ffc:	600b      	str	r3, [r1, #0]
 8005ffe:	7812      	ldrb	r2, [r2, #0]
 8006000:	1e10      	subs	r0, r2, #0
 8006002:	bf18      	it	ne
 8006004:	2001      	movne	r0, #1
 8006006:	b002      	add	sp, #8
 8006008:	4770      	bx	lr
 800600a:	4610      	mov	r0, r2
 800600c:	e7fb      	b.n	8006006 <__ascii_mbtowc+0x16>
 800600e:	f06f 0001 	mvn.w	r0, #1
 8006012:	e7f8      	b.n	8006006 <__ascii_mbtowc+0x16>

08006014 <_realloc_r>:
 8006014:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006018:	4607      	mov	r7, r0
 800601a:	4614      	mov	r4, r2
 800601c:	460d      	mov	r5, r1
 800601e:	b921      	cbnz	r1, 800602a <_realloc_r+0x16>
 8006020:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006024:	4611      	mov	r1, r2
 8006026:	f7ff b96f 	b.w	8005308 <_malloc_r>
 800602a:	b92a      	cbnz	r2, 8006038 <_realloc_r+0x24>
 800602c:	f7ff f8f8 	bl	8005220 <_free_r>
 8006030:	4625      	mov	r5, r4
 8006032:	4628      	mov	r0, r5
 8006034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006038:	f000 f841 	bl	80060be <_malloc_usable_size_r>
 800603c:	4284      	cmp	r4, r0
 800603e:	4606      	mov	r6, r0
 8006040:	d802      	bhi.n	8006048 <_realloc_r+0x34>
 8006042:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006046:	d8f4      	bhi.n	8006032 <_realloc_r+0x1e>
 8006048:	4621      	mov	r1, r4
 800604a:	4638      	mov	r0, r7
 800604c:	f7ff f95c 	bl	8005308 <_malloc_r>
 8006050:	4680      	mov	r8, r0
 8006052:	b908      	cbnz	r0, 8006058 <_realloc_r+0x44>
 8006054:	4645      	mov	r5, r8
 8006056:	e7ec      	b.n	8006032 <_realloc_r+0x1e>
 8006058:	42b4      	cmp	r4, r6
 800605a:	4622      	mov	r2, r4
 800605c:	4629      	mov	r1, r5
 800605e:	bf28      	it	cs
 8006060:	4632      	movcs	r2, r6
 8006062:	f7ff ff85 	bl	8005f70 <memcpy>
 8006066:	4629      	mov	r1, r5
 8006068:	4638      	mov	r0, r7
 800606a:	f7ff f8d9 	bl	8005220 <_free_r>
 800606e:	e7f1      	b.n	8006054 <_realloc_r+0x40>

08006070 <__ascii_wctomb>:
 8006070:	4603      	mov	r3, r0
 8006072:	4608      	mov	r0, r1
 8006074:	b141      	cbz	r1, 8006088 <__ascii_wctomb+0x18>
 8006076:	2aff      	cmp	r2, #255	@ 0xff
 8006078:	d904      	bls.n	8006084 <__ascii_wctomb+0x14>
 800607a:	228a      	movs	r2, #138	@ 0x8a
 800607c:	601a      	str	r2, [r3, #0]
 800607e:	f04f 30ff 	mov.w	r0, #4294967295
 8006082:	4770      	bx	lr
 8006084:	700a      	strb	r2, [r1, #0]
 8006086:	2001      	movs	r0, #1
 8006088:	4770      	bx	lr
	...

0800608c <fiprintf>:
 800608c:	b40e      	push	{r1, r2, r3}
 800608e:	b503      	push	{r0, r1, lr}
 8006090:	4601      	mov	r1, r0
 8006092:	ab03      	add	r3, sp, #12
 8006094:	4805      	ldr	r0, [pc, #20]	@ (80060ac <fiprintf+0x20>)
 8006096:	f853 2b04 	ldr.w	r2, [r3], #4
 800609a:	6800      	ldr	r0, [r0, #0]
 800609c:	9301      	str	r3, [sp, #4]
 800609e:	f000 f83f 	bl	8006120 <_vfiprintf_r>
 80060a2:	b002      	add	sp, #8
 80060a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80060a8:	b003      	add	sp, #12
 80060aa:	4770      	bx	lr
 80060ac:	20000018 	.word	0x20000018

080060b0 <abort>:
 80060b0:	b508      	push	{r3, lr}
 80060b2:	2006      	movs	r0, #6
 80060b4:	f000 fa08 	bl	80064c8 <raise>
 80060b8:	2001      	movs	r0, #1
 80060ba:	f7fb fbe2 	bl	8001882 <_exit>

080060be <_malloc_usable_size_r>:
 80060be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060c2:	1f18      	subs	r0, r3, #4
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	bfbc      	itt	lt
 80060c8:	580b      	ldrlt	r3, [r1, r0]
 80060ca:	18c0      	addlt	r0, r0, r3
 80060cc:	4770      	bx	lr

080060ce <__sfputc_r>:
 80060ce:	6893      	ldr	r3, [r2, #8]
 80060d0:	3b01      	subs	r3, #1
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	b410      	push	{r4}
 80060d6:	6093      	str	r3, [r2, #8]
 80060d8:	da08      	bge.n	80060ec <__sfputc_r+0x1e>
 80060da:	6994      	ldr	r4, [r2, #24]
 80060dc:	42a3      	cmp	r3, r4
 80060de:	db01      	blt.n	80060e4 <__sfputc_r+0x16>
 80060e0:	290a      	cmp	r1, #10
 80060e2:	d103      	bne.n	80060ec <__sfputc_r+0x1e>
 80060e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80060e8:	f000 b932 	b.w	8006350 <__swbuf_r>
 80060ec:	6813      	ldr	r3, [r2, #0]
 80060ee:	1c58      	adds	r0, r3, #1
 80060f0:	6010      	str	r0, [r2, #0]
 80060f2:	7019      	strb	r1, [r3, #0]
 80060f4:	4608      	mov	r0, r1
 80060f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80060fa:	4770      	bx	lr

080060fc <__sfputs_r>:
 80060fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060fe:	4606      	mov	r6, r0
 8006100:	460f      	mov	r7, r1
 8006102:	4614      	mov	r4, r2
 8006104:	18d5      	adds	r5, r2, r3
 8006106:	42ac      	cmp	r4, r5
 8006108:	d101      	bne.n	800610e <__sfputs_r+0x12>
 800610a:	2000      	movs	r0, #0
 800610c:	e007      	b.n	800611e <__sfputs_r+0x22>
 800610e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006112:	463a      	mov	r2, r7
 8006114:	4630      	mov	r0, r6
 8006116:	f7ff ffda 	bl	80060ce <__sfputc_r>
 800611a:	1c43      	adds	r3, r0, #1
 800611c:	d1f3      	bne.n	8006106 <__sfputs_r+0xa>
 800611e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006120 <_vfiprintf_r>:
 8006120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006124:	460d      	mov	r5, r1
 8006126:	b09d      	sub	sp, #116	@ 0x74
 8006128:	4614      	mov	r4, r2
 800612a:	4698      	mov	r8, r3
 800612c:	4606      	mov	r6, r0
 800612e:	b118      	cbz	r0, 8006138 <_vfiprintf_r+0x18>
 8006130:	6a03      	ldr	r3, [r0, #32]
 8006132:	b90b      	cbnz	r3, 8006138 <_vfiprintf_r+0x18>
 8006134:	f7fe f900 	bl	8004338 <__sinit>
 8006138:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800613a:	07d9      	lsls	r1, r3, #31
 800613c:	d405      	bmi.n	800614a <_vfiprintf_r+0x2a>
 800613e:	89ab      	ldrh	r3, [r5, #12]
 8006140:	059a      	lsls	r2, r3, #22
 8006142:	d402      	bmi.n	800614a <_vfiprintf_r+0x2a>
 8006144:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006146:	f7fe fa10 	bl	800456a <__retarget_lock_acquire_recursive>
 800614a:	89ab      	ldrh	r3, [r5, #12]
 800614c:	071b      	lsls	r3, r3, #28
 800614e:	d501      	bpl.n	8006154 <_vfiprintf_r+0x34>
 8006150:	692b      	ldr	r3, [r5, #16]
 8006152:	b99b      	cbnz	r3, 800617c <_vfiprintf_r+0x5c>
 8006154:	4629      	mov	r1, r5
 8006156:	4630      	mov	r0, r6
 8006158:	f000 f938 	bl	80063cc <__swsetup_r>
 800615c:	b170      	cbz	r0, 800617c <_vfiprintf_r+0x5c>
 800615e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006160:	07dc      	lsls	r4, r3, #31
 8006162:	d504      	bpl.n	800616e <_vfiprintf_r+0x4e>
 8006164:	f04f 30ff 	mov.w	r0, #4294967295
 8006168:	b01d      	add	sp, #116	@ 0x74
 800616a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800616e:	89ab      	ldrh	r3, [r5, #12]
 8006170:	0598      	lsls	r0, r3, #22
 8006172:	d4f7      	bmi.n	8006164 <_vfiprintf_r+0x44>
 8006174:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006176:	f7fe f9f9 	bl	800456c <__retarget_lock_release_recursive>
 800617a:	e7f3      	b.n	8006164 <_vfiprintf_r+0x44>
 800617c:	2300      	movs	r3, #0
 800617e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006180:	2320      	movs	r3, #32
 8006182:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006186:	f8cd 800c 	str.w	r8, [sp, #12]
 800618a:	2330      	movs	r3, #48	@ 0x30
 800618c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800633c <_vfiprintf_r+0x21c>
 8006190:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006194:	f04f 0901 	mov.w	r9, #1
 8006198:	4623      	mov	r3, r4
 800619a:	469a      	mov	sl, r3
 800619c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80061a0:	b10a      	cbz	r2, 80061a6 <_vfiprintf_r+0x86>
 80061a2:	2a25      	cmp	r2, #37	@ 0x25
 80061a4:	d1f9      	bne.n	800619a <_vfiprintf_r+0x7a>
 80061a6:	ebba 0b04 	subs.w	fp, sl, r4
 80061aa:	d00b      	beq.n	80061c4 <_vfiprintf_r+0xa4>
 80061ac:	465b      	mov	r3, fp
 80061ae:	4622      	mov	r2, r4
 80061b0:	4629      	mov	r1, r5
 80061b2:	4630      	mov	r0, r6
 80061b4:	f7ff ffa2 	bl	80060fc <__sfputs_r>
 80061b8:	3001      	adds	r0, #1
 80061ba:	f000 80a7 	beq.w	800630c <_vfiprintf_r+0x1ec>
 80061be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80061c0:	445a      	add	r2, fp
 80061c2:	9209      	str	r2, [sp, #36]	@ 0x24
 80061c4:	f89a 3000 	ldrb.w	r3, [sl]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	f000 809f 	beq.w	800630c <_vfiprintf_r+0x1ec>
 80061ce:	2300      	movs	r3, #0
 80061d0:	f04f 32ff 	mov.w	r2, #4294967295
 80061d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80061d8:	f10a 0a01 	add.w	sl, sl, #1
 80061dc:	9304      	str	r3, [sp, #16]
 80061de:	9307      	str	r3, [sp, #28]
 80061e0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80061e4:	931a      	str	r3, [sp, #104]	@ 0x68
 80061e6:	4654      	mov	r4, sl
 80061e8:	2205      	movs	r2, #5
 80061ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061ee:	4853      	ldr	r0, [pc, #332]	@ (800633c <_vfiprintf_r+0x21c>)
 80061f0:	f7fa f80e 	bl	8000210 <memchr>
 80061f4:	9a04      	ldr	r2, [sp, #16]
 80061f6:	b9d8      	cbnz	r0, 8006230 <_vfiprintf_r+0x110>
 80061f8:	06d1      	lsls	r1, r2, #27
 80061fa:	bf44      	itt	mi
 80061fc:	2320      	movmi	r3, #32
 80061fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006202:	0713      	lsls	r3, r2, #28
 8006204:	bf44      	itt	mi
 8006206:	232b      	movmi	r3, #43	@ 0x2b
 8006208:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800620c:	f89a 3000 	ldrb.w	r3, [sl]
 8006210:	2b2a      	cmp	r3, #42	@ 0x2a
 8006212:	d015      	beq.n	8006240 <_vfiprintf_r+0x120>
 8006214:	9a07      	ldr	r2, [sp, #28]
 8006216:	4654      	mov	r4, sl
 8006218:	2000      	movs	r0, #0
 800621a:	f04f 0c0a 	mov.w	ip, #10
 800621e:	4621      	mov	r1, r4
 8006220:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006224:	3b30      	subs	r3, #48	@ 0x30
 8006226:	2b09      	cmp	r3, #9
 8006228:	d94b      	bls.n	80062c2 <_vfiprintf_r+0x1a2>
 800622a:	b1b0      	cbz	r0, 800625a <_vfiprintf_r+0x13a>
 800622c:	9207      	str	r2, [sp, #28]
 800622e:	e014      	b.n	800625a <_vfiprintf_r+0x13a>
 8006230:	eba0 0308 	sub.w	r3, r0, r8
 8006234:	fa09 f303 	lsl.w	r3, r9, r3
 8006238:	4313      	orrs	r3, r2
 800623a:	9304      	str	r3, [sp, #16]
 800623c:	46a2      	mov	sl, r4
 800623e:	e7d2      	b.n	80061e6 <_vfiprintf_r+0xc6>
 8006240:	9b03      	ldr	r3, [sp, #12]
 8006242:	1d19      	adds	r1, r3, #4
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	9103      	str	r1, [sp, #12]
 8006248:	2b00      	cmp	r3, #0
 800624a:	bfbb      	ittet	lt
 800624c:	425b      	neglt	r3, r3
 800624e:	f042 0202 	orrlt.w	r2, r2, #2
 8006252:	9307      	strge	r3, [sp, #28]
 8006254:	9307      	strlt	r3, [sp, #28]
 8006256:	bfb8      	it	lt
 8006258:	9204      	strlt	r2, [sp, #16]
 800625a:	7823      	ldrb	r3, [r4, #0]
 800625c:	2b2e      	cmp	r3, #46	@ 0x2e
 800625e:	d10a      	bne.n	8006276 <_vfiprintf_r+0x156>
 8006260:	7863      	ldrb	r3, [r4, #1]
 8006262:	2b2a      	cmp	r3, #42	@ 0x2a
 8006264:	d132      	bne.n	80062cc <_vfiprintf_r+0x1ac>
 8006266:	9b03      	ldr	r3, [sp, #12]
 8006268:	1d1a      	adds	r2, r3, #4
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	9203      	str	r2, [sp, #12]
 800626e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006272:	3402      	adds	r4, #2
 8006274:	9305      	str	r3, [sp, #20]
 8006276:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800634c <_vfiprintf_r+0x22c>
 800627a:	7821      	ldrb	r1, [r4, #0]
 800627c:	2203      	movs	r2, #3
 800627e:	4650      	mov	r0, sl
 8006280:	f7f9 ffc6 	bl	8000210 <memchr>
 8006284:	b138      	cbz	r0, 8006296 <_vfiprintf_r+0x176>
 8006286:	9b04      	ldr	r3, [sp, #16]
 8006288:	eba0 000a 	sub.w	r0, r0, sl
 800628c:	2240      	movs	r2, #64	@ 0x40
 800628e:	4082      	lsls	r2, r0
 8006290:	4313      	orrs	r3, r2
 8006292:	3401      	adds	r4, #1
 8006294:	9304      	str	r3, [sp, #16]
 8006296:	f814 1b01 	ldrb.w	r1, [r4], #1
 800629a:	4829      	ldr	r0, [pc, #164]	@ (8006340 <_vfiprintf_r+0x220>)
 800629c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80062a0:	2206      	movs	r2, #6
 80062a2:	f7f9 ffb5 	bl	8000210 <memchr>
 80062a6:	2800      	cmp	r0, #0
 80062a8:	d03f      	beq.n	800632a <_vfiprintf_r+0x20a>
 80062aa:	4b26      	ldr	r3, [pc, #152]	@ (8006344 <_vfiprintf_r+0x224>)
 80062ac:	bb1b      	cbnz	r3, 80062f6 <_vfiprintf_r+0x1d6>
 80062ae:	9b03      	ldr	r3, [sp, #12]
 80062b0:	3307      	adds	r3, #7
 80062b2:	f023 0307 	bic.w	r3, r3, #7
 80062b6:	3308      	adds	r3, #8
 80062b8:	9303      	str	r3, [sp, #12]
 80062ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062bc:	443b      	add	r3, r7
 80062be:	9309      	str	r3, [sp, #36]	@ 0x24
 80062c0:	e76a      	b.n	8006198 <_vfiprintf_r+0x78>
 80062c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80062c6:	460c      	mov	r4, r1
 80062c8:	2001      	movs	r0, #1
 80062ca:	e7a8      	b.n	800621e <_vfiprintf_r+0xfe>
 80062cc:	2300      	movs	r3, #0
 80062ce:	3401      	adds	r4, #1
 80062d0:	9305      	str	r3, [sp, #20]
 80062d2:	4619      	mov	r1, r3
 80062d4:	f04f 0c0a 	mov.w	ip, #10
 80062d8:	4620      	mov	r0, r4
 80062da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80062de:	3a30      	subs	r2, #48	@ 0x30
 80062e0:	2a09      	cmp	r2, #9
 80062e2:	d903      	bls.n	80062ec <_vfiprintf_r+0x1cc>
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d0c6      	beq.n	8006276 <_vfiprintf_r+0x156>
 80062e8:	9105      	str	r1, [sp, #20]
 80062ea:	e7c4      	b.n	8006276 <_vfiprintf_r+0x156>
 80062ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80062f0:	4604      	mov	r4, r0
 80062f2:	2301      	movs	r3, #1
 80062f4:	e7f0      	b.n	80062d8 <_vfiprintf_r+0x1b8>
 80062f6:	ab03      	add	r3, sp, #12
 80062f8:	9300      	str	r3, [sp, #0]
 80062fa:	462a      	mov	r2, r5
 80062fc:	4b12      	ldr	r3, [pc, #72]	@ (8006348 <_vfiprintf_r+0x228>)
 80062fe:	a904      	add	r1, sp, #16
 8006300:	4630      	mov	r0, r6
 8006302:	f7fd fbd7 	bl	8003ab4 <_printf_float>
 8006306:	4607      	mov	r7, r0
 8006308:	1c78      	adds	r0, r7, #1
 800630a:	d1d6      	bne.n	80062ba <_vfiprintf_r+0x19a>
 800630c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800630e:	07d9      	lsls	r1, r3, #31
 8006310:	d405      	bmi.n	800631e <_vfiprintf_r+0x1fe>
 8006312:	89ab      	ldrh	r3, [r5, #12]
 8006314:	059a      	lsls	r2, r3, #22
 8006316:	d402      	bmi.n	800631e <_vfiprintf_r+0x1fe>
 8006318:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800631a:	f7fe f927 	bl	800456c <__retarget_lock_release_recursive>
 800631e:	89ab      	ldrh	r3, [r5, #12]
 8006320:	065b      	lsls	r3, r3, #25
 8006322:	f53f af1f 	bmi.w	8006164 <_vfiprintf_r+0x44>
 8006326:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006328:	e71e      	b.n	8006168 <_vfiprintf_r+0x48>
 800632a:	ab03      	add	r3, sp, #12
 800632c:	9300      	str	r3, [sp, #0]
 800632e:	462a      	mov	r2, r5
 8006330:	4b05      	ldr	r3, [pc, #20]	@ (8006348 <_vfiprintf_r+0x228>)
 8006332:	a904      	add	r1, sp, #16
 8006334:	4630      	mov	r0, r6
 8006336:	f7fd fe55 	bl	8003fe4 <_printf_i>
 800633a:	e7e4      	b.n	8006306 <_vfiprintf_r+0x1e6>
 800633c:	08006782 	.word	0x08006782
 8006340:	0800678c 	.word	0x0800678c
 8006344:	08003ab5 	.word	0x08003ab5
 8006348:	080060fd 	.word	0x080060fd
 800634c:	08006788 	.word	0x08006788

08006350 <__swbuf_r>:
 8006350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006352:	460e      	mov	r6, r1
 8006354:	4614      	mov	r4, r2
 8006356:	4605      	mov	r5, r0
 8006358:	b118      	cbz	r0, 8006362 <__swbuf_r+0x12>
 800635a:	6a03      	ldr	r3, [r0, #32]
 800635c:	b90b      	cbnz	r3, 8006362 <__swbuf_r+0x12>
 800635e:	f7fd ffeb 	bl	8004338 <__sinit>
 8006362:	69a3      	ldr	r3, [r4, #24]
 8006364:	60a3      	str	r3, [r4, #8]
 8006366:	89a3      	ldrh	r3, [r4, #12]
 8006368:	071a      	lsls	r2, r3, #28
 800636a:	d501      	bpl.n	8006370 <__swbuf_r+0x20>
 800636c:	6923      	ldr	r3, [r4, #16]
 800636e:	b943      	cbnz	r3, 8006382 <__swbuf_r+0x32>
 8006370:	4621      	mov	r1, r4
 8006372:	4628      	mov	r0, r5
 8006374:	f000 f82a 	bl	80063cc <__swsetup_r>
 8006378:	b118      	cbz	r0, 8006382 <__swbuf_r+0x32>
 800637a:	f04f 37ff 	mov.w	r7, #4294967295
 800637e:	4638      	mov	r0, r7
 8006380:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006382:	6823      	ldr	r3, [r4, #0]
 8006384:	6922      	ldr	r2, [r4, #16]
 8006386:	1a98      	subs	r0, r3, r2
 8006388:	6963      	ldr	r3, [r4, #20]
 800638a:	b2f6      	uxtb	r6, r6
 800638c:	4283      	cmp	r3, r0
 800638e:	4637      	mov	r7, r6
 8006390:	dc05      	bgt.n	800639e <__swbuf_r+0x4e>
 8006392:	4621      	mov	r1, r4
 8006394:	4628      	mov	r0, r5
 8006396:	f7ff fd99 	bl	8005ecc <_fflush_r>
 800639a:	2800      	cmp	r0, #0
 800639c:	d1ed      	bne.n	800637a <__swbuf_r+0x2a>
 800639e:	68a3      	ldr	r3, [r4, #8]
 80063a0:	3b01      	subs	r3, #1
 80063a2:	60a3      	str	r3, [r4, #8]
 80063a4:	6823      	ldr	r3, [r4, #0]
 80063a6:	1c5a      	adds	r2, r3, #1
 80063a8:	6022      	str	r2, [r4, #0]
 80063aa:	701e      	strb	r6, [r3, #0]
 80063ac:	6962      	ldr	r2, [r4, #20]
 80063ae:	1c43      	adds	r3, r0, #1
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d004      	beq.n	80063be <__swbuf_r+0x6e>
 80063b4:	89a3      	ldrh	r3, [r4, #12]
 80063b6:	07db      	lsls	r3, r3, #31
 80063b8:	d5e1      	bpl.n	800637e <__swbuf_r+0x2e>
 80063ba:	2e0a      	cmp	r6, #10
 80063bc:	d1df      	bne.n	800637e <__swbuf_r+0x2e>
 80063be:	4621      	mov	r1, r4
 80063c0:	4628      	mov	r0, r5
 80063c2:	f7ff fd83 	bl	8005ecc <_fflush_r>
 80063c6:	2800      	cmp	r0, #0
 80063c8:	d0d9      	beq.n	800637e <__swbuf_r+0x2e>
 80063ca:	e7d6      	b.n	800637a <__swbuf_r+0x2a>

080063cc <__swsetup_r>:
 80063cc:	b538      	push	{r3, r4, r5, lr}
 80063ce:	4b29      	ldr	r3, [pc, #164]	@ (8006474 <__swsetup_r+0xa8>)
 80063d0:	4605      	mov	r5, r0
 80063d2:	6818      	ldr	r0, [r3, #0]
 80063d4:	460c      	mov	r4, r1
 80063d6:	b118      	cbz	r0, 80063e0 <__swsetup_r+0x14>
 80063d8:	6a03      	ldr	r3, [r0, #32]
 80063da:	b90b      	cbnz	r3, 80063e0 <__swsetup_r+0x14>
 80063dc:	f7fd ffac 	bl	8004338 <__sinit>
 80063e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063e4:	0719      	lsls	r1, r3, #28
 80063e6:	d422      	bmi.n	800642e <__swsetup_r+0x62>
 80063e8:	06da      	lsls	r2, r3, #27
 80063ea:	d407      	bmi.n	80063fc <__swsetup_r+0x30>
 80063ec:	2209      	movs	r2, #9
 80063ee:	602a      	str	r2, [r5, #0]
 80063f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80063f4:	81a3      	strh	r3, [r4, #12]
 80063f6:	f04f 30ff 	mov.w	r0, #4294967295
 80063fa:	e033      	b.n	8006464 <__swsetup_r+0x98>
 80063fc:	0758      	lsls	r0, r3, #29
 80063fe:	d512      	bpl.n	8006426 <__swsetup_r+0x5a>
 8006400:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006402:	b141      	cbz	r1, 8006416 <__swsetup_r+0x4a>
 8006404:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006408:	4299      	cmp	r1, r3
 800640a:	d002      	beq.n	8006412 <__swsetup_r+0x46>
 800640c:	4628      	mov	r0, r5
 800640e:	f7fe ff07 	bl	8005220 <_free_r>
 8006412:	2300      	movs	r3, #0
 8006414:	6363      	str	r3, [r4, #52]	@ 0x34
 8006416:	89a3      	ldrh	r3, [r4, #12]
 8006418:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800641c:	81a3      	strh	r3, [r4, #12]
 800641e:	2300      	movs	r3, #0
 8006420:	6063      	str	r3, [r4, #4]
 8006422:	6923      	ldr	r3, [r4, #16]
 8006424:	6023      	str	r3, [r4, #0]
 8006426:	89a3      	ldrh	r3, [r4, #12]
 8006428:	f043 0308 	orr.w	r3, r3, #8
 800642c:	81a3      	strh	r3, [r4, #12]
 800642e:	6923      	ldr	r3, [r4, #16]
 8006430:	b94b      	cbnz	r3, 8006446 <__swsetup_r+0x7a>
 8006432:	89a3      	ldrh	r3, [r4, #12]
 8006434:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006438:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800643c:	d003      	beq.n	8006446 <__swsetup_r+0x7a>
 800643e:	4621      	mov	r1, r4
 8006440:	4628      	mov	r0, r5
 8006442:	f000 f883 	bl	800654c <__smakebuf_r>
 8006446:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800644a:	f013 0201 	ands.w	r2, r3, #1
 800644e:	d00a      	beq.n	8006466 <__swsetup_r+0x9a>
 8006450:	2200      	movs	r2, #0
 8006452:	60a2      	str	r2, [r4, #8]
 8006454:	6962      	ldr	r2, [r4, #20]
 8006456:	4252      	negs	r2, r2
 8006458:	61a2      	str	r2, [r4, #24]
 800645a:	6922      	ldr	r2, [r4, #16]
 800645c:	b942      	cbnz	r2, 8006470 <__swsetup_r+0xa4>
 800645e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006462:	d1c5      	bne.n	80063f0 <__swsetup_r+0x24>
 8006464:	bd38      	pop	{r3, r4, r5, pc}
 8006466:	0799      	lsls	r1, r3, #30
 8006468:	bf58      	it	pl
 800646a:	6962      	ldrpl	r2, [r4, #20]
 800646c:	60a2      	str	r2, [r4, #8]
 800646e:	e7f4      	b.n	800645a <__swsetup_r+0x8e>
 8006470:	2000      	movs	r0, #0
 8006472:	e7f7      	b.n	8006464 <__swsetup_r+0x98>
 8006474:	20000018 	.word	0x20000018

08006478 <_raise_r>:
 8006478:	291f      	cmp	r1, #31
 800647a:	b538      	push	{r3, r4, r5, lr}
 800647c:	4605      	mov	r5, r0
 800647e:	460c      	mov	r4, r1
 8006480:	d904      	bls.n	800648c <_raise_r+0x14>
 8006482:	2316      	movs	r3, #22
 8006484:	6003      	str	r3, [r0, #0]
 8006486:	f04f 30ff 	mov.w	r0, #4294967295
 800648a:	bd38      	pop	{r3, r4, r5, pc}
 800648c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800648e:	b112      	cbz	r2, 8006496 <_raise_r+0x1e>
 8006490:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006494:	b94b      	cbnz	r3, 80064aa <_raise_r+0x32>
 8006496:	4628      	mov	r0, r5
 8006498:	f000 f830 	bl	80064fc <_getpid_r>
 800649c:	4622      	mov	r2, r4
 800649e:	4601      	mov	r1, r0
 80064a0:	4628      	mov	r0, r5
 80064a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80064a6:	f000 b817 	b.w	80064d8 <_kill_r>
 80064aa:	2b01      	cmp	r3, #1
 80064ac:	d00a      	beq.n	80064c4 <_raise_r+0x4c>
 80064ae:	1c59      	adds	r1, r3, #1
 80064b0:	d103      	bne.n	80064ba <_raise_r+0x42>
 80064b2:	2316      	movs	r3, #22
 80064b4:	6003      	str	r3, [r0, #0]
 80064b6:	2001      	movs	r0, #1
 80064b8:	e7e7      	b.n	800648a <_raise_r+0x12>
 80064ba:	2100      	movs	r1, #0
 80064bc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80064c0:	4620      	mov	r0, r4
 80064c2:	4798      	blx	r3
 80064c4:	2000      	movs	r0, #0
 80064c6:	e7e0      	b.n	800648a <_raise_r+0x12>

080064c8 <raise>:
 80064c8:	4b02      	ldr	r3, [pc, #8]	@ (80064d4 <raise+0xc>)
 80064ca:	4601      	mov	r1, r0
 80064cc:	6818      	ldr	r0, [r3, #0]
 80064ce:	f7ff bfd3 	b.w	8006478 <_raise_r>
 80064d2:	bf00      	nop
 80064d4:	20000018 	.word	0x20000018

080064d8 <_kill_r>:
 80064d8:	b538      	push	{r3, r4, r5, lr}
 80064da:	4d07      	ldr	r5, [pc, #28]	@ (80064f8 <_kill_r+0x20>)
 80064dc:	2300      	movs	r3, #0
 80064de:	4604      	mov	r4, r0
 80064e0:	4608      	mov	r0, r1
 80064e2:	4611      	mov	r1, r2
 80064e4:	602b      	str	r3, [r5, #0]
 80064e6:	f7fb f9bc 	bl	8001862 <_kill>
 80064ea:	1c43      	adds	r3, r0, #1
 80064ec:	d102      	bne.n	80064f4 <_kill_r+0x1c>
 80064ee:	682b      	ldr	r3, [r5, #0]
 80064f0:	b103      	cbz	r3, 80064f4 <_kill_r+0x1c>
 80064f2:	6023      	str	r3, [r4, #0]
 80064f4:	bd38      	pop	{r3, r4, r5, pc}
 80064f6:	bf00      	nop
 80064f8:	200003e8 	.word	0x200003e8

080064fc <_getpid_r>:
 80064fc:	f7fb b9a9 	b.w	8001852 <_getpid>

08006500 <__swhatbuf_r>:
 8006500:	b570      	push	{r4, r5, r6, lr}
 8006502:	460c      	mov	r4, r1
 8006504:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006508:	2900      	cmp	r1, #0
 800650a:	b096      	sub	sp, #88	@ 0x58
 800650c:	4615      	mov	r5, r2
 800650e:	461e      	mov	r6, r3
 8006510:	da0d      	bge.n	800652e <__swhatbuf_r+0x2e>
 8006512:	89a3      	ldrh	r3, [r4, #12]
 8006514:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006518:	f04f 0100 	mov.w	r1, #0
 800651c:	bf14      	ite	ne
 800651e:	2340      	movne	r3, #64	@ 0x40
 8006520:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006524:	2000      	movs	r0, #0
 8006526:	6031      	str	r1, [r6, #0]
 8006528:	602b      	str	r3, [r5, #0]
 800652a:	b016      	add	sp, #88	@ 0x58
 800652c:	bd70      	pop	{r4, r5, r6, pc}
 800652e:	466a      	mov	r2, sp
 8006530:	f000 f848 	bl	80065c4 <_fstat_r>
 8006534:	2800      	cmp	r0, #0
 8006536:	dbec      	blt.n	8006512 <__swhatbuf_r+0x12>
 8006538:	9901      	ldr	r1, [sp, #4]
 800653a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800653e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006542:	4259      	negs	r1, r3
 8006544:	4159      	adcs	r1, r3
 8006546:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800654a:	e7eb      	b.n	8006524 <__swhatbuf_r+0x24>

0800654c <__smakebuf_r>:
 800654c:	898b      	ldrh	r3, [r1, #12]
 800654e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006550:	079d      	lsls	r5, r3, #30
 8006552:	4606      	mov	r6, r0
 8006554:	460c      	mov	r4, r1
 8006556:	d507      	bpl.n	8006568 <__smakebuf_r+0x1c>
 8006558:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800655c:	6023      	str	r3, [r4, #0]
 800655e:	6123      	str	r3, [r4, #16]
 8006560:	2301      	movs	r3, #1
 8006562:	6163      	str	r3, [r4, #20]
 8006564:	b003      	add	sp, #12
 8006566:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006568:	ab01      	add	r3, sp, #4
 800656a:	466a      	mov	r2, sp
 800656c:	f7ff ffc8 	bl	8006500 <__swhatbuf_r>
 8006570:	9f00      	ldr	r7, [sp, #0]
 8006572:	4605      	mov	r5, r0
 8006574:	4639      	mov	r1, r7
 8006576:	4630      	mov	r0, r6
 8006578:	f7fe fec6 	bl	8005308 <_malloc_r>
 800657c:	b948      	cbnz	r0, 8006592 <__smakebuf_r+0x46>
 800657e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006582:	059a      	lsls	r2, r3, #22
 8006584:	d4ee      	bmi.n	8006564 <__smakebuf_r+0x18>
 8006586:	f023 0303 	bic.w	r3, r3, #3
 800658a:	f043 0302 	orr.w	r3, r3, #2
 800658e:	81a3      	strh	r3, [r4, #12]
 8006590:	e7e2      	b.n	8006558 <__smakebuf_r+0xc>
 8006592:	89a3      	ldrh	r3, [r4, #12]
 8006594:	6020      	str	r0, [r4, #0]
 8006596:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800659a:	81a3      	strh	r3, [r4, #12]
 800659c:	9b01      	ldr	r3, [sp, #4]
 800659e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80065a2:	b15b      	cbz	r3, 80065bc <__smakebuf_r+0x70>
 80065a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065a8:	4630      	mov	r0, r6
 80065aa:	f000 f81d 	bl	80065e8 <_isatty_r>
 80065ae:	b128      	cbz	r0, 80065bc <__smakebuf_r+0x70>
 80065b0:	89a3      	ldrh	r3, [r4, #12]
 80065b2:	f023 0303 	bic.w	r3, r3, #3
 80065b6:	f043 0301 	orr.w	r3, r3, #1
 80065ba:	81a3      	strh	r3, [r4, #12]
 80065bc:	89a3      	ldrh	r3, [r4, #12]
 80065be:	431d      	orrs	r5, r3
 80065c0:	81a5      	strh	r5, [r4, #12]
 80065c2:	e7cf      	b.n	8006564 <__smakebuf_r+0x18>

080065c4 <_fstat_r>:
 80065c4:	b538      	push	{r3, r4, r5, lr}
 80065c6:	4d07      	ldr	r5, [pc, #28]	@ (80065e4 <_fstat_r+0x20>)
 80065c8:	2300      	movs	r3, #0
 80065ca:	4604      	mov	r4, r0
 80065cc:	4608      	mov	r0, r1
 80065ce:	4611      	mov	r1, r2
 80065d0:	602b      	str	r3, [r5, #0]
 80065d2:	f7fb f9a6 	bl	8001922 <_fstat>
 80065d6:	1c43      	adds	r3, r0, #1
 80065d8:	d102      	bne.n	80065e0 <_fstat_r+0x1c>
 80065da:	682b      	ldr	r3, [r5, #0]
 80065dc:	b103      	cbz	r3, 80065e0 <_fstat_r+0x1c>
 80065de:	6023      	str	r3, [r4, #0]
 80065e0:	bd38      	pop	{r3, r4, r5, pc}
 80065e2:	bf00      	nop
 80065e4:	200003e8 	.word	0x200003e8

080065e8 <_isatty_r>:
 80065e8:	b538      	push	{r3, r4, r5, lr}
 80065ea:	4d06      	ldr	r5, [pc, #24]	@ (8006604 <_isatty_r+0x1c>)
 80065ec:	2300      	movs	r3, #0
 80065ee:	4604      	mov	r4, r0
 80065f0:	4608      	mov	r0, r1
 80065f2:	602b      	str	r3, [r5, #0]
 80065f4:	f7fb f9a5 	bl	8001942 <_isatty>
 80065f8:	1c43      	adds	r3, r0, #1
 80065fa:	d102      	bne.n	8006602 <_isatty_r+0x1a>
 80065fc:	682b      	ldr	r3, [r5, #0]
 80065fe:	b103      	cbz	r3, 8006602 <_isatty_r+0x1a>
 8006600:	6023      	str	r3, [r4, #0]
 8006602:	bd38      	pop	{r3, r4, r5, pc}
 8006604:	200003e8 	.word	0x200003e8

08006608 <_init>:
 8006608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800660a:	bf00      	nop
 800660c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800660e:	bc08      	pop	{r3}
 8006610:	469e      	mov	lr, r3
 8006612:	4770      	bx	lr

08006614 <_fini>:
 8006614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006616:	bf00      	nop
 8006618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800661a:	bc08      	pop	{r3}
 800661c:	469e      	mov	lr, r3
 800661e:	4770      	bx	lr
