# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/media/mediatek,mdp3-wrot.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Mediatek Media Data Path 3 Device Tree Bindings

maintainers:
  - Daoyuan Huang <daoyuan.huang@mediatek.com>
  - Moudy Ho <moudy.ho@mediatek.com>

description: |
  One of Media Data Path 3 (MDP3) components used to write DMA with frame rotation.

properties:
  compatible:
    items:
      - enum:
        - mediatek,mt8183-mdp3-wrot

  mediatek,mdp3-id:
    $ref: /schemas/types.yaml#/definitions/uint32
    maxItems: 1
    description: |
      HW index to distinguish same functionality modules.

  reg:
    description: |
      Physical base address and length of the function block
      register space, the number aligns with the component
      and its own subcomponent.

  mediatek,gce-client-reg:
    $ref: /schemas/types.yaml#/definitions/phandle-array
    description: |
      sub-system id corresponding to the global command engine (GCE)
      register address.
      $ref: /schemas/mailbox/mtk-gce.txt

  power-domains:
    maxItems: 1

  clocks:
    minItems: 1

  iommus:
    $ref: /schemas/types.yaml#/definitions/phandle
    description: |
      Should point to the respective IOMMU block with master
      port as argument.
      $ref: /schemas/iommu/mediatek,iommu.yaml

additionalProperties: false

examples:
  - |
    #include <dt-bindings/clock/mt8183-clk.h>
    #include <dt-bindings/gce/mt8183-gce.h>
    #include <dt-bindings/power/mt8183-power.h>
    #include <dt-bindings/memory/mt8183-larb-port.h>

    mdp3_wrot0: mdp3_wrot0@14005000 {
      compatible = "mediatek,mt8183-mdp3-wrot";
      mediatek,mdp3-id = <0>;
      reg = <0x14005000 0x1000>;
      mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0x5000 0x1000>;
      power-domains = <&spm MT8183_POWER_DOMAIN_DISP>;
      clocks = <&mmsys CLK_MM_MDP_WROT0>;
      iommus = <&iommu>;
    };
