;redcode
;assert 1
	SPL 0, <922
	CMP -209, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN <-501, @-770
	SUB 12, @10
	DJN 10, 0
	ADD 210, 30
	ADD 810, 9
	SUB @0, @2
	ADD 30, @5
	SUB <0, @2
	SUB @-127, 100
	JMP <-168, 100
	DJN 10, 0
	SUB <0, @2
	SPL 0, #2
	CMP 218, -30
	CMP 218, -30
	SUB #12, @280
	SUB 12, @10
	DJN <-501, @-770
	SUB @-127, 100
	SPL -180, #-303
	SUB @-127, 100
	JMN 108, #2
	SUB <0, @2
	SPL @500, -90
	ADD 218, -30
	JMN 0, #2
	JMN -7, @-120
	SUB @127, 106
	JMN 0, #2
	ADD <500, -90
	SUB @127, 106
	SUB @121, <503
	ADD 218, -30
	ADD -307, <-120
	SUB @121, <503
	ADD 210, 30
	SUB #12, @200
	CMP -209, <-120
	SLT 210, 30
	SUB #12, @200
	MOV -7, <-20
	SUB #12, @200
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
	CMP -209, <-120
