{"vcs1":{"timestamp_begin":1729354492.694001279, "rt":1.46, "ut":0.33, "st":0.27}}
{"vcselab":{"timestamp_begin":1729354494.224670426, "rt":1.99, "ut":0.25, "st":0.17}}
{"link":{"timestamp_begin":1729354496.280942903, "rt":0.33, "ut":0.14, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729354492.161927208}
{"VCS_COMP_START_TIME": 1729354492.161927208}
{"VCS_COMP_END_TIME": 1729354497.968909742}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330220}}
{"stitch_vcselab": {"peak_mem": 215124}}
