\hypertarget{struct_s_d_i_o___type_def}{}\doxysection{S\+D\+I\+O\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_d_i_o___type_def}\index{SDIO\_TypeDef@{SDIO\_TypeDef}}


SD host Interface.  




{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a7c156bc55f6d970a846a459d57a9e940}{P\+O\+W\+ER}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_aeb1e30ce2038628e45264f75e5e926bb}{C\+L\+K\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a3e24392875e98cd09043e54a0990ab7a}{A\+RG}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_abbbdc3174e12dab21123d746d65f345d}{C\+MD}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_ad0076eec3f30c0279c193da7173af543}{R\+E\+S\+P\+C\+MD}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a53f4c92d9a06bfee520718c82f0027b1}{R\+E\+S\+P1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_af06e60089c11f9402d69a56aa828edda}{R\+E\+S\+P2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a51c8a77f72757a2c17d38b61ff13f356}{R\+E\+S\+P3}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a2c4c03d0ead9405bf5b3b3224b36e639}{R\+E\+S\+P4}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a5af1984c7c00890598ca74fc85449f9f}{D\+T\+I\+M\+ER}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_aa98ab507ed05468ca4baccd1731231cd}{D\+L\+EN}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a801519a7af801ad43b88007bf4e2e906}{D\+C\+T\+RL}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a9055054e38631b8834a95730a2b1b1b9}{D\+C\+O\+U\+NT}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a48171dbf6fb65eba02b912209ef29cce}{S\+TA}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_ae3c052b85cc438d2b3069f99620e5139}{I\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a9a08e405ab985c60ff9031025ab37d31}{M\+A\+SK}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a33cb9d9c17ad0f0c3071cac5e75297a9}{R\+E\+S\+E\+R\+V\+E\+D0}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a463869ee8a7e62724f284e42d26aff7f}{F\+I\+F\+O\+C\+NT}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a4017b35303754e115249d3c75bdf6894}{R\+E\+S\+E\+R\+V\+E\+D1}} \mbox{[}13\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_ab4757027388ea3a0a6f114d7de2ed4cf}{F\+I\+FO}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SD host Interface. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_s_d_i_o___type_def_a3e24392875e98cd09043e54a0990ab7a}\label{struct_s_d_i_o___type_def_a3e24392875e98cd09043e54a0990ab7a}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!ARG@{ARG}}
\index{ARG@{ARG}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ARG}{ARG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+A\+RG}

S\+D\+IO argument register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_s_d_i_o___type_def_aeb1e30ce2038628e45264f75e5e926bb}\label{struct_s_d_i_o___type_def_aeb1e30ce2038628e45264f75e5e926bb}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!CLKCR@{CLKCR}}
\index{CLKCR@{CLKCR}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CLKCR}{CLKCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+C\+L\+K\+CR}

S\+DI clock control register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_s_d_i_o___type_def_abbbdc3174e12dab21123d746d65f345d}\label{struct_s_d_i_o___type_def_abbbdc3174e12dab21123d746d65f345d}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!CMD@{CMD}}
\index{CMD@{CMD}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMD}{CMD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+C\+MD}

S\+D\+IO command register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_s_d_i_o___type_def_a9055054e38631b8834a95730a2b1b1b9}\label{struct_s_d_i_o___type_def_a9055054e38631b8834a95730a2b1b1b9}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!DCOUNT@{DCOUNT}}
\index{DCOUNT@{DCOUNT}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DCOUNT}{DCOUNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+D\+C\+O\+U\+NT}

S\+D\+IO data counter register, Address offset\+: 0x30 \mbox{\Hypertarget{struct_s_d_i_o___type_def_a801519a7af801ad43b88007bf4e2e906}\label{struct_s_d_i_o___type_def_a801519a7af801ad43b88007bf4e2e906}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!DCTRL@{DCTRL}}
\index{DCTRL@{DCTRL}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DCTRL}{DCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+D\+C\+T\+RL}

S\+D\+IO data control register, Address offset\+: 0x2C \mbox{\Hypertarget{struct_s_d_i_o___type_def_aa98ab507ed05468ca4baccd1731231cd}\label{struct_s_d_i_o___type_def_aa98ab507ed05468ca4baccd1731231cd}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!DLEN@{DLEN}}
\index{DLEN@{DLEN}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DLEN}{DLEN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+D\+L\+EN}

S\+D\+IO data length register, Address offset\+: 0x28 \mbox{\Hypertarget{struct_s_d_i_o___type_def_a5af1984c7c00890598ca74fc85449f9f}\label{struct_s_d_i_o___type_def_a5af1984c7c00890598ca74fc85449f9f}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!DTIMER@{DTIMER}}
\index{DTIMER@{DTIMER}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DTIMER}{DTIMER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+D\+T\+I\+M\+ER}

S\+D\+IO data timer register, Address offset\+: 0x24 \mbox{\Hypertarget{struct_s_d_i_o___type_def_ab4757027388ea3a0a6f114d7de2ed4cf}\label{struct_s_d_i_o___type_def_ab4757027388ea3a0a6f114d7de2ed4cf}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!FIFO@{FIFO}}
\index{FIFO@{FIFO}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FIFO}{FIFO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+F\+I\+FO}

S\+D\+IO data F\+I\+FO register, Address offset\+: 0x80 \mbox{\Hypertarget{struct_s_d_i_o___type_def_a463869ee8a7e62724f284e42d26aff7f}\label{struct_s_d_i_o___type_def_a463869ee8a7e62724f284e42d26aff7f}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!FIFOCNT@{FIFOCNT}}
\index{FIFOCNT@{FIFOCNT}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FIFOCNT}{FIFOCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+F\+I\+F\+O\+C\+NT}

S\+D\+IO F\+I\+FO counter register, Address offset\+: 0x48 \mbox{\Hypertarget{struct_s_d_i_o___type_def_ae3c052b85cc438d2b3069f99620e5139}\label{struct_s_d_i_o___type_def_ae3c052b85cc438d2b3069f99620e5139}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+I\+CR}

S\+D\+IO interrupt clear register, Address offset\+: 0x38 \mbox{\Hypertarget{struct_s_d_i_o___type_def_a9a08e405ab985c60ff9031025ab37d31}\label{struct_s_d_i_o___type_def_a9a08e405ab985c60ff9031025ab37d31}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!MASK@{MASK}}
\index{MASK@{MASK}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MASK}{MASK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+M\+A\+SK}

S\+D\+IO mask register, Address offset\+: 0x3C \mbox{\Hypertarget{struct_s_d_i_o___type_def_a7c156bc55f6d970a846a459d57a9e940}\label{struct_s_d_i_o___type_def_a7c156bc55f6d970a846a459d57a9e940}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!POWER@{POWER}}
\index{POWER@{POWER}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{POWER}{POWER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+P\+O\+W\+ER}

S\+D\+IO power control register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_s_d_i_o___type_def_a33cb9d9c17ad0f0c3071cac5e75297a9}\label{struct_s_d_i_o___type_def_a33cb9d9c17ad0f0c3071cac5e75297a9}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}2\mbox{]}}

Reserved, 0x40-\/0x44 ~\newline
 \mbox{\Hypertarget{struct_s_d_i_o___type_def_a4017b35303754e115249d3c75bdf6894}\label{struct_s_d_i_o___type_def_a4017b35303754e115249d3c75bdf6894}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}13\mbox{]}}

Reserved, 0x4\+C-\/0x7C ~\newline
 \mbox{\Hypertarget{struct_s_d_i_o___type_def_a53f4c92d9a06bfee520718c82f0027b1}\label{struct_s_d_i_o___type_def_a53f4c92d9a06bfee520718c82f0027b1}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!RESP1@{RESP1}}
\index{RESP1@{RESP1}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESP1}{RESP1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+R\+E\+S\+P1}

S\+D\+IO response 1 register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_s_d_i_o___type_def_af06e60089c11f9402d69a56aa828edda}\label{struct_s_d_i_o___type_def_af06e60089c11f9402d69a56aa828edda}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!RESP2@{RESP2}}
\index{RESP2@{RESP2}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESP2}{RESP2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+R\+E\+S\+P2}

S\+D\+IO response 2 register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_s_d_i_o___type_def_a51c8a77f72757a2c17d38b61ff13f356}\label{struct_s_d_i_o___type_def_a51c8a77f72757a2c17d38b61ff13f356}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!RESP3@{RESP3}}
\index{RESP3@{RESP3}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESP3}{RESP3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+R\+E\+S\+P3}

S\+D\+IO response 3 register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_s_d_i_o___type_def_a2c4c03d0ead9405bf5b3b3224b36e639}\label{struct_s_d_i_o___type_def_a2c4c03d0ead9405bf5b3b3224b36e639}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!RESP4@{RESP4}}
\index{RESP4@{RESP4}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESP4}{RESP4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+R\+E\+S\+P4}

S\+D\+IO response 4 register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_s_d_i_o___type_def_ad0076eec3f30c0279c193da7173af543}\label{struct_s_d_i_o___type_def_ad0076eec3f30c0279c193da7173af543}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!RESPCMD@{RESPCMD}}
\index{RESPCMD@{RESPCMD}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESPCMD}{RESPCMD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+R\+E\+S\+P\+C\+MD}

S\+D\+IO command response register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_s_d_i_o___type_def_a48171dbf6fb65eba02b912209ef29cce}\label{struct_s_d_i_o___type_def_a48171dbf6fb65eba02b912209ef29cce}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!STA@{STA}}
\index{STA@{STA}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{STA}{STA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} const uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+S\+TA}

S\+D\+IO status register, Address offset\+: 0x34 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}}\end{DoxyCompactItemize}
