

module cache #(
    parameter  LINE_ADDR_LEN = 3, // lineå†…åœ°ï¿?????é•¿åº¦ï¼Œå†³å®šäº†æ¯ä¸ªlineå…·æœ‰2^3ä¸ªword
    parameter  SET_ADDR_LEN  = 3, // ç»„åœ°ï¿?????é•¿åº¦ï¼Œå†³å®šäº†ï¿?????å…±æœ‰2^3=8ï¿?????
    parameter  TAG_ADDR_LEN  = 7, // tagé•¿åº¦
    parameter  WAY_CNT       = 3  // ç»„ç›¸è¿åº¦ï¼Œå†³å®šäº†æ¯ç»„ä¸­æœ‰å¤šå°‘è·¯lineï¼Œè¿™é‡Œæ˜¯ç›´æ¥æ˜ å°„å‹cacheï¼Œå› æ­¤è¯¥å‚æ•°æ²¡ç”¨ï¿?????
)(
    input  clk, rst,
    output miss,               // å¯¹CPUå‘å‡ºçš„missä¿¡å·
    input  [31:0] addr,        // è¯»å†™è¯·æ±‚åœ°å€
    input  rd_req,             // è¯»è¯·æ±‚ä¿¡ï¿?????
    output reg [31:0] rd_data, // è¯»å‡ºçš„æ•°æ®ï¼Œï¿?????æ¬¡è¯»ï¿?????ä¸ªword
    input  wr_req,             // å†™è¯·æ±‚ä¿¡ï¿?????
    input  [31:0] wr_data      // è¦å†™å…¥çš„æ•°æ®ï¼Œä¸€æ¬¡å†™ï¿?????ä¸ªword
);

localparam MEM_ADDR_LEN    = TAG_ADDR_LEN + SET_ADDR_LEN ; // è®¡ç®—ä¸»å­˜åœ°å€é•¿åº¦ MEM_ADDR_LENï¼Œä¸»å­˜å¤§ï¿?????=2^MEM_ADDR_LENä¸ªline
localparam UNUSED_ADDR_LEN = 32 - TAG_ADDR_LEN - SET_ADDR_LEN - LINE_ADDR_LEN - 2 ;       // è®¡ç®—æœªä½¿ç”¨çš„åœ°å€çš„é•¿ï¿?????

localparam LINE_SIZE       = 1 << LINE_ADDR_LEN  ;         // è®¡ç®— line ï¿????? word çš„æ•°é‡ï¼Œï¿????? 2^LINE_ADDR_LEN ä¸ªword ï¿????? line
localparam SET_SIZE        = 1 << SET_ADDR_LEN   ;         // è®¡ç®—ï¿?????å…±æœ‰å¤šå°‘ç»„ï¼Œï¿????? 2^SET_ADDR_LEN ä¸ªç»„

reg [            31:0] cache_mem    [SET_SIZE][WAY_CNT][LINE_SIZE]; // SET_SIZEä¸ªlineï¼Œæ¯ä¸ªlineæœ‰LINE_SIZEä¸ªword
reg [TAG_ADDR_LEN-1:0] cache_tags   [SET_SIZE][WAY_CNT];            // SET_SIZE*WAY_CNTä¸ªTAG
reg                    valid        [SET_SIZE][WAY_CNT];            // SET_SIZE*WAY_CNTä¸ªvalid(æœ‰æ•ˆï¿?????)
reg                    dirty        [SET_SIZE][WAY_CNT];            // SET_SIZE*WAY_CNTä¸ªdirty(è„ä½)

//WAY_CNTä¸åŠ å…¥åœ°ï¿?????çš„è®¡ï¿?????(æ­£å› å¦‚æ­¤æ‰éœ€è¦è¿›è¡Œå¤šè·¯å¹¶è¡Œæ¯”ï¿?????)
wire [              2-1 :0]   word_addr;                   // å°†è¾“å…¥åœ°ï¿?????addræ‹†åˆ†æˆè¿™5ä¸ªéƒ¨ï¿?????
wire [  LINE_ADDR_LEN-1 :0]   line_addr;
wire [   SET_ADDR_LEN-1 :0]    set_addr;
wire [   TAG_ADDR_LEN-1 :0]    tag_addr;
wire [UNUSED_ADDR_LEN-1 :0] unused_addr;

enum  {IDLE, SWAP_OUT, SWAP_IN, SWAP_IN_OK} cache_stat;    // cache çŠ¶ï¿½?ï¿½æœºçš„çŠ¶æ€å®šï¿?????
                                                           // IDLEä»£è¡¨å°±ç»ªï¼ŒSWAP_OUTä»£è¡¨æ­£åœ¨æ¢å‡ºï¼ŒSWAP_INä»£è¡¨æ­£åœ¨æ¢å…¥ï¼ŒSWAP_IN_OKä»£è¡¨æ¢å…¥åè¿›è¡Œä¸€å‘¨æœŸçš„å†™å…¥cacheæ“ä½œï¿?????

reg [   SET_ADDR_LEN-1 :0] mem_rd_set_addr = 0;
reg [   TAG_ADDR_LEN-1 :0] mem_rd_tag_addr = 0;
wire[   MEM_ADDR_LEN-1 :0] mem_rd_addr = {mem_rd_tag_addr, mem_rd_set_addr};
reg [   MEM_ADDR_LEN-1 :0] mem_wr_addr = 0;

reg  [31:0] mem_wr_line [LINE_SIZE];
wire [31:0] mem_rd_line [LINE_SIZE];

wire mem_gnt;      // ä¸»å­˜å“åº”è¯»å†™çš„æ¡æ‰‹ä¿¡ï¿?????

assign {unused_addr, tag_addr, set_addr, line_addr, word_addr} = addr;  // æ‹†åˆ† 32bit ADDR

reg  [31:0] visit [SET_SIZE][WAY_CNT];       //æŒ‡ç¤ºæ¯ä¸€è·¯çš„è®¿é—®æƒ…å†µï¼Œå½“è¢«è®¿é—®æˆ–è€…æ¢å…¥çš„æ—¶ï¿½?ï¿½ï¼Œç½®ä¸º0ï¼Œå¦åˆ™éšï¿????æ—¶é’Ÿå‘¨æœŸå¢åŠ ï¼Œå¢åŠ åˆ°ï¿????å¤§ï¿½?ï¿½å°±ä¸å˜ï¿????
reg cache_hit = 1'b0;
reg [5:0] HIT_WAY;     //å‘½ä¸­çš„æ˜¯ç¬¬å‡ ï¿?????
reg [5:0] OutWay;       //è¢«æ¢å‡ºçš„ï¿????
always @ (*)         // åˆ¤æ–­ è¾“å…¥çš„address æ˜¯å¦ï¿????? cache ä¸­å‘½ï¿?????
begin             
    for(integer i=0;i<WAY_CNT;i++)
    begin
        if( valid[set_addr][i] && cache_tags[set_addr][i] == tag_addr  )   // å¦‚æœ cache lineæœ‰æ•ˆï¼Œå¹¶ä¸”tagä¸è¾“å…¥åœ°ï¿?????ä¸­çš„tagç›¸ç­‰ï¼Œåˆ™å‘½ä¸­
        begin
            cache_hit <=  1'b1;
            HIT_WAY <= i;
            break;
        end
        else
            cache_hit <= 1'b0;
    end
end

always @ (posedge clk or posedge rst) begin     // ?? cache ???
    if(rst) begin
        cache_stat <= IDLE;
        for(integer i=0; i<SET_SIZE; i++) 
        begin
            for(integer j=0;j<WAY_CNT;j++)
            begin
                dirty[i][j] = 1'b0;
                valid[i][j] = 1'b0;
                visit[i][j]=  32'hffff;
            end
        end


        for(integer k=0; k<LINE_SIZE; k++)
            mem_wr_line[k] <= 0;
        mem_wr_addr <= 0;
        {mem_rd_tag_addr, mem_rd_set_addr} <= 0;
        rd_data <= 0;
    end 
    else begin
        case(cache_stat)            //åªæœ‰åœ¨IDLEåˆ†æ”¯æ‰ä¼šå»æ›´æ–°æ‰€æœ‰ä¸€ä¸ªç»„çš„visitæ•°ç»„ï¼Œåœ¨å…¶ä»–æƒ…å†µä¸‹ä¸ï¿????
        IDLE:       begin
                        if( cache_hit ) begin
                            //æ›´æ–°ï¿????æœ‰ï¿½?ï¿½ï¼Œï¿????è¦é˜»ï¿?????     å› ä¸ºæˆ‘åªè¦ä¿æŒä¸€ç»„çš„Visitçš„å…ƒç´ ä¹‹é—´çš„ç›¸å¯¹å€¼åˆæ³•å°±è¡Œäº†ï¼Œæ‰€ä»¥åªæ›´æ–°è¢«è®¿é—®çš„é‚£ä¸€ç»„çš„visitæ•°ç»„ï¼Œå¯ä»¥çœç”µè·¯
                            for(integer i=0; i<WAY_CNT; i++) 
                            begin
                                if(i!=HIT_WAY)
                                begin
                                    if( visit[set_addr][i]<32'hffff)
                                        visit[set_addr][i] <= visit[set_addr][i]+1'b1;
                                end
                            end
                            visit[set_addr][HIT_WAY] <= 0;
                            if(rd_req) begin    // å¦‚æœcacheå‘½ä¸­ï¼Œå¹¶ä¸”æ˜¯è¯»è¯·æ±‚ï¼Œ
                                rd_data <= cache_mem[set_addr][HIT_WAY][line_addr];   //åˆ™ç›´æ¥ä»cacheä¸­å–å‡ºè¦è¯»çš„æ•°æ®
                            end else if(wr_req) begin // å¦‚æœcacheå‘½ä¸­ï¼Œå¹¶ä¸”æ˜¯å†™è¯·æ±‚ï¼Œ
                                cache_mem[set_addr][HIT_WAY][line_addr] <= wr_data;   // åˆ™ç›´æ¥å‘cacheä¸­å†™å…¥æ•°ï¿?????
                                dirty[set_addr][HIT_WAY] <= 1'b1;                     // å†™æ•°æ®çš„åŒæ—¶ç½®è„ï¿?????
                            end 
                        end else begin
                            if(wr_req | rd_req) begin   // å¦‚æœ cache æœªå‘½ä¸­ï¼Œå¹¶ä¸”æœ‰è¯»å†™è¯·æ±‚ï¼Œåˆ™éœ€è¦è¿›è¡Œæ¢ï¿?????
                                //ä¸ºäº†è¾¾æˆç›®çš„ï¼Œå¿…é¡»é˜»ï¿????
                                for(int j=0;j<WAY_CNT;j++)
                                begin
                                    if( !valid[set_addr][j])        //å‘ç°æ— æ•ˆå—ï¼Œç›´æ¥é€‰æ‹©
                                    begin
                                        OutWay=j;
                                        break;
                                    end
                                    else if(visit[set_addr][j]>visit[set_addr][OutWay])
                                    begin
                                        OutWay=j;
                                        break;
                                    end
                                end
                                if(valid[set_addr][OutWay] & dirty[set_addr][OutWay])       //
                                begin    
                                    cache_stat  = SWAP_OUT;
                                    mem_wr_addr = { cache_tags[set_addr][OutWay], set_addr };
                                    mem_wr_line = cache_mem[set_addr][OutWay];
                                end
                                else
                                    cache_stat  = SWAP_IN;
                                {mem_rd_tag_addr, mem_rd_set_addr} <= {tag_addr, set_addr};
                            end
                        end
                    end
        SWAP_OUT:   begin
                        if(mem_gnt) begin           // å¦‚æœä¸»å­˜æ¡æ‰‹ä¿¡å·æœ‰æ•ˆï¼Œè¯´æ˜æ¢å‡ºæˆåŠŸï¼Œè·³åˆ°ä¸‹ä¸€çŠ¶ï¿½??
                            cache_stat <= SWAP_IN;
                        end
                    end
        SWAP_IN:    begin
                        if(mem_gnt) begin           // å¦‚æœä¸»å­˜æ¡æ‰‹ä¿¡å·æœ‰æ•ˆï¼Œè¯´æ˜æ¢å…¥æˆåŠŸï¼Œè·³åˆ°ä¸‹ä¸€çŠ¶ï¿½??
                            cache_stat <= SWAP_IN_OK;
                        end
                    end
        SWAP_IN_OK:begin           // ä¸Šä¸€ä¸ªå‘¨æœŸæ¢å…¥æˆåŠŸï¼Œè¿™å‘¨æœŸå°†ä¸»å­˜è¯»å‡ºçš„lineå†™å…¥cacheï¼Œå¹¶æ›´æ–°tagï¼Œç½®é«˜validï¼Œç½®ä½dirty
                        for(integer i=0; i<LINE_SIZE; i++) 
                        begin
                            cache_mem[mem_rd_set_addr][OutWay][i] <= mem_rd_line[i];
                        end
                            cache_tags[mem_rd_set_addr][OutWay] <= mem_rd_tag_addr;
                            valid     [mem_rd_set_addr][OutWay] <= 1'b1;
                            dirty     [mem_rd_set_addr][OutWay] <= 1'b0;
                            cache_stat <= IDLE;        // å›åˆ°å°±ç»ªçŠ¶ï¿½??
                            for(integer j=0; j<WAY_CNT; j++) 
                            begin
                                if(j!=OutWay)
                                begin
                                    if( visit[set_addr][j]<32'hffff)
                                        visit[set_addr][j] <= visit[set_addr][j]+1'b1;
                                end
                            end
                            visit[set_addr][OutWay]=0;
                        end 
                  
        endcase
       
    end
end

wire mem_rd_req = (cache_stat == SWAP_IN );
wire mem_wr_req = (cache_stat == SWAP_OUT);
wire [   MEM_ADDR_LEN-1 :0] mem_addr = mem_rd_req ? mem_rd_addr : ( mem_wr_req ? mem_wr_addr : 0);

assign miss = (rd_req | wr_req) & ~(cache_hit && cache_stat==IDLE) ;     // ï¿????? æœ‰è¯»å†™è¯·æ±‚æ—¶ï¼Œå¦‚æœcacheä¸å¤„äºå°±ï¿?????(IDLE)çŠ¶ï¿½?ï¿½ï¼Œæˆ–ï¿½?ï¿½æœªå‘½ä¸­ï¼Œåˆ™miss=1

main_mem #(     // slow main memory
    .LINE_ADDR_LEN  ( LINE_ADDR_LEN          ),
    .ADDR_LEN       ( MEM_ADDR_LEN           )
) main_mem_instance (
    .clk            ( clk                    ),
    .rst            ( rst                    ),
    .gnt            ( mem_gnt                ),
    .addr           ( mem_addr               ),
    .rd_req         ( mem_rd_req             ),
    .rd_line        ( mem_rd_line            ),
    .wr_req         ( mem_wr_req             ),
    .wr_line        ( mem_wr_line            )
);

endmodule





