
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

3. Printing statistics.

=== Tomasulo ===

   Number of wires:               2854
   Number of wire bits:           5839
   Number of public wires:          91
   Number of public wire bits:     805
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3329
     $add                           23
     $and                            9
     $anyseq                       179
     $assert                        50
     $assume                         3
     $dff                           82
     $eq                           916
     $logic_and                   1206
     $logic_not                     80
     $logic_or                     354
     $mem                            9
     $mux                          350
     $not                           12
     $or                            11
     $pmux                           2
     $reduce_and                    12
     $reduce_bool                    2
     $reduce_or                     17
     $shiftx                         3
     $shl                            9

4. Executing SMT2 backend.
Creating SMT-LIBv2 representation of module Tomasulo.

End of script. Logfile hash: f3ebc8f889, CPU: user 0.32s system 0.01s, MEM: 20.00 MB peak
Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 52% 2x read_ilang (0 sec), 45% 2x write_smt2 (0 sec), ...
