Analysis & Synthesis report for asf
Sat Jun 22 06:28:56 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Port Connectivity Checks: "IF_module:fetch|pc_adder:PC_adder"
 11. Post-Synthesis Netlist Statistics for Top Partition
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jun 22 06:28:55 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; asf                                            ;
; Top-level Entity Name              ; single_cycle_datapath                          ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 58,699                                         ;
;     Total combinational functions  ; 25,028                                         ;
;     Dedicated logic registers      ; 33,824                                         ;
; Total registers                    ; 33824                                          ;
; Total pins                         ; 53                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                 ;
+------------------------------------------------------------------+-----------------------+--------------------+
; Option                                                           ; Setting               ; Default Value      ;
+------------------------------------------------------------------+-----------------------+--------------------+
; Top-level entity name                                            ; single_cycle_datapath ; asf                ;
; Family name                                                      ; Cyclone IV E          ; Cyclone V          ;
; Use smart compilation                                            ; Off                   ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                    ; On                 ;
; Enable compact report table                                      ; Off                   ; Off                ;
; Restructure Multiplexers                                         ; Auto                  ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                   ; Off                ;
; Preserve fewer node names                                        ; On                    ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                ; Enable             ;
; Verilog Version                                                  ; Verilog_2001          ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993             ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                  ; Auto               ;
; Safe State Machine                                               ; Off                   ; Off                ;
; Extract Verilog State Machines                                   ; On                    ; On                 ;
; Extract VHDL State Machines                                      ; On                    ; On                 ;
; Ignore Verilog initial constructs                                ; Off                   ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                  ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                   ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                    ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                    ; On                 ;
; Parallel Synthesis                                               ; On                    ; On                 ;
; DSP Block Balancing                                              ; Auto                  ; Auto               ;
; NOT Gate Push-Back                                               ; On                    ; On                 ;
; Power-Up Don't Care                                              ; On                    ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                   ; Off                ;
; Remove Duplicate Registers                                       ; On                    ; On                 ;
; Ignore CARRY Buffers                                             ; Off                   ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                   ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                   ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                   ; Off                ;
; Ignore LCELL Buffers                                             ; Off                   ; Off                ;
; Ignore SOFT Buffers                                              ; On                    ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                   ; Off                ;
; Optimization Technique                                           ; Balanced              ; Balanced           ;
; Carry Chain Length                                               ; 70                    ; 70                 ;
; Auto Carry Chains                                                ; On                    ; On                 ;
; Auto Open-Drain Pins                                             ; On                    ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                   ; Off                ;
; Auto ROM Replacement                                             ; On                    ; On                 ;
; Auto RAM Replacement                                             ; On                    ; On                 ;
; Auto DSP Block Replacement                                       ; On                    ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                  ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                  ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                    ; On                 ;
; Strict RAM Replacement                                           ; Off                   ; Off                ;
; Allow Synchronous Control Signals                                ; On                    ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                   ; Off                ;
; Auto RAM Block Balancing                                         ; On                    ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                   ; Off                ;
; Auto Resource Sharing                                            ; Off                   ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                   ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                   ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                   ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                    ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                   ; Off                ;
; Timing-Driven Synthesis                                          ; On                    ; On                 ;
; Report Parameter Settings                                        ; On                    ; On                 ;
; Report Source Assignments                                        ; On                    ; On                 ;
; Report Connectivity Checks                                       ; On                    ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                   ; Off                ;
; Synchronization Register Chain Length                            ; 2                     ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation    ; Normal compilation ;
; HDL message level                                                ; Level2                ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                   ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                  ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                  ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                   ; 100                ;
; Clock MUX Protection                                             ; On                    ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                   ; Off                ;
; Block Design Naming                                              ; Auto                  ; Auto               ;
; SDC constraint protection                                        ; Off                   ; Off                ;
; Synthesis Effort                                                 ; Auto                  ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                    ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                   ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium                ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                  ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                    ; On                 ;
+------------------------------------------------------------------+-----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processor 3            ;   0.4%      ;
;     Processor 4            ;   0.4%      ;
;     Processor 5            ;   0.4%      ;
;     Processor 6            ;   0.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; WB_module.v                      ; yes             ; User Verilog HDL File        ; C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/WB_module.v             ;         ;
; single_cycle_datapath.v          ; yes             ; User Verilog HDL File        ; C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v ;         ;
; Reg_file.v                       ; yes             ; User Verilog HDL File        ; C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Reg_file.v              ;         ;
; pc_adder.v                       ; yes             ; User Verilog HDL File        ; C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/pc_adder.v              ;         ;
; PC.v                             ; yes             ; User Verilog HDL File        ; C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/PC.v                    ;         ;
; mux3_1.v                         ; yes             ; User Verilog HDL File        ; C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v                ;         ;
; mux2_1.v                         ; yes             ; User Verilog HDL File        ; C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux2_1.v                ;         ;
; Instr_mem.v                      ; yes             ; User Verilog HDL File        ; C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Instr_mem.v             ;         ;
; Imm_gen.v                        ; yes             ; User Verilog HDL File        ; C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Imm_gen.v               ;         ;
; IF_module.v                      ; yes             ; User Verilog HDL File        ; C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/IF_module.v             ;         ;
; ID_module.v                      ; yes             ; User Verilog HDL File        ; C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/ID_module.v             ;         ;
; EX_module.v                      ; yes             ; User Verilog HDL File        ; C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/EX_module.v             ;         ;
; Data_mem.v                       ; yes             ; User Verilog HDL File        ; C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Data_mem.v              ;         ;
; Branch_control.v                 ; yes             ; User Verilog HDL File        ; C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Branch_control.v        ;         ;
; branch_comp.v                    ; yes             ; User Verilog HDL File        ; C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/branch_comp.v           ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File        ; C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/ALU.v                   ;         ;
; jump_branch_imem.mem             ; yes             ; Auto-Found Unspecified File  ; C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/jump_branch_imem.mem    ;         ;
; dmem.mem                         ; yes             ; Auto-Found Unspecified File  ; C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/dmem.mem                ;         ;
; regfile.mem                      ; yes             ; Auto-Found Unspecified File  ; C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/regfile.mem             ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 58,699    ;
;                                             ;           ;
; Total combinational functions               ; 25028     ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 23359     ;
;     -- 3 input functions                    ; 559       ;
;     -- <=2 input functions                  ; 1110      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 24843     ;
;     -- arithmetic mode                      ; 185       ;
;                                             ;           ;
; Total registers                             ; 33824     ;
;     -- Dedicated logic registers            ; 33824     ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 53        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 33824     ;
; Total fan-out                               ; 198858    ;
; Average fan-out                             ; 3.37      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                        ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                 ; Entity Name           ; Library Name ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------+-----------------------+--------------+
; |single_cycle_datapath             ; 25028 (0)           ; 33824 (0)                 ; 0           ; 0            ; 0       ; 0         ; 53   ; 0            ; |single_cycle_datapath                                              ; single_cycle_datapath ; work         ;
;    |EX_module:execute|             ; 957 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_datapath|EX_module:execute                            ; EX_module             ; work         ;
;       |ALU:alu|                    ; 773 (773)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_datapath|EX_module:execute|ALU:alu                    ; ALU                   ; work         ;
;       |Branch_control:branch_ctrl| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_datapath|EX_module:execute|Branch_control:branch_ctrl ; Branch_control        ; work         ;
;       |branch_comp:br_cmp|         ; 85 (85)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_datapath|EX_module:execute|branch_comp:br_cmp         ; branch_comp           ; work         ;
;       |mux2_1:muxA|                ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_datapath|EX_module:execute|mux2_1:muxA                ; mux2_1                ; work         ;
;       |mux2_1:muxB|                ; 62 (62)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_datapath|EX_module:execute|mux2_1:muxB                ; mux2_1                ; work         ;
;    |ID_module:decode|              ; 938 (0)             ; 1024 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_datapath|ID_module:decode                             ; ID_module             ; work         ;
;       |Imm_gen:imm_gen|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_datapath|ID_module:decode|Imm_gen:imm_gen             ; Imm_gen               ; work         ;
;       |Reg_file:reg_file|          ; 937 (937)           ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_datapath|ID_module:decode|Reg_file:reg_file           ; Reg_file              ; work         ;
;    |IF_module:fetch|               ; 113 (0)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_datapath|IF_module:fetch                              ; IF_module             ; work         ;
;       |Instr_mem:I_mem|            ; 53 (53)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_datapath|IF_module:fetch|Instr_mem:I_mem              ; Instr_mem             ; work         ;
;       |PC:p_c|                     ; 17 (17)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_datapath|IF_module:fetch|PC:p_c                       ; PC                    ; work         ;
;       |mux2_1:pc_mux|              ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_datapath|IF_module:fetch|mux2_1:pc_mux                ; mux2_1                ; work         ;
;       |pc_adder:PC_adder|          ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_datapath|IF_module:fetch|pc_adder:PC_adder            ; pc_adder              ; work         ;
;    |WB_module:writeback|           ; 23020 (0)           ; 32768 (0)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_datapath|WB_module:writeback                          ; WB_module             ; work         ;
;       |Data_mem:D_mem|             ; 22949 (22949)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_datapath|WB_module:writeback|Data_mem:D_mem           ; Data_mem              ; work         ;
;       |mux3_1:WB_mux|              ; 71 (71)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_datapath|WB_module:writeback|mux3_1:WB_mux            ; mux3_1                ; work         ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 33824 ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 33794 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |single_cycle_datapath|EX_module:execute|mux2_1:muxB|out[21]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |single_cycle_datapath|WB_module:writeback|mux3_1:WB_mux|Mux6 ;
; 9:1                ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; No         ; |single_cycle_datapath|EX_module:execute|mux2_1:muxB|out[15]  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |single_cycle_datapath|EX_module:execute|mux2_1:muxB|out[3]   ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; No         ; |single_cycle_datapath|EX_module:execute|ALU:alu|Add0         ;
; 22:1               ; 8 bits    ; 112 LEs       ; 64 LEs               ; 48 LEs                 ; No         ; |single_cycle_datapath|EX_module:execute|ALU:alu|Mux18        ;
; 23:1               ; 7 bits    ; 105 LEs       ; 63 LEs               ; 42 LEs                 ; No         ; |single_cycle_datapath|EX_module:execute|ALU:alu|Mux11        ;
; 23:1               ; 4 bits    ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; No         ; |single_cycle_datapath|EX_module:execute|ALU:alu|Mux25        ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; No         ; |single_cycle_datapath|EX_module:execute|ALU:alu|Mux5         ;
; 24:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |single_cycle_datapath|EX_module:execute|ALU:alu|Mux28        ;
; 25:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |single_cycle_datapath|EX_module:execute|ALU:alu|Mux3         ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |single_cycle_datapath|EX_module:execute|ALU:alu|Add0         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "IF_module:fetch|pc_adder:PC_adder" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; a[31..3] ; Input ; Info     ; Stuck at GND                    ;
; a[1..0]  ; Input ; Info     ; Stuck at GND                    ;
; a[2]     ; Input ; Info     ; Stuck at VCC                    ;
+----------+-------+----------+---------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 53                          ;
; cycloneiii_ff         ; 33824                       ;
;     CLR               ; 13                          ;
;     CLR SLD           ; 17                          ;
;     ENA               ; 33792                       ;
;     ENA CLR           ; 2                           ;
; cycloneiii_lcell_comb ; 25029                       ;
;     arith             ; 185                         ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 156                         ;
;     normal            ; 24844                       ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 58                          ;
;         2 data inputs ; 1023                        ;
;         3 data inputs ; 403                         ;
;         4 data inputs ; 23359                       ;
;                       ;                             ;
; Max LUT depth         ; 31.00                       ;
; Average LUT depth     ; 17.35                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:59     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Sat Jun 22 06:27:45 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off asf -c asf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file wb_module_tb.v
    Info (12023): Found entity 1: WB_module_tb File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/WB_module_tb.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file wb_module.v
    Info (12023): Found entity 1: WB_module File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/WB_module.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file single_cycle_top_tb.v
    Info (12023): Found entity 1: single_cycle_top_tb File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_top_tb.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file single_cycle_top.v
    Info (12023): Found entity 1: single_cycle_top File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_top.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file single_cycle_datapath.v
    Info (12023): Found entity 1: single_cycle_datapath File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.v
    Info (12023): Found entity 1: Reg_file File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Reg_file.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file pc_adder.v
    Info (12023): Found entity 1: pc_adder File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/pc_adder.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/PC.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file mux3_1.v
    Info (12023): Found entity 1: mux3_1 File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1.v
    Info (12023): Found entity 1: mux2_1 File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux2_1.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file logic_control_tb.v
    Info (12023): Found entity 1: logic_control_tb File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/logic_control_tb.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file instr_mem.v
    Info (12023): Found entity 1: Instr_mem File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Instr_mem.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file imm_gen.v
    Info (12023): Found entity 1: Imm_gen File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Imm_gen.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file if_module_tb.v
    Info (12023): Found entity 1: IF_module_tb File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/IF_module_tb.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file if_module.v
    Info (12023): Found entity 1: IF_module File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/IF_module.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file id_module_tb.v
    Info (12023): Found entity 1: ID_module_tb File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/ID_module_tb.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file id_module.v
    Info (12023): Found entity 1: ID_module File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/ID_module.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file ex_module_tb.v
    Info (12023): Found entity 1: EX_module_tb File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/EX_module_tb.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file ex_module.v
    Info (12023): Found entity 1: EX_module File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/EX_module.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file data_mem.v
    Info (12023): Found entity 1: Data_mem File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Data_mem.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file control_unit_tb.v
    Info (12023): Found entity 1: control_unit_tb File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/control_unit_tb.v Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/control_unit.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file control_logic.v
    Info (12023): Found entity 1: control_logic File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/control_logic.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file branch_control.v
    Info (12023): Found entity 1: Branch_control File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Branch_control.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file branch_comp_tb.v
    Info (12023): Found entity 1: branch_comp_tb File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/branch_comp_tb.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file branch_comp.v
    Info (12023): Found entity 1: branch_comp File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/branch_comp.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.v
    Info (12023): Found entity 1: ALU_tb File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/ALU_tb.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file alu_decoder_tb.v
    Info (12023): Found entity 1: ALU_decoder_tb File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/ALU_decoder_tb.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file alu_decoder.v
    Info (12023): Found entity 1: ALU_decoder File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/ALU_decoder.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/ALU.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at EX_module_tb.v(244): created implicit net for "DataB_w" File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/EX_module_tb.v Line: 244
Info (12127): Elaborating entity "single_cycle_datapath" for the top level hierarchy
Info (12128): Elaborating entity "IF_module" for hierarchy "IF_module:fetch" File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v Line: 55
Info (12128): Elaborating entity "PC" for hierarchy "IF_module:fetch|PC:p_c" File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/IF_module.v Line: 40
Info (12128): Elaborating entity "pc_adder" for hierarchy "IF_module:fetch|pc_adder:PC_adder" File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/IF_module.v Line: 42
Info (12128): Elaborating entity "Instr_mem" for hierarchy "IF_module:fetch|Instr_mem:I_mem" File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/IF_module.v Line: 44
Warning (10850): Verilog HDL warning at Instr_mem.v(36): number of words (32) in memory file does not match the number of elements in the address range [0:1023] File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Instr_mem.v Line: 36
Warning (10030): Net "IMem.data_a" at Instr_mem.v(30) has no driver or initial value, using a default initial value '0' File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Instr_mem.v Line: 30
Warning (10030): Net "IMem.waddr_a" at Instr_mem.v(30) has no driver or initial value, using a default initial value '0' File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Instr_mem.v Line: 30
Warning (10030): Net "IMem.we_a" at Instr_mem.v(30) has no driver or initial value, using a default initial value '0' File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Instr_mem.v Line: 30
Info (12128): Elaborating entity "mux2_1" for hierarchy "IF_module:fetch|mux2_1:pc_mux" File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/IF_module.v Line: 46
Info (12128): Elaborating entity "ID_module" for hierarchy "ID_module:decode" File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v Line: 68
Info (12128): Elaborating entity "Reg_file" for hierarchy "ID_module:decode|Reg_file:reg_file" File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/ID_module.v Line: 50
Warning (10850): Verilog HDL warning at Reg_file.v(35): number of words (31) in memory file does not match the number of elements in the address range [0:31] File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Reg_file.v Line: 35
Info (12128): Elaborating entity "Imm_gen" for hierarchy "ID_module:decode|Imm_gen:imm_gen" File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/ID_module.v Line: 53
Info (12128): Elaborating entity "EX_module" for hierarchy "EX_module:execute" File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v Line: 85
Info (12128): Elaborating entity "branch_comp" for hierarchy "EX_module:execute|branch_comp:br_cmp" File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/EX_module.v Line: 41
Info (12128): Elaborating entity "Branch_control" for hierarchy "EX_module:execute|Branch_control:branch_ctrl" File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/EX_module.v Line: 43
Info (12128): Elaborating entity "ALU" for hierarchy "EX_module:execute|ALU:alu" File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/EX_module.v Line: 45
Info (12128): Elaborating entity "WB_module" for hierarchy "WB_module:writeback" File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v Line: 95
Info (12128): Elaborating entity "Data_mem" for hierarchy "WB_module:writeback|Data_mem:D_mem" File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/WB_module.v Line: 36
Warning (10850): Verilog HDL warning at Data_mem.v(33): number of words (32) in memory file does not match the number of elements in the address range [0:1023] File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Data_mem.v Line: 33
Info (12128): Elaborating entity "mux3_1" for hierarchy "WB_module:writeback|mux3_1:WB_mux" File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/WB_module.v Line: 37
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[0]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[1]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[2]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[3]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[4]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[5]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[6]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[7]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[8]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[9]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[10]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[11]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[12]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[13]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[14]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[15]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[16]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[17]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[18]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[19]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[20]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[21]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[22]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[23]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[24]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[25]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[26]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[27]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[28]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[29]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[30]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
    Warning (13049): Converted tri-state buffer "WB_module:writeback|mux3_1:WB_mux|out[31]" feeding internal logic into a wire File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/mux3_1.v Line: 26
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "ID_module:decode|Reg_file:reg_file|reg_file" is uninferred due to asynchronous read logic File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Reg_file.v Line: 33
    Info (276007): RAM logic "WB_module:writeback|Data_mem:D_mem|d_mem" is uninferred due to asynchronous read logic File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/Data_mem.v Line: 31
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/db/asf.ram0_Instr_mem_8b467f24.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/db/asf.ram0_Reg_file_bc24f0d2.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/db/asf.ram0_Data_mem_a776ca1f.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Inst[13]" is stuck at GND File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v Line: 37
    Warning (13410): Pin "Inst[18]" is stuck at GND File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v Line: 37
    Warning (13410): Pin "Inst[19]" is stuck at GND File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v Line: 37
    Warning (13410): Pin "Inst[25]" is stuck at GND File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v Line: 37
    Warning (13410): Pin "Inst[26]" is stuck at GND File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v Line: 37
    Warning (13410): Pin "Inst[27]" is stuck at GND File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v Line: 37
    Warning (13410): Pin "Inst[28]" is stuck at GND File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v Line: 37
    Warning (13410): Pin "Inst[29]" is stuck at GND File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v Line: 37
    Warning (13410): Pin "Inst[30]" is stuck at GND File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v Line: 37
    Warning (13410): Pin "Inst[31]" is stuck at GND File: C:/Users/phuoc/Downloads/RISCV-32I-Single-Cycle-Processor/single_cycle_datapath.v Line: 37
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 58835 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 58782 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 5072 megabytes
    Info: Processing ended: Sat Jun 22 06:28:56 2024
    Info: Elapsed time: 00:01:11
    Info: Total CPU time (on all processors): 00:01:12


