// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Wed May  4 17:18:33 2022
// Host        : DESKTOP-8KAKBPU running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ base_filter2D_hls_5_0_0_sim_netlist.v
// Design      : base_filter2D_hls_5_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit212359
   (shiftReg_ce,
    ap_done_reg,
    int_ap_start_reg,
    shiftReg_ce_0,
    int_ap_start_reg_0,
    shiftReg_ce_1,
    ap_ready,
    ap_done_reg_reg_0,
    ap_idle,
    ap_sync_Block_Mat_exit212359_U0_ap_ready,
    ap_rst_n_0,
    \ap_CS_fsm_reg[2]_0 ,
    ap_done_reg_reg_1,
    Block_Mat_exit212359_U0_col_packets_cast_out_out_write,
    in,
    p_lshr_f_cast_loc_c_full_n,
    col_packets_cast_loc_full_n,
    ap_sync_reg_Block_Mat_exit212359_U0_ap_ready,
    Filter2D_U0_ap_start,
    Block_Mat_exit212359_U0_ap_continue,
    packets_cast_loc_cha_empty_n,
    int_ap_idle_reg,
    ap_rst_n,
    Block_proc_U0_ap_ready,
    ap_sync_reg_Block_proc_U0_ap_ready,
    ap_sync_Loop_1_proc_U0_ap_ready,
    ap_sync_ready,
    Q,
    p_reg_reg,
    ap_clk,
    ap_rst_n_inv);
  output shiftReg_ce;
  output ap_done_reg;
  output int_ap_start_reg;
  output shiftReg_ce_0;
  output int_ap_start_reg_0;
  output shiftReg_ce_1;
  output ap_ready;
  output ap_done_reg_reg_0;
  output ap_idle;
  output ap_sync_Block_Mat_exit212359_U0_ap_ready;
  output ap_rst_n_0;
  output \ap_CS_fsm_reg[2]_0 ;
  output ap_done_reg_reg_1;
  output Block_Mat_exit212359_U0_col_packets_cast_out_out_write;
  output [19:0]in;
  input p_lshr_f_cast_loc_c_full_n;
  input col_packets_cast_loc_full_n;
  input ap_sync_reg_Block_Mat_exit212359_U0_ap_ready;
  input Filter2D_U0_ap_start;
  input Block_Mat_exit212359_U0_ap_continue;
  input packets_cast_loc_cha_empty_n;
  input int_ap_idle_reg;
  input ap_rst_n;
  input Block_proc_U0_ap_ready;
  input ap_sync_reg_Block_proc_U0_ap_ready;
  input ap_sync_Loop_1_proc_U0_ap_ready;
  input ap_sync_ready;
  input [19:0]Q;
  input [8:0]p_reg_reg;
  input ap_clk;
  input ap_rst_n_inv;

  wire Block_Mat_exit212359_U0_ap_continue;
  wire Block_Mat_exit212359_U0_col_packets_cast_out_out_write;
  wire Block_proc_U0_ap_ready;
  wire Filter2D_U0_ap_start;
  wire [19:0]Q;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_0;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire ap_idle;
  wire ap_ready;
  wire [19:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_sync_Block_Mat_exit212359_U0_ap_ready;
  wire ap_sync_Loop_1_proc_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_Mat_exit212359_U0_ap_ready;
  wire ap_sync_reg_Block_proc_U0_ap_ready;
  wire col_packets_cast_loc_full_n;
  wire [19:0]grp_fu_96_p2;
  wire [19:0]in;
  wire int_ap_idle_reg;
  wire int_ap_start_reg;
  wire int_ap_start_reg_0;
  wire p_lshr_f_cast_loc_c_full_n;
  wire [8:0]p_reg_reg;
  wire packets_cast_loc_cha_empty_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(Block_Mat_exit212359_U0_ap_continue),
        .I1(ap_ready),
        .I2(ap_done_reg),
        .O(shiftReg_ce_1));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(p_lshr_f_cast_loc_c_full_n),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(col_packets_cast_loc_full_n),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_Block_Mat_exit212359_U0_ap_ready),
        .I5(Filter2D_U0_ap_start),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(col_packets_cast_loc_full_n),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(p_lshr_f_cast_loc_c_full_n),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_Block_Mat_exit212359_U0_ap_ready),
        .I5(Filter2D_U0_ap_start),
        .O(shiftReg_ce_0));
  LUT3 #(
    .INIT(8'h45)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[1] ),
        .I1(ap_ready),
        .I2(Block_Mat_exit212359_U0_col_packets_cast_out_out_write),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Block_Mat_exit212359_U0_col_packets_cast_out_out_write),
        .I1(\ap_CS_fsm_reg_n_0_[1] ),
        .I2(ap_ready),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(p_lshr_f_cast_loc_c_full_n),
        .I2(col_packets_cast_loc_full_n),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_Block_Mat_exit212359_U0_ap_ready),
        .I5(Filter2D_U0_ap_start),
        .O(Block_Mat_exit212359_U0_col_packets_cast_out_out_write));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(ap_ready),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_done_reg_i_1
       (.I0(ap_done_reg),
        .I1(ap_ready),
        .I2(ap_rst_n),
        .I3(Block_Mat_exit212359_U0_ap_continue),
        .O(ap_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(grp_fu_96_p2[0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(grp_fu_96_p2[10]),
        .Q(ap_return_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(grp_fu_96_p2[11]),
        .Q(ap_return_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(grp_fu_96_p2[12]),
        .Q(ap_return_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(grp_fu_96_p2[13]),
        .Q(ap_return_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(grp_fu_96_p2[14]),
        .Q(ap_return_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(grp_fu_96_p2[15]),
        .Q(ap_return_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[16] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(grp_fu_96_p2[16]),
        .Q(ap_return_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[17] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(grp_fu_96_p2[17]),
        .Q(ap_return_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[18] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(grp_fu_96_p2[18]),
        .Q(ap_return_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[19] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(grp_fu_96_p2[19]),
        .Q(ap_return_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(grp_fu_96_p2[1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(grp_fu_96_p2[2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(grp_fu_96_p2[3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(grp_fu_96_p2[4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(grp_fu_96_p2[5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(grp_fu_96_p2[6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(grp_fu_96_p2[7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(grp_fu_96_p2[8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ready),
        .D(grp_fu_96_p2[9]),
        .Q(ap_return_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_Block_Mat_exit212359_U0_ap_ready_i_1
       (.I0(ap_ready),
        .I1(ap_sync_reg_Block_Mat_exit212359_U0_ap_ready),
        .I2(ap_rst_n),
        .I3(ap_sync_ready),
        .I4(Filter2D_U0_ap_start),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h2220AAA0AAA0AAA0)) 
    ap_sync_reg_Block_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_Block_Mat_exit212359_U0_ap_ready),
        .I2(Block_proc_U0_ap_ready),
        .I3(ap_sync_reg_Block_proc_U0_ap_ready),
        .I4(ap_sync_Loop_1_proc_U0_ap_ready),
        .I5(Filter2D_U0_ap_start),
        .O(ap_rst_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_5_mubkb filter2D_hls_5_mubkb_U1
       (.Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .Q(Q),
        .\SRL_SIG_reg[2][19]_srl3 ({ap_ready,\ap_CS_fsm_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .ap_sync_reg_Block_Mat_exit212359_U0_ap_ready(ap_sync_reg_Block_Mat_exit212359_U0_ap_ready),
        .col_packets_cast_loc_full_n(col_packets_cast_loc_full_n),
        .in(in),
        .out(grp_fu_96_p2),
        .p_lshr_f_cast_loc_c_full_n(p_lshr_f_cast_loc_c_full_n),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(ap_done_reg));
  LUT5 #(
    .INIT(32'h0000008A)) 
    int_ap_idle_i_1
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_sync_reg_Block_Mat_exit212359_U0_ap_ready),
        .I2(Filter2D_U0_ap_start),
        .I3(packets_cast_loc_cha_empty_n),
        .I4(int_ap_idle_reg),
        .O(ap_idle));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_ready_i_3
       (.I0(ap_sync_reg_Block_Mat_exit212359_U0_ap_ready),
        .I1(ap_ready),
        .O(ap_sync_Block_Mat_exit212359_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    internal_empty_n_i_2__24
       (.I0(ap_done_reg),
        .I1(ap_ready),
        .I2(Block_Mat_exit212359_U0_ap_continue),
        .I3(packets_cast_loc_cha_empty_n),
        .O(ap_done_reg_reg_1));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \mOutPtr[2]_i_2 
       (.I0(Filter2D_U0_ap_start),
        .I1(ap_sync_reg_Block_Mat_exit212359_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(col_packets_cast_loc_full_n),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(p_lshr_f_cast_loc_c_full_n),
        .O(int_ap_start_reg));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \mOutPtr[2]_i_2__0 
       (.I0(Filter2D_U0_ap_start),
        .I1(ap_sync_reg_Block_Mat_exit212359_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(p_lshr_f_cast_loc_c_full_n),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(col_packets_cast_loc_full_n),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \mOutPtr[2]_i_2__1 
       (.I0(ap_done_reg),
        .I1(ap_ready),
        .I2(Block_Mat_exit212359_U0_ap_continue),
        .O(ap_done_reg_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_proc
   (\ap_CS_fsm_reg[22]_0 ,
    ce0,
    \ap_CS_fsm_reg[18]_0 ,
    Q,
    Block_proc_U0_ap_ready,
    address0,
    ap_rst_n_inv,
    \kernel_val_0_V_0_reg_832_reg[7]_0 ,
    \kernel_val_0_V_1_reg_842_reg[7]_0 ,
    \kernel_val_0_V_2_reg_852_reg[7]_0 ,
    \kernel_val_0_V_3_reg_862_reg[7]_0 ,
    \kernel_val_0_V_4_reg_872_reg[7]_0 ,
    \kernel_val_1_V_0_reg_882_reg[7]_0 ,
    \kernel_val_1_V_1_reg_892_reg[7]_0 ,
    \kernel_val_1_V_2_reg_902_reg[7]_0 ,
    \kernel_val_1_V_3_reg_912_reg[7]_0 ,
    \kernel_val_1_V_4_reg_922_reg[7]_0 ,
    \kernel_val_2_V_0_reg_932_reg[7]_0 ,
    \kernel_val_2_V_1_reg_942_reg[7]_0 ,
    \kernel_val_2_V_2_reg_952_reg[7]_0 ,
    \kernel_val_2_V_3_reg_962_reg[7]_0 ,
    \kernel_val_2_V_4_reg_972_reg[7]_0 ,
    \kernel_val_3_V_0_reg_982_reg[7]_0 ,
    \kernel_val_3_V_1_reg_992_reg[7]_0 ,
    \kernel_val_3_V_2_reg_1002_reg[7]_0 ,
    \kernel_val_3_V_3_reg_1012_reg[7]_0 ,
    \kernel_val_3_V_4_reg_1022_reg[7]_0 ,
    \kernel_val_4_V_0_reg_1032_reg[7]_0 ,
    \kernel_val_4_V_1_reg_1042_reg[7]_0 ,
    \kernel_val_4_V_2_reg_1052_reg[7]_0 ,
    \kernel_val_4_V_3_reg_1062_reg[7]_0 ,
    \int_par_V_shift_reg[1] ,
    \int_par_V_shift_reg[0] ,
    \ap_CS_fsm_reg[25]_0 ,
    Filter2D_U0_ap_start,
    ap_sync_reg_Block_proc_U0_ap_ready,
    \kernel_val_0_V_0_reg_832_reg[7]_i_5 ,
    ap_rst_n,
    ap_clk,
    in);
  output \ap_CS_fsm_reg[22]_0 ;
  output ce0;
  output \ap_CS_fsm_reg[18]_0 ;
  output [1:0]Q;
  output Block_proc_U0_ap_ready;
  output [2:0]address0;
  output ap_rst_n_inv;
  output [7:0]\kernel_val_0_V_0_reg_832_reg[7]_0 ;
  output [7:0]\kernel_val_0_V_1_reg_842_reg[7]_0 ;
  output [7:0]\kernel_val_0_V_2_reg_852_reg[7]_0 ;
  output [7:0]\kernel_val_0_V_3_reg_862_reg[7]_0 ;
  output [7:0]\kernel_val_0_V_4_reg_872_reg[7]_0 ;
  output [7:0]\kernel_val_1_V_0_reg_882_reg[7]_0 ;
  output [7:0]\kernel_val_1_V_1_reg_892_reg[7]_0 ;
  output [7:0]\kernel_val_1_V_2_reg_902_reg[7]_0 ;
  output [7:0]\kernel_val_1_V_3_reg_912_reg[7]_0 ;
  output [7:0]\kernel_val_1_V_4_reg_922_reg[7]_0 ;
  output [7:0]\kernel_val_2_V_0_reg_932_reg[7]_0 ;
  output [7:0]\kernel_val_2_V_1_reg_942_reg[7]_0 ;
  output [7:0]\kernel_val_2_V_2_reg_952_reg[7]_0 ;
  output [7:0]\kernel_val_2_V_3_reg_962_reg[7]_0 ;
  output [7:0]\kernel_val_2_V_4_reg_972_reg[7]_0 ;
  output [7:0]\kernel_val_3_V_0_reg_982_reg[7]_0 ;
  output [7:0]\kernel_val_3_V_1_reg_992_reg[7]_0 ;
  output [7:0]\kernel_val_3_V_2_reg_1002_reg[7]_0 ;
  output [7:0]\kernel_val_3_V_3_reg_1012_reg[7]_0 ;
  output [7:0]\kernel_val_3_V_4_reg_1022_reg[7]_0 ;
  output [7:0]\kernel_val_4_V_0_reg_1032_reg[7]_0 ;
  output [7:0]\kernel_val_4_V_1_reg_1042_reg[7]_0 ;
  output [7:0]\kernel_val_4_V_2_reg_1052_reg[7]_0 ;
  output [7:0]\kernel_val_4_V_3_reg_1062_reg[7]_0 ;
  input \int_par_V_shift_reg[1] ;
  input \int_par_V_shift_reg[0] ;
  input \ap_CS_fsm_reg[25]_0 ;
  input Filter2D_U0_ap_start;
  input ap_sync_reg_Block_proc_U0_ap_ready;
  input \kernel_val_0_V_0_reg_832_reg[7]_i_5 ;
  input ap_rst_n;
  input ap_clk;
  input [7:0]in;

  wire Block_proc_U0_ap_ready;
  wire Filter2D_U0_ap_start;
  wire [1:0]Q;
  wire [2:0]address0;
  wire \ap_CS_fsm[1]_i_2__1_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[18]_0 ;
  wire \ap_CS_fsm_reg[22]_0 ;
  wire \ap_CS_fsm_reg[25]_0 ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [25:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Block_proc_U0_ap_ready;
  wire ce0;
  wire \gen_write[1].mem_reg_i_11_n_0 ;
  wire \gen_write[1].mem_reg_i_12_n_0 ;
  wire \gen_write[1].mem_reg_i_13_n_0 ;
  wire \gen_write[1].mem_reg_i_14_n_0 ;
  wire \gen_write[1].mem_reg_i_15_n_0 ;
  wire [7:0]in;
  wire \int_par_V_shift[0]_i_2_n_0 ;
  wire \int_par_V_shift[0]_i_3_n_0 ;
  wire \int_par_V_shift[0]_i_4_n_0 ;
  wire \int_par_V_shift[0]_i_5_n_0 ;
  wire \int_par_V_shift[0]_i_6_n_0 ;
  wire \int_par_V_shift[0]_i_7_n_0 ;
  wire \int_par_V_shift[1]_i_2_n_0 ;
  wire \int_par_V_shift[1]_i_3_n_0 ;
  wire \int_par_V_shift[1]_i_5_n_0 ;
  wire \int_par_V_shift[1]_i_6_n_0 ;
  wire \int_par_V_shift[1]_i_7_n_0 ;
  wire \int_par_V_shift[1]_i_9_n_0 ;
  wire \int_par_V_shift_reg[0] ;
  wire \int_par_V_shift_reg[1] ;
  wire [7:0]\kernel_val_0_V_0_reg_832_reg[7]_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[7]_i_5 ;
  wire [7:0]\kernel_val_0_V_1_reg_842_reg[7]_0 ;
  wire [7:0]\kernel_val_0_V_2_reg_852_reg[7]_0 ;
  wire [7:0]\kernel_val_0_V_3_reg_862_reg[7]_0 ;
  wire [7:0]\kernel_val_0_V_4_reg_872_reg[7]_0 ;
  wire [7:0]\kernel_val_1_V_0_reg_882_reg[7]_0 ;
  wire [7:0]\kernel_val_1_V_1_reg_892_reg[7]_0 ;
  wire [7:0]\kernel_val_1_V_2_reg_902_reg[7]_0 ;
  wire [7:0]\kernel_val_1_V_3_reg_912_reg[7]_0 ;
  wire [7:0]\kernel_val_1_V_4_reg_922_reg[7]_0 ;
  wire [7:0]\kernel_val_2_V_0_reg_932_reg[7]_0 ;
  wire [7:0]\kernel_val_2_V_1_reg_942_reg[7]_0 ;
  wire [7:0]\kernel_val_2_V_2_reg_952_reg[7]_0 ;
  wire [7:0]\kernel_val_2_V_3_reg_962_reg[7]_0 ;
  wire [7:0]\kernel_val_2_V_4_reg_972_reg[7]_0 ;
  wire [7:0]\kernel_val_3_V_0_reg_982_reg[7]_0 ;
  wire [7:0]\kernel_val_3_V_1_reg_992_reg[7]_0 ;
  wire [7:0]\kernel_val_3_V_2_reg_1002_reg[7]_0 ;
  wire [7:0]\kernel_val_3_V_3_reg_1012_reg[7]_0 ;
  wire [7:0]\kernel_val_3_V_4_reg_1022_reg[7]_0 ;
  wire [7:0]\kernel_val_4_V_0_reg_1032_reg[7]_0 ;
  wire [7:0]\kernel_val_4_V_1_reg_1042_reg[7]_0 ;
  wire [7:0]\kernel_val_4_V_2_reg_1052_reg[7]_0 ;
  wire [7:0]\kernel_val_4_V_3_reg_1062_reg[7]_0 ;

  LUT4 #(
    .INIT(16'hFFD0)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Filter2D_U0_ap_start),
        .I1(ap_sync_reg_Block_proc_U0_ap_ready),
        .I2(Q[0]),
        .I3(Block_proc_U0_ap_ready),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[25]_0 ),
        .O(Block_proc_U0_ap_ready));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm[1]_i_2__1_n_0 ),
        .I1(address0[2]),
        .I2(\gen_write[1].mem_reg_i_12_n_0 ),
        .I3(\ap_CS_fsm[1]_i_3_n_0 ),
        .I4(ap_CS_fsm_state4),
        .I5(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state7),
        .O(\ap_CS_fsm[1]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(Q[0]),
        .I1(Filter2D_U0_ap_start),
        .I2(ap_sync_reg_Block_proc_U0_ap_ready),
        .I3(Q[1]),
        .I4(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[25]_0 ),
        .I2(ap_CS_fsm_state25),
        .O(ap_NS_fsm[25]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_write[1].mem_reg_i_11 
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state18),
        .O(\gen_write[1].mem_reg_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_write[1].mem_reg_i_12 
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state10),
        .I4(\gen_write[1].mem_reg_i_14_n_0 ),
        .O(\gen_write[1].mem_reg_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \gen_write[1].mem_reg_i_13 
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state17),
        .I4(ap_CS_fsm_state18),
        .I5(\gen_write[1].mem_reg_i_15_n_0 ),
        .O(\gen_write[1].mem_reg_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_write[1].mem_reg_i_14 
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state13),
        .O(\gen_write[1].mem_reg_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \gen_write[1].mem_reg_i_15 
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state11),
        .I4(\ap_CS_fsm[1]_i_2__1_n_0 ),
        .I5(\gen_write[1].mem_reg_i_14_n_0 ),
        .O(\gen_write[1].mem_reg_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_write[1].mem_reg_i_4 
       (.I0(\gen_write[1].mem_reg_i_11_n_0 ),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state21),
        .I4(ap_CS_fsm_state23),
        .O(address0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \gen_write[1].mem_reg_i_5 
       (.I0(\gen_write[1].mem_reg_i_12_n_0 ),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state23),
        .I4(\gen_write[1].mem_reg_i_11_n_0 ),
        .I5(ap_CS_fsm_state25),
        .O(address0[1]));
  LUT6 #(
    .INIT(64'hCCCCFFFFCCCCFFFE)) 
    \gen_write[1].mem_reg_i_6 
       (.I0(ap_CS_fsm_state24),
        .I1(\gen_write[1].mem_reg_i_13_n_0 ),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state21),
        .I4(ap_CS_fsm_state25),
        .I5(ap_CS_fsm_state22),
        .O(address0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \in_stream_data_V_0_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFF02FFFFFF020000)) 
    \int_par_V_shift[0]_i_1 
       (.I0(\int_par_V_shift[0]_i_2_n_0 ),
        .I1(\int_par_V_shift[0]_i_3_n_0 ),
        .I2(ap_CS_fsm_state19),
        .I3(\int_par_V_shift[0]_i_4_n_0 ),
        .I4(ce0),
        .I5(\int_par_V_shift_reg[0] ),
        .O(\ap_CS_fsm_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hF0F0FFF4)) 
    \int_par_V_shift[0]_i_2 
       (.I0(ap_CS_fsm_state13),
        .I1(\int_par_V_shift[0]_i_5_n_0 ),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state15),
        .O(\int_par_V_shift[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_par_V_shift[0]_i_3 
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state17),
        .O(\int_par_V_shift[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0F04)) 
    \int_par_V_shift[0]_i_4 
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state24),
        .I4(\int_par_V_shift[0]_i_6_n_0 ),
        .O(\int_par_V_shift[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    \int_par_V_shift[0]_i_5 
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state9),
        .I2(\int_par_V_shift[0]_i_7_n_0 ),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state10),
        .I5(ap_CS_fsm_state12),
        .O(\int_par_V_shift[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0100010001010100)) 
    \int_par_V_shift[0]_i_6 
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state18),
        .I5(ap_CS_fsm_state19),
        .O(\int_par_V_shift[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    \int_par_V_shift[0]_i_7 
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state5),
        .I5(ap_CS_fsm_state7),
        .O(\int_par_V_shift[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFFFFFAE0000)) 
    \int_par_V_shift[1]_i_1 
       (.I0(\int_par_V_shift[1]_i_2_n_0 ),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state25),
        .I3(\int_par_V_shift[1]_i_3_n_0 ),
        .I4(ce0),
        .I5(\int_par_V_shift_reg[1] ),
        .O(\ap_CS_fsm_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AAA8A8A8A8)) 
    \int_par_V_shift[1]_i_2 
       (.I0(\int_par_V_shift[1]_i_5_n_0 ),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state13),
        .I5(\int_par_V_shift[1]_i_6_n_0 ),
        .O(\int_par_V_shift[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAFE)) 
    \int_par_V_shift[1]_i_3 
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state21),
        .I5(ap_CS_fsm_state25),
        .O(\int_par_V_shift[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \int_par_V_shift[1]_i_4 
       (.I0(\gen_write[1].mem_reg_i_12_n_0 ),
        .I1(address0[2]),
        .I2(\ap_CS_fsm[1]_i_2__1_n_0 ),
        .I3(\int_par_V_shift[1]_i_7_n_0 ),
        .I4(\kernel_val_0_V_0_reg_832_reg[7]_i_5 ),
        .I5(ap_CS_fsm_state2),
        .O(ce0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \int_par_V_shift[1]_i_5 
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state18),
        .O(\int_par_V_shift[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF10)) 
    \int_par_V_shift[1]_i_6 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state10),
        .I2(\int_par_V_shift[1]_i_9_n_0 ),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state11),
        .O(\int_par_V_shift[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_par_V_shift[1]_i_7 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state4),
        .O(\int_par_V_shift[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1110)) 
    \int_par_V_shift[1]_i_9 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state4),
        .I4(ap_CS_fsm_state8),
        .I5(ap_CS_fsm_state7),
        .O(\int_par_V_shift[1]_i_9_n_0 ));
  FDRE \kernel_val_0_V_0_reg_832_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in[0]),
        .Q(\kernel_val_0_V_0_reg_832_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in[1]),
        .Q(\kernel_val_0_V_0_reg_832_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in[2]),
        .Q(\kernel_val_0_V_0_reg_832_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in[3]),
        .Q(\kernel_val_0_V_0_reg_832_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in[4]),
        .Q(\kernel_val_0_V_0_reg_832_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in[5]),
        .Q(\kernel_val_0_V_0_reg_832_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in[6]),
        .Q(\kernel_val_0_V_0_reg_832_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in[7]),
        .Q(\kernel_val_0_V_0_reg_832_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \kernel_val_0_V_1_reg_842_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in[0]),
        .Q(\kernel_val_0_V_1_reg_842_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \kernel_val_0_V_1_reg_842_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in[1]),
        .Q(\kernel_val_0_V_1_reg_842_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \kernel_val_0_V_1_reg_842_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in[2]),
        .Q(\kernel_val_0_V_1_reg_842_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \kernel_val_0_V_1_reg_842_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in[3]),
        .Q(\kernel_val_0_V_1_reg_842_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \kernel_val_0_V_1_reg_842_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in[4]),
        .Q(\kernel_val_0_V_1_reg_842_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \kernel_val_0_V_1_reg_842_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in[5]),
        .Q(\kernel_val_0_V_1_reg_842_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \kernel_val_0_V_1_reg_842_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in[6]),
        .Q(\kernel_val_0_V_1_reg_842_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \kernel_val_0_V_1_reg_842_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in[7]),
        .Q(\kernel_val_0_V_1_reg_842_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \kernel_val_0_V_2_reg_852_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in[0]),
        .Q(\kernel_val_0_V_2_reg_852_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \kernel_val_0_V_2_reg_852_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in[1]),
        .Q(\kernel_val_0_V_2_reg_852_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \kernel_val_0_V_2_reg_852_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in[2]),
        .Q(\kernel_val_0_V_2_reg_852_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \kernel_val_0_V_2_reg_852_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in[3]),
        .Q(\kernel_val_0_V_2_reg_852_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \kernel_val_0_V_2_reg_852_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in[4]),
        .Q(\kernel_val_0_V_2_reg_852_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \kernel_val_0_V_2_reg_852_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in[5]),
        .Q(\kernel_val_0_V_2_reg_852_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \kernel_val_0_V_2_reg_852_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in[6]),
        .Q(\kernel_val_0_V_2_reg_852_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \kernel_val_0_V_2_reg_852_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in[7]),
        .Q(\kernel_val_0_V_2_reg_852_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \kernel_val_0_V_3_reg_862_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in[0]),
        .Q(\kernel_val_0_V_3_reg_862_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \kernel_val_0_V_3_reg_862_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in[1]),
        .Q(\kernel_val_0_V_3_reg_862_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \kernel_val_0_V_3_reg_862_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in[2]),
        .Q(\kernel_val_0_V_3_reg_862_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \kernel_val_0_V_3_reg_862_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in[3]),
        .Q(\kernel_val_0_V_3_reg_862_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \kernel_val_0_V_3_reg_862_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in[4]),
        .Q(\kernel_val_0_V_3_reg_862_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \kernel_val_0_V_3_reg_862_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in[5]),
        .Q(\kernel_val_0_V_3_reg_862_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \kernel_val_0_V_3_reg_862_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in[6]),
        .Q(\kernel_val_0_V_3_reg_862_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \kernel_val_0_V_3_reg_862_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in[7]),
        .Q(\kernel_val_0_V_3_reg_862_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \kernel_val_0_V_4_reg_872_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in[0]),
        .Q(\kernel_val_0_V_4_reg_872_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \kernel_val_0_V_4_reg_872_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in[1]),
        .Q(\kernel_val_0_V_4_reg_872_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \kernel_val_0_V_4_reg_872_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in[2]),
        .Q(\kernel_val_0_V_4_reg_872_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \kernel_val_0_V_4_reg_872_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in[3]),
        .Q(\kernel_val_0_V_4_reg_872_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \kernel_val_0_V_4_reg_872_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in[4]),
        .Q(\kernel_val_0_V_4_reg_872_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \kernel_val_0_V_4_reg_872_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in[5]),
        .Q(\kernel_val_0_V_4_reg_872_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \kernel_val_0_V_4_reg_872_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in[6]),
        .Q(\kernel_val_0_V_4_reg_872_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \kernel_val_0_V_4_reg_872_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in[7]),
        .Q(\kernel_val_0_V_4_reg_872_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \kernel_val_1_V_0_reg_882_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in[0]),
        .Q(\kernel_val_1_V_0_reg_882_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \kernel_val_1_V_0_reg_882_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in[1]),
        .Q(\kernel_val_1_V_0_reg_882_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \kernel_val_1_V_0_reg_882_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in[2]),
        .Q(\kernel_val_1_V_0_reg_882_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \kernel_val_1_V_0_reg_882_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in[3]),
        .Q(\kernel_val_1_V_0_reg_882_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \kernel_val_1_V_0_reg_882_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in[4]),
        .Q(\kernel_val_1_V_0_reg_882_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \kernel_val_1_V_0_reg_882_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in[5]),
        .Q(\kernel_val_1_V_0_reg_882_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \kernel_val_1_V_0_reg_882_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in[6]),
        .Q(\kernel_val_1_V_0_reg_882_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \kernel_val_1_V_0_reg_882_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in[7]),
        .Q(\kernel_val_1_V_0_reg_882_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \kernel_val_1_V_1_reg_892_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in[0]),
        .Q(\kernel_val_1_V_1_reg_892_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \kernel_val_1_V_1_reg_892_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in[1]),
        .Q(\kernel_val_1_V_1_reg_892_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \kernel_val_1_V_1_reg_892_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in[2]),
        .Q(\kernel_val_1_V_1_reg_892_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \kernel_val_1_V_1_reg_892_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in[3]),
        .Q(\kernel_val_1_V_1_reg_892_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \kernel_val_1_V_1_reg_892_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in[4]),
        .Q(\kernel_val_1_V_1_reg_892_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \kernel_val_1_V_1_reg_892_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in[5]),
        .Q(\kernel_val_1_V_1_reg_892_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \kernel_val_1_V_1_reg_892_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in[6]),
        .Q(\kernel_val_1_V_1_reg_892_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \kernel_val_1_V_1_reg_892_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in[7]),
        .Q(\kernel_val_1_V_1_reg_892_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \kernel_val_1_V_2_reg_902_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in[0]),
        .Q(\kernel_val_1_V_2_reg_902_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \kernel_val_1_V_2_reg_902_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in[1]),
        .Q(\kernel_val_1_V_2_reg_902_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \kernel_val_1_V_2_reg_902_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in[2]),
        .Q(\kernel_val_1_V_2_reg_902_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \kernel_val_1_V_2_reg_902_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in[3]),
        .Q(\kernel_val_1_V_2_reg_902_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \kernel_val_1_V_2_reg_902_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in[4]),
        .Q(\kernel_val_1_V_2_reg_902_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \kernel_val_1_V_2_reg_902_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in[5]),
        .Q(\kernel_val_1_V_2_reg_902_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \kernel_val_1_V_2_reg_902_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in[6]),
        .Q(\kernel_val_1_V_2_reg_902_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \kernel_val_1_V_2_reg_902_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in[7]),
        .Q(\kernel_val_1_V_2_reg_902_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \kernel_val_1_V_3_reg_912_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in[0]),
        .Q(\kernel_val_1_V_3_reg_912_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \kernel_val_1_V_3_reg_912_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in[1]),
        .Q(\kernel_val_1_V_3_reg_912_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \kernel_val_1_V_3_reg_912_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in[2]),
        .Q(\kernel_val_1_V_3_reg_912_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \kernel_val_1_V_3_reg_912_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in[3]),
        .Q(\kernel_val_1_V_3_reg_912_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \kernel_val_1_V_3_reg_912_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in[4]),
        .Q(\kernel_val_1_V_3_reg_912_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \kernel_val_1_V_3_reg_912_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in[5]),
        .Q(\kernel_val_1_V_3_reg_912_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \kernel_val_1_V_3_reg_912_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in[6]),
        .Q(\kernel_val_1_V_3_reg_912_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \kernel_val_1_V_3_reg_912_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in[7]),
        .Q(\kernel_val_1_V_3_reg_912_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \kernel_val_1_V_4_reg_922_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in[0]),
        .Q(\kernel_val_1_V_4_reg_922_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \kernel_val_1_V_4_reg_922_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in[1]),
        .Q(\kernel_val_1_V_4_reg_922_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \kernel_val_1_V_4_reg_922_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in[2]),
        .Q(\kernel_val_1_V_4_reg_922_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \kernel_val_1_V_4_reg_922_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in[3]),
        .Q(\kernel_val_1_V_4_reg_922_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \kernel_val_1_V_4_reg_922_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in[4]),
        .Q(\kernel_val_1_V_4_reg_922_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \kernel_val_1_V_4_reg_922_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in[5]),
        .Q(\kernel_val_1_V_4_reg_922_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \kernel_val_1_V_4_reg_922_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in[6]),
        .Q(\kernel_val_1_V_4_reg_922_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \kernel_val_1_V_4_reg_922_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in[7]),
        .Q(\kernel_val_1_V_4_reg_922_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \kernel_val_2_V_0_reg_932_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in[0]),
        .Q(\kernel_val_2_V_0_reg_932_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \kernel_val_2_V_0_reg_932_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in[1]),
        .Q(\kernel_val_2_V_0_reg_932_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \kernel_val_2_V_0_reg_932_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in[2]),
        .Q(\kernel_val_2_V_0_reg_932_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \kernel_val_2_V_0_reg_932_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in[3]),
        .Q(\kernel_val_2_V_0_reg_932_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \kernel_val_2_V_0_reg_932_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in[4]),
        .Q(\kernel_val_2_V_0_reg_932_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \kernel_val_2_V_0_reg_932_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in[5]),
        .Q(\kernel_val_2_V_0_reg_932_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \kernel_val_2_V_0_reg_932_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in[6]),
        .Q(\kernel_val_2_V_0_reg_932_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \kernel_val_2_V_0_reg_932_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in[7]),
        .Q(\kernel_val_2_V_0_reg_932_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \kernel_val_2_V_1_reg_942_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in[0]),
        .Q(\kernel_val_2_V_1_reg_942_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \kernel_val_2_V_1_reg_942_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in[1]),
        .Q(\kernel_val_2_V_1_reg_942_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \kernel_val_2_V_1_reg_942_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in[2]),
        .Q(\kernel_val_2_V_1_reg_942_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \kernel_val_2_V_1_reg_942_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in[3]),
        .Q(\kernel_val_2_V_1_reg_942_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \kernel_val_2_V_1_reg_942_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in[4]),
        .Q(\kernel_val_2_V_1_reg_942_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \kernel_val_2_V_1_reg_942_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in[5]),
        .Q(\kernel_val_2_V_1_reg_942_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \kernel_val_2_V_1_reg_942_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in[6]),
        .Q(\kernel_val_2_V_1_reg_942_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \kernel_val_2_V_1_reg_942_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in[7]),
        .Q(\kernel_val_2_V_1_reg_942_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \kernel_val_2_V_2_reg_952_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in[0]),
        .Q(\kernel_val_2_V_2_reg_952_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \kernel_val_2_V_2_reg_952_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in[1]),
        .Q(\kernel_val_2_V_2_reg_952_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \kernel_val_2_V_2_reg_952_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in[2]),
        .Q(\kernel_val_2_V_2_reg_952_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \kernel_val_2_V_2_reg_952_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in[3]),
        .Q(\kernel_val_2_V_2_reg_952_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \kernel_val_2_V_2_reg_952_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in[4]),
        .Q(\kernel_val_2_V_2_reg_952_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \kernel_val_2_V_2_reg_952_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in[5]),
        .Q(\kernel_val_2_V_2_reg_952_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \kernel_val_2_V_2_reg_952_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in[6]),
        .Q(\kernel_val_2_V_2_reg_952_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \kernel_val_2_V_2_reg_952_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in[7]),
        .Q(\kernel_val_2_V_2_reg_952_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \kernel_val_2_V_3_reg_962_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in[0]),
        .Q(\kernel_val_2_V_3_reg_962_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \kernel_val_2_V_3_reg_962_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in[1]),
        .Q(\kernel_val_2_V_3_reg_962_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \kernel_val_2_V_3_reg_962_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in[2]),
        .Q(\kernel_val_2_V_3_reg_962_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \kernel_val_2_V_3_reg_962_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in[3]),
        .Q(\kernel_val_2_V_3_reg_962_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \kernel_val_2_V_3_reg_962_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in[4]),
        .Q(\kernel_val_2_V_3_reg_962_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \kernel_val_2_V_3_reg_962_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in[5]),
        .Q(\kernel_val_2_V_3_reg_962_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \kernel_val_2_V_3_reg_962_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in[6]),
        .Q(\kernel_val_2_V_3_reg_962_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \kernel_val_2_V_3_reg_962_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in[7]),
        .Q(\kernel_val_2_V_3_reg_962_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \kernel_val_2_V_4_reg_972_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in[0]),
        .Q(\kernel_val_2_V_4_reg_972_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \kernel_val_2_V_4_reg_972_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in[1]),
        .Q(\kernel_val_2_V_4_reg_972_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \kernel_val_2_V_4_reg_972_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in[2]),
        .Q(\kernel_val_2_V_4_reg_972_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \kernel_val_2_V_4_reg_972_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in[3]),
        .Q(\kernel_val_2_V_4_reg_972_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \kernel_val_2_V_4_reg_972_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in[4]),
        .Q(\kernel_val_2_V_4_reg_972_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \kernel_val_2_V_4_reg_972_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in[5]),
        .Q(\kernel_val_2_V_4_reg_972_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \kernel_val_2_V_4_reg_972_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in[6]),
        .Q(\kernel_val_2_V_4_reg_972_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \kernel_val_2_V_4_reg_972_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in[7]),
        .Q(\kernel_val_2_V_4_reg_972_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \kernel_val_3_V_0_reg_982_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in[0]),
        .Q(\kernel_val_3_V_0_reg_982_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \kernel_val_3_V_0_reg_982_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in[1]),
        .Q(\kernel_val_3_V_0_reg_982_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \kernel_val_3_V_0_reg_982_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in[2]),
        .Q(\kernel_val_3_V_0_reg_982_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \kernel_val_3_V_0_reg_982_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in[3]),
        .Q(\kernel_val_3_V_0_reg_982_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \kernel_val_3_V_0_reg_982_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in[4]),
        .Q(\kernel_val_3_V_0_reg_982_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \kernel_val_3_V_0_reg_982_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in[5]),
        .Q(\kernel_val_3_V_0_reg_982_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \kernel_val_3_V_0_reg_982_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in[6]),
        .Q(\kernel_val_3_V_0_reg_982_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \kernel_val_3_V_0_reg_982_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in[7]),
        .Q(\kernel_val_3_V_0_reg_982_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \kernel_val_3_V_1_reg_992_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in[0]),
        .Q(\kernel_val_3_V_1_reg_992_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \kernel_val_3_V_1_reg_992_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in[1]),
        .Q(\kernel_val_3_V_1_reg_992_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \kernel_val_3_V_1_reg_992_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in[2]),
        .Q(\kernel_val_3_V_1_reg_992_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \kernel_val_3_V_1_reg_992_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in[3]),
        .Q(\kernel_val_3_V_1_reg_992_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \kernel_val_3_V_1_reg_992_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in[4]),
        .Q(\kernel_val_3_V_1_reg_992_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \kernel_val_3_V_1_reg_992_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in[5]),
        .Q(\kernel_val_3_V_1_reg_992_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \kernel_val_3_V_1_reg_992_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in[6]),
        .Q(\kernel_val_3_V_1_reg_992_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \kernel_val_3_V_1_reg_992_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in[7]),
        .Q(\kernel_val_3_V_1_reg_992_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \kernel_val_3_V_2_reg_1002_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in[0]),
        .Q(\kernel_val_3_V_2_reg_1002_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \kernel_val_3_V_2_reg_1002_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in[1]),
        .Q(\kernel_val_3_V_2_reg_1002_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \kernel_val_3_V_2_reg_1002_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in[2]),
        .Q(\kernel_val_3_V_2_reg_1002_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \kernel_val_3_V_2_reg_1002_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in[3]),
        .Q(\kernel_val_3_V_2_reg_1002_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \kernel_val_3_V_2_reg_1002_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in[4]),
        .Q(\kernel_val_3_V_2_reg_1002_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \kernel_val_3_V_2_reg_1002_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in[5]),
        .Q(\kernel_val_3_V_2_reg_1002_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \kernel_val_3_V_2_reg_1002_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in[6]),
        .Q(\kernel_val_3_V_2_reg_1002_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \kernel_val_3_V_2_reg_1002_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in[7]),
        .Q(\kernel_val_3_V_2_reg_1002_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \kernel_val_3_V_3_reg_1012_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in[0]),
        .Q(\kernel_val_3_V_3_reg_1012_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \kernel_val_3_V_3_reg_1012_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in[1]),
        .Q(\kernel_val_3_V_3_reg_1012_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \kernel_val_3_V_3_reg_1012_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in[2]),
        .Q(\kernel_val_3_V_3_reg_1012_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \kernel_val_3_V_3_reg_1012_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in[3]),
        .Q(\kernel_val_3_V_3_reg_1012_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \kernel_val_3_V_3_reg_1012_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in[4]),
        .Q(\kernel_val_3_V_3_reg_1012_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \kernel_val_3_V_3_reg_1012_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in[5]),
        .Q(\kernel_val_3_V_3_reg_1012_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \kernel_val_3_V_3_reg_1012_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in[6]),
        .Q(\kernel_val_3_V_3_reg_1012_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \kernel_val_3_V_3_reg_1012_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in[7]),
        .Q(\kernel_val_3_V_3_reg_1012_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \kernel_val_3_V_4_reg_1022_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in[0]),
        .Q(\kernel_val_3_V_4_reg_1022_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \kernel_val_3_V_4_reg_1022_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in[1]),
        .Q(\kernel_val_3_V_4_reg_1022_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \kernel_val_3_V_4_reg_1022_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in[2]),
        .Q(\kernel_val_3_V_4_reg_1022_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \kernel_val_3_V_4_reg_1022_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in[3]),
        .Q(\kernel_val_3_V_4_reg_1022_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \kernel_val_3_V_4_reg_1022_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in[4]),
        .Q(\kernel_val_3_V_4_reg_1022_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \kernel_val_3_V_4_reg_1022_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in[5]),
        .Q(\kernel_val_3_V_4_reg_1022_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \kernel_val_3_V_4_reg_1022_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in[6]),
        .Q(\kernel_val_3_V_4_reg_1022_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \kernel_val_3_V_4_reg_1022_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in[7]),
        .Q(\kernel_val_3_V_4_reg_1022_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \kernel_val_4_V_0_reg_1032_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in[0]),
        .Q(\kernel_val_4_V_0_reg_1032_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \kernel_val_4_V_0_reg_1032_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in[1]),
        .Q(\kernel_val_4_V_0_reg_1032_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \kernel_val_4_V_0_reg_1032_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in[2]),
        .Q(\kernel_val_4_V_0_reg_1032_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \kernel_val_4_V_0_reg_1032_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in[3]),
        .Q(\kernel_val_4_V_0_reg_1032_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \kernel_val_4_V_0_reg_1032_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in[4]),
        .Q(\kernel_val_4_V_0_reg_1032_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \kernel_val_4_V_0_reg_1032_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in[5]),
        .Q(\kernel_val_4_V_0_reg_1032_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \kernel_val_4_V_0_reg_1032_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in[6]),
        .Q(\kernel_val_4_V_0_reg_1032_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \kernel_val_4_V_0_reg_1032_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in[7]),
        .Q(\kernel_val_4_V_0_reg_1032_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \kernel_val_4_V_1_reg_1042_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in[0]),
        .Q(\kernel_val_4_V_1_reg_1042_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \kernel_val_4_V_1_reg_1042_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in[1]),
        .Q(\kernel_val_4_V_1_reg_1042_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \kernel_val_4_V_1_reg_1042_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in[2]),
        .Q(\kernel_val_4_V_1_reg_1042_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \kernel_val_4_V_1_reg_1042_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in[3]),
        .Q(\kernel_val_4_V_1_reg_1042_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \kernel_val_4_V_1_reg_1042_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in[4]),
        .Q(\kernel_val_4_V_1_reg_1042_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \kernel_val_4_V_1_reg_1042_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in[5]),
        .Q(\kernel_val_4_V_1_reg_1042_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \kernel_val_4_V_1_reg_1042_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in[6]),
        .Q(\kernel_val_4_V_1_reg_1042_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \kernel_val_4_V_1_reg_1042_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in[7]),
        .Q(\kernel_val_4_V_1_reg_1042_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \kernel_val_4_V_2_reg_1052_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in[0]),
        .Q(\kernel_val_4_V_2_reg_1052_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \kernel_val_4_V_2_reg_1052_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in[1]),
        .Q(\kernel_val_4_V_2_reg_1052_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \kernel_val_4_V_2_reg_1052_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in[2]),
        .Q(\kernel_val_4_V_2_reg_1052_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \kernel_val_4_V_2_reg_1052_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in[3]),
        .Q(\kernel_val_4_V_2_reg_1052_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \kernel_val_4_V_2_reg_1052_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in[4]),
        .Q(\kernel_val_4_V_2_reg_1052_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \kernel_val_4_V_2_reg_1052_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in[5]),
        .Q(\kernel_val_4_V_2_reg_1052_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \kernel_val_4_V_2_reg_1052_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in[6]),
        .Q(\kernel_val_4_V_2_reg_1052_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \kernel_val_4_V_2_reg_1052_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in[7]),
        .Q(\kernel_val_4_V_2_reg_1052_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \kernel_val_4_V_3_reg_1062_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in[0]),
        .Q(\kernel_val_4_V_3_reg_1062_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \kernel_val_4_V_3_reg_1062_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in[1]),
        .Q(\kernel_val_4_V_3_reg_1062_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \kernel_val_4_V_3_reg_1062_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in[2]),
        .Q(\kernel_val_4_V_3_reg_1062_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \kernel_val_4_V_3_reg_1062_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in[3]),
        .Q(\kernel_val_4_V_3_reg_1062_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \kernel_val_4_V_3_reg_1062_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in[4]),
        .Q(\kernel_val_4_V_3_reg_1062_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \kernel_val_4_V_3_reg_1062_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in[5]),
        .Q(\kernel_val_4_V_3_reg_1062_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \kernel_val_4_V_3_reg_1062_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in[6]),
        .Q(\kernel_val_4_V_3_reg_1062_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \kernel_val_4_V_3_reg_1062_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in[7]),
        .Q(\kernel_val_4_V_3_reg_1062_reg[7]_0 [7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D
   (ADDRBWRADDR,
    tmp_67_reg_3591,
    tmp_26_fu_1330_p3,
    \p_assign_6_1_i_reg_3449_reg[1]_0 ,
    tmp_42_fu_1409_p3,
    \ImagLoc_x_reg_3585_reg[0]_0 ,
    Q,
    tmp_48_fu_1446_p3,
    \p_assign_7_4_i_reg_3516_reg[2]_0 ,
    \t_V_reg_939_reg[10]_0 ,
    \p_assign_6_1_i_reg_3449_reg[0]_0 ,
    tmp_32_fu_1372_p3,
    \p_assign_6_4_i_reg_3503_reg[0]_0 ,
    tmp_52_fu_1483_p3,
    \p_assign_6_4_i_reg_3503_reg[1]_0 ,
    \p_assign_7_3_i_reg_3498_reg[2]_0 ,
    \p_assign_6_2_i_reg_3467_reg[1]_0 ,
    \tmp_31_reg_3541_reg[0]_0 ,
    \tmp_5_reg_3526_reg[0]_0 ,
    rev_reg_3546,
    Filter2D_U0_p_src_data_stream_V_read,
    \p_p2_i_i_i_reg_3597_reg[10]_0 ,
    \ImagLoc_x_reg_3585_reg[10]_0 ,
    \p_p2_i_i_i_reg_3597_reg[2]_0 ,
    \p_p2_i_i_i_reg_3597_reg[3]_0 ,
    \p_p2_i_i_i_reg_3597_reg[4]_0 ,
    \p_p2_i_i_i_reg_3597_reg[5]_0 ,
    \p_p2_i_i_i_reg_3597_reg[6]_0 ,
    \p_p2_i_i_i_reg_3597_reg[7]_0 ,
    \p_p2_i_i_i_reg_3597_reg[8]_0 ,
    \p_p2_i_i_i_reg_3597_reg[9]_0 ,
    S,
    \t_V_reg_939_reg[4]_0 ,
    DI,
    \ImagLoc_x_reg_3585_reg[7]_0 ,
    \p_p2_i_i_i_reg_3597_reg[7]_1 ,
    \ImagLoc_x_reg_3585_reg[9]_0 ,
    \tmp_67_reg_3591_reg[0]_0 ,
    \p_p2_i_i_i_reg_3597_reg[9]_1 ,
    \tmp_118_i_reg_3431_reg[7]_0 ,
    \tmp_118_i_reg_3431_reg[10]_0 ,
    \tmp_118_i_reg_3431_reg[9]_0 ,
    \tmp_118_i_reg_3431_reg[11]_0 ,
    \p_assign_6_4_i_reg_3503_reg[10]_0 ,
    \p_assign_6_2_i_reg_3467_reg[10]_0 ,
    \p_assign_6_2_i_reg_3467_reg[7]_0 ,
    \p_assign_6_2_i_reg_3467_reg[9]_0 ,
    \p_assign_6_2_i_reg_3467_reg[11]_0 ,
    \p_assign_6_1_i_reg_3449_reg[7]_0 ,
    \p_assign_6_3_i_reg_3485_reg[10]_0 ,
    \p_assign_6_1_i_reg_3449_reg[10]_0 ,
    \p_assign_6_1_i_reg_3449_reg[9]_0 ,
    \p_assign_6_1_i_reg_3449_reg[11]_0 ,
    \p_assign_6_4_i_reg_3503_reg[7]_0 ,
    \p_assign_6_4_i_reg_3503_reg[9]_0 ,
    \p_assign_6_4_i_reg_3503_reg[11]_0 ,
    \p_assign_6_3_i_reg_3485_reg[7]_0 ,
    \p_assign_6_3_i_reg_3485_reg[9]_0 ,
    \p_assign_6_3_i_reg_3485_reg[11]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    mOutPtr110_out,
    shiftReg_ce,
    \ap_CS_fsm_reg[0]_1 ,
    \t_V_reg_939_reg[8]_0 ,
    \p_Val2_s_reg_4124_reg[7]_0 ,
    ap_clk,
    p_0_in29_out,
    ap_rst_n_inv,
    brmerge_i_fu_1813_p2,
    out,
    tmp_72_reg_3923_reg_0,
    r_V_2_0_1_i_reg_3831_reg_0,
    p_Val2_4_0_1_i_reg_3871_reg_0,
    r_V_2_0_2_i_reg_3836_reg_0,
    tmp35_reg_3876_reg_0,
    tmp36_reg_3896_reg_0,
    r_V_2_1_1_i_reg_3851_reg_0,
    tmp37_reg_3881_reg_0,
    tmp38_reg_3901_reg_0,
    r_V_2_2_2_i_reg_3906_reg_0,
    r_V_2_2_4_i_reg_3917_reg_0,
    r_V_2_2_1_i_reg_3866_reg_0,
    tmp47_reg_3886_reg_0,
    r_V_2_1_4_i_reg_3856_reg_0,
    tmp48_reg_3891_reg_0,
    tmp49_reg_3928_reg_0,
    r_V_2_4_i_reg_4048_reg_0,
    r_V_2_4_1_i_reg_4058_reg_0,
    ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0,
    r_V_2_3_1_i_reg_4038_reg_0,
    ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0,
    r_V_2_4_4_i_reg_4013_reg_0,
    r_V_2_3_2_i_reg_3963_reg_0,
    r_V_2_3_3_i_reg_3973_reg_0,
    \row_assign_8_4_t_i_reg_3571_reg[0]_0 ,
    \row_assign_8_1_t_i_reg_3556_reg[0]_0 ,
    ap_rst_n,
    CO,
    \ap_CS_fsm_reg[0]_2 ,
    \exitcond388_i_i_reg_3576_reg[0]_0 ,
    g_img_1_data_stream_s_full_n,
    g_img_0_data_stream_s_empty_n,
    \tmp_69_reg_3616_reg[1]_0 ,
    \tmp_69_reg_3616_reg[1]_1 ,
    \tmp_25_reg_3536_reg[2]_i_3_0 ,
    \ap_CS_fsm_reg[2]_i_2 ,
    \or_cond_i_i_i_reg_3607_reg[0]_i_3 ,
    \tmp_60_reg_3521_reg[1]_0 ,
    \tmp_60_reg_3521_reg[1]_1 ,
    \tmp_31_reg_3541_reg[2]_0 ,
    \tmp_13_reg_3531_reg[2]_0 ,
    \tmp_25_reg_3536_reg[2]_0 ,
    \tmp_5_reg_3526_reg[2]_0 ,
    \tmp_5_reg_3526_reg[1]_0 ,
    D,
    \tmp_2_i_reg_3396_reg[0]_0 ,
    \tmp_2_i_reg_3396_reg[0]_1 ,
    \tmp_2_i_reg_3396_reg[0]_2 ,
    \tmp_2_i_reg_3396_reg[0]_3 ,
    \tmp_115_i_reg_3422_reg[0]_0 ,
    \tmp_115_i_reg_3422_reg[0]_1 ,
    \x_reg_3611_reg[4]_0 ,
    \x_reg_3611_reg[8]_0 ,
    \x_reg_3611_reg[10]_0 ,
    internal_full_n_reg,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    Filter2D_U0_ap_start,
    Loop_1_proc_U0_ap_idle,
    \reg_961_reg[7]_0 );
  output [2:0]ADDRBWRADDR;
  output tmp_67_reg_3591;
  output tmp_26_fu_1330_p3;
  output \p_assign_6_1_i_reg_3449_reg[1]_0 ;
  output tmp_42_fu_1409_p3;
  output \ImagLoc_x_reg_3585_reg[0]_0 ;
  output [10:0]Q;
  output tmp_48_fu_1446_p3;
  output [1:0]\p_assign_7_4_i_reg_3516_reg[2]_0 ;
  output [9:0]\t_V_reg_939_reg[10]_0 ;
  output [0:0]\p_assign_6_1_i_reg_3449_reg[0]_0 ;
  output tmp_32_fu_1372_p3;
  output [0:0]\p_assign_6_4_i_reg_3503_reg[0]_0 ;
  output tmp_52_fu_1483_p3;
  output \p_assign_6_4_i_reg_3503_reg[1]_0 ;
  output [0:0]\p_assign_7_3_i_reg_3498_reg[2]_0 ;
  output \p_assign_6_2_i_reg_3467_reg[1]_0 ;
  output [0:0]\tmp_31_reg_3541_reg[0]_0 ;
  output [0:0]\tmp_5_reg_3526_reg[0]_0 ;
  output rev_reg_3546;
  output Filter2D_U0_p_src_data_stream_V_read;
  output [1:0]\p_p2_i_i_i_reg_3597_reg[10]_0 ;
  output [9:0]\ImagLoc_x_reg_3585_reg[10]_0 ;
  output \p_p2_i_i_i_reg_3597_reg[2]_0 ;
  output \p_p2_i_i_i_reg_3597_reg[3]_0 ;
  output \p_p2_i_i_i_reg_3597_reg[4]_0 ;
  output \p_p2_i_i_i_reg_3597_reg[5]_0 ;
  output \p_p2_i_i_i_reg_3597_reg[6]_0 ;
  output \p_p2_i_i_i_reg_3597_reg[7]_0 ;
  output \p_p2_i_i_i_reg_3597_reg[8]_0 ;
  output \p_p2_i_i_i_reg_3597_reg[9]_0 ;
  output [0:0]S;
  output [1:0]\t_V_reg_939_reg[4]_0 ;
  output [0:0]DI;
  output [3:0]\ImagLoc_x_reg_3585_reg[7]_0 ;
  output [3:0]\p_p2_i_i_i_reg_3597_reg[7]_1 ;
  output [0:0]\ImagLoc_x_reg_3585_reg[9]_0 ;
  output [0:0]\tmp_67_reg_3591_reg[0]_0 ;
  output [0:0]\p_p2_i_i_i_reg_3597_reg[9]_1 ;
  output [3:0]\tmp_118_i_reg_3431_reg[7]_0 ;
  output [7:0]\tmp_118_i_reg_3431_reg[10]_0 ;
  output [0:0]\tmp_118_i_reg_3431_reg[9]_0 ;
  output [0:0]\tmp_118_i_reg_3431_reg[11]_0 ;
  output [8:0]\p_assign_6_4_i_reg_3503_reg[10]_0 ;
  output [8:0]\p_assign_6_2_i_reg_3467_reg[10]_0 ;
  output [3:0]\p_assign_6_2_i_reg_3467_reg[7]_0 ;
  output [0:0]\p_assign_6_2_i_reg_3467_reg[9]_0 ;
  output [0:0]\p_assign_6_2_i_reg_3467_reg[11]_0 ;
  output [3:0]\p_assign_6_1_i_reg_3449_reg[7]_0 ;
  output [8:0]\p_assign_6_3_i_reg_3485_reg[10]_0 ;
  output [7:0]\p_assign_6_1_i_reg_3449_reg[10]_0 ;
  output [0:0]\p_assign_6_1_i_reg_3449_reg[9]_0 ;
  output [0:0]\p_assign_6_1_i_reg_3449_reg[11]_0 ;
  output [3:0]\p_assign_6_4_i_reg_3503_reg[7]_0 ;
  output [0:0]\p_assign_6_4_i_reg_3503_reg[9]_0 ;
  output [0:0]\p_assign_6_4_i_reg_3503_reg[11]_0 ;
  output [3:0]\p_assign_6_3_i_reg_3485_reg[7]_0 ;
  output [0:0]\p_assign_6_3_i_reg_3485_reg[9]_0 ;
  output [0:0]\p_assign_6_3_i_reg_3485_reg[11]_0 ;
  output \ap_CS_fsm_reg[0]_0 ;
  output mOutPtr110_out;
  output shiftReg_ce;
  output \ap_CS_fsm_reg[0]_1 ;
  output \t_V_reg_939_reg[8]_0 ;
  output [7:0]\p_Val2_s_reg_4124_reg[7]_0 ;
  input ap_clk;
  input p_0_in29_out;
  input ap_rst_n_inv;
  input brmerge_i_fu_1813_p2;
  input [7:0]out;
  input [7:0]tmp_72_reg_3923_reg_0;
  input [7:0]r_V_2_0_1_i_reg_3831_reg_0;
  input [7:0]p_Val2_4_0_1_i_reg_3871_reg_0;
  input [7:0]r_V_2_0_2_i_reg_3836_reg_0;
  input [7:0]tmp35_reg_3876_reg_0;
  input [7:0]tmp36_reg_3896_reg_0;
  input [7:0]r_V_2_1_1_i_reg_3851_reg_0;
  input [7:0]tmp37_reg_3881_reg_0;
  input [7:0]tmp38_reg_3901_reg_0;
  input [7:0]r_V_2_2_2_i_reg_3906_reg_0;
  input [7:0]r_V_2_2_4_i_reg_3917_reg_0;
  input [7:0]r_V_2_2_1_i_reg_3866_reg_0;
  input [7:0]tmp47_reg_3886_reg_0;
  input [7:0]r_V_2_1_4_i_reg_3856_reg_0;
  input [7:0]tmp48_reg_3891_reg_0;
  input [7:0]tmp49_reg_3928_reg_0;
  input [7:0]r_V_2_4_i_reg_4048_reg_0;
  input [7:0]r_V_2_4_1_i_reg_4058_reg_0;
  input [7:0]ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0;
  input [7:0]r_V_2_3_1_i_reg_4038_reg_0;
  input [7:0]ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0;
  input [7:0]r_V_2_4_4_i_reg_4013_reg_0;
  input [7:0]r_V_2_3_2_i_reg_3963_reg_0;
  input [7:0]r_V_2_3_3_i_reg_3973_reg_0;
  input \row_assign_8_4_t_i_reg_3571_reg[0]_0 ;
  input \row_assign_8_1_t_i_reg_3556_reg[0]_0 ;
  input ap_rst_n;
  input [0:0]CO;
  input \ap_CS_fsm_reg[0]_2 ;
  input [0:0]\exitcond388_i_i_reg_3576_reg[0]_0 ;
  input g_img_1_data_stream_s_full_n;
  input g_img_0_data_stream_s_empty_n;
  input [0:0]\tmp_69_reg_3616_reg[1]_0 ;
  input [0:0]\tmp_69_reg_3616_reg[1]_1 ;
  input [11:0]\tmp_25_reg_3536_reg[2]_i_3_0 ;
  input \ap_CS_fsm_reg[2]_i_2 ;
  input [11:0]\or_cond_i_i_i_reg_3607_reg[0]_i_3 ;
  input [0:0]\tmp_60_reg_3521_reg[1]_0 ;
  input \tmp_60_reg_3521_reg[1]_1 ;
  input [0:0]\tmp_31_reg_3541_reg[2]_0 ;
  input [0:0]\tmp_13_reg_3531_reg[2]_0 ;
  input [0:0]\tmp_25_reg_3536_reg[2]_0 ;
  input [0:0]\tmp_5_reg_3526_reg[2]_0 ;
  input \tmp_5_reg_3526_reg[1]_0 ;
  input [0:0]D;
  input [0:0]\tmp_2_i_reg_3396_reg[0]_0 ;
  input [2:0]\tmp_2_i_reg_3396_reg[0]_1 ;
  input [0:0]\tmp_2_i_reg_3396_reg[0]_2 ;
  input [0:0]\tmp_2_i_reg_3396_reg[0]_3 ;
  input [0:0]\tmp_115_i_reg_3422_reg[0]_0 ;
  input [0:0]\tmp_115_i_reg_3422_reg[0]_1 ;
  input [2:0]\x_reg_3611_reg[4]_0 ;
  input [3:0]\x_reg_3611_reg[8]_0 ;
  input [0:0]\x_reg_3611_reg[10]_0 ;
  input internal_full_n_reg;
  input [0:0]int_ap_idle_reg;
  input [0:0]int_ap_idle_reg_0;
  input Filter2D_U0_ap_start;
  input Loop_1_proc_U0_ap_idle;
  input [7:0]\reg_961_reg[7]_0 ;

  wire [2:0]ADDRBWRADDR;
  wire [17:0]B;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire Filter2D_U0_ap_start;
  wire Filter2D_U0_p_kernel_val_2_V_0_read;
  wire Filter2D_U0_p_src_data_stream_V_read;
  wire ImagLoc_x_reg_35850;
  wire \ImagLoc_x_reg_3585[10]_i_1_n_0 ;
  wire \ImagLoc_x_reg_3585[1]_i_1_n_0 ;
  wire \ImagLoc_x_reg_3585[2]_i_1_n_0 ;
  wire \ImagLoc_x_reg_3585[3]_i_1_n_0 ;
  wire \ImagLoc_x_reg_3585[4]_i_1_n_0 ;
  wire \ImagLoc_x_reg_3585[5]_i_1_n_0 ;
  wire \ImagLoc_x_reg_3585[6]_i_1_n_0 ;
  wire \ImagLoc_x_reg_3585[7]_i_1_n_0 ;
  wire \ImagLoc_x_reg_3585[8]_i_1_n_0 ;
  wire \ImagLoc_x_reg_3585[8]_i_2_n_0 ;
  wire \ImagLoc_x_reg_3585[9]_i_1_n_0 ;
  wire \ImagLoc_x_reg_3585_reg[0]_0 ;
  wire [9:0]\ImagLoc_x_reg_3585_reg[10]_0 ;
  wire [3:0]\ImagLoc_x_reg_3585_reg[7]_0 ;
  wire [0:0]\ImagLoc_x_reg_3585_reg[9]_0 ;
  wire Loop_1_proc_U0_ap_idle;
  wire [10:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm[2]_i_11_n_0 ;
  wire \ap_CS_fsm[4]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[0]_2 ;
  wire \ap_CS_fsm_reg[2]_i_2 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [5:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13_i_1_n_0;
  wire ap_enable_reg_pp0_iter13_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1_n_0;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_reg_pp0_iter10_or_cond_i_i_reg_3603;
  wire [7:0]ap_reg_pp0_iter10_tmp61_reg_4073;
  wire ap_reg_pp0_iter11_or_cond_i_i_reg_3603;
  wire ap_reg_pp0_iter12_or_cond_i_i_reg_3603;
  wire ap_reg_pp0_iter1_exitcond388_i_i_reg_3576;
  wire \ap_reg_pp0_iter1_exitcond388_i_i_reg_3576[0]_i_1_n_0 ;
  wire ap_reg_pp0_iter1_or_cond_i_i_reg_3603;
  wire \ap_reg_pp0_iter1_or_cond_i_i_reg_3603[0]_i_1_n_0 ;
  wire ap_reg_pp0_iter2_brmerge_i_reg_3621;
  wire \ap_reg_pp0_iter2_exitcond388_i_i_reg_3576_reg_n_0_[0] ;
  wire ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607;
  wire ap_reg_pp0_iter2_or_cond_i_i_reg_3603;
  wire ap_reg_pp0_iter3_exitcond388_i_i_reg_3576;
  wire [10:0]ap_reg_pp0_iter3_k_buf_0_val_9_addr_reg_3663;
  wire ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607;
  wire ap_reg_pp0_iter3_or_cond_i_i_reg_3603;
  wire [7:0]ap_reg_pp0_iter3_reg_961;
  wire ap_reg_pp0_iter4_exitcond388_i_i_reg_3576;
  wire ap_reg_pp0_iter4_or_cond_i_i_reg_3603;
  wire ap_reg_pp0_iter5_or_cond_i_i_reg_3603;
  wire [7:0]ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739;
  wire [7:0]ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_3745;
  wire [7:0]ap_reg_pp0_iter5_src_kernel_win_0_va_29_reg_3766;
  wire [7:0]ap_reg_pp0_iter5_src_kernel_win_0_va_30_reg_3771;
  wire [7:0]ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776;
  wire \ap_reg_pp0_iter6_exitcond388_i_i_reg_3576_reg[0]_srl2_n_0 ;
  wire ap_reg_pp0_iter6_or_cond_i_i_reg_3603;
  wire [7:0]ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739;
  wire [7:0]ap_reg_pp0_iter6_src_kernel_win_0_va_31_reg_3776;
  wire ap_reg_pp0_iter7_exitcond388_i_i_reg_3576;
  wire ap_reg_pp0_iter7_or_cond_i_i_reg_3603;
  wire [7:0]ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739;
  wire [16:0]ap_reg_pp0_iter7_tmp47_reg_3886;
  wire ap_reg_pp0_iter8_exitcond388_i_i_reg_3576;
  wire ap_reg_pp0_iter8_or_cond_i_i_reg_3603;
  wire [7:0]ap_reg_pp0_iter8_tmp_72_reg_3923_reg;
  wire ap_reg_pp0_iter9_or_cond_i_i_reg_3603;
  wire [7:0]ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0;
  wire [15:0]ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg__0;
  wire [15:0]ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg__0;
  wire ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_i_2_n_0;
  wire [7:0]ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0;
  wire [15:0]ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg__0;
  wire [7:0]ap_reg_pp0_iter9_tmp_75_reg_3958;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire brmerge_i_fu_1813_p2;
  wire brmerge_i_reg_3621;
  wire brmerge_i_reg_36210;
  wire [0:0]col_assign_1_t_i_fu_1830_p2;
  wire [2:0]col_assign_1_t_i_reg_3636;
  wire col_assign_1_t_i_reg_36360;
  wire \col_assign_1_t_i_reg_3636[1]_i_1_n_0 ;
  wire [7:0]col_buf_0_val_0_0_fu_1894_p3;
  wire [7:0]col_buf_0_val_0_0_reg_3674;
  wire col_buf_0_val_0_0_reg_36740;
  wire \col_buf_0_val_0_0_reg_3674[0]_i_2_n_0 ;
  wire \col_buf_0_val_0_0_reg_3674[1]_i_2_n_0 ;
  wire \col_buf_0_val_0_0_reg_3674[2]_i_2_n_0 ;
  wire \col_buf_0_val_0_0_reg_3674[3]_i_2_n_0 ;
  wire \col_buf_0_val_0_0_reg_3674[4]_i_2_n_0 ;
  wire \col_buf_0_val_0_0_reg_3674[5]_i_2_n_0 ;
  wire \col_buf_0_val_0_0_reg_3674[6]_i_2_n_0 ;
  wire \col_buf_0_val_0_0_reg_3674[7]_i_3_n_0 ;
  wire [7:0]col_buf_0_val_1_0_fu_1916_p3;
  wire [7:0]col_buf_0_val_1_0_reg_3689;
  wire \col_buf_0_val_1_0_reg_3689[0]_i_2_n_0 ;
  wire \col_buf_0_val_1_0_reg_3689[1]_i_2_n_0 ;
  wire \col_buf_0_val_1_0_reg_3689[2]_i_2_n_0 ;
  wire \col_buf_0_val_1_0_reg_3689[3]_i_2_n_0 ;
  wire \col_buf_0_val_1_0_reg_3689[4]_i_2_n_0 ;
  wire \col_buf_0_val_1_0_reg_3689[5]_i_2_n_0 ;
  wire \col_buf_0_val_1_0_reg_3689[6]_i_2_n_0 ;
  wire \col_buf_0_val_1_0_reg_3689[7]_i_2_n_0 ;
  wire [7:0]col_buf_0_val_2_0_fu_1938_p3;
  wire [7:0]col_buf_0_val_2_0_reg_3704;
  wire \col_buf_0_val_2_0_reg_3704[0]_i_2_n_0 ;
  wire \col_buf_0_val_2_0_reg_3704[1]_i_2_n_0 ;
  wire \col_buf_0_val_2_0_reg_3704[2]_i_2_n_0 ;
  wire \col_buf_0_val_2_0_reg_3704[3]_i_2_n_0 ;
  wire \col_buf_0_val_2_0_reg_3704[4]_i_2_n_0 ;
  wire \col_buf_0_val_2_0_reg_3704[5]_i_2_n_0 ;
  wire \col_buf_0_val_2_0_reg_3704[6]_i_2_n_0 ;
  wire \col_buf_0_val_2_0_reg_3704[7]_i_2_n_0 ;
  wire [7:0]col_buf_0_val_3_0_fu_1960_p3;
  wire [7:0]col_buf_0_val_3_0_reg_3719;
  wire \col_buf_0_val_3_0_reg_3719[0]_i_2_n_0 ;
  wire \col_buf_0_val_3_0_reg_3719[1]_i_2_n_0 ;
  wire \col_buf_0_val_3_0_reg_3719[2]_i_2_n_0 ;
  wire \col_buf_0_val_3_0_reg_3719[3]_i_2_n_0 ;
  wire \col_buf_0_val_3_0_reg_3719[4]_i_2_n_0 ;
  wire \col_buf_0_val_3_0_reg_3719[5]_i_2_n_0 ;
  wire \col_buf_0_val_3_0_reg_3719[6]_i_2_n_0 ;
  wire \col_buf_0_val_3_0_reg_3719[7]_i_2_n_0 ;
  wire [7:0]col_buf_0_val_4_0_fu_1982_p3;
  wire [7:0]col_buf_0_val_4_0_reg_3729;
  wire \col_buf_0_val_4_0_reg_3729[0]_i_2_n_0 ;
  wire \col_buf_0_val_4_0_reg_3729[1]_i_2_n_0 ;
  wire \col_buf_0_val_4_0_reg_3729[2]_i_2_n_0 ;
  wire \col_buf_0_val_4_0_reg_3729[3]_i_2_n_0 ;
  wire \col_buf_0_val_4_0_reg_3729[4]_i_2_n_0 ;
  wire \col_buf_0_val_4_0_reg_3729[5]_i_2_n_0 ;
  wire \col_buf_0_val_4_0_reg_3729[6]_i_2_n_0 ;
  wire \col_buf_0_val_4_0_reg_3729[7]_i_2_n_0 ;
  wire exitcond388_i_i_reg_3576;
  wire \exitcond388_i_i_reg_3576[0]_i_1_n_0 ;
  wire [0:0]\exitcond388_i_i_reg_3576_reg[0]_0 ;
  wire g_img_0_data_stream_s_empty_n;
  wire g_img_1_data_stream_s_full_n;
  wire [10:0]i_V_fu_1185_p2;
  wire [10:0]i_V_reg_3391;
  wire \i_V_reg_3391[10]_i_2_n_0 ;
  wire \i_V_reg_3391[2]_i_1_n_0 ;
  wire \i_V_reg_3391[4]_i_1_n_0 ;
  wire \i_V_reg_3391[5]_i_1_n_0 ;
  wire \i_V_reg_3391[6]_i_1_n_0 ;
  wire \i_V_reg_3391[6]_i_2_n_0 ;
  wire \i_V_reg_3391[7]_i_1_n_0 ;
  wire \i_V_reg_3391[8]_i_1_n_0 ;
  wire [0:0]int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire internal_full_n_reg;
  wire isneg_reg_4108;
  wire isneg_reg_41080;
  wire \isneg_reg_4108[0]_i_2_n_0 ;
  wire [10:0]j_V_fu_1683_p2;
  wire k_buf_0_val_5_ce0;
  wire [7:0]k_buf_0_val_5_load_reg_3669;
  wire k_buf_0_val_5_load_reg_36690;
  wire [7:0]k_buf_0_val_5_q0;
  wire k_buf_0_val_6_ce1;
  wire [7:0]k_buf_0_val_6_load_reg_3684;
  wire [7:0]k_buf_0_val_6_q0;
  wire [7:0]k_buf_0_val_7_load_reg_3699;
  wire [7:0]k_buf_0_val_7_q0;
  wire [7:0]k_buf_0_val_8_load_reg_3714;
  wire [7:0]k_buf_0_val_8_q0;
  wire k_buf_0_val_9_U_n_1;
  wire [10:0]k_buf_0_val_9_addr_reg_3663;
  wire mOutPtr110_out;
  wire or_cond_i_i_fu_1741_p2;
  wire or_cond_i_i_i_reg_3607;
  wire [11:0]\or_cond_i_i_i_reg_3607_reg[0]_i_3 ;
  wire or_cond_i_i_reg_3603;
  wire \or_cond_i_i_reg_3603[0]_i_2_n_0 ;
  wire [7:0]out;
  wire p_0_in;
  wire p_0_in29_out;
  wire [2:1]p_1_out;
  wire p_32_in;
  wire [11:0]p_Result_3_i_i_i_reg_4119;
  wire \p_Result_3_i_i_i_reg_4119[11]_i_10_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[11]_i_3_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[11]_i_4_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[11]_i_5_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[11]_i_6_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[11]_i_7_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[11]_i_8_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[11]_i_9_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[3]_i_10_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[3]_i_12_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[3]_i_13_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[3]_i_14_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[3]_i_15_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[3]_i_16_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[3]_i_17_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[3]_i_18_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[3]_i_19_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[3]_i_20_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[3]_i_21_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[3]_i_22_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[3]_i_23_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[3]_i_24_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[3]_i_25_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[3]_i_26_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[3]_i_3_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[3]_i_4_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[3]_i_5_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[3]_i_6_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[3]_i_7_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[3]_i_8_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[3]_i_9_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[7]_i_2_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[7]_i_3_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[7]_i_4_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[7]_i_5_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[7]_i_6_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[7]_i_7_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[7]_i_8_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119[7]_i_9_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119_reg[11]_i_2_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119_reg[11]_i_2_n_1 ;
  wire \p_Result_3_i_i_i_reg_4119_reg[11]_i_2_n_2 ;
  wire \p_Result_3_i_i_i_reg_4119_reg[11]_i_2_n_3 ;
  wire \p_Result_3_i_i_i_reg_4119_reg[3]_i_11_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119_reg[3]_i_11_n_1 ;
  wire \p_Result_3_i_i_i_reg_4119_reg[3]_i_11_n_2 ;
  wire \p_Result_3_i_i_i_reg_4119_reg[3]_i_11_n_3 ;
  wire \p_Result_3_i_i_i_reg_4119_reg[3]_i_1_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119_reg[3]_i_1_n_1 ;
  wire \p_Result_3_i_i_i_reg_4119_reg[3]_i_1_n_2 ;
  wire \p_Result_3_i_i_i_reg_4119_reg[3]_i_1_n_3 ;
  wire \p_Result_3_i_i_i_reg_4119_reg[3]_i_2_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119_reg[3]_i_2_n_1 ;
  wire \p_Result_3_i_i_i_reg_4119_reg[3]_i_2_n_2 ;
  wire \p_Result_3_i_i_i_reg_4119_reg[3]_i_2_n_3 ;
  wire \p_Result_3_i_i_i_reg_4119_reg[7]_i_1_n_0 ;
  wire \p_Result_3_i_i_i_reg_4119_reg[7]_i_1_n_1 ;
  wire \p_Result_3_i_i_i_reg_4119_reg[7]_i_1_n_2 ;
  wire \p_Result_3_i_i_i_reg_4119_reg[7]_i_1_n_3 ;
  wire [7:0]p_Val2_1_fu_2852_p2;
  wire [7:0]p_Val2_1_reg_4114;
  wire \p_Val2_1_reg_4114[3]_i_2_n_0 ;
  wire \p_Val2_1_reg_4114[3]_i_3_n_0 ;
  wire \p_Val2_1_reg_4114[3]_i_4_n_0 ;
  wire \p_Val2_1_reg_4114[3]_i_5_n_0 ;
  wire \p_Val2_1_reg_4114[3]_i_6_n_0 ;
  wire \p_Val2_1_reg_4114[3]_i_7_n_0 ;
  wire \p_Val2_1_reg_4114[3]_i_8_n_0 ;
  wire \p_Val2_1_reg_4114[7]_i_2_n_0 ;
  wire \p_Val2_1_reg_4114[7]_i_3_n_0 ;
  wire \p_Val2_1_reg_4114[7]_i_4_n_0 ;
  wire \p_Val2_1_reg_4114[7]_i_5_n_0 ;
  wire \p_Val2_1_reg_4114[7]_i_6_n_0 ;
  wire \p_Val2_1_reg_4114[7]_i_7_n_0 ;
  wire \p_Val2_1_reg_4114[7]_i_8_n_0 ;
  wire \p_Val2_1_reg_4114_reg[3]_i_1_n_0 ;
  wire \p_Val2_1_reg_4114_reg[3]_i_1_n_1 ;
  wire \p_Val2_1_reg_4114_reg[3]_i_1_n_2 ;
  wire \p_Val2_1_reg_4114_reg[3]_i_1_n_3 ;
  wire \p_Val2_1_reg_4114_reg[7]_i_1_n_1 ;
  wire \p_Val2_1_reg_4114_reg[7]_i_1_n_2 ;
  wire \p_Val2_1_reg_4114_reg[7]_i_1_n_3 ;
  wire [20:8]p_Val2_2_fu_2834_p2;
  wire p_Val2_4_0_1_i_reg_38710;
  wire [7:0]p_Val2_4_0_1_i_reg_3871_reg_0;
  wire p_Val2_4_0_1_i_reg_3871_reg_n_100;
  wire p_Val2_4_0_1_i_reg_3871_reg_n_101;
  wire p_Val2_4_0_1_i_reg_3871_reg_n_102;
  wire p_Val2_4_0_1_i_reg_3871_reg_n_103;
  wire p_Val2_4_0_1_i_reg_3871_reg_n_104;
  wire p_Val2_4_0_1_i_reg_3871_reg_n_105;
  wire p_Val2_4_0_1_i_reg_3871_reg_n_89;
  wire p_Val2_4_0_1_i_reg_3871_reg_n_90;
  wire p_Val2_4_0_1_i_reg_3871_reg_n_91;
  wire p_Val2_4_0_1_i_reg_3871_reg_n_92;
  wire p_Val2_4_0_1_i_reg_3871_reg_n_93;
  wire p_Val2_4_0_1_i_reg_3871_reg_n_94;
  wire p_Val2_4_0_1_i_reg_3871_reg_n_95;
  wire p_Val2_4_0_1_i_reg_3871_reg_n_96;
  wire p_Val2_4_0_1_i_reg_3871_reg_n_97;
  wire p_Val2_4_0_1_i_reg_3871_reg_n_98;
  wire p_Val2_4_0_1_i_reg_3871_reg_n_99;
  wire [19:0]p_Val2_4_3_i_fu_2644_p2;
  wire [19:0]p_Val2_4_3_i_reg_4033;
  wire p_Val2_4_3_i_reg_40330;
  wire \p_Val2_4_3_i_reg_4033[11]_i_2_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[11]_i_3_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[11]_i_4_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[11]_i_5_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[11]_i_6_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[11]_i_7_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[11]_i_8_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[11]_i_9_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[15]_i_2_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[15]_i_3_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[15]_i_4_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[15]_i_5_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[15]_i_6_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[15]_i_7_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[15]_i_8_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[15]_i_9_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[19]_i_3_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[19]_i_4_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[19]_i_5_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[19]_i_6_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[19]_i_7_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[19]_i_8_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[19]_i_9_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[3]_i_2_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[3]_i_3_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[3]_i_4_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[3]_i_5_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[3]_i_6_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[3]_i_7_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[3]_i_8_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[7]_i_2_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[7]_i_3_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[7]_i_4_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[7]_i_5_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[7]_i_6_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[7]_i_7_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[7]_i_8_n_0 ;
  wire \p_Val2_4_3_i_reg_4033[7]_i_9_n_0 ;
  wire \p_Val2_4_3_i_reg_4033_reg[11]_i_1_n_0 ;
  wire \p_Val2_4_3_i_reg_4033_reg[11]_i_1_n_1 ;
  wire \p_Val2_4_3_i_reg_4033_reg[11]_i_1_n_2 ;
  wire \p_Val2_4_3_i_reg_4033_reg[11]_i_1_n_3 ;
  wire \p_Val2_4_3_i_reg_4033_reg[15]_i_1_n_0 ;
  wire \p_Val2_4_3_i_reg_4033_reg[15]_i_1_n_1 ;
  wire \p_Val2_4_3_i_reg_4033_reg[15]_i_1_n_2 ;
  wire \p_Val2_4_3_i_reg_4033_reg[15]_i_1_n_3 ;
  wire \p_Val2_4_3_i_reg_4033_reg[19]_i_2_n_1 ;
  wire \p_Val2_4_3_i_reg_4033_reg[19]_i_2_n_2 ;
  wire \p_Val2_4_3_i_reg_4033_reg[19]_i_2_n_3 ;
  wire \p_Val2_4_3_i_reg_4033_reg[3]_i_1_n_0 ;
  wire \p_Val2_4_3_i_reg_4033_reg[3]_i_1_n_1 ;
  wire \p_Val2_4_3_i_reg_4033_reg[3]_i_1_n_2 ;
  wire \p_Val2_4_3_i_reg_4033_reg[3]_i_1_n_3 ;
  wire \p_Val2_4_3_i_reg_4033_reg[7]_i_1_n_0 ;
  wire \p_Val2_4_3_i_reg_4033_reg[7]_i_1_n_1 ;
  wire \p_Val2_4_3_i_reg_4033_reg[7]_i_1_n_2 ;
  wire \p_Val2_4_3_i_reg_4033_reg[7]_i_1_n_3 ;
  wire [7:0]p_Val2_s_fu_2896_p3;
  wire p_Val2_s_reg_41240;
  wire \p_Val2_s_reg_4124[7]_i_3_n_0 ;
  wire \p_Val2_s_reg_4124[7]_i_4_n_0 ;
  wire [7:0]\p_Val2_s_reg_4124_reg[7]_0 ;
  wire [10:1]p_assign_2_fu_1771_p2;
  wire [11:3]p_assign_6_1_i_fu_1250_p2;
  wire [0:0]\p_assign_6_1_i_reg_3449_reg[0]_0 ;
  wire [7:0]\p_assign_6_1_i_reg_3449_reg[10]_0 ;
  wire [0:0]\p_assign_6_1_i_reg_3449_reg[11]_0 ;
  wire \p_assign_6_1_i_reg_3449_reg[1]_0 ;
  wire [3:0]\p_assign_6_1_i_reg_3449_reg[7]_0 ;
  wire [0:0]\p_assign_6_1_i_reg_3449_reg[9]_0 ;
  wire [11:2]p_assign_6_2_i_fu_1270_p2;
  wire [8:0]\p_assign_6_2_i_reg_3467_reg[10]_0 ;
  wire [0:0]\p_assign_6_2_i_reg_3467_reg[11]_0 ;
  wire \p_assign_6_2_i_reg_3467_reg[1]_0 ;
  wire [3:0]\p_assign_6_2_i_reg_3467_reg[7]_0 ;
  wire [0:0]\p_assign_6_2_i_reg_3467_reg[9]_0 ;
  wire [10:3]p_assign_6_3_i_fu_1290_p2;
  wire \p_assign_6_3_i_reg_3485[11]_i_1_n_0 ;
  wire [8:0]\p_assign_6_3_i_reg_3485_reg[10]_0 ;
  wire [0:0]\p_assign_6_3_i_reg_3485_reg[11]_0 ;
  wire [3:0]\p_assign_6_3_i_reg_3485_reg[7]_0 ;
  wire [0:0]\p_assign_6_3_i_reg_3485_reg[9]_0 ;
  wire [11:1]p_assign_6_4_i_fu_1310_p2;
  wire \p_assign_6_4_i_reg_3503[10]_i_2_n_0 ;
  wire \p_assign_6_4_i_reg_3503[2]_i_1_n_0 ;
  wire [0:0]\p_assign_6_4_i_reg_3503_reg[0]_0 ;
  wire [8:0]\p_assign_6_4_i_reg_3503_reg[10]_0 ;
  wire [0:0]\p_assign_6_4_i_reg_3503_reg[11]_0 ;
  wire \p_assign_6_4_i_reg_3503_reg[1]_0 ;
  wire [3:0]\p_assign_6_4_i_reg_3503_reg[7]_0 ;
  wire [0:0]\p_assign_6_4_i_reg_3503_reg[9]_0 ;
  wire [10:2]p_assign_7_1_i_reg_3462;
  wire \p_assign_7_1_i_reg_3462[10]_i_1_n_0 ;
  wire \p_assign_7_1_i_reg_3462[3]_i_1_n_0 ;
  wire \p_assign_7_1_i_reg_3462[4]_i_1_n_0 ;
  wire \p_assign_7_1_i_reg_3462[5]_i_1_n_0 ;
  wire \p_assign_7_1_i_reg_3462[6]_i_1_n_0 ;
  wire \p_assign_7_1_i_reg_3462[7]_i_1_n_0 ;
  wire \p_assign_7_1_i_reg_3462[8]_i_1_n_0 ;
  wire \p_assign_7_1_i_reg_3462[9]_i_1_n_0 ;
  wire [11:3]p_assign_7_2_i_fu_1284_p2;
  wire [11:2]p_assign_7_2_i_reg_3480;
  wire \p_assign_7_2_i_reg_3480[7]_i_1_n_0 ;
  wire \p_assign_7_2_i_reg_3480[8]_i_1_n_0 ;
  wire [11:2]p_assign_7_3_i_fu_1304_p2;
  wire [11:3]p_assign_7_3_i_reg_3498;
  wire \p_assign_7_3_i_reg_3498[10]_i_1_n_0 ;
  wire \p_assign_7_3_i_reg_3498[7]_i_1_n_0 ;
  wire \p_assign_7_3_i_reg_3498[8]_i_1_n_0 ;
  wire \p_assign_7_3_i_reg_3498[9]_i_1_n_0 ;
  wire [0:0]\p_assign_7_3_i_reg_3498_reg[2]_0 ;
  wire [7:2]p_assign_7_4_i_fu_1324_p2;
  wire [11:3]p_assign_7_4_i_reg_3516;
  wire \p_assign_7_4_i_reg_3516[10]_i_1_n_0 ;
  wire \p_assign_7_4_i_reg_3516[11]_i_1_n_0 ;
  wire \p_assign_7_4_i_reg_3516[11]_i_2_n_0 ;
  wire \p_assign_7_4_i_reg_3516[8]_i_1_n_0 ;
  wire \p_assign_7_4_i_reg_3516[9]_i_1_n_0 ;
  wire [1:0]\p_assign_7_4_i_reg_3516_reg[2]_0 ;
  wire [11:2]p_assign_7_i_fu_1244_p2;
  wire [11:2]p_assign_7_i_reg_3444;
  wire \p_assign_7_i_reg_3444[11]_i_2_n_0 ;
  wire \p_assign_7_i_reg_3444[11]_i_3_n_0 ;
  wire \p_assign_7_i_reg_3444[3]_i_1_n_0 ;
  wire \p_assign_7_i_reg_3444[4]_i_1_n_0 ;
  wire \p_assign_7_i_reg_3444[6]_i_1_n_0 ;
  wire \p_assign_7_i_reg_3444[7]_i_1_n_0 ;
  wire \p_assign_7_i_reg_3444[8]_i_1_n_0 ;
  wire \p_assign_7_i_reg_3444[9]_i_1_n_0 ;
  wire \p_p2_i_i_i_reg_3597[10]_i_1_n_0 ;
  wire \p_p2_i_i_i_reg_3597[1]_i_1_n_0 ;
  wire \p_p2_i_i_i_reg_3597[1]_i_2_n_0 ;
  wire \p_p2_i_i_i_reg_3597[9]_i_1_n_0 ;
  wire [1:0]\p_p2_i_i_i_reg_3597_reg[10]_0 ;
  wire \p_p2_i_i_i_reg_3597_reg[2]_0 ;
  wire \p_p2_i_i_i_reg_3597_reg[3]_0 ;
  wire \p_p2_i_i_i_reg_3597_reg[4]_0 ;
  wire \p_p2_i_i_i_reg_3597_reg[5]_0 ;
  wire \p_p2_i_i_i_reg_3597_reg[6]_0 ;
  wire \p_p2_i_i_i_reg_3597_reg[7]_0 ;
  wire [3:0]\p_p2_i_i_i_reg_3597_reg[7]_1 ;
  wire \p_p2_i_i_i_reg_3597_reg[8]_0 ;
  wire \p_p2_i_i_i_reg_3597_reg[9]_0 ;
  wire [0:0]\p_p2_i_i_i_reg_3597_reg[9]_1 ;
  wire r_V_2_0_1_i_reg_38310;
  wire [7:0]r_V_2_0_1_i_reg_3831_reg_0;
  wire r_V_2_0_1_i_reg_3831_reg_n_100;
  wire r_V_2_0_1_i_reg_3831_reg_n_101;
  wire r_V_2_0_1_i_reg_3831_reg_n_102;
  wire r_V_2_0_1_i_reg_3831_reg_n_103;
  wire r_V_2_0_1_i_reg_3831_reg_n_104;
  wire r_V_2_0_1_i_reg_3831_reg_n_105;
  wire r_V_2_0_1_i_reg_3831_reg_n_90;
  wire r_V_2_0_1_i_reg_3831_reg_n_91;
  wire r_V_2_0_1_i_reg_3831_reg_n_92;
  wire r_V_2_0_1_i_reg_3831_reg_n_93;
  wire r_V_2_0_1_i_reg_3831_reg_n_94;
  wire r_V_2_0_1_i_reg_3831_reg_n_95;
  wire r_V_2_0_1_i_reg_3831_reg_n_96;
  wire r_V_2_0_1_i_reg_3831_reg_n_97;
  wire r_V_2_0_1_i_reg_3831_reg_n_98;
  wire r_V_2_0_1_i_reg_3831_reg_n_99;
  wire [7:0]r_V_2_0_2_i_reg_3836_reg_0;
  wire r_V_2_0_2_i_reg_3836_reg_n_100;
  wire r_V_2_0_2_i_reg_3836_reg_n_101;
  wire r_V_2_0_2_i_reg_3836_reg_n_102;
  wire r_V_2_0_2_i_reg_3836_reg_n_103;
  wire r_V_2_0_2_i_reg_3836_reg_n_104;
  wire r_V_2_0_2_i_reg_3836_reg_n_105;
  wire r_V_2_0_2_i_reg_3836_reg_n_90;
  wire r_V_2_0_2_i_reg_3836_reg_n_91;
  wire r_V_2_0_2_i_reg_3836_reg_n_92;
  wire r_V_2_0_2_i_reg_3836_reg_n_93;
  wire r_V_2_0_2_i_reg_3836_reg_n_94;
  wire r_V_2_0_2_i_reg_3836_reg_n_95;
  wire r_V_2_0_2_i_reg_3836_reg_n_96;
  wire r_V_2_0_2_i_reg_3836_reg_n_97;
  wire r_V_2_0_2_i_reg_3836_reg_n_98;
  wire r_V_2_0_2_i_reg_3836_reg_n_99;
  wire [7:0]r_V_2_1_1_i_reg_3851_reg_0;
  wire r_V_2_1_1_i_reg_3851_reg_i_1_n_0;
  wire r_V_2_1_1_i_reg_3851_reg_n_100;
  wire r_V_2_1_1_i_reg_3851_reg_n_101;
  wire r_V_2_1_1_i_reg_3851_reg_n_102;
  wire r_V_2_1_1_i_reg_3851_reg_n_103;
  wire r_V_2_1_1_i_reg_3851_reg_n_104;
  wire r_V_2_1_1_i_reg_3851_reg_n_105;
  wire r_V_2_1_1_i_reg_3851_reg_n_90;
  wire r_V_2_1_1_i_reg_3851_reg_n_91;
  wire r_V_2_1_1_i_reg_3851_reg_n_92;
  wire r_V_2_1_1_i_reg_3851_reg_n_93;
  wire r_V_2_1_1_i_reg_3851_reg_n_94;
  wire r_V_2_1_1_i_reg_3851_reg_n_95;
  wire r_V_2_1_1_i_reg_3851_reg_n_96;
  wire r_V_2_1_1_i_reg_3851_reg_n_97;
  wire r_V_2_1_1_i_reg_3851_reg_n_98;
  wire r_V_2_1_1_i_reg_3851_reg_n_99;
  wire [7:0]r_V_2_1_4_i_reg_3856_reg_0;
  wire r_V_2_1_4_i_reg_3856_reg_n_100;
  wire r_V_2_1_4_i_reg_3856_reg_n_101;
  wire r_V_2_1_4_i_reg_3856_reg_n_102;
  wire r_V_2_1_4_i_reg_3856_reg_n_103;
  wire r_V_2_1_4_i_reg_3856_reg_n_104;
  wire r_V_2_1_4_i_reg_3856_reg_n_105;
  wire r_V_2_1_4_i_reg_3856_reg_n_90;
  wire r_V_2_1_4_i_reg_3856_reg_n_91;
  wire r_V_2_1_4_i_reg_3856_reg_n_92;
  wire r_V_2_1_4_i_reg_3856_reg_n_93;
  wire r_V_2_1_4_i_reg_3856_reg_n_94;
  wire r_V_2_1_4_i_reg_3856_reg_n_95;
  wire r_V_2_1_4_i_reg_3856_reg_n_96;
  wire r_V_2_1_4_i_reg_3856_reg_n_97;
  wire r_V_2_1_4_i_reg_3856_reg_n_98;
  wire r_V_2_1_4_i_reg_3856_reg_n_99;
  wire [7:0]r_V_2_2_1_i_reg_3866_reg_0;
  wire r_V_2_2_1_i_reg_3866_reg_n_100;
  wire r_V_2_2_1_i_reg_3866_reg_n_101;
  wire r_V_2_2_1_i_reg_3866_reg_n_102;
  wire r_V_2_2_1_i_reg_3866_reg_n_103;
  wire r_V_2_2_1_i_reg_3866_reg_n_104;
  wire r_V_2_2_1_i_reg_3866_reg_n_105;
  wire r_V_2_2_1_i_reg_3866_reg_n_90;
  wire r_V_2_2_1_i_reg_3866_reg_n_91;
  wire r_V_2_2_1_i_reg_3866_reg_n_92;
  wire r_V_2_2_1_i_reg_3866_reg_n_93;
  wire r_V_2_2_1_i_reg_3866_reg_n_94;
  wire r_V_2_2_1_i_reg_3866_reg_n_95;
  wire r_V_2_2_1_i_reg_3866_reg_n_96;
  wire r_V_2_2_1_i_reg_3866_reg_n_97;
  wire r_V_2_2_1_i_reg_3866_reg_n_98;
  wire r_V_2_2_1_i_reg_3866_reg_n_99;
  wire r_V_2_2_2_i_reg_39060;
  wire [7:0]r_V_2_2_2_i_reg_3906_reg_0;
  wire r_V_2_2_2_i_reg_3906_reg_n_100;
  wire r_V_2_2_2_i_reg_3906_reg_n_101;
  wire r_V_2_2_2_i_reg_3906_reg_n_102;
  wire r_V_2_2_2_i_reg_3906_reg_n_103;
  wire r_V_2_2_2_i_reg_3906_reg_n_104;
  wire r_V_2_2_2_i_reg_3906_reg_n_105;
  wire r_V_2_2_2_i_reg_3906_reg_n_90;
  wire r_V_2_2_2_i_reg_3906_reg_n_91;
  wire r_V_2_2_2_i_reg_3906_reg_n_92;
  wire r_V_2_2_2_i_reg_3906_reg_n_93;
  wire r_V_2_2_2_i_reg_3906_reg_n_94;
  wire r_V_2_2_2_i_reg_3906_reg_n_95;
  wire r_V_2_2_2_i_reg_3906_reg_n_96;
  wire r_V_2_2_2_i_reg_3906_reg_n_97;
  wire r_V_2_2_2_i_reg_3906_reg_n_98;
  wire r_V_2_2_2_i_reg_3906_reg_n_99;
  wire [7:0]r_V_2_2_4_i_reg_3917_reg_0;
  wire r_V_2_2_4_i_reg_3917_reg_n_100;
  wire r_V_2_2_4_i_reg_3917_reg_n_101;
  wire r_V_2_2_4_i_reg_3917_reg_n_102;
  wire r_V_2_2_4_i_reg_3917_reg_n_103;
  wire r_V_2_2_4_i_reg_3917_reg_n_104;
  wire r_V_2_2_4_i_reg_3917_reg_n_105;
  wire r_V_2_2_4_i_reg_3917_reg_n_90;
  wire r_V_2_2_4_i_reg_3917_reg_n_91;
  wire r_V_2_2_4_i_reg_3917_reg_n_92;
  wire r_V_2_2_4_i_reg_3917_reg_n_93;
  wire r_V_2_2_4_i_reg_3917_reg_n_94;
  wire r_V_2_2_4_i_reg_3917_reg_n_95;
  wire r_V_2_2_4_i_reg_3917_reg_n_96;
  wire r_V_2_2_4_i_reg_3917_reg_n_97;
  wire r_V_2_2_4_i_reg_3917_reg_n_98;
  wire r_V_2_2_4_i_reg_3917_reg_n_99;
  wire [7:0]r_V_2_3_1_i_reg_4038_reg_0;
  wire r_V_2_3_1_i_reg_4038_reg_n_100;
  wire r_V_2_3_1_i_reg_4038_reg_n_101;
  wire r_V_2_3_1_i_reg_4038_reg_n_102;
  wire r_V_2_3_1_i_reg_4038_reg_n_103;
  wire r_V_2_3_1_i_reg_4038_reg_n_104;
  wire r_V_2_3_1_i_reg_4038_reg_n_105;
  wire r_V_2_3_1_i_reg_4038_reg_n_90;
  wire r_V_2_3_1_i_reg_4038_reg_n_91;
  wire r_V_2_3_1_i_reg_4038_reg_n_92;
  wire r_V_2_3_1_i_reg_4038_reg_n_93;
  wire r_V_2_3_1_i_reg_4038_reg_n_94;
  wire r_V_2_3_1_i_reg_4038_reg_n_95;
  wire r_V_2_3_1_i_reg_4038_reg_n_96;
  wire r_V_2_3_1_i_reg_4038_reg_n_97;
  wire r_V_2_3_1_i_reg_4038_reg_n_98;
  wire r_V_2_3_1_i_reg_4038_reg_n_99;
  wire r_V_2_3_2_i_reg_39630;
  wire [7:0]r_V_2_3_2_i_reg_3963_reg_0;
  wire r_V_2_3_2_i_reg_3963_reg_n_100;
  wire r_V_2_3_2_i_reg_3963_reg_n_101;
  wire r_V_2_3_2_i_reg_3963_reg_n_102;
  wire r_V_2_3_2_i_reg_3963_reg_n_103;
  wire r_V_2_3_2_i_reg_3963_reg_n_104;
  wire r_V_2_3_2_i_reg_3963_reg_n_105;
  wire r_V_2_3_2_i_reg_3963_reg_n_90;
  wire r_V_2_3_2_i_reg_3963_reg_n_91;
  wire r_V_2_3_2_i_reg_3963_reg_n_92;
  wire r_V_2_3_2_i_reg_3963_reg_n_93;
  wire r_V_2_3_2_i_reg_3963_reg_n_94;
  wire r_V_2_3_2_i_reg_3963_reg_n_95;
  wire r_V_2_3_2_i_reg_3963_reg_n_96;
  wire r_V_2_3_2_i_reg_3963_reg_n_97;
  wire r_V_2_3_2_i_reg_3963_reg_n_98;
  wire r_V_2_3_2_i_reg_3963_reg_n_99;
  wire [7:0]r_V_2_3_3_i_reg_3973_reg_0;
  wire r_V_2_3_3_i_reg_3973_reg_n_100;
  wire r_V_2_3_3_i_reg_3973_reg_n_101;
  wire r_V_2_3_3_i_reg_3973_reg_n_102;
  wire r_V_2_3_3_i_reg_3973_reg_n_103;
  wire r_V_2_3_3_i_reg_3973_reg_n_104;
  wire r_V_2_3_3_i_reg_3973_reg_n_105;
  wire r_V_2_3_3_i_reg_3973_reg_n_90;
  wire r_V_2_3_3_i_reg_3973_reg_n_91;
  wire r_V_2_3_3_i_reg_3973_reg_n_92;
  wire r_V_2_3_3_i_reg_3973_reg_n_93;
  wire r_V_2_3_3_i_reg_3973_reg_n_94;
  wire r_V_2_3_3_i_reg_3973_reg_n_95;
  wire r_V_2_3_3_i_reg_3973_reg_n_96;
  wire r_V_2_3_3_i_reg_3973_reg_n_97;
  wire r_V_2_3_3_i_reg_3973_reg_n_98;
  wire r_V_2_3_3_i_reg_3973_reg_n_99;
  wire [7:0]r_V_2_4_1_i_reg_4058_reg_0;
  wire r_V_2_4_1_i_reg_4058_reg_n_100;
  wire r_V_2_4_1_i_reg_4058_reg_n_101;
  wire r_V_2_4_1_i_reg_4058_reg_n_102;
  wire r_V_2_4_1_i_reg_4058_reg_n_103;
  wire r_V_2_4_1_i_reg_4058_reg_n_104;
  wire r_V_2_4_1_i_reg_4058_reg_n_105;
  wire r_V_2_4_1_i_reg_4058_reg_n_90;
  wire r_V_2_4_1_i_reg_4058_reg_n_91;
  wire r_V_2_4_1_i_reg_4058_reg_n_92;
  wire r_V_2_4_1_i_reg_4058_reg_n_93;
  wire r_V_2_4_1_i_reg_4058_reg_n_94;
  wire r_V_2_4_1_i_reg_4058_reg_n_95;
  wire r_V_2_4_1_i_reg_4058_reg_n_96;
  wire r_V_2_4_1_i_reg_4058_reg_n_97;
  wire r_V_2_4_1_i_reg_4058_reg_n_98;
  wire r_V_2_4_1_i_reg_4058_reg_n_99;
  wire [7:0]r_V_2_4_4_i_reg_4013_reg_0;
  wire r_V_2_4_4_i_reg_4013_reg_n_100;
  wire r_V_2_4_4_i_reg_4013_reg_n_101;
  wire r_V_2_4_4_i_reg_4013_reg_n_102;
  wire r_V_2_4_4_i_reg_4013_reg_n_103;
  wire r_V_2_4_4_i_reg_4013_reg_n_104;
  wire r_V_2_4_4_i_reg_4013_reg_n_105;
  wire r_V_2_4_4_i_reg_4013_reg_n_90;
  wire r_V_2_4_4_i_reg_4013_reg_n_91;
  wire r_V_2_4_4_i_reg_4013_reg_n_92;
  wire r_V_2_4_4_i_reg_4013_reg_n_93;
  wire r_V_2_4_4_i_reg_4013_reg_n_94;
  wire r_V_2_4_4_i_reg_4013_reg_n_95;
  wire r_V_2_4_4_i_reg_4013_reg_n_96;
  wire r_V_2_4_4_i_reg_4013_reg_n_97;
  wire r_V_2_4_4_i_reg_4013_reg_n_98;
  wire r_V_2_4_4_i_reg_4013_reg_n_99;
  wire [7:0]r_V_2_4_i_reg_4048_reg_0;
  wire r_V_2_4_i_reg_4048_reg_n_100;
  wire r_V_2_4_i_reg_4048_reg_n_101;
  wire r_V_2_4_i_reg_4048_reg_n_102;
  wire r_V_2_4_i_reg_4048_reg_n_103;
  wire r_V_2_4_i_reg_4048_reg_n_104;
  wire r_V_2_4_i_reg_4048_reg_n_105;
  wire r_V_2_4_i_reg_4048_reg_n_90;
  wire r_V_2_4_i_reg_4048_reg_n_91;
  wire r_V_2_4_i_reg_4048_reg_n_92;
  wire r_V_2_4_i_reg_4048_reg_n_93;
  wire r_V_2_4_i_reg_4048_reg_n_94;
  wire r_V_2_4_i_reg_4048_reg_n_95;
  wire r_V_2_4_i_reg_4048_reg_n_96;
  wire r_V_2_4_i_reg_4048_reg_n_97;
  wire r_V_2_4_i_reg_4048_reg_n_98;
  wire r_V_2_4_i_reg_4048_reg_n_99;
  wire [7:0]reg_961;
  wire [7:0]\reg_961_reg[7]_0 ;
  wire rev_reg_3546;
  wire \rev_reg_3546[0]_i_1_n_0 ;
  wire [7:0]right_border_buf_0_10_fu_654;
  wire [7:0]right_border_buf_0_11_fu_658;
  wire [7:0]right_border_buf_0_12_fu_662;
  wire [7:0]right_border_buf_0_13_fu_666;
  wire [7:0]right_border_buf_0_14_fu_670;
  wire [7:0]right_border_buf_0_1_fu_618;
  wire [7:0]right_border_buf_0_2_fu_622;
  wire [7:0]right_border_buf_0_3_fu_626;
  wire [7:0]right_border_buf_0_4_fu_630;
  wire [7:0]right_border_buf_0_5_fu_634;
  wire [7:0]right_border_buf_0_6_fu_638;
  wire [7:0]right_border_buf_0_7_fu_642;
  wire [7:0]right_border_buf_0_8_fu_646;
  wire [7:0]right_border_buf_0_9_fu_650;
  wire [7:0]right_border_buf_0_s_fu_614;
  wire \right_border_buf_0_s_fu_614[7]_i_1_n_0 ;
  wire [2:2]row_assign_8_1_t_i_fu_1658_p2;
  wire [2:0]row_assign_8_1_t_i_reg_3556;
  wire row_assign_8_1_t_i_reg_35560;
  wire \row_assign_8_1_t_i_reg_3556[1]_i_1_n_0 ;
  wire \row_assign_8_1_t_i_reg_3556_reg[0]_0 ;
  wire [2:2]row_assign_8_2_t_i_fu_1662_p2;
  wire [2:1]row_assign_8_2_t_i_reg_3561;
  wire \row_assign_8_2_t_i_reg_3561[1]_i_1_n_0 ;
  wire [2:2]row_assign_8_3_t_i_fu_1666_p2;
  wire [2:1]row_assign_8_3_t_i_reg_3566;
  wire \row_assign_8_3_t_i_reg_3566[1]_i_1_n_0 ;
  wire [2:2]row_assign_8_4_t_i_fu_1670_p2;
  wire [2:0]row_assign_8_4_t_i_reg_3571;
  wire \row_assign_8_4_t_i_reg_3571[1]_i_1_n_0 ;
  wire \row_assign_8_4_t_i_reg_3571_reg[0]_0 ;
  wire shiftReg_ce;
  wire [7:0]src_kernel_win_0_va_10_fu_574;
  wire src_kernel_win_0_va_10_fu_5740;
  wire [7:0]src_kernel_win_0_va_12_fu_582;
  wire \src_kernel_win_0_va_12_fu_582[0]_i_2_n_0 ;
  wire \src_kernel_win_0_va_12_fu_582[1]_i_2_n_0 ;
  wire \src_kernel_win_0_va_12_fu_582[2]_i_2_n_0 ;
  wire \src_kernel_win_0_va_12_fu_582[3]_i_2_n_0 ;
  wire \src_kernel_win_0_va_12_fu_582[4]_i_2_n_0 ;
  wire \src_kernel_win_0_va_12_fu_582[5]_i_2_n_0 ;
  wire \src_kernel_win_0_va_12_fu_582[6]_i_2_n_0 ;
  wire \src_kernel_win_0_va_12_fu_582[7]_i_2_n_0 ;
  wire [7:0]src_kernel_win_0_va_13_fu_586;
  wire [7:0]src_kernel_win_0_va_14_fu_590;
  wire [7:0]src_kernel_win_0_va_16_fu_598;
  wire \src_kernel_win_0_va_16_fu_598[0]_i_2_n_0 ;
  wire \src_kernel_win_0_va_16_fu_598[0]_i_3_n_0 ;
  wire \src_kernel_win_0_va_16_fu_598[1]_i_2_n_0 ;
  wire \src_kernel_win_0_va_16_fu_598[1]_i_3_n_0 ;
  wire \src_kernel_win_0_va_16_fu_598[2]_i_2_n_0 ;
  wire \src_kernel_win_0_va_16_fu_598[2]_i_3_n_0 ;
  wire \src_kernel_win_0_va_16_fu_598[3]_i_2_n_0 ;
  wire \src_kernel_win_0_va_16_fu_598[3]_i_3_n_0 ;
  wire \src_kernel_win_0_va_16_fu_598[4]_i_2_n_0 ;
  wire \src_kernel_win_0_va_16_fu_598[4]_i_3_n_0 ;
  wire \src_kernel_win_0_va_16_fu_598[5]_i_2_n_0 ;
  wire \src_kernel_win_0_va_16_fu_598[5]_i_3_n_0 ;
  wire \src_kernel_win_0_va_16_fu_598[6]_i_2_n_0 ;
  wire \src_kernel_win_0_va_16_fu_598[6]_i_3_n_0 ;
  wire \src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ;
  wire \src_kernel_win_0_va_16_fu_598[7]_i_3_n_0 ;
  wire \src_kernel_win_0_va_16_fu_598[7]_i_4_n_0 ;
  wire [7:0]src_kernel_win_0_va_17_fu_602;
  wire [7:0]src_kernel_win_0_va_18_fu_606;
  wire [7:0]src_kernel_win_0_va_1_fu_538;
  wire src_kernel_win_0_va_1_fu_5380;
  wire [7:0]src_kernel_win_0_va_20_fu_2092_p3;
  wire [7:0]src_kernel_win_0_va_20_reg_3739;
  wire \src_kernel_win_0_va_20_reg_3739[0]_i_2_n_0 ;
  wire \src_kernel_win_0_va_20_reg_3739[1]_i_2_n_0 ;
  wire \src_kernel_win_0_va_20_reg_3739[2]_i_2_n_0 ;
  wire \src_kernel_win_0_va_20_reg_3739[3]_i_2_n_0 ;
  wire \src_kernel_win_0_va_20_reg_3739[4]_i_2_n_0 ;
  wire \src_kernel_win_0_va_20_reg_3739[5]_i_2_n_0 ;
  wire \src_kernel_win_0_va_20_reg_3739[6]_i_2_n_0 ;
  wire \src_kernel_win_0_va_20_reg_3739[7]_i_2_n_0 ;
  wire [7:0]src_kernel_win_0_va_21_fu_2108_p3;
  wire [7:0]src_kernel_win_0_va_21_reg_3745;
  wire [7:0]src_kernel_win_0_va_22_fu_2124_p3;
  wire [7:0]src_kernel_win_0_va_22_reg_3750;
  wire \src_kernel_win_0_va_22_reg_3750[0]_i_2_n_0 ;
  wire \src_kernel_win_0_va_22_reg_3750[1]_i_2_n_0 ;
  wire \src_kernel_win_0_va_22_reg_3750[2]_i_2_n_0 ;
  wire \src_kernel_win_0_va_22_reg_3750[3]_i_2_n_0 ;
  wire \src_kernel_win_0_va_22_reg_3750[4]_i_2_n_0 ;
  wire \src_kernel_win_0_va_22_reg_3750[5]_i_2_n_0 ;
  wire \src_kernel_win_0_va_22_reg_3750[6]_i_2_n_0 ;
  wire \src_kernel_win_0_va_22_reg_3750[7]_i_2_n_0 ;
  wire [7:0]src_kernel_win_0_va_23_fu_2140_p3;
  wire [7:0]src_kernel_win_0_va_24_fu_2156_p3;
  wire [7:0]src_kernel_win_0_va_29_reg_3766;
  wire src_kernel_win_0_va_29_reg_37660;
  wire src_kernel_win_0_va_2_fu_5420;
  wire [7:0]src_kernel_win_0_va_30_reg_3771;
  wire [7:0]src_kernel_win_0_va_31_reg_3776;
  wire [7:0]src_kernel_win_0_va_46_reg_4023;
  wire src_kernel_win_0_va_46_reg_40230;
  wire [7:0]src_kernel_win_0_va_4_fu_550;
  wire \src_kernel_win_0_va_4_fu_550[0]_i_2_n_0 ;
  wire \src_kernel_win_0_va_4_fu_550[1]_i_2_n_0 ;
  wire \src_kernel_win_0_va_4_fu_550[2]_i_2_n_0 ;
  wire \src_kernel_win_0_va_4_fu_550[3]_i_2_n_0 ;
  wire \src_kernel_win_0_va_4_fu_550[4]_i_2_n_0 ;
  wire \src_kernel_win_0_va_4_fu_550[5]_i_2_n_0 ;
  wire \src_kernel_win_0_va_4_fu_550[6]_i_2_n_0 ;
  wire \src_kernel_win_0_va_4_fu_550[7]_i_2_n_0 ;
  wire [7:0]src_kernel_win_0_va_55_reg_3816;
  wire [7:0]src_kernel_win_0_va_5_fu_554;
  wire [7:0]src_kernel_win_0_va_6_fu_558;
  wire [7:0]src_kernel_win_0_va_8_fu_566;
  wire [7:0]src_kernel_win_0_va_9_fu_570;
  wire [7:0]src_kernel_win_0_va_fu_534;
  wire t_V_1_reg_950;
  wire t_V_1_reg_9500;
  wire \t_V_1_reg_950[10]_i_4_n_0 ;
  wire \t_V_1_reg_950[3]_i_1_n_0 ;
  wire \t_V_1_reg_950[4]_i_1_n_0 ;
  wire \t_V_1_reg_950[5]_i_1_n_0 ;
  wire \t_V_1_reg_950[6]_i_1_n_0 ;
  wire \t_V_1_reg_950[7]_i_1_n_0 ;
  wire \t_V_1_reg_950[7]_i_2_n_0 ;
  wire \t_V_1_reg_950[8]_i_1_n_0 ;
  wire t_V_reg_939;
  wire [9:0]\t_V_reg_939_reg[10]_0 ;
  wire [1:0]\t_V_reg_939_reg[4]_0 ;
  wire \t_V_reg_939_reg[8]_0 ;
  wire \t_V_reg_939_reg_n_0_[8] ;
  wire [7:0]tmp35_reg_3876_reg_0;
  wire tmp35_reg_3876_reg_n_100;
  wire tmp35_reg_3876_reg_n_101;
  wire tmp35_reg_3876_reg_n_102;
  wire tmp35_reg_3876_reg_n_103;
  wire tmp35_reg_3876_reg_n_104;
  wire tmp35_reg_3876_reg_n_105;
  wire tmp35_reg_3876_reg_n_89;
  wire tmp35_reg_3876_reg_n_90;
  wire tmp35_reg_3876_reg_n_91;
  wire tmp35_reg_3876_reg_n_92;
  wire tmp35_reg_3876_reg_n_93;
  wire tmp35_reg_3876_reg_n_94;
  wire tmp35_reg_3876_reg_n_95;
  wire tmp35_reg_3876_reg_n_96;
  wire tmp35_reg_3876_reg_n_97;
  wire tmp35_reg_3876_reg_n_98;
  wire tmp35_reg_3876_reg_n_99;
  wire tmp36_reg_38960;
  wire [7:0]tmp36_reg_3896_reg_0;
  wire tmp36_reg_3896_reg_i_10_n_0;
  wire tmp36_reg_3896_reg_i_11_n_0;
  wire tmp36_reg_3896_reg_i_12_n_0;
  wire tmp36_reg_3896_reg_i_13_n_0;
  wire tmp36_reg_3896_reg_i_14_n_0;
  wire tmp36_reg_3896_reg_i_15_n_0;
  wire tmp36_reg_3896_reg_i_16_n_0;
  wire tmp36_reg_3896_reg_i_17_n_0;
  wire tmp36_reg_3896_reg_i_18_n_0;
  wire tmp36_reg_3896_reg_i_19_n_0;
  wire tmp36_reg_3896_reg_i_20_n_0;
  wire tmp36_reg_3896_reg_i_21_n_0;
  wire tmp36_reg_3896_reg_i_22_n_0;
  wire tmp36_reg_3896_reg_i_23_n_0;
  wire tmp36_reg_3896_reg_i_24_n_0;
  wire tmp36_reg_3896_reg_i_2_n_3;
  wire tmp36_reg_3896_reg_i_3_n_0;
  wire tmp36_reg_3896_reg_i_3_n_1;
  wire tmp36_reg_3896_reg_i_3_n_2;
  wire tmp36_reg_3896_reg_i_3_n_3;
  wire tmp36_reg_3896_reg_i_4_n_0;
  wire tmp36_reg_3896_reg_i_4_n_1;
  wire tmp36_reg_3896_reg_i_4_n_2;
  wire tmp36_reg_3896_reg_i_4_n_3;
  wire tmp36_reg_3896_reg_i_5_n_0;
  wire tmp36_reg_3896_reg_i_5_n_1;
  wire tmp36_reg_3896_reg_i_5_n_2;
  wire tmp36_reg_3896_reg_i_5_n_3;
  wire tmp36_reg_3896_reg_i_6_n_0;
  wire tmp36_reg_3896_reg_i_6_n_1;
  wire tmp36_reg_3896_reg_i_6_n_2;
  wire tmp36_reg_3896_reg_i_6_n_3;
  wire tmp36_reg_3896_reg_i_7_n_0;
  wire tmp36_reg_3896_reg_i_8_n_0;
  wire tmp36_reg_3896_reg_i_9_n_0;
  wire tmp36_reg_3896_reg_n_100;
  wire tmp36_reg_3896_reg_n_101;
  wire tmp36_reg_3896_reg_n_102;
  wire tmp36_reg_3896_reg_n_103;
  wire tmp36_reg_3896_reg_n_104;
  wire tmp36_reg_3896_reg_n_105;
  wire tmp36_reg_3896_reg_n_87;
  wire tmp36_reg_3896_reg_n_88;
  wire tmp36_reg_3896_reg_n_89;
  wire tmp36_reg_3896_reg_n_90;
  wire tmp36_reg_3896_reg_n_91;
  wire tmp36_reg_3896_reg_n_92;
  wire tmp36_reg_3896_reg_n_93;
  wire tmp36_reg_3896_reg_n_94;
  wire tmp36_reg_3896_reg_n_95;
  wire tmp36_reg_3896_reg_n_96;
  wire tmp36_reg_3896_reg_n_97;
  wire tmp36_reg_3896_reg_n_98;
  wire tmp36_reg_3896_reg_n_99;
  wire [7:0]tmp37_reg_3881_reg_0;
  wire tmp37_reg_3881_reg_n_100;
  wire tmp37_reg_3881_reg_n_101;
  wire tmp37_reg_3881_reg_n_102;
  wire tmp37_reg_3881_reg_n_103;
  wire tmp37_reg_3881_reg_n_104;
  wire tmp37_reg_3881_reg_n_105;
  wire tmp37_reg_3881_reg_n_89;
  wire tmp37_reg_3881_reg_n_90;
  wire tmp37_reg_3881_reg_n_91;
  wire tmp37_reg_3881_reg_n_92;
  wire tmp37_reg_3881_reg_n_93;
  wire tmp37_reg_3881_reg_n_94;
  wire tmp37_reg_3881_reg_n_95;
  wire tmp37_reg_3881_reg_n_96;
  wire tmp37_reg_3881_reg_n_97;
  wire tmp37_reg_3881_reg_n_98;
  wire tmp37_reg_3881_reg_n_99;
  wire [7:0]tmp38_reg_3901_reg_0;
  wire tmp38_reg_3901_reg_n_100;
  wire tmp38_reg_3901_reg_n_101;
  wire tmp38_reg_3901_reg_n_102;
  wire tmp38_reg_3901_reg_n_103;
  wire tmp38_reg_3901_reg_n_104;
  wire tmp38_reg_3901_reg_n_105;
  wire tmp38_reg_3901_reg_n_88;
  wire tmp38_reg_3901_reg_n_89;
  wire tmp38_reg_3901_reg_n_90;
  wire tmp38_reg_3901_reg_n_91;
  wire tmp38_reg_3901_reg_n_92;
  wire tmp38_reg_3901_reg_n_93;
  wire tmp38_reg_3901_reg_n_94;
  wire tmp38_reg_3901_reg_n_95;
  wire tmp38_reg_3901_reg_n_96;
  wire tmp38_reg_3901_reg_n_97;
  wire tmp38_reg_3901_reg_n_98;
  wire tmp38_reg_3901_reg_n_99;
  wire [19:0]tmp39_fu_2493_p2;
  wire [19:0]tmp39_reg_3938;
  wire \tmp39_reg_3938[11]_i_10_n_0 ;
  wire \tmp39_reg_3938[11]_i_3_n_0 ;
  wire \tmp39_reg_3938[11]_i_4_n_0 ;
  wire \tmp39_reg_3938[11]_i_5_n_0 ;
  wire \tmp39_reg_3938[11]_i_6_n_0 ;
  wire \tmp39_reg_3938[11]_i_7_n_0 ;
  wire \tmp39_reg_3938[11]_i_8_n_0 ;
  wire \tmp39_reg_3938[11]_i_9_n_0 ;
  wire \tmp39_reg_3938[15]_i_10_n_0 ;
  wire \tmp39_reg_3938[15]_i_3_n_0 ;
  wire \tmp39_reg_3938[15]_i_4_n_0 ;
  wire \tmp39_reg_3938[15]_i_5_n_0 ;
  wire \tmp39_reg_3938[15]_i_6_n_0 ;
  wire \tmp39_reg_3938[15]_i_7_n_0 ;
  wire \tmp39_reg_3938[15]_i_8_n_0 ;
  wire \tmp39_reg_3938[15]_i_9_n_0 ;
  wire \tmp39_reg_3938[19]_i_10_n_0 ;
  wire \tmp39_reg_3938[19]_i_3_n_0 ;
  wire \tmp39_reg_3938[19]_i_4_n_0 ;
  wire \tmp39_reg_3938[19]_i_5_n_0 ;
  wire \tmp39_reg_3938[19]_i_6_n_0 ;
  wire \tmp39_reg_3938[19]_i_7_n_0 ;
  wire \tmp39_reg_3938[19]_i_8_n_0 ;
  wire \tmp39_reg_3938[19]_i_9_n_0 ;
  wire \tmp39_reg_3938[3]_i_2_n_0 ;
  wire \tmp39_reg_3938[3]_i_3_n_0 ;
  wire \tmp39_reg_3938[3]_i_4_n_0 ;
  wire \tmp39_reg_3938[3]_i_5_n_0 ;
  wire \tmp39_reg_3938[7]_i_2_n_0 ;
  wire \tmp39_reg_3938[7]_i_3_n_0 ;
  wire \tmp39_reg_3938[7]_i_4_n_0 ;
  wire \tmp39_reg_3938[7]_i_5_n_0 ;
  wire \tmp39_reg_3938_reg[11]_i_1_n_0 ;
  wire \tmp39_reg_3938_reg[11]_i_1_n_1 ;
  wire \tmp39_reg_3938_reg[11]_i_1_n_2 ;
  wire \tmp39_reg_3938_reg[11]_i_1_n_3 ;
  wire \tmp39_reg_3938_reg[11]_i_2_n_0 ;
  wire \tmp39_reg_3938_reg[11]_i_2_n_1 ;
  wire \tmp39_reg_3938_reg[11]_i_2_n_2 ;
  wire \tmp39_reg_3938_reg[11]_i_2_n_3 ;
  wire \tmp39_reg_3938_reg[11]_i_2_n_4 ;
  wire \tmp39_reg_3938_reg[11]_i_2_n_5 ;
  wire \tmp39_reg_3938_reg[11]_i_2_n_6 ;
  wire \tmp39_reg_3938_reg[11]_i_2_n_7 ;
  wire \tmp39_reg_3938_reg[15]_i_1_n_0 ;
  wire \tmp39_reg_3938_reg[15]_i_1_n_1 ;
  wire \tmp39_reg_3938_reg[15]_i_1_n_2 ;
  wire \tmp39_reg_3938_reg[15]_i_1_n_3 ;
  wire \tmp39_reg_3938_reg[15]_i_2_n_0 ;
  wire \tmp39_reg_3938_reg[15]_i_2_n_1 ;
  wire \tmp39_reg_3938_reg[15]_i_2_n_2 ;
  wire \tmp39_reg_3938_reg[15]_i_2_n_3 ;
  wire \tmp39_reg_3938_reg[15]_i_2_n_4 ;
  wire \tmp39_reg_3938_reg[15]_i_2_n_5 ;
  wire \tmp39_reg_3938_reg[15]_i_2_n_6 ;
  wire \tmp39_reg_3938_reg[15]_i_2_n_7 ;
  wire \tmp39_reg_3938_reg[19]_i_1_n_1 ;
  wire \tmp39_reg_3938_reg[19]_i_1_n_2 ;
  wire \tmp39_reg_3938_reg[19]_i_1_n_3 ;
  wire \tmp39_reg_3938_reg[19]_i_2_n_2 ;
  wire \tmp39_reg_3938_reg[19]_i_2_n_3 ;
  wire \tmp39_reg_3938_reg[19]_i_2_n_5 ;
  wire \tmp39_reg_3938_reg[19]_i_2_n_6 ;
  wire \tmp39_reg_3938_reg[19]_i_2_n_7 ;
  wire \tmp39_reg_3938_reg[3]_i_1_n_0 ;
  wire \tmp39_reg_3938_reg[3]_i_1_n_1 ;
  wire \tmp39_reg_3938_reg[3]_i_1_n_2 ;
  wire \tmp39_reg_3938_reg[3]_i_1_n_3 ;
  wire \tmp39_reg_3938_reg[7]_i_1_n_0 ;
  wire \tmp39_reg_3938_reg[7]_i_1_n_1 ;
  wire \tmp39_reg_3938_reg[7]_i_1_n_2 ;
  wire \tmp39_reg_3938_reg[7]_i_1_n_3 ;
  wire [16:0]tmp45_fu_2503_p2;
  wire [16:0]tmp45_reg_3943;
  wire \tmp45_reg_3943[11]_i_2_n_0 ;
  wire \tmp45_reg_3943[11]_i_3_n_0 ;
  wire \tmp45_reg_3943[11]_i_4_n_0 ;
  wire \tmp45_reg_3943[11]_i_5_n_0 ;
  wire \tmp45_reg_3943[15]_i_2_n_0 ;
  wire \tmp45_reg_3943[15]_i_3_n_0 ;
  wire \tmp45_reg_3943[15]_i_4_n_0 ;
  wire \tmp45_reg_3943[15]_i_5_n_0 ;
  wire \tmp45_reg_3943[15]_i_6_n_0 ;
  wire \tmp45_reg_3943[3]_i_2_n_0 ;
  wire \tmp45_reg_3943[3]_i_3_n_0 ;
  wire \tmp45_reg_3943[3]_i_4_n_0 ;
  wire \tmp45_reg_3943[3]_i_5_n_0 ;
  wire \tmp45_reg_3943[7]_i_2_n_0 ;
  wire \tmp45_reg_3943[7]_i_3_n_0 ;
  wire \tmp45_reg_3943[7]_i_4_n_0 ;
  wire \tmp45_reg_3943[7]_i_5_n_0 ;
  wire \tmp45_reg_3943_reg[11]_i_1_n_0 ;
  wire \tmp45_reg_3943_reg[11]_i_1_n_1 ;
  wire \tmp45_reg_3943_reg[11]_i_1_n_2 ;
  wire \tmp45_reg_3943_reg[11]_i_1_n_3 ;
  wire \tmp45_reg_3943_reg[15]_i_1_n_0 ;
  wire \tmp45_reg_3943_reg[15]_i_1_n_1 ;
  wire \tmp45_reg_3943_reg[15]_i_1_n_2 ;
  wire \tmp45_reg_3943_reg[15]_i_1_n_3 ;
  wire \tmp45_reg_3943_reg[3]_i_1_n_0 ;
  wire \tmp45_reg_3943_reg[3]_i_1_n_1 ;
  wire \tmp45_reg_3943_reg[3]_i_1_n_2 ;
  wire \tmp45_reg_3943_reg[3]_i_1_n_3 ;
  wire \tmp45_reg_3943_reg[7]_i_1_n_0 ;
  wire \tmp45_reg_3943_reg[7]_i_1_n_1 ;
  wire \tmp45_reg_3943_reg[7]_i_1_n_2 ;
  wire \tmp45_reg_3943_reg[7]_i_1_n_3 ;
  wire [7:0]tmp47_reg_3886_reg_0;
  wire tmp47_reg_3886_reg_n_100;
  wire tmp47_reg_3886_reg_n_101;
  wire tmp47_reg_3886_reg_n_102;
  wire tmp47_reg_3886_reg_n_103;
  wire tmp47_reg_3886_reg_n_104;
  wire tmp47_reg_3886_reg_n_105;
  wire tmp47_reg_3886_reg_n_89;
  wire tmp47_reg_3886_reg_n_90;
  wire tmp47_reg_3886_reg_n_91;
  wire tmp47_reg_3886_reg_n_92;
  wire tmp47_reg_3886_reg_n_93;
  wire tmp47_reg_3886_reg_n_94;
  wire tmp47_reg_3886_reg_n_95;
  wire tmp47_reg_3886_reg_n_96;
  wire tmp47_reg_3886_reg_n_97;
  wire tmp47_reg_3886_reg_n_98;
  wire tmp47_reg_3886_reg_n_99;
  wire [7:0]tmp48_reg_3891_reg_0;
  wire tmp48_reg_3891_reg_n_100;
  wire tmp48_reg_3891_reg_n_101;
  wire tmp48_reg_3891_reg_n_102;
  wire tmp48_reg_3891_reg_n_103;
  wire tmp48_reg_3891_reg_n_104;
  wire tmp48_reg_3891_reg_n_105;
  wire tmp48_reg_3891_reg_n_89;
  wire tmp48_reg_3891_reg_n_90;
  wire tmp48_reg_3891_reg_n_91;
  wire tmp48_reg_3891_reg_n_92;
  wire tmp48_reg_3891_reg_n_93;
  wire tmp48_reg_3891_reg_n_94;
  wire tmp48_reg_3891_reg_n_95;
  wire tmp48_reg_3891_reg_n_96;
  wire tmp48_reg_3891_reg_n_97;
  wire tmp48_reg_3891_reg_n_98;
  wire tmp48_reg_3891_reg_n_99;
  wire [7:0]tmp49_reg_3928_reg_0;
  wire tmp49_reg_3928_reg_n_100;
  wire tmp49_reg_3928_reg_n_101;
  wire tmp49_reg_3928_reg_n_102;
  wire tmp49_reg_3928_reg_n_103;
  wire tmp49_reg_3928_reg_n_104;
  wire tmp49_reg_3928_reg_n_105;
  wire tmp49_reg_3928_reg_n_88;
  wire tmp49_reg_3928_reg_n_89;
  wire tmp49_reg_3928_reg_n_90;
  wire tmp49_reg_3928_reg_n_91;
  wire tmp49_reg_3928_reg_n_92;
  wire tmp49_reg_3928_reg_n_93;
  wire tmp49_reg_3928_reg_n_94;
  wire tmp49_reg_3928_reg_n_95;
  wire tmp49_reg_3928_reg_n_96;
  wire tmp49_reg_3928_reg_n_97;
  wire tmp49_reg_3928_reg_n_98;
  wire tmp49_reg_3928_reg_n_99;
  wire [18:8]tmp50_reg_3953;
  wire \tmp50_reg_3953[11]_i_2_n_0 ;
  wire \tmp50_reg_3953[11]_i_3_n_0 ;
  wire \tmp50_reg_3953[11]_i_4_n_0 ;
  wire \tmp50_reg_3953[11]_i_5_n_0 ;
  wire \tmp50_reg_3953[15]_i_2_n_0 ;
  wire \tmp50_reg_3953[15]_i_3_n_0 ;
  wire \tmp50_reg_3953[15]_i_4_n_0 ;
  wire \tmp50_reg_3953[15]_i_5_n_0 ;
  wire \tmp50_reg_3953[18]_i_2_n_0 ;
  wire \tmp50_reg_3953[18]_i_3_n_0 ;
  wire \tmp50_reg_3953[18]_i_4_n_0 ;
  wire \tmp50_reg_3953_reg[11]_i_1_n_0 ;
  wire \tmp50_reg_3953_reg[11]_i_1_n_1 ;
  wire \tmp50_reg_3953_reg[11]_i_1_n_2 ;
  wire \tmp50_reg_3953_reg[11]_i_1_n_3 ;
  wire \tmp50_reg_3953_reg[11]_i_1_n_4 ;
  wire \tmp50_reg_3953_reg[11]_i_1_n_5 ;
  wire \tmp50_reg_3953_reg[11]_i_1_n_6 ;
  wire \tmp50_reg_3953_reg[11]_i_1_n_7 ;
  wire \tmp50_reg_3953_reg[15]_i_1_n_0 ;
  wire \tmp50_reg_3953_reg[15]_i_1_n_1 ;
  wire \tmp50_reg_3953_reg[15]_i_1_n_2 ;
  wire \tmp50_reg_3953_reg[15]_i_1_n_3 ;
  wire \tmp50_reg_3953_reg[15]_i_1_n_4 ;
  wire \tmp50_reg_3953_reg[15]_i_1_n_5 ;
  wire \tmp50_reg_3953_reg[15]_i_1_n_6 ;
  wire \tmp50_reg_3953_reg[15]_i_1_n_7 ;
  wire \tmp50_reg_3953_reg[18]_i_1_n_2 ;
  wire \tmp50_reg_3953_reg[18]_i_1_n_3 ;
  wire \tmp50_reg_3953_reg[18]_i_1_n_5 ;
  wire \tmp50_reg_3953_reg[18]_i_1_n_6 ;
  wire \tmp50_reg_3953_reg[18]_i_1_n_7 ;
  wire [20:0]tmp51_fu_2768_p2;
  wire [20:0]tmp51_reg_4083;
  wire tmp51_reg_40830;
  wire \tmp51_reg_4083[11]_i_2_n_0 ;
  wire \tmp51_reg_4083[11]_i_3_n_0 ;
  wire \tmp51_reg_4083[11]_i_4_n_0 ;
  wire \tmp51_reg_4083[11]_i_5_n_0 ;
  wire \tmp51_reg_4083[15]_i_2_n_0 ;
  wire \tmp51_reg_4083[15]_i_3_n_0 ;
  wire \tmp51_reg_4083[15]_i_4_n_0 ;
  wire \tmp51_reg_4083[15]_i_5_n_0 ;
  wire \tmp51_reg_4083[19]_i_2_n_0 ;
  wire \tmp51_reg_4083[19]_i_3_n_0 ;
  wire \tmp51_reg_4083[19]_i_4_n_0 ;
  wire \tmp51_reg_4083[19]_i_5_n_0 ;
  wire \tmp51_reg_4083[19]_i_6_n_0 ;
  wire \tmp51_reg_4083[3]_i_2_n_0 ;
  wire \tmp51_reg_4083[3]_i_3_n_0 ;
  wire \tmp51_reg_4083[3]_i_4_n_0 ;
  wire \tmp51_reg_4083[3]_i_5_n_0 ;
  wire \tmp51_reg_4083[7]_i_2_n_0 ;
  wire \tmp51_reg_4083[7]_i_3_n_0 ;
  wire \tmp51_reg_4083[7]_i_4_n_0 ;
  wire \tmp51_reg_4083[7]_i_5_n_0 ;
  wire \tmp51_reg_4083_reg[11]_i_1_n_0 ;
  wire \tmp51_reg_4083_reg[11]_i_1_n_1 ;
  wire \tmp51_reg_4083_reg[11]_i_1_n_2 ;
  wire \tmp51_reg_4083_reg[11]_i_1_n_3 ;
  wire \tmp51_reg_4083_reg[15]_i_1_n_0 ;
  wire \tmp51_reg_4083_reg[15]_i_1_n_1 ;
  wire \tmp51_reg_4083_reg[15]_i_1_n_2 ;
  wire \tmp51_reg_4083_reg[15]_i_1_n_3 ;
  wire \tmp51_reg_4083_reg[19]_i_1_n_0 ;
  wire \tmp51_reg_4083_reg[19]_i_1_n_1 ;
  wire \tmp51_reg_4083_reg[19]_i_1_n_2 ;
  wire \tmp51_reg_4083_reg[19]_i_1_n_3 ;
  wire \tmp51_reg_4083_reg[3]_i_1_n_0 ;
  wire \tmp51_reg_4083_reg[3]_i_1_n_1 ;
  wire \tmp51_reg_4083_reg[3]_i_1_n_2 ;
  wire \tmp51_reg_4083_reg[3]_i_1_n_3 ;
  wire \tmp51_reg_4083_reg[7]_i_1_n_0 ;
  wire \tmp51_reg_4083_reg[7]_i_1_n_1 ;
  wire \tmp51_reg_4083_reg[7]_i_1_n_2 ;
  wire \tmp51_reg_4083_reg[7]_i_1_n_3 ;
  wire [17:0]tmp53_fu_2784_p2;
  wire [17:0]tmp53_reg_4088;
  wire \tmp53_reg_4088[11]_i_10_n_0 ;
  wire \tmp53_reg_4088[11]_i_3_n_0 ;
  wire \tmp53_reg_4088[11]_i_4_n_0 ;
  wire \tmp53_reg_4088[11]_i_5_n_0 ;
  wire \tmp53_reg_4088[11]_i_6_n_0 ;
  wire \tmp53_reg_4088[11]_i_7_n_0 ;
  wire \tmp53_reg_4088[11]_i_8_n_0 ;
  wire \tmp53_reg_4088[11]_i_9_n_0 ;
  wire \tmp53_reg_4088[15]_i_10_n_0 ;
  wire \tmp53_reg_4088[15]_i_11_n_0 ;
  wire \tmp53_reg_4088[15]_i_3_n_0 ;
  wire \tmp53_reg_4088[15]_i_4_n_0 ;
  wire \tmp53_reg_4088[15]_i_5_n_0 ;
  wire \tmp53_reg_4088[15]_i_6_n_0 ;
  wire \tmp53_reg_4088[15]_i_7_n_0 ;
  wire \tmp53_reg_4088[15]_i_8_n_0 ;
  wire \tmp53_reg_4088[15]_i_9_n_0 ;
  wire \tmp53_reg_4088[17]_i_3_n_0 ;
  wire \tmp53_reg_4088[3]_i_10_n_0 ;
  wire \tmp53_reg_4088[3]_i_3_n_0 ;
  wire \tmp53_reg_4088[3]_i_4_n_0 ;
  wire \tmp53_reg_4088[3]_i_5_n_0 ;
  wire \tmp53_reg_4088[3]_i_6_n_0 ;
  wire \tmp53_reg_4088[3]_i_7_n_0 ;
  wire \tmp53_reg_4088[3]_i_8_n_0 ;
  wire \tmp53_reg_4088[3]_i_9_n_0 ;
  wire \tmp53_reg_4088[7]_i_10_n_0 ;
  wire \tmp53_reg_4088[7]_i_3_n_0 ;
  wire \tmp53_reg_4088[7]_i_4_n_0 ;
  wire \tmp53_reg_4088[7]_i_5_n_0 ;
  wire \tmp53_reg_4088[7]_i_6_n_0 ;
  wire \tmp53_reg_4088[7]_i_7_n_0 ;
  wire \tmp53_reg_4088[7]_i_8_n_0 ;
  wire \tmp53_reg_4088[7]_i_9_n_0 ;
  wire \tmp53_reg_4088_reg[11]_i_1_n_0 ;
  wire \tmp53_reg_4088_reg[11]_i_1_n_1 ;
  wire \tmp53_reg_4088_reg[11]_i_1_n_2 ;
  wire \tmp53_reg_4088_reg[11]_i_1_n_3 ;
  wire \tmp53_reg_4088_reg[11]_i_2_n_0 ;
  wire \tmp53_reg_4088_reg[11]_i_2_n_1 ;
  wire \tmp53_reg_4088_reg[11]_i_2_n_2 ;
  wire \tmp53_reg_4088_reg[11]_i_2_n_3 ;
  wire \tmp53_reg_4088_reg[15]_i_1_n_0 ;
  wire \tmp53_reg_4088_reg[15]_i_1_n_1 ;
  wire \tmp53_reg_4088_reg[15]_i_1_n_2 ;
  wire \tmp53_reg_4088_reg[15]_i_1_n_3 ;
  wire \tmp53_reg_4088_reg[15]_i_2_n_0 ;
  wire \tmp53_reg_4088_reg[15]_i_2_n_1 ;
  wire \tmp53_reg_4088_reg[15]_i_2_n_2 ;
  wire \tmp53_reg_4088_reg[15]_i_2_n_3 ;
  wire \tmp53_reg_4088_reg[17]_i_1_n_3 ;
  wire \tmp53_reg_4088_reg[17]_i_2_n_3 ;
  wire \tmp53_reg_4088_reg[3]_i_1_n_0 ;
  wire \tmp53_reg_4088_reg[3]_i_1_n_1 ;
  wire \tmp53_reg_4088_reg[3]_i_1_n_2 ;
  wire \tmp53_reg_4088_reg[3]_i_1_n_3 ;
  wire \tmp53_reg_4088_reg[3]_i_2_n_0 ;
  wire \tmp53_reg_4088_reg[3]_i_2_n_1 ;
  wire \tmp53_reg_4088_reg[3]_i_2_n_2 ;
  wire \tmp53_reg_4088_reg[3]_i_2_n_3 ;
  wire \tmp53_reg_4088_reg[7]_i_1_n_0 ;
  wire \tmp53_reg_4088_reg[7]_i_1_n_1 ;
  wire \tmp53_reg_4088_reg[7]_i_1_n_2 ;
  wire \tmp53_reg_4088_reg[7]_i_1_n_3 ;
  wire \tmp53_reg_4088_reg[7]_i_2_n_0 ;
  wire \tmp53_reg_4088_reg[7]_i_2_n_1 ;
  wire \tmp53_reg_4088_reg[7]_i_2_n_2 ;
  wire \tmp53_reg_4088_reg[7]_i_2_n_3 ;
  wire [17:0]tmp57_fu_2707_p2;
  wire [17:0]tmp57_reg_4068;
  wire \tmp57_reg_4068[11]_i_10_n_0 ;
  wire \tmp57_reg_4068[11]_i_3_n_0 ;
  wire \tmp57_reg_4068[11]_i_4_n_0 ;
  wire \tmp57_reg_4068[11]_i_5_n_0 ;
  wire \tmp57_reg_4068[11]_i_6_n_0 ;
  wire \tmp57_reg_4068[11]_i_7_n_0 ;
  wire \tmp57_reg_4068[11]_i_8_n_0 ;
  wire \tmp57_reg_4068[11]_i_9_n_0 ;
  wire \tmp57_reg_4068[15]_i_10_n_0 ;
  wire \tmp57_reg_4068[15]_i_11_n_0 ;
  wire \tmp57_reg_4068[15]_i_3_n_0 ;
  wire \tmp57_reg_4068[15]_i_4_n_0 ;
  wire \tmp57_reg_4068[15]_i_5_n_0 ;
  wire \tmp57_reg_4068[15]_i_6_n_0 ;
  wire \tmp57_reg_4068[15]_i_7_n_0 ;
  wire \tmp57_reg_4068[15]_i_8_n_0 ;
  wire \tmp57_reg_4068[15]_i_9_n_0 ;
  wire \tmp57_reg_4068[17]_i_3_n_0 ;
  wire \tmp57_reg_4068[3]_i_10_n_0 ;
  wire \tmp57_reg_4068[3]_i_3_n_0 ;
  wire \tmp57_reg_4068[3]_i_4_n_0 ;
  wire \tmp57_reg_4068[3]_i_5_n_0 ;
  wire \tmp57_reg_4068[3]_i_6_n_0 ;
  wire \tmp57_reg_4068[3]_i_7_n_0 ;
  wire \tmp57_reg_4068[3]_i_8_n_0 ;
  wire \tmp57_reg_4068[3]_i_9_n_0 ;
  wire \tmp57_reg_4068[7]_i_10_n_0 ;
  wire \tmp57_reg_4068[7]_i_3_n_0 ;
  wire \tmp57_reg_4068[7]_i_4_n_0 ;
  wire \tmp57_reg_4068[7]_i_5_n_0 ;
  wire \tmp57_reg_4068[7]_i_6_n_0 ;
  wire \tmp57_reg_4068[7]_i_7_n_0 ;
  wire \tmp57_reg_4068[7]_i_8_n_0 ;
  wire \tmp57_reg_4068[7]_i_9_n_0 ;
  wire \tmp57_reg_4068_reg[11]_i_1_n_0 ;
  wire \tmp57_reg_4068_reg[11]_i_1_n_1 ;
  wire \tmp57_reg_4068_reg[11]_i_1_n_2 ;
  wire \tmp57_reg_4068_reg[11]_i_1_n_3 ;
  wire \tmp57_reg_4068_reg[11]_i_2_n_0 ;
  wire \tmp57_reg_4068_reg[11]_i_2_n_1 ;
  wire \tmp57_reg_4068_reg[11]_i_2_n_2 ;
  wire \tmp57_reg_4068_reg[11]_i_2_n_3 ;
  wire \tmp57_reg_4068_reg[15]_i_1_n_0 ;
  wire \tmp57_reg_4068_reg[15]_i_1_n_1 ;
  wire \tmp57_reg_4068_reg[15]_i_1_n_2 ;
  wire \tmp57_reg_4068_reg[15]_i_1_n_3 ;
  wire \tmp57_reg_4068_reg[15]_i_2_n_0 ;
  wire \tmp57_reg_4068_reg[15]_i_2_n_1 ;
  wire \tmp57_reg_4068_reg[15]_i_2_n_2 ;
  wire \tmp57_reg_4068_reg[15]_i_2_n_3 ;
  wire \tmp57_reg_4068_reg[17]_i_1_n_3 ;
  wire \tmp57_reg_4068_reg[17]_i_2_n_3 ;
  wire \tmp57_reg_4068_reg[3]_i_1_n_0 ;
  wire \tmp57_reg_4068_reg[3]_i_1_n_1 ;
  wire \tmp57_reg_4068_reg[3]_i_1_n_2 ;
  wire \tmp57_reg_4068_reg[3]_i_1_n_3 ;
  wire \tmp57_reg_4068_reg[3]_i_2_n_0 ;
  wire \tmp57_reg_4068_reg[3]_i_2_n_1 ;
  wire \tmp57_reg_4068_reg[3]_i_2_n_2 ;
  wire \tmp57_reg_4068_reg[3]_i_2_n_3 ;
  wire \tmp57_reg_4068_reg[7]_i_1_n_0 ;
  wire \tmp57_reg_4068_reg[7]_i_1_n_1 ;
  wire \tmp57_reg_4068_reg[7]_i_1_n_2 ;
  wire \tmp57_reg_4068_reg[7]_i_1_n_3 ;
  wire \tmp57_reg_4068_reg[7]_i_2_n_0 ;
  wire \tmp57_reg_4068_reg[7]_i_2_n_1 ;
  wire \tmp57_reg_4068_reg[7]_i_2_n_2 ;
  wire \tmp57_reg_4068_reg[7]_i_2_n_3 ;
  wire [18:0]tmp58_fu_2803_p2;
  wire [18:0]tmp58_reg_4093;
  wire \tmp58_reg_4093[11]_i_10_n_0 ;
  wire \tmp58_reg_4093[11]_i_2_n_0 ;
  wire \tmp58_reg_4093[11]_i_3_n_0 ;
  wire \tmp58_reg_4093[11]_i_4_n_0 ;
  wire \tmp58_reg_4093[11]_i_5_n_0 ;
  wire \tmp58_reg_4093[11]_i_7_n_0 ;
  wire \tmp58_reg_4093[11]_i_8_n_0 ;
  wire \tmp58_reg_4093[11]_i_9_n_0 ;
  wire \tmp58_reg_4093[15]_i_2_n_0 ;
  wire \tmp58_reg_4093[15]_i_3_n_0 ;
  wire \tmp58_reg_4093[15]_i_4_n_0 ;
  wire \tmp58_reg_4093[15]_i_5_n_0 ;
  wire \tmp58_reg_4093[18]_i_10_n_0 ;
  wire \tmp58_reg_4093[18]_i_3_n_0 ;
  wire \tmp58_reg_4093[18]_i_4_n_0 ;
  wire \tmp58_reg_4093[18]_i_6_n_0 ;
  wire \tmp58_reg_4093[18]_i_7_n_0 ;
  wire \tmp58_reg_4093[18]_i_8_n_0 ;
  wire \tmp58_reg_4093[18]_i_9_n_0 ;
  wire \tmp58_reg_4093[3]_i_10_n_0 ;
  wire \tmp58_reg_4093[3]_i_2_n_0 ;
  wire \tmp58_reg_4093[3]_i_3_n_0 ;
  wire \tmp58_reg_4093[3]_i_4_n_0 ;
  wire \tmp58_reg_4093[3]_i_5_n_0 ;
  wire \tmp58_reg_4093[3]_i_7_n_0 ;
  wire \tmp58_reg_4093[3]_i_8_n_0 ;
  wire \tmp58_reg_4093[3]_i_9_n_0 ;
  wire \tmp58_reg_4093[7]_i_10_n_0 ;
  wire \tmp58_reg_4093[7]_i_2_n_0 ;
  wire \tmp58_reg_4093[7]_i_3_n_0 ;
  wire \tmp58_reg_4093[7]_i_4_n_0 ;
  wire \tmp58_reg_4093[7]_i_5_n_0 ;
  wire \tmp58_reg_4093[7]_i_7_n_0 ;
  wire \tmp58_reg_4093[7]_i_8_n_0 ;
  wire \tmp58_reg_4093[7]_i_9_n_0 ;
  wire \tmp58_reg_4093_reg[11]_i_1_n_0 ;
  wire \tmp58_reg_4093_reg[11]_i_1_n_1 ;
  wire \tmp58_reg_4093_reg[11]_i_1_n_2 ;
  wire \tmp58_reg_4093_reg[11]_i_1_n_3 ;
  wire \tmp58_reg_4093_reg[11]_i_6_n_0 ;
  wire \tmp58_reg_4093_reg[11]_i_6_n_1 ;
  wire \tmp58_reg_4093_reg[11]_i_6_n_2 ;
  wire \tmp58_reg_4093_reg[11]_i_6_n_3 ;
  wire \tmp58_reg_4093_reg[15]_i_1_n_0 ;
  wire \tmp58_reg_4093_reg[15]_i_1_n_1 ;
  wire \tmp58_reg_4093_reg[15]_i_1_n_2 ;
  wire \tmp58_reg_4093_reg[15]_i_1_n_3 ;
  wire \tmp58_reg_4093_reg[18]_i_1_n_2 ;
  wire \tmp58_reg_4093_reg[18]_i_1_n_3 ;
  wire \tmp58_reg_4093_reg[18]_i_2_n_3 ;
  wire \tmp58_reg_4093_reg[18]_i_5_n_0 ;
  wire \tmp58_reg_4093_reg[18]_i_5_n_1 ;
  wire \tmp58_reg_4093_reg[18]_i_5_n_2 ;
  wire \tmp58_reg_4093_reg[18]_i_5_n_3 ;
  wire \tmp58_reg_4093_reg[3]_i_1_n_0 ;
  wire \tmp58_reg_4093_reg[3]_i_1_n_1 ;
  wire \tmp58_reg_4093_reg[3]_i_1_n_2 ;
  wire \tmp58_reg_4093_reg[3]_i_1_n_3 ;
  wire \tmp58_reg_4093_reg[3]_i_6_n_0 ;
  wire \tmp58_reg_4093_reg[3]_i_6_n_1 ;
  wire \tmp58_reg_4093_reg[3]_i_6_n_2 ;
  wire \tmp58_reg_4093_reg[3]_i_6_n_3 ;
  wire \tmp58_reg_4093_reg[7]_i_1_n_0 ;
  wire \tmp58_reg_4093_reg[7]_i_1_n_1 ;
  wire \tmp58_reg_4093_reg[7]_i_1_n_2 ;
  wire \tmp58_reg_4093_reg[7]_i_1_n_3 ;
  wire \tmp58_reg_4093_reg[7]_i_6_n_0 ;
  wire \tmp58_reg_4093_reg[7]_i_6_n_1 ;
  wire \tmp58_reg_4093_reg[7]_i_6_n_2 ;
  wire \tmp58_reg_4093_reg[7]_i_6_n_3 ;
  wire [7:0]tmp59_fu_2809_p2;
  wire [7:0]tmp59_reg_4098;
  wire \tmp59_reg_4098[3]_i_2_n_0 ;
  wire \tmp59_reg_4098[3]_i_3_n_0 ;
  wire \tmp59_reg_4098[3]_i_4_n_0 ;
  wire \tmp59_reg_4098[3]_i_5_n_0 ;
  wire \tmp59_reg_4098[3]_i_6_n_0 ;
  wire \tmp59_reg_4098[3]_i_7_n_0 ;
  wire \tmp59_reg_4098[3]_i_8_n_0 ;
  wire \tmp59_reg_4098[7]_i_2_n_0 ;
  wire \tmp59_reg_4098[7]_i_3_n_0 ;
  wire \tmp59_reg_4098[7]_i_4_n_0 ;
  wire \tmp59_reg_4098[7]_i_5_n_0 ;
  wire \tmp59_reg_4098[7]_i_6_n_0 ;
  wire \tmp59_reg_4098[7]_i_7_n_0 ;
  wire \tmp59_reg_4098[7]_i_8_n_0 ;
  wire \tmp59_reg_4098_reg[3]_i_1_n_0 ;
  wire \tmp59_reg_4098_reg[3]_i_1_n_1 ;
  wire \tmp59_reg_4098_reg[3]_i_1_n_2 ;
  wire \tmp59_reg_4098_reg[3]_i_1_n_3 ;
  wire \tmp59_reg_4098_reg[7]_i_1_n_1 ;
  wire \tmp59_reg_4098_reg[7]_i_1_n_2 ;
  wire \tmp59_reg_4098_reg[7]_i_1_n_3 ;
  wire [7:0]tmp61_fu_2717_p2;
  wire [7:0]tmp61_reg_4073;
  wire \tmp61_reg_4073[3]_i_2_n_0 ;
  wire \tmp61_reg_4073[3]_i_3_n_0 ;
  wire \tmp61_reg_4073[3]_i_4_n_0 ;
  wire \tmp61_reg_4073[3]_i_5_n_0 ;
  wire \tmp61_reg_4073[3]_i_6_n_0 ;
  wire \tmp61_reg_4073[3]_i_7_n_0 ;
  wire \tmp61_reg_4073[3]_i_8_n_0 ;
  wire \tmp61_reg_4073[7]_i_2_n_0 ;
  wire \tmp61_reg_4073[7]_i_3_n_0 ;
  wire \tmp61_reg_4073[7]_i_4_n_0 ;
  wire \tmp61_reg_4073[7]_i_5_n_0 ;
  wire \tmp61_reg_4073[7]_i_6_n_0 ;
  wire \tmp61_reg_4073[7]_i_7_n_0 ;
  wire \tmp61_reg_4073[7]_i_8_n_0 ;
  wire \tmp61_reg_4073_reg[3]_i_1_n_0 ;
  wire \tmp61_reg_4073_reg[3]_i_1_n_1 ;
  wire \tmp61_reg_4073_reg[3]_i_1_n_2 ;
  wire \tmp61_reg_4073_reg[3]_i_1_n_3 ;
  wire \tmp61_reg_4073_reg[7]_i_1_n_1 ;
  wire \tmp61_reg_4073_reg[7]_i_1_n_2 ;
  wire \tmp61_reg_4073_reg[7]_i_1_n_3 ;
  wire [15:0]tmp65_cast_fu_2780_p1;
  wire [7:0]tmp65_fu_2726_p2;
  wire [7:0]tmp65_reg_4078;
  wire \tmp65_reg_4078[3]_i_2_n_0 ;
  wire \tmp65_reg_4078[3]_i_3_n_0 ;
  wire \tmp65_reg_4078[3]_i_4_n_0 ;
  wire \tmp65_reg_4078[3]_i_5_n_0 ;
  wire \tmp65_reg_4078[3]_i_6_n_0 ;
  wire \tmp65_reg_4078[3]_i_7_n_0 ;
  wire \tmp65_reg_4078[3]_i_8_n_0 ;
  wire \tmp65_reg_4078[7]_i_2_n_0 ;
  wire \tmp65_reg_4078[7]_i_3_n_0 ;
  wire \tmp65_reg_4078[7]_i_4_n_0 ;
  wire \tmp65_reg_4078[7]_i_5_n_0 ;
  wire \tmp65_reg_4078[7]_i_6_n_0 ;
  wire \tmp65_reg_4078[7]_i_7_n_0 ;
  wire \tmp65_reg_4078[7]_i_8_n_0 ;
  wire \tmp65_reg_4078_reg[3]_i_1_n_0 ;
  wire \tmp65_reg_4078_reg[3]_i_1_n_1 ;
  wire \tmp65_reg_4078_reg[3]_i_1_n_2 ;
  wire \tmp65_reg_4078_reg[3]_i_1_n_3 ;
  wire \tmp65_reg_4078_reg[7]_i_1_n_1 ;
  wire \tmp65_reg_4078_reg[7]_i_1_n_2 ;
  wire \tmp65_reg_4078_reg[7]_i_1_n_3 ;
  wire [7:0]tmp66_fu_2818_p2;
  wire [7:0]tmp66_reg_4103;
  wire \tmp66_reg_4103[3]_i_2_n_0 ;
  wire \tmp66_reg_4103[3]_i_3_n_0 ;
  wire \tmp66_reg_4103[3]_i_4_n_0 ;
  wire \tmp66_reg_4103[3]_i_5_n_0 ;
  wire \tmp66_reg_4103[3]_i_6_n_0 ;
  wire \tmp66_reg_4103[3]_i_7_n_0 ;
  wire \tmp66_reg_4103[3]_i_8_n_0 ;
  wire \tmp66_reg_4103[7]_i_2_n_0 ;
  wire \tmp66_reg_4103[7]_i_3_n_0 ;
  wire \tmp66_reg_4103[7]_i_4_n_0 ;
  wire \tmp66_reg_4103[7]_i_5_n_0 ;
  wire \tmp66_reg_4103[7]_i_6_n_0 ;
  wire \tmp66_reg_4103[7]_i_7_n_0 ;
  wire \tmp66_reg_4103[7]_i_8_n_0 ;
  wire \tmp66_reg_4103_reg[3]_i_1_n_0 ;
  wire \tmp66_reg_4103_reg[3]_i_1_n_1 ;
  wire \tmp66_reg_4103_reg[3]_i_1_n_2 ;
  wire \tmp66_reg_4103_reg[3]_i_1_n_3 ;
  wire \tmp66_reg_4103_reg[7]_i_1_n_1 ;
  wire \tmp66_reg_4103_reg[7]_i_1_n_2 ;
  wire \tmp66_reg_4103_reg[7]_i_1_n_3 ;
  wire [15:0]tmp67_cast_fu_2796_p1;
  wire [15:0]tmp69_cast_fu_2703_p1;
  wire tmp_115_i_fu_1225_p2;
  wire tmp_115_i_reg_3422;
  wire \tmp_115_i_reg_3422[0]_i_3_n_0 ;
  wire \tmp_115_i_reg_3422[0]_i_4_n_0 ;
  wire \tmp_115_i_reg_3422[0]_i_6_n_0 ;
  wire [0:0]\tmp_115_i_reg_3422_reg[0]_0 ;
  wire [0:0]\tmp_115_i_reg_3422_reg[0]_1 ;
  wire \tmp_115_i_reg_3422_reg[0]_i_1_n_3 ;
  wire [11:3]tmp_118_i_fu_1230_p2;
  wire \tmp_118_i_reg_3431[6]_i_2_n_0 ;
  wire \tmp_118_i_reg_3431[8]_i_2_n_0 ;
  wire \tmp_118_i_reg_3431[9]_i_1_n_0 ;
  wire [7:0]\tmp_118_i_reg_3431_reg[10]_0 ;
  wire [0:0]\tmp_118_i_reg_3431_reg[11]_0 ;
  wire [3:0]\tmp_118_i_reg_3431_reg[7]_0 ;
  wire [0:0]\tmp_118_i_reg_3431_reg[9]_0 ;
  wire [2:1]tmp_13_fu_1587_p3;
  wire [2:1]tmp_13_reg_3531;
  wire tmp_13_reg_35310;
  wire \tmp_13_reg_3531[2]_i_11_n_0 ;
  wire \tmp_13_reg_3531[2]_i_12_n_0 ;
  wire \tmp_13_reg_3531[2]_i_13_n_0 ;
  wire \tmp_13_reg_3531[2]_i_14_n_0 ;
  wire \tmp_13_reg_3531[2]_i_23_n_0 ;
  wire \tmp_13_reg_3531[2]_i_24_n_0 ;
  wire \tmp_13_reg_3531[2]_i_25_n_0 ;
  wire \tmp_13_reg_3531[2]_i_26_n_0 ;
  wire \tmp_13_reg_3531[2]_i_27_n_0 ;
  wire \tmp_13_reg_3531[2]_i_28_n_0 ;
  wire \tmp_13_reg_3531[2]_i_29_n_0 ;
  wire \tmp_13_reg_3531[2]_i_30_n_0 ;
  wire \tmp_13_reg_3531[2]_i_31_n_0 ;
  wire \tmp_13_reg_3531[2]_i_32_n_0 ;
  wire \tmp_13_reg_3531[2]_i_33_n_0 ;
  wire \tmp_13_reg_3531[2]_i_34_n_0 ;
  wire \tmp_13_reg_3531[2]_i_35_n_0 ;
  wire \tmp_13_reg_3531[2]_i_36_n_0 ;
  wire \tmp_13_reg_3531[2]_i_37_n_0 ;
  wire \tmp_13_reg_3531[2]_i_4_n_0 ;
  wire [0:0]\tmp_13_reg_3531_reg[2]_0 ;
  wire \tmp_13_reg_3531_reg[2]_i_10_n_0 ;
  wire \tmp_13_reg_3531_reg[2]_i_10_n_1 ;
  wire \tmp_13_reg_3531_reg[2]_i_10_n_2 ;
  wire \tmp_13_reg_3531_reg[2]_i_10_n_3 ;
  wire \tmp_13_reg_3531_reg[2]_i_3_n_2 ;
  wire \tmp_13_reg_3531_reg[2]_i_3_n_3 ;
  wire tmp_17_i_fu_1201_p2;
  wire \tmp_17_i_reg_3405[0]_i_2_n_0 ;
  wire \tmp_17_i_reg_3405_reg_n_0_[0] ;
  wire [2:1]tmp_25_fu_1611_p3;
  wire [2:1]tmp_25_reg_3536;
  wire \tmp_25_reg_3536[2]_i_11_n_0 ;
  wire \tmp_25_reg_3536[2]_i_12_n_0 ;
  wire \tmp_25_reg_3536[2]_i_13_n_0 ;
  wire \tmp_25_reg_3536[2]_i_14_n_0 ;
  wire \tmp_25_reg_3536[2]_i_23_n_0 ;
  wire \tmp_25_reg_3536[2]_i_24_n_0 ;
  wire \tmp_25_reg_3536[2]_i_25_n_0 ;
  wire \tmp_25_reg_3536[2]_i_26_n_0 ;
  wire \tmp_25_reg_3536[2]_i_27_n_0 ;
  wire \tmp_25_reg_3536[2]_i_28_n_0 ;
  wire \tmp_25_reg_3536[2]_i_29_n_0 ;
  wire \tmp_25_reg_3536[2]_i_30_n_0 ;
  wire \tmp_25_reg_3536[2]_i_31_n_0 ;
  wire \tmp_25_reg_3536[2]_i_32_n_0 ;
  wire \tmp_25_reg_3536[2]_i_33_n_0 ;
  wire \tmp_25_reg_3536[2]_i_34_n_0 ;
  wire \tmp_25_reg_3536[2]_i_35_n_0 ;
  wire \tmp_25_reg_3536[2]_i_36_n_0 ;
  wire \tmp_25_reg_3536[2]_i_37_n_0 ;
  wire \tmp_25_reg_3536[2]_i_4_n_0 ;
  wire [0:0]\tmp_25_reg_3536_reg[2]_0 ;
  wire \tmp_25_reg_3536_reg[2]_i_10_n_0 ;
  wire \tmp_25_reg_3536_reg[2]_i_10_n_1 ;
  wire \tmp_25_reg_3536_reg[2]_i_10_n_2 ;
  wire \tmp_25_reg_3536_reg[2]_i_10_n_3 ;
  wire [11:0]\tmp_25_reg_3536_reg[2]_i_3_0 ;
  wire \tmp_25_reg_3536_reg[2]_i_3_n_2 ;
  wire \tmp_25_reg_3536_reg[2]_i_3_n_3 ;
  wire tmp_26_fu_1330_p3;
  wire tmp_2_i_fu_1191_p2;
  wire \tmp_2_i_reg_3396[0]_i_14_n_0 ;
  wire \tmp_2_i_reg_3396[0]_i_4_n_0 ;
  wire \tmp_2_i_reg_3396[0]_i_6_n_0 ;
  wire \tmp_2_i_reg_3396[0]_i_7_n_0 ;
  wire \tmp_2_i_reg_3396[0]_i_8_n_0 ;
  wire \tmp_2_i_reg_3396[0]_i_9_n_0 ;
  wire [0:0]\tmp_2_i_reg_3396_reg[0]_0 ;
  wire [2:0]\tmp_2_i_reg_3396_reg[0]_1 ;
  wire [0:0]\tmp_2_i_reg_3396_reg[0]_2 ;
  wire [0:0]\tmp_2_i_reg_3396_reg[0]_3 ;
  wire \tmp_2_i_reg_3396_reg[0]_i_1_n_3 ;
  wire \tmp_2_i_reg_3396_reg[0]_i_2_n_0 ;
  wire \tmp_2_i_reg_3396_reg[0]_i_2_n_1 ;
  wire \tmp_2_i_reg_3396_reg[0]_i_2_n_2 ;
  wire \tmp_2_i_reg_3396_reg[0]_i_2_n_3 ;
  wire [2:1]tmp_31_fu_1635_p3;
  wire [2:1]tmp_31_reg_3541;
  wire \tmp_31_reg_3541[2]_i_11_n_0 ;
  wire \tmp_31_reg_3541[2]_i_12_n_0 ;
  wire \tmp_31_reg_3541[2]_i_13_n_0 ;
  wire \tmp_31_reg_3541[2]_i_14_n_0 ;
  wire \tmp_31_reg_3541[2]_i_23_n_0 ;
  wire \tmp_31_reg_3541[2]_i_24_n_0 ;
  wire \tmp_31_reg_3541[2]_i_25_n_0 ;
  wire \tmp_31_reg_3541[2]_i_26_n_0 ;
  wire \tmp_31_reg_3541[2]_i_27_n_0 ;
  wire \tmp_31_reg_3541[2]_i_28_n_0 ;
  wire \tmp_31_reg_3541[2]_i_29_n_0 ;
  wire \tmp_31_reg_3541[2]_i_30_n_0 ;
  wire \tmp_31_reg_3541[2]_i_31_n_0 ;
  wire \tmp_31_reg_3541[2]_i_32_n_0 ;
  wire \tmp_31_reg_3541[2]_i_33_n_0 ;
  wire \tmp_31_reg_3541[2]_i_34_n_0 ;
  wire \tmp_31_reg_3541[2]_i_35_n_0 ;
  wire \tmp_31_reg_3541[2]_i_36_n_0 ;
  wire \tmp_31_reg_3541[2]_i_37_n_0 ;
  wire \tmp_31_reg_3541[2]_i_4_n_0 ;
  wire [0:0]\tmp_31_reg_3541_reg[0]_0 ;
  wire [0:0]\tmp_31_reg_3541_reg[2]_0 ;
  wire \tmp_31_reg_3541_reg[2]_i_10_n_0 ;
  wire \tmp_31_reg_3541_reg[2]_i_10_n_1 ;
  wire \tmp_31_reg_3541_reg[2]_i_10_n_2 ;
  wire \tmp_31_reg_3541_reg[2]_i_10_n_3 ;
  wire \tmp_31_reg_3541_reg[2]_i_3_n_2 ;
  wire \tmp_31_reg_3541_reg[2]_i_3_n_3 ;
  wire tmp_32_fu_1372_p3;
  wire [7:0]tmp_40_fu_2639_p2;
  wire [7:0]tmp_40_reg_4028;
  wire \tmp_40_reg_4028[3]_i_2_n_0 ;
  wire \tmp_40_reg_4028[3]_i_3_n_0 ;
  wire \tmp_40_reg_4028[3]_i_4_n_0 ;
  wire \tmp_40_reg_4028[3]_i_5_n_0 ;
  wire \tmp_40_reg_4028[3]_i_6_n_0 ;
  wire \tmp_40_reg_4028[3]_i_7_n_0 ;
  wire \tmp_40_reg_4028[3]_i_8_n_0 ;
  wire \tmp_40_reg_4028[7]_i_2_n_0 ;
  wire \tmp_40_reg_4028[7]_i_3_n_0 ;
  wire \tmp_40_reg_4028[7]_i_4_n_0 ;
  wire \tmp_40_reg_4028[7]_i_5_n_0 ;
  wire \tmp_40_reg_4028[7]_i_6_n_0 ;
  wire \tmp_40_reg_4028[7]_i_7_n_0 ;
  wire \tmp_40_reg_4028[7]_i_8_n_0 ;
  wire \tmp_40_reg_4028_reg[3]_i_1_n_0 ;
  wire \tmp_40_reg_4028_reg[3]_i_1_n_1 ;
  wire \tmp_40_reg_4028_reg[3]_i_1_n_2 ;
  wire \tmp_40_reg_4028_reg[3]_i_1_n_3 ;
  wire \tmp_40_reg_4028_reg[7]_i_1_n_1 ;
  wire \tmp_40_reg_4028_reg[7]_i_1_n_2 ;
  wire \tmp_40_reg_4028_reg[7]_i_1_n_3 ;
  wire tmp_42_fu_1409_p3;
  wire tmp_48_fu_1446_p3;
  wire tmp_52_fu_1483_p3;
  wire [2:1]tmp_5_fu_1563_p3;
  wire [2:1]tmp_5_reg_3526;
  wire \tmp_5_reg_3526[2]_i_11_n_0 ;
  wire \tmp_5_reg_3526[2]_i_12_n_0 ;
  wire \tmp_5_reg_3526[2]_i_13_n_0 ;
  wire \tmp_5_reg_3526[2]_i_14_n_0 ;
  wire \tmp_5_reg_3526[2]_i_15_n_0 ;
  wire \tmp_5_reg_3526[2]_i_16_n_0 ;
  wire \tmp_5_reg_3526[2]_i_25_n_0 ;
  wire \tmp_5_reg_3526[2]_i_26_n_0 ;
  wire \tmp_5_reg_3526[2]_i_27_n_0 ;
  wire \tmp_5_reg_3526[2]_i_28_n_0 ;
  wire \tmp_5_reg_3526[2]_i_29_n_0 ;
  wire \tmp_5_reg_3526[2]_i_30_n_0 ;
  wire \tmp_5_reg_3526[2]_i_31_n_0 ;
  wire \tmp_5_reg_3526[2]_i_32_n_0 ;
  wire \tmp_5_reg_3526[2]_i_33_n_0 ;
  wire \tmp_5_reg_3526[2]_i_34_n_0 ;
  wire \tmp_5_reg_3526[2]_i_35_n_0 ;
  wire \tmp_5_reg_3526[2]_i_36_n_0 ;
  wire \tmp_5_reg_3526[2]_i_37_n_0 ;
  wire \tmp_5_reg_3526[2]_i_38_n_0 ;
  wire \tmp_5_reg_3526[2]_i_4_n_0 ;
  wire [0:0]\tmp_5_reg_3526_reg[0]_0 ;
  wire \tmp_5_reg_3526_reg[1]_0 ;
  wire [0:0]\tmp_5_reg_3526_reg[2]_0 ;
  wire \tmp_5_reg_3526_reg[2]_i_10_n_0 ;
  wire \tmp_5_reg_3526_reg[2]_i_10_n_1 ;
  wire \tmp_5_reg_3526_reg[2]_i_10_n_2 ;
  wire \tmp_5_reg_3526_reg[2]_i_10_n_3 ;
  wire \tmp_5_reg_3526_reg[2]_i_3_n_2 ;
  wire \tmp_5_reg_3526_reg[2]_i_3_n_3 ;
  wire [2:1]tmp_60_fu_1539_p3;
  wire [2:1]tmp_60_reg_3521;
  wire \tmp_60_reg_3521[2]_i_12_n_0 ;
  wire \tmp_60_reg_3521[2]_i_13_n_0 ;
  wire \tmp_60_reg_3521[2]_i_14_n_0 ;
  wire \tmp_60_reg_3521[2]_i_15_n_0 ;
  wire \tmp_60_reg_3521[2]_i_24_n_0 ;
  wire \tmp_60_reg_3521[2]_i_25_n_0 ;
  wire \tmp_60_reg_3521[2]_i_26_n_0 ;
  wire \tmp_60_reg_3521[2]_i_27_n_0 ;
  wire \tmp_60_reg_3521[2]_i_28_n_0 ;
  wire \tmp_60_reg_3521[2]_i_29_n_0 ;
  wire \tmp_60_reg_3521[2]_i_30_n_0 ;
  wire \tmp_60_reg_3521[2]_i_31_n_0 ;
  wire \tmp_60_reg_3521[2]_i_32_n_0 ;
  wire \tmp_60_reg_3521[2]_i_33_n_0 ;
  wire \tmp_60_reg_3521[2]_i_34_n_0 ;
  wire \tmp_60_reg_3521[2]_i_35_n_0 ;
  wire \tmp_60_reg_3521[2]_i_36_n_0 ;
  wire \tmp_60_reg_3521[2]_i_37_n_0 ;
  wire \tmp_60_reg_3521[2]_i_38_n_0 ;
  wire \tmp_60_reg_3521[2]_i_5_n_0 ;
  wire [0:0]\tmp_60_reg_3521_reg[1]_0 ;
  wire \tmp_60_reg_3521_reg[1]_1 ;
  wire \tmp_60_reg_3521_reg[2]_i_11_n_0 ;
  wire \tmp_60_reg_3521_reg[2]_i_11_n_1 ;
  wire \tmp_60_reg_3521_reg[2]_i_11_n_2 ;
  wire \tmp_60_reg_3521_reg[2]_i_11_n_3 ;
  wire \tmp_60_reg_3521_reg[2]_i_4_n_2 ;
  wire \tmp_60_reg_3521_reg[2]_i_4_n_3 ;
  wire [2:2]tmp_61_fu_1653_p2;
  wire [2:1]tmp_61_reg_3551;
  wire \tmp_61_reg_3551[1]_i_1_n_0 ;
  wire tmp_67_reg_3591;
  wire \tmp_67_reg_3591[0]_i_4_n_0 ;
  wire [0:0]\tmp_67_reg_3591_reg[0]_0 ;
  wire [10:1]tmp_69_fu_1809_p1;
  wire [0:0]\tmp_69_reg_3616_reg[1]_0 ;
  wire [0:0]\tmp_69_reg_3616_reg[1]_1 ;
  wire [7:0]tmp_72_reg_3923_reg_0;
  wire tmp_72_reg_3923_reg_n_100;
  wire tmp_72_reg_3923_reg_n_101;
  wire tmp_72_reg_3923_reg_n_102;
  wire tmp_72_reg_3923_reg_n_103;
  wire tmp_72_reg_3923_reg_n_104;
  wire tmp_72_reg_3923_reg_n_105;
  wire tmp_72_reg_3923_reg_n_89;
  wire tmp_72_reg_3923_reg_n_90;
  wire tmp_72_reg_3923_reg_n_91;
  wire tmp_72_reg_3923_reg_n_92;
  wire tmp_72_reg_3923_reg_n_93;
  wire tmp_72_reg_3923_reg_n_94;
  wire tmp_72_reg_3923_reg_n_95;
  wire tmp_72_reg_3923_reg_n_96;
  wire tmp_72_reg_3923_reg_n_97;
  wire tmp_72_reg_3923_reg_n_98;
  wire tmp_72_reg_3923_reg_n_99;
  wire [7:0]tmp_73_reg_3933;
  wire \tmp_73_reg_3933[3]_i_2_n_0 ;
  wire \tmp_73_reg_3933[3]_i_3_n_0 ;
  wire \tmp_73_reg_3933[3]_i_4_n_0 ;
  wire \tmp_73_reg_3933[3]_i_5_n_0 ;
  wire \tmp_73_reg_3933[7]_i_2_n_0 ;
  wire \tmp_73_reg_3933[7]_i_3_n_0 ;
  wire \tmp_73_reg_3933[7]_i_4_n_0 ;
  wire \tmp_73_reg_3933[7]_i_5_n_0 ;
  wire \tmp_73_reg_3933_reg[3]_i_1_n_0 ;
  wire \tmp_73_reg_3933_reg[3]_i_1_n_1 ;
  wire \tmp_73_reg_3933_reg[3]_i_1_n_2 ;
  wire \tmp_73_reg_3933_reg[3]_i_1_n_3 ;
  wire \tmp_73_reg_3933_reg[3]_i_1_n_4 ;
  wire \tmp_73_reg_3933_reg[3]_i_1_n_5 ;
  wire \tmp_73_reg_3933_reg[3]_i_1_n_6 ;
  wire \tmp_73_reg_3933_reg[3]_i_1_n_7 ;
  wire \tmp_73_reg_3933_reg[7]_i_1_n_0 ;
  wire \tmp_73_reg_3933_reg[7]_i_1_n_1 ;
  wire \tmp_73_reg_3933_reg[7]_i_1_n_2 ;
  wire \tmp_73_reg_3933_reg[7]_i_1_n_3 ;
  wire \tmp_73_reg_3933_reg[7]_i_1_n_4 ;
  wire \tmp_73_reg_3933_reg[7]_i_1_n_5 ;
  wire \tmp_73_reg_3933_reg[7]_i_1_n_6 ;
  wire \tmp_73_reg_3933_reg[7]_i_1_n_7 ;
  wire tmp_74_reg_3948_reg_n_100;
  wire tmp_74_reg_3948_reg_n_101;
  wire tmp_74_reg_3948_reg_n_102;
  wire tmp_74_reg_3948_reg_n_103;
  wire tmp_74_reg_3948_reg_n_104;
  wire tmp_74_reg_3948_reg_n_105;
  wire tmp_74_reg_3948_reg_n_98;
  wire tmp_74_reg_3948_reg_n_99;
  wire [7:0]tmp_75_reg_3958;
  wire \tmp_75_reg_3958[0]_i_2_n_0 ;
  wire \tmp_75_reg_3958[0]_i_3_n_0 ;
  wire \tmp_75_reg_3958[0]_i_4_n_0 ;
  wire \tmp_75_reg_3958[0]_i_5_n_0 ;
  wire \tmp_75_reg_3958[4]_i_2_n_0 ;
  wire \tmp_75_reg_3958[4]_i_3_n_0 ;
  wire \tmp_75_reg_3958[4]_i_4_n_0 ;
  wire \tmp_75_reg_3958[4]_i_5_n_0 ;
  wire \tmp_75_reg_3958_reg[0]_i_1_n_0 ;
  wire \tmp_75_reg_3958_reg[0]_i_1_n_1 ;
  wire \tmp_75_reg_3958_reg[0]_i_1_n_2 ;
  wire \tmp_75_reg_3958_reg[0]_i_1_n_3 ;
  wire \tmp_75_reg_3958_reg[0]_i_1_n_4 ;
  wire \tmp_75_reg_3958_reg[0]_i_1_n_5 ;
  wire \tmp_75_reg_3958_reg[0]_i_1_n_6 ;
  wire \tmp_75_reg_3958_reg[0]_i_1_n_7 ;
  wire \tmp_75_reg_3958_reg[4]_i_1_n_0 ;
  wire \tmp_75_reg_3958_reg[4]_i_1_n_1 ;
  wire \tmp_75_reg_3958_reg[4]_i_1_n_2 ;
  wire \tmp_75_reg_3958_reg[4]_i_1_n_3 ;
  wire \tmp_75_reg_3958_reg[4]_i_1_n_4 ;
  wire \tmp_75_reg_3958_reg[4]_i_1_n_5 ;
  wire \tmp_75_reg_3958_reg[4]_i_1_n_6 ;
  wire \tmp_75_reg_3958_reg[4]_i_1_n_7 ;
  wire tmp_76_reg_4043_reg_n_100;
  wire tmp_76_reg_4043_reg_n_101;
  wire tmp_76_reg_4043_reg_n_102;
  wire tmp_76_reg_4043_reg_n_103;
  wire tmp_76_reg_4043_reg_n_104;
  wire tmp_76_reg_4043_reg_n_105;
  wire tmp_76_reg_4043_reg_n_98;
  wire tmp_76_reg_4043_reg_n_99;
  wire tmp_77_reg_3968_reg_n_100;
  wire tmp_77_reg_3968_reg_n_101;
  wire tmp_77_reg_3968_reg_n_102;
  wire tmp_77_reg_3968_reg_n_103;
  wire tmp_77_reg_3968_reg_n_104;
  wire tmp_77_reg_3968_reg_n_105;
  wire tmp_77_reg_3968_reg_n_98;
  wire tmp_77_reg_3968_reg_n_99;
  wire tmp_78_reg_3978_reg_n_100;
  wire tmp_78_reg_3978_reg_n_101;
  wire tmp_78_reg_3978_reg_n_102;
  wire tmp_78_reg_3978_reg_n_103;
  wire tmp_78_reg_3978_reg_n_104;
  wire tmp_78_reg_3978_reg_n_105;
  wire tmp_78_reg_3978_reg_n_98;
  wire tmp_78_reg_3978_reg_n_99;
  wire tmp_79_reg_3988_reg_n_100;
  wire tmp_79_reg_3988_reg_n_101;
  wire tmp_79_reg_3988_reg_n_102;
  wire tmp_79_reg_3988_reg_n_103;
  wire tmp_79_reg_3988_reg_n_104;
  wire tmp_79_reg_3988_reg_n_105;
  wire tmp_79_reg_3988_reg_n_98;
  wire tmp_79_reg_3988_reg_n_99;
  wire tmp_80_reg_4053_reg_n_100;
  wire tmp_80_reg_4053_reg_n_101;
  wire tmp_80_reg_4053_reg_n_102;
  wire tmp_80_reg_4053_reg_n_103;
  wire tmp_80_reg_4053_reg_n_104;
  wire tmp_80_reg_4053_reg_n_105;
  wire tmp_80_reg_4053_reg_n_98;
  wire tmp_80_reg_4053_reg_n_99;
  wire tmp_81_reg_4063_reg_n_100;
  wire tmp_81_reg_4063_reg_n_101;
  wire tmp_81_reg_4063_reg_n_102;
  wire tmp_81_reg_4063_reg_n_103;
  wire tmp_81_reg_4063_reg_n_104;
  wire tmp_81_reg_4063_reg_n_105;
  wire tmp_81_reg_4063_reg_n_98;
  wire tmp_81_reg_4063_reg_n_99;
  wire tmp_82_reg_3998_reg_n_100;
  wire tmp_82_reg_3998_reg_n_101;
  wire tmp_82_reg_3998_reg_n_102;
  wire tmp_82_reg_3998_reg_n_103;
  wire tmp_82_reg_3998_reg_n_104;
  wire tmp_82_reg_3998_reg_n_105;
  wire tmp_82_reg_3998_reg_n_98;
  wire tmp_82_reg_3998_reg_n_99;
  wire tmp_83_reg_4008_reg_n_100;
  wire tmp_83_reg_4008_reg_n_101;
  wire tmp_83_reg_4008_reg_n_102;
  wire tmp_83_reg_4008_reg_n_103;
  wire tmp_83_reg_4008_reg_n_104;
  wire tmp_83_reg_4008_reg_n_105;
  wire tmp_83_reg_4008_reg_n_98;
  wire tmp_83_reg_4008_reg_n_99;
  wire tmp_84_reg_4018_reg_n_100;
  wire tmp_84_reg_4018_reg_n_101;
  wire tmp_84_reg_4018_reg_n_102;
  wire tmp_84_reg_4018_reg_n_103;
  wire tmp_84_reg_4018_reg_n_104;
  wire tmp_84_reg_4018_reg_n_105;
  wire tmp_84_reg_4018_reg_n_98;
  wire tmp_84_reg_4018_reg_n_99;
  wire \tmp_93_1_i_reg_3414[0]_i_1_n_0 ;
  wire \tmp_93_1_i_reg_3414_reg_n_0_[0] ;
  wire \tmp_93_2_i_reg_3418[0]_i_1_n_0 ;
  wire \tmp_93_2_i_reg_3418_reg_n_0_[0] ;
  wire \tmp_93_i_reg_3410[0]_i_1_n_0 ;
  wire \tmp_93_i_reg_3410_reg_n_0_[0] ;
  wire ult_reg_3400;
  wire [10:3]x_reg_3611;
  wire \x_reg_3611[10]_i_10_n_0 ;
  wire \x_reg_3611[10]_i_11_n_0 ;
  wire \x_reg_3611[4]_i_10_n_0 ;
  wire \x_reg_3611[4]_i_3_n_0 ;
  wire \x_reg_3611[4]_i_7_n_0 ;
  wire \x_reg_3611[4]_i_8_n_0 ;
  wire \x_reg_3611[4]_i_9_n_0 ;
  wire \x_reg_3611[8]_i_10_n_0 ;
  wire \x_reg_3611[8]_i_7_n_0 ;
  wire \x_reg_3611[8]_i_8_n_0 ;
  wire \x_reg_3611[8]_i_9_n_0 ;
  wire [0:0]\x_reg_3611_reg[10]_0 ;
  wire \x_reg_3611_reg[10]_i_3_n_3 ;
  wire [2:0]\x_reg_3611_reg[4]_0 ;
  wire \x_reg_3611_reg[4]_i_2_n_0 ;
  wire \x_reg_3611_reg[4]_i_2_n_1 ;
  wire \x_reg_3611_reg[4]_i_2_n_2 ;
  wire \x_reg_3611_reg[4]_i_2_n_3 ;
  wire [3:0]\x_reg_3611_reg[8]_0 ;
  wire \x_reg_3611_reg[8]_i_2_n_0 ;
  wire \x_reg_3611_reg[8]_i_2_n_1 ;
  wire \x_reg_3611_reg[8]_i_2_n_2 ;
  wire \x_reg_3611_reg[8]_i_2_n_3 ;
  wire NLW_ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_OVERFLOW_UNCONNECTED;
  wire NLW_ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_P_UNCONNECTED;
  wire [47:0]NLW_ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_PCOUT_UNCONNECTED;
  wire NLW_ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_OVERFLOW_UNCONNECTED;
  wire NLW_ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_P_UNCONNECTED;
  wire [47:0]NLW_ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_PCOUT_UNCONNECTED;
  wire NLW_ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_OVERFLOW_UNCONNECTED;
  wire NLW_ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_P_UNCONNECTED;
  wire [47:0]NLW_ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_isneg_reg_4108_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_isneg_reg_4108_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_3_i_i_i_reg_4119_reg[3]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_3_i_i_i_reg_4119_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_1_reg_4114_reg[7]_i_1_CO_UNCONNECTED ;
  wire NLW_p_Val2_4_0_1_i_reg_3871_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_i_reg_3871_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_i_reg_3871_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_i_reg_3871_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_i_reg_3871_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_i_reg_3871_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_4_0_1_i_reg_3871_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_4_0_1_i_reg_3871_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_4_0_1_i_reg_3871_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_Val2_4_0_1_i_reg_3871_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_4_0_1_i_reg_3871_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_p_Val2_4_3_i_reg_4033_reg[19]_i_2_CO_UNCONNECTED ;
  wire NLW_r_V_2_0_1_i_reg_3831_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_2_0_1_i_reg_3831_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_2_0_1_i_reg_3831_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_2_0_1_i_reg_3831_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_2_0_1_i_reg_3831_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_2_0_1_i_reg_3831_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_2_0_1_i_reg_3831_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_2_0_1_i_reg_3831_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_2_0_1_i_reg_3831_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_r_V_2_0_1_i_reg_3831_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_2_0_1_i_reg_3831_reg_PCOUT_UNCONNECTED;
  wire NLW_r_V_2_0_2_i_reg_3836_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_2_0_2_i_reg_3836_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_2_0_2_i_reg_3836_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_2_0_2_i_reg_3836_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_2_0_2_i_reg_3836_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_2_0_2_i_reg_3836_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_2_0_2_i_reg_3836_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_2_0_2_i_reg_3836_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_2_0_2_i_reg_3836_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_r_V_2_0_2_i_reg_3836_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_2_0_2_i_reg_3836_reg_PCOUT_UNCONNECTED;
  wire NLW_r_V_2_1_1_i_reg_3851_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_2_1_1_i_reg_3851_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_2_1_1_i_reg_3851_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_2_1_1_i_reg_3851_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_2_1_1_i_reg_3851_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_2_1_1_i_reg_3851_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_2_1_1_i_reg_3851_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_2_1_1_i_reg_3851_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_2_1_1_i_reg_3851_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_r_V_2_1_1_i_reg_3851_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_2_1_1_i_reg_3851_reg_PCOUT_UNCONNECTED;
  wire NLW_r_V_2_1_4_i_reg_3856_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_2_1_4_i_reg_3856_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_2_1_4_i_reg_3856_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_2_1_4_i_reg_3856_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_2_1_4_i_reg_3856_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_2_1_4_i_reg_3856_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_2_1_4_i_reg_3856_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_2_1_4_i_reg_3856_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_2_1_4_i_reg_3856_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_r_V_2_1_4_i_reg_3856_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_2_1_4_i_reg_3856_reg_PCOUT_UNCONNECTED;
  wire NLW_r_V_2_2_1_i_reg_3866_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_2_2_1_i_reg_3866_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_2_2_1_i_reg_3866_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_2_2_1_i_reg_3866_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_2_2_1_i_reg_3866_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_2_2_1_i_reg_3866_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_2_2_1_i_reg_3866_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_2_2_1_i_reg_3866_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_2_2_1_i_reg_3866_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_r_V_2_2_1_i_reg_3866_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_2_2_1_i_reg_3866_reg_PCOUT_UNCONNECTED;
  wire NLW_r_V_2_2_2_i_reg_3906_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_2_2_2_i_reg_3906_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_2_2_2_i_reg_3906_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_2_2_2_i_reg_3906_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_2_2_2_i_reg_3906_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_2_2_2_i_reg_3906_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_2_2_2_i_reg_3906_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_2_2_2_i_reg_3906_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_2_2_2_i_reg_3906_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_r_V_2_2_2_i_reg_3906_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_2_2_2_i_reg_3906_reg_PCOUT_UNCONNECTED;
  wire NLW_r_V_2_2_4_i_reg_3917_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_2_2_4_i_reg_3917_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_2_2_4_i_reg_3917_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_2_2_4_i_reg_3917_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_2_2_4_i_reg_3917_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_2_2_4_i_reg_3917_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_2_2_4_i_reg_3917_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_2_2_4_i_reg_3917_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_2_2_4_i_reg_3917_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_r_V_2_2_4_i_reg_3917_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_2_2_4_i_reg_3917_reg_PCOUT_UNCONNECTED;
  wire NLW_r_V_2_3_1_i_reg_4038_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_2_3_1_i_reg_4038_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_2_3_1_i_reg_4038_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_2_3_1_i_reg_4038_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_2_3_1_i_reg_4038_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_2_3_1_i_reg_4038_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_2_3_1_i_reg_4038_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_2_3_1_i_reg_4038_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_2_3_1_i_reg_4038_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_r_V_2_3_1_i_reg_4038_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_2_3_1_i_reg_4038_reg_PCOUT_UNCONNECTED;
  wire NLW_r_V_2_3_2_i_reg_3963_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_2_3_2_i_reg_3963_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_2_3_2_i_reg_3963_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_2_3_2_i_reg_3963_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_2_3_2_i_reg_3963_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_2_3_2_i_reg_3963_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_2_3_2_i_reg_3963_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_2_3_2_i_reg_3963_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_2_3_2_i_reg_3963_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_r_V_2_3_2_i_reg_3963_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_2_3_2_i_reg_3963_reg_PCOUT_UNCONNECTED;
  wire NLW_r_V_2_3_3_i_reg_3973_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_2_3_3_i_reg_3973_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_2_3_3_i_reg_3973_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_2_3_3_i_reg_3973_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_2_3_3_i_reg_3973_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_2_3_3_i_reg_3973_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_2_3_3_i_reg_3973_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_2_3_3_i_reg_3973_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_2_3_3_i_reg_3973_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_r_V_2_3_3_i_reg_3973_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_2_3_3_i_reg_3973_reg_PCOUT_UNCONNECTED;
  wire NLW_r_V_2_4_1_i_reg_4058_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_2_4_1_i_reg_4058_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_2_4_1_i_reg_4058_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_2_4_1_i_reg_4058_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_2_4_1_i_reg_4058_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_2_4_1_i_reg_4058_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_2_4_1_i_reg_4058_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_2_4_1_i_reg_4058_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_2_4_1_i_reg_4058_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_r_V_2_4_1_i_reg_4058_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_2_4_1_i_reg_4058_reg_PCOUT_UNCONNECTED;
  wire NLW_r_V_2_4_4_i_reg_4013_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_2_4_4_i_reg_4013_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_2_4_4_i_reg_4013_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_2_4_4_i_reg_4013_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_2_4_4_i_reg_4013_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_2_4_4_i_reg_4013_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_2_4_4_i_reg_4013_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_2_4_4_i_reg_4013_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_2_4_4_i_reg_4013_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_r_V_2_4_4_i_reg_4013_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_2_4_4_i_reg_4013_reg_PCOUT_UNCONNECTED;
  wire NLW_r_V_2_4_i_reg_4048_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_2_4_i_reg_4048_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_2_4_i_reg_4048_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_2_4_i_reg_4048_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_2_4_i_reg_4048_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_2_4_i_reg_4048_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_2_4_i_reg_4048_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_2_4_i_reg_4048_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_2_4_i_reg_4048_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_r_V_2_4_i_reg_4048_reg_P_UNCONNECTED;
  wire [47:0]NLW_r_V_2_4_i_reg_4048_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp35_reg_3876_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp35_reg_3876_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp35_reg_3876_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp35_reg_3876_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp35_reg_3876_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp35_reg_3876_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp35_reg_3876_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp35_reg_3876_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp35_reg_3876_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_tmp35_reg_3876_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp35_reg_3876_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp36_reg_3896_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp36_reg_3896_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp36_reg_3896_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp36_reg_3896_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp36_reg_3896_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp36_reg_3896_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp36_reg_3896_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp36_reg_3896_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp36_reg_3896_reg_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_tmp36_reg_3896_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp36_reg_3896_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_tmp36_reg_3896_reg_i_2_CO_UNCONNECTED;
  wire [3:2]NLW_tmp36_reg_3896_reg_i_2_O_UNCONNECTED;
  wire NLW_tmp37_reg_3881_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp37_reg_3881_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp37_reg_3881_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp37_reg_3881_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp37_reg_3881_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp37_reg_3881_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp37_reg_3881_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp37_reg_3881_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp37_reg_3881_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_tmp37_reg_3881_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp37_reg_3881_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp38_reg_3901_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp38_reg_3901_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp38_reg_3901_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp38_reg_3901_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp38_reg_3901_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp38_reg_3901_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp38_reg_3901_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp38_reg_3901_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp38_reg_3901_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_tmp38_reg_3901_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp38_reg_3901_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp39_reg_3938_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp39_reg_3938_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp39_reg_3938_reg[19]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp45_reg_3943_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp45_reg_3943_reg[16]_i_1_O_UNCONNECTED ;
  wire NLW_tmp47_reg_3886_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp47_reg_3886_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp47_reg_3886_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp47_reg_3886_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp47_reg_3886_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp47_reg_3886_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp47_reg_3886_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp47_reg_3886_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp47_reg_3886_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_tmp47_reg_3886_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp47_reg_3886_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp48_reg_3891_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp48_reg_3891_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp48_reg_3891_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp48_reg_3891_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp48_reg_3891_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp48_reg_3891_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp48_reg_3891_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp48_reg_3891_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp48_reg_3891_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_tmp48_reg_3891_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp48_reg_3891_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp49_reg_3928_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp49_reg_3928_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp49_reg_3928_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp49_reg_3928_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp49_reg_3928_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp49_reg_3928_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp49_reg_3928_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp49_reg_3928_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp49_reg_3928_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_tmp49_reg_3928_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp49_reg_3928_reg_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_tmp50_reg_3953_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp50_reg_3953_reg[18]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp51_reg_4083_reg[20]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp51_reg_4083_reg[20]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp53_reg_4088_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp53_reg_4088_reg[17]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp53_reg_4088_reg[17]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp53_reg_4088_reg[17]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp57_reg_4068_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp57_reg_4068_reg[17]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp57_reg_4068_reg[17]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp57_reg_4068_reg[17]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp58_reg_4093_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp58_reg_4093_reg[18]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp58_reg_4093_reg[18]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp58_reg_4093_reg[18]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp59_reg_4098_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp61_reg_4073_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp65_reg_4078_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp66_reg_4103_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_115_i_reg_3422_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_115_i_reg_3422_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_13_reg_3531_reg[2]_i_10_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_13_reg_3531_reg[2]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_13_reg_3531_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_25_reg_3536_reg[2]_i_10_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_25_reg_3536_reg[2]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_25_reg_3536_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_2_i_reg_3396_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_i_reg_3396_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_i_reg_3396_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_31_reg_3541_reg[2]_i_10_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_31_reg_3541_reg[2]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_31_reg_3541_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_40_reg_4028_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_5_reg_3526_reg[2]_i_10_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_5_reg_3526_reg[2]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_5_reg_3526_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_60_reg_3521_reg[2]_i_11_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_60_reg_3521_reg[2]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_60_reg_3521_reg[2]_i_4_O_UNCONNECTED ;
  wire NLW_tmp_72_reg_3923_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_72_reg_3923_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_72_reg_3923_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_72_reg_3923_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_72_reg_3923_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_72_reg_3923_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_72_reg_3923_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_72_reg_3923_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_72_reg_3923_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_tmp_72_reg_3923_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_72_reg_3923_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_74_reg_3948_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_74_reg_3948_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_74_reg_3948_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_74_reg_3948_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_74_reg_3948_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_74_reg_3948_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_74_reg_3948_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_74_reg_3948_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_74_reg_3948_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_tmp_74_reg_3948_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_74_reg_3948_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_76_reg_4043_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_76_reg_4043_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_76_reg_4043_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_76_reg_4043_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_76_reg_4043_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_76_reg_4043_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_76_reg_4043_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_76_reg_4043_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_76_reg_4043_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_tmp_76_reg_4043_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_76_reg_4043_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_77_reg_3968_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_77_reg_3968_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_77_reg_3968_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_77_reg_3968_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_77_reg_3968_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_77_reg_3968_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_77_reg_3968_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_77_reg_3968_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_77_reg_3968_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_tmp_77_reg_3968_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_77_reg_3968_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_78_reg_3978_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_78_reg_3978_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_78_reg_3978_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_78_reg_3978_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_78_reg_3978_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_78_reg_3978_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_78_reg_3978_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_78_reg_3978_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_78_reg_3978_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_tmp_78_reg_3978_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_78_reg_3978_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_79_reg_3988_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_79_reg_3988_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_79_reg_3988_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_79_reg_3988_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_79_reg_3988_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_79_reg_3988_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_79_reg_3988_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_79_reg_3988_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_79_reg_3988_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_tmp_79_reg_3988_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_79_reg_3988_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_80_reg_4053_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_80_reg_4053_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_80_reg_4053_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_80_reg_4053_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_80_reg_4053_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_80_reg_4053_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_80_reg_4053_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_80_reg_4053_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_80_reg_4053_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_tmp_80_reg_4053_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_80_reg_4053_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_81_reg_4063_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_81_reg_4063_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_81_reg_4063_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_81_reg_4063_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_81_reg_4063_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_81_reg_4063_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_81_reg_4063_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_81_reg_4063_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_81_reg_4063_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_tmp_81_reg_4063_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_81_reg_4063_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_82_reg_3998_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_82_reg_3998_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_82_reg_3998_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_82_reg_3998_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_82_reg_3998_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_82_reg_3998_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_82_reg_3998_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_82_reg_3998_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_82_reg_3998_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_tmp_82_reg_3998_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_82_reg_3998_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_83_reg_4008_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_83_reg_4008_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_83_reg_4008_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_83_reg_4008_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_83_reg_4008_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_83_reg_4008_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_83_reg_4008_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_83_reg_4008_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_83_reg_4008_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_tmp_83_reg_4008_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_83_reg_4008_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_84_reg_4018_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_84_reg_4018_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_84_reg_4018_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_84_reg_4018_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_84_reg_4018_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_84_reg_4018_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_84_reg_4018_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_84_reg_4018_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_84_reg_4018_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_tmp_84_reg_4018_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_84_reg_4018_reg_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_x_reg_3611_reg[10]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_x_reg_3611_reg[10]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \ImagLoc_x_reg_3585[10]_i_1 
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(\tmp_67_reg_3591[0]_i_4_n_0 ),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(\ImagLoc_x_reg_3585[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ImagLoc_x_reg_3585[1]_i_1 
       (.I0(Q[1]),
        .O(\ImagLoc_x_reg_3585[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \ImagLoc_x_reg_3585[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\ImagLoc_x_reg_3585[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \ImagLoc_x_reg_3585[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\ImagLoc_x_reg_3585[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \ImagLoc_x_reg_3585[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\ImagLoc_x_reg_3585[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \ImagLoc_x_reg_3585[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[4]),
        .O(\ImagLoc_x_reg_3585[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \ImagLoc_x_reg_3585[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\ImagLoc_x_reg_3585[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \ImagLoc_x_reg_3585[7]_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\ImagLoc_x_reg_3585[8]_i_2_n_0 ),
        .I4(Q[6]),
        .O(\ImagLoc_x_reg_3585[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \ImagLoc_x_reg_3585[8]_i_1 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\ImagLoc_x_reg_3585[8]_i_2_n_0 ),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(\ImagLoc_x_reg_3585[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ImagLoc_x_reg_3585[8]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\ImagLoc_x_reg_3585[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \ImagLoc_x_reg_3585[9]_i_1 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\tmp_67_reg_3591[0]_i_4_n_0 ),
        .I3(Q[8]),
        .O(\ImagLoc_x_reg_3585[9]_i_1_n_0 ));
  FDRE \ImagLoc_x_reg_3585_reg[0] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_35850),
        .D(Q[0]),
        .Q(\ImagLoc_x_reg_3585_reg[0]_0 ),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_3585_reg[10] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_35850),
        .D(\ImagLoc_x_reg_3585[10]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_3585_reg[10]_0 [9]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_3585_reg[1] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_35850),
        .D(\ImagLoc_x_reg_3585[1]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_3585_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_3585_reg[2] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_35850),
        .D(\ImagLoc_x_reg_3585[2]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_3585_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_3585_reg[3] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_35850),
        .D(\ImagLoc_x_reg_3585[3]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_3585_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_3585_reg[4] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_35850),
        .D(\ImagLoc_x_reg_3585[4]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_3585_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_3585_reg[5] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_35850),
        .D(\ImagLoc_x_reg_3585[5]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_3585_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_3585_reg[6] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_35850),
        .D(\ImagLoc_x_reg_3585[6]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_3585_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_3585_reg[7] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_35850),
        .D(\ImagLoc_x_reg_3585[7]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_3585_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_3585_reg[8] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_35850),
        .D(\ImagLoc_x_reg_3585[8]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_3585_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \ImagLoc_x_reg_3585_reg[9] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_35850),
        .D(\ImagLoc_x_reg_3585[9]_i_1_n_0 ),
        .Q(\ImagLoc_x_reg_3585_reg[10]_0 [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(k_buf_0_val_9_U_n_1),
        .I1(ap_enable_reg_pp0_iter13_reg_n_0),
        .I2(ap_reg_pp0_iter12_or_cond_i_i_reg_3603),
        .I3(g_img_1_data_stream_s_full_n),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(ap_CS_fsm_state2),
        .I1(CO),
        .I2(\ap_CS_fsm_reg[0]_2 ),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_CS_fsm_state19),
        .I1(Filter2D_U0_p_kernel_val_2_V_0_read),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(\t_V_reg_939_reg[10]_0 [5]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [5]),
        .O(\ap_CS_fsm[2]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(CO),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h8208412400100000)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\t_V_reg_939_reg[10]_0 [4]),
        .I1(\ap_CS_fsm_reg[2]_i_2 ),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [3]),
        .I3(\t_V_reg_939_reg[10]_0 [3]),
        .I4(\tmp_25_reg_3536_reg[2]_i_3_0 [4]),
        .I5(\ap_CS_fsm[2]_i_11_n_0 ),
        .O(\t_V_reg_939_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'h0000600609600000)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\t_V_reg_939_reg[10]_0 [2]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [2]),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .I3(\t_V_reg_939_reg[10]_0 [1]),
        .I4(\t_V_reg_939_reg[10]_0 [0]),
        .I5(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .O(\t_V_reg_939_reg[4]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(\t_V_reg_939_reg_n_0_[8] ),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [8]),
        .O(\t_V_reg_939_reg[8]_0 ));
  LUT4 #(
    .INIT(16'hFEAA)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_state4),
        .I1(k_buf_0_val_9_U_n_1),
        .I2(\ap_CS_fsm[4]_i_2_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_enable_reg_pp0_iter13_reg_n_0),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_enable_reg_pp0_iter3),
        .O(\ap_CS_fsm[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0008AAAA00080008)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(p_32_in),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter12),
        .I5(ap_enable_reg_pp0_iter13_reg_n_0),
        .O(ap_NS_fsm[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(p_32_in),
        .I1(\exitcond388_i_i_reg_3576_reg[0]_0 ),
        .I2(ap_CS_fsm_state4),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter13_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp0_iter13_reg_n_0),
        .I2(k_buf_0_val_9_U_n_1),
        .I3(ap_enable_reg_pp0_iter12),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter13_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter13_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter13_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(k_buf_0_val_9_U_n_1),
        .O(ap_block_pp0_stage0_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  FDRE \ap_reg_pp0_iter10_or_cond_i_i_reg_3603_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter9_or_cond_i_i_reg_3603),
        .Q(ap_reg_pp0_iter10_or_cond_i_i_reg_3603),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_tmp61_reg_4073_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp61_reg_4073[0]),
        .Q(ap_reg_pp0_iter10_tmp61_reg_4073[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_tmp61_reg_4073_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp61_reg_4073[1]),
        .Q(ap_reg_pp0_iter10_tmp61_reg_4073[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_tmp61_reg_4073_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp61_reg_4073[2]),
        .Q(ap_reg_pp0_iter10_tmp61_reg_4073[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_tmp61_reg_4073_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp61_reg_4073[3]),
        .Q(ap_reg_pp0_iter10_tmp61_reg_4073[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_tmp61_reg_4073_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp61_reg_4073[4]),
        .Q(ap_reg_pp0_iter10_tmp61_reg_4073[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_tmp61_reg_4073_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp61_reg_4073[5]),
        .Q(ap_reg_pp0_iter10_tmp61_reg_4073[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_tmp61_reg_4073_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp61_reg_4073[6]),
        .Q(ap_reg_pp0_iter10_tmp61_reg_4073[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter10_tmp61_reg_4073_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp61_reg_4073[7]),
        .Q(ap_reg_pp0_iter10_tmp61_reg_4073[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter11_or_cond_i_i_reg_3603_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter10_or_cond_i_i_reg_3603),
        .Q(ap_reg_pp0_iter11_or_cond_i_i_reg_3603),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter12_or_cond_i_i_reg_3603_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter11_or_cond_i_i_reg_3603),
        .Q(ap_reg_pp0_iter12_or_cond_i_i_reg_3603),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_reg_pp0_iter1_exitcond388_i_i_reg_3576[0]_i_1 
       (.I0(exitcond388_i_i_reg_3576),
        .I1(p_32_in),
        .I2(ap_reg_pp0_iter1_exitcond388_i_i_reg_3576),
        .O(\ap_reg_pp0_iter1_exitcond388_i_i_reg_3576[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter1_exitcond388_i_i_reg_3576_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_exitcond388_i_i_reg_3576[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter1_exitcond388_i_i_reg_3576),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_reg_pp0_iter1_or_cond_i_i_reg_3603[0]_i_1 
       (.I0(or_cond_i_i_reg_3603),
        .I1(p_32_in),
        .I2(ap_reg_pp0_iter1_or_cond_i_i_reg_3603),
        .O(\ap_reg_pp0_iter1_or_cond_i_i_reg_3603[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter1_or_cond_i_i_reg_3603_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_or_cond_i_i_reg_3603[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter1_or_cond_i_i_reg_3603),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_brmerge_i_reg_3621_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(brmerge_i_reg_3621),
        .Q(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_exitcond388_i_i_reg_3576_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter1_exitcond388_i_i_reg_3576),
        .Q(\ap_reg_pp0_iter2_exitcond388_i_i_reg_3576_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_cond_i_i_i_reg_3607),
        .Q(ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_or_cond_i_i_reg_3603_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter1_or_cond_i_i_reg_3603),
        .Q(ap_reg_pp0_iter2_or_cond_i_i_reg_3603),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_exitcond388_i_i_reg_3576_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ap_reg_pp0_iter2_exitcond388_i_i_reg_3576_reg_n_0_[0] ),
        .Q(ap_reg_pp0_iter3_exitcond388_i_i_reg_3576),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_6_addr_reg_3645_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_9_addr_reg_3663[0]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_9_addr_reg_3663[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_6_addr_reg_3645_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_9_addr_reg_3663[10]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_9_addr_reg_3663[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_6_addr_reg_3645_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_9_addr_reg_3663[1]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_9_addr_reg_3663[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_6_addr_reg_3645_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_9_addr_reg_3663[2]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_9_addr_reg_3663[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_6_addr_reg_3645_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_9_addr_reg_3663[3]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_9_addr_reg_3663[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_6_addr_reg_3645_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_9_addr_reg_3663[4]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_9_addr_reg_3663[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_6_addr_reg_3645_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_9_addr_reg_3663[5]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_9_addr_reg_3663[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_6_addr_reg_3645_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_9_addr_reg_3663[6]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_9_addr_reg_3663[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_6_addr_reg_3645_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_9_addr_reg_3663[7]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_9_addr_reg_3663[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_6_addr_reg_3645_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_9_addr_reg_3663[8]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_9_addr_reg_3663[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_k_buf_0_val_6_addr_reg_3645_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_0_val_9_addr_reg_3663[9]),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_9_addr_reg_3663[9]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607),
        .Q(ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_or_cond_i_i_reg_3603_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter2_or_cond_i_i_reg_3603),
        .Q(ap_reg_pp0_iter3_or_cond_i_i_reg_3603),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_961_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_961[0]),
        .Q(ap_reg_pp0_iter3_reg_961[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_961_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_961[1]),
        .Q(ap_reg_pp0_iter3_reg_961[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_961_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_961[2]),
        .Q(ap_reg_pp0_iter3_reg_961[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_961_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_961[3]),
        .Q(ap_reg_pp0_iter3_reg_961[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_961_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_961[4]),
        .Q(ap_reg_pp0_iter3_reg_961[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_961_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_961[5]),
        .Q(ap_reg_pp0_iter3_reg_961[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_961_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_961[6]),
        .Q(ap_reg_pp0_iter3_reg_961[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_reg_961_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_961[7]),
        .Q(ap_reg_pp0_iter3_reg_961[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_exitcond388_i_i_reg_3576_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter3_exitcond388_i_i_reg_3576),
        .Q(ap_reg_pp0_iter4_exitcond388_i_i_reg_3576),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_or_cond_i_i_reg_3603_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter3_or_cond_i_i_reg_3603),
        .Q(ap_reg_pp0_iter4_or_cond_i_i_reg_3603),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_or_cond_i_i_reg_3603_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter4_or_cond_i_i_reg_3603),
        .Q(ap_reg_pp0_iter5_or_cond_i_i_reg_3603),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_20_reg_3739[0]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_20_reg_3739[1]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_20_reg_3739[2]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_20_reg_3739[3]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_20_reg_3739[4]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_20_reg_3739[5]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_20_reg_3739[6]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_20_reg_3739[7]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_3745_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_21_reg_3745[0]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_3745[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_3745_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_21_reg_3745[1]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_3745[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_3745_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_21_reg_3745[2]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_3745[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_3745_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_21_reg_3745[3]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_3745[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_3745_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_21_reg_3745[4]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_3745[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_3745_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_21_reg_3745[5]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_3745[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_3745_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_21_reg_3745[6]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_3745[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_3745_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_21_reg_3745[7]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_3745[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_29_reg_3766_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_29_reg_3766[0]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_29_reg_3766[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_29_reg_3766_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_29_reg_3766[1]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_29_reg_3766[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_29_reg_3766_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_29_reg_3766[2]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_29_reg_3766[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_29_reg_3766_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_29_reg_3766[3]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_29_reg_3766[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_29_reg_3766_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_29_reg_3766[4]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_29_reg_3766[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_29_reg_3766_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_29_reg_3766[5]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_29_reg_3766[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_29_reg_3766_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_29_reg_3766[6]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_29_reg_3766[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_29_reg_3766_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_29_reg_3766[7]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_29_reg_3766[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_30_reg_3771_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_30_reg_3771[0]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_30_reg_3771[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_30_reg_3771_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_30_reg_3771[1]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_30_reg_3771[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_30_reg_3771_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_30_reg_3771[2]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_30_reg_3771[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_30_reg_3771_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_30_reg_3771[3]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_30_reg_3771[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_30_reg_3771_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_30_reg_3771[4]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_30_reg_3771[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_30_reg_3771_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_30_reg_3771[5]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_30_reg_3771[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_30_reg_3771_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_30_reg_3771[6]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_30_reg_3771[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_30_reg_3771_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_30_reg_3771[7]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_30_reg_3771[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_31_reg_3776[0]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_31_reg_3776[1]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_31_reg_3776[2]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_31_reg_3776[3]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_31_reg_3776[4]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_31_reg_3776[5]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_31_reg_3776[6]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_31_reg_3776[7]),
        .Q(ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Filter2D_U0/ap_reg_pp0_iter6_exitcond388_i_i_reg_3576_reg " *) 
  (* srl_name = "inst/\Filter2D_U0/ap_reg_pp0_iter6_exitcond388_i_i_reg_3576_reg[0]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter6_exitcond388_i_i_reg_3576_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_reg_pp0_iter4_exitcond388_i_i_reg_3576),
        .Q(\ap_reg_pp0_iter6_exitcond388_i_i_reg_3576_reg[0]_srl2_n_0 ));
  FDRE \ap_reg_pp0_iter6_or_cond_i_i_reg_3603_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_or_cond_i_i_reg_3603),
        .Q(ap_reg_pp0_iter6_or_cond_i_i_reg_3603),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739[0]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739[1]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739[2]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739[3]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739[4]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739[5]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739[6]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739[7]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_31_reg_3776_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776[0]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_31_reg_3776[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_31_reg_3776_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776[1]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_31_reg_3776[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_31_reg_3776_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776[2]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_31_reg_3776[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_31_reg_3776_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776[3]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_31_reg_3776[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_31_reg_3776_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776[4]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_31_reg_3776[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_31_reg_3776_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776[5]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_31_reg_3776[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_31_reg_3776_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776[6]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_31_reg_3776[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_src_kernel_win_0_va_31_reg_3776_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776[7]),
        .Q(ap_reg_pp0_iter6_src_kernel_win_0_va_31_reg_3776[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_exitcond388_i_i_reg_3576_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ap_reg_pp0_iter6_exitcond388_i_i_reg_3576_reg[0]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter7_exitcond388_i_i_reg_3576),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_or_cond_i_i_reg_3603_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter6_or_cond_i_i_reg_3603),
        .Q(ap_reg_pp0_iter7_or_cond_i_i_reg_3603),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739[0]),
        .Q(ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739[1]),
        .Q(ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739[2]),
        .Q(ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739[3]),
        .Q(ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739[4]),
        .Q(ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739[5]),
        .Q(ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739[6]),
        .Q(ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739[7]),
        .Q(ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_tmp47_reg_3886_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp47_reg_3886_reg_n_105),
        .Q(ap_reg_pp0_iter7_tmp47_reg_3886[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_tmp47_reg_3886_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp47_reg_3886_reg_n_95),
        .Q(ap_reg_pp0_iter7_tmp47_reg_3886[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_tmp47_reg_3886_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp47_reg_3886_reg_n_94),
        .Q(ap_reg_pp0_iter7_tmp47_reg_3886[11]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_tmp47_reg_3886_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp47_reg_3886_reg_n_93),
        .Q(ap_reg_pp0_iter7_tmp47_reg_3886[12]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_tmp47_reg_3886_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp47_reg_3886_reg_n_92),
        .Q(ap_reg_pp0_iter7_tmp47_reg_3886[13]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_tmp47_reg_3886_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp47_reg_3886_reg_n_91),
        .Q(ap_reg_pp0_iter7_tmp47_reg_3886[14]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_tmp47_reg_3886_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp47_reg_3886_reg_n_90),
        .Q(ap_reg_pp0_iter7_tmp47_reg_3886[15]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_tmp47_reg_3886_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp47_reg_3886_reg_n_89),
        .Q(ap_reg_pp0_iter7_tmp47_reg_3886[16]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_tmp47_reg_3886_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp47_reg_3886_reg_n_104),
        .Q(ap_reg_pp0_iter7_tmp47_reg_3886[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_tmp47_reg_3886_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp47_reg_3886_reg_n_103),
        .Q(ap_reg_pp0_iter7_tmp47_reg_3886[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_tmp47_reg_3886_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp47_reg_3886_reg_n_102),
        .Q(ap_reg_pp0_iter7_tmp47_reg_3886[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_tmp47_reg_3886_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp47_reg_3886_reg_n_101),
        .Q(ap_reg_pp0_iter7_tmp47_reg_3886[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_tmp47_reg_3886_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp47_reg_3886_reg_n_100),
        .Q(ap_reg_pp0_iter7_tmp47_reg_3886[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_tmp47_reg_3886_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp47_reg_3886_reg_n_99),
        .Q(ap_reg_pp0_iter7_tmp47_reg_3886[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_tmp47_reg_3886_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp47_reg_3886_reg_n_98),
        .Q(ap_reg_pp0_iter7_tmp47_reg_3886[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_tmp47_reg_3886_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp47_reg_3886_reg_n_97),
        .Q(ap_reg_pp0_iter7_tmp47_reg_3886[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_tmp47_reg_3886_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp47_reg_3886_reg_n_96),
        .Q(ap_reg_pp0_iter7_tmp47_reg_3886[9]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_exitcond388_i_i_reg_3576_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter7_exitcond388_i_i_reg_3576),
        .Q(ap_reg_pp0_iter8_exitcond388_i_i_reg_3576),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_or_cond_i_i_reg_3603_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter7_or_cond_i_i_reg_3603),
        .Q(ap_reg_pp0_iter8_or_cond_i_i_reg_3603),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_tmp_72_reg_3923_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_72_reg_3923_reg_n_105),
        .Q(ap_reg_pp0_iter8_tmp_72_reg_3923_reg[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_tmp_72_reg_3923_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_72_reg_3923_reg_n_104),
        .Q(ap_reg_pp0_iter8_tmp_72_reg_3923_reg[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_tmp_72_reg_3923_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_72_reg_3923_reg_n_103),
        .Q(ap_reg_pp0_iter8_tmp_72_reg_3923_reg[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_tmp_72_reg_3923_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_72_reg_3923_reg_n_102),
        .Q(ap_reg_pp0_iter8_tmp_72_reg_3923_reg[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_tmp_72_reg_3923_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_72_reg_3923_reg_n_101),
        .Q(ap_reg_pp0_iter8_tmp_72_reg_3923_reg[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_tmp_72_reg_3923_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_72_reg_3923_reg_n_100),
        .Q(ap_reg_pp0_iter8_tmp_72_reg_3923_reg[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_tmp_72_reg_3923_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_72_reg_3923_reg_n_99),
        .Q(ap_reg_pp0_iter8_tmp_72_reg_3923_reg[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter8_tmp_72_reg_3923_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_72_reg_3923_reg_n_98),
        .Q(ap_reg_pp0_iter8_tmp_72_reg_3923_reg[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_or_cond_i_i_reg_3603_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_reg_pp0_iter8_or_cond_i_i_reg_3603),
        .Q(ap_reg_pp0_iter9_or_cond_i_i_reg_3603),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_3745}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0[7],ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0[7],ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0[7],ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0[7],ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0[7],ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0[7],ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0[7],ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0[7],ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0[7],ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0[7],ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_i_2_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(r_V_2_3_2_i_reg_39630),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_P_UNCONNECTED[47:16],ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg__0}),
        .PATTERNBDETECT(NLW_ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({out[7],out[7],out[7],out[7],out[7],out[7],out[7],out[7],out[7],out[7],out}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_5380),
        .CEA2(src_kernel_win_0_va_1_fu_5380),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_i_2_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(r_V_2_3_2_i_reg_39630),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_P_UNCONNECTED[47:16],ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg__0}),
        .PATTERNBDETECT(NLW_ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h02)) 
    ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_i_1
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(k_buf_0_val_9_U_n_1),
        .I2(ap_reg_pp0_iter7_exitcond388_i_i_reg_3576),
        .O(src_kernel_win_0_va_1_fu_5380));
  LUT2 #(
    .INIT(4'h2)) 
    ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_i_2
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(\ap_CS_fsm_reg[0]_2 ),
        .O(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_i_3
       (.I0(ap_reg_pp0_iter7_or_cond_i_i_reg_3603),
        .I1(k_buf_0_val_9_U_n_1),
        .O(r_V_2_3_2_i_reg_39630));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0[7],ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0[7],ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0[7],ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0[7],ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0[7],ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0[7],ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0[7],ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0[7],ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0[7],ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0[7],ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(src_kernel_win_0_va_1_fu_5380),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_i_2_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(r_V_2_3_2_i_reg_39630),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_P_UNCONNECTED[47:16],ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg__0}),
        .PATTERNBDETECT(NLW_ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_UNDERFLOW_UNCONNECTED));
  FDRE \ap_reg_pp0_iter9_tmp_75_reg_3958_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_75_reg_3958[0]),
        .Q(ap_reg_pp0_iter9_tmp_75_reg_3958[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_tmp_75_reg_3958_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_75_reg_3958[1]),
        .Q(ap_reg_pp0_iter9_tmp_75_reg_3958[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_tmp_75_reg_3958_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_75_reg_3958[2]),
        .Q(ap_reg_pp0_iter9_tmp_75_reg_3958[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_tmp_75_reg_3958_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_75_reg_3958[3]),
        .Q(ap_reg_pp0_iter9_tmp_75_reg_3958[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_tmp_75_reg_3958_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_75_reg_3958[4]),
        .Q(ap_reg_pp0_iter9_tmp_75_reg_3958[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_tmp_75_reg_3958_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_75_reg_3958[5]),
        .Q(ap_reg_pp0_iter9_tmp_75_reg_3958[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_tmp_75_reg_3958_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_75_reg_3958[6]),
        .Q(ap_reg_pp0_iter9_tmp_75_reg_3958[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter9_tmp_75_reg_3958_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_75_reg_3958[7]),
        .Q(ap_reg_pp0_iter9_tmp_75_reg_3958[7]),
        .R(1'b0));
  FDRE \brmerge_i_reg_3621_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_36210),
        .D(brmerge_i_fu_1813_p2),
        .Q(brmerge_i_reg_3621),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \col_assign_1_t_i_reg_3636[0]_i_1 
       (.I0(ADDRBWRADDR[0]),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [0]),
        .O(col_assign_1_t_i_fu_1830_p2));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \col_assign_1_t_i_reg_3636[1]_i_1 
       (.I0(ADDRBWRADDR[0]),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [0]),
        .I2(ADDRBWRADDR[1]),
        .I3(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [1]),
        .O(\col_assign_1_t_i_reg_3636[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \col_assign_1_t_i_reg_3636[2]_i_1 
       (.I0(ap_reg_pp0_iter1_exitcond388_i_i_reg_3576),
        .I1(k_buf_0_val_9_U_n_1),
        .O(col_assign_1_t_i_reg_36360));
  FDRE \col_assign_1_t_i_reg_3636_reg[0] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_36360),
        .D(col_assign_1_t_i_fu_1830_p2),
        .Q(col_assign_1_t_i_reg_3636[0]),
        .R(1'b0));
  FDRE \col_assign_1_t_i_reg_3636_reg[1] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_36360),
        .D(\col_assign_1_t_i_reg_3636[1]_i_1_n_0 ),
        .Q(col_assign_1_t_i_reg_3636[1]),
        .R(1'b0));
  FDRE \col_assign_1_t_i_reg_3636_reg[2] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_36360),
        .D(D),
        .Q(col_assign_1_t_i_reg_3636[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_0_0_reg_3674[0]_i_2 
       (.I0(right_border_buf_0_s_fu_614[0]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_1_fu_618[0]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_2_fu_622[0]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_0_0_reg_3674[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_0_0_reg_3674[1]_i_2 
       (.I0(right_border_buf_0_s_fu_614[1]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_1_fu_618[1]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_2_fu_622[1]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_0_0_reg_3674[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_0_0_reg_3674[2]_i_2 
       (.I0(right_border_buf_0_s_fu_614[2]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_1_fu_618[2]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_2_fu_622[2]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_0_0_reg_3674[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_0_0_reg_3674[3]_i_2 
       (.I0(right_border_buf_0_s_fu_614[3]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_1_fu_618[3]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_2_fu_622[3]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_0_0_reg_3674[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_0_0_reg_3674[4]_i_2 
       (.I0(right_border_buf_0_s_fu_614[4]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_1_fu_618[4]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_2_fu_622[4]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_0_0_reg_3674[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_0_0_reg_3674[5]_i_2 
       (.I0(right_border_buf_0_s_fu_614[5]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_1_fu_618[5]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_2_fu_622[5]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_0_0_reg_3674[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_0_0_reg_3674[6]_i_2 
       (.I0(right_border_buf_0_s_fu_614[6]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_1_fu_618[6]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_2_fu_622[6]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_0_0_reg_3674[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \col_buf_0_val_0_0_reg_3674[7]_i_1 
       (.I0(\ap_reg_pp0_iter2_exitcond388_i_i_reg_3576_reg_n_0_[0] ),
        .I1(k_buf_0_val_9_U_n_1),
        .O(col_buf_0_val_0_0_reg_36740));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_0_0_reg_3674[7]_i_3 
       (.I0(right_border_buf_0_s_fu_614[7]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_1_fu_618[7]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_2_fu_622[7]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_0_0_reg_3674[7]_i_3_n_0 ));
  FDRE \col_buf_0_val_0_0_reg_3674_reg[0] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_0_0_fu_1894_p3[0]),
        .Q(col_buf_0_val_0_0_reg_3674[0]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_3674_reg[1] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_0_0_fu_1894_p3[1]),
        .Q(col_buf_0_val_0_0_reg_3674[1]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_3674_reg[2] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_0_0_fu_1894_p3[2]),
        .Q(col_buf_0_val_0_0_reg_3674[2]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_3674_reg[3] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_0_0_fu_1894_p3[3]),
        .Q(col_buf_0_val_0_0_reg_3674[3]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_3674_reg[4] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_0_0_fu_1894_p3[4]),
        .Q(col_buf_0_val_0_0_reg_3674[4]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_3674_reg[5] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_0_0_fu_1894_p3[5]),
        .Q(col_buf_0_val_0_0_reg_3674[5]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_3674_reg[6] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_0_0_fu_1894_p3[6]),
        .Q(col_buf_0_val_0_0_reg_3674[6]),
        .R(1'b0));
  FDRE \col_buf_0_val_0_0_reg_3674_reg[7] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_0_0_fu_1894_p3[7]),
        .Q(col_buf_0_val_0_0_reg_3674[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_1_0_reg_3689[0]_i_2 
       (.I0(right_border_buf_0_5_fu_634[0]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_6_fu_638[0]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_7_fu_642[0]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_1_0_reg_3689[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_1_0_reg_3689[1]_i_2 
       (.I0(right_border_buf_0_5_fu_634[1]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_6_fu_638[1]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_7_fu_642[1]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_1_0_reg_3689[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_1_0_reg_3689[2]_i_2 
       (.I0(right_border_buf_0_5_fu_634[2]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_6_fu_638[2]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_7_fu_642[2]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_1_0_reg_3689[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_1_0_reg_3689[3]_i_2 
       (.I0(right_border_buf_0_5_fu_634[3]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_6_fu_638[3]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_7_fu_642[3]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_1_0_reg_3689[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_1_0_reg_3689[4]_i_2 
       (.I0(right_border_buf_0_5_fu_634[4]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_6_fu_638[4]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_7_fu_642[4]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_1_0_reg_3689[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_1_0_reg_3689[5]_i_2 
       (.I0(right_border_buf_0_5_fu_634[5]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_6_fu_638[5]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_7_fu_642[5]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_1_0_reg_3689[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_1_0_reg_3689[6]_i_2 
       (.I0(right_border_buf_0_5_fu_634[6]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_6_fu_638[6]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_7_fu_642[6]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_1_0_reg_3689[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_1_0_reg_3689[7]_i_2 
       (.I0(right_border_buf_0_5_fu_634[7]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_6_fu_638[7]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_7_fu_642[7]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_1_0_reg_3689[7]_i_2_n_0 ));
  FDRE \col_buf_0_val_1_0_reg_3689_reg[0] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_1_0_fu_1916_p3[0]),
        .Q(col_buf_0_val_1_0_reg_3689[0]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_3689_reg[1] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_1_0_fu_1916_p3[1]),
        .Q(col_buf_0_val_1_0_reg_3689[1]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_3689_reg[2] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_1_0_fu_1916_p3[2]),
        .Q(col_buf_0_val_1_0_reg_3689[2]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_3689_reg[3] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_1_0_fu_1916_p3[3]),
        .Q(col_buf_0_val_1_0_reg_3689[3]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_3689_reg[4] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_1_0_fu_1916_p3[4]),
        .Q(col_buf_0_val_1_0_reg_3689[4]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_3689_reg[5] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_1_0_fu_1916_p3[5]),
        .Q(col_buf_0_val_1_0_reg_3689[5]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_3689_reg[6] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_1_0_fu_1916_p3[6]),
        .Q(col_buf_0_val_1_0_reg_3689[6]),
        .R(1'b0));
  FDRE \col_buf_0_val_1_0_reg_3689_reg[7] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_1_0_fu_1916_p3[7]),
        .Q(col_buf_0_val_1_0_reg_3689[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_2_0_reg_3704[0]_i_2 
       (.I0(right_border_buf_0_10_fu_654[0]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_11_fu_658[0]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_12_fu_662[0]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_2_0_reg_3704[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_2_0_reg_3704[1]_i_2 
       (.I0(right_border_buf_0_10_fu_654[1]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_11_fu_658[1]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_12_fu_662[1]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_2_0_reg_3704[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_2_0_reg_3704[2]_i_2 
       (.I0(right_border_buf_0_10_fu_654[2]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_11_fu_658[2]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_12_fu_662[2]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_2_0_reg_3704[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_2_0_reg_3704[3]_i_2 
       (.I0(right_border_buf_0_10_fu_654[3]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_11_fu_658[3]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_12_fu_662[3]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_2_0_reg_3704[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_2_0_reg_3704[4]_i_2 
       (.I0(right_border_buf_0_10_fu_654[4]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_11_fu_658[4]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_12_fu_662[4]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_2_0_reg_3704[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_2_0_reg_3704[5]_i_2 
       (.I0(right_border_buf_0_10_fu_654[5]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_11_fu_658[5]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_12_fu_662[5]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_2_0_reg_3704[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_2_0_reg_3704[6]_i_2 
       (.I0(right_border_buf_0_10_fu_654[6]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_11_fu_658[6]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_12_fu_662[6]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_2_0_reg_3704[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_2_0_reg_3704[7]_i_2 
       (.I0(right_border_buf_0_10_fu_654[7]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_11_fu_658[7]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_12_fu_662[7]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_2_0_reg_3704[7]_i_2_n_0 ));
  FDRE \col_buf_0_val_2_0_reg_3704_reg[0] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_2_0_fu_1938_p3[0]),
        .Q(col_buf_0_val_2_0_reg_3704[0]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_3704_reg[1] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_2_0_fu_1938_p3[1]),
        .Q(col_buf_0_val_2_0_reg_3704[1]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_3704_reg[2] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_2_0_fu_1938_p3[2]),
        .Q(col_buf_0_val_2_0_reg_3704[2]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_3704_reg[3] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_2_0_fu_1938_p3[3]),
        .Q(col_buf_0_val_2_0_reg_3704[3]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_3704_reg[4] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_2_0_fu_1938_p3[4]),
        .Q(col_buf_0_val_2_0_reg_3704[4]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_3704_reg[5] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_2_0_fu_1938_p3[5]),
        .Q(col_buf_0_val_2_0_reg_3704[5]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_3704_reg[6] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_2_0_fu_1938_p3[6]),
        .Q(col_buf_0_val_2_0_reg_3704[6]),
        .R(1'b0));
  FDRE \col_buf_0_val_2_0_reg_3704_reg[7] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_2_0_fu_1938_p3[7]),
        .Q(col_buf_0_val_2_0_reg_3704[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_3_0_reg_3719[0]_i_2 
       (.I0(right_border_buf_0_14_fu_670[0]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_13_fu_666[0]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_9_fu_650[0]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_3_0_reg_3719[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_3_0_reg_3719[1]_i_2 
       (.I0(right_border_buf_0_14_fu_670[1]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_13_fu_666[1]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_9_fu_650[1]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_3_0_reg_3719[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_3_0_reg_3719[2]_i_2 
       (.I0(right_border_buf_0_14_fu_670[2]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_13_fu_666[2]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_9_fu_650[2]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_3_0_reg_3719[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_3_0_reg_3719[3]_i_2 
       (.I0(right_border_buf_0_14_fu_670[3]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_13_fu_666[3]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_9_fu_650[3]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_3_0_reg_3719[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_3_0_reg_3719[4]_i_2 
       (.I0(right_border_buf_0_14_fu_670[4]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_13_fu_666[4]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_9_fu_650[4]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_3_0_reg_3719[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_3_0_reg_3719[5]_i_2 
       (.I0(right_border_buf_0_14_fu_670[5]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_13_fu_666[5]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_9_fu_650[5]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_3_0_reg_3719[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_3_0_reg_3719[6]_i_2 
       (.I0(right_border_buf_0_14_fu_670[6]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_13_fu_666[6]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_9_fu_650[6]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_3_0_reg_3719[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_3_0_reg_3719[7]_i_2 
       (.I0(right_border_buf_0_14_fu_670[7]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_13_fu_666[7]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_9_fu_650[7]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_3_0_reg_3719[7]_i_2_n_0 ));
  FDRE \col_buf_0_val_3_0_reg_3719_reg[0] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_3_0_fu_1960_p3[0]),
        .Q(col_buf_0_val_3_0_reg_3719[0]),
        .R(1'b0));
  FDRE \col_buf_0_val_3_0_reg_3719_reg[1] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_3_0_fu_1960_p3[1]),
        .Q(col_buf_0_val_3_0_reg_3719[1]),
        .R(1'b0));
  FDRE \col_buf_0_val_3_0_reg_3719_reg[2] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_3_0_fu_1960_p3[2]),
        .Q(col_buf_0_val_3_0_reg_3719[2]),
        .R(1'b0));
  FDRE \col_buf_0_val_3_0_reg_3719_reg[3] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_3_0_fu_1960_p3[3]),
        .Q(col_buf_0_val_3_0_reg_3719[3]),
        .R(1'b0));
  FDRE \col_buf_0_val_3_0_reg_3719_reg[4] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_3_0_fu_1960_p3[4]),
        .Q(col_buf_0_val_3_0_reg_3719[4]),
        .R(1'b0));
  FDRE \col_buf_0_val_3_0_reg_3719_reg[5] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_3_0_fu_1960_p3[5]),
        .Q(col_buf_0_val_3_0_reg_3719[5]),
        .R(1'b0));
  FDRE \col_buf_0_val_3_0_reg_3719_reg[6] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_3_0_fu_1960_p3[6]),
        .Q(col_buf_0_val_3_0_reg_3719[6]),
        .R(1'b0));
  FDRE \col_buf_0_val_3_0_reg_3719_reg[7] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_3_0_fu_1960_p3[7]),
        .Q(col_buf_0_val_3_0_reg_3719[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_4_0_reg_3729[0]_i_2 
       (.I0(right_border_buf_0_8_fu_646[0]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_4_fu_630[0]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_3_fu_626[0]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_4_0_reg_3729[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_4_0_reg_3729[1]_i_2 
       (.I0(right_border_buf_0_8_fu_646[1]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_4_fu_630[1]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_3_fu_626[1]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_4_0_reg_3729[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_4_0_reg_3729[2]_i_2 
       (.I0(right_border_buf_0_8_fu_646[2]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_4_fu_630[2]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_3_fu_626[2]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_4_0_reg_3729[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_4_0_reg_3729[3]_i_2 
       (.I0(right_border_buf_0_8_fu_646[3]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_4_fu_630[3]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_3_fu_626[3]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_4_0_reg_3729[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_4_0_reg_3729[4]_i_2 
       (.I0(right_border_buf_0_8_fu_646[4]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_4_fu_630[4]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_3_fu_626[4]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_4_0_reg_3729[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_4_0_reg_3729[5]_i_2 
       (.I0(right_border_buf_0_8_fu_646[5]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_4_fu_630[5]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_3_fu_626[5]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_4_0_reg_3729[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_4_0_reg_3729[6]_i_2 
       (.I0(right_border_buf_0_8_fu_646[6]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_4_fu_630[6]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_3_fu_626[6]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_4_0_reg_3729[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \col_buf_0_val_4_0_reg_3729[7]_i_2 
       (.I0(right_border_buf_0_8_fu_646[7]),
        .I1(col_assign_1_t_i_reg_3636[0]),
        .I2(right_border_buf_0_4_fu_630[7]),
        .I3(col_assign_1_t_i_reg_3636[1]),
        .I4(right_border_buf_0_3_fu_626[7]),
        .I5(col_assign_1_t_i_reg_3636[2]),
        .O(\col_buf_0_val_4_0_reg_3729[7]_i_2_n_0 ));
  FDRE \col_buf_0_val_4_0_reg_3729_reg[0] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_4_0_fu_1982_p3[0]),
        .Q(col_buf_0_val_4_0_reg_3729[0]),
        .R(1'b0));
  FDRE \col_buf_0_val_4_0_reg_3729_reg[1] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_4_0_fu_1982_p3[1]),
        .Q(col_buf_0_val_4_0_reg_3729[1]),
        .R(1'b0));
  FDRE \col_buf_0_val_4_0_reg_3729_reg[2] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_4_0_fu_1982_p3[2]),
        .Q(col_buf_0_val_4_0_reg_3729[2]),
        .R(1'b0));
  FDRE \col_buf_0_val_4_0_reg_3729_reg[3] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_4_0_fu_1982_p3[3]),
        .Q(col_buf_0_val_4_0_reg_3729[3]),
        .R(1'b0));
  FDRE \col_buf_0_val_4_0_reg_3729_reg[4] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_4_0_fu_1982_p3[4]),
        .Q(col_buf_0_val_4_0_reg_3729[4]),
        .R(1'b0));
  FDRE \col_buf_0_val_4_0_reg_3729_reg[5] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_4_0_fu_1982_p3[5]),
        .Q(col_buf_0_val_4_0_reg_3729[5]),
        .R(1'b0));
  FDRE \col_buf_0_val_4_0_reg_3729_reg[6] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_4_0_fu_1982_p3[6]),
        .Q(col_buf_0_val_4_0_reg_3729[6]),
        .R(1'b0));
  FDRE \col_buf_0_val_4_0_reg_3729_reg[7] 
       (.C(ap_clk),
        .CE(col_buf_0_val_0_0_reg_36740),
        .D(col_buf_0_val_4_0_fu_1982_p3[7]),
        .Q(col_buf_0_val_4_0_reg_3729[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond388_i_i_reg_3576[0]_i_1 
       (.I0(\exitcond388_i_i_reg_3576_reg[0]_0 ),
        .I1(p_32_in),
        .I2(exitcond388_i_i_reg_3576),
        .O(\exitcond388_i_i_reg_3576[0]_i_1_n_0 ));
  FDRE \exitcond388_i_i_reg_3576_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond388_i_i_reg_3576[0]_i_1_n_0 ),
        .Q(exitcond388_i_i_reg_3576),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_3391[0]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [0]),
        .O(i_V_fu_1185_p2[0]));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \i_V_reg_3391[10]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [9]),
        .I1(\t_V_reg_939_reg[10]_0 [8]),
        .I2(\t_V_reg_939_reg_n_0_[8] ),
        .I3(\t_V_reg_939_reg[10]_0 [7]),
        .I4(\i_V_reg_3391[10]_i_2_n_0 ),
        .I5(\t_V_reg_939_reg[10]_0 [6]),
        .O(i_V_fu_1185_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_V_reg_3391[10]_i_2 
       (.I0(\t_V_reg_939_reg[10]_0 [4]),
        .I1(\t_V_reg_939_reg[10]_0 [3]),
        .I2(\t_V_reg_939_reg[10]_0 [1]),
        .I3(\t_V_reg_939_reg[10]_0 [0]),
        .I4(\t_V_reg_939_reg[10]_0 [2]),
        .I5(\t_V_reg_939_reg[10]_0 [5]),
        .O(\i_V_reg_3391[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_3391[1]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [1]),
        .I1(\t_V_reg_939_reg[10]_0 [0]),
        .O(i_V_fu_1185_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_3391[2]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [2]),
        .I1(\t_V_reg_939_reg[10]_0 [0]),
        .I2(\t_V_reg_939_reg[10]_0 [1]),
        .O(\i_V_reg_3391[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_3391[3]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [3]),
        .I1(\t_V_reg_939_reg[10]_0 [1]),
        .I2(\t_V_reg_939_reg[10]_0 [0]),
        .I3(\t_V_reg_939_reg[10]_0 [2]),
        .O(i_V_fu_1185_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_3391[4]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [4]),
        .I1(\t_V_reg_939_reg[10]_0 [2]),
        .I2(\t_V_reg_939_reg[10]_0 [0]),
        .I3(\t_V_reg_939_reg[10]_0 [1]),
        .I4(\t_V_reg_939_reg[10]_0 [3]),
        .O(\i_V_reg_3391[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_3391[5]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [5]),
        .I1(\t_V_reg_939_reg[10]_0 [4]),
        .I2(\t_V_reg_939_reg[10]_0 [3]),
        .I3(\t_V_reg_939_reg[10]_0 [1]),
        .I4(\t_V_reg_939_reg[10]_0 [0]),
        .I5(\t_V_reg_939_reg[10]_0 [2]),
        .O(\i_V_reg_3391[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \i_V_reg_3391[6]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [6]),
        .I1(\t_V_reg_939_reg[10]_0 [5]),
        .I2(\t_V_reg_939_reg[10]_0 [2]),
        .I3(\i_V_reg_3391[6]_i_2_n_0 ),
        .I4(\t_V_reg_939_reg[10]_0 [3]),
        .I5(\t_V_reg_939_reg[10]_0 [4]),
        .O(\i_V_reg_3391[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_V_reg_3391[6]_i_2 
       (.I0(\t_V_reg_939_reg[10]_0 [1]),
        .I1(\t_V_reg_939_reg[10]_0 [0]),
        .O(\i_V_reg_3391[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hA6)) 
    \i_V_reg_3391[7]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [7]),
        .I1(\t_V_reg_939_reg[10]_0 [6]),
        .I2(\i_V_reg_3391[10]_i_2_n_0 ),
        .O(\i_V_reg_3391[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \i_V_reg_3391[8]_i_1 
       (.I0(\t_V_reg_939_reg_n_0_[8] ),
        .I1(\t_V_reg_939_reg[10]_0 [7]),
        .I2(\i_V_reg_3391[10]_i_2_n_0 ),
        .I3(\t_V_reg_939_reg[10]_0 [6]),
        .O(\i_V_reg_3391[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \i_V_reg_3391[9]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [8]),
        .I1(\t_V_reg_939_reg[10]_0 [6]),
        .I2(\i_V_reg_3391[10]_i_2_n_0 ),
        .I3(\t_V_reg_939_reg[10]_0 [7]),
        .I4(\t_V_reg_939_reg_n_0_[8] ),
        .O(i_V_fu_1185_p2[9]));
  FDRE \i_V_reg_3391_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_1185_p2[0]),
        .Q(i_V_reg_3391[0]),
        .R(1'b0));
  FDRE \i_V_reg_3391_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_1185_p2[10]),
        .Q(i_V_reg_3391[10]),
        .R(1'b0));
  FDRE \i_V_reg_3391_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_1185_p2[1]),
        .Q(i_V_reg_3391[1]),
        .R(1'b0));
  FDRE \i_V_reg_3391_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_3391[2]_i_1_n_0 ),
        .Q(i_V_reg_3391[2]),
        .R(1'b0));
  FDRE \i_V_reg_3391_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_1185_p2[3]),
        .Q(i_V_reg_3391[3]),
        .R(1'b0));
  FDRE \i_V_reg_3391_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_3391[4]_i_1_n_0 ),
        .Q(i_V_reg_3391[4]),
        .R(1'b0));
  FDRE \i_V_reg_3391_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_3391[5]_i_1_n_0 ),
        .Q(i_V_reg_3391[5]),
        .R(1'b0));
  FDRE \i_V_reg_3391_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_3391[6]_i_1_n_0 ),
        .Q(i_V_reg_3391[6]),
        .R(1'b0));
  FDRE \i_V_reg_3391_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_3391[7]_i_1_n_0 ),
        .Q(i_V_reg_3391[7]),
        .R(1'b0));
  FDRE \i_V_reg_3391_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_V_reg_3391[8]_i_1_n_0 ),
        .Q(i_V_reg_3391[8]),
        .R(1'b0));
  FDRE \i_V_reg_3391_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_1185_p2[9]),
        .Q(i_V_reg_3391[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    int_ap_idle_i_2
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(int_ap_idle_reg),
        .I2(int_ap_idle_reg_0),
        .I3(Filter2D_U0_ap_start),
        .I4(Loop_1_proc_U0_ap_idle),
        .O(\ap_CS_fsm_reg[0]_1 ));
  LUT3 #(
    .INIT(8'h80)) 
    internal_full_n_i_3
       (.I0(Filter2D_U0_p_src_data_stream_V_read),
        .I1(g_img_0_data_stream_s_empty_n),
        .I2(internal_full_n_reg),
        .O(mOutPtr110_out));
  LUT2 #(
    .INIT(4'h9)) 
    \isneg_reg_4108[0]_i_2 
       (.I0(tmp51_reg_4083[19]),
        .I1(tmp51_reg_4083[20]),
        .O(\isneg_reg_4108[0]_i_2_n_0 ));
  FDRE \isneg_reg_4108_reg[0] 
       (.C(ap_clk),
        .CE(isneg_reg_41080),
        .D(p_Val2_2_fu_2834_p2[20]),
        .Q(isneg_reg_4108),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \isneg_reg_4108_reg[0]_i_1 
       (.CI(\p_Result_3_i_i_i_reg_4119_reg[11]_i_2_n_0 ),
        .CO(\NLW_isneg_reg_4108_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_isneg_reg_4108_reg[0]_i_1_O_UNCONNECTED [3:1],p_Val2_2_fu_2834_p2[20]}),
        .S({1'b0,1'b0,1'b0,\isneg_reg_4108[0]_i_2_n_0 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud k_buf_0_val_5_U
       (.ADDRBWRADDR({x_reg_3611,ADDRBWRADDR}),
        .D(k_buf_0_val_5_q0),
        .Q(k_buf_0_val_9_addr_reg_3663),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_reg_pp0_iter2_brmerge_i_reg_3621(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607(ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .ram_reg(col_buf_0_val_0_0_fu_1894_p3),
        .ram_reg_0(reg_961),
        .ram_reg_1(\tmp_17_i_reg_3405_reg_n_0_[0] ),
        .ram_reg_2(\tmp_93_i_reg_3410_reg_n_0_[0] ),
        .ram_reg_3(k_buf_0_val_9_U_n_1),
        .ram_reg_4(\ap_reg_pp0_iter2_exitcond388_i_i_reg_3576_reg_n_0_[0] ),
        .\right_border_buf_0_s_fu_614_reg[0] (\col_buf_0_val_0_0_reg_3674[0]_i_2_n_0 ),
        .\right_border_buf_0_s_fu_614_reg[1] (\col_buf_0_val_0_0_reg_3674[1]_i_2_n_0 ),
        .\right_border_buf_0_s_fu_614_reg[2] (\col_buf_0_val_0_0_reg_3674[2]_i_2_n_0 ),
        .\right_border_buf_0_s_fu_614_reg[3] (\col_buf_0_val_0_0_reg_3674[3]_i_2_n_0 ),
        .\right_border_buf_0_s_fu_614_reg[4] (\col_buf_0_val_0_0_reg_3674[4]_i_2_n_0 ),
        .\right_border_buf_0_s_fu_614_reg[5] (\col_buf_0_val_0_0_reg_3674[5]_i_2_n_0 ),
        .\right_border_buf_0_s_fu_614_reg[6] (\col_buf_0_val_0_0_reg_3674[6]_i_2_n_0 ),
        .\right_border_buf_0_s_fu_614_reg[7] (\col_buf_0_val_0_0_reg_3674[7]_i_3_n_0 ),
        .ult_reg_3400(ult_reg_3400));
  FDRE \k_buf_0_val_5_addr_reg_3630_reg[0] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_36360),
        .D(ADDRBWRADDR[0]),
        .Q(k_buf_0_val_9_addr_reg_3663[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_3630_reg[10] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_36360),
        .D(x_reg_3611[10]),
        .Q(k_buf_0_val_9_addr_reg_3663[10]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_3630_reg[1] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_36360),
        .D(ADDRBWRADDR[1]),
        .Q(k_buf_0_val_9_addr_reg_3663[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_3630_reg[2] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_36360),
        .D(ADDRBWRADDR[2]),
        .Q(k_buf_0_val_9_addr_reg_3663[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_3630_reg[3] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_36360),
        .D(x_reg_3611[3]),
        .Q(k_buf_0_val_9_addr_reg_3663[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_3630_reg[4] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_36360),
        .D(x_reg_3611[4]),
        .Q(k_buf_0_val_9_addr_reg_3663[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_3630_reg[5] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_36360),
        .D(x_reg_3611[5]),
        .Q(k_buf_0_val_9_addr_reg_3663[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_3630_reg[6] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_36360),
        .D(x_reg_3611[6]),
        .Q(k_buf_0_val_9_addr_reg_3663[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_3630_reg[7] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_36360),
        .D(x_reg_3611[7]),
        .Q(k_buf_0_val_9_addr_reg_3663[7]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_3630_reg[8] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_36360),
        .D(x_reg_3611[8]),
        .Q(k_buf_0_val_9_addr_reg_3663[8]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_addr_reg_3630_reg[9] 
       (.C(ap_clk),
        .CE(col_assign_1_t_i_reg_36360),
        .D(x_reg_3611[9]),
        .Q(k_buf_0_val_9_addr_reg_3663[9]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_load_reg_3669_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_5_q0[0]),
        .Q(k_buf_0_val_5_load_reg_3669[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_load_reg_3669_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_5_q0[1]),
        .Q(k_buf_0_val_5_load_reg_3669[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_load_reg_3669_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_5_q0[2]),
        .Q(k_buf_0_val_5_load_reg_3669[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_load_reg_3669_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_5_q0[3]),
        .Q(k_buf_0_val_5_load_reg_3669[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_load_reg_3669_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_5_q0[4]),
        .Q(k_buf_0_val_5_load_reg_3669[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_load_reg_3669_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_5_q0[5]),
        .Q(k_buf_0_val_5_load_reg_3669[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_load_reg_3669_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_5_q0[6]),
        .Q(k_buf_0_val_5_load_reg_3669[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_5_load_reg_3669_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_5_q0[7]),
        .Q(k_buf_0_val_5_load_reg_3669[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_52 k_buf_0_val_6_U
       (.ADDRBWRADDR({x_reg_3611,ADDRBWRADDR}),
        .D(k_buf_0_val_6_q0),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_9_addr_reg_3663),
        .WEA(k_buf_0_val_6_ce1),
        .ap_clk(ap_clk),
        .ap_reg_pp0_iter2_brmerge_i_reg_3621(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .ram_reg(col_buf_0_val_1_0_fu_1916_p3),
        .ram_reg_0(k_buf_0_val_5_load_reg_3669),
        .ram_reg_1(\tmp_17_i_reg_3405_reg_n_0_[0] ),
        .ram_reg_2(ap_reg_pp0_iter3_reg_961),
        .\right_border_buf_0_5_fu_634_reg[0] (\col_buf_0_val_1_0_reg_3689[0]_i_2_n_0 ),
        .\right_border_buf_0_5_fu_634_reg[1] (\col_buf_0_val_1_0_reg_3689[1]_i_2_n_0 ),
        .\right_border_buf_0_5_fu_634_reg[2] (\col_buf_0_val_1_0_reg_3689[2]_i_2_n_0 ),
        .\right_border_buf_0_5_fu_634_reg[3] (\col_buf_0_val_1_0_reg_3689[3]_i_2_n_0 ),
        .\right_border_buf_0_5_fu_634_reg[4] (\col_buf_0_val_1_0_reg_3689[4]_i_2_n_0 ),
        .\right_border_buf_0_5_fu_634_reg[5] (\col_buf_0_val_1_0_reg_3689[5]_i_2_n_0 ),
        .\right_border_buf_0_5_fu_634_reg[6] (\col_buf_0_val_1_0_reg_3689[6]_i_2_n_0 ),
        .\right_border_buf_0_5_fu_634_reg[7] (\col_buf_0_val_1_0_reg_3689[7]_i_2_n_0 ),
        .ult_reg_3400(ult_reg_3400));
  LUT3 #(
    .INIT(8'h04)) 
    \k_buf_0_val_6_load_reg_3684[7]_i_1 
       (.I0(k_buf_0_val_9_U_n_1),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\ap_reg_pp0_iter2_exitcond388_i_i_reg_3576_reg_n_0_[0] ),
        .O(k_buf_0_val_5_load_reg_36690));
  FDRE \k_buf_0_val_6_load_reg_3684_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_6_q0[0]),
        .Q(k_buf_0_val_6_load_reg_3684[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_load_reg_3684_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_6_q0[1]),
        .Q(k_buf_0_val_6_load_reg_3684[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_load_reg_3684_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_6_q0[2]),
        .Q(k_buf_0_val_6_load_reg_3684[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_load_reg_3684_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_6_q0[3]),
        .Q(k_buf_0_val_6_load_reg_3684[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_load_reg_3684_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_6_q0[4]),
        .Q(k_buf_0_val_6_load_reg_3684[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_load_reg_3684_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_6_q0[5]),
        .Q(k_buf_0_val_6_load_reg_3684[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_load_reg_3684_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_6_q0[6]),
        .Q(k_buf_0_val_6_load_reg_3684[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_6_load_reg_3684_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_6_q0[7]),
        .Q(k_buf_0_val_6_load_reg_3684[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_53 k_buf_0_val_7_U
       (.ADDRBWRADDR({x_reg_3611,ADDRBWRADDR}),
        .D(k_buf_0_val_7_q0),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_9_addr_reg_3663),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_reg_pp0_iter2_brmerge_i_reg_3621(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607(ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .ram_reg(col_buf_0_val_2_0_fu_1938_p3),
        .ram_reg_0(\tmp_93_2_i_reg_3418_reg_n_0_[0] ),
        .ram_reg_1(\tmp_17_i_reg_3405_reg_n_0_[0] ),
        .ram_reg_2(k_buf_0_val_9_U_n_1),
        .ram_reg_3(k_buf_0_val_6_load_reg_3684),
        .ram_reg_4(ap_reg_pp0_iter3_reg_961),
        .\right_border_buf_0_10_fu_654_reg[0] (\col_buf_0_val_2_0_reg_3704[0]_i_2_n_0 ),
        .\right_border_buf_0_10_fu_654_reg[1] (\col_buf_0_val_2_0_reg_3704[1]_i_2_n_0 ),
        .\right_border_buf_0_10_fu_654_reg[2] (\col_buf_0_val_2_0_reg_3704[2]_i_2_n_0 ),
        .\right_border_buf_0_10_fu_654_reg[3] (\col_buf_0_val_2_0_reg_3704[3]_i_2_n_0 ),
        .\right_border_buf_0_10_fu_654_reg[4] (\col_buf_0_val_2_0_reg_3704[4]_i_2_n_0 ),
        .\right_border_buf_0_10_fu_654_reg[5] (\col_buf_0_val_2_0_reg_3704[5]_i_2_n_0 ),
        .\right_border_buf_0_10_fu_654_reg[6] (\col_buf_0_val_2_0_reg_3704[6]_i_2_n_0 ),
        .\right_border_buf_0_10_fu_654_reg[7] (\col_buf_0_val_2_0_reg_3704[7]_i_2_n_0 ),
        .ult_reg_3400(ult_reg_3400));
  FDRE \k_buf_0_val_7_load_reg_3699_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_7_q0[0]),
        .Q(k_buf_0_val_7_load_reg_3699[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_7_load_reg_3699_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_7_q0[1]),
        .Q(k_buf_0_val_7_load_reg_3699[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_7_load_reg_3699_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_7_q0[2]),
        .Q(k_buf_0_val_7_load_reg_3699[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_7_load_reg_3699_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_7_q0[3]),
        .Q(k_buf_0_val_7_load_reg_3699[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_7_load_reg_3699_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_7_q0[4]),
        .Q(k_buf_0_val_7_load_reg_3699[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_7_load_reg_3699_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_7_q0[5]),
        .Q(k_buf_0_val_7_load_reg_3699[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_7_load_reg_3699_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_7_q0[6]),
        .Q(k_buf_0_val_7_load_reg_3699[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_7_load_reg_3699_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_7_q0[7]),
        .Q(k_buf_0_val_7_load_reg_3699[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_54 k_buf_0_val_8_U
       (.ADDRBWRADDR({x_reg_3611,ADDRBWRADDR}),
        .D(k_buf_0_val_8_q0),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_9_addr_reg_3663),
        .WEA(k_buf_0_val_6_ce1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_reg_pp0_iter2_brmerge_i_reg_3621(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607(ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .ram_reg(col_buf_0_val_3_0_fu_1960_p3),
        .ram_reg_0(\tmp_17_i_reg_3405_reg_n_0_[0] ),
        .ram_reg_1(k_buf_0_val_9_U_n_1),
        .ram_reg_2(\tmp_93_1_i_reg_3414_reg_n_0_[0] ),
        .ram_reg_3(k_buf_0_val_7_load_reg_3699),
        .ram_reg_4(ap_reg_pp0_iter3_reg_961),
        .\right_border_buf_0_14_fu_670_reg[0] (\col_buf_0_val_3_0_reg_3719[0]_i_2_n_0 ),
        .\right_border_buf_0_14_fu_670_reg[1] (\col_buf_0_val_3_0_reg_3719[1]_i_2_n_0 ),
        .\right_border_buf_0_14_fu_670_reg[2] (\col_buf_0_val_3_0_reg_3719[2]_i_2_n_0 ),
        .\right_border_buf_0_14_fu_670_reg[3] (\col_buf_0_val_3_0_reg_3719[3]_i_2_n_0 ),
        .\right_border_buf_0_14_fu_670_reg[4] (\col_buf_0_val_3_0_reg_3719[4]_i_2_n_0 ),
        .\right_border_buf_0_14_fu_670_reg[5] (\col_buf_0_val_3_0_reg_3719[5]_i_2_n_0 ),
        .\right_border_buf_0_14_fu_670_reg[6] (\col_buf_0_val_3_0_reg_3719[6]_i_2_n_0 ),
        .\right_border_buf_0_14_fu_670_reg[7] (\col_buf_0_val_3_0_reg_3719[7]_i_2_n_0 ),
        .ult_reg_3400(ult_reg_3400));
  FDRE \k_buf_0_val_8_load_reg_3714_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_8_q0[0]),
        .Q(k_buf_0_val_8_load_reg_3714[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_8_load_reg_3714_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_8_q0[1]),
        .Q(k_buf_0_val_8_load_reg_3714[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_8_load_reg_3714_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_8_q0[2]),
        .Q(k_buf_0_val_8_load_reg_3714[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_8_load_reg_3714_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_8_q0[3]),
        .Q(k_buf_0_val_8_load_reg_3714[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_8_load_reg_3714_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_8_q0[4]),
        .Q(k_buf_0_val_8_load_reg_3714[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_8_load_reg_3714_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_8_q0[5]),
        .Q(k_buf_0_val_8_load_reg_3714[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_8_load_reg_3714_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_8_q0[6]),
        .Q(k_buf_0_val_8_load_reg_3714[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_8_load_reg_3714_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_load_reg_36690),
        .D(k_buf_0_val_8_q0[7]),
        .Q(k_buf_0_val_8_load_reg_3714[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_55 k_buf_0_val_9_U
       (.ADDRBWRADDR({x_reg_3611,ADDRBWRADDR}),
        .D(col_buf_0_val_4_0_fu_1982_p3),
        .Q(ap_reg_pp0_iter3_k_buf_0_val_9_addr_reg_3663),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter13_reg(k_buf_0_val_9_U_n_1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_reg_pp0_iter12_or_cond_i_i_reg_3603(ap_reg_pp0_iter12_or_cond_i_i_reg_3603),
        .ap_reg_pp0_iter1_exitcond388_i_i_reg_3576(ap_reg_pp0_iter1_exitcond388_i_i_reg_3576),
        .ap_reg_pp0_iter2_brmerge_i_reg_3621(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607(ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607),
        .g_img_0_data_stream_s_empty_n(g_img_0_data_stream_s_empty_n),
        .g_img_1_data_stream_s_full_n(g_img_1_data_stream_s_full_n),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .or_cond_i_i_i_reg_3607(or_cond_i_i_i_reg_3607),
        .ram_reg(\tmp_17_i_reg_3405_reg_n_0_[0] ),
        .ram_reg_0(\tmp_93_i_reg_3410_reg_n_0_[0] ),
        .ram_reg_1(ap_enable_reg_pp0_iter13_reg_n_0),
        .ram_reg_2(k_buf_0_val_8_load_reg_3714),
        .ram_reg_3(ap_reg_pp0_iter3_reg_961),
        .\right_border_buf_0_8_fu_646_reg[0] (\col_buf_0_val_4_0_reg_3729[0]_i_2_n_0 ),
        .\right_border_buf_0_8_fu_646_reg[1] (\col_buf_0_val_4_0_reg_3729[1]_i_2_n_0 ),
        .\right_border_buf_0_8_fu_646_reg[2] (\col_buf_0_val_4_0_reg_3729[2]_i_2_n_0 ),
        .\right_border_buf_0_8_fu_646_reg[3] (\col_buf_0_val_4_0_reg_3729[3]_i_2_n_0 ),
        .\right_border_buf_0_8_fu_646_reg[4] (\col_buf_0_val_4_0_reg_3729[4]_i_2_n_0 ),
        .\right_border_buf_0_8_fu_646_reg[5] (\col_buf_0_val_4_0_reg_3729[5]_i_2_n_0 ),
        .\right_border_buf_0_8_fu_646_reg[6] (\col_buf_0_val_4_0_reg_3729[6]_i_2_n_0 ),
        .\right_border_buf_0_8_fu_646_reg[7] (\col_buf_0_val_4_0_reg_3729[7]_i_2_n_0 ),
        .ult_reg_3400(ult_reg_3400));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[2]_i_3 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(\ap_CS_fsm_reg[0]_2 ),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_i_reg_3607[0]_i_1 
       (.I0(p_32_in),
        .I1(exitcond388_i_i_reg_3576),
        .O(brmerge_i_reg_36210));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_i_reg_3607[0]_i_13 
       (.I0(\ImagLoc_x_reg_3585_reg[10]_0 [6]),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [7]),
        .I2(\ImagLoc_x_reg_3585_reg[10]_0 [5]),
        .I3(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [6]),
        .O(\ImagLoc_x_reg_3585_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_i_reg_3607[0]_i_14 
       (.I0(\ImagLoc_x_reg_3585_reg[10]_0 [4]),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [5]),
        .I2(\ImagLoc_x_reg_3585_reg[10]_0 [3]),
        .I3(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [4]),
        .O(\ImagLoc_x_reg_3585_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_i_reg_3607[0]_i_15 
       (.I0(\ImagLoc_x_reg_3585_reg[10]_0 [2]),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [3]),
        .I2(\ImagLoc_x_reg_3585_reg[10]_0 [1]),
        .I3(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [2]),
        .O(\ImagLoc_x_reg_3585_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_i_reg_3607[0]_i_16 
       (.I0(\ImagLoc_x_reg_3585_reg[10]_0 [0]),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [1]),
        .I2(\ImagLoc_x_reg_3585_reg[0]_0 ),
        .I3(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [0]),
        .O(\ImagLoc_x_reg_3585_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_i_reg_3607[0]_i_5 
       (.I0(tmp_67_reg_3591),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [11]),
        .I2(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [10]),
        .I3(\ImagLoc_x_reg_3585_reg[10]_0 [9]),
        .O(\tmp_67_reg_3591_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_i_reg_3607[0]_i_8 
       (.I0(\ImagLoc_x_reg_3585_reg[10]_0 [8]),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [9]),
        .I2(\ImagLoc_x_reg_3585_reg[10]_0 [7]),
        .I3(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [8]),
        .O(\ImagLoc_x_reg_3585_reg[9]_0 ));
  FDRE \or_cond_i_i_i_reg_3607_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_36210),
        .D(p_0_in29_out),
        .Q(or_cond_i_i_i_reg_3607),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \or_cond_i_i_reg_3603[0]_i_1 
       (.I0(\tmp_17_i_reg_3405_reg_n_0_[0] ),
        .I1(\or_cond_i_i_reg_3603[0]_i_2_n_0 ),
        .I2(Q[3]),
        .I3(Q[10]),
        .I4(Q[9]),
        .O(or_cond_i_i_fu_1741_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond_i_i_reg_3603[0]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(\or_cond_i_i_reg_3603[0]_i_2_n_0 ));
  FDRE \or_cond_i_i_reg_3603_reg[0] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_35850),
        .D(or_cond_i_i_fu_1741_p2),
        .Q(or_cond_i_i_reg_3603),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_3_i_i_i_reg_4119[11]_i_1 
       (.I0(ap_reg_pp0_iter10_or_cond_i_i_reg_3603),
        .I1(k_buf_0_val_9_U_n_1),
        .O(isneg_reg_41080));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_3_i_i_i_reg_4119[11]_i_10 
       (.I0(\p_Result_3_i_i_i_reg_4119[11]_i_6_n_0 ),
        .I1(tmp53_reg_4088[16]),
        .I2(tmp51_reg_4083[16]),
        .I3(tmp58_reg_4093[16]),
        .O(\p_Result_3_i_i_i_reg_4119[11]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hDD4D)) 
    \p_Result_3_i_i_i_reg_4119[11]_i_3 
       (.I0(tmp58_reg_4093[18]),
        .I1(tmp51_reg_4083[18]),
        .I2(tmp53_reg_4088[17]),
        .I3(tmp51_reg_4083[17]),
        .O(\p_Result_3_i_i_i_reg_4119[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \p_Result_3_i_i_i_reg_4119[11]_i_4 
       (.I0(tmp58_reg_4093[17]),
        .I1(tmp51_reg_4083[17]),
        .I2(tmp53_reg_4088[17]),
        .O(\p_Result_3_i_i_i_reg_4119[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Result_3_i_i_i_reg_4119[11]_i_5 
       (.I0(tmp51_reg_4083[17]),
        .I1(tmp53_reg_4088[17]),
        .I2(tmp58_reg_4093[17]),
        .O(\p_Result_3_i_i_i_reg_4119[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_3_i_i_i_reg_4119[11]_i_6 
       (.I0(tmp51_reg_4083[15]),
        .I1(tmp53_reg_4088[15]),
        .I2(tmp58_reg_4093[15]),
        .O(\p_Result_3_i_i_i_reg_4119[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB0FB4F04)) 
    \p_Result_3_i_i_i_reg_4119[11]_i_7 
       (.I0(tmp51_reg_4083[17]),
        .I1(tmp53_reg_4088[17]),
        .I2(tmp51_reg_4083[18]),
        .I3(tmp58_reg_4093[18]),
        .I4(tmp51_reg_4083[19]),
        .O(\p_Result_3_i_i_i_reg_4119[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h3C69963C)) 
    \p_Result_3_i_i_i_reg_4119[11]_i_8 
       (.I0(tmp58_reg_4093[17]),
        .I1(tmp58_reg_4093[18]),
        .I2(tmp51_reg_4083[18]),
        .I3(tmp51_reg_4083[17]),
        .I4(tmp53_reg_4088[17]),
        .O(\p_Result_3_i_i_i_reg_4119[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \p_Result_3_i_i_i_reg_4119[11]_i_9 
       (.I0(tmp58_reg_4093[17]),
        .I1(tmp53_reg_4088[17]),
        .I2(tmp51_reg_4083[17]),
        .I3(tmp58_reg_4093[16]),
        .I4(tmp53_reg_4088[16]),
        .I5(tmp51_reg_4083[16]),
        .O(\p_Result_3_i_i_i_reg_4119[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_3_i_i_i_reg_4119[3]_i_10 
       (.I0(tmp51_reg_4083[8]),
        .I1(tmp53_reg_4088[8]),
        .I2(tmp58_reg_4093[8]),
        .I3(\p_Result_3_i_i_i_reg_4119[3]_i_6_n_0 ),
        .O(\p_Result_3_i_i_i_reg_4119[3]_i_10_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_3_i_i_i_reg_4119[3]_i_12 
       (.I0(tmp51_reg_4083[6]),
        .I1(tmp53_reg_4088[6]),
        .I2(tmp58_reg_4093[6]),
        .O(\p_Result_3_i_i_i_reg_4119[3]_i_12_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_3_i_i_i_reg_4119[3]_i_13 
       (.I0(tmp51_reg_4083[5]),
        .I1(tmp53_reg_4088[5]),
        .I2(tmp58_reg_4093[5]),
        .O(\p_Result_3_i_i_i_reg_4119[3]_i_13_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_3_i_i_i_reg_4119[3]_i_14 
       (.I0(tmp51_reg_4083[4]),
        .I1(tmp53_reg_4088[4]),
        .I2(tmp58_reg_4093[4]),
        .O(\p_Result_3_i_i_i_reg_4119[3]_i_14_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_3_i_i_i_reg_4119[3]_i_15 
       (.I0(tmp51_reg_4083[3]),
        .I1(tmp53_reg_4088[3]),
        .I2(tmp58_reg_4093[3]),
        .O(\p_Result_3_i_i_i_reg_4119[3]_i_15_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_3_i_i_i_reg_4119[3]_i_16 
       (.I0(tmp51_reg_4083[7]),
        .I1(tmp53_reg_4088[7]),
        .I2(tmp58_reg_4093[7]),
        .I3(\p_Result_3_i_i_i_reg_4119[3]_i_12_n_0 ),
        .O(\p_Result_3_i_i_i_reg_4119[3]_i_16_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_3_i_i_i_reg_4119[3]_i_17 
       (.I0(tmp51_reg_4083[6]),
        .I1(tmp53_reg_4088[6]),
        .I2(tmp58_reg_4093[6]),
        .I3(\p_Result_3_i_i_i_reg_4119[3]_i_13_n_0 ),
        .O(\p_Result_3_i_i_i_reg_4119[3]_i_17_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_3_i_i_i_reg_4119[3]_i_18 
       (.I0(tmp51_reg_4083[5]),
        .I1(tmp53_reg_4088[5]),
        .I2(tmp58_reg_4093[5]),
        .I3(\p_Result_3_i_i_i_reg_4119[3]_i_14_n_0 ),
        .O(\p_Result_3_i_i_i_reg_4119[3]_i_18_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_3_i_i_i_reg_4119[3]_i_19 
       (.I0(tmp51_reg_4083[4]),
        .I1(tmp53_reg_4088[4]),
        .I2(tmp58_reg_4093[4]),
        .I3(\p_Result_3_i_i_i_reg_4119[3]_i_15_n_0 ),
        .O(\p_Result_3_i_i_i_reg_4119[3]_i_19_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_3_i_i_i_reg_4119[3]_i_20 
       (.I0(tmp51_reg_4083[2]),
        .I1(tmp53_reg_4088[2]),
        .I2(tmp58_reg_4093[2]),
        .O(\p_Result_3_i_i_i_reg_4119[3]_i_20_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_3_i_i_i_reg_4119[3]_i_21 
       (.I0(tmp51_reg_4083[1]),
        .I1(tmp53_reg_4088[1]),
        .I2(tmp58_reg_4093[1]),
        .O(\p_Result_3_i_i_i_reg_4119[3]_i_21_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_3_i_i_i_reg_4119[3]_i_22 
       (.I0(tmp51_reg_4083[0]),
        .I1(tmp53_reg_4088[0]),
        .I2(tmp58_reg_4093[0]),
        .O(\p_Result_3_i_i_i_reg_4119[3]_i_22_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_3_i_i_i_reg_4119[3]_i_23 
       (.I0(tmp51_reg_4083[3]),
        .I1(tmp53_reg_4088[3]),
        .I2(tmp58_reg_4093[3]),
        .I3(\p_Result_3_i_i_i_reg_4119[3]_i_20_n_0 ),
        .O(\p_Result_3_i_i_i_reg_4119[3]_i_23_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_3_i_i_i_reg_4119[3]_i_24 
       (.I0(tmp51_reg_4083[2]),
        .I1(tmp53_reg_4088[2]),
        .I2(tmp58_reg_4093[2]),
        .I3(\p_Result_3_i_i_i_reg_4119[3]_i_21_n_0 ),
        .O(\p_Result_3_i_i_i_reg_4119[3]_i_24_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_3_i_i_i_reg_4119[3]_i_25 
       (.I0(tmp51_reg_4083[1]),
        .I1(tmp53_reg_4088[1]),
        .I2(tmp58_reg_4093[1]),
        .I3(\p_Result_3_i_i_i_reg_4119[3]_i_22_n_0 ),
        .O(\p_Result_3_i_i_i_reg_4119[3]_i_25_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \p_Result_3_i_i_i_reg_4119[3]_i_26 
       (.I0(tmp51_reg_4083[0]),
        .I1(tmp53_reg_4088[0]),
        .I2(tmp58_reg_4093[0]),
        .O(\p_Result_3_i_i_i_reg_4119[3]_i_26_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_3_i_i_i_reg_4119[3]_i_3 
       (.I0(tmp51_reg_4083[10]),
        .I1(tmp53_reg_4088[10]),
        .I2(tmp58_reg_4093[10]),
        .O(\p_Result_3_i_i_i_reg_4119[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_3_i_i_i_reg_4119[3]_i_4 
       (.I0(tmp51_reg_4083[9]),
        .I1(tmp53_reg_4088[9]),
        .I2(tmp58_reg_4093[9]),
        .O(\p_Result_3_i_i_i_reg_4119[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_3_i_i_i_reg_4119[3]_i_5 
       (.I0(tmp51_reg_4083[8]),
        .I1(tmp53_reg_4088[8]),
        .I2(tmp58_reg_4093[8]),
        .O(\p_Result_3_i_i_i_reg_4119[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_3_i_i_i_reg_4119[3]_i_6 
       (.I0(tmp51_reg_4083[7]),
        .I1(tmp53_reg_4088[7]),
        .I2(tmp58_reg_4093[7]),
        .O(\p_Result_3_i_i_i_reg_4119[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_3_i_i_i_reg_4119[3]_i_7 
       (.I0(tmp51_reg_4083[11]),
        .I1(tmp53_reg_4088[11]),
        .I2(tmp58_reg_4093[11]),
        .I3(\p_Result_3_i_i_i_reg_4119[3]_i_3_n_0 ),
        .O(\p_Result_3_i_i_i_reg_4119[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_3_i_i_i_reg_4119[3]_i_8 
       (.I0(tmp51_reg_4083[10]),
        .I1(tmp53_reg_4088[10]),
        .I2(tmp58_reg_4093[10]),
        .I3(\p_Result_3_i_i_i_reg_4119[3]_i_4_n_0 ),
        .O(\p_Result_3_i_i_i_reg_4119[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_3_i_i_i_reg_4119[3]_i_9 
       (.I0(tmp51_reg_4083[9]),
        .I1(tmp53_reg_4088[9]),
        .I2(tmp58_reg_4093[9]),
        .I3(\p_Result_3_i_i_i_reg_4119[3]_i_5_n_0 ),
        .O(\p_Result_3_i_i_i_reg_4119[3]_i_9_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_3_i_i_i_reg_4119[7]_i_2 
       (.I0(tmp51_reg_4083[14]),
        .I1(tmp53_reg_4088[14]),
        .I2(tmp58_reg_4093[14]),
        .O(\p_Result_3_i_i_i_reg_4119[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_3_i_i_i_reg_4119[7]_i_3 
       (.I0(tmp51_reg_4083[13]),
        .I1(tmp53_reg_4088[13]),
        .I2(tmp58_reg_4093[13]),
        .O(\p_Result_3_i_i_i_reg_4119[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_3_i_i_i_reg_4119[7]_i_4 
       (.I0(tmp51_reg_4083[12]),
        .I1(tmp53_reg_4088[12]),
        .I2(tmp58_reg_4093[12]),
        .O(\p_Result_3_i_i_i_reg_4119[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_3_i_i_i_reg_4119[7]_i_5 
       (.I0(tmp51_reg_4083[11]),
        .I1(tmp53_reg_4088[11]),
        .I2(tmp58_reg_4093[11]),
        .O(\p_Result_3_i_i_i_reg_4119[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_3_i_i_i_reg_4119[7]_i_6 
       (.I0(tmp51_reg_4083[15]),
        .I1(tmp53_reg_4088[15]),
        .I2(tmp58_reg_4093[15]),
        .I3(\p_Result_3_i_i_i_reg_4119[7]_i_2_n_0 ),
        .O(\p_Result_3_i_i_i_reg_4119[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_3_i_i_i_reg_4119[7]_i_7 
       (.I0(tmp51_reg_4083[14]),
        .I1(tmp53_reg_4088[14]),
        .I2(tmp58_reg_4093[14]),
        .I3(\p_Result_3_i_i_i_reg_4119[7]_i_3_n_0 ),
        .O(\p_Result_3_i_i_i_reg_4119[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_3_i_i_i_reg_4119[7]_i_8 
       (.I0(tmp51_reg_4083[13]),
        .I1(tmp53_reg_4088[13]),
        .I2(tmp58_reg_4093[13]),
        .I3(\p_Result_3_i_i_i_reg_4119[7]_i_4_n_0 ),
        .O(\p_Result_3_i_i_i_reg_4119[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_3_i_i_i_reg_4119[7]_i_9 
       (.I0(tmp51_reg_4083[12]),
        .I1(tmp53_reg_4088[12]),
        .I2(tmp58_reg_4093[12]),
        .I3(\p_Result_3_i_i_i_reg_4119[7]_i_5_n_0 ),
        .O(\p_Result_3_i_i_i_reg_4119[7]_i_9_n_0 ));
  FDRE \p_Result_3_i_i_i_reg_4119_reg[0] 
       (.C(ap_clk),
        .CE(isneg_reg_41080),
        .D(p_Val2_2_fu_2834_p2[8]),
        .Q(p_Result_3_i_i_i_reg_4119[0]),
        .R(1'b0));
  FDRE \p_Result_3_i_i_i_reg_4119_reg[10] 
       (.C(ap_clk),
        .CE(isneg_reg_41080),
        .D(p_Val2_2_fu_2834_p2[18]),
        .Q(p_Result_3_i_i_i_reg_4119[10]),
        .R(1'b0));
  FDRE \p_Result_3_i_i_i_reg_4119_reg[11] 
       (.C(ap_clk),
        .CE(isneg_reg_41080),
        .D(p_Val2_2_fu_2834_p2[19]),
        .Q(p_Result_3_i_i_i_reg_4119[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_3_i_i_i_reg_4119_reg[11]_i_2 
       (.CI(\p_Result_3_i_i_i_reg_4119_reg[7]_i_1_n_0 ),
        .CO({\p_Result_3_i_i_i_reg_4119_reg[11]_i_2_n_0 ,\p_Result_3_i_i_i_reg_4119_reg[11]_i_2_n_1 ,\p_Result_3_i_i_i_reg_4119_reg[11]_i_2_n_2 ,\p_Result_3_i_i_i_reg_4119_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_3_i_i_i_reg_4119[11]_i_3_n_0 ,\p_Result_3_i_i_i_reg_4119[11]_i_4_n_0 ,\p_Result_3_i_i_i_reg_4119[11]_i_5_n_0 ,\p_Result_3_i_i_i_reg_4119[11]_i_6_n_0 }),
        .O(p_Val2_2_fu_2834_p2[19:16]),
        .S({\p_Result_3_i_i_i_reg_4119[11]_i_7_n_0 ,\p_Result_3_i_i_i_reg_4119[11]_i_8_n_0 ,\p_Result_3_i_i_i_reg_4119[11]_i_9_n_0 ,\p_Result_3_i_i_i_reg_4119[11]_i_10_n_0 }));
  FDRE \p_Result_3_i_i_i_reg_4119_reg[1] 
       (.C(ap_clk),
        .CE(isneg_reg_41080),
        .D(p_Val2_2_fu_2834_p2[9]),
        .Q(p_Result_3_i_i_i_reg_4119[1]),
        .R(1'b0));
  FDRE \p_Result_3_i_i_i_reg_4119_reg[2] 
       (.C(ap_clk),
        .CE(isneg_reg_41080),
        .D(p_Val2_2_fu_2834_p2[10]),
        .Q(p_Result_3_i_i_i_reg_4119[2]),
        .R(1'b0));
  FDRE \p_Result_3_i_i_i_reg_4119_reg[3] 
       (.C(ap_clk),
        .CE(isneg_reg_41080),
        .D(p_Val2_2_fu_2834_p2[11]),
        .Q(p_Result_3_i_i_i_reg_4119[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_3_i_i_i_reg_4119_reg[3]_i_1 
       (.CI(\p_Result_3_i_i_i_reg_4119_reg[3]_i_2_n_0 ),
        .CO({\p_Result_3_i_i_i_reg_4119_reg[3]_i_1_n_0 ,\p_Result_3_i_i_i_reg_4119_reg[3]_i_1_n_1 ,\p_Result_3_i_i_i_reg_4119_reg[3]_i_1_n_2 ,\p_Result_3_i_i_i_reg_4119_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_3_i_i_i_reg_4119[3]_i_3_n_0 ,\p_Result_3_i_i_i_reg_4119[3]_i_4_n_0 ,\p_Result_3_i_i_i_reg_4119[3]_i_5_n_0 ,\p_Result_3_i_i_i_reg_4119[3]_i_6_n_0 }),
        .O(p_Val2_2_fu_2834_p2[11:8]),
        .S({\p_Result_3_i_i_i_reg_4119[3]_i_7_n_0 ,\p_Result_3_i_i_i_reg_4119[3]_i_8_n_0 ,\p_Result_3_i_i_i_reg_4119[3]_i_9_n_0 ,\p_Result_3_i_i_i_reg_4119[3]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_3_i_i_i_reg_4119_reg[3]_i_11 
       (.CI(1'b0),
        .CO({\p_Result_3_i_i_i_reg_4119_reg[3]_i_11_n_0 ,\p_Result_3_i_i_i_reg_4119_reg[3]_i_11_n_1 ,\p_Result_3_i_i_i_reg_4119_reg[3]_i_11_n_2 ,\p_Result_3_i_i_i_reg_4119_reg[3]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_3_i_i_i_reg_4119[3]_i_20_n_0 ,\p_Result_3_i_i_i_reg_4119[3]_i_21_n_0 ,\p_Result_3_i_i_i_reg_4119[3]_i_22_n_0 ,1'b0}),
        .O(\NLW_p_Result_3_i_i_i_reg_4119_reg[3]_i_11_O_UNCONNECTED [3:0]),
        .S({\p_Result_3_i_i_i_reg_4119[3]_i_23_n_0 ,\p_Result_3_i_i_i_reg_4119[3]_i_24_n_0 ,\p_Result_3_i_i_i_reg_4119[3]_i_25_n_0 ,\p_Result_3_i_i_i_reg_4119[3]_i_26_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_3_i_i_i_reg_4119_reg[3]_i_2 
       (.CI(\p_Result_3_i_i_i_reg_4119_reg[3]_i_11_n_0 ),
        .CO({\p_Result_3_i_i_i_reg_4119_reg[3]_i_2_n_0 ,\p_Result_3_i_i_i_reg_4119_reg[3]_i_2_n_1 ,\p_Result_3_i_i_i_reg_4119_reg[3]_i_2_n_2 ,\p_Result_3_i_i_i_reg_4119_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_3_i_i_i_reg_4119[3]_i_12_n_0 ,\p_Result_3_i_i_i_reg_4119[3]_i_13_n_0 ,\p_Result_3_i_i_i_reg_4119[3]_i_14_n_0 ,\p_Result_3_i_i_i_reg_4119[3]_i_15_n_0 }),
        .O(\NLW_p_Result_3_i_i_i_reg_4119_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\p_Result_3_i_i_i_reg_4119[3]_i_16_n_0 ,\p_Result_3_i_i_i_reg_4119[3]_i_17_n_0 ,\p_Result_3_i_i_i_reg_4119[3]_i_18_n_0 ,\p_Result_3_i_i_i_reg_4119[3]_i_19_n_0 }));
  FDRE \p_Result_3_i_i_i_reg_4119_reg[4] 
       (.C(ap_clk),
        .CE(isneg_reg_41080),
        .D(p_Val2_2_fu_2834_p2[12]),
        .Q(p_Result_3_i_i_i_reg_4119[4]),
        .R(1'b0));
  FDRE \p_Result_3_i_i_i_reg_4119_reg[5] 
       (.C(ap_clk),
        .CE(isneg_reg_41080),
        .D(p_Val2_2_fu_2834_p2[13]),
        .Q(p_Result_3_i_i_i_reg_4119[5]),
        .R(1'b0));
  FDRE \p_Result_3_i_i_i_reg_4119_reg[6] 
       (.C(ap_clk),
        .CE(isneg_reg_41080),
        .D(p_Val2_2_fu_2834_p2[14]),
        .Q(p_Result_3_i_i_i_reg_4119[6]),
        .R(1'b0));
  FDRE \p_Result_3_i_i_i_reg_4119_reg[7] 
       (.C(ap_clk),
        .CE(isneg_reg_41080),
        .D(p_Val2_2_fu_2834_p2[15]),
        .Q(p_Result_3_i_i_i_reg_4119[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_3_i_i_i_reg_4119_reg[7]_i_1 
       (.CI(\p_Result_3_i_i_i_reg_4119_reg[3]_i_1_n_0 ),
        .CO({\p_Result_3_i_i_i_reg_4119_reg[7]_i_1_n_0 ,\p_Result_3_i_i_i_reg_4119_reg[7]_i_1_n_1 ,\p_Result_3_i_i_i_reg_4119_reg[7]_i_1_n_2 ,\p_Result_3_i_i_i_reg_4119_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_3_i_i_i_reg_4119[7]_i_2_n_0 ,\p_Result_3_i_i_i_reg_4119[7]_i_3_n_0 ,\p_Result_3_i_i_i_reg_4119[7]_i_4_n_0 ,\p_Result_3_i_i_i_reg_4119[7]_i_5_n_0 }),
        .O(p_Val2_2_fu_2834_p2[15:12]),
        .S({\p_Result_3_i_i_i_reg_4119[7]_i_6_n_0 ,\p_Result_3_i_i_i_reg_4119[7]_i_7_n_0 ,\p_Result_3_i_i_i_reg_4119[7]_i_8_n_0 ,\p_Result_3_i_i_i_reg_4119[7]_i_9_n_0 }));
  FDRE \p_Result_3_i_i_i_reg_4119_reg[8] 
       (.C(ap_clk),
        .CE(isneg_reg_41080),
        .D(p_Val2_2_fu_2834_p2[16]),
        .Q(p_Result_3_i_i_i_reg_4119[8]),
        .R(1'b0));
  FDRE \p_Result_3_i_i_i_reg_4119_reg[9] 
       (.C(ap_clk),
        .CE(isneg_reg_41080),
        .D(p_Val2_2_fu_2834_p2[17]),
        .Q(p_Result_3_i_i_i_reg_4119[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_1_reg_4114[3]_i_2 
       (.I0(tmp59_reg_4098[2]),
        .I1(ap_reg_pp0_iter10_tmp61_reg_4073[2]),
        .I2(tmp66_reg_4103[2]),
        .O(\p_Val2_1_reg_4114[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_1_reg_4114[3]_i_3 
       (.I0(tmp59_reg_4098[1]),
        .I1(ap_reg_pp0_iter10_tmp61_reg_4073[1]),
        .I2(tmp66_reg_4103[1]),
        .O(\p_Val2_1_reg_4114[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_1_reg_4114[3]_i_4 
       (.I0(tmp59_reg_4098[0]),
        .I1(ap_reg_pp0_iter10_tmp61_reg_4073[0]),
        .I2(tmp66_reg_4103[0]),
        .O(\p_Val2_1_reg_4114[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_1_reg_4114[3]_i_5 
       (.I0(tmp59_reg_4098[3]),
        .I1(ap_reg_pp0_iter10_tmp61_reg_4073[3]),
        .I2(tmp66_reg_4103[3]),
        .I3(\p_Val2_1_reg_4114[3]_i_2_n_0 ),
        .O(\p_Val2_1_reg_4114[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_1_reg_4114[3]_i_6 
       (.I0(tmp59_reg_4098[2]),
        .I1(ap_reg_pp0_iter10_tmp61_reg_4073[2]),
        .I2(tmp66_reg_4103[2]),
        .I3(\p_Val2_1_reg_4114[3]_i_3_n_0 ),
        .O(\p_Val2_1_reg_4114[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_1_reg_4114[3]_i_7 
       (.I0(tmp59_reg_4098[1]),
        .I1(ap_reg_pp0_iter10_tmp61_reg_4073[1]),
        .I2(tmp66_reg_4103[1]),
        .I3(\p_Val2_1_reg_4114[3]_i_4_n_0 ),
        .O(\p_Val2_1_reg_4114[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_1_reg_4114[3]_i_8 
       (.I0(tmp59_reg_4098[0]),
        .I1(ap_reg_pp0_iter10_tmp61_reg_4073[0]),
        .I2(tmp66_reg_4103[0]),
        .O(\p_Val2_1_reg_4114[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_1_reg_4114[7]_i_2 
       (.I0(tmp59_reg_4098[5]),
        .I1(ap_reg_pp0_iter10_tmp61_reg_4073[5]),
        .I2(tmp66_reg_4103[5]),
        .O(\p_Val2_1_reg_4114[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_1_reg_4114[7]_i_3 
       (.I0(tmp59_reg_4098[4]),
        .I1(ap_reg_pp0_iter10_tmp61_reg_4073[4]),
        .I2(tmp66_reg_4103[4]),
        .O(\p_Val2_1_reg_4114[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_1_reg_4114[7]_i_4 
       (.I0(tmp59_reg_4098[3]),
        .I1(ap_reg_pp0_iter10_tmp61_reg_4073[3]),
        .I2(tmp66_reg_4103[3]),
        .O(\p_Val2_1_reg_4114[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \p_Val2_1_reg_4114[7]_i_5 
       (.I0(tmp66_reg_4103[6]),
        .I1(ap_reg_pp0_iter10_tmp61_reg_4073[6]),
        .I2(tmp59_reg_4098[6]),
        .I3(ap_reg_pp0_iter10_tmp61_reg_4073[7]),
        .I4(tmp59_reg_4098[7]),
        .I5(tmp66_reg_4103[7]),
        .O(\p_Val2_1_reg_4114[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_1_reg_4114[7]_i_6 
       (.I0(\p_Val2_1_reg_4114[7]_i_2_n_0 ),
        .I1(ap_reg_pp0_iter10_tmp61_reg_4073[6]),
        .I2(tmp59_reg_4098[6]),
        .I3(tmp66_reg_4103[6]),
        .O(\p_Val2_1_reg_4114[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_1_reg_4114[7]_i_7 
       (.I0(tmp59_reg_4098[5]),
        .I1(ap_reg_pp0_iter10_tmp61_reg_4073[5]),
        .I2(tmp66_reg_4103[5]),
        .I3(\p_Val2_1_reg_4114[7]_i_3_n_0 ),
        .O(\p_Val2_1_reg_4114[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_1_reg_4114[7]_i_8 
       (.I0(tmp59_reg_4098[4]),
        .I1(ap_reg_pp0_iter10_tmp61_reg_4073[4]),
        .I2(tmp66_reg_4103[4]),
        .I3(\p_Val2_1_reg_4114[7]_i_4_n_0 ),
        .O(\p_Val2_1_reg_4114[7]_i_8_n_0 ));
  FDRE \p_Val2_1_reg_4114_reg[0] 
       (.C(ap_clk),
        .CE(isneg_reg_41080),
        .D(p_Val2_1_fu_2852_p2[0]),
        .Q(p_Val2_1_reg_4114[0]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_4114_reg[1] 
       (.C(ap_clk),
        .CE(isneg_reg_41080),
        .D(p_Val2_1_fu_2852_p2[1]),
        .Q(p_Val2_1_reg_4114[1]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_4114_reg[2] 
       (.C(ap_clk),
        .CE(isneg_reg_41080),
        .D(p_Val2_1_fu_2852_p2[2]),
        .Q(p_Val2_1_reg_4114[2]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_4114_reg[3] 
       (.C(ap_clk),
        .CE(isneg_reg_41080),
        .D(p_Val2_1_fu_2852_p2[3]),
        .Q(p_Val2_1_reg_4114[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Val2_1_reg_4114_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_1_reg_4114_reg[3]_i_1_n_0 ,\p_Val2_1_reg_4114_reg[3]_i_1_n_1 ,\p_Val2_1_reg_4114_reg[3]_i_1_n_2 ,\p_Val2_1_reg_4114_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_1_reg_4114[3]_i_2_n_0 ,\p_Val2_1_reg_4114[3]_i_3_n_0 ,\p_Val2_1_reg_4114[3]_i_4_n_0 ,1'b0}),
        .O(p_Val2_1_fu_2852_p2[3:0]),
        .S({\p_Val2_1_reg_4114[3]_i_5_n_0 ,\p_Val2_1_reg_4114[3]_i_6_n_0 ,\p_Val2_1_reg_4114[3]_i_7_n_0 ,\p_Val2_1_reg_4114[3]_i_8_n_0 }));
  FDRE \p_Val2_1_reg_4114_reg[4] 
       (.C(ap_clk),
        .CE(isneg_reg_41080),
        .D(p_Val2_1_fu_2852_p2[4]),
        .Q(p_Val2_1_reg_4114[4]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_4114_reg[5] 
       (.C(ap_clk),
        .CE(isneg_reg_41080),
        .D(p_Val2_1_fu_2852_p2[5]),
        .Q(p_Val2_1_reg_4114[5]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_4114_reg[6] 
       (.C(ap_clk),
        .CE(isneg_reg_41080),
        .D(p_Val2_1_fu_2852_p2[6]),
        .Q(p_Val2_1_reg_4114[6]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_4114_reg[7] 
       (.C(ap_clk),
        .CE(isneg_reg_41080),
        .D(p_Val2_1_fu_2852_p2[7]),
        .Q(p_Val2_1_reg_4114[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Val2_1_reg_4114_reg[7]_i_1 
       (.CI(\p_Val2_1_reg_4114_reg[3]_i_1_n_0 ),
        .CO({\NLW_p_Val2_1_reg_4114_reg[7]_i_1_CO_UNCONNECTED [3],\p_Val2_1_reg_4114_reg[7]_i_1_n_1 ,\p_Val2_1_reg_4114_reg[7]_i_1_n_2 ,\p_Val2_1_reg_4114_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\p_Val2_1_reg_4114[7]_i_2_n_0 ,\p_Val2_1_reg_4114[7]_i_3_n_0 ,\p_Val2_1_reg_4114[7]_i_4_n_0 }),
        .O(p_Val2_1_fu_2852_p2[7:4]),
        .S({\p_Val2_1_reg_4114[7]_i_5_n_0 ,\p_Val2_1_reg_4114[7]_i_6_n_0 ,\p_Val2_1_reg_4114[7]_i_7_n_0 ,\p_Val2_1_reg_4114[7]_i_8_n_0 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_4_0_1_i_reg_3871_reg
       (.A({p_Val2_4_0_1_i_reg_3871_reg_0[7],p_Val2_4_0_1_i_reg_3871_reg_0[7],p_Val2_4_0_1_i_reg_3871_reg_0[7],p_Val2_4_0_1_i_reg_3871_reg_0[7],p_Val2_4_0_1_i_reg_3871_reg_0[7],p_Val2_4_0_1_i_reg_3871_reg_0[7],p_Val2_4_0_1_i_reg_3871_reg_0[7],p_Val2_4_0_1_i_reg_3871_reg_0[7],p_Val2_4_0_1_i_reg_3871_reg_0[7],p_Val2_4_0_1_i_reg_3871_reg_0[7],p_Val2_4_0_1_i_reg_3871_reg_0[7],p_Val2_4_0_1_i_reg_3871_reg_0[7],p_Val2_4_0_1_i_reg_3871_reg_0[7],p_Val2_4_0_1_i_reg_3871_reg_0[7],p_Val2_4_0_1_i_reg_3871_reg_0[7],p_Val2_4_0_1_i_reg_3871_reg_0[7],p_Val2_4_0_1_i_reg_3871_reg_0[7],p_Val2_4_0_1_i_reg_3871_reg_0[7],p_Val2_4_0_1_i_reg_3871_reg_0[7],p_Val2_4_0_1_i_reg_3871_reg_0[7],p_Val2_4_0_1_i_reg_3871_reg_0[7],p_Val2_4_0_1_i_reg_3871_reg_0[7],p_Val2_4_0_1_i_reg_3871_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_4_0_1_i_reg_3871_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_18_fu_606}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_4_0_1_i_reg_3871_reg_BCOUT_UNCONNECTED[17:0]),
        .C({r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_91,r_V_2_0_1_i_reg_3831_reg_n_92,r_V_2_0_1_i_reg_3831_reg_n_93,r_V_2_0_1_i_reg_3831_reg_n_94,r_V_2_0_1_i_reg_3831_reg_n_95,r_V_2_0_1_i_reg_3831_reg_n_96,r_V_2_0_1_i_reg_3831_reg_n_97,r_V_2_0_1_i_reg_3831_reg_n_98,r_V_2_0_1_i_reg_3831_reg_n_99,r_V_2_0_1_i_reg_3831_reg_n_100,r_V_2_0_1_i_reg_3831_reg_n_101,r_V_2_0_1_i_reg_3831_reg_n_102,r_V_2_0_1_i_reg_3831_reg_n_103,r_V_2_0_1_i_reg_3831_reg_n_104,r_V_2_0_1_i_reg_3831_reg_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_4_0_1_i_reg_3871_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_4_0_1_i_reg_3871_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Filter2D_U0_p_kernel_val_2_V_0_read),
        .CEA2(p_32_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .CEB2(p_32_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_32_in),
        .CEP(p_Val2_4_0_1_i_reg_38710),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_4_0_1_i_reg_3871_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_4_0_1_i_reg_3871_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_4_0_1_i_reg_3871_reg_P_UNCONNECTED[47:17],p_Val2_4_0_1_i_reg_3871_reg_n_89,p_Val2_4_0_1_i_reg_3871_reg_n_90,p_Val2_4_0_1_i_reg_3871_reg_n_91,p_Val2_4_0_1_i_reg_3871_reg_n_92,p_Val2_4_0_1_i_reg_3871_reg_n_93,p_Val2_4_0_1_i_reg_3871_reg_n_94,p_Val2_4_0_1_i_reg_3871_reg_n_95,p_Val2_4_0_1_i_reg_3871_reg_n_96,p_Val2_4_0_1_i_reg_3871_reg_n_97,p_Val2_4_0_1_i_reg_3871_reg_n_98,p_Val2_4_0_1_i_reg_3871_reg_n_99,p_Val2_4_0_1_i_reg_3871_reg_n_100,p_Val2_4_0_1_i_reg_3871_reg_n_101,p_Val2_4_0_1_i_reg_3871_reg_n_102,p_Val2_4_0_1_i_reg_3871_reg_n_103,p_Val2_4_0_1_i_reg_3871_reg_n_104,p_Val2_4_0_1_i_reg_3871_reg_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_4_0_1_i_reg_3871_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_4_0_1_i_reg_3871_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_Val2_4_0_1_i_reg_3871_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_4_0_1_i_reg_3871_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    p_Val2_4_0_1_i_reg_3871_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_9_U_n_1),
        .O(p_32_in));
  LUT3 #(
    .INIT(8'h40)) 
    p_Val2_4_0_1_i_reg_3871_reg_i_2
       (.I0(k_buf_0_val_9_U_n_1),
        .I1(ap_reg_pp0_iter5_or_cond_i_i_reg_3603),
        .I2(ap_enable_reg_pp0_iter6),
        .O(p_Val2_4_0_1_i_reg_38710));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_3_i_reg_4033[11]_i_2 
       (.I0(tmp39_reg_3938[10]),
        .I1(tmp45_reg_3943[10]),
        .I2(tmp50_reg_3953[10]),
        .O(\p_Val2_4_3_i_reg_4033[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_3_i_reg_4033[11]_i_3 
       (.I0(tmp39_reg_3938[9]),
        .I1(tmp45_reg_3943[9]),
        .I2(tmp50_reg_3953[9]),
        .O(\p_Val2_4_3_i_reg_4033[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_3_i_reg_4033[11]_i_4 
       (.I0(tmp39_reg_3938[8]),
        .I1(tmp45_reg_3943[8]),
        .I2(tmp50_reg_3953[8]),
        .O(\p_Val2_4_3_i_reg_4033[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_3_i_reg_4033[11]_i_5 
       (.I0(tmp39_reg_3938[7]),
        .I1(tmp45_reg_3943[7]),
        .I2(tmp_75_reg_3958[7]),
        .O(\p_Val2_4_3_i_reg_4033[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_3_i_reg_4033[11]_i_6 
       (.I0(tmp39_reg_3938[11]),
        .I1(tmp45_reg_3943[11]),
        .I2(tmp50_reg_3953[11]),
        .I3(\p_Val2_4_3_i_reg_4033[11]_i_2_n_0 ),
        .O(\p_Val2_4_3_i_reg_4033[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_3_i_reg_4033[11]_i_7 
       (.I0(tmp39_reg_3938[10]),
        .I1(tmp45_reg_3943[10]),
        .I2(tmp50_reg_3953[10]),
        .I3(\p_Val2_4_3_i_reg_4033[11]_i_3_n_0 ),
        .O(\p_Val2_4_3_i_reg_4033[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_3_i_reg_4033[11]_i_8 
       (.I0(tmp39_reg_3938[9]),
        .I1(tmp45_reg_3943[9]),
        .I2(tmp50_reg_3953[9]),
        .I3(\p_Val2_4_3_i_reg_4033[11]_i_4_n_0 ),
        .O(\p_Val2_4_3_i_reg_4033[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_3_i_reg_4033[11]_i_9 
       (.I0(tmp39_reg_3938[8]),
        .I1(tmp45_reg_3943[8]),
        .I2(tmp50_reg_3953[8]),
        .I3(\p_Val2_4_3_i_reg_4033[11]_i_5_n_0 ),
        .O(\p_Val2_4_3_i_reg_4033[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_3_i_reg_4033[15]_i_2 
       (.I0(tmp39_reg_3938[14]),
        .I1(tmp45_reg_3943[14]),
        .I2(tmp50_reg_3953[14]),
        .O(\p_Val2_4_3_i_reg_4033[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_3_i_reg_4033[15]_i_3 
       (.I0(tmp39_reg_3938[13]),
        .I1(tmp45_reg_3943[13]),
        .I2(tmp50_reg_3953[13]),
        .O(\p_Val2_4_3_i_reg_4033[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_3_i_reg_4033[15]_i_4 
       (.I0(tmp39_reg_3938[12]),
        .I1(tmp45_reg_3943[12]),
        .I2(tmp50_reg_3953[12]),
        .O(\p_Val2_4_3_i_reg_4033[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_3_i_reg_4033[15]_i_5 
       (.I0(tmp39_reg_3938[11]),
        .I1(tmp45_reg_3943[11]),
        .I2(tmp50_reg_3953[11]),
        .O(\p_Val2_4_3_i_reg_4033[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_3_i_reg_4033[15]_i_6 
       (.I0(\p_Val2_4_3_i_reg_4033[15]_i_2_n_0 ),
        .I1(tmp45_reg_3943[15]),
        .I2(tmp39_reg_3938[15]),
        .I3(tmp50_reg_3953[15]),
        .O(\p_Val2_4_3_i_reg_4033[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_3_i_reg_4033[15]_i_7 
       (.I0(tmp39_reg_3938[14]),
        .I1(tmp45_reg_3943[14]),
        .I2(tmp50_reg_3953[14]),
        .I3(\p_Val2_4_3_i_reg_4033[15]_i_3_n_0 ),
        .O(\p_Val2_4_3_i_reg_4033[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_3_i_reg_4033[15]_i_8 
       (.I0(tmp39_reg_3938[13]),
        .I1(tmp45_reg_3943[13]),
        .I2(tmp50_reg_3953[13]),
        .I3(\p_Val2_4_3_i_reg_4033[15]_i_4_n_0 ),
        .O(\p_Val2_4_3_i_reg_4033[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_3_i_reg_4033[15]_i_9 
       (.I0(tmp39_reg_3938[12]),
        .I1(tmp45_reg_3943[12]),
        .I2(tmp50_reg_3953[12]),
        .I3(\p_Val2_4_3_i_reg_4033[15]_i_5_n_0 ),
        .O(\p_Val2_4_3_i_reg_4033[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_4_3_i_reg_4033[19]_i_1 
       (.I0(ap_reg_pp0_iter8_or_cond_i_i_reg_3603),
        .I1(k_buf_0_val_9_U_n_1),
        .O(p_Val2_4_3_i_reg_40330));
  LUT4 #(
    .INIT(16'hD00D)) 
    \p_Val2_4_3_i_reg_4033[19]_i_3 
       (.I0(tmp45_reg_3943[16]),
        .I1(tmp39_reg_3938[16]),
        .I2(tmp39_reg_3938[17]),
        .I3(tmp50_reg_3953[17]),
        .O(\p_Val2_4_3_i_reg_4033[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \p_Val2_4_3_i_reg_4033[19]_i_4 
       (.I0(tmp50_reg_3953[16]),
        .I1(tmp39_reg_3938[16]),
        .I2(tmp45_reg_3943[16]),
        .O(\p_Val2_4_3_i_reg_4033[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_4_3_i_reg_4033[19]_i_5 
       (.I0(tmp39_reg_3938[16]),
        .I1(tmp45_reg_3943[16]),
        .I2(tmp50_reg_3953[16]),
        .O(\p_Val2_4_3_i_reg_4033[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \p_Val2_4_3_i_reg_4033[19]_i_6 
       (.I0(tmp50_reg_3953[17]),
        .I1(tmp39_reg_3938[17]),
        .I2(tmp39_reg_3938[18]),
        .I3(tmp50_reg_3953[18]),
        .I4(tmp39_reg_3938[19]),
        .O(\p_Val2_4_3_i_reg_4033[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB44B0FF00FF04BB4)) 
    \p_Val2_4_3_i_reg_4033[19]_i_7 
       (.I0(tmp39_reg_3938[16]),
        .I1(tmp45_reg_3943[16]),
        .I2(tmp50_reg_3953[18]),
        .I3(tmp39_reg_3938[18]),
        .I4(tmp50_reg_3953[17]),
        .I5(tmp39_reg_3938[17]),
        .O(\p_Val2_4_3_i_reg_4033[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h3C69963C)) 
    \p_Val2_4_3_i_reg_4033[19]_i_8 
       (.I0(tmp50_reg_3953[16]),
        .I1(tmp50_reg_3953[17]),
        .I2(tmp39_reg_3938[17]),
        .I3(tmp39_reg_3938[16]),
        .I4(tmp45_reg_3943[16]),
        .O(\p_Val2_4_3_i_reg_4033[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \p_Val2_4_3_i_reg_4033[19]_i_9 
       (.I0(tmp50_reg_3953[16]),
        .I1(tmp45_reg_3943[16]),
        .I2(tmp39_reg_3938[16]),
        .I3(tmp50_reg_3953[15]),
        .I4(tmp45_reg_3943[15]),
        .I5(tmp39_reg_3938[15]),
        .O(\p_Val2_4_3_i_reg_4033[19]_i_9_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_3_i_reg_4033[3]_i_2 
       (.I0(tmp39_reg_3938[2]),
        .I1(tmp45_reg_3943[2]),
        .I2(tmp_75_reg_3958[2]),
        .O(\p_Val2_4_3_i_reg_4033[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_3_i_reg_4033[3]_i_3 
       (.I0(tmp39_reg_3938[1]),
        .I1(tmp45_reg_3943[1]),
        .I2(tmp_75_reg_3958[1]),
        .O(\p_Val2_4_3_i_reg_4033[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_3_i_reg_4033[3]_i_4 
       (.I0(tmp39_reg_3938[0]),
        .I1(tmp45_reg_3943[0]),
        .I2(tmp_75_reg_3958[0]),
        .O(\p_Val2_4_3_i_reg_4033[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_3_i_reg_4033[3]_i_5 
       (.I0(tmp39_reg_3938[3]),
        .I1(tmp45_reg_3943[3]),
        .I2(tmp_75_reg_3958[3]),
        .I3(\p_Val2_4_3_i_reg_4033[3]_i_2_n_0 ),
        .O(\p_Val2_4_3_i_reg_4033[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_3_i_reg_4033[3]_i_6 
       (.I0(tmp39_reg_3938[2]),
        .I1(tmp45_reg_3943[2]),
        .I2(tmp_75_reg_3958[2]),
        .I3(\p_Val2_4_3_i_reg_4033[3]_i_3_n_0 ),
        .O(\p_Val2_4_3_i_reg_4033[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_3_i_reg_4033[3]_i_7 
       (.I0(tmp39_reg_3938[1]),
        .I1(tmp45_reg_3943[1]),
        .I2(tmp_75_reg_3958[1]),
        .I3(\p_Val2_4_3_i_reg_4033[3]_i_4_n_0 ),
        .O(\p_Val2_4_3_i_reg_4033[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_4_3_i_reg_4033[3]_i_8 
       (.I0(tmp39_reg_3938[0]),
        .I1(tmp45_reg_3943[0]),
        .I2(tmp_75_reg_3958[0]),
        .O(\p_Val2_4_3_i_reg_4033[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_3_i_reg_4033[7]_i_2 
       (.I0(tmp39_reg_3938[6]),
        .I1(tmp45_reg_3943[6]),
        .I2(tmp_75_reg_3958[6]),
        .O(\p_Val2_4_3_i_reg_4033[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_3_i_reg_4033[7]_i_3 
       (.I0(tmp39_reg_3938[5]),
        .I1(tmp45_reg_3943[5]),
        .I2(tmp_75_reg_3958[5]),
        .O(\p_Val2_4_3_i_reg_4033[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_3_i_reg_4033[7]_i_4 
       (.I0(tmp39_reg_3938[4]),
        .I1(tmp45_reg_3943[4]),
        .I2(tmp_75_reg_3958[4]),
        .O(\p_Val2_4_3_i_reg_4033[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_4_3_i_reg_4033[7]_i_5 
       (.I0(tmp39_reg_3938[3]),
        .I1(tmp45_reg_3943[3]),
        .I2(tmp_75_reg_3958[3]),
        .O(\p_Val2_4_3_i_reg_4033[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_3_i_reg_4033[7]_i_6 
       (.I0(tmp39_reg_3938[7]),
        .I1(tmp45_reg_3943[7]),
        .I2(tmp_75_reg_3958[7]),
        .I3(\p_Val2_4_3_i_reg_4033[7]_i_2_n_0 ),
        .O(\p_Val2_4_3_i_reg_4033[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_3_i_reg_4033[7]_i_7 
       (.I0(tmp39_reg_3938[6]),
        .I1(tmp45_reg_3943[6]),
        .I2(tmp_75_reg_3958[6]),
        .I3(\p_Val2_4_3_i_reg_4033[7]_i_3_n_0 ),
        .O(\p_Val2_4_3_i_reg_4033[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_3_i_reg_4033[7]_i_8 
       (.I0(tmp39_reg_3938[5]),
        .I1(tmp45_reg_3943[5]),
        .I2(tmp_75_reg_3958[5]),
        .I3(\p_Val2_4_3_i_reg_4033[7]_i_4_n_0 ),
        .O(\p_Val2_4_3_i_reg_4033[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_4_3_i_reg_4033[7]_i_9 
       (.I0(tmp39_reg_3938[4]),
        .I1(tmp45_reg_3943[4]),
        .I2(tmp_75_reg_3958[4]),
        .I3(\p_Val2_4_3_i_reg_4033[7]_i_5_n_0 ),
        .O(\p_Val2_4_3_i_reg_4033[7]_i_9_n_0 ));
  FDRE \p_Val2_4_3_i_reg_4033_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(p_Val2_4_3_i_fu_2644_p2[0]),
        .Q(p_Val2_4_3_i_reg_4033[0]),
        .R(1'b0));
  FDRE \p_Val2_4_3_i_reg_4033_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(p_Val2_4_3_i_fu_2644_p2[10]),
        .Q(p_Val2_4_3_i_reg_4033[10]),
        .R(1'b0));
  FDRE \p_Val2_4_3_i_reg_4033_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(p_Val2_4_3_i_fu_2644_p2[11]),
        .Q(p_Val2_4_3_i_reg_4033[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Val2_4_3_i_reg_4033_reg[11]_i_1 
       (.CI(\p_Val2_4_3_i_reg_4033_reg[7]_i_1_n_0 ),
        .CO({\p_Val2_4_3_i_reg_4033_reg[11]_i_1_n_0 ,\p_Val2_4_3_i_reg_4033_reg[11]_i_1_n_1 ,\p_Val2_4_3_i_reg_4033_reg[11]_i_1_n_2 ,\p_Val2_4_3_i_reg_4033_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_4_3_i_reg_4033[11]_i_2_n_0 ,\p_Val2_4_3_i_reg_4033[11]_i_3_n_0 ,\p_Val2_4_3_i_reg_4033[11]_i_4_n_0 ,\p_Val2_4_3_i_reg_4033[11]_i_5_n_0 }),
        .O(p_Val2_4_3_i_fu_2644_p2[11:8]),
        .S({\p_Val2_4_3_i_reg_4033[11]_i_6_n_0 ,\p_Val2_4_3_i_reg_4033[11]_i_7_n_0 ,\p_Val2_4_3_i_reg_4033[11]_i_8_n_0 ,\p_Val2_4_3_i_reg_4033[11]_i_9_n_0 }));
  FDRE \p_Val2_4_3_i_reg_4033_reg[12] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(p_Val2_4_3_i_fu_2644_p2[12]),
        .Q(p_Val2_4_3_i_reg_4033[12]),
        .R(1'b0));
  FDRE \p_Val2_4_3_i_reg_4033_reg[13] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(p_Val2_4_3_i_fu_2644_p2[13]),
        .Q(p_Val2_4_3_i_reg_4033[13]),
        .R(1'b0));
  FDRE \p_Val2_4_3_i_reg_4033_reg[14] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(p_Val2_4_3_i_fu_2644_p2[14]),
        .Q(p_Val2_4_3_i_reg_4033[14]),
        .R(1'b0));
  FDRE \p_Val2_4_3_i_reg_4033_reg[15] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(p_Val2_4_3_i_fu_2644_p2[15]),
        .Q(p_Val2_4_3_i_reg_4033[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Val2_4_3_i_reg_4033_reg[15]_i_1 
       (.CI(\p_Val2_4_3_i_reg_4033_reg[11]_i_1_n_0 ),
        .CO({\p_Val2_4_3_i_reg_4033_reg[15]_i_1_n_0 ,\p_Val2_4_3_i_reg_4033_reg[15]_i_1_n_1 ,\p_Val2_4_3_i_reg_4033_reg[15]_i_1_n_2 ,\p_Val2_4_3_i_reg_4033_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_4_3_i_reg_4033[15]_i_2_n_0 ,\p_Val2_4_3_i_reg_4033[15]_i_3_n_0 ,\p_Val2_4_3_i_reg_4033[15]_i_4_n_0 ,\p_Val2_4_3_i_reg_4033[15]_i_5_n_0 }),
        .O(p_Val2_4_3_i_fu_2644_p2[15:12]),
        .S({\p_Val2_4_3_i_reg_4033[15]_i_6_n_0 ,\p_Val2_4_3_i_reg_4033[15]_i_7_n_0 ,\p_Val2_4_3_i_reg_4033[15]_i_8_n_0 ,\p_Val2_4_3_i_reg_4033[15]_i_9_n_0 }));
  FDRE \p_Val2_4_3_i_reg_4033_reg[16] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(p_Val2_4_3_i_fu_2644_p2[16]),
        .Q(p_Val2_4_3_i_reg_4033[16]),
        .R(1'b0));
  FDRE \p_Val2_4_3_i_reg_4033_reg[17] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(p_Val2_4_3_i_fu_2644_p2[17]),
        .Q(p_Val2_4_3_i_reg_4033[17]),
        .R(1'b0));
  FDRE \p_Val2_4_3_i_reg_4033_reg[18] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(p_Val2_4_3_i_fu_2644_p2[18]),
        .Q(p_Val2_4_3_i_reg_4033[18]),
        .R(1'b0));
  FDRE \p_Val2_4_3_i_reg_4033_reg[19] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(p_Val2_4_3_i_fu_2644_p2[19]),
        .Q(p_Val2_4_3_i_reg_4033[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Val2_4_3_i_reg_4033_reg[19]_i_2 
       (.CI(\p_Val2_4_3_i_reg_4033_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_Val2_4_3_i_reg_4033_reg[19]_i_2_CO_UNCONNECTED [3],\p_Val2_4_3_i_reg_4033_reg[19]_i_2_n_1 ,\p_Val2_4_3_i_reg_4033_reg[19]_i_2_n_2 ,\p_Val2_4_3_i_reg_4033_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\p_Val2_4_3_i_reg_4033[19]_i_3_n_0 ,\p_Val2_4_3_i_reg_4033[19]_i_4_n_0 ,\p_Val2_4_3_i_reg_4033[19]_i_5_n_0 }),
        .O(p_Val2_4_3_i_fu_2644_p2[19:16]),
        .S({\p_Val2_4_3_i_reg_4033[19]_i_6_n_0 ,\p_Val2_4_3_i_reg_4033[19]_i_7_n_0 ,\p_Val2_4_3_i_reg_4033[19]_i_8_n_0 ,\p_Val2_4_3_i_reg_4033[19]_i_9_n_0 }));
  FDRE \p_Val2_4_3_i_reg_4033_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(p_Val2_4_3_i_fu_2644_p2[1]),
        .Q(p_Val2_4_3_i_reg_4033[1]),
        .R(1'b0));
  FDRE \p_Val2_4_3_i_reg_4033_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(p_Val2_4_3_i_fu_2644_p2[2]),
        .Q(p_Val2_4_3_i_reg_4033[2]),
        .R(1'b0));
  FDRE \p_Val2_4_3_i_reg_4033_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(p_Val2_4_3_i_fu_2644_p2[3]),
        .Q(p_Val2_4_3_i_reg_4033[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Val2_4_3_i_reg_4033_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_4_3_i_reg_4033_reg[3]_i_1_n_0 ,\p_Val2_4_3_i_reg_4033_reg[3]_i_1_n_1 ,\p_Val2_4_3_i_reg_4033_reg[3]_i_1_n_2 ,\p_Val2_4_3_i_reg_4033_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_4_3_i_reg_4033[3]_i_2_n_0 ,\p_Val2_4_3_i_reg_4033[3]_i_3_n_0 ,\p_Val2_4_3_i_reg_4033[3]_i_4_n_0 ,1'b0}),
        .O(p_Val2_4_3_i_fu_2644_p2[3:0]),
        .S({\p_Val2_4_3_i_reg_4033[3]_i_5_n_0 ,\p_Val2_4_3_i_reg_4033[3]_i_6_n_0 ,\p_Val2_4_3_i_reg_4033[3]_i_7_n_0 ,\p_Val2_4_3_i_reg_4033[3]_i_8_n_0 }));
  FDRE \p_Val2_4_3_i_reg_4033_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(p_Val2_4_3_i_fu_2644_p2[4]),
        .Q(p_Val2_4_3_i_reg_4033[4]),
        .R(1'b0));
  FDRE \p_Val2_4_3_i_reg_4033_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(p_Val2_4_3_i_fu_2644_p2[5]),
        .Q(p_Val2_4_3_i_reg_4033[5]),
        .R(1'b0));
  FDRE \p_Val2_4_3_i_reg_4033_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(p_Val2_4_3_i_fu_2644_p2[6]),
        .Q(p_Val2_4_3_i_reg_4033[6]),
        .R(1'b0));
  FDRE \p_Val2_4_3_i_reg_4033_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(p_Val2_4_3_i_fu_2644_p2[7]),
        .Q(p_Val2_4_3_i_reg_4033[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Val2_4_3_i_reg_4033_reg[7]_i_1 
       (.CI(\p_Val2_4_3_i_reg_4033_reg[3]_i_1_n_0 ),
        .CO({\p_Val2_4_3_i_reg_4033_reg[7]_i_1_n_0 ,\p_Val2_4_3_i_reg_4033_reg[7]_i_1_n_1 ,\p_Val2_4_3_i_reg_4033_reg[7]_i_1_n_2 ,\p_Val2_4_3_i_reg_4033_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_4_3_i_reg_4033[7]_i_2_n_0 ,\p_Val2_4_3_i_reg_4033[7]_i_3_n_0 ,\p_Val2_4_3_i_reg_4033[7]_i_4_n_0 ,\p_Val2_4_3_i_reg_4033[7]_i_5_n_0 }),
        .O(p_Val2_4_3_i_fu_2644_p2[7:4]),
        .S({\p_Val2_4_3_i_reg_4033[7]_i_6_n_0 ,\p_Val2_4_3_i_reg_4033[7]_i_7_n_0 ,\p_Val2_4_3_i_reg_4033[7]_i_8_n_0 ,\p_Val2_4_3_i_reg_4033[7]_i_9_n_0 }));
  FDRE \p_Val2_4_3_i_reg_4033_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(p_Val2_4_3_i_fu_2644_p2[8]),
        .Q(p_Val2_4_3_i_reg_4033[8]),
        .R(1'b0));
  FDRE \p_Val2_4_3_i_reg_4033_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(p_Val2_4_3_i_fu_2644_p2[9]),
        .Q(p_Val2_4_3_i_reg_4033[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF0000FFFE)) 
    \p_Val2_s_reg_4124[0]_i_1 
       (.I0(\p_Val2_s_reg_4124[7]_i_3_n_0 ),
        .I1(\p_Val2_s_reg_4124[7]_i_4_n_0 ),
        .I2(p_Result_3_i_i_i_reg_4119[1]),
        .I3(p_Result_3_i_i_i_reg_4119[11]),
        .I4(isneg_reg_4108),
        .I5(p_Val2_1_reg_4114[0]),
        .O(p_Val2_s_fu_2896_p3[0]));
  LUT6 #(
    .INIT(64'h0000FFFF0000FFFE)) 
    \p_Val2_s_reg_4124[1]_i_1 
       (.I0(\p_Val2_s_reg_4124[7]_i_3_n_0 ),
        .I1(\p_Val2_s_reg_4124[7]_i_4_n_0 ),
        .I2(p_Result_3_i_i_i_reg_4119[1]),
        .I3(p_Result_3_i_i_i_reg_4119[11]),
        .I4(isneg_reg_4108),
        .I5(p_Val2_1_reg_4114[1]),
        .O(p_Val2_s_fu_2896_p3[1]));
  LUT6 #(
    .INIT(64'h0000FFFF0000FFFE)) 
    \p_Val2_s_reg_4124[2]_i_1 
       (.I0(\p_Val2_s_reg_4124[7]_i_3_n_0 ),
        .I1(\p_Val2_s_reg_4124[7]_i_4_n_0 ),
        .I2(p_Result_3_i_i_i_reg_4119[1]),
        .I3(p_Result_3_i_i_i_reg_4119[11]),
        .I4(isneg_reg_4108),
        .I5(p_Val2_1_reg_4114[2]),
        .O(p_Val2_s_fu_2896_p3[2]));
  LUT6 #(
    .INIT(64'h0000FFFF0000FFFE)) 
    \p_Val2_s_reg_4124[3]_i_1 
       (.I0(\p_Val2_s_reg_4124[7]_i_3_n_0 ),
        .I1(\p_Val2_s_reg_4124[7]_i_4_n_0 ),
        .I2(p_Result_3_i_i_i_reg_4119[1]),
        .I3(p_Result_3_i_i_i_reg_4119[11]),
        .I4(isneg_reg_4108),
        .I5(p_Val2_1_reg_4114[3]),
        .O(p_Val2_s_fu_2896_p3[3]));
  LUT6 #(
    .INIT(64'h0000FFFF0000FFFE)) 
    \p_Val2_s_reg_4124[4]_i_1 
       (.I0(\p_Val2_s_reg_4124[7]_i_3_n_0 ),
        .I1(\p_Val2_s_reg_4124[7]_i_4_n_0 ),
        .I2(p_Result_3_i_i_i_reg_4119[1]),
        .I3(p_Result_3_i_i_i_reg_4119[11]),
        .I4(isneg_reg_4108),
        .I5(p_Val2_1_reg_4114[4]),
        .O(p_Val2_s_fu_2896_p3[4]));
  LUT6 #(
    .INIT(64'h0000FFFF0000FFFE)) 
    \p_Val2_s_reg_4124[5]_i_1 
       (.I0(\p_Val2_s_reg_4124[7]_i_3_n_0 ),
        .I1(\p_Val2_s_reg_4124[7]_i_4_n_0 ),
        .I2(p_Result_3_i_i_i_reg_4119[1]),
        .I3(p_Result_3_i_i_i_reg_4119[11]),
        .I4(isneg_reg_4108),
        .I5(p_Val2_1_reg_4114[5]),
        .O(p_Val2_s_fu_2896_p3[5]));
  LUT6 #(
    .INIT(64'h0000FFFF0000FFFE)) 
    \p_Val2_s_reg_4124[6]_i_1 
       (.I0(\p_Val2_s_reg_4124[7]_i_3_n_0 ),
        .I1(\p_Val2_s_reg_4124[7]_i_4_n_0 ),
        .I2(p_Result_3_i_i_i_reg_4119[1]),
        .I3(p_Result_3_i_i_i_reg_4119[11]),
        .I4(isneg_reg_4108),
        .I5(p_Val2_1_reg_4114[6]),
        .O(p_Val2_s_fu_2896_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_s_reg_4124[7]_i_1 
       (.I0(ap_reg_pp0_iter11_or_cond_i_i_reg_3603),
        .I1(k_buf_0_val_9_U_n_1),
        .O(p_Val2_s_reg_41240));
  LUT6 #(
    .INIT(64'h0000FFFF0000FFFE)) 
    \p_Val2_s_reg_4124[7]_i_2 
       (.I0(\p_Val2_s_reg_4124[7]_i_3_n_0 ),
        .I1(\p_Val2_s_reg_4124[7]_i_4_n_0 ),
        .I2(p_Result_3_i_i_i_reg_4119[1]),
        .I3(p_Result_3_i_i_i_reg_4119[11]),
        .I4(isneg_reg_4108),
        .I5(p_Val2_1_reg_4114[7]),
        .O(p_Val2_s_fu_2896_p3[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \p_Val2_s_reg_4124[7]_i_3 
       (.I0(p_Result_3_i_i_i_reg_4119[6]),
        .I1(p_Result_3_i_i_i_reg_4119[4]),
        .I2(p_Result_3_i_i_i_reg_4119[2]),
        .I3(p_Result_3_i_i_i_reg_4119[7]),
        .I4(p_Result_3_i_i_i_reg_4119[8]),
        .I5(p_Result_3_i_i_i_reg_4119[10]),
        .O(\p_Val2_s_reg_4124[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \p_Val2_s_reg_4124[7]_i_4 
       (.I0(p_Result_3_i_i_i_reg_4119[9]),
        .I1(p_Result_3_i_i_i_reg_4119[5]),
        .I2(p_Result_3_i_i_i_reg_4119[3]),
        .I3(p_Result_3_i_i_i_reg_4119[0]),
        .O(\p_Val2_s_reg_4124[7]_i_4_n_0 ));
  FDRE \p_Val2_s_reg_4124_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_41240),
        .D(p_Val2_s_fu_2896_p3[0]),
        .Q(\p_Val2_s_reg_4124_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_4124_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_41240),
        .D(p_Val2_s_fu_2896_p3[1]),
        .Q(\p_Val2_s_reg_4124_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_4124_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_41240),
        .D(p_Val2_s_fu_2896_p3[2]),
        .Q(\p_Val2_s_reg_4124_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_4124_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_41240),
        .D(p_Val2_s_fu_2896_p3[3]),
        .Q(\p_Val2_s_reg_4124_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_4124_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_41240),
        .D(p_Val2_s_fu_2896_p3[4]),
        .Q(\p_Val2_s_reg_4124_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_4124_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_41240),
        .D(p_Val2_s_fu_2896_p3[5]),
        .Q(\p_Val2_s_reg_4124_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_4124_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_41240),
        .D(p_Val2_s_fu_2896_p3[6]),
        .Q(\p_Val2_s_reg_4124_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_4124_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_41240),
        .D(p_Val2_s_fu_2896_p3[7]),
        .Q(\p_Val2_s_reg_4124_reg[7]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \p_assign_6_1_i_reg_3449[10]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [8]),
        .I1(\t_V_reg_939_reg[10]_0 [1]),
        .I2(\p_assign_7_i_reg_3444[11]_i_3_n_0 ),
        .I3(\t_V_reg_939_reg[10]_0 [4]),
        .I4(\p_assign_7_i_reg_3444[11]_i_2_n_0 ),
        .I5(\t_V_reg_939_reg[10]_0 [9]),
        .O(p_assign_6_1_i_fu_1250_p2[10]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \p_assign_6_1_i_reg_3449[11]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [8]),
        .I1(\t_V_reg_939_reg[10]_0 [1]),
        .I2(\p_assign_7_i_reg_3444[11]_i_3_n_0 ),
        .I3(\t_V_reg_939_reg[10]_0 [4]),
        .I4(\p_assign_7_i_reg_3444[11]_i_2_n_0 ),
        .I5(\t_V_reg_939_reg[10]_0 [9]),
        .O(p_assign_6_1_i_fu_1250_p2[11]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \p_assign_6_1_i_reg_3449[1]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [1]),
        .O(p_1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \p_assign_6_1_i_reg_3449[3]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [1]),
        .I1(\t_V_reg_939_reg[10]_0 [2]),
        .I2(\t_V_reg_939_reg[10]_0 [3]),
        .O(p_assign_6_1_i_fu_1250_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \p_assign_6_1_i_reg_3449[4]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [1]),
        .I1(\t_V_reg_939_reg[10]_0 [3]),
        .I2(\t_V_reg_939_reg[10]_0 [2]),
        .I3(\t_V_reg_939_reg[10]_0 [4]),
        .O(p_assign_6_1_i_fu_1250_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \p_assign_6_1_i_reg_3449[5]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [1]),
        .I1(\t_V_reg_939_reg[10]_0 [2]),
        .I2(\t_V_reg_939_reg[10]_0 [3]),
        .I3(\t_V_reg_939_reg[10]_0 [4]),
        .I4(\t_V_reg_939_reg[10]_0 [5]),
        .O(p_assign_6_1_i_fu_1250_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \p_assign_6_1_i_reg_3449[6]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [1]),
        .I1(\t_V_reg_939_reg[10]_0 [4]),
        .I2(\t_V_reg_939_reg[10]_0 [3]),
        .I3(\t_V_reg_939_reg[10]_0 [2]),
        .I4(\t_V_reg_939_reg[10]_0 [5]),
        .I5(\t_V_reg_939_reg[10]_0 [6]),
        .O(p_assign_6_1_i_fu_1250_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \p_assign_6_1_i_reg_3449[7]_i_1 
       (.I0(\tmp_118_i_reg_3431[8]_i_2_n_0 ),
        .I1(\t_V_reg_939_reg[10]_0 [1]),
        .I2(\t_V_reg_939_reg[10]_0 [6]),
        .I3(\t_V_reg_939_reg[10]_0 [7]),
        .O(p_assign_6_1_i_fu_1250_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \p_assign_6_1_i_reg_3449[8]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [6]),
        .I1(\t_V_reg_939_reg[10]_0 [1]),
        .I2(\tmp_118_i_reg_3431[8]_i_2_n_0 ),
        .I3(\t_V_reg_939_reg[10]_0 [7]),
        .I4(\t_V_reg_939_reg_n_0_[8] ),
        .O(p_assign_6_1_i_fu_1250_p2[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \p_assign_6_1_i_reg_3449[9]_i_1 
       (.I0(\p_assign_7_i_reg_3444[11]_i_2_n_0 ),
        .I1(\t_V_reg_939_reg[10]_0 [4]),
        .I2(\t_V_reg_939_reg[10]_0 [3]),
        .I3(\t_V_reg_939_reg[10]_0 [2]),
        .I4(\t_V_reg_939_reg[10]_0 [1]),
        .I5(\t_V_reg_939_reg[10]_0 [8]),
        .O(p_assign_6_1_i_fu_1250_p2[9]));
  FDRE \p_assign_6_1_i_reg_3449_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\t_V_reg_939_reg[10]_0 [0]),
        .Q(\p_assign_6_1_i_reg_3449_reg[0]_0 ),
        .R(1'b0));
  FDRE \p_assign_6_1_i_reg_3449_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_i_fu_1250_p2[10]),
        .Q(\p_assign_6_1_i_reg_3449_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \p_assign_6_1_i_reg_3449_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_i_fu_1250_p2[11]),
        .Q(tmp_32_fu_1372_p3),
        .R(1'b0));
  FDRE \p_assign_6_1_i_reg_3449_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_out[1]),
        .Q(\p_assign_6_1_i_reg_3449_reg[1]_0 ),
        .R(1'b0));
  FDRE \p_assign_6_1_i_reg_3449_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_i_fu_1250_p2[3]),
        .Q(\p_assign_6_1_i_reg_3449_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_assign_6_1_i_reg_3449_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_i_fu_1250_p2[4]),
        .Q(\p_assign_6_1_i_reg_3449_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_assign_6_1_i_reg_3449_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_i_fu_1250_p2[5]),
        .Q(\p_assign_6_1_i_reg_3449_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_assign_6_1_i_reg_3449_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_i_fu_1250_p2[6]),
        .Q(\p_assign_6_1_i_reg_3449_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_assign_6_1_i_reg_3449_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_i_fu_1250_p2[7]),
        .Q(\p_assign_6_1_i_reg_3449_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_assign_6_1_i_reg_3449_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_i_fu_1250_p2[8]),
        .Q(\p_assign_6_1_i_reg_3449_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_assign_6_1_i_reg_3449_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_1_i_fu_1250_p2[9]),
        .Q(\p_assign_6_1_i_reg_3449_reg[10]_0 [6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hFFEA0015)) 
    \p_assign_6_2_i_reg_3467[10]_i_1 
       (.I0(\tmp_17_i_reg_3405[0]_i_2_n_0 ),
        .I1(\t_V_reg_939_reg[10]_0 [1]),
        .I2(\t_V_reg_939_reg[10]_0 [0]),
        .I3(\t_V_reg_939_reg[10]_0 [8]),
        .I4(\t_V_reg_939_reg[10]_0 [9]),
        .O(p_assign_6_2_i_fu_1270_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00000015)) 
    \p_assign_6_2_i_reg_3467[11]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [8]),
        .I1(\t_V_reg_939_reg[10]_0 [0]),
        .I2(\t_V_reg_939_reg[10]_0 [1]),
        .I3(\tmp_17_i_reg_3405[0]_i_2_n_0 ),
        .I4(\t_V_reg_939_reg[10]_0 [9]),
        .O(p_assign_6_2_i_fu_1270_p2[11]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \p_assign_6_2_i_reg_3467[2]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [1]),
        .I1(\t_V_reg_939_reg[10]_0 [0]),
        .I2(\t_V_reg_939_reg[10]_0 [2]),
        .O(p_assign_6_2_i_fu_1270_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hF807)) 
    \p_assign_6_2_i_reg_3467[3]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [0]),
        .I1(\t_V_reg_939_reg[10]_0 [1]),
        .I2(\t_V_reg_939_reg[10]_0 [2]),
        .I3(\t_V_reg_939_reg[10]_0 [3]),
        .O(p_assign_6_2_i_fu_1270_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFFF80007)) 
    \p_assign_6_2_i_reg_3467[4]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [0]),
        .I1(\t_V_reg_939_reg[10]_0 [1]),
        .I2(\t_V_reg_939_reg[10]_0 [3]),
        .I3(\t_V_reg_939_reg[10]_0 [2]),
        .I4(\t_V_reg_939_reg[10]_0 [4]),
        .O(p_assign_6_2_i_fu_1270_p2[4]));
  LUT6 #(
    .INIT(64'hFFFFFEEE00000111)) 
    \p_assign_6_2_i_reg_3467[5]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [2]),
        .I1(\t_V_reg_939_reg[10]_0 [3]),
        .I2(\t_V_reg_939_reg[10]_0 [1]),
        .I3(\t_V_reg_939_reg[10]_0 [0]),
        .I4(\t_V_reg_939_reg[10]_0 [4]),
        .I5(\t_V_reg_939_reg[10]_0 [5]),
        .O(p_assign_6_2_i_fu_1270_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000002)) 
    \p_assign_6_2_i_reg_3467[6]_i_1 
       (.I0(\i_V_reg_3391[6]_i_2_n_0 ),
        .I1(\t_V_reg_939_reg[10]_0 [4]),
        .I2(\t_V_reg_939_reg[10]_0 [3]),
        .I3(\t_V_reg_939_reg[10]_0 [2]),
        .I4(\t_V_reg_939_reg[10]_0 [5]),
        .I5(\t_V_reg_939_reg[10]_0 [6]),
        .O(p_assign_6_2_i_fu_1270_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFFEA0015)) 
    \p_assign_6_2_i_reg_3467[7]_i_1 
       (.I0(\tmp_118_i_reg_3431[8]_i_2_n_0 ),
        .I1(\t_V_reg_939_reg[10]_0 [1]),
        .I2(\t_V_reg_939_reg[10]_0 [0]),
        .I3(\t_V_reg_939_reg[10]_0 [6]),
        .I4(\t_V_reg_939_reg[10]_0 [7]),
        .O(p_assign_6_2_i_fu_1270_p2[7]));
  LUT6 #(
    .INIT(64'hFFFEFEFE00010101)) 
    \p_assign_6_2_i_reg_3467[8]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [7]),
        .I1(\t_V_reg_939_reg[10]_0 [6]),
        .I2(\tmp_118_i_reg_3431[8]_i_2_n_0 ),
        .I3(\t_V_reg_939_reg[10]_0 [0]),
        .I4(\t_V_reg_939_reg[10]_0 [1]),
        .I5(\t_V_reg_939_reg_n_0_[8] ),
        .O(p_assign_6_2_i_fu_1270_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hF807)) 
    \p_assign_6_2_i_reg_3467[9]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [0]),
        .I1(\t_V_reg_939_reg[10]_0 [1]),
        .I2(\tmp_17_i_reg_3405[0]_i_2_n_0 ),
        .I3(\t_V_reg_939_reg[10]_0 [8]),
        .O(p_assign_6_2_i_fu_1270_p2[9]));
  FDRE \p_assign_6_2_i_reg_3467_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_i_fu_1270_p2[10]),
        .Q(\p_assign_6_2_i_reg_3467_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \p_assign_6_2_i_reg_3467_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_i_fu_1270_p2[11]),
        .Q(tmp_42_fu_1409_p3),
        .R(1'b0));
  FDRE \p_assign_6_2_i_reg_3467_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(i_V_fu_1185_p2[1]),
        .Q(\p_assign_6_2_i_reg_3467_reg[1]_0 ),
        .R(1'b0));
  FDRE \p_assign_6_2_i_reg_3467_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_i_fu_1270_p2[2]),
        .Q(\p_assign_6_2_i_reg_3467_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_assign_6_2_i_reg_3467_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_i_fu_1270_p2[3]),
        .Q(\p_assign_6_2_i_reg_3467_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_assign_6_2_i_reg_3467_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_i_fu_1270_p2[4]),
        .Q(\p_assign_6_2_i_reg_3467_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_assign_6_2_i_reg_3467_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_i_fu_1270_p2[5]),
        .Q(\p_assign_6_2_i_reg_3467_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_assign_6_2_i_reg_3467_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_i_fu_1270_p2[6]),
        .Q(\p_assign_6_2_i_reg_3467_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_assign_6_2_i_reg_3467_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_i_fu_1270_p2[7]),
        .Q(\p_assign_6_2_i_reg_3467_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_assign_6_2_i_reg_3467_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_i_fu_1270_p2[8]),
        .Q(\p_assign_6_2_i_reg_3467_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_assign_6_2_i_reg_3467_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_2_i_fu_1270_p2[9]),
        .Q(\p_assign_6_2_i_reg_3467_reg[10]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \p_assign_6_3_i_reg_3485[10]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [8]),
        .I1(\p_assign_7_i_reg_3444[11]_i_2_n_0 ),
        .I2(\t_V_reg_939_reg[10]_0 [4]),
        .I3(\t_V_reg_939_reg[10]_0 [3]),
        .I4(\t_V_reg_939_reg[10]_0 [2]),
        .I5(\t_V_reg_939_reg[10]_0 [9]),
        .O(p_assign_6_3_i_fu_1290_p2[10]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \p_assign_6_3_i_reg_3485[11]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [9]),
        .I1(\t_V_reg_939_reg[10]_0 [2]),
        .I2(\t_V_reg_939_reg[10]_0 [3]),
        .I3(\t_V_reg_939_reg[10]_0 [4]),
        .I4(\p_assign_7_i_reg_3444[11]_i_2_n_0 ),
        .I5(\t_V_reg_939_reg[10]_0 [8]),
        .O(\p_assign_6_3_i_reg_3485[11]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_assign_6_3_i_reg_3485[2]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [2]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_assign_6_3_i_reg_3485[3]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [3]),
        .I1(\t_V_reg_939_reg[10]_0 [2]),
        .O(p_assign_6_3_i_fu_1290_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \p_assign_6_3_i_reg_3485[4]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [2]),
        .I1(\t_V_reg_939_reg[10]_0 [3]),
        .I2(\t_V_reg_939_reg[10]_0 [4]),
        .O(p_assign_6_3_i_fu_1290_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \p_assign_6_3_i_reg_3485[5]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [4]),
        .I1(\t_V_reg_939_reg[10]_0 [3]),
        .I2(\t_V_reg_939_reg[10]_0 [2]),
        .I3(\t_V_reg_939_reg[10]_0 [5]),
        .O(p_assign_6_3_i_fu_1290_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \p_assign_6_3_i_reg_3485[6]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [5]),
        .I1(\t_V_reg_939_reg[10]_0 [2]),
        .I2(\t_V_reg_939_reg[10]_0 [3]),
        .I3(\t_V_reg_939_reg[10]_0 [4]),
        .I4(\t_V_reg_939_reg[10]_0 [6]),
        .O(p_assign_6_3_i_fu_1290_p2[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \p_assign_6_3_i_reg_3485[7]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [6]),
        .I1(\t_V_reg_939_reg[10]_0 [4]),
        .I2(\t_V_reg_939_reg[10]_0 [3]),
        .I3(\t_V_reg_939_reg[10]_0 [2]),
        .I4(\t_V_reg_939_reg[10]_0 [5]),
        .I5(\t_V_reg_939_reg[10]_0 [7]),
        .O(p_assign_6_3_i_fu_1290_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \p_assign_6_3_i_reg_3485[8]_i_1 
       (.I0(\tmp_118_i_reg_3431[8]_i_2_n_0 ),
        .I1(\t_V_reg_939_reg[10]_0 [6]),
        .I2(\t_V_reg_939_reg[10]_0 [7]),
        .I3(\t_V_reg_939_reg_n_0_[8] ),
        .O(p_assign_6_3_i_fu_1290_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \p_assign_6_3_i_reg_3485[9]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [2]),
        .I1(\t_V_reg_939_reg[10]_0 [3]),
        .I2(\t_V_reg_939_reg[10]_0 [4]),
        .I3(\p_assign_7_i_reg_3444[11]_i_2_n_0 ),
        .I4(\t_V_reg_939_reg[10]_0 [8]),
        .O(p_assign_6_3_i_fu_1290_p2[9]));
  FDRE \p_assign_6_3_i_reg_3485_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_3_i_fu_1290_p2[10]),
        .Q(\p_assign_6_3_i_reg_3485_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \p_assign_6_3_i_reg_3485_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_6_3_i_reg_3485[11]_i_1_n_0 ),
        .Q(tmp_48_fu_1446_p3),
        .R(1'b0));
  FDRE \p_assign_6_3_i_reg_3485_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_out[2]),
        .Q(\p_assign_6_3_i_reg_3485_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_assign_6_3_i_reg_3485_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_3_i_fu_1290_p2[3]),
        .Q(\p_assign_6_3_i_reg_3485_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_assign_6_3_i_reg_3485_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_3_i_fu_1290_p2[4]),
        .Q(\p_assign_6_3_i_reg_3485_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_assign_6_3_i_reg_3485_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_3_i_fu_1290_p2[5]),
        .Q(\p_assign_6_3_i_reg_3485_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_assign_6_3_i_reg_3485_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_3_i_fu_1290_p2[6]),
        .Q(\p_assign_6_3_i_reg_3485_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_assign_6_3_i_reg_3485_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_3_i_fu_1290_p2[7]),
        .Q(\p_assign_6_3_i_reg_3485_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_assign_6_3_i_reg_3485_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_3_i_fu_1290_p2[8]),
        .Q(\p_assign_6_3_i_reg_3485_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_assign_6_3_i_reg_3485_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_3_i_fu_1290_p2[9]),
        .Q(\p_assign_6_3_i_reg_3485_reg[10]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \p_assign_6_4_i_reg_3503[10]_i_1 
       (.I0(\p_assign_6_4_i_reg_3503[10]_i_2_n_0 ),
        .I1(\p_assign_7_i_reg_3444[11]_i_2_n_0 ),
        .I2(\t_V_reg_939_reg[10]_0 [8]),
        .I3(\t_V_reg_939_reg[10]_0 [9]),
        .O(p_assign_6_4_i_fu_1310_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFFFFEEEA)) 
    \p_assign_6_4_i_reg_3503[10]_i_2 
       (.I0(\t_V_reg_939_reg[10]_0 [4]),
        .I1(\t_V_reg_939_reg[10]_0 [2]),
        .I2(\t_V_reg_939_reg[10]_0 [0]),
        .I3(\t_V_reg_939_reg[10]_0 [1]),
        .I4(\t_V_reg_939_reg[10]_0 [3]),
        .O(\p_assign_6_4_i_reg_3503[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \p_assign_6_4_i_reg_3503[11]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [8]),
        .I1(\p_assign_7_i_reg_3444[11]_i_2_n_0 ),
        .I2(\p_assign_6_4_i_reg_3503[10]_i_2_n_0 ),
        .I3(\t_V_reg_939_reg[10]_0 [9]),
        .O(p_assign_6_4_i_fu_1310_p2[11]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_assign_6_4_i_reg_3503[1]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [0]),
        .I1(\t_V_reg_939_reg[10]_0 [1]),
        .O(p_assign_6_4_i_fu_1310_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \p_assign_6_4_i_reg_3503[2]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [2]),
        .I1(\t_V_reg_939_reg[10]_0 [0]),
        .I2(\t_V_reg_939_reg[10]_0 [1]),
        .O(\p_assign_6_4_i_reg_3503[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hA857)) 
    \p_assign_6_4_i_reg_3503[3]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [2]),
        .I1(\t_V_reg_939_reg[10]_0 [0]),
        .I2(\t_V_reg_939_reg[10]_0 [1]),
        .I3(\t_V_reg_939_reg[10]_0 [3]),
        .O(p_assign_6_4_i_fu_1310_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hFEAA0155)) 
    \p_assign_6_4_i_reg_3503[4]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [3]),
        .I1(\t_V_reg_939_reg[10]_0 [1]),
        .I2(\t_V_reg_939_reg[10]_0 [0]),
        .I3(\t_V_reg_939_reg[10]_0 [2]),
        .I4(\t_V_reg_939_reg[10]_0 [4]),
        .O(p_assign_6_4_i_fu_1310_p2[4]));
  LUT6 #(
    .INIT(64'hFFFFEEEA00001115)) 
    \p_assign_6_4_i_reg_3503[5]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [4]),
        .I1(\t_V_reg_939_reg[10]_0 [2]),
        .I2(\t_V_reg_939_reg[10]_0 [0]),
        .I3(\t_V_reg_939_reg[10]_0 [1]),
        .I4(\t_V_reg_939_reg[10]_0 [3]),
        .I5(\t_V_reg_939_reg[10]_0 [5]),
        .O(p_assign_6_4_i_fu_1310_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFEFEE00001011)) 
    \p_assign_6_4_i_reg_3503[6]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [5]),
        .I1(\t_V_reg_939_reg[10]_0 [3]),
        .I2(\tmp_118_i_reg_3431[6]_i_2_n_0 ),
        .I3(\t_V_reg_939_reg[10]_0 [2]),
        .I4(\t_V_reg_939_reg[10]_0 [4]),
        .I5(\t_V_reg_939_reg[10]_0 [6]),
        .O(p_assign_6_4_i_fu_1310_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \p_assign_6_4_i_reg_3503[7]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [6]),
        .I1(\p_assign_6_4_i_reg_3503[10]_i_2_n_0 ),
        .I2(\t_V_reg_939_reg[10]_0 [5]),
        .I3(\t_V_reg_939_reg[10]_0 [7]),
        .O(p_assign_6_4_i_fu_1310_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \p_assign_6_4_i_reg_3503[8]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [5]),
        .I1(\p_assign_6_4_i_reg_3503[10]_i_2_n_0 ),
        .I2(\t_V_reg_939_reg[10]_0 [6]),
        .I3(\t_V_reg_939_reg[10]_0 [7]),
        .I4(\t_V_reg_939_reg_n_0_[8] ),
        .O(p_assign_6_4_i_fu_1310_p2[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \p_assign_6_4_i_reg_3503[9]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [7]),
        .I1(\t_V_reg_939_reg_n_0_[8] ),
        .I2(\t_V_reg_939_reg[10]_0 [5]),
        .I3(\t_V_reg_939_reg[10]_0 [6]),
        .I4(\p_assign_6_4_i_reg_3503[10]_i_2_n_0 ),
        .I5(\t_V_reg_939_reg[10]_0 [8]),
        .O(p_assign_6_4_i_fu_1310_p2[9]));
  FDRE \p_assign_6_4_i_reg_3503_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(i_V_fu_1185_p2[0]),
        .Q(\p_assign_6_4_i_reg_3503_reg[0]_0 ),
        .R(1'b0));
  FDRE \p_assign_6_4_i_reg_3503_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_4_i_fu_1310_p2[10]),
        .Q(\p_assign_6_4_i_reg_3503_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \p_assign_6_4_i_reg_3503_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_4_i_fu_1310_p2[11]),
        .Q(tmp_52_fu_1483_p3),
        .R(1'b0));
  FDRE \p_assign_6_4_i_reg_3503_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_4_i_fu_1310_p2[1]),
        .Q(\p_assign_6_4_i_reg_3503_reg[1]_0 ),
        .R(1'b0));
  FDRE \p_assign_6_4_i_reg_3503_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_6_4_i_reg_3503[2]_i_1_n_0 ),
        .Q(\p_assign_6_4_i_reg_3503_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_assign_6_4_i_reg_3503_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_4_i_fu_1310_p2[3]),
        .Q(\p_assign_6_4_i_reg_3503_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_assign_6_4_i_reg_3503_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_4_i_fu_1310_p2[4]),
        .Q(\p_assign_6_4_i_reg_3503_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_assign_6_4_i_reg_3503_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_4_i_fu_1310_p2[5]),
        .Q(\p_assign_6_4_i_reg_3503_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_assign_6_4_i_reg_3503_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_4_i_fu_1310_p2[6]),
        .Q(\p_assign_6_4_i_reg_3503_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_assign_6_4_i_reg_3503_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_4_i_fu_1310_p2[7]),
        .Q(\p_assign_6_4_i_reg_3503_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_assign_6_4_i_reg_3503_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_4_i_fu_1310_p2[8]),
        .Q(\p_assign_6_4_i_reg_3503_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_assign_6_4_i_reg_3503_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_6_4_i_fu_1310_p2[9]),
        .Q(\p_assign_6_4_i_reg_3503_reg[10]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h55555666)) 
    \p_assign_7_1_i_reg_3462[10]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [9]),
        .I1(\t_V_reg_939_reg[10]_0 [8]),
        .I2(\t_V_reg_939_reg[10]_0 [0]),
        .I3(\t_V_reg_939_reg[10]_0 [1]),
        .I4(\tmp_17_i_reg_3405[0]_i_2_n_0 ),
        .O(\p_assign_7_1_i_reg_3462[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h5666)) 
    \p_assign_7_1_i_reg_3462[3]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [3]),
        .I1(\t_V_reg_939_reg[10]_0 [2]),
        .I2(\t_V_reg_939_reg[10]_0 [1]),
        .I3(\t_V_reg_939_reg[10]_0 [0]),
        .O(\p_assign_7_1_i_reg_3462[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h55565656)) 
    \p_assign_7_1_i_reg_3462[4]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [4]),
        .I1(\t_V_reg_939_reg[10]_0 [2]),
        .I2(\t_V_reg_939_reg[10]_0 [3]),
        .I3(\t_V_reg_939_reg[10]_0 [1]),
        .I4(\t_V_reg_939_reg[10]_0 [0]),
        .O(\p_assign_7_1_i_reg_3462[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555666)) 
    \p_assign_7_1_i_reg_3462[5]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [5]),
        .I1(\t_V_reg_939_reg[10]_0 [4]),
        .I2(\t_V_reg_939_reg[10]_0 [0]),
        .I3(\t_V_reg_939_reg[10]_0 [1]),
        .I4(\t_V_reg_939_reg[10]_0 [3]),
        .I5(\t_V_reg_939_reg[10]_0 [2]),
        .O(\p_assign_7_1_i_reg_3462[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555655555555)) 
    \p_assign_7_1_i_reg_3462[6]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [6]),
        .I1(\t_V_reg_939_reg[10]_0 [5]),
        .I2(\t_V_reg_939_reg[10]_0 [2]),
        .I3(\t_V_reg_939_reg[10]_0 [3]),
        .I4(\t_V_reg_939_reg[10]_0 [4]),
        .I5(\i_V_reg_3391[6]_i_2_n_0 ),
        .O(\p_assign_7_1_i_reg_3462[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h55555666)) 
    \p_assign_7_1_i_reg_3462[7]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [7]),
        .I1(\t_V_reg_939_reg[10]_0 [6]),
        .I2(\t_V_reg_939_reg[10]_0 [0]),
        .I3(\t_V_reg_939_reg[10]_0 [1]),
        .I4(\tmp_118_i_reg_3431[8]_i_2_n_0 ),
        .O(\p_assign_7_1_i_reg_3462[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h555555555555556A)) 
    \p_assign_7_1_i_reg_3462[8]_i_1 
       (.I0(\t_V_reg_939_reg_n_0_[8] ),
        .I1(\t_V_reg_939_reg[10]_0 [1]),
        .I2(\t_V_reg_939_reg[10]_0 [0]),
        .I3(\tmp_118_i_reg_3431[8]_i_2_n_0 ),
        .I4(\t_V_reg_939_reg[10]_0 [6]),
        .I5(\t_V_reg_939_reg[10]_0 [7]),
        .O(\p_assign_7_1_i_reg_3462[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h5666)) 
    \p_assign_7_1_i_reg_3462[9]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [8]),
        .I1(\tmp_17_i_reg_3405[0]_i_2_n_0 ),
        .I2(\t_V_reg_939_reg[10]_0 [1]),
        .I3(\t_V_reg_939_reg[10]_0 [0]),
        .O(\p_assign_7_1_i_reg_3462[9]_i_1_n_0 ));
  FDRE \p_assign_7_1_i_reg_3462_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_i_reg_3462[10]_i_1_n_0 ),
        .Q(p_assign_7_1_i_reg_3462[10]),
        .R(1'b0));
  FDRE \p_assign_7_1_i_reg_3462_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_V_reg_3391[2]_i_1_n_0 ),
        .Q(p_assign_7_1_i_reg_3462[2]),
        .R(1'b0));
  FDRE \p_assign_7_1_i_reg_3462_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_i_reg_3462[3]_i_1_n_0 ),
        .Q(p_assign_7_1_i_reg_3462[3]),
        .R(1'b0));
  FDRE \p_assign_7_1_i_reg_3462_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_i_reg_3462[4]_i_1_n_0 ),
        .Q(p_assign_7_1_i_reg_3462[4]),
        .R(1'b0));
  FDRE \p_assign_7_1_i_reg_3462_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_i_reg_3462[5]_i_1_n_0 ),
        .Q(p_assign_7_1_i_reg_3462[5]),
        .R(1'b0));
  FDRE \p_assign_7_1_i_reg_3462_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_i_reg_3462[6]_i_1_n_0 ),
        .Q(p_assign_7_1_i_reg_3462[6]),
        .R(1'b0));
  FDRE \p_assign_7_1_i_reg_3462_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_i_reg_3462[7]_i_1_n_0 ),
        .Q(p_assign_7_1_i_reg_3462[7]),
        .R(1'b0));
  FDRE \p_assign_7_1_i_reg_3462_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_i_reg_3462[8]_i_1_n_0 ),
        .Q(p_assign_7_1_i_reg_3462[8]),
        .R(1'b0));
  FDRE \p_assign_7_1_i_reg_3462_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_1_i_reg_3462[9]_i_1_n_0 ),
        .Q(p_assign_7_1_i_reg_3462[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \p_assign_7_2_i_reg_3480[10]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [9]),
        .I1(\t_V_reg_939_reg[10]_0 [2]),
        .I2(\t_V_reg_939_reg[10]_0 [3]),
        .I3(\t_V_reg_939_reg[10]_0 [4]),
        .I4(\p_assign_7_i_reg_3444[11]_i_2_n_0 ),
        .I5(\t_V_reg_939_reg[10]_0 [8]),
        .O(p_assign_7_2_i_fu_1284_p2[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \p_assign_7_2_i_reg_3480[11]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [8]),
        .I1(\p_assign_7_i_reg_3444[11]_i_2_n_0 ),
        .I2(\t_V_reg_939_reg[10]_0 [4]),
        .I3(\t_V_reg_939_reg[10]_0 [3]),
        .I4(\t_V_reg_939_reg[10]_0 [2]),
        .I5(\t_V_reg_939_reg[10]_0 [9]),
        .O(p_assign_7_2_i_fu_1284_p2[11]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_assign_7_2_i_reg_3480[3]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [2]),
        .I1(\t_V_reg_939_reg[10]_0 [3]),
        .O(p_assign_7_2_i_fu_1284_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \p_assign_7_2_i_reg_3480[4]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [4]),
        .I1(\t_V_reg_939_reg[10]_0 [3]),
        .I2(\t_V_reg_939_reg[10]_0 [2]),
        .O(p_assign_7_2_i_fu_1284_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \p_assign_7_2_i_reg_3480[5]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [5]),
        .I1(\t_V_reg_939_reg[10]_0 [2]),
        .I2(\t_V_reg_939_reg[10]_0 [3]),
        .I3(\t_V_reg_939_reg[10]_0 [4]),
        .O(p_assign_7_2_i_fu_1284_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \p_assign_7_2_i_reg_3480[6]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [6]),
        .I1(\t_V_reg_939_reg[10]_0 [4]),
        .I2(\t_V_reg_939_reg[10]_0 [3]),
        .I3(\t_V_reg_939_reg[10]_0 [2]),
        .I4(\t_V_reg_939_reg[10]_0 [5]),
        .O(p_assign_7_2_i_fu_1284_p2[6]));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \p_assign_7_2_i_reg_3480[7]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [7]),
        .I1(\t_V_reg_939_reg[10]_0 [5]),
        .I2(\t_V_reg_939_reg[10]_0 [2]),
        .I3(\t_V_reg_939_reg[10]_0 [3]),
        .I4(\t_V_reg_939_reg[10]_0 [4]),
        .I5(\t_V_reg_939_reg[10]_0 [6]),
        .O(\p_assign_7_2_i_reg_3480[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \p_assign_7_2_i_reg_3480[8]_i_1 
       (.I0(\t_V_reg_939_reg_n_0_[8] ),
        .I1(\t_V_reg_939_reg[10]_0 [7]),
        .I2(\t_V_reg_939_reg[10]_0 [6]),
        .I3(\tmp_118_i_reg_3431[8]_i_2_n_0 ),
        .O(\p_assign_7_2_i_reg_3480[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \p_assign_7_2_i_reg_3480[9]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [8]),
        .I1(\p_assign_7_i_reg_3444[11]_i_2_n_0 ),
        .I2(\t_V_reg_939_reg[10]_0 [4]),
        .I3(\t_V_reg_939_reg[10]_0 [3]),
        .I4(\t_V_reg_939_reg[10]_0 [2]),
        .O(p_assign_7_2_i_fu_1284_p2[9]));
  FDRE \p_assign_7_2_i_reg_3480_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_i_fu_1284_p2[10]),
        .Q(p_assign_7_2_i_reg_3480[10]),
        .R(1'b0));
  FDRE \p_assign_7_2_i_reg_3480_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_i_fu_1284_p2[11]),
        .Q(p_assign_7_2_i_reg_3480[11]),
        .R(1'b0));
  FDRE \p_assign_7_2_i_reg_3480_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\t_V_reg_939_reg[10]_0 [2]),
        .Q(p_assign_7_2_i_reg_3480[2]),
        .R(1'b0));
  FDRE \p_assign_7_2_i_reg_3480_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_i_fu_1284_p2[3]),
        .Q(p_assign_7_2_i_reg_3480[3]),
        .R(1'b0));
  FDRE \p_assign_7_2_i_reg_3480_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_i_fu_1284_p2[4]),
        .Q(p_assign_7_2_i_reg_3480[4]),
        .R(1'b0));
  FDRE \p_assign_7_2_i_reg_3480_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_i_fu_1284_p2[5]),
        .Q(p_assign_7_2_i_reg_3480[5]),
        .R(1'b0));
  FDRE \p_assign_7_2_i_reg_3480_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_i_fu_1284_p2[6]),
        .Q(p_assign_7_2_i_reg_3480[6]),
        .R(1'b0));
  FDRE \p_assign_7_2_i_reg_3480_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_2_i_reg_3480[7]_i_1_n_0 ),
        .Q(p_assign_7_2_i_reg_3480[7]),
        .R(1'b0));
  FDRE \p_assign_7_2_i_reg_3480_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_2_i_reg_3480[8]_i_1_n_0 ),
        .Q(p_assign_7_2_i_reg_3480[8]),
        .R(1'b0));
  FDRE \p_assign_7_2_i_reg_3480_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_2_i_fu_1284_p2[9]),
        .Q(p_assign_7_2_i_reg_3480[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \p_assign_7_3_i_reg_3498[10]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [9]),
        .I1(\t_V_reg_939_reg[10]_0 [8]),
        .I2(\p_assign_7_i_reg_3444[11]_i_2_n_0 ),
        .I3(\p_assign_6_4_i_reg_3503[10]_i_2_n_0 ),
        .O(\p_assign_7_3_i_reg_3498[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \p_assign_7_3_i_reg_3498[11]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [9]),
        .I1(\p_assign_6_4_i_reg_3503[10]_i_2_n_0 ),
        .I2(\p_assign_7_i_reg_3444[11]_i_2_n_0 ),
        .I3(\t_V_reg_939_reg[10]_0 [8]),
        .O(p_assign_7_3_i_fu_1304_p2[11]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \p_assign_7_3_i_reg_3498[2]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [1]),
        .I1(\t_V_reg_939_reg[10]_0 [0]),
        .I2(\t_V_reg_939_reg[10]_0 [2]),
        .O(p_assign_7_3_i_fu_1304_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    \p_assign_7_3_i_reg_3498[3]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [3]),
        .I1(\t_V_reg_939_reg[10]_0 [1]),
        .I2(\t_V_reg_939_reg[10]_0 [0]),
        .I3(\t_V_reg_939_reg[10]_0 [2]),
        .O(p_assign_7_3_i_fu_1304_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h5555666A)) 
    \p_assign_7_3_i_reg_3498[4]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [4]),
        .I1(\t_V_reg_939_reg[10]_0 [2]),
        .I2(\t_V_reg_939_reg[10]_0 [0]),
        .I3(\t_V_reg_939_reg[10]_0 [1]),
        .I4(\t_V_reg_939_reg[10]_0 [3]),
        .O(p_assign_7_3_i_fu_1304_p2[4]));
  LUT6 #(
    .INIT(64'h5555555555566666)) 
    \p_assign_7_3_i_reg_3498[5]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [5]),
        .I1(\t_V_reg_939_reg[10]_0 [3]),
        .I2(\t_V_reg_939_reg[10]_0 [1]),
        .I3(\t_V_reg_939_reg[10]_0 [0]),
        .I4(\t_V_reg_939_reg[10]_0 [2]),
        .I5(\t_V_reg_939_reg[10]_0 [4]),
        .O(p_assign_7_3_i_fu_1304_p2[5]));
  LUT6 #(
    .INIT(64'h5555555555556656)) 
    \p_assign_7_3_i_reg_3498[6]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [6]),
        .I1(\t_V_reg_939_reg[10]_0 [4]),
        .I2(\t_V_reg_939_reg[10]_0 [2]),
        .I3(\tmp_118_i_reg_3431[6]_i_2_n_0 ),
        .I4(\t_V_reg_939_reg[10]_0 [3]),
        .I5(\t_V_reg_939_reg[10]_0 [5]),
        .O(p_assign_7_3_i_fu_1304_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \p_assign_7_3_i_reg_3498[7]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [7]),
        .I1(\t_V_reg_939_reg[10]_0 [5]),
        .I2(\p_assign_6_4_i_reg_3503[10]_i_2_n_0 ),
        .I3(\t_V_reg_939_reg[10]_0 [6]),
        .O(\p_assign_7_3_i_reg_3498[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \p_assign_7_3_i_reg_3498[8]_i_1 
       (.I0(\t_V_reg_939_reg_n_0_[8] ),
        .I1(\t_V_reg_939_reg[10]_0 [7]),
        .I2(\t_V_reg_939_reg[10]_0 [6]),
        .I3(\p_assign_6_4_i_reg_3503[10]_i_2_n_0 ),
        .I4(\t_V_reg_939_reg[10]_0 [5]),
        .O(\p_assign_7_3_i_reg_3498[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \p_assign_7_3_i_reg_3498[9]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [8]),
        .I1(\p_assign_6_4_i_reg_3503[10]_i_2_n_0 ),
        .I2(\t_V_reg_939_reg[10]_0 [6]),
        .I3(\t_V_reg_939_reg[10]_0 [5]),
        .I4(\t_V_reg_939_reg_n_0_[8] ),
        .I5(\t_V_reg_939_reg[10]_0 [7]),
        .O(\p_assign_7_3_i_reg_3498[9]_i_1_n_0 ));
  FDRE \p_assign_7_3_i_reg_3498_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_3_i_reg_3498[10]_i_1_n_0 ),
        .Q(p_assign_7_3_i_reg_3498[10]),
        .R(1'b0));
  FDRE \p_assign_7_3_i_reg_3498_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_3_i_fu_1304_p2[11]),
        .Q(p_assign_7_3_i_reg_3498[11]),
        .R(1'b0));
  FDRE \p_assign_7_3_i_reg_3498_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_3_i_fu_1304_p2[2]),
        .Q(\p_assign_7_3_i_reg_3498_reg[2]_0 ),
        .R(1'b0));
  FDRE \p_assign_7_3_i_reg_3498_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_3_i_fu_1304_p2[3]),
        .Q(p_assign_7_3_i_reg_3498[3]),
        .R(1'b0));
  FDRE \p_assign_7_3_i_reg_3498_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_3_i_fu_1304_p2[4]),
        .Q(p_assign_7_3_i_reg_3498[4]),
        .R(1'b0));
  FDRE \p_assign_7_3_i_reg_3498_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_3_i_fu_1304_p2[5]),
        .Q(p_assign_7_3_i_reg_3498[5]),
        .R(1'b0));
  FDRE \p_assign_7_3_i_reg_3498_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_3_i_fu_1304_p2[6]),
        .Q(p_assign_7_3_i_reg_3498[6]),
        .R(1'b0));
  FDRE \p_assign_7_3_i_reg_3498_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_3_i_reg_3498[7]_i_1_n_0 ),
        .Q(p_assign_7_3_i_reg_3498[7]),
        .R(1'b0));
  FDRE \p_assign_7_3_i_reg_3498_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_3_i_reg_3498[8]_i_1_n_0 ),
        .Q(p_assign_7_3_i_reg_3498[8]),
        .R(1'b0));
  FDRE \p_assign_7_3_i_reg_3498_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_3_i_reg_3498[9]_i_1_n_0 ),
        .Q(p_assign_7_3_i_reg_3498[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \p_assign_7_4_i_reg_3516[10]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [9]),
        .I1(\t_V_reg_939_reg[10]_0 [8]),
        .I2(\p_assign_7_i_reg_3444[11]_i_2_n_0 ),
        .I3(\p_assign_7_4_i_reg_3516[11]_i_2_n_0 ),
        .O(\p_assign_7_4_i_reg_3516[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \p_assign_7_4_i_reg_3516[11]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [9]),
        .I1(\t_V_reg_939_reg[10]_0 [8]),
        .I2(\p_assign_7_i_reg_3444[11]_i_2_n_0 ),
        .I3(\p_assign_7_4_i_reg_3516[11]_i_2_n_0 ),
        .O(\p_assign_7_4_i_reg_3516[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    \p_assign_7_4_i_reg_3516[11]_i_2 
       (.I0(\t_V_reg_939_reg[10]_0 [4]),
        .I1(\t_V_reg_939_reg[10]_0 [1]),
        .I2(\t_V_reg_939_reg[10]_0 [2]),
        .I3(\t_V_reg_939_reg[10]_0 [3]),
        .O(\p_assign_7_4_i_reg_3516[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_assign_7_4_i_reg_3516[2]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [2]),
        .I1(\t_V_reg_939_reg[10]_0 [1]),
        .O(p_assign_7_4_i_fu_1324_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \p_assign_7_4_i_reg_3516[3]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [3]),
        .I1(\t_V_reg_939_reg[10]_0 [2]),
        .I2(\t_V_reg_939_reg[10]_0 [1]),
        .O(p_assign_7_4_i_fu_1324_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h556A)) 
    \p_assign_7_4_i_reg_3516[4]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [4]),
        .I1(\t_V_reg_939_reg[10]_0 [1]),
        .I2(\t_V_reg_939_reg[10]_0 [2]),
        .I3(\t_V_reg_939_reg[10]_0 [3]),
        .O(p_assign_7_4_i_fu_1324_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h55555666)) 
    \p_assign_7_4_i_reg_3516[5]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [5]),
        .I1(\t_V_reg_939_reg[10]_0 [3]),
        .I2(\t_V_reg_939_reg[10]_0 [2]),
        .I3(\t_V_reg_939_reg[10]_0 [1]),
        .I4(\t_V_reg_939_reg[10]_0 [4]),
        .O(p_assign_7_4_i_fu_1324_p2[5]));
  LUT6 #(
    .INIT(64'h5555555555555666)) 
    \p_assign_7_4_i_reg_3516[6]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [6]),
        .I1(\t_V_reg_939_reg[10]_0 [4]),
        .I2(\t_V_reg_939_reg[10]_0 [1]),
        .I3(\t_V_reg_939_reg[10]_0 [2]),
        .I4(\t_V_reg_939_reg[10]_0 [3]),
        .I5(\t_V_reg_939_reg[10]_0 [5]),
        .O(p_assign_7_4_i_fu_1324_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \p_assign_7_4_i_reg_3516[7]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [7]),
        .I1(\t_V_reg_939_reg[10]_0 [5]),
        .I2(\p_assign_7_4_i_reg_3516[11]_i_2_n_0 ),
        .I3(\t_V_reg_939_reg[10]_0 [6]),
        .O(p_assign_7_4_i_fu_1324_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \p_assign_7_4_i_reg_3516[8]_i_1 
       (.I0(\t_V_reg_939_reg_n_0_[8] ),
        .I1(\t_V_reg_939_reg[10]_0 [6]),
        .I2(\p_assign_7_4_i_reg_3516[11]_i_2_n_0 ),
        .I3(\t_V_reg_939_reg[10]_0 [5]),
        .I4(\t_V_reg_939_reg[10]_0 [7]),
        .O(\p_assign_7_4_i_reg_3516[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555666)) 
    \p_assign_7_4_i_reg_3516[9]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [8]),
        .I1(\t_V_reg_939_reg[10]_0 [4]),
        .I2(\t_V_reg_939_reg[10]_0 [1]),
        .I3(\t_V_reg_939_reg[10]_0 [2]),
        .I4(\t_V_reg_939_reg[10]_0 [3]),
        .I5(\p_assign_7_i_reg_3444[11]_i_2_n_0 ),
        .O(\p_assign_7_4_i_reg_3516[9]_i_1_n_0 ));
  FDRE \p_assign_7_4_i_reg_3516_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_4_i_reg_3516[10]_i_1_n_0 ),
        .Q(p_assign_7_4_i_reg_3516[10]),
        .R(1'b0));
  FDRE \p_assign_7_4_i_reg_3516_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_4_i_reg_3516[11]_i_1_n_0 ),
        .Q(p_assign_7_4_i_reg_3516[11]),
        .R(1'b0));
  FDRE \p_assign_7_4_i_reg_3516_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\t_V_reg_939_reg[10]_0 [1]),
        .Q(\p_assign_7_4_i_reg_3516_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \p_assign_7_4_i_reg_3516_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_4_i_fu_1324_p2[2]),
        .Q(\p_assign_7_4_i_reg_3516_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \p_assign_7_4_i_reg_3516_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_4_i_fu_1324_p2[3]),
        .Q(p_assign_7_4_i_reg_3516[3]),
        .R(1'b0));
  FDRE \p_assign_7_4_i_reg_3516_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_4_i_fu_1324_p2[4]),
        .Q(p_assign_7_4_i_reg_3516[4]),
        .R(1'b0));
  FDRE \p_assign_7_4_i_reg_3516_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_4_i_fu_1324_p2[5]),
        .Q(p_assign_7_4_i_reg_3516[5]),
        .R(1'b0));
  FDRE \p_assign_7_4_i_reg_3516_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_4_i_fu_1324_p2[6]),
        .Q(p_assign_7_4_i_reg_3516[6]),
        .R(1'b0));
  FDRE \p_assign_7_4_i_reg_3516_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_4_i_fu_1324_p2[7]),
        .Q(p_assign_7_4_i_reg_3516[7]),
        .R(1'b0));
  FDRE \p_assign_7_4_i_reg_3516_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_4_i_reg_3516[8]_i_1_n_0 ),
        .Q(p_assign_7_4_i_reg_3516[8]),
        .R(1'b0));
  FDRE \p_assign_7_4_i_reg_3516_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_4_i_reg_3516[9]_i_1_n_0 ),
        .Q(p_assign_7_4_i_reg_3516[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \p_assign_7_i_reg_3444[10]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [9]),
        .I1(\p_assign_7_i_reg_3444[11]_i_2_n_0 ),
        .I2(\t_V_reg_939_reg[10]_0 [4]),
        .I3(\p_assign_7_i_reg_3444[11]_i_3_n_0 ),
        .I4(\t_V_reg_939_reg[10]_0 [1]),
        .I5(\t_V_reg_939_reg[10]_0 [8]),
        .O(p_assign_7_i_fu_1244_p2[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \p_assign_7_i_reg_3444[11]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [9]),
        .I1(\p_assign_7_i_reg_3444[11]_i_2_n_0 ),
        .I2(\t_V_reg_939_reg[10]_0 [4]),
        .I3(\p_assign_7_i_reg_3444[11]_i_3_n_0 ),
        .I4(\t_V_reg_939_reg[10]_0 [1]),
        .I5(\t_V_reg_939_reg[10]_0 [8]),
        .O(p_assign_7_i_fu_1244_p2[11]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \p_assign_7_i_reg_3444[11]_i_2 
       (.I0(\t_V_reg_939_reg[10]_0 [6]),
        .I1(\t_V_reg_939_reg[10]_0 [5]),
        .I2(\t_V_reg_939_reg_n_0_[8] ),
        .I3(\t_V_reg_939_reg[10]_0 [7]),
        .O(\p_assign_7_i_reg_3444[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_assign_7_i_reg_3444[11]_i_3 
       (.I0(\t_V_reg_939_reg[10]_0 [2]),
        .I1(\t_V_reg_939_reg[10]_0 [3]),
        .O(\p_assign_7_i_reg_3444[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_assign_7_i_reg_3444[2]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [1]),
        .I1(\t_V_reg_939_reg[10]_0 [2]),
        .O(p_assign_7_i_fu_1244_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \p_assign_7_i_reg_3444[3]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [3]),
        .I1(\t_V_reg_939_reg[10]_0 [2]),
        .I2(\t_V_reg_939_reg[10]_0 [1]),
        .O(\p_assign_7_i_reg_3444[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \p_assign_7_i_reg_3444[4]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [4]),
        .I1(\t_V_reg_939_reg[10]_0 [2]),
        .I2(\t_V_reg_939_reg[10]_0 [3]),
        .I3(\t_V_reg_939_reg[10]_0 [1]),
        .O(\p_assign_7_i_reg_3444[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \p_assign_7_i_reg_3444[5]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [5]),
        .I1(\t_V_reg_939_reg[10]_0 [4]),
        .I2(\t_V_reg_939_reg[10]_0 [3]),
        .I3(\t_V_reg_939_reg[10]_0 [2]),
        .I4(\t_V_reg_939_reg[10]_0 [1]),
        .O(p_assign_7_i_fu_1244_p2[5]));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \p_assign_7_i_reg_3444[6]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [6]),
        .I1(\t_V_reg_939_reg[10]_0 [5]),
        .I2(\t_V_reg_939_reg[10]_0 [2]),
        .I3(\t_V_reg_939_reg[10]_0 [3]),
        .I4(\t_V_reg_939_reg[10]_0 [4]),
        .I5(\t_V_reg_939_reg[10]_0 [1]),
        .O(\p_assign_7_i_reg_3444[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \p_assign_7_i_reg_3444[7]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [7]),
        .I1(\t_V_reg_939_reg[10]_0 [6]),
        .I2(\t_V_reg_939_reg[10]_0 [1]),
        .I3(\tmp_118_i_reg_3431[8]_i_2_n_0 ),
        .O(\p_assign_7_i_reg_3444[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \p_assign_7_i_reg_3444[8]_i_1 
       (.I0(\t_V_reg_939_reg_n_0_[8] ),
        .I1(\t_V_reg_939_reg[10]_0 [7]),
        .I2(\tmp_118_i_reg_3431[8]_i_2_n_0 ),
        .I3(\t_V_reg_939_reg[10]_0 [1]),
        .I4(\t_V_reg_939_reg[10]_0 [6]),
        .O(\p_assign_7_i_reg_3444[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \p_assign_7_i_reg_3444[9]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [8]),
        .I1(\t_V_reg_939_reg[10]_0 [1]),
        .I2(\t_V_reg_939_reg[10]_0 [2]),
        .I3(\t_V_reg_939_reg[10]_0 [3]),
        .I4(\t_V_reg_939_reg[10]_0 [4]),
        .I5(\p_assign_7_i_reg_3444[11]_i_2_n_0 ),
        .O(\p_assign_7_i_reg_3444[9]_i_1_n_0 ));
  FDRE \p_assign_7_i_reg_3444_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_i_fu_1244_p2[10]),
        .Q(p_assign_7_i_reg_3444[10]),
        .R(1'b0));
  FDRE \p_assign_7_i_reg_3444_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_i_fu_1244_p2[11]),
        .Q(p_assign_7_i_reg_3444[11]),
        .R(1'b0));
  FDRE \p_assign_7_i_reg_3444_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_i_fu_1244_p2[2]),
        .Q(p_assign_7_i_reg_3444[2]),
        .R(1'b0));
  FDRE \p_assign_7_i_reg_3444_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_i_reg_3444[3]_i_1_n_0 ),
        .Q(p_assign_7_i_reg_3444[3]),
        .R(1'b0));
  FDRE \p_assign_7_i_reg_3444_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_i_reg_3444[4]_i_1_n_0 ),
        .Q(p_assign_7_i_reg_3444[4]),
        .R(1'b0));
  FDRE \p_assign_7_i_reg_3444_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_assign_7_i_fu_1244_p2[5]),
        .Q(p_assign_7_i_reg_3444[5]),
        .R(1'b0));
  FDRE \p_assign_7_i_reg_3444_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_i_reg_3444[6]_i_1_n_0 ),
        .Q(p_assign_7_i_reg_3444[6]),
        .R(1'b0));
  FDRE \p_assign_7_i_reg_3444_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_i_reg_3444[7]_i_1_n_0 ),
        .Q(p_assign_7_i_reg_3444[7]),
        .R(1'b0));
  FDRE \p_assign_7_i_reg_3444_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_i_reg_3444[8]_i_1_n_0 ),
        .Q(p_assign_7_i_reg_3444[8]),
        .R(1'b0));
  FDRE \p_assign_7_i_reg_3444_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\p_assign_7_i_reg_3444[9]_i_1_n_0 ),
        .Q(p_assign_7_i_reg_3444[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \p_p2_i_i_i_reg_3597[10]_i_1 
       (.I0(Q[8]),
        .I1(\tmp_67_reg_3591[0]_i_4_n_0 ),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(\p_p2_i_i_i_reg_3597[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h23)) 
    \p_p2_i_i_i_reg_3597[1]_i_1 
       (.I0(\p_p2_i_i_i_reg_3597[1]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\p_p2_i_i_i_reg_3597[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \p_p2_i_i_i_reg_3597[1]_i_2 
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(\tmp_67_reg_3591[0]_i_4_n_0 ),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(\p_p2_i_i_i_reg_3597[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \p_p2_i_i_i_reg_3597[9]_i_1 
       (.I0(\exitcond388_i_i_reg_3576_reg[0]_0 ),
        .I1(p_32_in),
        .I2(\p_p2_i_i_i_reg_3597[1]_i_2_n_0 ),
        .O(\p_p2_i_i_i_reg_3597[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_i_reg_3597_reg[10] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_35850),
        .D(\p_p2_i_i_i_reg_3597[10]_i_1_n_0 ),
        .Q(\p_p2_i_i_i_reg_3597_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_p2_i_i_i_reg_3597_reg[1] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_35850),
        .D(\p_p2_i_i_i_reg_3597[1]_i_1_n_0 ),
        .Q(\p_p2_i_i_i_reg_3597_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_p2_i_i_i_reg_3597_reg[2] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_35850),
        .D(\ImagLoc_x_reg_3585[2]_i_1_n_0 ),
        .Q(\p_p2_i_i_i_reg_3597_reg[2]_0 ),
        .R(\p_p2_i_i_i_reg_3597[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_i_reg_3597_reg[3] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_35850),
        .D(\ImagLoc_x_reg_3585[3]_i_1_n_0 ),
        .Q(\p_p2_i_i_i_reg_3597_reg[3]_0 ),
        .R(\p_p2_i_i_i_reg_3597[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_i_reg_3597_reg[4] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_35850),
        .D(\ImagLoc_x_reg_3585[4]_i_1_n_0 ),
        .Q(\p_p2_i_i_i_reg_3597_reg[4]_0 ),
        .R(\p_p2_i_i_i_reg_3597[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_i_reg_3597_reg[5] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_35850),
        .D(\ImagLoc_x_reg_3585[5]_i_1_n_0 ),
        .Q(\p_p2_i_i_i_reg_3597_reg[5]_0 ),
        .R(\p_p2_i_i_i_reg_3597[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_i_reg_3597_reg[6] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_35850),
        .D(\ImagLoc_x_reg_3585[6]_i_1_n_0 ),
        .Q(\p_p2_i_i_i_reg_3597_reg[6]_0 ),
        .R(\p_p2_i_i_i_reg_3597[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_i_reg_3597_reg[7] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_35850),
        .D(\ImagLoc_x_reg_3585[7]_i_1_n_0 ),
        .Q(\p_p2_i_i_i_reg_3597_reg[7]_0 ),
        .R(\p_p2_i_i_i_reg_3597[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_i_reg_3597_reg[8] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_35850),
        .D(\ImagLoc_x_reg_3585[8]_i_1_n_0 ),
        .Q(\p_p2_i_i_i_reg_3597_reg[8]_0 ),
        .R(\p_p2_i_i_i_reg_3597[9]_i_1_n_0 ));
  FDRE \p_p2_i_i_i_reg_3597_reg[9] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_35850),
        .D(\ImagLoc_x_reg_3585[9]_i_1_n_0 ),
        .Q(\p_p2_i_i_i_reg_3597_reg[9]_0 ),
        .R(\p_p2_i_i_i_reg_3597[9]_i_1_n_0 ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_2_0_1_i_reg_3831_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_17_fu_602}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_2_0_1_i_reg_3831_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_0_1_i_reg_3831_reg_0[7],r_V_2_0_1_i_reg_3831_reg_0[7],r_V_2_0_1_i_reg_3831_reg_0[7],r_V_2_0_1_i_reg_3831_reg_0[7],r_V_2_0_1_i_reg_3831_reg_0[7],r_V_2_0_1_i_reg_3831_reg_0[7],r_V_2_0_1_i_reg_3831_reg_0[7],r_V_2_0_1_i_reg_3831_reg_0[7],r_V_2_0_1_i_reg_3831_reg_0[7],r_V_2_0_1_i_reg_3831_reg_0[7],r_V_2_0_1_i_reg_3831_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_2_0_1_i_reg_3831_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_2_0_1_i_reg_3831_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_2_0_1_i_reg_3831_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .CEA2(src_kernel_win_0_va_29_reg_37660),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Filter2D_U0_p_kernel_val_2_V_0_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_2_0_1_i_reg_38310),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_2_0_1_i_reg_3831_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_2_0_1_i_reg_3831_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_2_0_1_i_reg_3831_reg_P_UNCONNECTED[47:16],r_V_2_0_1_i_reg_3831_reg_n_90,r_V_2_0_1_i_reg_3831_reg_n_91,r_V_2_0_1_i_reg_3831_reg_n_92,r_V_2_0_1_i_reg_3831_reg_n_93,r_V_2_0_1_i_reg_3831_reg_n_94,r_V_2_0_1_i_reg_3831_reg_n_95,r_V_2_0_1_i_reg_3831_reg_n_96,r_V_2_0_1_i_reg_3831_reg_n_97,r_V_2_0_1_i_reg_3831_reg_n_98,r_V_2_0_1_i_reg_3831_reg_n_99,r_V_2_0_1_i_reg_3831_reg_n_100,r_V_2_0_1_i_reg_3831_reg_n_101,r_V_2_0_1_i_reg_3831_reg_n_102,r_V_2_0_1_i_reg_3831_reg_n_103,r_V_2_0_1_i_reg_3831_reg_n_104,r_V_2_0_1_i_reg_3831_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_2_0_1_i_reg_3831_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_2_0_1_i_reg_3831_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_2_0_1_i_reg_3831_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_2_0_1_i_reg_3831_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_2_0_1_i_reg_3831_reg_i_1
       (.I0(ap_reg_pp0_iter3_or_cond_i_i_reg_3603),
        .I1(k_buf_0_val_9_U_n_1),
        .O(src_kernel_win_0_va_29_reg_37660));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_2_0_2_i_reg_3836_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_16_fu_598}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_2_0_2_i_reg_3836_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_0_2_i_reg_3836_reg_0[7],r_V_2_0_2_i_reg_3836_reg_0[7],r_V_2_0_2_i_reg_3836_reg_0[7],r_V_2_0_2_i_reg_3836_reg_0[7],r_V_2_0_2_i_reg_3836_reg_0[7],r_V_2_0_2_i_reg_3836_reg_0[7],r_V_2_0_2_i_reg_3836_reg_0[7],r_V_2_0_2_i_reg_3836_reg_0[7],r_V_2_0_2_i_reg_3836_reg_0[7],r_V_2_0_2_i_reg_3836_reg_0[7],r_V_2_0_2_i_reg_3836_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_2_0_2_i_reg_3836_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_2_0_2_i_reg_3836_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_2_0_2_i_reg_3836_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .CEA2(src_kernel_win_0_va_29_reg_37660),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Filter2D_U0_p_kernel_val_2_V_0_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_2_0_1_i_reg_38310),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_2_0_2_i_reg_3836_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_2_0_2_i_reg_3836_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_2_0_2_i_reg_3836_reg_P_UNCONNECTED[47:16],r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_91,r_V_2_0_2_i_reg_3836_reg_n_92,r_V_2_0_2_i_reg_3836_reg_n_93,r_V_2_0_2_i_reg_3836_reg_n_94,r_V_2_0_2_i_reg_3836_reg_n_95,r_V_2_0_2_i_reg_3836_reg_n_96,r_V_2_0_2_i_reg_3836_reg_n_97,r_V_2_0_2_i_reg_3836_reg_n_98,r_V_2_0_2_i_reg_3836_reg_n_99,r_V_2_0_2_i_reg_3836_reg_n_100,r_V_2_0_2_i_reg_3836_reg_n_101,r_V_2_0_2_i_reg_3836_reg_n_102,r_V_2_0_2_i_reg_3836_reg_n_103,r_V_2_0_2_i_reg_3836_reg_n_104,r_V_2_0_2_i_reg_3836_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_2_0_2_i_reg_3836_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_2_0_2_i_reg_3836_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_2_0_2_i_reg_3836_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_2_0_2_i_reg_3836_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_2_1_1_i_reg_3851_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_13_fu_586}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_2_1_1_i_reg_3851_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_1_1_i_reg_3851_reg_0[7],r_V_2_1_1_i_reg_3851_reg_0[7],r_V_2_1_1_i_reg_3851_reg_0[7],r_V_2_1_1_i_reg_3851_reg_0[7],r_V_2_1_1_i_reg_3851_reg_0[7],r_V_2_1_1_i_reg_3851_reg_0[7],r_V_2_1_1_i_reg_3851_reg_0[7],r_V_2_1_1_i_reg_3851_reg_0[7],r_V_2_1_1_i_reg_3851_reg_0[7],r_V_2_1_1_i_reg_3851_reg_0[7],r_V_2_1_1_i_reg_3851_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_2_1_1_i_reg_3851_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_2_1_1_i_reg_3851_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_2_1_1_i_reg_3851_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_2_1_1_i_reg_3851_reg_i_1_n_0),
        .CEA2(src_kernel_win_0_va_10_fu_5740),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Filter2D_U0_p_kernel_val_2_V_0_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_2_0_1_i_reg_38310),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_2_1_1_i_reg_3851_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_2_1_1_i_reg_3851_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_2_1_1_i_reg_3851_reg_P_UNCONNECTED[47:16],r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_91,r_V_2_1_1_i_reg_3851_reg_n_92,r_V_2_1_1_i_reg_3851_reg_n_93,r_V_2_1_1_i_reg_3851_reg_n_94,r_V_2_1_1_i_reg_3851_reg_n_95,r_V_2_1_1_i_reg_3851_reg_n_96,r_V_2_1_1_i_reg_3851_reg_n_97,r_V_2_1_1_i_reg_3851_reg_n_98,r_V_2_1_1_i_reg_3851_reg_n_99,r_V_2_1_1_i_reg_3851_reg_n_100,r_V_2_1_1_i_reg_3851_reg_n_101,r_V_2_1_1_i_reg_3851_reg_n_102,r_V_2_1_1_i_reg_3851_reg_n_103,r_V_2_1_1_i_reg_3851_reg_n_104,r_V_2_1_1_i_reg_3851_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_2_1_1_i_reg_3851_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_2_1_1_i_reg_3851_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_2_1_1_i_reg_3851_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_2_1_1_i_reg_3851_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h1)) 
    r_V_2_1_1_i_reg_3851_reg_i_1
       (.I0(ap_reg_pp0_iter3_exitcond388_i_i_reg_3576),
        .I1(k_buf_0_val_9_U_n_1),
        .O(r_V_2_1_1_i_reg_3851_reg_i_1_n_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_2_1_4_i_reg_3856_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_23_fu_2140_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_2_1_4_i_reg_3856_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_1_4_i_reg_3856_reg_0[7],r_V_2_1_4_i_reg_3856_reg_0[7],r_V_2_1_4_i_reg_3856_reg_0[7],r_V_2_1_4_i_reg_3856_reg_0[7],r_V_2_1_4_i_reg_3856_reg_0[7],r_V_2_1_4_i_reg_3856_reg_0[7],r_V_2_1_4_i_reg_3856_reg_0[7],r_V_2_1_4_i_reg_3856_reg_0[7],r_V_2_1_4_i_reg_3856_reg_0[7],r_V_2_1_4_i_reg_3856_reg_0[7],r_V_2_1_4_i_reg_3856_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_2_1_4_i_reg_3856_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_2_1_4_i_reg_3856_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_2_1_4_i_reg_3856_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Filter2D_U0_p_kernel_val_2_V_0_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_2_0_1_i_reg_38310),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_2_1_4_i_reg_3856_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_2_1_4_i_reg_3856_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_2_1_4_i_reg_3856_reg_P_UNCONNECTED[47:16],r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_91,r_V_2_1_4_i_reg_3856_reg_n_92,r_V_2_1_4_i_reg_3856_reg_n_93,r_V_2_1_4_i_reg_3856_reg_n_94,r_V_2_1_4_i_reg_3856_reg_n_95,r_V_2_1_4_i_reg_3856_reg_n_96,r_V_2_1_4_i_reg_3856_reg_n_97,r_V_2_1_4_i_reg_3856_reg_n_98,r_V_2_1_4_i_reg_3856_reg_n_99,r_V_2_1_4_i_reg_3856_reg_n_100,r_V_2_1_4_i_reg_3856_reg_n_101,r_V_2_1_4_i_reg_3856_reg_n_102,r_V_2_1_4_i_reg_3856_reg_n_103,r_V_2_1_4_i_reg_3856_reg_n_104,r_V_2_1_4_i_reg_3856_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_2_1_4_i_reg_3856_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_2_1_4_i_reg_3856_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_2_1_4_i_reg_3856_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_2_1_4_i_reg_3856_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_2_2_1_i_reg_3866_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_8_fu_566}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_2_2_1_i_reg_3866_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_2_1_i_reg_3866_reg_0[7],r_V_2_2_1_i_reg_3866_reg_0[7],r_V_2_2_1_i_reg_3866_reg_0[7],r_V_2_2_1_i_reg_3866_reg_0[7],r_V_2_2_1_i_reg_3866_reg_0[7],r_V_2_2_1_i_reg_3866_reg_0[7],r_V_2_2_1_i_reg_3866_reg_0[7],r_V_2_2_1_i_reg_3866_reg_0[7],r_V_2_2_1_i_reg_3866_reg_0[7],r_V_2_2_1_i_reg_3866_reg_0[7],r_V_2_2_1_i_reg_3866_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_2_2_1_i_reg_3866_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_2_2_1_i_reg_3866_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_2_2_1_i_reg_3866_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_10_fu_5740),
        .CEA2(src_kernel_win_0_va_10_fu_5740),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Filter2D_U0_p_kernel_val_2_V_0_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_2_0_1_i_reg_38310),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_2_2_1_i_reg_3866_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_2_2_1_i_reg_3866_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_2_2_1_i_reg_3866_reg_P_UNCONNECTED[47:16],r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_91,r_V_2_2_1_i_reg_3866_reg_n_92,r_V_2_2_1_i_reg_3866_reg_n_93,r_V_2_2_1_i_reg_3866_reg_n_94,r_V_2_2_1_i_reg_3866_reg_n_95,r_V_2_2_1_i_reg_3866_reg_n_96,r_V_2_2_1_i_reg_3866_reg_n_97,r_V_2_2_1_i_reg_3866_reg_n_98,r_V_2_2_1_i_reg_3866_reg_n_99,r_V_2_2_1_i_reg_3866_reg_n_100,r_V_2_2_1_i_reg_3866_reg_n_101,r_V_2_2_1_i_reg_3866_reg_n_102,r_V_2_2_1_i_reg_3866_reg_n_103,r_V_2_2_1_i_reg_3866_reg_n_104,r_V_2_2_1_i_reg_3866_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_2_2_1_i_reg_3866_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_2_2_1_i_reg_3866_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_2_2_1_i_reg_3866_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_2_2_1_i_reg_3866_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_2_2_2_i_reg_3906_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_9_fu_570}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_2_2_2_i_reg_3906_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_2_2_i_reg_3906_reg_0[7],r_V_2_2_2_i_reg_3906_reg_0[7],r_V_2_2_2_i_reg_3906_reg_0[7],r_V_2_2_2_i_reg_3906_reg_0[7],r_V_2_2_2_i_reg_3906_reg_0[7],r_V_2_2_2_i_reg_3906_reg_0[7],r_V_2_2_2_i_reg_3906_reg_0[7],r_V_2_2_2_i_reg_3906_reg_0[7],r_V_2_2_2_i_reg_3906_reg_0[7],r_V_2_2_2_i_reg_3906_reg_0[7],r_V_2_2_2_i_reg_3906_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_2_2_2_i_reg_3906_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_2_2_2_i_reg_3906_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_2_2_2_i_reg_3906_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_2_0_1_i_reg_38310),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Filter2D_U0_p_kernel_val_2_V_0_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_2_2_2_i_reg_39060),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_2_2_2_i_reg_3906_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_2_2_2_i_reg_3906_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_2_2_2_i_reg_3906_reg_P_UNCONNECTED[47:16],r_V_2_2_2_i_reg_3906_reg_n_90,r_V_2_2_2_i_reg_3906_reg_n_91,r_V_2_2_2_i_reg_3906_reg_n_92,r_V_2_2_2_i_reg_3906_reg_n_93,r_V_2_2_2_i_reg_3906_reg_n_94,r_V_2_2_2_i_reg_3906_reg_n_95,r_V_2_2_2_i_reg_3906_reg_n_96,r_V_2_2_2_i_reg_3906_reg_n_97,r_V_2_2_2_i_reg_3906_reg_n_98,r_V_2_2_2_i_reg_3906_reg_n_99,r_V_2_2_2_i_reg_3906_reg_n_100,r_V_2_2_2_i_reg_3906_reg_n_101,r_V_2_2_2_i_reg_3906_reg_n_102,r_V_2_2_2_i_reg_3906_reg_n_103,r_V_2_2_2_i_reg_3906_reg_n_104,r_V_2_2_2_i_reg_3906_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_2_2_2_i_reg_3906_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_2_2_2_i_reg_3906_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_2_2_2_i_reg_3906_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_2_2_2_i_reg_3906_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_2_2_4_i_reg_3917_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_22_reg_3750}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_2_2_4_i_reg_3917_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_2_4_i_reg_3917_reg_0[7],r_V_2_2_4_i_reg_3917_reg_0[7],r_V_2_2_4_i_reg_3917_reg_0[7],r_V_2_2_4_i_reg_3917_reg_0[7],r_V_2_2_4_i_reg_3917_reg_0[7],r_V_2_2_4_i_reg_3917_reg_0[7],r_V_2_2_4_i_reg_3917_reg_0[7],r_V_2_2_4_i_reg_3917_reg_0[7],r_V_2_2_4_i_reg_3917_reg_0[7],r_V_2_2_4_i_reg_3917_reg_0[7],r_V_2_2_4_i_reg_3917_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_2_2_4_i_reg_3917_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_2_2_4_i_reg_3917_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_2_2_4_i_reg_3917_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Filter2D_U0_p_kernel_val_2_V_0_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_2_2_2_i_reg_39060),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_2_2_4_i_reg_3917_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_2_2_4_i_reg_3917_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_2_2_4_i_reg_3917_reg_P_UNCONNECTED[47:16],r_V_2_2_4_i_reg_3917_reg_n_90,r_V_2_2_4_i_reg_3917_reg_n_91,r_V_2_2_4_i_reg_3917_reg_n_92,r_V_2_2_4_i_reg_3917_reg_n_93,r_V_2_2_4_i_reg_3917_reg_n_94,r_V_2_2_4_i_reg_3917_reg_n_95,r_V_2_2_4_i_reg_3917_reg_n_96,r_V_2_2_4_i_reg_3917_reg_n_97,r_V_2_2_4_i_reg_3917_reg_n_98,r_V_2_2_4_i_reg_3917_reg_n_99,r_V_2_2_4_i_reg_3917_reg_n_100,r_V_2_2_4_i_reg_3917_reg_n_101,r_V_2_2_4_i_reg_3917_reg_n_102,r_V_2_2_4_i_reg_3917_reg_n_103,r_V_2_2_4_i_reg_3917_reg_n_104,r_V_2_2_4_i_reg_3917_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_2_2_4_i_reg_3917_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_2_2_4_i_reg_3917_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_2_2_4_i_reg_3917_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_2_2_4_i_reg_3917_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_2_3_1_i_reg_4038_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_reg_pp0_iter6_src_kernel_win_0_va_31_reg_3776}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_2_3_1_i_reg_4038_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_3_1_i_reg_4038_reg_0[7],r_V_2_3_1_i_reg_4038_reg_0[7],r_V_2_3_1_i_reg_4038_reg_0[7],r_V_2_3_1_i_reg_4038_reg_0[7],r_V_2_3_1_i_reg_4038_reg_0[7],r_V_2_3_1_i_reg_4038_reg_0[7],r_V_2_3_1_i_reg_4038_reg_0[7],r_V_2_3_1_i_reg_4038_reg_0[7],r_V_2_3_1_i_reg_4038_reg_0[7],r_V_2_3_1_i_reg_4038_reg_0[7],r_V_2_3_1_i_reg_4038_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_2_3_1_i_reg_4038_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_2_3_1_i_reg_4038_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_2_3_1_i_reg_4038_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_i_2_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_4_3_i_reg_40330),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_2_3_1_i_reg_4038_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_2_3_1_i_reg_4038_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_2_3_1_i_reg_4038_reg_P_UNCONNECTED[47:16],r_V_2_3_1_i_reg_4038_reg_n_90,r_V_2_3_1_i_reg_4038_reg_n_91,r_V_2_3_1_i_reg_4038_reg_n_92,r_V_2_3_1_i_reg_4038_reg_n_93,r_V_2_3_1_i_reg_4038_reg_n_94,r_V_2_3_1_i_reg_4038_reg_n_95,r_V_2_3_1_i_reg_4038_reg_n_96,r_V_2_3_1_i_reg_4038_reg_n_97,r_V_2_3_1_i_reg_4038_reg_n_98,r_V_2_3_1_i_reg_4038_reg_n_99,r_V_2_3_1_i_reg_4038_reg_n_100,r_V_2_3_1_i_reg_4038_reg_n_101,r_V_2_3_1_i_reg_4038_reg_n_102,r_V_2_3_1_i_reg_4038_reg_n_103,r_V_2_3_1_i_reg_4038_reg_n_104,r_V_2_3_1_i_reg_4038_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_2_3_1_i_reg_4038_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_2_3_1_i_reg_4038_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_2_3_1_i_reg_4038_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_2_3_1_i_reg_4038_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_2_3_2_i_reg_3963_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_reg_pp0_iter5_src_kernel_win_0_va_30_reg_3771}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_2_3_2_i_reg_3963_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_3_2_i_reg_3963_reg_0[7],r_V_2_3_2_i_reg_3963_reg_0[7],r_V_2_3_2_i_reg_3963_reg_0[7],r_V_2_3_2_i_reg_3963_reg_0[7],r_V_2_3_2_i_reg_3963_reg_0[7],r_V_2_3_2_i_reg_3963_reg_0[7],r_V_2_3_2_i_reg_3963_reg_0[7],r_V_2_3_2_i_reg_3963_reg_0[7],r_V_2_3_2_i_reg_3963_reg_0[7],r_V_2_3_2_i_reg_3963_reg_0[7],r_V_2_3_2_i_reg_3963_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_2_3_2_i_reg_3963_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_2_3_2_i_reg_3963_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_2_3_2_i_reg_3963_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_i_2_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_2_3_2_i_reg_39630),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_2_3_2_i_reg_3963_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_2_3_2_i_reg_3963_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_2_3_2_i_reg_3963_reg_P_UNCONNECTED[47:16],r_V_2_3_2_i_reg_3963_reg_n_90,r_V_2_3_2_i_reg_3963_reg_n_91,r_V_2_3_2_i_reg_3963_reg_n_92,r_V_2_3_2_i_reg_3963_reg_n_93,r_V_2_3_2_i_reg_3963_reg_n_94,r_V_2_3_2_i_reg_3963_reg_n_95,r_V_2_3_2_i_reg_3963_reg_n_96,r_V_2_3_2_i_reg_3963_reg_n_97,r_V_2_3_2_i_reg_3963_reg_n_98,r_V_2_3_2_i_reg_3963_reg_n_99,r_V_2_3_2_i_reg_3963_reg_n_100,r_V_2_3_2_i_reg_3963_reg_n_101,r_V_2_3_2_i_reg_3963_reg_n_102,r_V_2_3_2_i_reg_3963_reg_n_103,r_V_2_3_2_i_reg_3963_reg_n_104,r_V_2_3_2_i_reg_3963_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_2_3_2_i_reg_3963_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_2_3_2_i_reg_3963_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_2_3_2_i_reg_3963_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_2_3_2_i_reg_3963_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_2_3_3_i_reg_3973_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_reg_pp0_iter5_src_kernel_win_0_va_29_reg_3766}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_2_3_3_i_reg_3973_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_3_3_i_reg_3973_reg_0[7],r_V_2_3_3_i_reg_3973_reg_0[7],r_V_2_3_3_i_reg_3973_reg_0[7],r_V_2_3_3_i_reg_3973_reg_0[7],r_V_2_3_3_i_reg_3973_reg_0[7],r_V_2_3_3_i_reg_3973_reg_0[7],r_V_2_3_3_i_reg_3973_reg_0[7],r_V_2_3_3_i_reg_3973_reg_0[7],r_V_2_3_3_i_reg_3973_reg_0[7],r_V_2_3_3_i_reg_3973_reg_0[7],r_V_2_3_3_i_reg_3973_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_2_3_3_i_reg_3973_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_2_3_3_i_reg_3973_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_2_3_3_i_reg_3973_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_i_2_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_2_3_2_i_reg_39630),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_2_3_3_i_reg_3973_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_2_3_3_i_reg_3973_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_2_3_3_i_reg_3973_reg_P_UNCONNECTED[47:16],r_V_2_3_3_i_reg_3973_reg_n_90,r_V_2_3_3_i_reg_3973_reg_n_91,r_V_2_3_3_i_reg_3973_reg_n_92,r_V_2_3_3_i_reg_3973_reg_n_93,r_V_2_3_3_i_reg_3973_reg_n_94,r_V_2_3_3_i_reg_3973_reg_n_95,r_V_2_3_3_i_reg_3973_reg_n_96,r_V_2_3_3_i_reg_3973_reg_n_97,r_V_2_3_3_i_reg_3973_reg_n_98,r_V_2_3_3_i_reg_3973_reg_n_99,r_V_2_3_3_i_reg_3973_reg_n_100,r_V_2_3_3_i_reg_3973_reg_n_101,r_V_2_3_3_i_reg_3973_reg_n_102,r_V_2_3_3_i_reg_3973_reg_n_103,r_V_2_3_3_i_reg_3973_reg_n_104,r_V_2_3_3_i_reg_3973_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_2_3_3_i_reg_3973_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_2_3_3_i_reg_3973_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_2_3_3_i_reg_3973_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_2_3_3_i_reg_3973_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_2_4_1_i_reg_4058_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_1_fu_538}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_2_4_1_i_reg_4058_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_4_1_i_reg_4058_reg_0[7],r_V_2_4_1_i_reg_4058_reg_0[7],r_V_2_4_1_i_reg_4058_reg_0[7],r_V_2_4_1_i_reg_4058_reg_0[7],r_V_2_4_1_i_reg_4058_reg_0[7],r_V_2_4_1_i_reg_4058_reg_0[7],r_V_2_4_1_i_reg_4058_reg_0[7],r_V_2_4_1_i_reg_4058_reg_0[7],r_V_2_4_1_i_reg_4058_reg_0[7],r_V_2_4_1_i_reg_4058_reg_0[7],r_V_2_4_1_i_reg_4058_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_2_4_1_i_reg_4058_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_2_4_1_i_reg_4058_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_2_4_1_i_reg_4058_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_46_reg_40230),
        .CEA2(src_kernel_win_0_va_2_fu_5420),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_i_2_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_4_3_i_reg_40330),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_2_4_1_i_reg_4058_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_2_4_1_i_reg_4058_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_2_4_1_i_reg_4058_reg_P_UNCONNECTED[47:16],r_V_2_4_1_i_reg_4058_reg_n_90,r_V_2_4_1_i_reg_4058_reg_n_91,r_V_2_4_1_i_reg_4058_reg_n_92,r_V_2_4_1_i_reg_4058_reg_n_93,r_V_2_4_1_i_reg_4058_reg_n_94,r_V_2_4_1_i_reg_4058_reg_n_95,r_V_2_4_1_i_reg_4058_reg_n_96,r_V_2_4_1_i_reg_4058_reg_n_97,r_V_2_4_1_i_reg_4058_reg_n_98,r_V_2_4_1_i_reg_4058_reg_n_99,r_V_2_4_1_i_reg_4058_reg_n_100,r_V_2_4_1_i_reg_4058_reg_n_101,r_V_2_4_1_i_reg_4058_reg_n_102,r_V_2_4_1_i_reg_4058_reg_n_103,r_V_2_4_1_i_reg_4058_reg_n_104,r_V_2_4_1_i_reg_4058_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_2_4_1_i_reg_4058_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_2_4_1_i_reg_4058_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_2_4_1_i_reg_4058_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_2_4_1_i_reg_4058_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_2_4_4_i_reg_4013_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_2_4_4_i_reg_4013_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_4_4_i_reg_4013_reg_0[7],r_V_2_4_4_i_reg_4013_reg_0[7],r_V_2_4_4_i_reg_4013_reg_0[7],r_V_2_4_4_i_reg_4013_reg_0[7],r_V_2_4_4_i_reg_4013_reg_0[7],r_V_2_4_4_i_reg_4013_reg_0[7],r_V_2_4_4_i_reg_4013_reg_0[7],r_V_2_4_4_i_reg_4013_reg_0[7],r_V_2_4_4_i_reg_4013_reg_0[7],r_V_2_4_4_i_reg_4013_reg_0[7],r_V_2_4_4_i_reg_4013_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_2_4_4_i_reg_4013_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_2_4_4_i_reg_4013_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_2_4_4_i_reg_4013_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_i_2_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_2_3_2_i_reg_39630),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_2_4_4_i_reg_4013_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_2_4_4_i_reg_4013_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_2_4_4_i_reg_4013_reg_P_UNCONNECTED[47:16],r_V_2_4_4_i_reg_4013_reg_n_90,r_V_2_4_4_i_reg_4013_reg_n_91,r_V_2_4_4_i_reg_4013_reg_n_92,r_V_2_4_4_i_reg_4013_reg_n_93,r_V_2_4_4_i_reg_4013_reg_n_94,r_V_2_4_4_i_reg_4013_reg_n_95,r_V_2_4_4_i_reg_4013_reg_n_96,r_V_2_4_4_i_reg_4013_reg_n_97,r_V_2_4_4_i_reg_4013_reg_n_98,r_V_2_4_4_i_reg_4013_reg_n_99,r_V_2_4_4_i_reg_4013_reg_n_100,r_V_2_4_4_i_reg_4013_reg_n_101,r_V_2_4_4_i_reg_4013_reg_n_102,r_V_2_4_4_i_reg_4013_reg_n_103,r_V_2_4_4_i_reg_4013_reg_n_104,r_V_2_4_4_i_reg_4013_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_2_4_4_i_reg_4013_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_2_4_4_i_reg_4013_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_2_4_4_i_reg_4013_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_2_4_4_i_reg_4013_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_2_4_i_reg_4048_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_46_reg_4023}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_2_4_i_reg_4048_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_4_i_reg_4048_reg_0[7],r_V_2_4_i_reg_4048_reg_0[7],r_V_2_4_i_reg_4048_reg_0[7],r_V_2_4_i_reg_4048_reg_0[7],r_V_2_4_i_reg_4048_reg_0[7],r_V_2_4_i_reg_4048_reg_0[7],r_V_2_4_i_reg_4048_reg_0[7],r_V_2_4_i_reg_4048_reg_0[7],r_V_2_4_i_reg_4048_reg_0[7],r_V_2_4_i_reg_4048_reg_0[7],r_V_2_4_i_reg_4048_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_2_4_i_reg_4048_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_2_4_i_reg_4048_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_2_4_i_reg_4048_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_2_fu_5420),
        .CEA2(src_kernel_win_0_va_2_fu_5420),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_i_2_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_4_3_i_reg_40330),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_2_4_i_reg_4048_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_2_4_i_reg_4048_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_2_4_i_reg_4048_reg_P_UNCONNECTED[47:16],r_V_2_4_i_reg_4048_reg_n_90,r_V_2_4_i_reg_4048_reg_n_91,r_V_2_4_i_reg_4048_reg_n_92,r_V_2_4_i_reg_4048_reg_n_93,r_V_2_4_i_reg_4048_reg_n_94,r_V_2_4_i_reg_4048_reg_n_95,r_V_2_4_i_reg_4048_reg_n_96,r_V_2_4_i_reg_4048_reg_n_97,r_V_2_4_i_reg_4048_reg_n_98,r_V_2_4_i_reg_4048_reg_n_99,r_V_2_4_i_reg_4048_reg_n_100,r_V_2_4_i_reg_4048_reg_n_101,r_V_2_4_i_reg_4048_reg_n_102,r_V_2_4_i_reg_4048_reg_n_103,r_V_2_4_i_reg_4048_reg_n_104,r_V_2_4_i_reg_4048_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_2_4_i_reg_4048_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_2_4_i_reg_4048_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_r_V_2_4_i_reg_4048_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_2_4_i_reg_4048_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h04)) 
    r_V_2_4_i_reg_4048_reg_i_1
       (.I0(k_buf_0_val_9_U_n_1),
        .I1(ap_enable_reg_pp0_iter9),
        .I2(ap_reg_pp0_iter8_exitcond388_i_i_reg_3576),
        .O(src_kernel_win_0_va_2_fu_5420));
  LUT6 #(
    .INIT(64'h000000D000000000)) 
    \reg_961[7]_i_1 
       (.I0(\tmp_17_i_reg_3405_reg_n_0_[0] ),
        .I1(ult_reg_3400),
        .I2(or_cond_i_i_i_reg_3607),
        .I3(ap_reg_pp0_iter1_exitcond388_i_i_reg_3576),
        .I4(k_buf_0_val_9_U_n_1),
        .I5(ap_enable_reg_pp0_iter2),
        .O(Filter2D_U0_p_src_data_stream_V_read));
  FDRE \reg_961_reg[0] 
       (.C(ap_clk),
        .CE(Filter2D_U0_p_src_data_stream_V_read),
        .D(\reg_961_reg[7]_0 [0]),
        .Q(reg_961[0]),
        .R(1'b0));
  FDRE \reg_961_reg[1] 
       (.C(ap_clk),
        .CE(Filter2D_U0_p_src_data_stream_V_read),
        .D(\reg_961_reg[7]_0 [1]),
        .Q(reg_961[1]),
        .R(1'b0));
  FDRE \reg_961_reg[2] 
       (.C(ap_clk),
        .CE(Filter2D_U0_p_src_data_stream_V_read),
        .D(\reg_961_reg[7]_0 [2]),
        .Q(reg_961[2]),
        .R(1'b0));
  FDRE \reg_961_reg[3] 
       (.C(ap_clk),
        .CE(Filter2D_U0_p_src_data_stream_V_read),
        .D(\reg_961_reg[7]_0 [3]),
        .Q(reg_961[3]),
        .R(1'b0));
  FDRE \reg_961_reg[4] 
       (.C(ap_clk),
        .CE(Filter2D_U0_p_src_data_stream_V_read),
        .D(\reg_961_reg[7]_0 [4]),
        .Q(reg_961[4]),
        .R(1'b0));
  FDRE \reg_961_reg[5] 
       (.C(ap_clk),
        .CE(Filter2D_U0_p_src_data_stream_V_read),
        .D(\reg_961_reg[7]_0 [5]),
        .Q(reg_961[5]),
        .R(1'b0));
  FDRE \reg_961_reg[6] 
       (.C(ap_clk),
        .CE(Filter2D_U0_p_src_data_stream_V_read),
        .D(\reg_961_reg[7]_0 [6]),
        .Q(reg_961[6]),
        .R(1'b0));
  FDRE \reg_961_reg[7] 
       (.C(ap_clk),
        .CE(Filter2D_U0_p_src_data_stream_V_read),
        .D(\reg_961_reg[7]_0 [7]),
        .Q(reg_961[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    \rev_reg_3546[0]_i_1 
       (.I0(ult_reg_3400),
        .I1(ap_CS_fsm_state4),
        .I2(rev_reg_3546),
        .O(\rev_reg_3546[0]_i_1_n_0 ));
  FDRE \rev_reg_3546_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rev_reg_3546[0]_i_1_n_0 ),
        .Q(rev_reg_3546),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_654_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_2_0_fu_1938_p3[0]),
        .Q(right_border_buf_0_10_fu_654[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_654_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_2_0_fu_1938_p3[1]),
        .Q(right_border_buf_0_10_fu_654[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_654_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_2_0_fu_1938_p3[2]),
        .Q(right_border_buf_0_10_fu_654[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_654_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_2_0_fu_1938_p3[3]),
        .Q(right_border_buf_0_10_fu_654[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_654_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_2_0_fu_1938_p3[4]),
        .Q(right_border_buf_0_10_fu_654[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_654_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_2_0_fu_1938_p3[5]),
        .Q(right_border_buf_0_10_fu_654[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_654_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_2_0_fu_1938_p3[6]),
        .Q(right_border_buf_0_10_fu_654[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_10_fu_654_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_2_0_fu_1938_p3[7]),
        .Q(right_border_buf_0_10_fu_654[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_658_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_10_fu_654[0]),
        .Q(right_border_buf_0_11_fu_658[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_658_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_10_fu_654[1]),
        .Q(right_border_buf_0_11_fu_658[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_658_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_10_fu_654[2]),
        .Q(right_border_buf_0_11_fu_658[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_658_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_10_fu_654[3]),
        .Q(right_border_buf_0_11_fu_658[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_658_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_10_fu_654[4]),
        .Q(right_border_buf_0_11_fu_658[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_658_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_10_fu_654[5]),
        .Q(right_border_buf_0_11_fu_658[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_658_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_10_fu_654[6]),
        .Q(right_border_buf_0_11_fu_658[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_11_fu_658_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_10_fu_654[7]),
        .Q(right_border_buf_0_11_fu_658[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_662_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_11_fu_658[0]),
        .Q(right_border_buf_0_12_fu_662[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_662_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_11_fu_658[1]),
        .Q(right_border_buf_0_12_fu_662[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_662_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_11_fu_658[2]),
        .Q(right_border_buf_0_12_fu_662[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_662_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_11_fu_658[3]),
        .Q(right_border_buf_0_12_fu_662[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_662_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_11_fu_658[4]),
        .Q(right_border_buf_0_12_fu_662[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_662_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_11_fu_658[5]),
        .Q(right_border_buf_0_12_fu_662[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_662_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_11_fu_658[6]),
        .Q(right_border_buf_0_12_fu_662[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_12_fu_662_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_11_fu_658[7]),
        .Q(right_border_buf_0_12_fu_662[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_666_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_14_fu_670[0]),
        .Q(right_border_buf_0_13_fu_666[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_666_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_14_fu_670[1]),
        .Q(right_border_buf_0_13_fu_666[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_666_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_14_fu_670[2]),
        .Q(right_border_buf_0_13_fu_666[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_666_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_14_fu_670[3]),
        .Q(right_border_buf_0_13_fu_666[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_666_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_14_fu_670[4]),
        .Q(right_border_buf_0_13_fu_666[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_666_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_14_fu_670[5]),
        .Q(right_border_buf_0_13_fu_666[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_666_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_14_fu_670[6]),
        .Q(right_border_buf_0_13_fu_666[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_13_fu_666_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_14_fu_670[7]),
        .Q(right_border_buf_0_13_fu_666[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_670_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_3_0_fu_1960_p3[0]),
        .Q(right_border_buf_0_14_fu_670[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_670_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_3_0_fu_1960_p3[1]),
        .Q(right_border_buf_0_14_fu_670[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_670_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_3_0_fu_1960_p3[2]),
        .Q(right_border_buf_0_14_fu_670[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_670_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_3_0_fu_1960_p3[3]),
        .Q(right_border_buf_0_14_fu_670[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_670_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_3_0_fu_1960_p3[4]),
        .Q(right_border_buf_0_14_fu_670[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_670_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_3_0_fu_1960_p3[5]),
        .Q(right_border_buf_0_14_fu_670[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_670_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_3_0_fu_1960_p3[6]),
        .Q(right_border_buf_0_14_fu_670[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_14_fu_670_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_3_0_fu_1960_p3[7]),
        .Q(right_border_buf_0_14_fu_670[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_618_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_s_fu_614[0]),
        .Q(right_border_buf_0_1_fu_618[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_618_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_s_fu_614[1]),
        .Q(right_border_buf_0_1_fu_618[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_618_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_s_fu_614[2]),
        .Q(right_border_buf_0_1_fu_618[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_618_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_s_fu_614[3]),
        .Q(right_border_buf_0_1_fu_618[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_618_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_s_fu_614[4]),
        .Q(right_border_buf_0_1_fu_618[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_618_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_s_fu_614[5]),
        .Q(right_border_buf_0_1_fu_618[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_618_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_s_fu_614[6]),
        .Q(right_border_buf_0_1_fu_618[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_618_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_s_fu_614[7]),
        .Q(right_border_buf_0_1_fu_618[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_622_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_1_fu_618[0]),
        .Q(right_border_buf_0_2_fu_622[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_622_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_1_fu_618[1]),
        .Q(right_border_buf_0_2_fu_622[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_622_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_1_fu_618[2]),
        .Q(right_border_buf_0_2_fu_622[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_622_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_1_fu_618[3]),
        .Q(right_border_buf_0_2_fu_622[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_622_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_1_fu_618[4]),
        .Q(right_border_buf_0_2_fu_622[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_622_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_1_fu_618[5]),
        .Q(right_border_buf_0_2_fu_622[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_622_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_1_fu_618[6]),
        .Q(right_border_buf_0_2_fu_622[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_622_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_1_fu_618[7]),
        .Q(right_border_buf_0_2_fu_622[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_626_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_4_fu_630[0]),
        .Q(right_border_buf_0_3_fu_626[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_626_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_4_fu_630[1]),
        .Q(right_border_buf_0_3_fu_626[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_626_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_4_fu_630[2]),
        .Q(right_border_buf_0_3_fu_626[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_626_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_4_fu_630[3]),
        .Q(right_border_buf_0_3_fu_626[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_626_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_4_fu_630[4]),
        .Q(right_border_buf_0_3_fu_626[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_626_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_4_fu_630[5]),
        .Q(right_border_buf_0_3_fu_626[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_626_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_4_fu_630[6]),
        .Q(right_border_buf_0_3_fu_626[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_626_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_4_fu_630[7]),
        .Q(right_border_buf_0_3_fu_626[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_630_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_8_fu_646[0]),
        .Q(right_border_buf_0_4_fu_630[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_630_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_8_fu_646[1]),
        .Q(right_border_buf_0_4_fu_630[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_630_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_8_fu_646[2]),
        .Q(right_border_buf_0_4_fu_630[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_630_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_8_fu_646[3]),
        .Q(right_border_buf_0_4_fu_630[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_630_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_8_fu_646[4]),
        .Q(right_border_buf_0_4_fu_630[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_630_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_8_fu_646[5]),
        .Q(right_border_buf_0_4_fu_630[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_630_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_8_fu_646[6]),
        .Q(right_border_buf_0_4_fu_630[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_630_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_8_fu_646[7]),
        .Q(right_border_buf_0_4_fu_630[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_634_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_1_0_fu_1916_p3[0]),
        .Q(right_border_buf_0_5_fu_634[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_634_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_1_0_fu_1916_p3[1]),
        .Q(right_border_buf_0_5_fu_634[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_634_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_1_0_fu_1916_p3[2]),
        .Q(right_border_buf_0_5_fu_634[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_634_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_1_0_fu_1916_p3[3]),
        .Q(right_border_buf_0_5_fu_634[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_634_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_1_0_fu_1916_p3[4]),
        .Q(right_border_buf_0_5_fu_634[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_634_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_1_0_fu_1916_p3[5]),
        .Q(right_border_buf_0_5_fu_634[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_634_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_1_0_fu_1916_p3[6]),
        .Q(right_border_buf_0_5_fu_634[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_634_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_1_0_fu_1916_p3[7]),
        .Q(right_border_buf_0_5_fu_634[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_638_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_5_fu_634[0]),
        .Q(right_border_buf_0_6_fu_638[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_638_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_5_fu_634[1]),
        .Q(right_border_buf_0_6_fu_638[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_638_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_5_fu_634[2]),
        .Q(right_border_buf_0_6_fu_638[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_638_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_5_fu_634[3]),
        .Q(right_border_buf_0_6_fu_638[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_638_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_5_fu_634[4]),
        .Q(right_border_buf_0_6_fu_638[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_638_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_5_fu_634[5]),
        .Q(right_border_buf_0_6_fu_638[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_638_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_5_fu_634[6]),
        .Q(right_border_buf_0_6_fu_638[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_6_fu_638_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_5_fu_634[7]),
        .Q(right_border_buf_0_6_fu_638[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_642_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_6_fu_638[0]),
        .Q(right_border_buf_0_7_fu_642[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_642_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_6_fu_638[1]),
        .Q(right_border_buf_0_7_fu_642[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_642_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_6_fu_638[2]),
        .Q(right_border_buf_0_7_fu_642[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_642_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_6_fu_638[3]),
        .Q(right_border_buf_0_7_fu_642[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_642_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_6_fu_638[4]),
        .Q(right_border_buf_0_7_fu_642[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_642_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_6_fu_638[5]),
        .Q(right_border_buf_0_7_fu_642[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_642_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_6_fu_638[6]),
        .Q(right_border_buf_0_7_fu_642[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_7_fu_642_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_6_fu_638[7]),
        .Q(right_border_buf_0_7_fu_642[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_646_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_4_0_fu_1982_p3[0]),
        .Q(right_border_buf_0_8_fu_646[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_646_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_4_0_fu_1982_p3[1]),
        .Q(right_border_buf_0_8_fu_646[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_646_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_4_0_fu_1982_p3[2]),
        .Q(right_border_buf_0_8_fu_646[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_646_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_4_0_fu_1982_p3[3]),
        .Q(right_border_buf_0_8_fu_646[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_646_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_4_0_fu_1982_p3[4]),
        .Q(right_border_buf_0_8_fu_646[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_646_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_4_0_fu_1982_p3[5]),
        .Q(right_border_buf_0_8_fu_646[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_646_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_4_0_fu_1982_p3[6]),
        .Q(right_border_buf_0_8_fu_646[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_8_fu_646_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_4_0_fu_1982_p3[7]),
        .Q(right_border_buf_0_8_fu_646[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_650_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_13_fu_666[0]),
        .Q(right_border_buf_0_9_fu_650[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_650_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_13_fu_666[1]),
        .Q(right_border_buf_0_9_fu_650[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_650_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_13_fu_666[2]),
        .Q(right_border_buf_0_9_fu_650[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_650_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_13_fu_666[3]),
        .Q(right_border_buf_0_9_fu_650[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_650_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_13_fu_666[4]),
        .Q(right_border_buf_0_9_fu_650[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_650_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_13_fu_666[5]),
        .Q(right_border_buf_0_9_fu_650[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_650_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_13_fu_666[6]),
        .Q(right_border_buf_0_9_fu_650[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_9_fu_650_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(right_border_buf_0_13_fu_666[7]),
        .Q(right_border_buf_0_9_fu_650[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \right_border_buf_0_s_fu_614[7]_i_1 
       (.I0(\ap_reg_pp0_iter2_exitcond388_i_i_reg_3576_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(k_buf_0_val_9_U_n_1),
        .I3(ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607),
        .I4(ult_reg_3400),
        .I5(\tmp_17_i_reg_3405_reg_n_0_[0] ),
        .O(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ));
  FDRE \right_border_buf_0_s_fu_614_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_0_0_fu_1894_p3[0]),
        .Q(right_border_buf_0_s_fu_614[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_614_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_0_0_fu_1894_p3[1]),
        .Q(right_border_buf_0_s_fu_614[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_614_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_0_0_fu_1894_p3[2]),
        .Q(right_border_buf_0_s_fu_614[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_614_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_0_0_fu_1894_p3[3]),
        .Q(right_border_buf_0_s_fu_614[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_614_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_0_0_fu_1894_p3[4]),
        .Q(right_border_buf_0_s_fu_614[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_614_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_0_0_fu_1894_p3[5]),
        .Q(right_border_buf_0_s_fu_614[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_614_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_0_0_fu_1894_p3[6]),
        .Q(right_border_buf_0_s_fu_614[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_614_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_s_fu_614[7]_i_1_n_0 ),
        .D(col_buf_0_val_0_0_fu_1894_p3[7]),
        .Q(right_border_buf_0_s_fu_614[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \row_assign_8_1_t_i_reg_3556[1]_i_1 
       (.I0(\tmp_5_reg_3526_reg[0]_0 ),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(tmp_5_reg_3526[1]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .O(\row_assign_8_1_t_i_reg_3556[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2FB5D045D04A2FB)) 
    \row_assign_8_1_t_i_reg_3556[2]_i_1 
       (.I0(tmp_5_reg_3526[1]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(\tmp_5_reg_3526_reg[0]_0 ),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .I4(tmp_5_reg_3526[2]),
        .I5(\tmp_25_reg_3536_reg[2]_i_3_0 [2]),
        .O(row_assign_8_1_t_i_fu_1658_p2));
  FDRE \row_assign_8_1_t_i_reg_3556_reg[0] 
       (.C(ap_clk),
        .CE(row_assign_8_1_t_i_reg_35560),
        .D(\row_assign_8_1_t_i_reg_3556_reg[0]_0 ),
        .Q(row_assign_8_1_t_i_reg_3556[0]),
        .R(1'b0));
  FDRE \row_assign_8_1_t_i_reg_3556_reg[1] 
       (.C(ap_clk),
        .CE(row_assign_8_1_t_i_reg_35560),
        .D(\row_assign_8_1_t_i_reg_3556[1]_i_1_n_0 ),
        .Q(row_assign_8_1_t_i_reg_3556[1]),
        .R(1'b0));
  FDRE \row_assign_8_1_t_i_reg_3556_reg[2] 
       (.C(ap_clk),
        .CE(row_assign_8_1_t_i_reg_35560),
        .D(row_assign_8_1_t_i_fu_1658_p2),
        .Q(row_assign_8_1_t_i_reg_3556[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \row_assign_8_2_t_i_reg_3561[1]_i_1 
       (.I0(\tmp_31_reg_3541_reg[0]_0 ),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(tmp_13_reg_3531[1]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .O(\row_assign_8_2_t_i_reg_3561[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2FB5D045D04A2FB)) 
    \row_assign_8_2_t_i_reg_3561[2]_i_1 
       (.I0(tmp_13_reg_3531[1]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(\tmp_31_reg_3541_reg[0]_0 ),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .I4(tmp_13_reg_3531[2]),
        .I5(\tmp_25_reg_3536_reg[2]_i_3_0 [2]),
        .O(row_assign_8_2_t_i_fu_1662_p2));
  FDRE \row_assign_8_2_t_i_reg_3561_reg[1] 
       (.C(ap_clk),
        .CE(row_assign_8_1_t_i_reg_35560),
        .D(\row_assign_8_2_t_i_reg_3561[1]_i_1_n_0 ),
        .Q(row_assign_8_2_t_i_reg_3561[1]),
        .R(1'b0));
  FDRE \row_assign_8_2_t_i_reg_3561_reg[2] 
       (.C(ap_clk),
        .CE(row_assign_8_1_t_i_reg_35560),
        .D(row_assign_8_2_t_i_fu_1662_p2),
        .Q(row_assign_8_2_t_i_reg_3561[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \row_assign_8_3_t_i_reg_3566[1]_i_1 
       (.I0(\tmp_5_reg_3526_reg[0]_0 ),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(tmp_25_reg_3536[1]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .O(\row_assign_8_3_t_i_reg_3566[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2FB5D045D04A2FB)) 
    \row_assign_8_3_t_i_reg_3566[2]_i_1 
       (.I0(tmp_25_reg_3536[1]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(\tmp_5_reg_3526_reg[0]_0 ),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .I4(tmp_25_reg_3536[2]),
        .I5(\tmp_25_reg_3536_reg[2]_i_3_0 [2]),
        .O(row_assign_8_3_t_i_fu_1666_p2));
  FDRE \row_assign_8_3_t_i_reg_3566_reg[1] 
       (.C(ap_clk),
        .CE(row_assign_8_1_t_i_reg_35560),
        .D(\row_assign_8_3_t_i_reg_3566[1]_i_1_n_0 ),
        .Q(row_assign_8_3_t_i_reg_3566[1]),
        .R(1'b0));
  FDRE \row_assign_8_3_t_i_reg_3566_reg[2] 
       (.C(ap_clk),
        .CE(row_assign_8_1_t_i_reg_35560),
        .D(row_assign_8_3_t_i_fu_1666_p2),
        .Q(row_assign_8_3_t_i_reg_3566[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB44B)) 
    \row_assign_8_4_t_i_reg_3571[1]_i_1 
       (.I0(\tmp_31_reg_3541_reg[0]_0 ),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(tmp_31_reg_3541[1]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .O(\row_assign_8_4_t_i_reg_3571[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2FB5D045D04A2FB)) 
    \row_assign_8_4_t_i_reg_3571[2]_i_1 
       (.I0(tmp_31_reg_3541[1]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(\tmp_31_reg_3541_reg[0]_0 ),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .I4(tmp_31_reg_3541[2]),
        .I5(\tmp_25_reg_3536_reg[2]_i_3_0 [2]),
        .O(row_assign_8_4_t_i_fu_1670_p2));
  FDRE \row_assign_8_4_t_i_reg_3571_reg[0] 
       (.C(ap_clk),
        .CE(row_assign_8_1_t_i_reg_35560),
        .D(\row_assign_8_4_t_i_reg_3571_reg[0]_0 ),
        .Q(row_assign_8_4_t_i_reg_3571[0]),
        .R(1'b0));
  FDRE \row_assign_8_4_t_i_reg_3571_reg[1] 
       (.C(ap_clk),
        .CE(row_assign_8_1_t_i_reg_35560),
        .D(\row_assign_8_4_t_i_reg_3571[1]_i_1_n_0 ),
        .Q(row_assign_8_4_t_i_reg_3571[1]),
        .R(1'b0));
  FDRE \row_assign_8_4_t_i_reg_3571_reg[2] 
       (.C(ap_clk),
        .CE(row_assign_8_1_t_i_reg_35560),
        .D(row_assign_8_4_t_i_fu_1670_p2),
        .Q(row_assign_8_4_t_i_reg_3571[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_574_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_9_fu_570[0]),
        .Q(src_kernel_win_0_va_10_fu_574[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_574_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_9_fu_570[1]),
        .Q(src_kernel_win_0_va_10_fu_574[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_574_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_9_fu_570[2]),
        .Q(src_kernel_win_0_va_10_fu_574[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_574_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_9_fu_570[3]),
        .Q(src_kernel_win_0_va_10_fu_574[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_574_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_9_fu_570[4]),
        .Q(src_kernel_win_0_va_10_fu_574[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_574_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_9_fu_570[5]),
        .Q(src_kernel_win_0_va_10_fu_574[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_574_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_9_fu_570[6]),
        .Q(src_kernel_win_0_va_10_fu_574[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_10_fu_574_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_9_fu_570[7]),
        .Q(src_kernel_win_0_va_10_fu_574[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_12_fu_582[0]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[0]),
        .I1(row_assign_8_3_t_i_reg_3566[2]),
        .I2(\src_kernel_win_0_va_12_fu_582[0]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_3_0_reg_3719[0]),
        .O(src_kernel_win_0_va_23_fu_2140_p3[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_12_fu_582[0]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[0]),
        .I1(col_buf_0_val_2_0_reg_3704[0]),
        .I2(row_assign_8_3_t_i_reg_3566[1]),
        .I3(col_buf_0_val_1_0_reg_3689[0]),
        .I4(row_assign_8_1_t_i_reg_3556[0]),
        .I5(col_buf_0_val_0_0_reg_3674[0]),
        .O(\src_kernel_win_0_va_12_fu_582[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_12_fu_582[1]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[1]),
        .I1(row_assign_8_3_t_i_reg_3566[2]),
        .I2(\src_kernel_win_0_va_12_fu_582[1]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_3_0_reg_3719[1]),
        .O(src_kernel_win_0_va_23_fu_2140_p3[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_12_fu_582[1]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[1]),
        .I1(col_buf_0_val_2_0_reg_3704[1]),
        .I2(row_assign_8_3_t_i_reg_3566[1]),
        .I3(col_buf_0_val_1_0_reg_3689[1]),
        .I4(row_assign_8_1_t_i_reg_3556[0]),
        .I5(col_buf_0_val_0_0_reg_3674[1]),
        .O(\src_kernel_win_0_va_12_fu_582[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_12_fu_582[2]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[2]),
        .I1(row_assign_8_3_t_i_reg_3566[2]),
        .I2(\src_kernel_win_0_va_12_fu_582[2]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_3_0_reg_3719[2]),
        .O(src_kernel_win_0_va_23_fu_2140_p3[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_12_fu_582[2]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[2]),
        .I1(col_buf_0_val_2_0_reg_3704[2]),
        .I2(row_assign_8_3_t_i_reg_3566[1]),
        .I3(col_buf_0_val_1_0_reg_3689[2]),
        .I4(row_assign_8_1_t_i_reg_3556[0]),
        .I5(col_buf_0_val_0_0_reg_3674[2]),
        .O(\src_kernel_win_0_va_12_fu_582[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_12_fu_582[3]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[3]),
        .I1(row_assign_8_3_t_i_reg_3566[2]),
        .I2(\src_kernel_win_0_va_12_fu_582[3]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_3_0_reg_3719[3]),
        .O(src_kernel_win_0_va_23_fu_2140_p3[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_12_fu_582[3]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[3]),
        .I1(col_buf_0_val_2_0_reg_3704[3]),
        .I2(row_assign_8_3_t_i_reg_3566[1]),
        .I3(col_buf_0_val_1_0_reg_3689[3]),
        .I4(row_assign_8_1_t_i_reg_3556[0]),
        .I5(col_buf_0_val_0_0_reg_3674[3]),
        .O(\src_kernel_win_0_va_12_fu_582[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_12_fu_582[4]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[4]),
        .I1(row_assign_8_3_t_i_reg_3566[2]),
        .I2(\src_kernel_win_0_va_12_fu_582[4]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_3_0_reg_3719[4]),
        .O(src_kernel_win_0_va_23_fu_2140_p3[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_12_fu_582[4]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[4]),
        .I1(col_buf_0_val_2_0_reg_3704[4]),
        .I2(row_assign_8_3_t_i_reg_3566[1]),
        .I3(col_buf_0_val_1_0_reg_3689[4]),
        .I4(row_assign_8_1_t_i_reg_3556[0]),
        .I5(col_buf_0_val_0_0_reg_3674[4]),
        .O(\src_kernel_win_0_va_12_fu_582[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_12_fu_582[5]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[5]),
        .I1(row_assign_8_3_t_i_reg_3566[2]),
        .I2(\src_kernel_win_0_va_12_fu_582[5]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_3_0_reg_3719[5]),
        .O(src_kernel_win_0_va_23_fu_2140_p3[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_12_fu_582[5]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[5]),
        .I1(col_buf_0_val_2_0_reg_3704[5]),
        .I2(row_assign_8_3_t_i_reg_3566[1]),
        .I3(col_buf_0_val_1_0_reg_3689[5]),
        .I4(row_assign_8_1_t_i_reg_3556[0]),
        .I5(col_buf_0_val_0_0_reg_3674[5]),
        .O(\src_kernel_win_0_va_12_fu_582[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_12_fu_582[6]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[6]),
        .I1(row_assign_8_3_t_i_reg_3566[2]),
        .I2(\src_kernel_win_0_va_12_fu_582[6]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_3_0_reg_3719[6]),
        .O(src_kernel_win_0_va_23_fu_2140_p3[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_12_fu_582[6]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[6]),
        .I1(col_buf_0_val_2_0_reg_3704[6]),
        .I2(row_assign_8_3_t_i_reg_3566[1]),
        .I3(col_buf_0_val_1_0_reg_3689[6]),
        .I4(row_assign_8_1_t_i_reg_3556[0]),
        .I5(col_buf_0_val_0_0_reg_3674[6]),
        .O(\src_kernel_win_0_va_12_fu_582[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_12_fu_582[7]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[7]),
        .I1(row_assign_8_3_t_i_reg_3566[2]),
        .I2(\src_kernel_win_0_va_12_fu_582[7]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_3_0_reg_3719[7]),
        .O(src_kernel_win_0_va_23_fu_2140_p3[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_12_fu_582[7]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[7]),
        .I1(col_buf_0_val_2_0_reg_3704[7]),
        .I2(row_assign_8_3_t_i_reg_3566[1]),
        .I3(col_buf_0_val_1_0_reg_3689[7]),
        .I4(row_assign_8_1_t_i_reg_3556[0]),
        .I5(col_buf_0_val_0_0_reg_3674[7]),
        .O(\src_kernel_win_0_va_12_fu_582[7]_i_2_n_0 ));
  FDRE \src_kernel_win_0_va_12_fu_582_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_23_fu_2140_p3[0]),
        .Q(src_kernel_win_0_va_12_fu_582[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_582_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_23_fu_2140_p3[1]),
        .Q(src_kernel_win_0_va_12_fu_582[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_582_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_23_fu_2140_p3[2]),
        .Q(src_kernel_win_0_va_12_fu_582[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_582_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_23_fu_2140_p3[3]),
        .Q(src_kernel_win_0_va_12_fu_582[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_582_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_23_fu_2140_p3[4]),
        .Q(src_kernel_win_0_va_12_fu_582[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_582_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_23_fu_2140_p3[5]),
        .Q(src_kernel_win_0_va_12_fu_582[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_582_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_23_fu_2140_p3[6]),
        .Q(src_kernel_win_0_va_12_fu_582[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_582_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_23_fu_2140_p3[7]),
        .Q(src_kernel_win_0_va_12_fu_582[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_586_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_12_fu_582[0]),
        .Q(src_kernel_win_0_va_13_fu_586[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_586_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_12_fu_582[1]),
        .Q(src_kernel_win_0_va_13_fu_586[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_586_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_12_fu_582[2]),
        .Q(src_kernel_win_0_va_13_fu_586[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_586_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_12_fu_582[3]),
        .Q(src_kernel_win_0_va_13_fu_586[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_586_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_12_fu_582[4]),
        .Q(src_kernel_win_0_va_13_fu_586[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_586_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_12_fu_582[5]),
        .Q(src_kernel_win_0_va_13_fu_586[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_586_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_12_fu_582[6]),
        .Q(src_kernel_win_0_va_13_fu_586[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_586_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_12_fu_582[7]),
        .Q(src_kernel_win_0_va_13_fu_586[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_590_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_55_reg_3816[0]),
        .Q(src_kernel_win_0_va_14_fu_590[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_590_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_55_reg_3816[1]),
        .Q(src_kernel_win_0_va_14_fu_590[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_590_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_55_reg_3816[2]),
        .Q(src_kernel_win_0_va_14_fu_590[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_590_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_55_reg_3816[3]),
        .Q(src_kernel_win_0_va_14_fu_590[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_590_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_55_reg_3816[4]),
        .Q(src_kernel_win_0_va_14_fu_590[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_590_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_55_reg_3816[5]),
        .Q(src_kernel_win_0_va_14_fu_590[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_590_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_55_reg_3816[6]),
        .Q(src_kernel_win_0_va_14_fu_590[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_590_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_55_reg_3816[7]),
        .Q(src_kernel_win_0_va_14_fu_590[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_16_fu_598[0]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[0]),
        .I1(row_assign_8_4_t_i_reg_3571[2]),
        .I2(tmp_115_i_reg_3422),
        .I3(\src_kernel_win_0_va_16_fu_598[0]_i_2_n_0 ),
        .I4(row_assign_8_4_t_i_reg_3571[1]),
        .I5(\src_kernel_win_0_va_16_fu_598[0]_i_3_n_0 ),
        .O(src_kernel_win_0_va_24_fu_2156_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_16_fu_598[0]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[0]),
        .I1(row_assign_8_4_t_i_reg_3571[0]),
        .I2(col_buf_0_val_2_0_reg_3704[0]),
        .O(\src_kernel_win_0_va_16_fu_598[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_16_fu_598[0]_i_3 
       (.I0(col_buf_0_val_1_0_reg_3689[0]),
        .I1(row_assign_8_4_t_i_reg_3571[0]),
        .I2(col_buf_0_val_0_0_reg_3674[0]),
        .O(\src_kernel_win_0_va_16_fu_598[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_16_fu_598[1]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[1]),
        .I1(row_assign_8_4_t_i_reg_3571[2]),
        .I2(tmp_115_i_reg_3422),
        .I3(\src_kernel_win_0_va_16_fu_598[1]_i_2_n_0 ),
        .I4(row_assign_8_4_t_i_reg_3571[1]),
        .I5(\src_kernel_win_0_va_16_fu_598[1]_i_3_n_0 ),
        .O(src_kernel_win_0_va_24_fu_2156_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_16_fu_598[1]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[1]),
        .I1(row_assign_8_4_t_i_reg_3571[0]),
        .I2(col_buf_0_val_2_0_reg_3704[1]),
        .O(\src_kernel_win_0_va_16_fu_598[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_16_fu_598[1]_i_3 
       (.I0(col_buf_0_val_1_0_reg_3689[1]),
        .I1(row_assign_8_4_t_i_reg_3571[0]),
        .I2(col_buf_0_val_0_0_reg_3674[1]),
        .O(\src_kernel_win_0_va_16_fu_598[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_16_fu_598[2]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[2]),
        .I1(row_assign_8_4_t_i_reg_3571[2]),
        .I2(tmp_115_i_reg_3422),
        .I3(\src_kernel_win_0_va_16_fu_598[2]_i_2_n_0 ),
        .I4(row_assign_8_4_t_i_reg_3571[1]),
        .I5(\src_kernel_win_0_va_16_fu_598[2]_i_3_n_0 ),
        .O(src_kernel_win_0_va_24_fu_2156_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_16_fu_598[2]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[2]),
        .I1(row_assign_8_4_t_i_reg_3571[0]),
        .I2(col_buf_0_val_2_0_reg_3704[2]),
        .O(\src_kernel_win_0_va_16_fu_598[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_16_fu_598[2]_i_3 
       (.I0(col_buf_0_val_1_0_reg_3689[2]),
        .I1(row_assign_8_4_t_i_reg_3571[0]),
        .I2(col_buf_0_val_0_0_reg_3674[2]),
        .O(\src_kernel_win_0_va_16_fu_598[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_16_fu_598[3]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[3]),
        .I1(row_assign_8_4_t_i_reg_3571[2]),
        .I2(tmp_115_i_reg_3422),
        .I3(\src_kernel_win_0_va_16_fu_598[3]_i_2_n_0 ),
        .I4(row_assign_8_4_t_i_reg_3571[1]),
        .I5(\src_kernel_win_0_va_16_fu_598[3]_i_3_n_0 ),
        .O(src_kernel_win_0_va_24_fu_2156_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_16_fu_598[3]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[3]),
        .I1(row_assign_8_4_t_i_reg_3571[0]),
        .I2(col_buf_0_val_2_0_reg_3704[3]),
        .O(\src_kernel_win_0_va_16_fu_598[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_16_fu_598[3]_i_3 
       (.I0(col_buf_0_val_1_0_reg_3689[3]),
        .I1(row_assign_8_4_t_i_reg_3571[0]),
        .I2(col_buf_0_val_0_0_reg_3674[3]),
        .O(\src_kernel_win_0_va_16_fu_598[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_16_fu_598[4]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[4]),
        .I1(row_assign_8_4_t_i_reg_3571[2]),
        .I2(tmp_115_i_reg_3422),
        .I3(\src_kernel_win_0_va_16_fu_598[4]_i_2_n_0 ),
        .I4(row_assign_8_4_t_i_reg_3571[1]),
        .I5(\src_kernel_win_0_va_16_fu_598[4]_i_3_n_0 ),
        .O(src_kernel_win_0_va_24_fu_2156_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_16_fu_598[4]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[4]),
        .I1(row_assign_8_4_t_i_reg_3571[0]),
        .I2(col_buf_0_val_2_0_reg_3704[4]),
        .O(\src_kernel_win_0_va_16_fu_598[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_16_fu_598[4]_i_3 
       (.I0(col_buf_0_val_1_0_reg_3689[4]),
        .I1(row_assign_8_4_t_i_reg_3571[0]),
        .I2(col_buf_0_val_0_0_reg_3674[4]),
        .O(\src_kernel_win_0_va_16_fu_598[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_16_fu_598[5]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[5]),
        .I1(row_assign_8_4_t_i_reg_3571[2]),
        .I2(tmp_115_i_reg_3422),
        .I3(\src_kernel_win_0_va_16_fu_598[5]_i_2_n_0 ),
        .I4(row_assign_8_4_t_i_reg_3571[1]),
        .I5(\src_kernel_win_0_va_16_fu_598[5]_i_3_n_0 ),
        .O(src_kernel_win_0_va_24_fu_2156_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_16_fu_598[5]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[5]),
        .I1(row_assign_8_4_t_i_reg_3571[0]),
        .I2(col_buf_0_val_2_0_reg_3704[5]),
        .O(\src_kernel_win_0_va_16_fu_598[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_16_fu_598[5]_i_3 
       (.I0(col_buf_0_val_1_0_reg_3689[5]),
        .I1(row_assign_8_4_t_i_reg_3571[0]),
        .I2(col_buf_0_val_0_0_reg_3674[5]),
        .O(\src_kernel_win_0_va_16_fu_598[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_16_fu_598[6]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[6]),
        .I1(row_assign_8_4_t_i_reg_3571[2]),
        .I2(tmp_115_i_reg_3422),
        .I3(\src_kernel_win_0_va_16_fu_598[6]_i_2_n_0 ),
        .I4(row_assign_8_4_t_i_reg_3571[1]),
        .I5(\src_kernel_win_0_va_16_fu_598[6]_i_3_n_0 ),
        .O(src_kernel_win_0_va_24_fu_2156_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_16_fu_598[6]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[6]),
        .I1(row_assign_8_4_t_i_reg_3571[0]),
        .I2(col_buf_0_val_2_0_reg_3704[6]),
        .O(\src_kernel_win_0_va_16_fu_598[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_16_fu_598[6]_i_3 
       (.I0(col_buf_0_val_1_0_reg_3689[6]),
        .I1(row_assign_8_4_t_i_reg_3571[0]),
        .I2(col_buf_0_val_0_0_reg_3674[6]),
        .O(\src_kernel_win_0_va_16_fu_598[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_16_fu_598[7]_i_1 
       (.I0(ap_reg_pp0_iter3_exitcond388_i_i_reg_3576),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(k_buf_0_val_9_U_n_1),
        .O(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_16_fu_598[7]_i_2 
       (.I0(col_buf_0_val_4_0_reg_3729[7]),
        .I1(row_assign_8_4_t_i_reg_3571[2]),
        .I2(tmp_115_i_reg_3422),
        .I3(\src_kernel_win_0_va_16_fu_598[7]_i_3_n_0 ),
        .I4(row_assign_8_4_t_i_reg_3571[1]),
        .I5(\src_kernel_win_0_va_16_fu_598[7]_i_4_n_0 ),
        .O(src_kernel_win_0_va_24_fu_2156_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_16_fu_598[7]_i_3 
       (.I0(col_buf_0_val_3_0_reg_3719[7]),
        .I1(row_assign_8_4_t_i_reg_3571[0]),
        .I2(col_buf_0_val_2_0_reg_3704[7]),
        .O(\src_kernel_win_0_va_16_fu_598[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_kernel_win_0_va_16_fu_598[7]_i_4 
       (.I0(col_buf_0_val_1_0_reg_3689[7]),
        .I1(row_assign_8_4_t_i_reg_3571[0]),
        .I2(col_buf_0_val_0_0_reg_3674[7]),
        .O(\src_kernel_win_0_va_16_fu_598[7]_i_4_n_0 ));
  FDRE \src_kernel_win_0_va_16_fu_598_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_24_fu_2156_p3[0]),
        .Q(src_kernel_win_0_va_16_fu_598[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_598_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_24_fu_2156_p3[1]),
        .Q(src_kernel_win_0_va_16_fu_598[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_598_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_24_fu_2156_p3[2]),
        .Q(src_kernel_win_0_va_16_fu_598[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_598_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_24_fu_2156_p3[3]),
        .Q(src_kernel_win_0_va_16_fu_598[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_598_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_24_fu_2156_p3[4]),
        .Q(src_kernel_win_0_va_16_fu_598[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_598_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_24_fu_2156_p3[5]),
        .Q(src_kernel_win_0_va_16_fu_598[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_598_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_24_fu_2156_p3[6]),
        .Q(src_kernel_win_0_va_16_fu_598[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_598_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_24_fu_2156_p3[7]),
        .Q(src_kernel_win_0_va_16_fu_598[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_602_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_16_fu_598[0]),
        .Q(src_kernel_win_0_va_17_fu_602[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_602_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_16_fu_598[1]),
        .Q(src_kernel_win_0_va_17_fu_602[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_602_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_16_fu_598[2]),
        .Q(src_kernel_win_0_va_17_fu_602[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_602_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_16_fu_598[3]),
        .Q(src_kernel_win_0_va_17_fu_602[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_602_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_16_fu_598[4]),
        .Q(src_kernel_win_0_va_17_fu_602[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_602_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_16_fu_598[5]),
        .Q(src_kernel_win_0_va_17_fu_602[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_602_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_16_fu_598[6]),
        .Q(src_kernel_win_0_va_17_fu_602[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_fu_602_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_16_fu_598[7]),
        .Q(src_kernel_win_0_va_17_fu_602[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_606_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_17_fu_602[0]),
        .Q(src_kernel_win_0_va_18_fu_606[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_606_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_17_fu_602[1]),
        .Q(src_kernel_win_0_va_18_fu_606[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_606_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_17_fu_602[2]),
        .Q(src_kernel_win_0_va_18_fu_606[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_606_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_17_fu_602[3]),
        .Q(src_kernel_win_0_va_18_fu_606[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_606_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_17_fu_602[4]),
        .Q(src_kernel_win_0_va_18_fu_606[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_606_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_17_fu_602[5]),
        .Q(src_kernel_win_0_va_18_fu_606[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_606_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_17_fu_602[6]),
        .Q(src_kernel_win_0_va_18_fu_606[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_fu_606_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_17_fu_602[7]),
        .Q(src_kernel_win_0_va_18_fu_606[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_538_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_5380),
        .D(src_kernel_win_0_va_fu_534[0]),
        .Q(src_kernel_win_0_va_1_fu_538[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_538_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_5380),
        .D(src_kernel_win_0_va_fu_534[1]),
        .Q(src_kernel_win_0_va_1_fu_538[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_538_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_5380),
        .D(src_kernel_win_0_va_fu_534[2]),
        .Q(src_kernel_win_0_va_1_fu_538[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_538_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_5380),
        .D(src_kernel_win_0_va_fu_534[3]),
        .Q(src_kernel_win_0_va_1_fu_538[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_538_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_5380),
        .D(src_kernel_win_0_va_fu_534[4]),
        .Q(src_kernel_win_0_va_1_fu_538[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_538_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_5380),
        .D(src_kernel_win_0_va_fu_534[5]),
        .Q(src_kernel_win_0_va_1_fu_538[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_538_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_5380),
        .D(src_kernel_win_0_va_fu_534[6]),
        .Q(src_kernel_win_0_va_1_fu_538[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_538_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_5380),
        .D(src_kernel_win_0_va_fu_534[7]),
        .Q(src_kernel_win_0_va_1_fu_538[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_20_reg_3739[0]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[0]),
        .I1(tmp_61_reg_3551[2]),
        .I2(\src_kernel_win_0_va_20_reg_3739[0]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_0_0_reg_3674[0]),
        .O(src_kernel_win_0_va_20_fu_2092_p3[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_20_reg_3739[0]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[0]),
        .I1(col_buf_0_val_2_0_reg_3704[0]),
        .I2(tmp_61_reg_3551[1]),
        .I3(col_buf_0_val_1_0_reg_3689[0]),
        .I4(row_assign_8_4_t_i_reg_3571[0]),
        .I5(col_buf_0_val_0_0_reg_3674[0]),
        .O(\src_kernel_win_0_va_20_reg_3739[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_20_reg_3739[1]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[1]),
        .I1(tmp_61_reg_3551[2]),
        .I2(\src_kernel_win_0_va_20_reg_3739[1]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_0_0_reg_3674[1]),
        .O(src_kernel_win_0_va_20_fu_2092_p3[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_20_reg_3739[1]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[1]),
        .I1(col_buf_0_val_2_0_reg_3704[1]),
        .I2(tmp_61_reg_3551[1]),
        .I3(col_buf_0_val_1_0_reg_3689[1]),
        .I4(row_assign_8_4_t_i_reg_3571[0]),
        .I5(col_buf_0_val_0_0_reg_3674[1]),
        .O(\src_kernel_win_0_va_20_reg_3739[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_20_reg_3739[2]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[2]),
        .I1(tmp_61_reg_3551[2]),
        .I2(\src_kernel_win_0_va_20_reg_3739[2]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_0_0_reg_3674[2]),
        .O(src_kernel_win_0_va_20_fu_2092_p3[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_20_reg_3739[2]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[2]),
        .I1(col_buf_0_val_2_0_reg_3704[2]),
        .I2(tmp_61_reg_3551[1]),
        .I3(col_buf_0_val_1_0_reg_3689[2]),
        .I4(row_assign_8_4_t_i_reg_3571[0]),
        .I5(col_buf_0_val_0_0_reg_3674[2]),
        .O(\src_kernel_win_0_va_20_reg_3739[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_20_reg_3739[3]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[3]),
        .I1(tmp_61_reg_3551[2]),
        .I2(\src_kernel_win_0_va_20_reg_3739[3]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_0_0_reg_3674[3]),
        .O(src_kernel_win_0_va_20_fu_2092_p3[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_20_reg_3739[3]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[3]),
        .I1(col_buf_0_val_2_0_reg_3704[3]),
        .I2(tmp_61_reg_3551[1]),
        .I3(col_buf_0_val_1_0_reg_3689[3]),
        .I4(row_assign_8_4_t_i_reg_3571[0]),
        .I5(col_buf_0_val_0_0_reg_3674[3]),
        .O(\src_kernel_win_0_va_20_reg_3739[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_20_reg_3739[4]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[4]),
        .I1(tmp_61_reg_3551[2]),
        .I2(\src_kernel_win_0_va_20_reg_3739[4]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_0_0_reg_3674[4]),
        .O(src_kernel_win_0_va_20_fu_2092_p3[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_20_reg_3739[4]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[4]),
        .I1(col_buf_0_val_2_0_reg_3704[4]),
        .I2(tmp_61_reg_3551[1]),
        .I3(col_buf_0_val_1_0_reg_3689[4]),
        .I4(row_assign_8_4_t_i_reg_3571[0]),
        .I5(col_buf_0_val_0_0_reg_3674[4]),
        .O(\src_kernel_win_0_va_20_reg_3739[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_20_reg_3739[5]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[5]),
        .I1(tmp_61_reg_3551[2]),
        .I2(\src_kernel_win_0_va_20_reg_3739[5]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_0_0_reg_3674[5]),
        .O(src_kernel_win_0_va_20_fu_2092_p3[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_20_reg_3739[5]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[5]),
        .I1(col_buf_0_val_2_0_reg_3704[5]),
        .I2(tmp_61_reg_3551[1]),
        .I3(col_buf_0_val_1_0_reg_3689[5]),
        .I4(row_assign_8_4_t_i_reg_3571[0]),
        .I5(col_buf_0_val_0_0_reg_3674[5]),
        .O(\src_kernel_win_0_va_20_reg_3739[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_20_reg_3739[6]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[6]),
        .I1(tmp_61_reg_3551[2]),
        .I2(\src_kernel_win_0_va_20_reg_3739[6]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_0_0_reg_3674[6]),
        .O(src_kernel_win_0_va_20_fu_2092_p3[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_20_reg_3739[6]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[6]),
        .I1(col_buf_0_val_2_0_reg_3704[6]),
        .I2(tmp_61_reg_3551[1]),
        .I3(col_buf_0_val_1_0_reg_3689[6]),
        .I4(row_assign_8_4_t_i_reg_3571[0]),
        .I5(col_buf_0_val_0_0_reg_3674[6]),
        .O(\src_kernel_win_0_va_20_reg_3739[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_20_reg_3739[7]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[7]),
        .I1(tmp_61_reg_3551[2]),
        .I2(\src_kernel_win_0_va_20_reg_3739[7]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_0_0_reg_3674[7]),
        .O(src_kernel_win_0_va_20_fu_2092_p3[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_20_reg_3739[7]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[7]),
        .I1(col_buf_0_val_2_0_reg_3704[7]),
        .I2(tmp_61_reg_3551[1]),
        .I3(col_buf_0_val_1_0_reg_3689[7]),
        .I4(row_assign_8_4_t_i_reg_3571[0]),
        .I5(col_buf_0_val_0_0_reg_3674[7]),
        .O(\src_kernel_win_0_va_20_reg_3739[7]_i_2_n_0 ));
  FDRE \src_kernel_win_0_va_20_reg_3739_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_20_fu_2092_p3[0]),
        .Q(src_kernel_win_0_va_20_reg_3739[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_3739_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_20_fu_2092_p3[1]),
        .Q(src_kernel_win_0_va_20_reg_3739[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_3739_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_20_fu_2092_p3[2]),
        .Q(src_kernel_win_0_va_20_reg_3739[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_3739_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_20_fu_2092_p3[3]),
        .Q(src_kernel_win_0_va_20_reg_3739[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_3739_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_20_fu_2092_p3[4]),
        .Q(src_kernel_win_0_va_20_reg_3739[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_3739_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_20_fu_2092_p3[5]),
        .Q(src_kernel_win_0_va_20_reg_3739[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_3739_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_20_fu_2092_p3[6]),
        .Q(src_kernel_win_0_va_20_reg_3739[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_20_reg_3739_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_20_fu_2092_p3[7]),
        .Q(src_kernel_win_0_va_20_reg_3739[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_3745_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_21_fu_2108_p3[0]),
        .Q(src_kernel_win_0_va_21_reg_3745[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_3745_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_21_fu_2108_p3[1]),
        .Q(src_kernel_win_0_va_21_reg_3745[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_3745_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_21_fu_2108_p3[2]),
        .Q(src_kernel_win_0_va_21_reg_3745[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_3745_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_21_fu_2108_p3[3]),
        .Q(src_kernel_win_0_va_21_reg_3745[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_3745_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_21_fu_2108_p3[4]),
        .Q(src_kernel_win_0_va_21_reg_3745[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_3745_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_21_fu_2108_p3[5]),
        .Q(src_kernel_win_0_va_21_reg_3745[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_3745_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_21_fu_2108_p3[6]),
        .Q(src_kernel_win_0_va_21_reg_3745[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_21_reg_3745_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_21_fu_2108_p3[7]),
        .Q(src_kernel_win_0_va_21_reg_3745[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_22_reg_3750[0]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[0]),
        .I1(row_assign_8_2_t_i_reg_3561[2]),
        .I2(\src_kernel_win_0_va_22_reg_3750[0]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_2_0_reg_3704[0]),
        .O(src_kernel_win_0_va_22_fu_2124_p3[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_22_reg_3750[0]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[0]),
        .I1(col_buf_0_val_2_0_reg_3704[0]),
        .I2(row_assign_8_2_t_i_reg_3561[1]),
        .I3(col_buf_0_val_1_0_reg_3689[0]),
        .I4(row_assign_8_4_t_i_reg_3571[0]),
        .I5(col_buf_0_val_0_0_reg_3674[0]),
        .O(\src_kernel_win_0_va_22_reg_3750[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_22_reg_3750[1]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[1]),
        .I1(row_assign_8_2_t_i_reg_3561[2]),
        .I2(\src_kernel_win_0_va_22_reg_3750[1]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_2_0_reg_3704[1]),
        .O(src_kernel_win_0_va_22_fu_2124_p3[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_22_reg_3750[1]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[1]),
        .I1(col_buf_0_val_2_0_reg_3704[1]),
        .I2(row_assign_8_2_t_i_reg_3561[1]),
        .I3(col_buf_0_val_1_0_reg_3689[1]),
        .I4(row_assign_8_4_t_i_reg_3571[0]),
        .I5(col_buf_0_val_0_0_reg_3674[1]),
        .O(\src_kernel_win_0_va_22_reg_3750[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_22_reg_3750[2]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[2]),
        .I1(row_assign_8_2_t_i_reg_3561[2]),
        .I2(\src_kernel_win_0_va_22_reg_3750[2]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_2_0_reg_3704[2]),
        .O(src_kernel_win_0_va_22_fu_2124_p3[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_22_reg_3750[2]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[2]),
        .I1(col_buf_0_val_2_0_reg_3704[2]),
        .I2(row_assign_8_2_t_i_reg_3561[1]),
        .I3(col_buf_0_val_1_0_reg_3689[2]),
        .I4(row_assign_8_4_t_i_reg_3571[0]),
        .I5(col_buf_0_val_0_0_reg_3674[2]),
        .O(\src_kernel_win_0_va_22_reg_3750[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_22_reg_3750[3]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[3]),
        .I1(row_assign_8_2_t_i_reg_3561[2]),
        .I2(\src_kernel_win_0_va_22_reg_3750[3]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_2_0_reg_3704[3]),
        .O(src_kernel_win_0_va_22_fu_2124_p3[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_22_reg_3750[3]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[3]),
        .I1(col_buf_0_val_2_0_reg_3704[3]),
        .I2(row_assign_8_2_t_i_reg_3561[1]),
        .I3(col_buf_0_val_1_0_reg_3689[3]),
        .I4(row_assign_8_4_t_i_reg_3571[0]),
        .I5(col_buf_0_val_0_0_reg_3674[3]),
        .O(\src_kernel_win_0_va_22_reg_3750[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_22_reg_3750[4]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[4]),
        .I1(row_assign_8_2_t_i_reg_3561[2]),
        .I2(\src_kernel_win_0_va_22_reg_3750[4]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_2_0_reg_3704[4]),
        .O(src_kernel_win_0_va_22_fu_2124_p3[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_22_reg_3750[4]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[4]),
        .I1(col_buf_0_val_2_0_reg_3704[4]),
        .I2(row_assign_8_2_t_i_reg_3561[1]),
        .I3(col_buf_0_val_1_0_reg_3689[4]),
        .I4(row_assign_8_4_t_i_reg_3571[0]),
        .I5(col_buf_0_val_0_0_reg_3674[4]),
        .O(\src_kernel_win_0_va_22_reg_3750[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_22_reg_3750[5]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[5]),
        .I1(row_assign_8_2_t_i_reg_3561[2]),
        .I2(\src_kernel_win_0_va_22_reg_3750[5]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_2_0_reg_3704[5]),
        .O(src_kernel_win_0_va_22_fu_2124_p3[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_22_reg_3750[5]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[5]),
        .I1(col_buf_0_val_2_0_reg_3704[5]),
        .I2(row_assign_8_2_t_i_reg_3561[1]),
        .I3(col_buf_0_val_1_0_reg_3689[5]),
        .I4(row_assign_8_4_t_i_reg_3571[0]),
        .I5(col_buf_0_val_0_0_reg_3674[5]),
        .O(\src_kernel_win_0_va_22_reg_3750[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_22_reg_3750[6]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[6]),
        .I1(row_assign_8_2_t_i_reg_3561[2]),
        .I2(\src_kernel_win_0_va_22_reg_3750[6]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_2_0_reg_3704[6]),
        .O(src_kernel_win_0_va_22_fu_2124_p3[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_22_reg_3750[6]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[6]),
        .I1(col_buf_0_val_2_0_reg_3704[6]),
        .I2(row_assign_8_2_t_i_reg_3561[1]),
        .I3(col_buf_0_val_1_0_reg_3689[6]),
        .I4(row_assign_8_4_t_i_reg_3571[0]),
        .I5(col_buf_0_val_0_0_reg_3674[6]),
        .O(\src_kernel_win_0_va_22_reg_3750[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_22_reg_3750[7]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[7]),
        .I1(row_assign_8_2_t_i_reg_3561[2]),
        .I2(\src_kernel_win_0_va_22_reg_3750[7]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_2_0_reg_3704[7]),
        .O(src_kernel_win_0_va_22_fu_2124_p3[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_22_reg_3750[7]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[7]),
        .I1(col_buf_0_val_2_0_reg_3704[7]),
        .I2(row_assign_8_2_t_i_reg_3561[1]),
        .I3(col_buf_0_val_1_0_reg_3689[7]),
        .I4(row_assign_8_4_t_i_reg_3571[0]),
        .I5(col_buf_0_val_0_0_reg_3674[7]),
        .O(\src_kernel_win_0_va_22_reg_3750[7]_i_2_n_0 ));
  FDRE \src_kernel_win_0_va_22_reg_3750_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_22_fu_2124_p3[0]),
        .Q(src_kernel_win_0_va_22_reg_3750[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_3750_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_22_fu_2124_p3[1]),
        .Q(src_kernel_win_0_va_22_reg_3750[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_3750_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_22_fu_2124_p3[2]),
        .Q(src_kernel_win_0_va_22_reg_3750[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_3750_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_22_fu_2124_p3[3]),
        .Q(src_kernel_win_0_va_22_reg_3750[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_3750_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_22_fu_2124_p3[4]),
        .Q(src_kernel_win_0_va_22_reg_3750[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_3750_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_22_fu_2124_p3[5]),
        .Q(src_kernel_win_0_va_22_reg_3750[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_3750_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_22_fu_2124_p3[6]),
        .Q(src_kernel_win_0_va_22_reg_3750[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_22_reg_3750_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_kernel_win_0_va_22_fu_2124_p3[7]),
        .Q(src_kernel_win_0_va_22_reg_3750[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_29_reg_3766_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_reg_37660),
        .D(src_kernel_win_0_va_4_fu_550[0]),
        .Q(src_kernel_win_0_va_29_reg_3766[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_29_reg_3766_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_reg_37660),
        .D(src_kernel_win_0_va_4_fu_550[1]),
        .Q(src_kernel_win_0_va_29_reg_3766[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_29_reg_3766_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_reg_37660),
        .D(src_kernel_win_0_va_4_fu_550[2]),
        .Q(src_kernel_win_0_va_29_reg_3766[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_29_reg_3766_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_reg_37660),
        .D(src_kernel_win_0_va_4_fu_550[3]),
        .Q(src_kernel_win_0_va_29_reg_3766[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_29_reg_3766_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_reg_37660),
        .D(src_kernel_win_0_va_4_fu_550[4]),
        .Q(src_kernel_win_0_va_29_reg_3766[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_29_reg_3766_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_reg_37660),
        .D(src_kernel_win_0_va_4_fu_550[5]),
        .Q(src_kernel_win_0_va_29_reg_3766[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_29_reg_3766_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_reg_37660),
        .D(src_kernel_win_0_va_4_fu_550[6]),
        .Q(src_kernel_win_0_va_29_reg_3766[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_29_reg_3766_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_reg_37660),
        .D(src_kernel_win_0_va_4_fu_550[7]),
        .Q(src_kernel_win_0_va_29_reg_3766[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_30_reg_3771_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_reg_37660),
        .D(src_kernel_win_0_va_5_fu_554[0]),
        .Q(src_kernel_win_0_va_30_reg_3771[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_30_reg_3771_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_reg_37660),
        .D(src_kernel_win_0_va_5_fu_554[1]),
        .Q(src_kernel_win_0_va_30_reg_3771[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_30_reg_3771_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_reg_37660),
        .D(src_kernel_win_0_va_5_fu_554[2]),
        .Q(src_kernel_win_0_va_30_reg_3771[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_30_reg_3771_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_reg_37660),
        .D(src_kernel_win_0_va_5_fu_554[3]),
        .Q(src_kernel_win_0_va_30_reg_3771[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_30_reg_3771_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_reg_37660),
        .D(src_kernel_win_0_va_5_fu_554[4]),
        .Q(src_kernel_win_0_va_30_reg_3771[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_30_reg_3771_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_reg_37660),
        .D(src_kernel_win_0_va_5_fu_554[5]),
        .Q(src_kernel_win_0_va_30_reg_3771[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_30_reg_3771_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_reg_37660),
        .D(src_kernel_win_0_va_5_fu_554[6]),
        .Q(src_kernel_win_0_va_30_reg_3771[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_30_reg_3771_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_reg_37660),
        .D(src_kernel_win_0_va_5_fu_554[7]),
        .Q(src_kernel_win_0_va_30_reg_3771[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_31_reg_3776_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_reg_37660),
        .D(src_kernel_win_0_va_6_fu_558[0]),
        .Q(src_kernel_win_0_va_31_reg_3776[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_31_reg_3776_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_reg_37660),
        .D(src_kernel_win_0_va_6_fu_558[1]),
        .Q(src_kernel_win_0_va_31_reg_3776[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_31_reg_3776_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_reg_37660),
        .D(src_kernel_win_0_va_6_fu_558[2]),
        .Q(src_kernel_win_0_va_31_reg_3776[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_31_reg_3776_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_reg_37660),
        .D(src_kernel_win_0_va_6_fu_558[3]),
        .Q(src_kernel_win_0_va_31_reg_3776[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_31_reg_3776_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_reg_37660),
        .D(src_kernel_win_0_va_6_fu_558[4]),
        .Q(src_kernel_win_0_va_31_reg_3776[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_31_reg_3776_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_reg_37660),
        .D(src_kernel_win_0_va_6_fu_558[5]),
        .Q(src_kernel_win_0_va_31_reg_3776[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_31_reg_3776_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_reg_37660),
        .D(src_kernel_win_0_va_6_fu_558[6]),
        .Q(src_kernel_win_0_va_31_reg_3776[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_31_reg_3776_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_reg_37660),
        .D(src_kernel_win_0_va_6_fu_558[7]),
        .Q(src_kernel_win_0_va_31_reg_3776[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \src_kernel_win_0_va_46_reg_4023[7]_i_1 
       (.I0(ap_reg_pp0_iter7_exitcond388_i_i_reg_3576),
        .I1(k_buf_0_val_9_U_n_1),
        .O(src_kernel_win_0_va_46_reg_40230));
  FDRE \src_kernel_win_0_va_46_reg_4023_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_46_reg_40230),
        .D(src_kernel_win_0_va_1_fu_538[0]),
        .Q(src_kernel_win_0_va_46_reg_4023[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_46_reg_4023_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_46_reg_40230),
        .D(src_kernel_win_0_va_1_fu_538[1]),
        .Q(src_kernel_win_0_va_46_reg_4023[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_46_reg_4023_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_46_reg_40230),
        .D(src_kernel_win_0_va_1_fu_538[2]),
        .Q(src_kernel_win_0_va_46_reg_4023[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_46_reg_4023_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_46_reg_40230),
        .D(src_kernel_win_0_va_1_fu_538[3]),
        .Q(src_kernel_win_0_va_46_reg_4023[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_46_reg_4023_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_46_reg_40230),
        .D(src_kernel_win_0_va_1_fu_538[4]),
        .Q(src_kernel_win_0_va_46_reg_4023[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_46_reg_4023_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_46_reg_40230),
        .D(src_kernel_win_0_va_1_fu_538[5]),
        .Q(src_kernel_win_0_va_46_reg_4023[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_46_reg_4023_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_46_reg_40230),
        .D(src_kernel_win_0_va_1_fu_538[6]),
        .Q(src_kernel_win_0_va_46_reg_4023[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_46_reg_4023_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_46_reg_40230),
        .D(src_kernel_win_0_va_1_fu_538[7]),
        .Q(src_kernel_win_0_va_46_reg_4023[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_4_fu_550[0]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[0]),
        .I1(row_assign_8_1_t_i_reg_3556[2]),
        .I2(\src_kernel_win_0_va_4_fu_550[0]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_1_0_reg_3689[0]),
        .O(src_kernel_win_0_va_21_fu_2108_p3[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_4_fu_550[0]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[0]),
        .I1(col_buf_0_val_2_0_reg_3704[0]),
        .I2(row_assign_8_1_t_i_reg_3556[1]),
        .I3(col_buf_0_val_1_0_reg_3689[0]),
        .I4(row_assign_8_1_t_i_reg_3556[0]),
        .I5(col_buf_0_val_0_0_reg_3674[0]),
        .O(\src_kernel_win_0_va_4_fu_550[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_4_fu_550[1]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[1]),
        .I1(row_assign_8_1_t_i_reg_3556[2]),
        .I2(\src_kernel_win_0_va_4_fu_550[1]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_1_0_reg_3689[1]),
        .O(src_kernel_win_0_va_21_fu_2108_p3[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_4_fu_550[1]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[1]),
        .I1(col_buf_0_val_2_0_reg_3704[1]),
        .I2(row_assign_8_1_t_i_reg_3556[1]),
        .I3(col_buf_0_val_1_0_reg_3689[1]),
        .I4(row_assign_8_1_t_i_reg_3556[0]),
        .I5(col_buf_0_val_0_0_reg_3674[1]),
        .O(\src_kernel_win_0_va_4_fu_550[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_4_fu_550[2]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[2]),
        .I1(row_assign_8_1_t_i_reg_3556[2]),
        .I2(\src_kernel_win_0_va_4_fu_550[2]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_1_0_reg_3689[2]),
        .O(src_kernel_win_0_va_21_fu_2108_p3[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_4_fu_550[2]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[2]),
        .I1(col_buf_0_val_2_0_reg_3704[2]),
        .I2(row_assign_8_1_t_i_reg_3556[1]),
        .I3(col_buf_0_val_1_0_reg_3689[2]),
        .I4(row_assign_8_1_t_i_reg_3556[0]),
        .I5(col_buf_0_val_0_0_reg_3674[2]),
        .O(\src_kernel_win_0_va_4_fu_550[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_4_fu_550[3]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[3]),
        .I1(row_assign_8_1_t_i_reg_3556[2]),
        .I2(\src_kernel_win_0_va_4_fu_550[3]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_1_0_reg_3689[3]),
        .O(src_kernel_win_0_va_21_fu_2108_p3[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_4_fu_550[3]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[3]),
        .I1(col_buf_0_val_2_0_reg_3704[3]),
        .I2(row_assign_8_1_t_i_reg_3556[1]),
        .I3(col_buf_0_val_1_0_reg_3689[3]),
        .I4(row_assign_8_1_t_i_reg_3556[0]),
        .I5(col_buf_0_val_0_0_reg_3674[3]),
        .O(\src_kernel_win_0_va_4_fu_550[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_4_fu_550[4]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[4]),
        .I1(row_assign_8_1_t_i_reg_3556[2]),
        .I2(\src_kernel_win_0_va_4_fu_550[4]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_1_0_reg_3689[4]),
        .O(src_kernel_win_0_va_21_fu_2108_p3[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_4_fu_550[4]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[4]),
        .I1(col_buf_0_val_2_0_reg_3704[4]),
        .I2(row_assign_8_1_t_i_reg_3556[1]),
        .I3(col_buf_0_val_1_0_reg_3689[4]),
        .I4(row_assign_8_1_t_i_reg_3556[0]),
        .I5(col_buf_0_val_0_0_reg_3674[4]),
        .O(\src_kernel_win_0_va_4_fu_550[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_4_fu_550[5]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[5]),
        .I1(row_assign_8_1_t_i_reg_3556[2]),
        .I2(\src_kernel_win_0_va_4_fu_550[5]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_1_0_reg_3689[5]),
        .O(src_kernel_win_0_va_21_fu_2108_p3[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_4_fu_550[5]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[5]),
        .I1(col_buf_0_val_2_0_reg_3704[5]),
        .I2(row_assign_8_1_t_i_reg_3556[1]),
        .I3(col_buf_0_val_1_0_reg_3689[5]),
        .I4(row_assign_8_1_t_i_reg_3556[0]),
        .I5(col_buf_0_val_0_0_reg_3674[5]),
        .O(\src_kernel_win_0_va_4_fu_550[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_4_fu_550[6]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[6]),
        .I1(row_assign_8_1_t_i_reg_3556[2]),
        .I2(\src_kernel_win_0_va_4_fu_550[6]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_1_0_reg_3689[6]),
        .O(src_kernel_win_0_va_21_fu_2108_p3[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_4_fu_550[6]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[6]),
        .I1(col_buf_0_val_2_0_reg_3704[6]),
        .I2(row_assign_8_1_t_i_reg_3556[1]),
        .I3(col_buf_0_val_1_0_reg_3689[6]),
        .I4(row_assign_8_1_t_i_reg_3556[0]),
        .I5(col_buf_0_val_0_0_reg_3674[6]),
        .O(\src_kernel_win_0_va_4_fu_550[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_kernel_win_0_va_4_fu_550[7]_i_1 
       (.I0(col_buf_0_val_4_0_reg_3729[7]),
        .I1(row_assign_8_1_t_i_reg_3556[2]),
        .I2(\src_kernel_win_0_va_4_fu_550[7]_i_2_n_0 ),
        .I3(tmp_115_i_reg_3422),
        .I4(col_buf_0_val_1_0_reg_3689[7]),
        .O(src_kernel_win_0_va_21_fu_2108_p3[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_kernel_win_0_va_4_fu_550[7]_i_2 
       (.I0(col_buf_0_val_3_0_reg_3719[7]),
        .I1(col_buf_0_val_2_0_reg_3704[7]),
        .I2(row_assign_8_1_t_i_reg_3556[1]),
        .I3(col_buf_0_val_1_0_reg_3689[7]),
        .I4(row_assign_8_1_t_i_reg_3556[0]),
        .I5(col_buf_0_val_0_0_reg_3674[7]),
        .O(\src_kernel_win_0_va_4_fu_550[7]_i_2_n_0 ));
  FDRE \src_kernel_win_0_va_4_fu_550_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_21_fu_2108_p3[0]),
        .Q(src_kernel_win_0_va_4_fu_550[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_550_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_21_fu_2108_p3[1]),
        .Q(src_kernel_win_0_va_4_fu_550[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_550_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_21_fu_2108_p3[2]),
        .Q(src_kernel_win_0_va_4_fu_550[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_550_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_21_fu_2108_p3[3]),
        .Q(src_kernel_win_0_va_4_fu_550[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_550_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_21_fu_2108_p3[4]),
        .Q(src_kernel_win_0_va_4_fu_550[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_550_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_21_fu_2108_p3[5]),
        .Q(src_kernel_win_0_va_4_fu_550[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_550_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_21_fu_2108_p3[6]),
        .Q(src_kernel_win_0_va_4_fu_550[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_550_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_21_fu_2108_p3[7]),
        .Q(src_kernel_win_0_va_4_fu_550[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_55_reg_3816_reg[0] 
       (.C(ap_clk),
        .CE(r_V_2_1_1_i_reg_3851_reg_i_1_n_0),
        .D(src_kernel_win_0_va_13_fu_586[0]),
        .Q(src_kernel_win_0_va_55_reg_3816[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_55_reg_3816_reg[1] 
       (.C(ap_clk),
        .CE(r_V_2_1_1_i_reg_3851_reg_i_1_n_0),
        .D(src_kernel_win_0_va_13_fu_586[1]),
        .Q(src_kernel_win_0_va_55_reg_3816[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_55_reg_3816_reg[2] 
       (.C(ap_clk),
        .CE(r_V_2_1_1_i_reg_3851_reg_i_1_n_0),
        .D(src_kernel_win_0_va_13_fu_586[2]),
        .Q(src_kernel_win_0_va_55_reg_3816[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_55_reg_3816_reg[3] 
       (.C(ap_clk),
        .CE(r_V_2_1_1_i_reg_3851_reg_i_1_n_0),
        .D(src_kernel_win_0_va_13_fu_586[3]),
        .Q(src_kernel_win_0_va_55_reg_3816[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_55_reg_3816_reg[4] 
       (.C(ap_clk),
        .CE(r_V_2_1_1_i_reg_3851_reg_i_1_n_0),
        .D(src_kernel_win_0_va_13_fu_586[4]),
        .Q(src_kernel_win_0_va_55_reg_3816[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_55_reg_3816_reg[5] 
       (.C(ap_clk),
        .CE(r_V_2_1_1_i_reg_3851_reg_i_1_n_0),
        .D(src_kernel_win_0_va_13_fu_586[5]),
        .Q(src_kernel_win_0_va_55_reg_3816[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_55_reg_3816_reg[6] 
       (.C(ap_clk),
        .CE(r_V_2_1_1_i_reg_3851_reg_i_1_n_0),
        .D(src_kernel_win_0_va_13_fu_586[6]),
        .Q(src_kernel_win_0_va_55_reg_3816[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_55_reg_3816_reg[7] 
       (.C(ap_clk),
        .CE(r_V_2_1_1_i_reg_3851_reg_i_1_n_0),
        .D(src_kernel_win_0_va_13_fu_586[7]),
        .Q(src_kernel_win_0_va_55_reg_3816[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_554_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_4_fu_550[0]),
        .Q(src_kernel_win_0_va_5_fu_554[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_554_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_4_fu_550[1]),
        .Q(src_kernel_win_0_va_5_fu_554[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_554_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_4_fu_550[2]),
        .Q(src_kernel_win_0_va_5_fu_554[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_554_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_4_fu_550[3]),
        .Q(src_kernel_win_0_va_5_fu_554[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_554_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_4_fu_550[4]),
        .Q(src_kernel_win_0_va_5_fu_554[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_554_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_4_fu_550[5]),
        .Q(src_kernel_win_0_va_5_fu_554[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_554_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_4_fu_550[6]),
        .Q(src_kernel_win_0_va_5_fu_554[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_fu_554_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_4_fu_550[7]),
        .Q(src_kernel_win_0_va_5_fu_554[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_558_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_5_fu_554[0]),
        .Q(src_kernel_win_0_va_6_fu_558[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_558_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_5_fu_554[1]),
        .Q(src_kernel_win_0_va_6_fu_558[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_558_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_5_fu_554[2]),
        .Q(src_kernel_win_0_va_6_fu_558[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_558_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_5_fu_554[3]),
        .Q(src_kernel_win_0_va_6_fu_558[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_558_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_5_fu_554[4]),
        .Q(src_kernel_win_0_va_6_fu_558[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_558_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_5_fu_554[5]),
        .Q(src_kernel_win_0_va_6_fu_558[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_558_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_5_fu_554[6]),
        .Q(src_kernel_win_0_va_6_fu_558[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_fu_558_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_5_fu_554[7]),
        .Q(src_kernel_win_0_va_6_fu_558[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_8_fu_566[7]_i_1 
       (.I0(k_buf_0_val_9_U_n_1),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(ap_reg_pp0_iter4_exitcond388_i_i_reg_3576),
        .O(src_kernel_win_0_va_10_fu_5740));
  FDRE \src_kernel_win_0_va_8_fu_566_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_22_reg_3750[0]),
        .Q(src_kernel_win_0_va_8_fu_566[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_566_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_22_reg_3750[1]),
        .Q(src_kernel_win_0_va_8_fu_566[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_566_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_22_reg_3750[2]),
        .Q(src_kernel_win_0_va_8_fu_566[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_566_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_22_reg_3750[3]),
        .Q(src_kernel_win_0_va_8_fu_566[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_566_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_22_reg_3750[4]),
        .Q(src_kernel_win_0_va_8_fu_566[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_566_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_22_reg_3750[5]),
        .Q(src_kernel_win_0_va_8_fu_566[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_566_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_22_reg_3750[6]),
        .Q(src_kernel_win_0_va_8_fu_566[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_8_fu_566_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_22_reg_3750[7]),
        .Q(src_kernel_win_0_va_8_fu_566[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_570_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_8_fu_566[0]),
        .Q(src_kernel_win_0_va_9_fu_570[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_570_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_8_fu_566[1]),
        .Q(src_kernel_win_0_va_9_fu_570[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_570_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_8_fu_566[2]),
        .Q(src_kernel_win_0_va_9_fu_570[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_570_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_8_fu_566[3]),
        .Q(src_kernel_win_0_va_9_fu_570[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_570_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_8_fu_566[4]),
        .Q(src_kernel_win_0_va_9_fu_570[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_570_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_8_fu_566[5]),
        .Q(src_kernel_win_0_va_9_fu_570[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_570_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_8_fu_566[6]),
        .Q(src_kernel_win_0_va_9_fu_570[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_9_fu_570_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_10_fu_5740),
        .D(src_kernel_win_0_va_8_fu_566[7]),
        .Q(src_kernel_win_0_va_9_fu_570[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_534_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_5380),
        .D(ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739[0]),
        .Q(src_kernel_win_0_va_fu_534[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_534_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_5380),
        .D(ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739[1]),
        .Q(src_kernel_win_0_va_fu_534[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_534_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_5380),
        .D(ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739[2]),
        .Q(src_kernel_win_0_va_fu_534[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_534_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_5380),
        .D(ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739[3]),
        .Q(src_kernel_win_0_va_fu_534[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_534_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_5380),
        .D(ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739[4]),
        .Q(src_kernel_win_0_va_fu_534[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_534_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_5380),
        .D(ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739[5]),
        .Q(src_kernel_win_0_va_fu_534[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_534_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_5380),
        .D(ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739[6]),
        .Q(src_kernel_win_0_va_fu_534[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_534_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_5380),
        .D(ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739[7]),
        .Q(src_kernel_win_0_va_fu_534[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_1_reg_950[0]_i_1 
       (.I0(Q[0]),
        .O(j_V_fu_1683_p2[0]));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \t_V_1_reg_950[10]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(p_32_in),
        .I2(\exitcond388_i_i_reg_3576_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .O(t_V_1_reg_950));
  LUT3 #(
    .INIT(8'h20)) 
    \t_V_1_reg_950[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\exitcond388_i_i_reg_3576_reg[0]_0 ),
        .I2(p_32_in),
        .O(t_V_1_reg_9500));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \t_V_1_reg_950[10]_i_3 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\t_V_1_reg_950[10]_i_4_n_0 ),
        .I5(Q[6]),
        .O(j_V_fu_1683_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \t_V_1_reg_950[10]_i_4 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\t_V_1_reg_950[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_1_reg_950[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(j_V_fu_1683_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_1_reg_950[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(j_V_fu_1683_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_1_reg_950[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\t_V_1_reg_950[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_1_reg_950[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\t_V_1_reg_950[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_1_reg_950[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\t_V_1_reg_950[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \t_V_1_reg_950[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\t_V_1_reg_950[7]_i_2_n_0 ),
        .I4(Q[4]),
        .O(\t_V_1_reg_950[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \t_V_1_reg_950[7]_i_1 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\t_V_1_reg_950[7]_i_2_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\t_V_1_reg_950[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \t_V_1_reg_950[7]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\t_V_1_reg_950[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \t_V_1_reg_950[8]_i_1 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(\t_V_1_reg_950[10]_i_4_n_0 ),
        .I3(Q[6]),
        .O(\t_V_1_reg_950[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \t_V_1_reg_950[9]_i_1 
       (.I0(Q[9]),
        .I1(Q[6]),
        .I2(\t_V_1_reg_950[10]_i_4_n_0 ),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(j_V_fu_1683_p2[9]));
  FDRE \t_V_1_reg_950_reg[0] 
       (.C(ap_clk),
        .CE(t_V_1_reg_9500),
        .D(j_V_fu_1683_p2[0]),
        .Q(Q[0]),
        .R(t_V_1_reg_950));
  FDRE \t_V_1_reg_950_reg[10] 
       (.C(ap_clk),
        .CE(t_V_1_reg_9500),
        .D(j_V_fu_1683_p2[10]),
        .Q(Q[10]),
        .R(t_V_1_reg_950));
  FDRE \t_V_1_reg_950_reg[1] 
       (.C(ap_clk),
        .CE(t_V_1_reg_9500),
        .D(j_V_fu_1683_p2[1]),
        .Q(Q[1]),
        .R(t_V_1_reg_950));
  FDRE \t_V_1_reg_950_reg[2] 
       (.C(ap_clk),
        .CE(t_V_1_reg_9500),
        .D(j_V_fu_1683_p2[2]),
        .Q(Q[2]),
        .R(t_V_1_reg_950));
  FDRE \t_V_1_reg_950_reg[3] 
       (.C(ap_clk),
        .CE(t_V_1_reg_9500),
        .D(\t_V_1_reg_950[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(t_V_1_reg_950));
  FDRE \t_V_1_reg_950_reg[4] 
       (.C(ap_clk),
        .CE(t_V_1_reg_9500),
        .D(\t_V_1_reg_950[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(t_V_1_reg_950));
  FDRE \t_V_1_reg_950_reg[5] 
       (.C(ap_clk),
        .CE(t_V_1_reg_9500),
        .D(\t_V_1_reg_950[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(t_V_1_reg_950));
  FDRE \t_V_1_reg_950_reg[6] 
       (.C(ap_clk),
        .CE(t_V_1_reg_9500),
        .D(\t_V_1_reg_950[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(t_V_1_reg_950));
  FDRE \t_V_1_reg_950_reg[7] 
       (.C(ap_clk),
        .CE(t_V_1_reg_9500),
        .D(\t_V_1_reg_950[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(t_V_1_reg_950));
  FDRE \t_V_1_reg_950_reg[8] 
       (.C(ap_clk),
        .CE(t_V_1_reg_9500),
        .D(\t_V_1_reg_950[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(t_V_1_reg_950));
  FDRE \t_V_1_reg_950_reg[9] 
       (.C(ap_clk),
        .CE(t_V_1_reg_9500),
        .D(j_V_fu_1683_p2[9]),
        .Q(Q[9]),
        .R(t_V_1_reg_950));
  LUT2 #(
    .INIT(4'h2)) 
    \t_V_reg_939[10]_i_1 
       (.I0(Filter2D_U0_p_kernel_val_2_V_0_read),
        .I1(ap_CS_fsm_state19),
        .O(t_V_reg_939));
  FDRE \t_V_reg_939_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(i_V_reg_3391[0]),
        .Q(\t_V_reg_939_reg[10]_0 [0]),
        .R(t_V_reg_939));
  FDRE \t_V_reg_939_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(i_V_reg_3391[10]),
        .Q(\t_V_reg_939_reg[10]_0 [9]),
        .R(t_V_reg_939));
  FDRE \t_V_reg_939_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(i_V_reg_3391[1]),
        .Q(\t_V_reg_939_reg[10]_0 [1]),
        .R(t_V_reg_939));
  FDRE \t_V_reg_939_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(i_V_reg_3391[2]),
        .Q(\t_V_reg_939_reg[10]_0 [2]),
        .R(t_V_reg_939));
  FDRE \t_V_reg_939_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(i_V_reg_3391[3]),
        .Q(\t_V_reg_939_reg[10]_0 [3]),
        .R(t_V_reg_939));
  FDRE \t_V_reg_939_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(i_V_reg_3391[4]),
        .Q(\t_V_reg_939_reg[10]_0 [4]),
        .R(t_V_reg_939));
  FDRE \t_V_reg_939_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(i_V_reg_3391[5]),
        .Q(\t_V_reg_939_reg[10]_0 [5]),
        .R(t_V_reg_939));
  FDRE \t_V_reg_939_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(i_V_reg_3391[6]),
        .Q(\t_V_reg_939_reg[10]_0 [6]),
        .R(t_V_reg_939));
  FDRE \t_V_reg_939_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(i_V_reg_3391[7]),
        .Q(\t_V_reg_939_reg[10]_0 [7]),
        .R(t_V_reg_939));
  FDRE \t_V_reg_939_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(i_V_reg_3391[8]),
        .Q(\t_V_reg_939_reg_n_0_[8] ),
        .R(t_V_reg_939));
  FDRE \t_V_reg_939_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(i_V_reg_3391[9]),
        .Q(\t_V_reg_939_reg[10]_0 [8]),
        .R(t_V_reg_939));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp35_reg_3876_reg
       (.A({tmp35_reg_3876_reg_0[7],tmp35_reg_3876_reg_0[7],tmp35_reg_3876_reg_0[7],tmp35_reg_3876_reg_0[7],tmp35_reg_3876_reg_0[7],tmp35_reg_3876_reg_0[7],tmp35_reg_3876_reg_0[7],tmp35_reg_3876_reg_0[7],tmp35_reg_3876_reg_0[7],tmp35_reg_3876_reg_0[7],tmp35_reg_3876_reg_0[7],tmp35_reg_3876_reg_0[7],tmp35_reg_3876_reg_0[7],tmp35_reg_3876_reg_0[7],tmp35_reg_3876_reg_0[7],tmp35_reg_3876_reg_0[7],tmp35_reg_3876_reg_0[7],tmp35_reg_3876_reg_0[7],tmp35_reg_3876_reg_0[7],tmp35_reg_3876_reg_0[7],tmp35_reg_3876_reg_0[7],tmp35_reg_3876_reg_0[7],tmp35_reg_3876_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp35_reg_3876_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_24_fu_2156_p3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp35_reg_3876_reg_BCOUT_UNCONNECTED[17:0]),
        .C({r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_90,r_V_2_0_2_i_reg_3836_reg_n_91,r_V_2_0_2_i_reg_3836_reg_n_92,r_V_2_0_2_i_reg_3836_reg_n_93,r_V_2_0_2_i_reg_3836_reg_n_94,r_V_2_0_2_i_reg_3836_reg_n_95,r_V_2_0_2_i_reg_3836_reg_n_96,r_V_2_0_2_i_reg_3836_reg_n_97,r_V_2_0_2_i_reg_3836_reg_n_98,r_V_2_0_2_i_reg_3836_reg_n_99,r_V_2_0_2_i_reg_3836_reg_n_100,r_V_2_0_2_i_reg_3836_reg_n_101,r_V_2_0_2_i_reg_3836_reg_n_102,r_V_2_0_2_i_reg_3836_reg_n_103,r_V_2_0_2_i_reg_3836_reg_n_104,r_V_2_0_2_i_reg_3836_reg_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp35_reg_3876_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp35_reg_3876_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Filter2D_U0_p_kernel_val_2_V_0_read),
        .CEA2(p_32_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .CEB2(p_32_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_32_in),
        .CEP(p_Val2_4_0_1_i_reg_38710),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp35_reg_3876_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp35_reg_3876_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp35_reg_3876_reg_P_UNCONNECTED[47:17],tmp35_reg_3876_reg_n_89,tmp35_reg_3876_reg_n_90,tmp35_reg_3876_reg_n_91,tmp35_reg_3876_reg_n_92,tmp35_reg_3876_reg_n_93,tmp35_reg_3876_reg_n_94,tmp35_reg_3876_reg_n_95,tmp35_reg_3876_reg_n_96,tmp35_reg_3876_reg_n_97,tmp35_reg_3876_reg_n_98,tmp35_reg_3876_reg_n_99,tmp35_reg_3876_reg_n_100,tmp35_reg_3876_reg_n_101,tmp35_reg_3876_reg_n_102,tmp35_reg_3876_reg_n_103,tmp35_reg_3876_reg_n_104,tmp35_reg_3876_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp35_reg_3876_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp35_reg_3876_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp35_reg_3876_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp35_reg_3876_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp36_reg_3896_reg
       (.A({tmp36_reg_3896_reg_0[7],tmp36_reg_3896_reg_0[7],tmp36_reg_3896_reg_0[7],tmp36_reg_3896_reg_0[7],tmp36_reg_3896_reg_0[7],tmp36_reg_3896_reg_0[7],tmp36_reg_3896_reg_0[7],tmp36_reg_3896_reg_0[7],tmp36_reg_3896_reg_0[7],tmp36_reg_3896_reg_0[7],tmp36_reg_3896_reg_0[7],tmp36_reg_3896_reg_0[7],tmp36_reg_3896_reg_0[7],tmp36_reg_3896_reg_0[7],tmp36_reg_3896_reg_0[7],tmp36_reg_3896_reg_0[7],tmp36_reg_3896_reg_0[7],tmp36_reg_3896_reg_0[7],tmp36_reg_3896_reg_0[7],tmp36_reg_3896_reg_0[7],tmp36_reg_3896_reg_0[7],tmp36_reg_3896_reg_0[7],tmp36_reg_3896_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp36_reg_3896_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_24_fu_2156_p3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp36_reg_3896_reg_BCOUT_UNCONNECTED[17:0]),
        .C({B[17],B[17],B[17],B[17],B[17],B[17],B[17],B[17],B[17],B[17],B[17],B[17],B[17],B[17],B[17],B[17],B[17],B[17],B[17],B[17],B[17],B[17],B[17],B[17],B[17],B[17],B[17],B[17],B[17],B[17],B}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp36_reg_3896_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp36_reg_3896_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Filter2D_U0_p_kernel_val_2_V_0_read),
        .CEA2(p_32_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(p_32_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_32_in),
        .CEP(tmp36_reg_38960),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp36_reg_3896_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp36_reg_3896_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp36_reg_3896_reg_P_UNCONNECTED[47:19],tmp36_reg_3896_reg_n_87,tmp36_reg_3896_reg_n_88,tmp36_reg_3896_reg_n_89,tmp36_reg_3896_reg_n_90,tmp36_reg_3896_reg_n_91,tmp36_reg_3896_reg_n_92,tmp36_reg_3896_reg_n_93,tmp36_reg_3896_reg_n_94,tmp36_reg_3896_reg_n_95,tmp36_reg_3896_reg_n_96,tmp36_reg_3896_reg_n_97,tmp36_reg_3896_reg_n_98,tmp36_reg_3896_reg_n_99,tmp36_reg_3896_reg_n_100,tmp36_reg_3896_reg_n_101,tmp36_reg_3896_reg_n_102,tmp36_reg_3896_reg_n_103,tmp36_reg_3896_reg_n_104,tmp36_reg_3896_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp36_reg_3896_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp36_reg_3896_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp36_reg_3896_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp36_reg_3896_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h20)) 
    tmp36_reg_3896_reg_i_1
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(k_buf_0_val_9_U_n_1),
        .I2(ap_reg_pp0_iter6_or_cond_i_i_reg_3603),
        .O(tmp36_reg_38960));
  LUT2 #(
    .INIT(4'h6)) 
    tmp36_reg_3896_reg_i_10
       (.I0(tmp35_reg_3876_reg_n_91),
        .I1(p_Val2_4_0_1_i_reg_3871_reg_n_91),
        .O(tmp36_reg_3896_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp36_reg_3896_reg_i_11
       (.I0(tmp35_reg_3876_reg_n_92),
        .I1(p_Val2_4_0_1_i_reg_3871_reg_n_92),
        .O(tmp36_reg_3896_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp36_reg_3896_reg_i_12
       (.I0(tmp35_reg_3876_reg_n_93),
        .I1(p_Val2_4_0_1_i_reg_3871_reg_n_93),
        .O(tmp36_reg_3896_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp36_reg_3896_reg_i_13
       (.I0(tmp35_reg_3876_reg_n_94),
        .I1(p_Val2_4_0_1_i_reg_3871_reg_n_94),
        .O(tmp36_reg_3896_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp36_reg_3896_reg_i_14
       (.I0(tmp35_reg_3876_reg_n_95),
        .I1(p_Val2_4_0_1_i_reg_3871_reg_n_95),
        .O(tmp36_reg_3896_reg_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp36_reg_3896_reg_i_15
       (.I0(tmp35_reg_3876_reg_n_96),
        .I1(p_Val2_4_0_1_i_reg_3871_reg_n_96),
        .O(tmp36_reg_3896_reg_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp36_reg_3896_reg_i_16
       (.I0(tmp35_reg_3876_reg_n_97),
        .I1(p_Val2_4_0_1_i_reg_3871_reg_n_97),
        .O(tmp36_reg_3896_reg_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp36_reg_3896_reg_i_17
       (.I0(tmp35_reg_3876_reg_n_98),
        .I1(p_Val2_4_0_1_i_reg_3871_reg_n_98),
        .O(tmp36_reg_3896_reg_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp36_reg_3896_reg_i_18
       (.I0(tmp35_reg_3876_reg_n_99),
        .I1(p_Val2_4_0_1_i_reg_3871_reg_n_99),
        .O(tmp36_reg_3896_reg_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp36_reg_3896_reg_i_19
       (.I0(tmp35_reg_3876_reg_n_100),
        .I1(p_Val2_4_0_1_i_reg_3871_reg_n_100),
        .O(tmp36_reg_3896_reg_i_19_n_0));
  CARRY4 tmp36_reg_3896_reg_i_2
       (.CI(tmp36_reg_3896_reg_i_3_n_0),
        .CO({NLW_tmp36_reg_3896_reg_i_2_CO_UNCONNECTED[3:1],tmp36_reg_3896_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp36_reg_3896_reg_i_7_n_0}),
        .O({NLW_tmp36_reg_3896_reg_i_2_O_UNCONNECTED[3:2],B[17:16]}),
        .S({1'b0,1'b0,1'b1,tmp36_reg_3896_reg_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp36_reg_3896_reg_i_20
       (.I0(tmp35_reg_3876_reg_n_101),
        .I1(p_Val2_4_0_1_i_reg_3871_reg_n_101),
        .O(tmp36_reg_3896_reg_i_20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp36_reg_3896_reg_i_21
       (.I0(tmp35_reg_3876_reg_n_102),
        .I1(p_Val2_4_0_1_i_reg_3871_reg_n_102),
        .O(tmp36_reg_3896_reg_i_21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp36_reg_3896_reg_i_22
       (.I0(tmp35_reg_3876_reg_n_103),
        .I1(p_Val2_4_0_1_i_reg_3871_reg_n_103),
        .O(tmp36_reg_3896_reg_i_22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp36_reg_3896_reg_i_23
       (.I0(tmp35_reg_3876_reg_n_104),
        .I1(p_Val2_4_0_1_i_reg_3871_reg_n_104),
        .O(tmp36_reg_3896_reg_i_23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp36_reg_3896_reg_i_24
       (.I0(tmp35_reg_3876_reg_n_105),
        .I1(p_Val2_4_0_1_i_reg_3871_reg_n_105),
        .O(tmp36_reg_3896_reg_i_24_n_0));
  CARRY4 tmp36_reg_3896_reg_i_3
       (.CI(tmp36_reg_3896_reg_i_4_n_0),
        .CO({tmp36_reg_3896_reg_i_3_n_0,tmp36_reg_3896_reg_i_3_n_1,tmp36_reg_3896_reg_i_3_n_2,tmp36_reg_3896_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({tmp35_reg_3876_reg_n_90,tmp35_reg_3876_reg_n_91,tmp35_reg_3876_reg_n_92,tmp35_reg_3876_reg_n_93}),
        .O(B[15:12]),
        .S({tmp36_reg_3896_reg_i_9_n_0,tmp36_reg_3896_reg_i_10_n_0,tmp36_reg_3896_reg_i_11_n_0,tmp36_reg_3896_reg_i_12_n_0}));
  CARRY4 tmp36_reg_3896_reg_i_4
       (.CI(tmp36_reg_3896_reg_i_5_n_0),
        .CO({tmp36_reg_3896_reg_i_4_n_0,tmp36_reg_3896_reg_i_4_n_1,tmp36_reg_3896_reg_i_4_n_2,tmp36_reg_3896_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({tmp35_reg_3876_reg_n_94,tmp35_reg_3876_reg_n_95,tmp35_reg_3876_reg_n_96,tmp35_reg_3876_reg_n_97}),
        .O(B[11:8]),
        .S({tmp36_reg_3896_reg_i_13_n_0,tmp36_reg_3896_reg_i_14_n_0,tmp36_reg_3896_reg_i_15_n_0,tmp36_reg_3896_reg_i_16_n_0}));
  CARRY4 tmp36_reg_3896_reg_i_5
       (.CI(tmp36_reg_3896_reg_i_6_n_0),
        .CO({tmp36_reg_3896_reg_i_5_n_0,tmp36_reg_3896_reg_i_5_n_1,tmp36_reg_3896_reg_i_5_n_2,tmp36_reg_3896_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({tmp35_reg_3876_reg_n_98,tmp35_reg_3876_reg_n_99,tmp35_reg_3876_reg_n_100,tmp35_reg_3876_reg_n_101}),
        .O(B[7:4]),
        .S({tmp36_reg_3896_reg_i_17_n_0,tmp36_reg_3896_reg_i_18_n_0,tmp36_reg_3896_reg_i_19_n_0,tmp36_reg_3896_reg_i_20_n_0}));
  CARRY4 tmp36_reg_3896_reg_i_6
       (.CI(1'b0),
        .CO({tmp36_reg_3896_reg_i_6_n_0,tmp36_reg_3896_reg_i_6_n_1,tmp36_reg_3896_reg_i_6_n_2,tmp36_reg_3896_reg_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({tmp35_reg_3876_reg_n_102,tmp35_reg_3876_reg_n_103,tmp35_reg_3876_reg_n_104,tmp35_reg_3876_reg_n_105}),
        .O(B[3:0]),
        .S({tmp36_reg_3896_reg_i_21_n_0,tmp36_reg_3896_reg_i_22_n_0,tmp36_reg_3896_reg_i_23_n_0,tmp36_reg_3896_reg_i_24_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp36_reg_3896_reg_i_7
       (.I0(tmp35_reg_3876_reg_n_89),
        .O(tmp36_reg_3896_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp36_reg_3896_reg_i_8
       (.I0(tmp35_reg_3876_reg_n_89),
        .I1(p_Val2_4_0_1_i_reg_3871_reg_n_89),
        .O(tmp36_reg_3896_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp36_reg_3896_reg_i_9
       (.I0(tmp35_reg_3876_reg_n_90),
        .I1(p_Val2_4_0_1_i_reg_3871_reg_n_90),
        .O(tmp36_reg_3896_reg_i_9_n_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp37_reg_3881_reg
       (.A({tmp37_reg_3881_reg_0[7],tmp37_reg_3881_reg_0[7],tmp37_reg_3881_reg_0[7],tmp37_reg_3881_reg_0[7],tmp37_reg_3881_reg_0[7],tmp37_reg_3881_reg_0[7],tmp37_reg_3881_reg_0[7],tmp37_reg_3881_reg_0[7],tmp37_reg_3881_reg_0[7],tmp37_reg_3881_reg_0[7],tmp37_reg_3881_reg_0[7],tmp37_reg_3881_reg_0[7],tmp37_reg_3881_reg_0[7],tmp37_reg_3881_reg_0[7],tmp37_reg_3881_reg_0[7],tmp37_reg_3881_reg_0[7],tmp37_reg_3881_reg_0[7],tmp37_reg_3881_reg_0[7],tmp37_reg_3881_reg_0[7],tmp37_reg_3881_reg_0[7],tmp37_reg_3881_reg_0[7],tmp37_reg_3881_reg_0[7],tmp37_reg_3881_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp37_reg_3881_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_12_fu_582}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp37_reg_3881_reg_BCOUT_UNCONNECTED[17:0]),
        .C({r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_90,r_V_2_1_1_i_reg_3851_reg_n_91,r_V_2_1_1_i_reg_3851_reg_n_92,r_V_2_1_1_i_reg_3851_reg_n_93,r_V_2_1_1_i_reg_3851_reg_n_94,r_V_2_1_1_i_reg_3851_reg_n_95,r_V_2_1_1_i_reg_3851_reg_n_96,r_V_2_1_1_i_reg_3851_reg_n_97,r_V_2_1_1_i_reg_3851_reg_n_98,r_V_2_1_1_i_reg_3851_reg_n_99,r_V_2_1_1_i_reg_3851_reg_n_100,r_V_2_1_1_i_reg_3851_reg_n_101,r_V_2_1_1_i_reg_3851_reg_n_102,r_V_2_1_1_i_reg_3851_reg_n_103,r_V_2_1_1_i_reg_3851_reg_n_104,r_V_2_1_1_i_reg_3851_reg_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp37_reg_3881_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp37_reg_3881_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Filter2D_U0_p_kernel_val_2_V_0_read),
        .CEA2(p_32_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .CEB2(p_32_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_32_in),
        .CEP(p_Val2_4_0_1_i_reg_38710),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp37_reg_3881_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp37_reg_3881_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp37_reg_3881_reg_P_UNCONNECTED[47:17],tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_90,tmp37_reg_3881_reg_n_91,tmp37_reg_3881_reg_n_92,tmp37_reg_3881_reg_n_93,tmp37_reg_3881_reg_n_94,tmp37_reg_3881_reg_n_95,tmp37_reg_3881_reg_n_96,tmp37_reg_3881_reg_n_97,tmp37_reg_3881_reg_n_98,tmp37_reg_3881_reg_n_99,tmp37_reg_3881_reg_n_100,tmp37_reg_3881_reg_n_101,tmp37_reg_3881_reg_n_102,tmp37_reg_3881_reg_n_103,tmp37_reg_3881_reg_n_104,tmp37_reg_3881_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp37_reg_3881_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp37_reg_3881_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp37_reg_3881_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp37_reg_3881_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp38_reg_3901_reg
       (.A({tmp38_reg_3901_reg_0[7],tmp38_reg_3901_reg_0[7],tmp38_reg_3901_reg_0[7],tmp38_reg_3901_reg_0[7],tmp38_reg_3901_reg_0[7],tmp38_reg_3901_reg_0[7],tmp38_reg_3901_reg_0[7],tmp38_reg_3901_reg_0[7],tmp38_reg_3901_reg_0[7],tmp38_reg_3901_reg_0[7],tmp38_reg_3901_reg_0[7],tmp38_reg_3901_reg_0[7],tmp38_reg_3901_reg_0[7],tmp38_reg_3901_reg_0[7],tmp38_reg_3901_reg_0[7],tmp38_reg_3901_reg_0[7],tmp38_reg_3901_reg_0[7],tmp38_reg_3901_reg_0[7],tmp38_reg_3901_reg_0[7],tmp38_reg_3901_reg_0[7],tmp38_reg_3901_reg_0[7],tmp38_reg_3901_reg_0[7],tmp38_reg_3901_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp38_reg_3901_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_14_fu_590}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp38_reg_3901_reg_BCOUT_UNCONNECTED[17:0]),
        .C({tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_89,tmp37_reg_3881_reg_n_90,tmp37_reg_3881_reg_n_91,tmp37_reg_3881_reg_n_92,tmp37_reg_3881_reg_n_93,tmp37_reg_3881_reg_n_94,tmp37_reg_3881_reg_n_95,tmp37_reg_3881_reg_n_96,tmp37_reg_3881_reg_n_97,tmp37_reg_3881_reg_n_98,tmp37_reg_3881_reg_n_99,tmp37_reg_3881_reg_n_100,tmp37_reg_3881_reg_n_101,tmp37_reg_3881_reg_n_102,tmp37_reg_3881_reg_n_103,tmp37_reg_3881_reg_n_104,tmp37_reg_3881_reg_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp38_reg_3901_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp38_reg_3901_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Filter2D_U0_p_kernel_val_2_V_0_read),
        .CEA2(p_32_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(src_kernel_win_0_va_10_fu_5740),
        .CEB2(p_32_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_32_in),
        .CEP(tmp36_reg_38960),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp38_reg_3901_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp38_reg_3901_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp38_reg_3901_reg_P_UNCONNECTED[47:18],tmp38_reg_3901_reg_n_88,tmp38_reg_3901_reg_n_89,tmp38_reg_3901_reg_n_90,tmp38_reg_3901_reg_n_91,tmp38_reg_3901_reg_n_92,tmp38_reg_3901_reg_n_93,tmp38_reg_3901_reg_n_94,tmp38_reg_3901_reg_n_95,tmp38_reg_3901_reg_n_96,tmp38_reg_3901_reg_n_97,tmp38_reg_3901_reg_n_98,tmp38_reg_3901_reg_n_99,tmp38_reg_3901_reg_n_100,tmp38_reg_3901_reg_n_101,tmp38_reg_3901_reg_n_102,tmp38_reg_3901_reg_n_103,tmp38_reg_3901_reg_n_104,tmp38_reg_3901_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp38_reg_3901_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp38_reg_3901_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp38_reg_3901_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp38_reg_3901_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[11]_i_10 
       (.I0(tmp38_reg_3901_reg_n_97),
        .I1(tmp36_reg_3896_reg_n_97),
        .O(\tmp39_reg_3938[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[11]_i_3 
       (.I0(\tmp39_reg_3938_reg[11]_i_2_n_4 ),
        .I1(tmp_72_reg_3923_reg_n_94),
        .O(\tmp39_reg_3938[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[11]_i_4 
       (.I0(\tmp39_reg_3938_reg[11]_i_2_n_5 ),
        .I1(tmp_72_reg_3923_reg_n_95),
        .O(\tmp39_reg_3938[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[11]_i_5 
       (.I0(\tmp39_reg_3938_reg[11]_i_2_n_6 ),
        .I1(tmp_72_reg_3923_reg_n_96),
        .O(\tmp39_reg_3938[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[11]_i_6 
       (.I0(\tmp39_reg_3938_reg[11]_i_2_n_7 ),
        .I1(tmp_72_reg_3923_reg_n_97),
        .O(\tmp39_reg_3938[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[11]_i_7 
       (.I0(tmp38_reg_3901_reg_n_94),
        .I1(tmp36_reg_3896_reg_n_94),
        .O(\tmp39_reg_3938[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[11]_i_8 
       (.I0(tmp38_reg_3901_reg_n_95),
        .I1(tmp36_reg_3896_reg_n_95),
        .O(\tmp39_reg_3938[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[11]_i_9 
       (.I0(tmp38_reg_3901_reg_n_96),
        .I1(tmp36_reg_3896_reg_n_96),
        .O(\tmp39_reg_3938[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[15]_i_10 
       (.I0(tmp38_reg_3901_reg_n_93),
        .I1(tmp36_reg_3896_reg_n_93),
        .O(\tmp39_reg_3938[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[15]_i_3 
       (.I0(tmp_72_reg_3923_reg_n_90),
        .I1(\tmp39_reg_3938_reg[15]_i_2_n_4 ),
        .O(\tmp39_reg_3938[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[15]_i_4 
       (.I0(\tmp39_reg_3938_reg[15]_i_2_n_5 ),
        .I1(tmp_72_reg_3923_reg_n_91),
        .O(\tmp39_reg_3938[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[15]_i_5 
       (.I0(\tmp39_reg_3938_reg[15]_i_2_n_6 ),
        .I1(tmp_72_reg_3923_reg_n_92),
        .O(\tmp39_reg_3938[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[15]_i_6 
       (.I0(\tmp39_reg_3938_reg[15]_i_2_n_7 ),
        .I1(tmp_72_reg_3923_reg_n_93),
        .O(\tmp39_reg_3938[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[15]_i_7 
       (.I0(tmp38_reg_3901_reg_n_90),
        .I1(tmp36_reg_3896_reg_n_90),
        .O(\tmp39_reg_3938[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[15]_i_8 
       (.I0(tmp38_reg_3901_reg_n_91),
        .I1(tmp36_reg_3896_reg_n_91),
        .O(\tmp39_reg_3938[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[15]_i_9 
       (.I0(tmp38_reg_3901_reg_n_92),
        .I1(tmp36_reg_3896_reg_n_92),
        .O(\tmp39_reg_3938[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[19]_i_10 
       (.I0(tmp38_reg_3901_reg_n_89),
        .I1(tmp36_reg_3896_reg_n_89),
        .O(\tmp39_reg_3938[19]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp39_reg_3938[19]_i_3 
       (.I0(tmp_72_reg_3923_reg_n_90),
        .O(\tmp39_reg_3938[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp39_reg_3938[19]_i_4 
       (.I0(\tmp39_reg_3938_reg[19]_i_2_n_6 ),
        .I1(\tmp39_reg_3938_reg[19]_i_2_n_5 ),
        .O(\tmp39_reg_3938[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp39_reg_3938[19]_i_5 
       (.I0(\tmp39_reg_3938_reg[19]_i_2_n_7 ),
        .I1(\tmp39_reg_3938_reg[19]_i_2_n_6 ),
        .O(\tmp39_reg_3938[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[19]_i_6 
       (.I0(tmp_72_reg_3923_reg_n_90),
        .I1(\tmp39_reg_3938_reg[19]_i_2_n_7 ),
        .O(\tmp39_reg_3938[19]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp39_reg_3938[19]_i_7 
       (.I0(tmp36_reg_3896_reg_n_88),
        .O(\tmp39_reg_3938[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp39_reg_3938[19]_i_8 
       (.I0(tmp36_reg_3896_reg_n_88),
        .I1(tmp36_reg_3896_reg_n_87),
        .O(\tmp39_reg_3938[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[19]_i_9 
       (.I0(tmp36_reg_3896_reg_n_88),
        .I1(tmp38_reg_3901_reg_n_88),
        .O(\tmp39_reg_3938[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[3]_i_2 
       (.I0(\tmp_73_reg_3933_reg[3]_i_1_n_4 ),
        .I1(tmp_72_reg_3923_reg_n_102),
        .O(\tmp39_reg_3938[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[3]_i_3 
       (.I0(\tmp_73_reg_3933_reg[3]_i_1_n_5 ),
        .I1(tmp_72_reg_3923_reg_n_103),
        .O(\tmp39_reg_3938[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[3]_i_4 
       (.I0(\tmp_73_reg_3933_reg[3]_i_1_n_6 ),
        .I1(tmp_72_reg_3923_reg_n_104),
        .O(\tmp39_reg_3938[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[3]_i_5 
       (.I0(\tmp_73_reg_3933_reg[3]_i_1_n_7 ),
        .I1(tmp_72_reg_3923_reg_n_105),
        .O(\tmp39_reg_3938[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[7]_i_2 
       (.I0(\tmp_73_reg_3933_reg[7]_i_1_n_4 ),
        .I1(tmp_72_reg_3923_reg_n_98),
        .O(\tmp39_reg_3938[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[7]_i_3 
       (.I0(\tmp_73_reg_3933_reg[7]_i_1_n_5 ),
        .I1(tmp_72_reg_3923_reg_n_99),
        .O(\tmp39_reg_3938[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[7]_i_4 
       (.I0(\tmp_73_reg_3933_reg[7]_i_1_n_6 ),
        .I1(tmp_72_reg_3923_reg_n_100),
        .O(\tmp39_reg_3938[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp39_reg_3938[7]_i_5 
       (.I0(\tmp_73_reg_3933_reg[7]_i_1_n_7 ),
        .I1(tmp_72_reg_3923_reg_n_101),
        .O(\tmp39_reg_3938[7]_i_5_n_0 ));
  FDRE \tmp39_reg_3938_reg[0] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp39_fu_2493_p2[0]),
        .Q(tmp39_reg_3938[0]),
        .R(1'b0));
  FDRE \tmp39_reg_3938_reg[10] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp39_fu_2493_p2[10]),
        .Q(tmp39_reg_3938[10]),
        .R(1'b0));
  FDRE \tmp39_reg_3938_reg[11] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp39_fu_2493_p2[11]),
        .Q(tmp39_reg_3938[11]),
        .R(1'b0));
  CARRY4 \tmp39_reg_3938_reg[11]_i_1 
       (.CI(\tmp39_reg_3938_reg[7]_i_1_n_0 ),
        .CO({\tmp39_reg_3938_reg[11]_i_1_n_0 ,\tmp39_reg_3938_reg[11]_i_1_n_1 ,\tmp39_reg_3938_reg[11]_i_1_n_2 ,\tmp39_reg_3938_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp39_reg_3938_reg[11]_i_2_n_4 ,\tmp39_reg_3938_reg[11]_i_2_n_5 ,\tmp39_reg_3938_reg[11]_i_2_n_6 ,\tmp39_reg_3938_reg[11]_i_2_n_7 }),
        .O(tmp39_fu_2493_p2[11:8]),
        .S({\tmp39_reg_3938[11]_i_3_n_0 ,\tmp39_reg_3938[11]_i_4_n_0 ,\tmp39_reg_3938[11]_i_5_n_0 ,\tmp39_reg_3938[11]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp39_reg_3938_reg[11]_i_2 
       (.CI(\tmp_73_reg_3933_reg[7]_i_1_n_0 ),
        .CO({\tmp39_reg_3938_reg[11]_i_2_n_0 ,\tmp39_reg_3938_reg[11]_i_2_n_1 ,\tmp39_reg_3938_reg[11]_i_2_n_2 ,\tmp39_reg_3938_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp38_reg_3901_reg_n_94,tmp38_reg_3901_reg_n_95,tmp38_reg_3901_reg_n_96,tmp38_reg_3901_reg_n_97}),
        .O({\tmp39_reg_3938_reg[11]_i_2_n_4 ,\tmp39_reg_3938_reg[11]_i_2_n_5 ,\tmp39_reg_3938_reg[11]_i_2_n_6 ,\tmp39_reg_3938_reg[11]_i_2_n_7 }),
        .S({\tmp39_reg_3938[11]_i_7_n_0 ,\tmp39_reg_3938[11]_i_8_n_0 ,\tmp39_reg_3938[11]_i_9_n_0 ,\tmp39_reg_3938[11]_i_10_n_0 }));
  FDRE \tmp39_reg_3938_reg[12] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp39_fu_2493_p2[12]),
        .Q(tmp39_reg_3938[12]),
        .R(1'b0));
  FDRE \tmp39_reg_3938_reg[13] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp39_fu_2493_p2[13]),
        .Q(tmp39_reg_3938[13]),
        .R(1'b0));
  FDRE \tmp39_reg_3938_reg[14] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp39_fu_2493_p2[14]),
        .Q(tmp39_reg_3938[14]),
        .R(1'b0));
  FDRE \tmp39_reg_3938_reg[15] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp39_fu_2493_p2[15]),
        .Q(tmp39_reg_3938[15]),
        .R(1'b0));
  CARRY4 \tmp39_reg_3938_reg[15]_i_1 
       (.CI(\tmp39_reg_3938_reg[11]_i_1_n_0 ),
        .CO({\tmp39_reg_3938_reg[15]_i_1_n_0 ,\tmp39_reg_3938_reg[15]_i_1_n_1 ,\tmp39_reg_3938_reg[15]_i_1_n_2 ,\tmp39_reg_3938_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_72_reg_3923_reg_n_90,\tmp39_reg_3938_reg[15]_i_2_n_5 ,\tmp39_reg_3938_reg[15]_i_2_n_6 ,\tmp39_reg_3938_reg[15]_i_2_n_7 }),
        .O(tmp39_fu_2493_p2[15:12]),
        .S({\tmp39_reg_3938[15]_i_3_n_0 ,\tmp39_reg_3938[15]_i_4_n_0 ,\tmp39_reg_3938[15]_i_5_n_0 ,\tmp39_reg_3938[15]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp39_reg_3938_reg[15]_i_2 
       (.CI(\tmp39_reg_3938_reg[11]_i_2_n_0 ),
        .CO({\tmp39_reg_3938_reg[15]_i_2_n_0 ,\tmp39_reg_3938_reg[15]_i_2_n_1 ,\tmp39_reg_3938_reg[15]_i_2_n_2 ,\tmp39_reg_3938_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp38_reg_3901_reg_n_90,tmp38_reg_3901_reg_n_91,tmp38_reg_3901_reg_n_92,tmp38_reg_3901_reg_n_93}),
        .O({\tmp39_reg_3938_reg[15]_i_2_n_4 ,\tmp39_reg_3938_reg[15]_i_2_n_5 ,\tmp39_reg_3938_reg[15]_i_2_n_6 ,\tmp39_reg_3938_reg[15]_i_2_n_7 }),
        .S({\tmp39_reg_3938[15]_i_7_n_0 ,\tmp39_reg_3938[15]_i_8_n_0 ,\tmp39_reg_3938[15]_i_9_n_0 ,\tmp39_reg_3938[15]_i_10_n_0 }));
  FDRE \tmp39_reg_3938_reg[16] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp39_fu_2493_p2[16]),
        .Q(tmp39_reg_3938[16]),
        .R(1'b0));
  FDRE \tmp39_reg_3938_reg[17] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp39_fu_2493_p2[17]),
        .Q(tmp39_reg_3938[17]),
        .R(1'b0));
  FDRE \tmp39_reg_3938_reg[18] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp39_fu_2493_p2[18]),
        .Q(tmp39_reg_3938[18]),
        .R(1'b0));
  FDRE \tmp39_reg_3938_reg[19] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp39_fu_2493_p2[19]),
        .Q(tmp39_reg_3938[19]),
        .R(1'b0));
  CARRY4 \tmp39_reg_3938_reg[19]_i_1 
       (.CI(\tmp39_reg_3938_reg[15]_i_1_n_0 ),
        .CO({\NLW_tmp39_reg_3938_reg[19]_i_1_CO_UNCONNECTED [3],\tmp39_reg_3938_reg[19]_i_1_n_1 ,\tmp39_reg_3938_reg[19]_i_1_n_2 ,\tmp39_reg_3938_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp39_reg_3938_reg[19]_i_2_n_6 ,\tmp39_reg_3938_reg[19]_i_2_n_7 ,\tmp39_reg_3938[19]_i_3_n_0 }),
        .O(tmp39_fu_2493_p2[19:16]),
        .S({1'b1,\tmp39_reg_3938[19]_i_4_n_0 ,\tmp39_reg_3938[19]_i_5_n_0 ,\tmp39_reg_3938[19]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp39_reg_3938_reg[19]_i_2 
       (.CI(\tmp39_reg_3938_reg[15]_i_2_n_0 ),
        .CO({\NLW_tmp39_reg_3938_reg[19]_i_2_CO_UNCONNECTED [3:2],\tmp39_reg_3938_reg[19]_i_2_n_2 ,\tmp39_reg_3938_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp39_reg_3938[19]_i_7_n_0 ,tmp38_reg_3901_reg_n_89}),
        .O({\NLW_tmp39_reg_3938_reg[19]_i_2_O_UNCONNECTED [3],\tmp39_reg_3938_reg[19]_i_2_n_5 ,\tmp39_reg_3938_reg[19]_i_2_n_6 ,\tmp39_reg_3938_reg[19]_i_2_n_7 }),
        .S({1'b0,\tmp39_reg_3938[19]_i_8_n_0 ,\tmp39_reg_3938[19]_i_9_n_0 ,\tmp39_reg_3938[19]_i_10_n_0 }));
  FDRE \tmp39_reg_3938_reg[1] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp39_fu_2493_p2[1]),
        .Q(tmp39_reg_3938[1]),
        .R(1'b0));
  FDRE \tmp39_reg_3938_reg[2] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp39_fu_2493_p2[2]),
        .Q(tmp39_reg_3938[2]),
        .R(1'b0));
  FDRE \tmp39_reg_3938_reg[3] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp39_fu_2493_p2[3]),
        .Q(tmp39_reg_3938[3]),
        .R(1'b0));
  CARRY4 \tmp39_reg_3938_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp39_reg_3938_reg[3]_i_1_n_0 ,\tmp39_reg_3938_reg[3]_i_1_n_1 ,\tmp39_reg_3938_reg[3]_i_1_n_2 ,\tmp39_reg_3938_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_73_reg_3933_reg[3]_i_1_n_4 ,\tmp_73_reg_3933_reg[3]_i_1_n_5 ,\tmp_73_reg_3933_reg[3]_i_1_n_6 ,\tmp_73_reg_3933_reg[3]_i_1_n_7 }),
        .O(tmp39_fu_2493_p2[3:0]),
        .S({\tmp39_reg_3938[3]_i_2_n_0 ,\tmp39_reg_3938[3]_i_3_n_0 ,\tmp39_reg_3938[3]_i_4_n_0 ,\tmp39_reg_3938[3]_i_5_n_0 }));
  FDRE \tmp39_reg_3938_reg[4] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp39_fu_2493_p2[4]),
        .Q(tmp39_reg_3938[4]),
        .R(1'b0));
  FDRE \tmp39_reg_3938_reg[5] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp39_fu_2493_p2[5]),
        .Q(tmp39_reg_3938[5]),
        .R(1'b0));
  FDRE \tmp39_reg_3938_reg[6] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp39_fu_2493_p2[6]),
        .Q(tmp39_reg_3938[6]),
        .R(1'b0));
  FDRE \tmp39_reg_3938_reg[7] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp39_fu_2493_p2[7]),
        .Q(tmp39_reg_3938[7]),
        .R(1'b0));
  CARRY4 \tmp39_reg_3938_reg[7]_i_1 
       (.CI(\tmp39_reg_3938_reg[3]_i_1_n_0 ),
        .CO({\tmp39_reg_3938_reg[7]_i_1_n_0 ,\tmp39_reg_3938_reg[7]_i_1_n_1 ,\tmp39_reg_3938_reg[7]_i_1_n_2 ,\tmp39_reg_3938_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_73_reg_3933_reg[7]_i_1_n_4 ,\tmp_73_reg_3933_reg[7]_i_1_n_5 ,\tmp_73_reg_3933_reg[7]_i_1_n_6 ,\tmp_73_reg_3933_reg[7]_i_1_n_7 }),
        .O(tmp39_fu_2493_p2[7:4]),
        .S({\tmp39_reg_3938[7]_i_2_n_0 ,\tmp39_reg_3938[7]_i_3_n_0 ,\tmp39_reg_3938[7]_i_4_n_0 ,\tmp39_reg_3938[7]_i_5_n_0 }));
  FDRE \tmp39_reg_3938_reg[8] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp39_fu_2493_p2[8]),
        .Q(tmp39_reg_3938[8]),
        .R(1'b0));
  FDRE \tmp39_reg_3938_reg[9] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp39_fu_2493_p2[9]),
        .Q(tmp39_reg_3938[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp45_reg_3943[11]_i_2 
       (.I0(r_V_2_2_4_i_reg_3917_reg_n_94),
        .I1(r_V_2_2_2_i_reg_3906_reg_n_94),
        .O(\tmp45_reg_3943[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp45_reg_3943[11]_i_3 
       (.I0(r_V_2_2_4_i_reg_3917_reg_n_95),
        .I1(r_V_2_2_2_i_reg_3906_reg_n_95),
        .O(\tmp45_reg_3943[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp45_reg_3943[11]_i_4 
       (.I0(r_V_2_2_4_i_reg_3917_reg_n_96),
        .I1(r_V_2_2_2_i_reg_3906_reg_n_96),
        .O(\tmp45_reg_3943[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp45_reg_3943[11]_i_5 
       (.I0(r_V_2_2_4_i_reg_3917_reg_n_97),
        .I1(r_V_2_2_2_i_reg_3906_reg_n_97),
        .O(\tmp45_reg_3943[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp45_reg_3943[15]_i_2 
       (.I0(r_V_2_2_4_i_reg_3917_reg_n_90),
        .O(\tmp45_reg_3943[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp45_reg_3943[15]_i_3 
       (.I0(r_V_2_2_4_i_reg_3917_reg_n_90),
        .I1(r_V_2_2_2_i_reg_3906_reg_n_90),
        .O(\tmp45_reg_3943[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp45_reg_3943[15]_i_4 
       (.I0(r_V_2_2_4_i_reg_3917_reg_n_91),
        .I1(r_V_2_2_2_i_reg_3906_reg_n_91),
        .O(\tmp45_reg_3943[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp45_reg_3943[15]_i_5 
       (.I0(r_V_2_2_4_i_reg_3917_reg_n_92),
        .I1(r_V_2_2_2_i_reg_3906_reg_n_92),
        .O(\tmp45_reg_3943[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp45_reg_3943[15]_i_6 
       (.I0(r_V_2_2_4_i_reg_3917_reg_n_93),
        .I1(r_V_2_2_2_i_reg_3906_reg_n_93),
        .O(\tmp45_reg_3943[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp45_reg_3943[3]_i_2 
       (.I0(r_V_2_2_4_i_reg_3917_reg_n_102),
        .I1(r_V_2_2_2_i_reg_3906_reg_n_102),
        .O(\tmp45_reg_3943[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp45_reg_3943[3]_i_3 
       (.I0(r_V_2_2_4_i_reg_3917_reg_n_103),
        .I1(r_V_2_2_2_i_reg_3906_reg_n_103),
        .O(\tmp45_reg_3943[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp45_reg_3943[3]_i_4 
       (.I0(r_V_2_2_4_i_reg_3917_reg_n_104),
        .I1(r_V_2_2_2_i_reg_3906_reg_n_104),
        .O(\tmp45_reg_3943[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp45_reg_3943[3]_i_5 
       (.I0(r_V_2_2_4_i_reg_3917_reg_n_105),
        .I1(r_V_2_2_2_i_reg_3906_reg_n_105),
        .O(\tmp45_reg_3943[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp45_reg_3943[7]_i_2 
       (.I0(r_V_2_2_4_i_reg_3917_reg_n_98),
        .I1(r_V_2_2_2_i_reg_3906_reg_n_98),
        .O(\tmp45_reg_3943[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp45_reg_3943[7]_i_3 
       (.I0(r_V_2_2_4_i_reg_3917_reg_n_99),
        .I1(r_V_2_2_2_i_reg_3906_reg_n_99),
        .O(\tmp45_reg_3943[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp45_reg_3943[7]_i_4 
       (.I0(r_V_2_2_4_i_reg_3917_reg_n_100),
        .I1(r_V_2_2_2_i_reg_3906_reg_n_100),
        .O(\tmp45_reg_3943[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp45_reg_3943[7]_i_5 
       (.I0(r_V_2_2_4_i_reg_3917_reg_n_101),
        .I1(r_V_2_2_2_i_reg_3906_reg_n_101),
        .O(\tmp45_reg_3943[7]_i_5_n_0 ));
  FDRE \tmp45_reg_3943_reg[0] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp45_fu_2503_p2[0]),
        .Q(tmp45_reg_3943[0]),
        .R(1'b0));
  FDRE \tmp45_reg_3943_reg[10] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp45_fu_2503_p2[10]),
        .Q(tmp45_reg_3943[10]),
        .R(1'b0));
  FDRE \tmp45_reg_3943_reg[11] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp45_fu_2503_p2[11]),
        .Q(tmp45_reg_3943[11]),
        .R(1'b0));
  CARRY4 \tmp45_reg_3943_reg[11]_i_1 
       (.CI(\tmp45_reg_3943_reg[7]_i_1_n_0 ),
        .CO({\tmp45_reg_3943_reg[11]_i_1_n_0 ,\tmp45_reg_3943_reg[11]_i_1_n_1 ,\tmp45_reg_3943_reg[11]_i_1_n_2 ,\tmp45_reg_3943_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({r_V_2_2_4_i_reg_3917_reg_n_94,r_V_2_2_4_i_reg_3917_reg_n_95,r_V_2_2_4_i_reg_3917_reg_n_96,r_V_2_2_4_i_reg_3917_reg_n_97}),
        .O(tmp45_fu_2503_p2[11:8]),
        .S({\tmp45_reg_3943[11]_i_2_n_0 ,\tmp45_reg_3943[11]_i_3_n_0 ,\tmp45_reg_3943[11]_i_4_n_0 ,\tmp45_reg_3943[11]_i_5_n_0 }));
  FDRE \tmp45_reg_3943_reg[12] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp45_fu_2503_p2[12]),
        .Q(tmp45_reg_3943[12]),
        .R(1'b0));
  FDRE \tmp45_reg_3943_reg[13] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp45_fu_2503_p2[13]),
        .Q(tmp45_reg_3943[13]),
        .R(1'b0));
  FDRE \tmp45_reg_3943_reg[14] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp45_fu_2503_p2[14]),
        .Q(tmp45_reg_3943[14]),
        .R(1'b0));
  FDRE \tmp45_reg_3943_reg[15] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp45_fu_2503_p2[15]),
        .Q(tmp45_reg_3943[15]),
        .R(1'b0));
  CARRY4 \tmp45_reg_3943_reg[15]_i_1 
       (.CI(\tmp45_reg_3943_reg[11]_i_1_n_0 ),
        .CO({\tmp45_reg_3943_reg[15]_i_1_n_0 ,\tmp45_reg_3943_reg[15]_i_1_n_1 ,\tmp45_reg_3943_reg[15]_i_1_n_2 ,\tmp45_reg_3943_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp45_reg_3943[15]_i_2_n_0 ,r_V_2_2_4_i_reg_3917_reg_n_91,r_V_2_2_4_i_reg_3917_reg_n_92,r_V_2_2_4_i_reg_3917_reg_n_93}),
        .O(tmp45_fu_2503_p2[15:12]),
        .S({\tmp45_reg_3943[15]_i_3_n_0 ,\tmp45_reg_3943[15]_i_4_n_0 ,\tmp45_reg_3943[15]_i_5_n_0 ,\tmp45_reg_3943[15]_i_6_n_0 }));
  FDRE \tmp45_reg_3943_reg[16] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp45_fu_2503_p2[16]),
        .Q(tmp45_reg_3943[16]),
        .R(1'b0));
  CARRY4 \tmp45_reg_3943_reg[16]_i_1 
       (.CI(\tmp45_reg_3943_reg[15]_i_1_n_0 ),
        .CO(\NLW_tmp45_reg_3943_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp45_reg_3943_reg[16]_i_1_O_UNCONNECTED [3:1],tmp45_fu_2503_p2[16]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp45_reg_3943_reg[1] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp45_fu_2503_p2[1]),
        .Q(tmp45_reg_3943[1]),
        .R(1'b0));
  FDRE \tmp45_reg_3943_reg[2] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp45_fu_2503_p2[2]),
        .Q(tmp45_reg_3943[2]),
        .R(1'b0));
  FDRE \tmp45_reg_3943_reg[3] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp45_fu_2503_p2[3]),
        .Q(tmp45_reg_3943[3]),
        .R(1'b0));
  CARRY4 \tmp45_reg_3943_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp45_reg_3943_reg[3]_i_1_n_0 ,\tmp45_reg_3943_reg[3]_i_1_n_1 ,\tmp45_reg_3943_reg[3]_i_1_n_2 ,\tmp45_reg_3943_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({r_V_2_2_4_i_reg_3917_reg_n_102,r_V_2_2_4_i_reg_3917_reg_n_103,r_V_2_2_4_i_reg_3917_reg_n_104,r_V_2_2_4_i_reg_3917_reg_n_105}),
        .O(tmp45_fu_2503_p2[3:0]),
        .S({\tmp45_reg_3943[3]_i_2_n_0 ,\tmp45_reg_3943[3]_i_3_n_0 ,\tmp45_reg_3943[3]_i_4_n_0 ,\tmp45_reg_3943[3]_i_5_n_0 }));
  FDRE \tmp45_reg_3943_reg[4] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp45_fu_2503_p2[4]),
        .Q(tmp45_reg_3943[4]),
        .R(1'b0));
  FDRE \tmp45_reg_3943_reg[5] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp45_fu_2503_p2[5]),
        .Q(tmp45_reg_3943[5]),
        .R(1'b0));
  FDRE \tmp45_reg_3943_reg[6] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp45_fu_2503_p2[6]),
        .Q(tmp45_reg_3943[6]),
        .R(1'b0));
  FDRE \tmp45_reg_3943_reg[7] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp45_fu_2503_p2[7]),
        .Q(tmp45_reg_3943[7]),
        .R(1'b0));
  CARRY4 \tmp45_reg_3943_reg[7]_i_1 
       (.CI(\tmp45_reg_3943_reg[3]_i_1_n_0 ),
        .CO({\tmp45_reg_3943_reg[7]_i_1_n_0 ,\tmp45_reg_3943_reg[7]_i_1_n_1 ,\tmp45_reg_3943_reg[7]_i_1_n_2 ,\tmp45_reg_3943_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({r_V_2_2_4_i_reg_3917_reg_n_98,r_V_2_2_4_i_reg_3917_reg_n_99,r_V_2_2_4_i_reg_3917_reg_n_100,r_V_2_2_4_i_reg_3917_reg_n_101}),
        .O(tmp45_fu_2503_p2[7:4]),
        .S({\tmp45_reg_3943[7]_i_2_n_0 ,\tmp45_reg_3943[7]_i_3_n_0 ,\tmp45_reg_3943[7]_i_4_n_0 ,\tmp45_reg_3943[7]_i_5_n_0 }));
  FDRE \tmp45_reg_3943_reg[8] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp45_fu_2503_p2[8]),
        .Q(tmp45_reg_3943[8]),
        .R(1'b0));
  FDRE \tmp45_reg_3943_reg[9] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(tmp45_fu_2503_p2[9]),
        .Q(tmp45_reg_3943[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp47_reg_3886_reg
       (.A({tmp47_reg_3886_reg_0[7],tmp47_reg_3886_reg_0[7],tmp47_reg_3886_reg_0[7],tmp47_reg_3886_reg_0[7],tmp47_reg_3886_reg_0[7],tmp47_reg_3886_reg_0[7],tmp47_reg_3886_reg_0[7],tmp47_reg_3886_reg_0[7],tmp47_reg_3886_reg_0[7],tmp47_reg_3886_reg_0[7],tmp47_reg_3886_reg_0[7],tmp47_reg_3886_reg_0[7],tmp47_reg_3886_reg_0[7],tmp47_reg_3886_reg_0[7],tmp47_reg_3886_reg_0[7],tmp47_reg_3886_reg_0[7],tmp47_reg_3886_reg_0[7],tmp47_reg_3886_reg_0[7],tmp47_reg_3886_reg_0[7],tmp47_reg_3886_reg_0[7],tmp47_reg_3886_reg_0[7],tmp47_reg_3886_reg_0[7],tmp47_reg_3886_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp47_reg_3886_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_23_fu_2140_p3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp47_reg_3886_reg_BCOUT_UNCONNECTED[17:0]),
        .C({r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_90,r_V_2_2_1_i_reg_3866_reg_n_91,r_V_2_2_1_i_reg_3866_reg_n_92,r_V_2_2_1_i_reg_3866_reg_n_93,r_V_2_2_1_i_reg_3866_reg_n_94,r_V_2_2_1_i_reg_3866_reg_n_95,r_V_2_2_1_i_reg_3866_reg_n_96,r_V_2_2_1_i_reg_3866_reg_n_97,r_V_2_2_1_i_reg_3866_reg_n_98,r_V_2_2_1_i_reg_3866_reg_n_99,r_V_2_2_1_i_reg_3866_reg_n_100,r_V_2_2_1_i_reg_3866_reg_n_101,r_V_2_2_1_i_reg_3866_reg_n_102,r_V_2_2_1_i_reg_3866_reg_n_103,r_V_2_2_1_i_reg_3866_reg_n_104,r_V_2_2_1_i_reg_3866_reg_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp47_reg_3886_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp47_reg_3886_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Filter2D_U0_p_kernel_val_2_V_0_read),
        .CEA2(p_32_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .CEB2(p_32_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_32_in),
        .CEP(p_Val2_4_0_1_i_reg_38710),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp47_reg_3886_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp47_reg_3886_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp47_reg_3886_reg_P_UNCONNECTED[47:17],tmp47_reg_3886_reg_n_89,tmp47_reg_3886_reg_n_90,tmp47_reg_3886_reg_n_91,tmp47_reg_3886_reg_n_92,tmp47_reg_3886_reg_n_93,tmp47_reg_3886_reg_n_94,tmp47_reg_3886_reg_n_95,tmp47_reg_3886_reg_n_96,tmp47_reg_3886_reg_n_97,tmp47_reg_3886_reg_n_98,tmp47_reg_3886_reg_n_99,tmp47_reg_3886_reg_n_100,tmp47_reg_3886_reg_n_101,tmp47_reg_3886_reg_n_102,tmp47_reg_3886_reg_n_103,tmp47_reg_3886_reg_n_104,tmp47_reg_3886_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp47_reg_3886_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp47_reg_3886_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp47_reg_3886_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp47_reg_3886_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp48_reg_3891_reg
       (.A({tmp48_reg_3891_reg_0[7],tmp48_reg_3891_reg_0[7],tmp48_reg_3891_reg_0[7],tmp48_reg_3891_reg_0[7],tmp48_reg_3891_reg_0[7],tmp48_reg_3891_reg_0[7],tmp48_reg_3891_reg_0[7],tmp48_reg_3891_reg_0[7],tmp48_reg_3891_reg_0[7],tmp48_reg_3891_reg_0[7],tmp48_reg_3891_reg_0[7],tmp48_reg_3891_reg_0[7],tmp48_reg_3891_reg_0[7],tmp48_reg_3891_reg_0[7],tmp48_reg_3891_reg_0[7],tmp48_reg_3891_reg_0[7],tmp48_reg_3891_reg_0[7],tmp48_reg_3891_reg_0[7],tmp48_reg_3891_reg_0[7],tmp48_reg_3891_reg_0[7],tmp48_reg_3891_reg_0[7],tmp48_reg_3891_reg_0[7],tmp48_reg_3891_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp48_reg_3891_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_6_fu_558}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp48_reg_3891_reg_BCOUT_UNCONNECTED[17:0]),
        .C({r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_90,r_V_2_1_4_i_reg_3856_reg_n_91,r_V_2_1_4_i_reg_3856_reg_n_92,r_V_2_1_4_i_reg_3856_reg_n_93,r_V_2_1_4_i_reg_3856_reg_n_94,r_V_2_1_4_i_reg_3856_reg_n_95,r_V_2_1_4_i_reg_3856_reg_n_96,r_V_2_1_4_i_reg_3856_reg_n_97,r_V_2_1_4_i_reg_3856_reg_n_98,r_V_2_1_4_i_reg_3856_reg_n_99,r_V_2_1_4_i_reg_3856_reg_n_100,r_V_2_1_4_i_reg_3856_reg_n_101,r_V_2_1_4_i_reg_3856_reg_n_102,r_V_2_1_4_i_reg_3856_reg_n_103,r_V_2_1_4_i_reg_3856_reg_n_104,r_V_2_1_4_i_reg_3856_reg_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp48_reg_3891_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp48_reg_3891_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Filter2D_U0_p_kernel_val_2_V_0_read),
        .CEA2(p_32_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\src_kernel_win_0_va_16_fu_598[7]_i_1_n_0 ),
        .CEB2(p_32_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_32_in),
        .CEP(p_Val2_4_0_1_i_reg_38710),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp48_reg_3891_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp48_reg_3891_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp48_reg_3891_reg_P_UNCONNECTED[47:17],tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_90,tmp48_reg_3891_reg_n_91,tmp48_reg_3891_reg_n_92,tmp48_reg_3891_reg_n_93,tmp48_reg_3891_reg_n_94,tmp48_reg_3891_reg_n_95,tmp48_reg_3891_reg_n_96,tmp48_reg_3891_reg_n_97,tmp48_reg_3891_reg_n_98,tmp48_reg_3891_reg_n_99,tmp48_reg_3891_reg_n_100,tmp48_reg_3891_reg_n_101,tmp48_reg_3891_reg_n_102,tmp48_reg_3891_reg_n_103,tmp48_reg_3891_reg_n_104,tmp48_reg_3891_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp48_reg_3891_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp48_reg_3891_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp48_reg_3891_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp48_reg_3891_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp49_reg_3928_reg
       (.A({tmp49_reg_3928_reg_0[7],tmp49_reg_3928_reg_0[7],tmp49_reg_3928_reg_0[7],tmp49_reg_3928_reg_0[7],tmp49_reg_3928_reg_0[7],tmp49_reg_3928_reg_0[7],tmp49_reg_3928_reg_0[7],tmp49_reg_3928_reg_0[7],tmp49_reg_3928_reg_0[7],tmp49_reg_3928_reg_0[7],tmp49_reg_3928_reg_0[7],tmp49_reg_3928_reg_0[7],tmp49_reg_3928_reg_0[7],tmp49_reg_3928_reg_0[7],tmp49_reg_3928_reg_0[7],tmp49_reg_3928_reg_0[7],tmp49_reg_3928_reg_0[7],tmp49_reg_3928_reg_0[7],tmp49_reg_3928_reg_0[7],tmp49_reg_3928_reg_0[7],tmp49_reg_3928_reg_0[7],tmp49_reg_3928_reg_0[7],tmp49_reg_3928_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp49_reg_3928_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_10_fu_574}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp49_reg_3928_reg_BCOUT_UNCONNECTED[17:0]),
        .C({tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_89,tmp48_reg_3891_reg_n_90,tmp48_reg_3891_reg_n_91,tmp48_reg_3891_reg_n_92,tmp48_reg_3891_reg_n_93,tmp48_reg_3891_reg_n_94,tmp48_reg_3891_reg_n_95,tmp48_reg_3891_reg_n_96,tmp48_reg_3891_reg_n_97,tmp48_reg_3891_reg_n_98,tmp48_reg_3891_reg_n_99,tmp48_reg_3891_reg_n_100,tmp48_reg_3891_reg_n_101,tmp48_reg_3891_reg_n_102,tmp48_reg_3891_reg_n_103,tmp48_reg_3891_reg_n_104,tmp48_reg_3891_reg_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp49_reg_3928_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp49_reg_3928_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Filter2D_U0_p_kernel_val_2_V_0_read),
        .CEA2(p_32_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(src_kernel_win_0_va_10_fu_5740),
        .CEB2(p_32_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_32_in),
        .CEP(tmp36_reg_38960),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp49_reg_3928_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp49_reg_3928_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp49_reg_3928_reg_P_UNCONNECTED[47:18],tmp49_reg_3928_reg_n_88,tmp49_reg_3928_reg_n_89,tmp49_reg_3928_reg_n_90,tmp49_reg_3928_reg_n_91,tmp49_reg_3928_reg_n_92,tmp49_reg_3928_reg_n_93,tmp49_reg_3928_reg_n_94,tmp49_reg_3928_reg_n_95,tmp49_reg_3928_reg_n_96,tmp49_reg_3928_reg_n_97,tmp49_reg_3928_reg_n_98,tmp49_reg_3928_reg_n_99,tmp49_reg_3928_reg_n_100,tmp49_reg_3928_reg_n_101,tmp49_reg_3928_reg_n_102,tmp49_reg_3928_reg_n_103,tmp49_reg_3928_reg_n_104,tmp49_reg_3928_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp49_reg_3928_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp49_reg_3928_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp49_reg_3928_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp49_reg_3928_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp50_reg_3953[11]_i_2 
       (.I0(tmp49_reg_3928_reg_n_94),
        .I1(ap_reg_pp0_iter7_tmp47_reg_3886[11]),
        .O(\tmp50_reg_3953[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp50_reg_3953[11]_i_3 
       (.I0(tmp49_reg_3928_reg_n_95),
        .I1(ap_reg_pp0_iter7_tmp47_reg_3886[10]),
        .O(\tmp50_reg_3953[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp50_reg_3953[11]_i_4 
       (.I0(tmp49_reg_3928_reg_n_96),
        .I1(ap_reg_pp0_iter7_tmp47_reg_3886[9]),
        .O(\tmp50_reg_3953[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp50_reg_3953[11]_i_5 
       (.I0(tmp49_reg_3928_reg_n_97),
        .I1(ap_reg_pp0_iter7_tmp47_reg_3886[8]),
        .O(\tmp50_reg_3953[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp50_reg_3953[15]_i_2 
       (.I0(tmp49_reg_3928_reg_n_90),
        .I1(ap_reg_pp0_iter7_tmp47_reg_3886[15]),
        .O(\tmp50_reg_3953[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp50_reg_3953[15]_i_3 
       (.I0(tmp49_reg_3928_reg_n_91),
        .I1(ap_reg_pp0_iter7_tmp47_reg_3886[14]),
        .O(\tmp50_reg_3953[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp50_reg_3953[15]_i_4 
       (.I0(tmp49_reg_3928_reg_n_92),
        .I1(ap_reg_pp0_iter7_tmp47_reg_3886[13]),
        .O(\tmp50_reg_3953[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp50_reg_3953[15]_i_5 
       (.I0(tmp49_reg_3928_reg_n_93),
        .I1(ap_reg_pp0_iter7_tmp47_reg_3886[12]),
        .O(\tmp50_reg_3953[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp50_reg_3953[18]_i_2 
       (.I0(ap_reg_pp0_iter7_tmp47_reg_3886[16]),
        .O(\tmp50_reg_3953[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp50_reg_3953[18]_i_3 
       (.I0(ap_reg_pp0_iter7_tmp47_reg_3886[16]),
        .I1(tmp49_reg_3928_reg_n_88),
        .O(\tmp50_reg_3953[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp50_reg_3953[18]_i_4 
       (.I0(ap_reg_pp0_iter7_tmp47_reg_3886[16]),
        .I1(tmp49_reg_3928_reg_n_89),
        .O(\tmp50_reg_3953[18]_i_4_n_0 ));
  FDRE \tmp50_reg_3953_reg[10] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp50_reg_3953_reg[11]_i_1_n_5 ),
        .Q(tmp50_reg_3953[10]),
        .R(1'b0));
  FDRE \tmp50_reg_3953_reg[11] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp50_reg_3953_reg[11]_i_1_n_4 ),
        .Q(tmp50_reg_3953[11]),
        .R(1'b0));
  CARRY4 \tmp50_reg_3953_reg[11]_i_1 
       (.CI(\tmp_75_reg_3958_reg[4]_i_1_n_0 ),
        .CO({\tmp50_reg_3953_reg[11]_i_1_n_0 ,\tmp50_reg_3953_reg[11]_i_1_n_1 ,\tmp50_reg_3953_reg[11]_i_1_n_2 ,\tmp50_reg_3953_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp49_reg_3928_reg_n_94,tmp49_reg_3928_reg_n_95,tmp49_reg_3928_reg_n_96,tmp49_reg_3928_reg_n_97}),
        .O({\tmp50_reg_3953_reg[11]_i_1_n_4 ,\tmp50_reg_3953_reg[11]_i_1_n_5 ,\tmp50_reg_3953_reg[11]_i_1_n_6 ,\tmp50_reg_3953_reg[11]_i_1_n_7 }),
        .S({\tmp50_reg_3953[11]_i_2_n_0 ,\tmp50_reg_3953[11]_i_3_n_0 ,\tmp50_reg_3953[11]_i_4_n_0 ,\tmp50_reg_3953[11]_i_5_n_0 }));
  FDRE \tmp50_reg_3953_reg[12] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp50_reg_3953_reg[15]_i_1_n_7 ),
        .Q(tmp50_reg_3953[12]),
        .R(1'b0));
  FDRE \tmp50_reg_3953_reg[13] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp50_reg_3953_reg[15]_i_1_n_6 ),
        .Q(tmp50_reg_3953[13]),
        .R(1'b0));
  FDRE \tmp50_reg_3953_reg[14] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp50_reg_3953_reg[15]_i_1_n_5 ),
        .Q(tmp50_reg_3953[14]),
        .R(1'b0));
  FDRE \tmp50_reg_3953_reg[15] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp50_reg_3953_reg[15]_i_1_n_4 ),
        .Q(tmp50_reg_3953[15]),
        .R(1'b0));
  CARRY4 \tmp50_reg_3953_reg[15]_i_1 
       (.CI(\tmp50_reg_3953_reg[11]_i_1_n_0 ),
        .CO({\tmp50_reg_3953_reg[15]_i_1_n_0 ,\tmp50_reg_3953_reg[15]_i_1_n_1 ,\tmp50_reg_3953_reg[15]_i_1_n_2 ,\tmp50_reg_3953_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp49_reg_3928_reg_n_90,tmp49_reg_3928_reg_n_91,tmp49_reg_3928_reg_n_92,tmp49_reg_3928_reg_n_93}),
        .O({\tmp50_reg_3953_reg[15]_i_1_n_4 ,\tmp50_reg_3953_reg[15]_i_1_n_5 ,\tmp50_reg_3953_reg[15]_i_1_n_6 ,\tmp50_reg_3953_reg[15]_i_1_n_7 }),
        .S({\tmp50_reg_3953[15]_i_2_n_0 ,\tmp50_reg_3953[15]_i_3_n_0 ,\tmp50_reg_3953[15]_i_4_n_0 ,\tmp50_reg_3953[15]_i_5_n_0 }));
  FDRE \tmp50_reg_3953_reg[16] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp50_reg_3953_reg[18]_i_1_n_7 ),
        .Q(tmp50_reg_3953[16]),
        .R(1'b0));
  FDRE \tmp50_reg_3953_reg[17] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp50_reg_3953_reg[18]_i_1_n_6 ),
        .Q(tmp50_reg_3953[17]),
        .R(1'b0));
  FDRE \tmp50_reg_3953_reg[18] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp50_reg_3953_reg[18]_i_1_n_5 ),
        .Q(tmp50_reg_3953[18]),
        .R(1'b0));
  CARRY4 \tmp50_reg_3953_reg[18]_i_1 
       (.CI(\tmp50_reg_3953_reg[15]_i_1_n_0 ),
        .CO({\NLW_tmp50_reg_3953_reg[18]_i_1_CO_UNCONNECTED [3:2],\tmp50_reg_3953_reg[18]_i_1_n_2 ,\tmp50_reg_3953_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp50_reg_3953[18]_i_2_n_0 ,ap_reg_pp0_iter7_tmp47_reg_3886[16]}),
        .O({\NLW_tmp50_reg_3953_reg[18]_i_1_O_UNCONNECTED [3],\tmp50_reg_3953_reg[18]_i_1_n_5 ,\tmp50_reg_3953_reg[18]_i_1_n_6 ,\tmp50_reg_3953_reg[18]_i_1_n_7 }),
        .S({1'b0,1'b1,\tmp50_reg_3953[18]_i_3_n_0 ,\tmp50_reg_3953[18]_i_4_n_0 }));
  FDRE \tmp50_reg_3953_reg[8] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp50_reg_3953_reg[11]_i_1_n_7 ),
        .Q(tmp50_reg_3953[8]),
        .R(1'b0));
  FDRE \tmp50_reg_3953_reg[9] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp50_reg_3953_reg[11]_i_1_n_6 ),
        .Q(tmp50_reg_3953[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp51_reg_4083[11]_i_2 
       (.I0(p_Val2_4_3_i_reg_4033[11]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg__0[11]),
        .O(\tmp51_reg_4083[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp51_reg_4083[11]_i_3 
       (.I0(p_Val2_4_3_i_reg_4033[10]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg__0[10]),
        .O(\tmp51_reg_4083[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp51_reg_4083[11]_i_4 
       (.I0(p_Val2_4_3_i_reg_4033[9]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg__0[9]),
        .O(\tmp51_reg_4083[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp51_reg_4083[11]_i_5 
       (.I0(p_Val2_4_3_i_reg_4033[8]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg__0[8]),
        .O(\tmp51_reg_4083[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp51_reg_4083[15]_i_2 
       (.I0(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg__0[15]),
        .I1(p_Val2_4_3_i_reg_4033[15]),
        .O(\tmp51_reg_4083[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp51_reg_4083[15]_i_3 
       (.I0(p_Val2_4_3_i_reg_4033[14]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg__0[14]),
        .O(\tmp51_reg_4083[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp51_reg_4083[15]_i_4 
       (.I0(p_Val2_4_3_i_reg_4033[13]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg__0[13]),
        .O(\tmp51_reg_4083[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp51_reg_4083[15]_i_5 
       (.I0(p_Val2_4_3_i_reg_4033[12]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg__0[12]),
        .O(\tmp51_reg_4083[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp51_reg_4083[19]_i_2 
       (.I0(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg__0[15]),
        .O(\tmp51_reg_4083[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp51_reg_4083[19]_i_3 
       (.I0(p_Val2_4_3_i_reg_4033[18]),
        .I1(p_Val2_4_3_i_reg_4033[19]),
        .O(\tmp51_reg_4083[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp51_reg_4083[19]_i_4 
       (.I0(p_Val2_4_3_i_reg_4033[17]),
        .I1(p_Val2_4_3_i_reg_4033[18]),
        .O(\tmp51_reg_4083[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp51_reg_4083[19]_i_5 
       (.I0(p_Val2_4_3_i_reg_4033[16]),
        .I1(p_Val2_4_3_i_reg_4033[17]),
        .O(\tmp51_reg_4083[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp51_reg_4083[19]_i_6 
       (.I0(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg__0[15]),
        .I1(p_Val2_4_3_i_reg_4033[16]),
        .O(\tmp51_reg_4083[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp51_reg_4083[20]_i_1 
       (.I0(ap_reg_pp0_iter9_or_cond_i_i_reg_3603),
        .I1(k_buf_0_val_9_U_n_1),
        .O(tmp51_reg_40830));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp51_reg_4083[3]_i_2 
       (.I0(p_Val2_4_3_i_reg_4033[3]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg__0[3]),
        .O(\tmp51_reg_4083[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp51_reg_4083[3]_i_3 
       (.I0(p_Val2_4_3_i_reg_4033[2]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg__0[2]),
        .O(\tmp51_reg_4083[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp51_reg_4083[3]_i_4 
       (.I0(p_Val2_4_3_i_reg_4033[1]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg__0[1]),
        .O(\tmp51_reg_4083[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp51_reg_4083[3]_i_5 
       (.I0(p_Val2_4_3_i_reg_4033[0]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg__0[0]),
        .O(\tmp51_reg_4083[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp51_reg_4083[7]_i_2 
       (.I0(p_Val2_4_3_i_reg_4033[7]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg__0[7]),
        .O(\tmp51_reg_4083[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp51_reg_4083[7]_i_3 
       (.I0(p_Val2_4_3_i_reg_4033[6]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg__0[6]),
        .O(\tmp51_reg_4083[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp51_reg_4083[7]_i_4 
       (.I0(p_Val2_4_3_i_reg_4033[5]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg__0[5]),
        .O(\tmp51_reg_4083[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp51_reg_4083[7]_i_5 
       (.I0(p_Val2_4_3_i_reg_4033[4]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg__0[4]),
        .O(\tmp51_reg_4083[7]_i_5_n_0 ));
  FDRE \tmp51_reg_4083_reg[0] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp51_fu_2768_p2[0]),
        .Q(tmp51_reg_4083[0]),
        .R(1'b0));
  FDRE \tmp51_reg_4083_reg[10] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp51_fu_2768_p2[10]),
        .Q(tmp51_reg_4083[10]),
        .R(1'b0));
  FDRE \tmp51_reg_4083_reg[11] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp51_fu_2768_p2[11]),
        .Q(tmp51_reg_4083[11]),
        .R(1'b0));
  CARRY4 \tmp51_reg_4083_reg[11]_i_1 
       (.CI(\tmp51_reg_4083_reg[7]_i_1_n_0 ),
        .CO({\tmp51_reg_4083_reg[11]_i_1_n_0 ,\tmp51_reg_4083_reg[11]_i_1_n_1 ,\tmp51_reg_4083_reg[11]_i_1_n_2 ,\tmp51_reg_4083_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_4_3_i_reg_4033[11:8]),
        .O(tmp51_fu_2768_p2[11:8]),
        .S({\tmp51_reg_4083[11]_i_2_n_0 ,\tmp51_reg_4083[11]_i_3_n_0 ,\tmp51_reg_4083[11]_i_4_n_0 ,\tmp51_reg_4083[11]_i_5_n_0 }));
  FDRE \tmp51_reg_4083_reg[12] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp51_fu_2768_p2[12]),
        .Q(tmp51_reg_4083[12]),
        .R(1'b0));
  FDRE \tmp51_reg_4083_reg[13] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp51_fu_2768_p2[13]),
        .Q(tmp51_reg_4083[13]),
        .R(1'b0));
  FDRE \tmp51_reg_4083_reg[14] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp51_fu_2768_p2[14]),
        .Q(tmp51_reg_4083[14]),
        .R(1'b0));
  FDRE \tmp51_reg_4083_reg[15] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp51_fu_2768_p2[15]),
        .Q(tmp51_reg_4083[15]),
        .R(1'b0));
  CARRY4 \tmp51_reg_4083_reg[15]_i_1 
       (.CI(\tmp51_reg_4083_reg[11]_i_1_n_0 ),
        .CO({\tmp51_reg_4083_reg[15]_i_1_n_0 ,\tmp51_reg_4083_reg[15]_i_1_n_1 ,\tmp51_reg_4083_reg[15]_i_1_n_2 ,\tmp51_reg_4083_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg__0[15],p_Val2_4_3_i_reg_4033[14:12]}),
        .O(tmp51_fu_2768_p2[15:12]),
        .S({\tmp51_reg_4083[15]_i_2_n_0 ,\tmp51_reg_4083[15]_i_3_n_0 ,\tmp51_reg_4083[15]_i_4_n_0 ,\tmp51_reg_4083[15]_i_5_n_0 }));
  FDRE \tmp51_reg_4083_reg[16] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp51_fu_2768_p2[16]),
        .Q(tmp51_reg_4083[16]),
        .R(1'b0));
  FDRE \tmp51_reg_4083_reg[17] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp51_fu_2768_p2[17]),
        .Q(tmp51_reg_4083[17]),
        .R(1'b0));
  FDRE \tmp51_reg_4083_reg[18] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp51_fu_2768_p2[18]),
        .Q(tmp51_reg_4083[18]),
        .R(1'b0));
  FDRE \tmp51_reg_4083_reg[19] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp51_fu_2768_p2[19]),
        .Q(tmp51_reg_4083[19]),
        .R(1'b0));
  CARRY4 \tmp51_reg_4083_reg[19]_i_1 
       (.CI(\tmp51_reg_4083_reg[15]_i_1_n_0 ),
        .CO({\tmp51_reg_4083_reg[19]_i_1_n_0 ,\tmp51_reg_4083_reg[19]_i_1_n_1 ,\tmp51_reg_4083_reg[19]_i_1_n_2 ,\tmp51_reg_4083_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Val2_4_3_i_reg_4033[18:16],\tmp51_reg_4083[19]_i_2_n_0 }),
        .O(tmp51_fu_2768_p2[19:16]),
        .S({\tmp51_reg_4083[19]_i_3_n_0 ,\tmp51_reg_4083[19]_i_4_n_0 ,\tmp51_reg_4083[19]_i_5_n_0 ,\tmp51_reg_4083[19]_i_6_n_0 }));
  FDRE \tmp51_reg_4083_reg[1] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp51_fu_2768_p2[1]),
        .Q(tmp51_reg_4083[1]),
        .R(1'b0));
  FDRE \tmp51_reg_4083_reg[20] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp51_fu_2768_p2[20]),
        .Q(tmp51_reg_4083[20]),
        .R(1'b0));
  CARRY4 \tmp51_reg_4083_reg[20]_i_2 
       (.CI(\tmp51_reg_4083_reg[19]_i_1_n_0 ),
        .CO(\NLW_tmp51_reg_4083_reg[20]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp51_reg_4083_reg[20]_i_2_O_UNCONNECTED [3:1],tmp51_fu_2768_p2[20]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp51_reg_4083_reg[2] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp51_fu_2768_p2[2]),
        .Q(tmp51_reg_4083[2]),
        .R(1'b0));
  FDRE \tmp51_reg_4083_reg[3] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp51_fu_2768_p2[3]),
        .Q(tmp51_reg_4083[3]),
        .R(1'b0));
  CARRY4 \tmp51_reg_4083_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp51_reg_4083_reg[3]_i_1_n_0 ,\tmp51_reg_4083_reg[3]_i_1_n_1 ,\tmp51_reg_4083_reg[3]_i_1_n_2 ,\tmp51_reg_4083_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_4_3_i_reg_4033[3:0]),
        .O(tmp51_fu_2768_p2[3:0]),
        .S({\tmp51_reg_4083[3]_i_2_n_0 ,\tmp51_reg_4083[3]_i_3_n_0 ,\tmp51_reg_4083[3]_i_4_n_0 ,\tmp51_reg_4083[3]_i_5_n_0 }));
  FDRE \tmp51_reg_4083_reg[4] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp51_fu_2768_p2[4]),
        .Q(tmp51_reg_4083[4]),
        .R(1'b0));
  FDRE \tmp51_reg_4083_reg[5] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp51_fu_2768_p2[5]),
        .Q(tmp51_reg_4083[5]),
        .R(1'b0));
  FDRE \tmp51_reg_4083_reg[6] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp51_fu_2768_p2[6]),
        .Q(tmp51_reg_4083[6]),
        .R(1'b0));
  FDRE \tmp51_reg_4083_reg[7] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp51_fu_2768_p2[7]),
        .Q(tmp51_reg_4083[7]),
        .R(1'b0));
  CARRY4 \tmp51_reg_4083_reg[7]_i_1 
       (.CI(\tmp51_reg_4083_reg[3]_i_1_n_0 ),
        .CO({\tmp51_reg_4083_reg[7]_i_1_n_0 ,\tmp51_reg_4083_reg[7]_i_1_n_1 ,\tmp51_reg_4083_reg[7]_i_1_n_2 ,\tmp51_reg_4083_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_4_3_i_reg_4033[7:4]),
        .O(tmp51_fu_2768_p2[7:4]),
        .S({\tmp51_reg_4083[7]_i_2_n_0 ,\tmp51_reg_4083[7]_i_3_n_0 ,\tmp51_reg_4083[7]_i_4_n_0 ,\tmp51_reg_4083[7]_i_5_n_0 }));
  FDRE \tmp51_reg_4083_reg[8] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp51_fu_2768_p2[8]),
        .Q(tmp51_reg_4083[8]),
        .R(1'b0));
  FDRE \tmp51_reg_4083_reg[9] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp51_fu_2768_p2[9]),
        .Q(tmp51_reg_4083[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[11]_i_10 
       (.I0(r_V_2_4_1_i_reg_4058_reg_n_97),
        .I1(r_V_2_4_i_reg_4048_reg_n_97),
        .O(\tmp53_reg_4088[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[11]_i_3 
       (.I0(tmp65_cast_fu_2780_p1[11]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg__0[11]),
        .O(\tmp53_reg_4088[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[11]_i_4 
       (.I0(tmp65_cast_fu_2780_p1[10]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg__0[10]),
        .O(\tmp53_reg_4088[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[11]_i_5 
       (.I0(tmp65_cast_fu_2780_p1[9]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg__0[9]),
        .O(\tmp53_reg_4088[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[11]_i_6 
       (.I0(tmp65_cast_fu_2780_p1[8]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg__0[8]),
        .O(\tmp53_reg_4088[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[11]_i_7 
       (.I0(r_V_2_4_1_i_reg_4058_reg_n_94),
        .I1(r_V_2_4_i_reg_4048_reg_n_94),
        .O(\tmp53_reg_4088[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[11]_i_8 
       (.I0(r_V_2_4_1_i_reg_4058_reg_n_95),
        .I1(r_V_2_4_i_reg_4048_reg_n_95),
        .O(\tmp53_reg_4088[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[11]_i_9 
       (.I0(r_V_2_4_1_i_reg_4058_reg_n_96),
        .I1(r_V_2_4_i_reg_4048_reg_n_96),
        .O(\tmp53_reg_4088[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[15]_i_10 
       (.I0(r_V_2_4_1_i_reg_4058_reg_n_92),
        .I1(r_V_2_4_i_reg_4048_reg_n_92),
        .O(\tmp53_reg_4088[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[15]_i_11 
       (.I0(r_V_2_4_1_i_reg_4058_reg_n_93),
        .I1(r_V_2_4_i_reg_4048_reg_n_93),
        .O(\tmp53_reg_4088[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[15]_i_3 
       (.I0(ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg__0[15]),
        .I1(tmp65_cast_fu_2780_p1[15]),
        .O(\tmp53_reg_4088[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[15]_i_4 
       (.I0(tmp65_cast_fu_2780_p1[14]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg__0[14]),
        .O(\tmp53_reg_4088[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[15]_i_5 
       (.I0(tmp65_cast_fu_2780_p1[13]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg__0[13]),
        .O(\tmp53_reg_4088[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[15]_i_6 
       (.I0(tmp65_cast_fu_2780_p1[12]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg__0[12]),
        .O(\tmp53_reg_4088[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp53_reg_4088[15]_i_7 
       (.I0(r_V_2_4_1_i_reg_4058_reg_n_90),
        .O(\tmp53_reg_4088[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[15]_i_8 
       (.I0(r_V_2_4_1_i_reg_4058_reg_n_90),
        .I1(r_V_2_4_i_reg_4048_reg_n_90),
        .O(\tmp53_reg_4088[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[15]_i_9 
       (.I0(r_V_2_4_1_i_reg_4058_reg_n_91),
        .I1(r_V_2_4_i_reg_4048_reg_n_91),
        .O(\tmp53_reg_4088[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp53_reg_4088[17]_i_3 
       (.I0(ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg__0[15]),
        .I1(\tmp53_reg_4088_reg[17]_i_2_n_3 ),
        .O(\tmp53_reg_4088[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[3]_i_10 
       (.I0(r_V_2_4_1_i_reg_4058_reg_n_105),
        .I1(r_V_2_4_i_reg_4048_reg_n_105),
        .O(\tmp53_reg_4088[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[3]_i_3 
       (.I0(tmp65_cast_fu_2780_p1[3]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg__0[3]),
        .O(\tmp53_reg_4088[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[3]_i_4 
       (.I0(tmp65_cast_fu_2780_p1[2]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg__0[2]),
        .O(\tmp53_reg_4088[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[3]_i_5 
       (.I0(tmp65_cast_fu_2780_p1[1]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg__0[1]),
        .O(\tmp53_reg_4088[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[3]_i_6 
       (.I0(tmp65_cast_fu_2780_p1[0]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg__0[0]),
        .O(\tmp53_reg_4088[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[3]_i_7 
       (.I0(r_V_2_4_1_i_reg_4058_reg_n_102),
        .I1(r_V_2_4_i_reg_4048_reg_n_102),
        .O(\tmp53_reg_4088[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[3]_i_8 
       (.I0(r_V_2_4_1_i_reg_4058_reg_n_103),
        .I1(r_V_2_4_i_reg_4048_reg_n_103),
        .O(\tmp53_reg_4088[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[3]_i_9 
       (.I0(r_V_2_4_1_i_reg_4058_reg_n_104),
        .I1(r_V_2_4_i_reg_4048_reg_n_104),
        .O(\tmp53_reg_4088[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[7]_i_10 
       (.I0(r_V_2_4_1_i_reg_4058_reg_n_101),
        .I1(r_V_2_4_i_reg_4048_reg_n_101),
        .O(\tmp53_reg_4088[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[7]_i_3 
       (.I0(tmp65_cast_fu_2780_p1[7]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg__0[7]),
        .O(\tmp53_reg_4088[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[7]_i_4 
       (.I0(tmp65_cast_fu_2780_p1[6]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg__0[6]),
        .O(\tmp53_reg_4088[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[7]_i_5 
       (.I0(tmp65_cast_fu_2780_p1[5]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg__0[5]),
        .O(\tmp53_reg_4088[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[7]_i_6 
       (.I0(tmp65_cast_fu_2780_p1[4]),
        .I1(ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg__0[4]),
        .O(\tmp53_reg_4088[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[7]_i_7 
       (.I0(r_V_2_4_1_i_reg_4058_reg_n_98),
        .I1(r_V_2_4_i_reg_4048_reg_n_98),
        .O(\tmp53_reg_4088[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[7]_i_8 
       (.I0(r_V_2_4_1_i_reg_4058_reg_n_99),
        .I1(r_V_2_4_i_reg_4048_reg_n_99),
        .O(\tmp53_reg_4088[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp53_reg_4088[7]_i_9 
       (.I0(r_V_2_4_1_i_reg_4058_reg_n_100),
        .I1(r_V_2_4_i_reg_4048_reg_n_100),
        .O(\tmp53_reg_4088[7]_i_9_n_0 ));
  FDRE \tmp53_reg_4088_reg[0] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp53_fu_2784_p2[0]),
        .Q(tmp53_reg_4088[0]),
        .R(1'b0));
  FDRE \tmp53_reg_4088_reg[10] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp53_fu_2784_p2[10]),
        .Q(tmp53_reg_4088[10]),
        .R(1'b0));
  FDRE \tmp53_reg_4088_reg[11] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp53_fu_2784_p2[11]),
        .Q(tmp53_reg_4088[11]),
        .R(1'b0));
  CARRY4 \tmp53_reg_4088_reg[11]_i_1 
       (.CI(\tmp53_reg_4088_reg[7]_i_1_n_0 ),
        .CO({\tmp53_reg_4088_reg[11]_i_1_n_0 ,\tmp53_reg_4088_reg[11]_i_1_n_1 ,\tmp53_reg_4088_reg[11]_i_1_n_2 ,\tmp53_reg_4088_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp65_cast_fu_2780_p1[11:8]),
        .O(tmp53_fu_2784_p2[11:8]),
        .S({\tmp53_reg_4088[11]_i_3_n_0 ,\tmp53_reg_4088[11]_i_4_n_0 ,\tmp53_reg_4088[11]_i_5_n_0 ,\tmp53_reg_4088[11]_i_6_n_0 }));
  CARRY4 \tmp53_reg_4088_reg[11]_i_2 
       (.CI(\tmp53_reg_4088_reg[7]_i_2_n_0 ),
        .CO({\tmp53_reg_4088_reg[11]_i_2_n_0 ,\tmp53_reg_4088_reg[11]_i_2_n_1 ,\tmp53_reg_4088_reg[11]_i_2_n_2 ,\tmp53_reg_4088_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({r_V_2_4_1_i_reg_4058_reg_n_94,r_V_2_4_1_i_reg_4058_reg_n_95,r_V_2_4_1_i_reg_4058_reg_n_96,r_V_2_4_1_i_reg_4058_reg_n_97}),
        .O(tmp65_cast_fu_2780_p1[11:8]),
        .S({\tmp53_reg_4088[11]_i_7_n_0 ,\tmp53_reg_4088[11]_i_8_n_0 ,\tmp53_reg_4088[11]_i_9_n_0 ,\tmp53_reg_4088[11]_i_10_n_0 }));
  FDRE \tmp53_reg_4088_reg[12] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp53_fu_2784_p2[12]),
        .Q(tmp53_reg_4088[12]),
        .R(1'b0));
  FDRE \tmp53_reg_4088_reg[13] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp53_fu_2784_p2[13]),
        .Q(tmp53_reg_4088[13]),
        .R(1'b0));
  FDRE \tmp53_reg_4088_reg[14] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp53_fu_2784_p2[14]),
        .Q(tmp53_reg_4088[14]),
        .R(1'b0));
  FDRE \tmp53_reg_4088_reg[15] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp53_fu_2784_p2[15]),
        .Q(tmp53_reg_4088[15]),
        .R(1'b0));
  CARRY4 \tmp53_reg_4088_reg[15]_i_1 
       (.CI(\tmp53_reg_4088_reg[11]_i_1_n_0 ),
        .CO({\tmp53_reg_4088_reg[15]_i_1_n_0 ,\tmp53_reg_4088_reg[15]_i_1_n_1 ,\tmp53_reg_4088_reg[15]_i_1_n_2 ,\tmp53_reg_4088_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg__0[15],tmp65_cast_fu_2780_p1[14:12]}),
        .O(tmp53_fu_2784_p2[15:12]),
        .S({\tmp53_reg_4088[15]_i_3_n_0 ,\tmp53_reg_4088[15]_i_4_n_0 ,\tmp53_reg_4088[15]_i_5_n_0 ,\tmp53_reg_4088[15]_i_6_n_0 }));
  CARRY4 \tmp53_reg_4088_reg[15]_i_2 
       (.CI(\tmp53_reg_4088_reg[11]_i_2_n_0 ),
        .CO({\tmp53_reg_4088_reg[15]_i_2_n_0 ,\tmp53_reg_4088_reg[15]_i_2_n_1 ,\tmp53_reg_4088_reg[15]_i_2_n_2 ,\tmp53_reg_4088_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp53_reg_4088[15]_i_7_n_0 ,r_V_2_4_1_i_reg_4058_reg_n_91,r_V_2_4_1_i_reg_4058_reg_n_92,r_V_2_4_1_i_reg_4058_reg_n_93}),
        .O(tmp65_cast_fu_2780_p1[15:12]),
        .S({\tmp53_reg_4088[15]_i_8_n_0 ,\tmp53_reg_4088[15]_i_9_n_0 ,\tmp53_reg_4088[15]_i_10_n_0 ,\tmp53_reg_4088[15]_i_11_n_0 }));
  FDRE \tmp53_reg_4088_reg[16] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp53_fu_2784_p2[16]),
        .Q(tmp53_reg_4088[16]),
        .R(1'b0));
  FDRE \tmp53_reg_4088_reg[17] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp53_fu_2784_p2[17]),
        .Q(tmp53_reg_4088[17]),
        .R(1'b0));
  CARRY4 \tmp53_reg_4088_reg[17]_i_1 
       (.CI(\tmp53_reg_4088_reg[15]_i_1_n_0 ),
        .CO({\NLW_tmp53_reg_4088_reg[17]_i_1_CO_UNCONNECTED [3:1],\tmp53_reg_4088_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp53_reg_4088_reg[17]_i_2_n_3 }),
        .O({\NLW_tmp53_reg_4088_reg[17]_i_1_O_UNCONNECTED [3:2],tmp53_fu_2784_p2[17:16]}),
        .S({1'b0,1'b0,1'b1,\tmp53_reg_4088[17]_i_3_n_0 }));
  CARRY4 \tmp53_reg_4088_reg[17]_i_2 
       (.CI(\tmp53_reg_4088_reg[15]_i_2_n_0 ),
        .CO({\NLW_tmp53_reg_4088_reg[17]_i_2_CO_UNCONNECTED [3:1],\tmp53_reg_4088_reg[17]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp53_reg_4088_reg[17]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp53_reg_4088_reg[1] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp53_fu_2784_p2[1]),
        .Q(tmp53_reg_4088[1]),
        .R(1'b0));
  FDRE \tmp53_reg_4088_reg[2] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp53_fu_2784_p2[2]),
        .Q(tmp53_reg_4088[2]),
        .R(1'b0));
  FDRE \tmp53_reg_4088_reg[3] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp53_fu_2784_p2[3]),
        .Q(tmp53_reg_4088[3]),
        .R(1'b0));
  CARRY4 \tmp53_reg_4088_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp53_reg_4088_reg[3]_i_1_n_0 ,\tmp53_reg_4088_reg[3]_i_1_n_1 ,\tmp53_reg_4088_reg[3]_i_1_n_2 ,\tmp53_reg_4088_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp65_cast_fu_2780_p1[3:0]),
        .O(tmp53_fu_2784_p2[3:0]),
        .S({\tmp53_reg_4088[3]_i_3_n_0 ,\tmp53_reg_4088[3]_i_4_n_0 ,\tmp53_reg_4088[3]_i_5_n_0 ,\tmp53_reg_4088[3]_i_6_n_0 }));
  CARRY4 \tmp53_reg_4088_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\tmp53_reg_4088_reg[3]_i_2_n_0 ,\tmp53_reg_4088_reg[3]_i_2_n_1 ,\tmp53_reg_4088_reg[3]_i_2_n_2 ,\tmp53_reg_4088_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({r_V_2_4_1_i_reg_4058_reg_n_102,r_V_2_4_1_i_reg_4058_reg_n_103,r_V_2_4_1_i_reg_4058_reg_n_104,r_V_2_4_1_i_reg_4058_reg_n_105}),
        .O(tmp65_cast_fu_2780_p1[3:0]),
        .S({\tmp53_reg_4088[3]_i_7_n_0 ,\tmp53_reg_4088[3]_i_8_n_0 ,\tmp53_reg_4088[3]_i_9_n_0 ,\tmp53_reg_4088[3]_i_10_n_0 }));
  FDRE \tmp53_reg_4088_reg[4] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp53_fu_2784_p2[4]),
        .Q(tmp53_reg_4088[4]),
        .R(1'b0));
  FDRE \tmp53_reg_4088_reg[5] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp53_fu_2784_p2[5]),
        .Q(tmp53_reg_4088[5]),
        .R(1'b0));
  FDRE \tmp53_reg_4088_reg[6] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp53_fu_2784_p2[6]),
        .Q(tmp53_reg_4088[6]),
        .R(1'b0));
  FDRE \tmp53_reg_4088_reg[7] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp53_fu_2784_p2[7]),
        .Q(tmp53_reg_4088[7]),
        .R(1'b0));
  CARRY4 \tmp53_reg_4088_reg[7]_i_1 
       (.CI(\tmp53_reg_4088_reg[3]_i_1_n_0 ),
        .CO({\tmp53_reg_4088_reg[7]_i_1_n_0 ,\tmp53_reg_4088_reg[7]_i_1_n_1 ,\tmp53_reg_4088_reg[7]_i_1_n_2 ,\tmp53_reg_4088_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp65_cast_fu_2780_p1[7:4]),
        .O(tmp53_fu_2784_p2[7:4]),
        .S({\tmp53_reg_4088[7]_i_3_n_0 ,\tmp53_reg_4088[7]_i_4_n_0 ,\tmp53_reg_4088[7]_i_5_n_0 ,\tmp53_reg_4088[7]_i_6_n_0 }));
  CARRY4 \tmp53_reg_4088_reg[7]_i_2 
       (.CI(\tmp53_reg_4088_reg[3]_i_2_n_0 ),
        .CO({\tmp53_reg_4088_reg[7]_i_2_n_0 ,\tmp53_reg_4088_reg[7]_i_2_n_1 ,\tmp53_reg_4088_reg[7]_i_2_n_2 ,\tmp53_reg_4088_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({r_V_2_4_1_i_reg_4058_reg_n_98,r_V_2_4_1_i_reg_4058_reg_n_99,r_V_2_4_1_i_reg_4058_reg_n_100,r_V_2_4_1_i_reg_4058_reg_n_101}),
        .O(tmp65_cast_fu_2780_p1[7:4]),
        .S({\tmp53_reg_4088[7]_i_7_n_0 ,\tmp53_reg_4088[7]_i_8_n_0 ,\tmp53_reg_4088[7]_i_9_n_0 ,\tmp53_reg_4088[7]_i_10_n_0 }));
  FDRE \tmp53_reg_4088_reg[8] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp53_fu_2784_p2[8]),
        .Q(tmp53_reg_4088[8]),
        .R(1'b0));
  FDRE \tmp53_reg_4088_reg[9] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp53_fu_2784_p2[9]),
        .Q(tmp53_reg_4088[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[11]_i_10 
       (.I0(r_V_2_3_2_i_reg_3963_reg_n_97),
        .I1(r_V_2_4_4_i_reg_4013_reg_n_97),
        .O(\tmp57_reg_4068[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[11]_i_3 
       (.I0(tmp69_cast_fu_2703_p1[11]),
        .I1(r_V_2_3_3_i_reg_3973_reg_n_94),
        .O(\tmp57_reg_4068[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[11]_i_4 
       (.I0(tmp69_cast_fu_2703_p1[10]),
        .I1(r_V_2_3_3_i_reg_3973_reg_n_95),
        .O(\tmp57_reg_4068[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[11]_i_5 
       (.I0(tmp69_cast_fu_2703_p1[9]),
        .I1(r_V_2_3_3_i_reg_3973_reg_n_96),
        .O(\tmp57_reg_4068[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[11]_i_6 
       (.I0(tmp69_cast_fu_2703_p1[8]),
        .I1(r_V_2_3_3_i_reg_3973_reg_n_97),
        .O(\tmp57_reg_4068[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[11]_i_7 
       (.I0(r_V_2_3_2_i_reg_3963_reg_n_94),
        .I1(r_V_2_4_4_i_reg_4013_reg_n_94),
        .O(\tmp57_reg_4068[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[11]_i_8 
       (.I0(r_V_2_3_2_i_reg_3963_reg_n_95),
        .I1(r_V_2_4_4_i_reg_4013_reg_n_95),
        .O(\tmp57_reg_4068[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[11]_i_9 
       (.I0(r_V_2_3_2_i_reg_3963_reg_n_96),
        .I1(r_V_2_4_4_i_reg_4013_reg_n_96),
        .O(\tmp57_reg_4068[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[15]_i_10 
       (.I0(r_V_2_3_2_i_reg_3963_reg_n_92),
        .I1(r_V_2_4_4_i_reg_4013_reg_n_92),
        .O(\tmp57_reg_4068[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[15]_i_11 
       (.I0(r_V_2_3_2_i_reg_3963_reg_n_93),
        .I1(r_V_2_4_4_i_reg_4013_reg_n_93),
        .O(\tmp57_reg_4068[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[15]_i_3 
       (.I0(r_V_2_3_3_i_reg_3973_reg_n_90),
        .I1(tmp69_cast_fu_2703_p1[15]),
        .O(\tmp57_reg_4068[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[15]_i_4 
       (.I0(tmp69_cast_fu_2703_p1[14]),
        .I1(r_V_2_3_3_i_reg_3973_reg_n_91),
        .O(\tmp57_reg_4068[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[15]_i_5 
       (.I0(tmp69_cast_fu_2703_p1[13]),
        .I1(r_V_2_3_3_i_reg_3973_reg_n_92),
        .O(\tmp57_reg_4068[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[15]_i_6 
       (.I0(tmp69_cast_fu_2703_p1[12]),
        .I1(r_V_2_3_3_i_reg_3973_reg_n_93),
        .O(\tmp57_reg_4068[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp57_reg_4068[15]_i_7 
       (.I0(r_V_2_3_2_i_reg_3963_reg_n_90),
        .O(\tmp57_reg_4068[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[15]_i_8 
       (.I0(r_V_2_3_2_i_reg_3963_reg_n_90),
        .I1(r_V_2_4_4_i_reg_4013_reg_n_90),
        .O(\tmp57_reg_4068[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[15]_i_9 
       (.I0(r_V_2_3_2_i_reg_3963_reg_n_91),
        .I1(r_V_2_4_4_i_reg_4013_reg_n_91),
        .O(\tmp57_reg_4068[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp57_reg_4068[17]_i_3 
       (.I0(r_V_2_3_3_i_reg_3973_reg_n_90),
        .I1(\tmp57_reg_4068_reg[17]_i_2_n_3 ),
        .O(\tmp57_reg_4068[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[3]_i_10 
       (.I0(r_V_2_3_2_i_reg_3963_reg_n_105),
        .I1(r_V_2_4_4_i_reg_4013_reg_n_105),
        .O(\tmp57_reg_4068[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[3]_i_3 
       (.I0(tmp69_cast_fu_2703_p1[3]),
        .I1(r_V_2_3_3_i_reg_3973_reg_n_102),
        .O(\tmp57_reg_4068[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[3]_i_4 
       (.I0(tmp69_cast_fu_2703_p1[2]),
        .I1(r_V_2_3_3_i_reg_3973_reg_n_103),
        .O(\tmp57_reg_4068[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[3]_i_5 
       (.I0(tmp69_cast_fu_2703_p1[1]),
        .I1(r_V_2_3_3_i_reg_3973_reg_n_104),
        .O(\tmp57_reg_4068[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[3]_i_6 
       (.I0(tmp69_cast_fu_2703_p1[0]),
        .I1(r_V_2_3_3_i_reg_3973_reg_n_105),
        .O(\tmp57_reg_4068[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[3]_i_7 
       (.I0(r_V_2_3_2_i_reg_3963_reg_n_102),
        .I1(r_V_2_4_4_i_reg_4013_reg_n_102),
        .O(\tmp57_reg_4068[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[3]_i_8 
       (.I0(r_V_2_3_2_i_reg_3963_reg_n_103),
        .I1(r_V_2_4_4_i_reg_4013_reg_n_103),
        .O(\tmp57_reg_4068[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[3]_i_9 
       (.I0(r_V_2_3_2_i_reg_3963_reg_n_104),
        .I1(r_V_2_4_4_i_reg_4013_reg_n_104),
        .O(\tmp57_reg_4068[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[7]_i_10 
       (.I0(r_V_2_3_2_i_reg_3963_reg_n_101),
        .I1(r_V_2_4_4_i_reg_4013_reg_n_101),
        .O(\tmp57_reg_4068[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[7]_i_3 
       (.I0(tmp69_cast_fu_2703_p1[7]),
        .I1(r_V_2_3_3_i_reg_3973_reg_n_98),
        .O(\tmp57_reg_4068[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[7]_i_4 
       (.I0(tmp69_cast_fu_2703_p1[6]),
        .I1(r_V_2_3_3_i_reg_3973_reg_n_99),
        .O(\tmp57_reg_4068[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[7]_i_5 
       (.I0(tmp69_cast_fu_2703_p1[5]),
        .I1(r_V_2_3_3_i_reg_3973_reg_n_100),
        .O(\tmp57_reg_4068[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[7]_i_6 
       (.I0(tmp69_cast_fu_2703_p1[4]),
        .I1(r_V_2_3_3_i_reg_3973_reg_n_101),
        .O(\tmp57_reg_4068[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[7]_i_7 
       (.I0(r_V_2_3_2_i_reg_3963_reg_n_98),
        .I1(r_V_2_4_4_i_reg_4013_reg_n_98),
        .O(\tmp57_reg_4068[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[7]_i_8 
       (.I0(r_V_2_3_2_i_reg_3963_reg_n_99),
        .I1(r_V_2_4_4_i_reg_4013_reg_n_99),
        .O(\tmp57_reg_4068[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp57_reg_4068[7]_i_9 
       (.I0(r_V_2_3_2_i_reg_3963_reg_n_100),
        .I1(r_V_2_4_4_i_reg_4013_reg_n_100),
        .O(\tmp57_reg_4068[7]_i_9_n_0 ));
  FDRE \tmp57_reg_4068_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp57_fu_2707_p2[0]),
        .Q(tmp57_reg_4068[0]),
        .R(1'b0));
  FDRE \tmp57_reg_4068_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp57_fu_2707_p2[10]),
        .Q(tmp57_reg_4068[10]),
        .R(1'b0));
  FDRE \tmp57_reg_4068_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp57_fu_2707_p2[11]),
        .Q(tmp57_reg_4068[11]),
        .R(1'b0));
  CARRY4 \tmp57_reg_4068_reg[11]_i_1 
       (.CI(\tmp57_reg_4068_reg[7]_i_1_n_0 ),
        .CO({\tmp57_reg_4068_reg[11]_i_1_n_0 ,\tmp57_reg_4068_reg[11]_i_1_n_1 ,\tmp57_reg_4068_reg[11]_i_1_n_2 ,\tmp57_reg_4068_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp69_cast_fu_2703_p1[11:8]),
        .O(tmp57_fu_2707_p2[11:8]),
        .S({\tmp57_reg_4068[11]_i_3_n_0 ,\tmp57_reg_4068[11]_i_4_n_0 ,\tmp57_reg_4068[11]_i_5_n_0 ,\tmp57_reg_4068[11]_i_6_n_0 }));
  CARRY4 \tmp57_reg_4068_reg[11]_i_2 
       (.CI(\tmp57_reg_4068_reg[7]_i_2_n_0 ),
        .CO({\tmp57_reg_4068_reg[11]_i_2_n_0 ,\tmp57_reg_4068_reg[11]_i_2_n_1 ,\tmp57_reg_4068_reg[11]_i_2_n_2 ,\tmp57_reg_4068_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({r_V_2_3_2_i_reg_3963_reg_n_94,r_V_2_3_2_i_reg_3963_reg_n_95,r_V_2_3_2_i_reg_3963_reg_n_96,r_V_2_3_2_i_reg_3963_reg_n_97}),
        .O(tmp69_cast_fu_2703_p1[11:8]),
        .S({\tmp57_reg_4068[11]_i_7_n_0 ,\tmp57_reg_4068[11]_i_8_n_0 ,\tmp57_reg_4068[11]_i_9_n_0 ,\tmp57_reg_4068[11]_i_10_n_0 }));
  FDRE \tmp57_reg_4068_reg[12] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp57_fu_2707_p2[12]),
        .Q(tmp57_reg_4068[12]),
        .R(1'b0));
  FDRE \tmp57_reg_4068_reg[13] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp57_fu_2707_p2[13]),
        .Q(tmp57_reg_4068[13]),
        .R(1'b0));
  FDRE \tmp57_reg_4068_reg[14] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp57_fu_2707_p2[14]),
        .Q(tmp57_reg_4068[14]),
        .R(1'b0));
  FDRE \tmp57_reg_4068_reg[15] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp57_fu_2707_p2[15]),
        .Q(tmp57_reg_4068[15]),
        .R(1'b0));
  CARRY4 \tmp57_reg_4068_reg[15]_i_1 
       (.CI(\tmp57_reg_4068_reg[11]_i_1_n_0 ),
        .CO({\tmp57_reg_4068_reg[15]_i_1_n_0 ,\tmp57_reg_4068_reg[15]_i_1_n_1 ,\tmp57_reg_4068_reg[15]_i_1_n_2 ,\tmp57_reg_4068_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({r_V_2_3_3_i_reg_3973_reg_n_90,tmp69_cast_fu_2703_p1[14:12]}),
        .O(tmp57_fu_2707_p2[15:12]),
        .S({\tmp57_reg_4068[15]_i_3_n_0 ,\tmp57_reg_4068[15]_i_4_n_0 ,\tmp57_reg_4068[15]_i_5_n_0 ,\tmp57_reg_4068[15]_i_6_n_0 }));
  CARRY4 \tmp57_reg_4068_reg[15]_i_2 
       (.CI(\tmp57_reg_4068_reg[11]_i_2_n_0 ),
        .CO({\tmp57_reg_4068_reg[15]_i_2_n_0 ,\tmp57_reg_4068_reg[15]_i_2_n_1 ,\tmp57_reg_4068_reg[15]_i_2_n_2 ,\tmp57_reg_4068_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp57_reg_4068[15]_i_7_n_0 ,r_V_2_3_2_i_reg_3963_reg_n_91,r_V_2_3_2_i_reg_3963_reg_n_92,r_V_2_3_2_i_reg_3963_reg_n_93}),
        .O(tmp69_cast_fu_2703_p1[15:12]),
        .S({\tmp57_reg_4068[15]_i_8_n_0 ,\tmp57_reg_4068[15]_i_9_n_0 ,\tmp57_reg_4068[15]_i_10_n_0 ,\tmp57_reg_4068[15]_i_11_n_0 }));
  FDRE \tmp57_reg_4068_reg[16] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp57_fu_2707_p2[16]),
        .Q(tmp57_reg_4068[16]),
        .R(1'b0));
  FDRE \tmp57_reg_4068_reg[17] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp57_fu_2707_p2[17]),
        .Q(tmp57_reg_4068[17]),
        .R(1'b0));
  CARRY4 \tmp57_reg_4068_reg[17]_i_1 
       (.CI(\tmp57_reg_4068_reg[15]_i_1_n_0 ),
        .CO({\NLW_tmp57_reg_4068_reg[17]_i_1_CO_UNCONNECTED [3:1],\tmp57_reg_4068_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp57_reg_4068_reg[17]_i_2_n_3 }),
        .O({\NLW_tmp57_reg_4068_reg[17]_i_1_O_UNCONNECTED [3:2],tmp57_fu_2707_p2[17:16]}),
        .S({1'b0,1'b0,1'b1,\tmp57_reg_4068[17]_i_3_n_0 }));
  CARRY4 \tmp57_reg_4068_reg[17]_i_2 
       (.CI(\tmp57_reg_4068_reg[15]_i_2_n_0 ),
        .CO({\NLW_tmp57_reg_4068_reg[17]_i_2_CO_UNCONNECTED [3:1],\tmp57_reg_4068_reg[17]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp57_reg_4068_reg[17]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp57_reg_4068_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp57_fu_2707_p2[1]),
        .Q(tmp57_reg_4068[1]),
        .R(1'b0));
  FDRE \tmp57_reg_4068_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp57_fu_2707_p2[2]),
        .Q(tmp57_reg_4068[2]),
        .R(1'b0));
  FDRE \tmp57_reg_4068_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp57_fu_2707_p2[3]),
        .Q(tmp57_reg_4068[3]),
        .R(1'b0));
  CARRY4 \tmp57_reg_4068_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp57_reg_4068_reg[3]_i_1_n_0 ,\tmp57_reg_4068_reg[3]_i_1_n_1 ,\tmp57_reg_4068_reg[3]_i_1_n_2 ,\tmp57_reg_4068_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp69_cast_fu_2703_p1[3:0]),
        .O(tmp57_fu_2707_p2[3:0]),
        .S({\tmp57_reg_4068[3]_i_3_n_0 ,\tmp57_reg_4068[3]_i_4_n_0 ,\tmp57_reg_4068[3]_i_5_n_0 ,\tmp57_reg_4068[3]_i_6_n_0 }));
  CARRY4 \tmp57_reg_4068_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\tmp57_reg_4068_reg[3]_i_2_n_0 ,\tmp57_reg_4068_reg[3]_i_2_n_1 ,\tmp57_reg_4068_reg[3]_i_2_n_2 ,\tmp57_reg_4068_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({r_V_2_3_2_i_reg_3963_reg_n_102,r_V_2_3_2_i_reg_3963_reg_n_103,r_V_2_3_2_i_reg_3963_reg_n_104,r_V_2_3_2_i_reg_3963_reg_n_105}),
        .O(tmp69_cast_fu_2703_p1[3:0]),
        .S({\tmp57_reg_4068[3]_i_7_n_0 ,\tmp57_reg_4068[3]_i_8_n_0 ,\tmp57_reg_4068[3]_i_9_n_0 ,\tmp57_reg_4068[3]_i_10_n_0 }));
  FDRE \tmp57_reg_4068_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp57_fu_2707_p2[4]),
        .Q(tmp57_reg_4068[4]),
        .R(1'b0));
  FDRE \tmp57_reg_4068_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp57_fu_2707_p2[5]),
        .Q(tmp57_reg_4068[5]),
        .R(1'b0));
  FDRE \tmp57_reg_4068_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp57_fu_2707_p2[6]),
        .Q(tmp57_reg_4068[6]),
        .R(1'b0));
  FDRE \tmp57_reg_4068_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp57_fu_2707_p2[7]),
        .Q(tmp57_reg_4068[7]),
        .R(1'b0));
  CARRY4 \tmp57_reg_4068_reg[7]_i_1 
       (.CI(\tmp57_reg_4068_reg[3]_i_1_n_0 ),
        .CO({\tmp57_reg_4068_reg[7]_i_1_n_0 ,\tmp57_reg_4068_reg[7]_i_1_n_1 ,\tmp57_reg_4068_reg[7]_i_1_n_2 ,\tmp57_reg_4068_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp69_cast_fu_2703_p1[7:4]),
        .O(tmp57_fu_2707_p2[7:4]),
        .S({\tmp57_reg_4068[7]_i_3_n_0 ,\tmp57_reg_4068[7]_i_4_n_0 ,\tmp57_reg_4068[7]_i_5_n_0 ,\tmp57_reg_4068[7]_i_6_n_0 }));
  CARRY4 \tmp57_reg_4068_reg[7]_i_2 
       (.CI(\tmp57_reg_4068_reg[3]_i_2_n_0 ),
        .CO({\tmp57_reg_4068_reg[7]_i_2_n_0 ,\tmp57_reg_4068_reg[7]_i_2_n_1 ,\tmp57_reg_4068_reg[7]_i_2_n_2 ,\tmp57_reg_4068_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({r_V_2_3_2_i_reg_3963_reg_n_98,r_V_2_3_2_i_reg_3963_reg_n_99,r_V_2_3_2_i_reg_3963_reg_n_100,r_V_2_3_2_i_reg_3963_reg_n_101}),
        .O(tmp69_cast_fu_2703_p1[7:4]),
        .S({\tmp57_reg_4068[7]_i_7_n_0 ,\tmp57_reg_4068[7]_i_8_n_0 ,\tmp57_reg_4068[7]_i_9_n_0 ,\tmp57_reg_4068[7]_i_10_n_0 }));
  FDRE \tmp57_reg_4068_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp57_fu_2707_p2[8]),
        .Q(tmp57_reg_4068[8]),
        .R(1'b0));
  FDRE \tmp57_reg_4068_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp57_fu_2707_p2[9]),
        .Q(tmp57_reg_4068[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[11]_i_10 
       (.I0(ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg__0[8]),
        .I1(r_V_2_3_1_i_reg_4038_reg_n_97),
        .O(\tmp58_reg_4093[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[11]_i_2 
       (.I0(tmp57_reg_4068[11]),
        .I1(tmp67_cast_fu_2796_p1[11]),
        .O(\tmp58_reg_4093[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[11]_i_3 
       (.I0(tmp57_reg_4068[10]),
        .I1(tmp67_cast_fu_2796_p1[10]),
        .O(\tmp58_reg_4093[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[11]_i_4 
       (.I0(tmp57_reg_4068[9]),
        .I1(tmp67_cast_fu_2796_p1[9]),
        .O(\tmp58_reg_4093[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[11]_i_5 
       (.I0(tmp57_reg_4068[8]),
        .I1(tmp67_cast_fu_2796_p1[8]),
        .O(\tmp58_reg_4093[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[11]_i_7 
       (.I0(ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg__0[11]),
        .I1(r_V_2_3_1_i_reg_4038_reg_n_94),
        .O(\tmp58_reg_4093[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[11]_i_8 
       (.I0(ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg__0[10]),
        .I1(r_V_2_3_1_i_reg_4038_reg_n_95),
        .O(\tmp58_reg_4093[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[11]_i_9 
       (.I0(ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg__0[9]),
        .I1(r_V_2_3_1_i_reg_4038_reg_n_96),
        .O(\tmp58_reg_4093[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[15]_i_2 
       (.I0(tmp57_reg_4068[15]),
        .I1(tmp67_cast_fu_2796_p1[15]),
        .O(\tmp58_reg_4093[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[15]_i_3 
       (.I0(tmp57_reg_4068[14]),
        .I1(tmp67_cast_fu_2796_p1[14]),
        .O(\tmp58_reg_4093[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[15]_i_4 
       (.I0(tmp57_reg_4068[13]),
        .I1(tmp67_cast_fu_2796_p1[13]),
        .O(\tmp58_reg_4093[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[15]_i_5 
       (.I0(tmp57_reg_4068[12]),
        .I1(tmp67_cast_fu_2796_p1[12]),
        .O(\tmp58_reg_4093[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[18]_i_10 
       (.I0(ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg__0[12]),
        .I1(r_V_2_3_1_i_reg_4038_reg_n_93),
        .O(\tmp58_reg_4093[18]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp58_reg_4093[18]_i_3 
       (.I0(\tmp58_reg_4093_reg[18]_i_2_n_3 ),
        .I1(tmp57_reg_4068[17]),
        .O(\tmp58_reg_4093[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp58_reg_4093[18]_i_4 
       (.I0(\tmp58_reg_4093_reg[18]_i_2_n_3 ),
        .I1(tmp57_reg_4068[16]),
        .O(\tmp58_reg_4093[18]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp58_reg_4093[18]_i_6 
       (.I0(ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg__0[15]),
        .O(\tmp58_reg_4093[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[18]_i_7 
       (.I0(ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg__0[15]),
        .I1(r_V_2_3_1_i_reg_4038_reg_n_90),
        .O(\tmp58_reg_4093[18]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[18]_i_8 
       (.I0(ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg__0[14]),
        .I1(r_V_2_3_1_i_reg_4038_reg_n_91),
        .O(\tmp58_reg_4093[18]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[18]_i_9 
       (.I0(ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg__0[13]),
        .I1(r_V_2_3_1_i_reg_4038_reg_n_92),
        .O(\tmp58_reg_4093[18]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[3]_i_10 
       (.I0(ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg__0[0]),
        .I1(r_V_2_3_1_i_reg_4038_reg_n_105),
        .O(\tmp58_reg_4093[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[3]_i_2 
       (.I0(tmp57_reg_4068[3]),
        .I1(tmp67_cast_fu_2796_p1[3]),
        .O(\tmp58_reg_4093[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[3]_i_3 
       (.I0(tmp57_reg_4068[2]),
        .I1(tmp67_cast_fu_2796_p1[2]),
        .O(\tmp58_reg_4093[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[3]_i_4 
       (.I0(tmp57_reg_4068[1]),
        .I1(tmp67_cast_fu_2796_p1[1]),
        .O(\tmp58_reg_4093[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[3]_i_5 
       (.I0(tmp57_reg_4068[0]),
        .I1(tmp67_cast_fu_2796_p1[0]),
        .O(\tmp58_reg_4093[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[3]_i_7 
       (.I0(ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg__0[3]),
        .I1(r_V_2_3_1_i_reg_4038_reg_n_102),
        .O(\tmp58_reg_4093[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[3]_i_8 
       (.I0(ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg__0[2]),
        .I1(r_V_2_3_1_i_reg_4038_reg_n_103),
        .O(\tmp58_reg_4093[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[3]_i_9 
       (.I0(ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg__0[1]),
        .I1(r_V_2_3_1_i_reg_4038_reg_n_104),
        .O(\tmp58_reg_4093[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[7]_i_10 
       (.I0(ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg__0[4]),
        .I1(r_V_2_3_1_i_reg_4038_reg_n_101),
        .O(\tmp58_reg_4093[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[7]_i_2 
       (.I0(tmp57_reg_4068[7]),
        .I1(tmp67_cast_fu_2796_p1[7]),
        .O(\tmp58_reg_4093[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[7]_i_3 
       (.I0(tmp57_reg_4068[6]),
        .I1(tmp67_cast_fu_2796_p1[6]),
        .O(\tmp58_reg_4093[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[7]_i_4 
       (.I0(tmp57_reg_4068[5]),
        .I1(tmp67_cast_fu_2796_p1[5]),
        .O(\tmp58_reg_4093[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[7]_i_5 
       (.I0(tmp57_reg_4068[4]),
        .I1(tmp67_cast_fu_2796_p1[4]),
        .O(\tmp58_reg_4093[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[7]_i_7 
       (.I0(ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg__0[7]),
        .I1(r_V_2_3_1_i_reg_4038_reg_n_98),
        .O(\tmp58_reg_4093[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[7]_i_8 
       (.I0(ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg__0[6]),
        .I1(r_V_2_3_1_i_reg_4038_reg_n_99),
        .O(\tmp58_reg_4093[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp58_reg_4093[7]_i_9 
       (.I0(ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg__0[5]),
        .I1(r_V_2_3_1_i_reg_4038_reg_n_100),
        .O(\tmp58_reg_4093[7]_i_9_n_0 ));
  FDRE \tmp58_reg_4093_reg[0] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp58_fu_2803_p2[0]),
        .Q(tmp58_reg_4093[0]),
        .R(1'b0));
  FDRE \tmp58_reg_4093_reg[10] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp58_fu_2803_p2[10]),
        .Q(tmp58_reg_4093[10]),
        .R(1'b0));
  FDRE \tmp58_reg_4093_reg[11] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp58_fu_2803_p2[11]),
        .Q(tmp58_reg_4093[11]),
        .R(1'b0));
  CARRY4 \tmp58_reg_4093_reg[11]_i_1 
       (.CI(\tmp58_reg_4093_reg[7]_i_1_n_0 ),
        .CO({\tmp58_reg_4093_reg[11]_i_1_n_0 ,\tmp58_reg_4093_reg[11]_i_1_n_1 ,\tmp58_reg_4093_reg[11]_i_1_n_2 ,\tmp58_reg_4093_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp57_reg_4068[11:8]),
        .O(tmp58_fu_2803_p2[11:8]),
        .S({\tmp58_reg_4093[11]_i_2_n_0 ,\tmp58_reg_4093[11]_i_3_n_0 ,\tmp58_reg_4093[11]_i_4_n_0 ,\tmp58_reg_4093[11]_i_5_n_0 }));
  CARRY4 \tmp58_reg_4093_reg[11]_i_6 
       (.CI(\tmp58_reg_4093_reg[7]_i_6_n_0 ),
        .CO({\tmp58_reg_4093_reg[11]_i_6_n_0 ,\tmp58_reg_4093_reg[11]_i_6_n_1 ,\tmp58_reg_4093_reg[11]_i_6_n_2 ,\tmp58_reg_4093_reg[11]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg__0[11:8]),
        .O(tmp67_cast_fu_2796_p1[11:8]),
        .S({\tmp58_reg_4093[11]_i_7_n_0 ,\tmp58_reg_4093[11]_i_8_n_0 ,\tmp58_reg_4093[11]_i_9_n_0 ,\tmp58_reg_4093[11]_i_10_n_0 }));
  FDRE \tmp58_reg_4093_reg[12] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp58_fu_2803_p2[12]),
        .Q(tmp58_reg_4093[12]),
        .R(1'b0));
  FDRE \tmp58_reg_4093_reg[13] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp58_fu_2803_p2[13]),
        .Q(tmp58_reg_4093[13]),
        .R(1'b0));
  FDRE \tmp58_reg_4093_reg[14] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp58_fu_2803_p2[14]),
        .Q(tmp58_reg_4093[14]),
        .R(1'b0));
  FDRE \tmp58_reg_4093_reg[15] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp58_fu_2803_p2[15]),
        .Q(tmp58_reg_4093[15]),
        .R(1'b0));
  CARRY4 \tmp58_reg_4093_reg[15]_i_1 
       (.CI(\tmp58_reg_4093_reg[11]_i_1_n_0 ),
        .CO({\tmp58_reg_4093_reg[15]_i_1_n_0 ,\tmp58_reg_4093_reg[15]_i_1_n_1 ,\tmp58_reg_4093_reg[15]_i_1_n_2 ,\tmp58_reg_4093_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp57_reg_4068[15:12]),
        .O(tmp58_fu_2803_p2[15:12]),
        .S({\tmp58_reg_4093[15]_i_2_n_0 ,\tmp58_reg_4093[15]_i_3_n_0 ,\tmp58_reg_4093[15]_i_4_n_0 ,\tmp58_reg_4093[15]_i_5_n_0 }));
  FDRE \tmp58_reg_4093_reg[16] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp58_fu_2803_p2[16]),
        .Q(tmp58_reg_4093[16]),
        .R(1'b0));
  FDRE \tmp58_reg_4093_reg[17] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp58_fu_2803_p2[17]),
        .Q(tmp58_reg_4093[17]),
        .R(1'b0));
  FDRE \tmp58_reg_4093_reg[18] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp58_fu_2803_p2[18]),
        .Q(tmp58_reg_4093[18]),
        .R(1'b0));
  CARRY4 \tmp58_reg_4093_reg[18]_i_1 
       (.CI(\tmp58_reg_4093_reg[15]_i_1_n_0 ),
        .CO({\NLW_tmp58_reg_4093_reg[18]_i_1_CO_UNCONNECTED [3:2],\tmp58_reg_4093_reg[18]_i_1_n_2 ,\tmp58_reg_4093_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp58_reg_4093_reg[18]_i_2_n_3 ,tmp57_reg_4068[16]}),
        .O({\NLW_tmp58_reg_4093_reg[18]_i_1_O_UNCONNECTED [3],tmp58_fu_2803_p2[18:16]}),
        .S({1'b0,1'b1,\tmp58_reg_4093[18]_i_3_n_0 ,\tmp58_reg_4093[18]_i_4_n_0 }));
  CARRY4 \tmp58_reg_4093_reg[18]_i_2 
       (.CI(\tmp58_reg_4093_reg[18]_i_5_n_0 ),
        .CO({\NLW_tmp58_reg_4093_reg[18]_i_2_CO_UNCONNECTED [3:1],\tmp58_reg_4093_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp58_reg_4093_reg[18]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \tmp58_reg_4093_reg[18]_i_5 
       (.CI(\tmp58_reg_4093_reg[11]_i_6_n_0 ),
        .CO({\tmp58_reg_4093_reg[18]_i_5_n_0 ,\tmp58_reg_4093_reg[18]_i_5_n_1 ,\tmp58_reg_4093_reg[18]_i_5_n_2 ,\tmp58_reg_4093_reg[18]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp58_reg_4093[18]_i_6_n_0 ,ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg__0[14:12]}),
        .O(tmp67_cast_fu_2796_p1[15:12]),
        .S({\tmp58_reg_4093[18]_i_7_n_0 ,\tmp58_reg_4093[18]_i_8_n_0 ,\tmp58_reg_4093[18]_i_9_n_0 ,\tmp58_reg_4093[18]_i_10_n_0 }));
  FDRE \tmp58_reg_4093_reg[1] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp58_fu_2803_p2[1]),
        .Q(tmp58_reg_4093[1]),
        .R(1'b0));
  FDRE \tmp58_reg_4093_reg[2] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp58_fu_2803_p2[2]),
        .Q(tmp58_reg_4093[2]),
        .R(1'b0));
  FDRE \tmp58_reg_4093_reg[3] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp58_fu_2803_p2[3]),
        .Q(tmp58_reg_4093[3]),
        .R(1'b0));
  CARRY4 \tmp58_reg_4093_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp58_reg_4093_reg[3]_i_1_n_0 ,\tmp58_reg_4093_reg[3]_i_1_n_1 ,\tmp58_reg_4093_reg[3]_i_1_n_2 ,\tmp58_reg_4093_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp57_reg_4068[3:0]),
        .O(tmp58_fu_2803_p2[3:0]),
        .S({\tmp58_reg_4093[3]_i_2_n_0 ,\tmp58_reg_4093[3]_i_3_n_0 ,\tmp58_reg_4093[3]_i_4_n_0 ,\tmp58_reg_4093[3]_i_5_n_0 }));
  CARRY4 \tmp58_reg_4093_reg[3]_i_6 
       (.CI(1'b0),
        .CO({\tmp58_reg_4093_reg[3]_i_6_n_0 ,\tmp58_reg_4093_reg[3]_i_6_n_1 ,\tmp58_reg_4093_reg[3]_i_6_n_2 ,\tmp58_reg_4093_reg[3]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg__0[3:0]),
        .O(tmp67_cast_fu_2796_p1[3:0]),
        .S({\tmp58_reg_4093[3]_i_7_n_0 ,\tmp58_reg_4093[3]_i_8_n_0 ,\tmp58_reg_4093[3]_i_9_n_0 ,\tmp58_reg_4093[3]_i_10_n_0 }));
  FDRE \tmp58_reg_4093_reg[4] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp58_fu_2803_p2[4]),
        .Q(tmp58_reg_4093[4]),
        .R(1'b0));
  FDRE \tmp58_reg_4093_reg[5] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp58_fu_2803_p2[5]),
        .Q(tmp58_reg_4093[5]),
        .R(1'b0));
  FDRE \tmp58_reg_4093_reg[6] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp58_fu_2803_p2[6]),
        .Q(tmp58_reg_4093[6]),
        .R(1'b0));
  FDRE \tmp58_reg_4093_reg[7] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp58_fu_2803_p2[7]),
        .Q(tmp58_reg_4093[7]),
        .R(1'b0));
  CARRY4 \tmp58_reg_4093_reg[7]_i_1 
       (.CI(\tmp58_reg_4093_reg[3]_i_1_n_0 ),
        .CO({\tmp58_reg_4093_reg[7]_i_1_n_0 ,\tmp58_reg_4093_reg[7]_i_1_n_1 ,\tmp58_reg_4093_reg[7]_i_1_n_2 ,\tmp58_reg_4093_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp57_reg_4068[7:4]),
        .O(tmp58_fu_2803_p2[7:4]),
        .S({\tmp58_reg_4093[7]_i_2_n_0 ,\tmp58_reg_4093[7]_i_3_n_0 ,\tmp58_reg_4093[7]_i_4_n_0 ,\tmp58_reg_4093[7]_i_5_n_0 }));
  CARRY4 \tmp58_reg_4093_reg[7]_i_6 
       (.CI(\tmp58_reg_4093_reg[3]_i_6_n_0 ),
        .CO({\tmp58_reg_4093_reg[7]_i_6_n_0 ,\tmp58_reg_4093_reg[7]_i_6_n_1 ,\tmp58_reg_4093_reg[7]_i_6_n_2 ,\tmp58_reg_4093_reg[7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg__0[7:4]),
        .O(tmp67_cast_fu_2796_p1[7:4]),
        .S({\tmp58_reg_4093[7]_i_7_n_0 ,\tmp58_reg_4093[7]_i_8_n_0 ,\tmp58_reg_4093[7]_i_9_n_0 ,\tmp58_reg_4093[7]_i_10_n_0 }));
  FDRE \tmp58_reg_4093_reg[8] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp58_fu_2803_p2[8]),
        .Q(tmp58_reg_4093[8]),
        .R(1'b0));
  FDRE \tmp58_reg_4093_reg[9] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp58_fu_2803_p2[9]),
        .Q(tmp58_reg_4093[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp59_reg_4098[3]_i_2 
       (.I0(ap_reg_pp0_iter9_tmp_75_reg_3958[2]),
        .I1(tmp_76_reg_4043_reg_n_103),
        .I2(tmp_40_reg_4028[2]),
        .O(\tmp59_reg_4098[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp59_reg_4098[3]_i_3 
       (.I0(ap_reg_pp0_iter9_tmp_75_reg_3958[1]),
        .I1(tmp_76_reg_4043_reg_n_104),
        .I2(tmp_40_reg_4028[1]),
        .O(\tmp59_reg_4098[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp59_reg_4098[3]_i_4 
       (.I0(ap_reg_pp0_iter9_tmp_75_reg_3958[0]),
        .I1(tmp_76_reg_4043_reg_n_105),
        .I2(tmp_40_reg_4028[0]),
        .O(\tmp59_reg_4098[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp59_reg_4098[3]_i_5 
       (.I0(ap_reg_pp0_iter9_tmp_75_reg_3958[3]),
        .I1(tmp_76_reg_4043_reg_n_102),
        .I2(tmp_40_reg_4028[3]),
        .I3(\tmp59_reg_4098[3]_i_2_n_0 ),
        .O(\tmp59_reg_4098[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp59_reg_4098[3]_i_6 
       (.I0(ap_reg_pp0_iter9_tmp_75_reg_3958[2]),
        .I1(tmp_76_reg_4043_reg_n_103),
        .I2(tmp_40_reg_4028[2]),
        .I3(\tmp59_reg_4098[3]_i_3_n_0 ),
        .O(\tmp59_reg_4098[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp59_reg_4098[3]_i_7 
       (.I0(ap_reg_pp0_iter9_tmp_75_reg_3958[1]),
        .I1(tmp_76_reg_4043_reg_n_104),
        .I2(tmp_40_reg_4028[1]),
        .I3(\tmp59_reg_4098[3]_i_4_n_0 ),
        .O(\tmp59_reg_4098[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp59_reg_4098[3]_i_8 
       (.I0(ap_reg_pp0_iter9_tmp_75_reg_3958[0]),
        .I1(tmp_76_reg_4043_reg_n_105),
        .I2(tmp_40_reg_4028[0]),
        .O(\tmp59_reg_4098[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp59_reg_4098[7]_i_2 
       (.I0(ap_reg_pp0_iter9_tmp_75_reg_3958[5]),
        .I1(tmp_76_reg_4043_reg_n_100),
        .I2(tmp_40_reg_4028[5]),
        .O(\tmp59_reg_4098[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp59_reg_4098[7]_i_3 
       (.I0(ap_reg_pp0_iter9_tmp_75_reg_3958[4]),
        .I1(tmp_76_reg_4043_reg_n_101),
        .I2(tmp_40_reg_4028[4]),
        .O(\tmp59_reg_4098[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp59_reg_4098[7]_i_4 
       (.I0(ap_reg_pp0_iter9_tmp_75_reg_3958[3]),
        .I1(tmp_76_reg_4043_reg_n_102),
        .I2(tmp_40_reg_4028[3]),
        .O(\tmp59_reg_4098[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp59_reg_4098[7]_i_5 
       (.I0(tmp_40_reg_4028[6]),
        .I1(tmp_76_reg_4043_reg_n_99),
        .I2(ap_reg_pp0_iter9_tmp_75_reg_3958[6]),
        .I3(tmp_76_reg_4043_reg_n_98),
        .I4(ap_reg_pp0_iter9_tmp_75_reg_3958[7]),
        .I5(tmp_40_reg_4028[7]),
        .O(\tmp59_reg_4098[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp59_reg_4098[7]_i_6 
       (.I0(\tmp59_reg_4098[7]_i_2_n_0 ),
        .I1(tmp_76_reg_4043_reg_n_99),
        .I2(ap_reg_pp0_iter9_tmp_75_reg_3958[6]),
        .I3(tmp_40_reg_4028[6]),
        .O(\tmp59_reg_4098[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp59_reg_4098[7]_i_7 
       (.I0(ap_reg_pp0_iter9_tmp_75_reg_3958[5]),
        .I1(tmp_76_reg_4043_reg_n_100),
        .I2(tmp_40_reg_4028[5]),
        .I3(\tmp59_reg_4098[7]_i_3_n_0 ),
        .O(\tmp59_reg_4098[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp59_reg_4098[7]_i_8 
       (.I0(ap_reg_pp0_iter9_tmp_75_reg_3958[4]),
        .I1(tmp_76_reg_4043_reg_n_101),
        .I2(tmp_40_reg_4028[4]),
        .I3(\tmp59_reg_4098[7]_i_4_n_0 ),
        .O(\tmp59_reg_4098[7]_i_8_n_0 ));
  FDRE \tmp59_reg_4098_reg[0] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp59_fu_2809_p2[0]),
        .Q(tmp59_reg_4098[0]),
        .R(1'b0));
  FDRE \tmp59_reg_4098_reg[1] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp59_fu_2809_p2[1]),
        .Q(tmp59_reg_4098[1]),
        .R(1'b0));
  FDRE \tmp59_reg_4098_reg[2] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp59_fu_2809_p2[2]),
        .Q(tmp59_reg_4098[2]),
        .R(1'b0));
  FDRE \tmp59_reg_4098_reg[3] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp59_fu_2809_p2[3]),
        .Q(tmp59_reg_4098[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp59_reg_4098_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp59_reg_4098_reg[3]_i_1_n_0 ,\tmp59_reg_4098_reg[3]_i_1_n_1 ,\tmp59_reg_4098_reg[3]_i_1_n_2 ,\tmp59_reg_4098_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp59_reg_4098[3]_i_2_n_0 ,\tmp59_reg_4098[3]_i_3_n_0 ,\tmp59_reg_4098[3]_i_4_n_0 ,1'b0}),
        .O(tmp59_fu_2809_p2[3:0]),
        .S({\tmp59_reg_4098[3]_i_5_n_0 ,\tmp59_reg_4098[3]_i_6_n_0 ,\tmp59_reg_4098[3]_i_7_n_0 ,\tmp59_reg_4098[3]_i_8_n_0 }));
  FDRE \tmp59_reg_4098_reg[4] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp59_fu_2809_p2[4]),
        .Q(tmp59_reg_4098[4]),
        .R(1'b0));
  FDRE \tmp59_reg_4098_reg[5] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp59_fu_2809_p2[5]),
        .Q(tmp59_reg_4098[5]),
        .R(1'b0));
  FDRE \tmp59_reg_4098_reg[6] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp59_fu_2809_p2[6]),
        .Q(tmp59_reg_4098[6]),
        .R(1'b0));
  FDRE \tmp59_reg_4098_reg[7] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp59_fu_2809_p2[7]),
        .Q(tmp59_reg_4098[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp59_reg_4098_reg[7]_i_1 
       (.CI(\tmp59_reg_4098_reg[3]_i_1_n_0 ),
        .CO({\NLW_tmp59_reg_4098_reg[7]_i_1_CO_UNCONNECTED [3],\tmp59_reg_4098_reg[7]_i_1_n_1 ,\tmp59_reg_4098_reg[7]_i_1_n_2 ,\tmp59_reg_4098_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp59_reg_4098[7]_i_2_n_0 ,\tmp59_reg_4098[7]_i_3_n_0 ,\tmp59_reg_4098[7]_i_4_n_0 }),
        .O(tmp59_fu_2809_p2[7:4]),
        .S({\tmp59_reg_4098[7]_i_5_n_0 ,\tmp59_reg_4098[7]_i_6_n_0 ,\tmp59_reg_4098[7]_i_7_n_0 ,\tmp59_reg_4098[7]_i_8_n_0 }));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp61_reg_4073[3]_i_2 
       (.I0(tmp_79_reg_3988_reg_n_103),
        .I1(tmp_77_reg_3968_reg_n_103),
        .I2(tmp_78_reg_3978_reg_n_103),
        .O(\tmp61_reg_4073[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp61_reg_4073[3]_i_3 
       (.I0(tmp_79_reg_3988_reg_n_104),
        .I1(tmp_77_reg_3968_reg_n_104),
        .I2(tmp_78_reg_3978_reg_n_104),
        .O(\tmp61_reg_4073[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp61_reg_4073[3]_i_4 
       (.I0(tmp_79_reg_3988_reg_n_105),
        .I1(tmp_77_reg_3968_reg_n_105),
        .I2(tmp_78_reg_3978_reg_n_105),
        .O(\tmp61_reg_4073[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp61_reg_4073[3]_i_5 
       (.I0(tmp_79_reg_3988_reg_n_102),
        .I1(tmp_77_reg_3968_reg_n_102),
        .I2(tmp_78_reg_3978_reg_n_102),
        .I3(\tmp61_reg_4073[3]_i_2_n_0 ),
        .O(\tmp61_reg_4073[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp61_reg_4073[3]_i_6 
       (.I0(tmp_79_reg_3988_reg_n_103),
        .I1(tmp_77_reg_3968_reg_n_103),
        .I2(tmp_78_reg_3978_reg_n_103),
        .I3(\tmp61_reg_4073[3]_i_3_n_0 ),
        .O(\tmp61_reg_4073[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp61_reg_4073[3]_i_7 
       (.I0(tmp_79_reg_3988_reg_n_104),
        .I1(tmp_77_reg_3968_reg_n_104),
        .I2(tmp_78_reg_3978_reg_n_104),
        .I3(\tmp61_reg_4073[3]_i_4_n_0 ),
        .O(\tmp61_reg_4073[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp61_reg_4073[3]_i_8 
       (.I0(tmp_79_reg_3988_reg_n_105),
        .I1(tmp_77_reg_3968_reg_n_105),
        .I2(tmp_78_reg_3978_reg_n_105),
        .O(\tmp61_reg_4073[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp61_reg_4073[7]_i_2 
       (.I0(tmp_79_reg_3988_reg_n_100),
        .I1(tmp_77_reg_3968_reg_n_100),
        .I2(tmp_78_reg_3978_reg_n_100),
        .O(\tmp61_reg_4073[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp61_reg_4073[7]_i_3 
       (.I0(tmp_79_reg_3988_reg_n_101),
        .I1(tmp_77_reg_3968_reg_n_101),
        .I2(tmp_78_reg_3978_reg_n_101),
        .O(\tmp61_reg_4073[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp61_reg_4073[7]_i_4 
       (.I0(tmp_79_reg_3988_reg_n_102),
        .I1(tmp_77_reg_3968_reg_n_102),
        .I2(tmp_78_reg_3978_reg_n_102),
        .O(\tmp61_reg_4073[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp61_reg_4073[7]_i_5 
       (.I0(tmp_78_reg_3978_reg_n_99),
        .I1(tmp_77_reg_3968_reg_n_99),
        .I2(tmp_79_reg_3988_reg_n_99),
        .I3(tmp_77_reg_3968_reg_n_98),
        .I4(tmp_79_reg_3988_reg_n_98),
        .I5(tmp_78_reg_3978_reg_n_98),
        .O(\tmp61_reg_4073[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp61_reg_4073[7]_i_6 
       (.I0(\tmp61_reg_4073[7]_i_2_n_0 ),
        .I1(tmp_77_reg_3968_reg_n_99),
        .I2(tmp_79_reg_3988_reg_n_99),
        .I3(tmp_78_reg_3978_reg_n_99),
        .O(\tmp61_reg_4073[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp61_reg_4073[7]_i_7 
       (.I0(tmp_79_reg_3988_reg_n_100),
        .I1(tmp_77_reg_3968_reg_n_100),
        .I2(tmp_78_reg_3978_reg_n_100),
        .I3(\tmp61_reg_4073[7]_i_3_n_0 ),
        .O(\tmp61_reg_4073[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp61_reg_4073[7]_i_8 
       (.I0(tmp_79_reg_3988_reg_n_101),
        .I1(tmp_77_reg_3968_reg_n_101),
        .I2(tmp_78_reg_3978_reg_n_101),
        .I3(\tmp61_reg_4073[7]_i_4_n_0 ),
        .O(\tmp61_reg_4073[7]_i_8_n_0 ));
  FDRE \tmp61_reg_4073_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp61_fu_2717_p2[0]),
        .Q(tmp61_reg_4073[0]),
        .R(1'b0));
  FDRE \tmp61_reg_4073_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp61_fu_2717_p2[1]),
        .Q(tmp61_reg_4073[1]),
        .R(1'b0));
  FDRE \tmp61_reg_4073_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp61_fu_2717_p2[2]),
        .Q(tmp61_reg_4073[2]),
        .R(1'b0));
  FDRE \tmp61_reg_4073_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp61_fu_2717_p2[3]),
        .Q(tmp61_reg_4073[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp61_reg_4073_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp61_reg_4073_reg[3]_i_1_n_0 ,\tmp61_reg_4073_reg[3]_i_1_n_1 ,\tmp61_reg_4073_reg[3]_i_1_n_2 ,\tmp61_reg_4073_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp61_reg_4073[3]_i_2_n_0 ,\tmp61_reg_4073[3]_i_3_n_0 ,\tmp61_reg_4073[3]_i_4_n_0 ,1'b0}),
        .O(tmp61_fu_2717_p2[3:0]),
        .S({\tmp61_reg_4073[3]_i_5_n_0 ,\tmp61_reg_4073[3]_i_6_n_0 ,\tmp61_reg_4073[3]_i_7_n_0 ,\tmp61_reg_4073[3]_i_8_n_0 }));
  FDRE \tmp61_reg_4073_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp61_fu_2717_p2[4]),
        .Q(tmp61_reg_4073[4]),
        .R(1'b0));
  FDRE \tmp61_reg_4073_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp61_fu_2717_p2[5]),
        .Q(tmp61_reg_4073[5]),
        .R(1'b0));
  FDRE \tmp61_reg_4073_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp61_fu_2717_p2[6]),
        .Q(tmp61_reg_4073[6]),
        .R(1'b0));
  FDRE \tmp61_reg_4073_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp61_fu_2717_p2[7]),
        .Q(tmp61_reg_4073[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp61_reg_4073_reg[7]_i_1 
       (.CI(\tmp61_reg_4073_reg[3]_i_1_n_0 ),
        .CO({\NLW_tmp61_reg_4073_reg[7]_i_1_CO_UNCONNECTED [3],\tmp61_reg_4073_reg[7]_i_1_n_1 ,\tmp61_reg_4073_reg[7]_i_1_n_2 ,\tmp61_reg_4073_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp61_reg_4073[7]_i_2_n_0 ,\tmp61_reg_4073[7]_i_3_n_0 ,\tmp61_reg_4073[7]_i_4_n_0 }),
        .O(tmp61_fu_2717_p2[7:4]),
        .S({\tmp61_reg_4073[7]_i_5_n_0 ,\tmp61_reg_4073[7]_i_6_n_0 ,\tmp61_reg_4073[7]_i_7_n_0 ,\tmp61_reg_4073[7]_i_8_n_0 }));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp65_reg_4078[3]_i_2 
       (.I0(tmp_84_reg_4018_reg_n_103),
        .I1(tmp_82_reg_3998_reg_n_103),
        .I2(tmp_83_reg_4008_reg_n_103),
        .O(\tmp65_reg_4078[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp65_reg_4078[3]_i_3 
       (.I0(tmp_84_reg_4018_reg_n_104),
        .I1(tmp_82_reg_3998_reg_n_104),
        .I2(tmp_83_reg_4008_reg_n_104),
        .O(\tmp65_reg_4078[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp65_reg_4078[3]_i_4 
       (.I0(tmp_84_reg_4018_reg_n_105),
        .I1(tmp_82_reg_3998_reg_n_105),
        .I2(tmp_83_reg_4008_reg_n_105),
        .O(\tmp65_reg_4078[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp65_reg_4078[3]_i_5 
       (.I0(tmp_84_reg_4018_reg_n_102),
        .I1(tmp_82_reg_3998_reg_n_102),
        .I2(tmp_83_reg_4008_reg_n_102),
        .I3(\tmp65_reg_4078[3]_i_2_n_0 ),
        .O(\tmp65_reg_4078[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp65_reg_4078[3]_i_6 
       (.I0(tmp_84_reg_4018_reg_n_103),
        .I1(tmp_82_reg_3998_reg_n_103),
        .I2(tmp_83_reg_4008_reg_n_103),
        .I3(\tmp65_reg_4078[3]_i_3_n_0 ),
        .O(\tmp65_reg_4078[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp65_reg_4078[3]_i_7 
       (.I0(tmp_84_reg_4018_reg_n_104),
        .I1(tmp_82_reg_3998_reg_n_104),
        .I2(tmp_83_reg_4008_reg_n_104),
        .I3(\tmp65_reg_4078[3]_i_4_n_0 ),
        .O(\tmp65_reg_4078[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp65_reg_4078[3]_i_8 
       (.I0(tmp_84_reg_4018_reg_n_105),
        .I1(tmp_82_reg_3998_reg_n_105),
        .I2(tmp_83_reg_4008_reg_n_105),
        .O(\tmp65_reg_4078[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp65_reg_4078[7]_i_2 
       (.I0(tmp_84_reg_4018_reg_n_100),
        .I1(tmp_82_reg_3998_reg_n_100),
        .I2(tmp_83_reg_4008_reg_n_100),
        .O(\tmp65_reg_4078[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp65_reg_4078[7]_i_3 
       (.I0(tmp_84_reg_4018_reg_n_101),
        .I1(tmp_82_reg_3998_reg_n_101),
        .I2(tmp_83_reg_4008_reg_n_101),
        .O(\tmp65_reg_4078[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp65_reg_4078[7]_i_4 
       (.I0(tmp_84_reg_4018_reg_n_102),
        .I1(tmp_82_reg_3998_reg_n_102),
        .I2(tmp_83_reg_4008_reg_n_102),
        .O(\tmp65_reg_4078[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp65_reg_4078[7]_i_5 
       (.I0(tmp_83_reg_4008_reg_n_99),
        .I1(tmp_82_reg_3998_reg_n_99),
        .I2(tmp_84_reg_4018_reg_n_99),
        .I3(tmp_82_reg_3998_reg_n_98),
        .I4(tmp_84_reg_4018_reg_n_98),
        .I5(tmp_83_reg_4008_reg_n_98),
        .O(\tmp65_reg_4078[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp65_reg_4078[7]_i_6 
       (.I0(\tmp65_reg_4078[7]_i_2_n_0 ),
        .I1(tmp_82_reg_3998_reg_n_99),
        .I2(tmp_84_reg_4018_reg_n_99),
        .I3(tmp_83_reg_4008_reg_n_99),
        .O(\tmp65_reg_4078[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp65_reg_4078[7]_i_7 
       (.I0(tmp_84_reg_4018_reg_n_100),
        .I1(tmp_82_reg_3998_reg_n_100),
        .I2(tmp_83_reg_4008_reg_n_100),
        .I3(\tmp65_reg_4078[7]_i_3_n_0 ),
        .O(\tmp65_reg_4078[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp65_reg_4078[7]_i_8 
       (.I0(tmp_84_reg_4018_reg_n_101),
        .I1(tmp_82_reg_3998_reg_n_101),
        .I2(tmp_83_reg_4008_reg_n_101),
        .I3(\tmp65_reg_4078[7]_i_4_n_0 ),
        .O(\tmp65_reg_4078[7]_i_8_n_0 ));
  FDRE \tmp65_reg_4078_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp65_fu_2726_p2[0]),
        .Q(tmp65_reg_4078[0]),
        .R(1'b0));
  FDRE \tmp65_reg_4078_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp65_fu_2726_p2[1]),
        .Q(tmp65_reg_4078[1]),
        .R(1'b0));
  FDRE \tmp65_reg_4078_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp65_fu_2726_p2[2]),
        .Q(tmp65_reg_4078[2]),
        .R(1'b0));
  FDRE \tmp65_reg_4078_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp65_fu_2726_p2[3]),
        .Q(tmp65_reg_4078[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp65_reg_4078_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp65_reg_4078_reg[3]_i_1_n_0 ,\tmp65_reg_4078_reg[3]_i_1_n_1 ,\tmp65_reg_4078_reg[3]_i_1_n_2 ,\tmp65_reg_4078_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp65_reg_4078[3]_i_2_n_0 ,\tmp65_reg_4078[3]_i_3_n_0 ,\tmp65_reg_4078[3]_i_4_n_0 ,1'b0}),
        .O(tmp65_fu_2726_p2[3:0]),
        .S({\tmp65_reg_4078[3]_i_5_n_0 ,\tmp65_reg_4078[3]_i_6_n_0 ,\tmp65_reg_4078[3]_i_7_n_0 ,\tmp65_reg_4078[3]_i_8_n_0 }));
  FDRE \tmp65_reg_4078_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp65_fu_2726_p2[4]),
        .Q(tmp65_reg_4078[4]),
        .R(1'b0));
  FDRE \tmp65_reg_4078_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp65_fu_2726_p2[5]),
        .Q(tmp65_reg_4078[5]),
        .R(1'b0));
  FDRE \tmp65_reg_4078_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp65_fu_2726_p2[6]),
        .Q(tmp65_reg_4078[6]),
        .R(1'b0));
  FDRE \tmp65_reg_4078_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp65_fu_2726_p2[7]),
        .Q(tmp65_reg_4078[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp65_reg_4078_reg[7]_i_1 
       (.CI(\tmp65_reg_4078_reg[3]_i_1_n_0 ),
        .CO({\NLW_tmp65_reg_4078_reg[7]_i_1_CO_UNCONNECTED [3],\tmp65_reg_4078_reg[7]_i_1_n_1 ,\tmp65_reg_4078_reg[7]_i_1_n_2 ,\tmp65_reg_4078_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp65_reg_4078[7]_i_2_n_0 ,\tmp65_reg_4078[7]_i_3_n_0 ,\tmp65_reg_4078[7]_i_4_n_0 }),
        .O(tmp65_fu_2726_p2[7:4]),
        .S({\tmp65_reg_4078[7]_i_5_n_0 ,\tmp65_reg_4078[7]_i_6_n_0 ,\tmp65_reg_4078[7]_i_7_n_0 ,\tmp65_reg_4078[7]_i_8_n_0 }));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp66_reg_4103[3]_i_2 
       (.I0(tmp_81_reg_4063_reg_n_103),
        .I1(tmp_80_reg_4053_reg_n_103),
        .I2(tmp65_reg_4078[2]),
        .O(\tmp66_reg_4103[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp66_reg_4103[3]_i_3 
       (.I0(tmp_81_reg_4063_reg_n_104),
        .I1(tmp_80_reg_4053_reg_n_104),
        .I2(tmp65_reg_4078[1]),
        .O(\tmp66_reg_4103[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp66_reg_4103[3]_i_4 
       (.I0(tmp_81_reg_4063_reg_n_105),
        .I1(tmp_80_reg_4053_reg_n_105),
        .I2(tmp65_reg_4078[0]),
        .O(\tmp66_reg_4103[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp66_reg_4103[3]_i_5 
       (.I0(tmp_81_reg_4063_reg_n_102),
        .I1(tmp_80_reg_4053_reg_n_102),
        .I2(tmp65_reg_4078[3]),
        .I3(\tmp66_reg_4103[3]_i_2_n_0 ),
        .O(\tmp66_reg_4103[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp66_reg_4103[3]_i_6 
       (.I0(tmp_81_reg_4063_reg_n_103),
        .I1(tmp_80_reg_4053_reg_n_103),
        .I2(tmp65_reg_4078[2]),
        .I3(\tmp66_reg_4103[3]_i_3_n_0 ),
        .O(\tmp66_reg_4103[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp66_reg_4103[3]_i_7 
       (.I0(tmp_81_reg_4063_reg_n_104),
        .I1(tmp_80_reg_4053_reg_n_104),
        .I2(tmp65_reg_4078[1]),
        .I3(\tmp66_reg_4103[3]_i_4_n_0 ),
        .O(\tmp66_reg_4103[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp66_reg_4103[3]_i_8 
       (.I0(tmp_81_reg_4063_reg_n_105),
        .I1(tmp_80_reg_4053_reg_n_105),
        .I2(tmp65_reg_4078[0]),
        .O(\tmp66_reg_4103[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp66_reg_4103[7]_i_2 
       (.I0(tmp_81_reg_4063_reg_n_100),
        .I1(tmp_80_reg_4053_reg_n_100),
        .I2(tmp65_reg_4078[5]),
        .O(\tmp66_reg_4103[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp66_reg_4103[7]_i_3 
       (.I0(tmp_81_reg_4063_reg_n_101),
        .I1(tmp_80_reg_4053_reg_n_101),
        .I2(tmp65_reg_4078[4]),
        .O(\tmp66_reg_4103[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp66_reg_4103[7]_i_4 
       (.I0(tmp_81_reg_4063_reg_n_102),
        .I1(tmp_80_reg_4053_reg_n_102),
        .I2(tmp65_reg_4078[3]),
        .O(\tmp66_reg_4103[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp66_reg_4103[7]_i_5 
       (.I0(tmp65_reg_4078[6]),
        .I1(tmp_80_reg_4053_reg_n_99),
        .I2(tmp_81_reg_4063_reg_n_99),
        .I3(tmp_80_reg_4053_reg_n_98),
        .I4(tmp_81_reg_4063_reg_n_98),
        .I5(tmp65_reg_4078[7]),
        .O(\tmp66_reg_4103[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp66_reg_4103[7]_i_6 
       (.I0(\tmp66_reg_4103[7]_i_2_n_0 ),
        .I1(tmp_80_reg_4053_reg_n_99),
        .I2(tmp_81_reg_4063_reg_n_99),
        .I3(tmp65_reg_4078[6]),
        .O(\tmp66_reg_4103[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp66_reg_4103[7]_i_7 
       (.I0(tmp_81_reg_4063_reg_n_100),
        .I1(tmp_80_reg_4053_reg_n_100),
        .I2(tmp65_reg_4078[5]),
        .I3(\tmp66_reg_4103[7]_i_3_n_0 ),
        .O(\tmp66_reg_4103[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp66_reg_4103[7]_i_8 
       (.I0(tmp_81_reg_4063_reg_n_101),
        .I1(tmp_80_reg_4053_reg_n_101),
        .I2(tmp65_reg_4078[4]),
        .I3(\tmp66_reg_4103[7]_i_4_n_0 ),
        .O(\tmp66_reg_4103[7]_i_8_n_0 ));
  FDRE \tmp66_reg_4103_reg[0] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp66_fu_2818_p2[0]),
        .Q(tmp66_reg_4103[0]),
        .R(1'b0));
  FDRE \tmp66_reg_4103_reg[1] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp66_fu_2818_p2[1]),
        .Q(tmp66_reg_4103[1]),
        .R(1'b0));
  FDRE \tmp66_reg_4103_reg[2] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp66_fu_2818_p2[2]),
        .Q(tmp66_reg_4103[2]),
        .R(1'b0));
  FDRE \tmp66_reg_4103_reg[3] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp66_fu_2818_p2[3]),
        .Q(tmp66_reg_4103[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp66_reg_4103_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp66_reg_4103_reg[3]_i_1_n_0 ,\tmp66_reg_4103_reg[3]_i_1_n_1 ,\tmp66_reg_4103_reg[3]_i_1_n_2 ,\tmp66_reg_4103_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp66_reg_4103[3]_i_2_n_0 ,\tmp66_reg_4103[3]_i_3_n_0 ,\tmp66_reg_4103[3]_i_4_n_0 ,1'b0}),
        .O(tmp66_fu_2818_p2[3:0]),
        .S({\tmp66_reg_4103[3]_i_5_n_0 ,\tmp66_reg_4103[3]_i_6_n_0 ,\tmp66_reg_4103[3]_i_7_n_0 ,\tmp66_reg_4103[3]_i_8_n_0 }));
  FDRE \tmp66_reg_4103_reg[4] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp66_fu_2818_p2[4]),
        .Q(tmp66_reg_4103[4]),
        .R(1'b0));
  FDRE \tmp66_reg_4103_reg[5] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp66_fu_2818_p2[5]),
        .Q(tmp66_reg_4103[5]),
        .R(1'b0));
  FDRE \tmp66_reg_4103_reg[6] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp66_fu_2818_p2[6]),
        .Q(tmp66_reg_4103[6]),
        .R(1'b0));
  FDRE \tmp66_reg_4103_reg[7] 
       (.C(ap_clk),
        .CE(tmp51_reg_40830),
        .D(tmp66_fu_2818_p2[7]),
        .Q(tmp66_reg_4103[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp66_reg_4103_reg[7]_i_1 
       (.CI(\tmp66_reg_4103_reg[3]_i_1_n_0 ),
        .CO({\NLW_tmp66_reg_4103_reg[7]_i_1_CO_UNCONNECTED [3],\tmp66_reg_4103_reg[7]_i_1_n_1 ,\tmp66_reg_4103_reg[7]_i_1_n_2 ,\tmp66_reg_4103_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp66_reg_4103[7]_i_2_n_0 ,\tmp66_reg_4103[7]_i_3_n_0 ,\tmp66_reg_4103[7]_i_4_n_0 }),
        .O(tmp66_fu_2818_p2[7:4]),
        .S({\tmp66_reg_4103[7]_i_5_n_0 ,\tmp66_reg_4103[7]_i_6_n_0 ,\tmp66_reg_4103[7]_i_7_n_0 ,\tmp66_reg_4103[7]_i_8_n_0 }));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_115_i_reg_3422[0]_i_10 
       (.I0(\t_V_reg_939_reg[10]_0 [1]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .I2(\t_V_reg_939_reg[10]_0 [0]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .O(DI));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_115_i_reg_3422[0]_i_14 
       (.I0(\t_V_reg_939_reg[10]_0 [1]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I3(\t_V_reg_939_reg[10]_0 [0]),
        .O(S));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_115_i_reg_3422[0]_i_3 
       (.I0(\t_V_reg_939_reg[10]_0 [9]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [10]),
        .O(\tmp_115_i_reg_3422[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \tmp_115_i_reg_3422[0]_i_4 
       (.I0(\t_V_reg_939_reg[10]_0 [8]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [9]),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [8]),
        .I3(\t_V_reg_939_reg_n_0_[8] ),
        .O(\tmp_115_i_reg_3422[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_115_i_reg_3422[0]_i_6 
       (.I0(\t_V_reg_939_reg_n_0_[8] ),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [8]),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [9]),
        .I3(\t_V_reg_939_reg[10]_0 [8]),
        .O(\tmp_115_i_reg_3422[0]_i_6_n_0 ));
  FDRE \tmp_115_i_reg_3422_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_115_i_fu_1225_p2),
        .Q(tmp_115_i_reg_3422),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_115_i_reg_3422_reg[0]_i_1 
       (.CI(\tmp_115_i_reg_3422_reg[0]_0 ),
        .CO({\NLW_tmp_115_i_reg_3422_reg[0]_i_1_CO_UNCONNECTED [3:2],tmp_115_i_fu_1225_p2,\tmp_115_i_reg_3422_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_115_i_reg_3422[0]_i_3_n_0 ,\tmp_115_i_reg_3422[0]_i_4_n_0 }),
        .O(\NLW_tmp_115_i_reg_3422_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\tmp_115_i_reg_3422_reg[0]_1 ,\tmp_115_i_reg_3422[0]_i_6_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \tmp_118_i_reg_3431[10]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [9]),
        .I1(\tmp_17_i_reg_3405[0]_i_2_n_0 ),
        .I2(\t_V_reg_939_reg[10]_0 [0]),
        .I3(\t_V_reg_939_reg[10]_0 [1]),
        .I4(\t_V_reg_939_reg[10]_0 [8]),
        .O(tmp_118_i_fu_1230_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \tmp_118_i_reg_3431[11]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [8]),
        .I1(\t_V_reg_939_reg[10]_0 [1]),
        .I2(\t_V_reg_939_reg[10]_0 [0]),
        .I3(\tmp_17_i_reg_3405[0]_i_2_n_0 ),
        .I4(\t_V_reg_939_reg[10]_0 [9]),
        .O(tmp_118_i_fu_1230_p2[11]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \tmp_118_i_reg_3431[3]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [3]),
        .I1(\t_V_reg_939_reg[10]_0 [2]),
        .I2(\t_V_reg_939_reg[10]_0 [1]),
        .I3(\t_V_reg_939_reg[10]_0 [0]),
        .O(tmp_118_i_fu_1230_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \tmp_118_i_reg_3431[4]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [4]),
        .I1(\t_V_reg_939_reg[10]_0 [2]),
        .I2(\t_V_reg_939_reg[10]_0 [3]),
        .I3(\t_V_reg_939_reg[10]_0 [1]),
        .I4(\t_V_reg_939_reg[10]_0 [0]),
        .O(tmp_118_i_fu_1230_p2[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \tmp_118_i_reg_3431[5]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [5]),
        .I1(\t_V_reg_939_reg[10]_0 [4]),
        .I2(\t_V_reg_939_reg[10]_0 [0]),
        .I3(\t_V_reg_939_reg[10]_0 [1]),
        .I4(\t_V_reg_939_reg[10]_0 [3]),
        .I5(\t_V_reg_939_reg[10]_0 [2]),
        .O(tmp_118_i_fu_1230_p2[5]));
  LUT6 #(
    .INIT(64'hAAAAAAA9AAAAAAAA)) 
    \tmp_118_i_reg_3431[6]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [6]),
        .I1(\t_V_reg_939_reg[10]_0 [5]),
        .I2(\t_V_reg_939_reg[10]_0 [2]),
        .I3(\t_V_reg_939_reg[10]_0 [3]),
        .I4(\t_V_reg_939_reg[10]_0 [4]),
        .I5(\tmp_118_i_reg_3431[6]_i_2_n_0 ),
        .O(tmp_118_i_fu_1230_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_118_i_reg_3431[6]_i_2 
       (.I0(\t_V_reg_939_reg[10]_0 [1]),
        .I1(\t_V_reg_939_reg[10]_0 [0]),
        .O(\tmp_118_i_reg_3431[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \tmp_118_i_reg_3431[7]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [7]),
        .I1(\t_V_reg_939_reg[10]_0 [6]),
        .I2(\t_V_reg_939_reg[10]_0 [0]),
        .I3(\t_V_reg_939_reg[10]_0 [1]),
        .I4(\tmp_118_i_reg_3431[8]_i_2_n_0 ),
        .O(tmp_118_i_fu_1230_p2[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \tmp_118_i_reg_3431[8]_i_1 
       (.I0(\t_V_reg_939_reg_n_0_[8] ),
        .I1(\t_V_reg_939_reg[10]_0 [1]),
        .I2(\t_V_reg_939_reg[10]_0 [0]),
        .I3(\tmp_118_i_reg_3431[8]_i_2_n_0 ),
        .I4(\t_V_reg_939_reg[10]_0 [6]),
        .I5(\t_V_reg_939_reg[10]_0 [7]),
        .O(tmp_118_i_fu_1230_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_118_i_reg_3431[8]_i_2 
       (.I0(\t_V_reg_939_reg[10]_0 [5]),
        .I1(\t_V_reg_939_reg[10]_0 [2]),
        .I2(\t_V_reg_939_reg[10]_0 [3]),
        .I3(\t_V_reg_939_reg[10]_0 [4]),
        .O(\tmp_118_i_reg_3431[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \tmp_118_i_reg_3431[9]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [8]),
        .I1(\t_V_reg_939_reg[10]_0 [1]),
        .I2(\t_V_reg_939_reg[10]_0 [0]),
        .I3(\tmp_17_i_reg_3405[0]_i_2_n_0 ),
        .O(\tmp_118_i_reg_3431[9]_i_1_n_0 ));
  FDRE \tmp_118_i_reg_3431_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_118_i_fu_1230_p2[10]),
        .Q(\tmp_118_i_reg_3431_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \tmp_118_i_reg_3431_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_118_i_fu_1230_p2[11]),
        .Q(tmp_26_fu_1330_p3),
        .R(1'b0));
  FDRE \tmp_118_i_reg_3431_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_118_i_fu_1230_p2[3]),
        .Q(\tmp_118_i_reg_3431_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \tmp_118_i_reg_3431_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_118_i_fu_1230_p2[4]),
        .Q(\tmp_118_i_reg_3431_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \tmp_118_i_reg_3431_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_118_i_fu_1230_p2[5]),
        .Q(\tmp_118_i_reg_3431_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \tmp_118_i_reg_3431_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_118_i_fu_1230_p2[6]),
        .Q(\tmp_118_i_reg_3431_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \tmp_118_i_reg_3431_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_118_i_fu_1230_p2[7]),
        .Q(\tmp_118_i_reg_3431_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \tmp_118_i_reg_3431_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_118_i_fu_1230_p2[8]),
        .Q(\tmp_118_i_reg_3431_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \tmp_118_i_reg_3431_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\tmp_118_i_reg_3431[9]_i_1_n_0 ),
        .Q(\tmp_118_i_reg_3431_reg[10]_0 [6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFC3021EDFC30FC30)) 
    \tmp_13_reg_3531[1]_i_1 
       (.I0(\tmp_13_reg_3531_reg[2]_0 ),
        .I1(tmp_42_fu_1409_p3),
        .I2(\p_assign_6_2_i_reg_3467_reg[1]_0 ),
        .I3(\p_assign_6_1_i_reg_3449_reg[1]_0 ),
        .I4(\tmp_13_reg_3531_reg[2]_i_3_n_2 ),
        .I5(\tmp_60_reg_3521_reg[1]_1 ),
        .O(tmp_13_fu_1587_p3[1]));
  LUT6 #(
    .INIT(64'hFC3021EDFC30FC30)) 
    \tmp_13_reg_3531[2]_i_1 
       (.I0(\tmp_13_reg_3531_reg[2]_0 ),
        .I1(tmp_42_fu_1409_p3),
        .I2(\p_assign_6_2_i_reg_3467_reg[10]_0 [0]),
        .I3(p_assign_7_2_i_reg_3480[2]),
        .I4(\tmp_13_reg_3531_reg[2]_i_3_n_2 ),
        .I5(\tmp_13_reg_3531[2]_i_4_n_0 ),
        .O(tmp_13_fu_1587_p3[2]));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    \tmp_13_reg_3531[2]_i_11 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [11]),
        .I1(p_assign_7_2_i_reg_3480[11]),
        .I2(tmp_42_fu_1409_p3),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [10]),
        .I4(\p_assign_6_2_i_reg_3467_reg[10]_0 [8]),
        .I5(p_assign_7_2_i_reg_3480[10]),
        .O(\tmp_13_reg_3531[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_13_reg_3531[2]_i_12 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [9]),
        .I1(\tmp_13_reg_3531[2]_i_31_n_0 ),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [8]),
        .I3(\p_assign_6_2_i_reg_3467_reg[10]_0 [6]),
        .I4(tmp_42_fu_1409_p3),
        .I5(p_assign_7_2_i_reg_3480[8]),
        .O(\tmp_13_reg_3531[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    \tmp_13_reg_3531[2]_i_13 
       (.I0(p_assign_7_2_i_reg_3480[11]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [11]),
        .I2(p_assign_7_2_i_reg_3480[10]),
        .I3(tmp_42_fu_1409_p3),
        .I4(\p_assign_6_2_i_reg_3467_reg[10]_0 [8]),
        .I5(\tmp_25_reg_3536_reg[2]_i_3_0 [10]),
        .O(\tmp_13_reg_3531[2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \tmp_13_reg_3531[2]_i_14 
       (.I0(\tmp_13_reg_3531[2]_i_32_n_0 ),
        .I1(p_assign_7_2_i_reg_3480[8]),
        .I2(tmp_42_fu_1409_p3),
        .I3(\p_assign_6_2_i_reg_3467_reg[10]_0 [6]),
        .I4(\tmp_25_reg_3536_reg[2]_i_3_0 [8]),
        .O(\tmp_13_reg_3531[2]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_13_reg_3531[2]_i_19 
       (.I0(\p_assign_6_2_i_reg_3467_reg[10]_0 [5]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [7]),
        .I2(\p_assign_6_2_i_reg_3467_reg[10]_0 [4]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [6]),
        .O(\p_assign_6_2_i_reg_3467_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_13_reg_3531[2]_i_20 
       (.I0(\p_assign_6_2_i_reg_3467_reg[10]_0 [3]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [5]),
        .I2(\p_assign_6_2_i_reg_3467_reg[10]_0 [2]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [4]),
        .O(\p_assign_6_2_i_reg_3467_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_13_reg_3531[2]_i_21 
       (.I0(\p_assign_6_2_i_reg_3467_reg[10]_0 [1]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [3]),
        .I2(\p_assign_6_2_i_reg_3467_reg[10]_0 [0]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [2]),
        .O(\p_assign_6_2_i_reg_3467_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_13_reg_3531[2]_i_22 
       (.I0(\p_assign_6_4_i_reg_3503_reg[0]_0 ),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(\p_assign_6_2_i_reg_3467_reg[1]_0 ),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .O(\p_assign_6_2_i_reg_3467_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_13_reg_3531[2]_i_23 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [7]),
        .I1(\tmp_13_reg_3531[2]_i_33_n_0 ),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [6]),
        .I3(\p_assign_6_2_i_reg_3467_reg[10]_0 [4]),
        .I4(tmp_42_fu_1409_p3),
        .I5(p_assign_7_2_i_reg_3480[6]),
        .O(\tmp_13_reg_3531[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_13_reg_3531[2]_i_24 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [5]),
        .I1(\tmp_13_reg_3531[2]_i_34_n_0 ),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [4]),
        .I3(\p_assign_6_2_i_reg_3467_reg[10]_0 [2]),
        .I4(tmp_42_fu_1409_p3),
        .I5(p_assign_7_2_i_reg_3480[4]),
        .O(\tmp_13_reg_3531[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \tmp_13_reg_3531[2]_i_25 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [3]),
        .I1(\p_assign_6_2_i_reg_3467_reg[10]_0 [1]),
        .I2(tmp_42_fu_1409_p3),
        .I3(p_assign_7_2_i_reg_3480[3]),
        .I4(\tmp_25_reg_3536_reg[2]_i_3_0 [2]),
        .I5(\tmp_13_reg_3531[2]_i_35_n_0 ),
        .O(\tmp_13_reg_3531[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h02A2ABFB02A202A2)) 
    \tmp_13_reg_3531[2]_i_26 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .I1(\p_assign_6_2_i_reg_3467_reg[1]_0 ),
        .I2(tmp_42_fu_1409_p3),
        .I3(\p_assign_6_1_i_reg_3449_reg[1]_0 ),
        .I4(\p_assign_6_4_i_reg_3503_reg[0]_0 ),
        .I5(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .O(\tmp_13_reg_3531[2]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \tmp_13_reg_3531[2]_i_27 
       (.I0(\tmp_13_reg_3531[2]_i_36_n_0 ),
        .I1(p_assign_7_2_i_reg_3480[6]),
        .I2(tmp_42_fu_1409_p3),
        .I3(\p_assign_6_2_i_reg_3467_reg[10]_0 [4]),
        .I4(\tmp_25_reg_3536_reg[2]_i_3_0 [6]),
        .O(\tmp_13_reg_3531[2]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \tmp_13_reg_3531[2]_i_28 
       (.I0(\tmp_13_reg_3531[2]_i_37_n_0 ),
        .I1(p_assign_7_2_i_reg_3480[4]),
        .I2(tmp_42_fu_1409_p3),
        .I3(\p_assign_6_2_i_reg_3467_reg[10]_0 [2]),
        .I4(\tmp_25_reg_3536_reg[2]_i_3_0 [4]),
        .O(\tmp_13_reg_3531[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_13_reg_3531[2]_i_29 
       (.I0(p_assign_7_2_i_reg_3480[3]),
        .I1(tmp_42_fu_1409_p3),
        .I2(\p_assign_6_2_i_reg_3467_reg[10]_0 [1]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [3]),
        .I4(\tmp_13_reg_3531[2]_i_35_n_0 ),
        .I5(\tmp_25_reg_3536_reg[2]_i_3_0 [2]),
        .O(\tmp_13_reg_3531[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \tmp_13_reg_3531[2]_i_30 
       (.I0(\p_assign_6_4_i_reg_3503_reg[0]_0 ),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(\p_assign_6_1_i_reg_3449_reg[1]_0 ),
        .I3(tmp_42_fu_1409_p3),
        .I4(\p_assign_6_2_i_reg_3467_reg[1]_0 ),
        .I5(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .O(\tmp_13_reg_3531[2]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_13_reg_3531[2]_i_31 
       (.I0(p_assign_7_2_i_reg_3480[9]),
        .I1(tmp_42_fu_1409_p3),
        .I2(\p_assign_6_2_i_reg_3467_reg[10]_0 [7]),
        .O(\tmp_13_reg_3531[2]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \tmp_13_reg_3531[2]_i_32 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [9]),
        .I1(\p_assign_6_2_i_reg_3467_reg[10]_0 [7]),
        .I2(tmp_42_fu_1409_p3),
        .I3(p_assign_7_2_i_reg_3480[9]),
        .O(\tmp_13_reg_3531[2]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_13_reg_3531[2]_i_33 
       (.I0(p_assign_7_2_i_reg_3480[7]),
        .I1(tmp_42_fu_1409_p3),
        .I2(\p_assign_6_2_i_reg_3467_reg[10]_0 [5]),
        .O(\tmp_13_reg_3531[2]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_13_reg_3531[2]_i_34 
       (.I0(p_assign_7_2_i_reg_3480[5]),
        .I1(tmp_42_fu_1409_p3),
        .I2(\p_assign_6_2_i_reg_3467_reg[10]_0 [3]),
        .O(\tmp_13_reg_3531[2]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_13_reg_3531[2]_i_35 
       (.I0(p_assign_7_2_i_reg_3480[2]),
        .I1(tmp_42_fu_1409_p3),
        .I2(\p_assign_6_2_i_reg_3467_reg[10]_0 [0]),
        .O(\tmp_13_reg_3531[2]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \tmp_13_reg_3531[2]_i_36 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [7]),
        .I1(\p_assign_6_2_i_reg_3467_reg[10]_0 [5]),
        .I2(tmp_42_fu_1409_p3),
        .I3(p_assign_7_2_i_reg_3480[7]),
        .O(\tmp_13_reg_3531[2]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \tmp_13_reg_3531[2]_i_37 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [5]),
        .I1(\p_assign_6_2_i_reg_3467_reg[10]_0 [3]),
        .I2(tmp_42_fu_1409_p3),
        .I3(p_assign_7_2_i_reg_3480[5]),
        .O(\tmp_13_reg_3531[2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h6565655959596559)) 
    \tmp_13_reg_3531[2]_i_4 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(\p_assign_6_4_i_reg_3503_reg[0]_0 ),
        .I3(\p_assign_6_2_i_reg_3467_reg[1]_0 ),
        .I4(tmp_42_fu_1409_p3),
        .I5(\p_assign_6_1_i_reg_3449_reg[1]_0 ),
        .O(\tmp_13_reg_3531[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_13_reg_3531[2]_i_6 
       (.I0(tmp_42_fu_1409_p3),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [11]),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [10]),
        .I3(\p_assign_6_2_i_reg_3467_reg[10]_0 [8]),
        .O(\p_assign_6_2_i_reg_3467_reg[11]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_13_reg_3531[2]_i_9 
       (.I0(\p_assign_6_2_i_reg_3467_reg[10]_0 [7]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [9]),
        .I2(\p_assign_6_2_i_reg_3467_reg[10]_0 [6]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [8]),
        .O(\p_assign_6_2_i_reg_3467_reg[9]_0 ));
  FDRE \tmp_13_reg_3531_reg[1] 
       (.C(ap_clk),
        .CE(tmp_13_reg_35310),
        .D(tmp_13_fu_1587_p3[1]),
        .Q(tmp_13_reg_3531[1]),
        .R(1'b0));
  FDRE \tmp_13_reg_3531_reg[2] 
       (.C(ap_clk),
        .CE(tmp_13_reg_35310),
        .D(tmp_13_fu_1587_p3[2]),
        .Q(tmp_13_reg_3531[2]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_13_reg_3531_reg[2]_i_10 
       (.CI(1'b0),
        .CO({\tmp_13_reg_3531_reg[2]_i_10_n_0 ,\tmp_13_reg_3531_reg[2]_i_10_n_1 ,\tmp_13_reg_3531_reg[2]_i_10_n_2 ,\tmp_13_reg_3531_reg[2]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_13_reg_3531[2]_i_23_n_0 ,\tmp_13_reg_3531[2]_i_24_n_0 ,\tmp_13_reg_3531[2]_i_25_n_0 ,\tmp_13_reg_3531[2]_i_26_n_0 }),
        .O(\NLW_tmp_13_reg_3531_reg[2]_i_10_O_UNCONNECTED [3:0]),
        .S({\tmp_13_reg_3531[2]_i_27_n_0 ,\tmp_13_reg_3531[2]_i_28_n_0 ,\tmp_13_reg_3531[2]_i_29_n_0 ,\tmp_13_reg_3531[2]_i_30_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_13_reg_3531_reg[2]_i_3 
       (.CI(\tmp_13_reg_3531_reg[2]_i_10_n_0 ),
        .CO({\NLW_tmp_13_reg_3531_reg[2]_i_3_CO_UNCONNECTED [3:2],\tmp_13_reg_3531_reg[2]_i_3_n_2 ,\tmp_13_reg_3531_reg[2]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_13_reg_3531[2]_i_11_n_0 ,\tmp_13_reg_3531[2]_i_12_n_0 }),
        .O(\NLW_tmp_13_reg_3531_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\tmp_13_reg_3531[2]_i_13_n_0 ,\tmp_13_reg_3531[2]_i_14_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \tmp_17_i_reg_3405[0]_i_1 
       (.I0(\t_V_reg_939_reg[10]_0 [9]),
        .I1(\tmp_17_i_reg_3405[0]_i_2_n_0 ),
        .I2(\t_V_reg_939_reg[10]_0 [1]),
        .I3(\t_V_reg_939_reg[10]_0 [0]),
        .I4(\t_V_reg_939_reg[10]_0 [8]),
        .O(tmp_17_i_fu_1201_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_17_i_reg_3405[0]_i_2 
       (.I0(\p_assign_7_i_reg_3444[11]_i_3_n_0 ),
        .I1(\t_V_reg_939_reg[10]_0 [4]),
        .I2(\t_V_reg_939_reg[10]_0 [7]),
        .I3(\t_V_reg_939_reg_n_0_[8] ),
        .I4(\t_V_reg_939_reg[10]_0 [5]),
        .I5(\t_V_reg_939_reg[10]_0 [6]),
        .O(\tmp_17_i_reg_3405[0]_i_2_n_0 ));
  FDRE \tmp_17_i_reg_3405_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_17_i_fu_1201_p2),
        .Q(\tmp_17_i_reg_3405_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFC3021EDFC30FC30)) 
    \tmp_25_reg_3536[1]_i_1 
       (.I0(\tmp_25_reg_3536_reg[2]_0 ),
        .I1(tmp_48_fu_1446_p3),
        .I2(\p_assign_7_4_i_reg_3516_reg[2]_0 [0]),
        .I3(\p_assign_6_2_i_reg_3467_reg[1]_0 ),
        .I4(\tmp_25_reg_3536_reg[2]_i_3_n_2 ),
        .I5(\tmp_5_reg_3526_reg[1]_0 ),
        .O(tmp_25_fu_1611_p3[1]));
  LUT6 #(
    .INIT(64'hFC3021EDFC30FC30)) 
    \tmp_25_reg_3536[2]_i_1 
       (.I0(\tmp_25_reg_3536_reg[2]_0 ),
        .I1(tmp_48_fu_1446_p3),
        .I2(\p_assign_6_3_i_reg_3485_reg[10]_0 [0]),
        .I3(\p_assign_7_3_i_reg_3498_reg[2]_0 ),
        .I4(\tmp_25_reg_3536_reg[2]_i_3_n_2 ),
        .I5(\tmp_25_reg_3536[2]_i_4_n_0 ),
        .O(tmp_25_fu_1611_p3[2]));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    \tmp_25_reg_3536[2]_i_11 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [11]),
        .I1(p_assign_7_3_i_reg_3498[11]),
        .I2(tmp_48_fu_1446_p3),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [10]),
        .I4(\p_assign_6_3_i_reg_3485_reg[10]_0 [8]),
        .I5(p_assign_7_3_i_reg_3498[10]),
        .O(\tmp_25_reg_3536[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_25_reg_3536[2]_i_12 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [9]),
        .I1(\tmp_25_reg_3536[2]_i_31_n_0 ),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [8]),
        .I3(\p_assign_6_3_i_reg_3485_reg[10]_0 [6]),
        .I4(tmp_48_fu_1446_p3),
        .I5(p_assign_7_3_i_reg_3498[8]),
        .O(\tmp_25_reg_3536[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    \tmp_25_reg_3536[2]_i_13 
       (.I0(p_assign_7_3_i_reg_3498[11]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [11]),
        .I2(p_assign_7_3_i_reg_3498[10]),
        .I3(tmp_48_fu_1446_p3),
        .I4(\p_assign_6_3_i_reg_3485_reg[10]_0 [8]),
        .I5(\tmp_25_reg_3536_reg[2]_i_3_0 [10]),
        .O(\tmp_25_reg_3536[2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \tmp_25_reg_3536[2]_i_14 
       (.I0(\tmp_25_reg_3536[2]_i_32_n_0 ),
        .I1(p_assign_7_3_i_reg_3498[8]),
        .I2(tmp_48_fu_1446_p3),
        .I3(\p_assign_6_3_i_reg_3485_reg[10]_0 [6]),
        .I4(\tmp_25_reg_3536_reg[2]_i_3_0 [8]),
        .O(\tmp_25_reg_3536[2]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_25_reg_3536[2]_i_19 
       (.I0(\p_assign_6_3_i_reg_3485_reg[10]_0 [5]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [7]),
        .I2(\p_assign_6_3_i_reg_3485_reg[10]_0 [4]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [6]),
        .O(\p_assign_6_3_i_reg_3485_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_25_reg_3536[2]_i_20 
       (.I0(\p_assign_6_3_i_reg_3485_reg[10]_0 [3]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [5]),
        .I2(\p_assign_6_3_i_reg_3485_reg[10]_0 [2]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [4]),
        .O(\p_assign_6_3_i_reg_3485_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_25_reg_3536[2]_i_21 
       (.I0(\p_assign_6_3_i_reg_3485_reg[10]_0 [1]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [3]),
        .I2(\p_assign_6_3_i_reg_3485_reg[10]_0 [0]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [2]),
        .O(\p_assign_6_3_i_reg_3485_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_25_reg_3536[2]_i_22 
       (.I0(\p_assign_6_1_i_reg_3449_reg[0]_0 ),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(\p_assign_7_4_i_reg_3516_reg[2]_0 [0]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .O(\p_assign_6_3_i_reg_3485_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_25_reg_3536[2]_i_23 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [7]),
        .I1(\tmp_25_reg_3536[2]_i_33_n_0 ),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [6]),
        .I3(\p_assign_6_3_i_reg_3485_reg[10]_0 [4]),
        .I4(tmp_48_fu_1446_p3),
        .I5(p_assign_7_3_i_reg_3498[6]),
        .O(\tmp_25_reg_3536[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_25_reg_3536[2]_i_24 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [5]),
        .I1(\tmp_25_reg_3536[2]_i_34_n_0 ),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [4]),
        .I3(\p_assign_6_3_i_reg_3485_reg[10]_0 [2]),
        .I4(tmp_48_fu_1446_p3),
        .I5(p_assign_7_3_i_reg_3498[4]),
        .O(\tmp_25_reg_3536[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \tmp_25_reg_3536[2]_i_25 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [3]),
        .I1(\p_assign_6_3_i_reg_3485_reg[10]_0 [1]),
        .I2(tmp_48_fu_1446_p3),
        .I3(p_assign_7_3_i_reg_3498[3]),
        .I4(\tmp_25_reg_3536_reg[2]_i_3_0 [2]),
        .I5(\tmp_25_reg_3536[2]_i_35_n_0 ),
        .O(\tmp_25_reg_3536[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h02A2ABFB02A202A2)) 
    \tmp_25_reg_3536[2]_i_26 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .I1(\p_assign_7_4_i_reg_3516_reg[2]_0 [0]),
        .I2(tmp_48_fu_1446_p3),
        .I3(\p_assign_6_2_i_reg_3467_reg[1]_0 ),
        .I4(\p_assign_6_1_i_reg_3449_reg[0]_0 ),
        .I5(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .O(\tmp_25_reg_3536[2]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \tmp_25_reg_3536[2]_i_27 
       (.I0(\tmp_25_reg_3536[2]_i_36_n_0 ),
        .I1(p_assign_7_3_i_reg_3498[6]),
        .I2(tmp_48_fu_1446_p3),
        .I3(\p_assign_6_3_i_reg_3485_reg[10]_0 [4]),
        .I4(\tmp_25_reg_3536_reg[2]_i_3_0 [6]),
        .O(\tmp_25_reg_3536[2]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \tmp_25_reg_3536[2]_i_28 
       (.I0(\tmp_25_reg_3536[2]_i_37_n_0 ),
        .I1(p_assign_7_3_i_reg_3498[4]),
        .I2(tmp_48_fu_1446_p3),
        .I3(\p_assign_6_3_i_reg_3485_reg[10]_0 [2]),
        .I4(\tmp_25_reg_3536_reg[2]_i_3_0 [4]),
        .O(\tmp_25_reg_3536[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_25_reg_3536[2]_i_29 
       (.I0(p_assign_7_3_i_reg_3498[3]),
        .I1(tmp_48_fu_1446_p3),
        .I2(\p_assign_6_3_i_reg_3485_reg[10]_0 [1]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [3]),
        .I4(\tmp_25_reg_3536[2]_i_35_n_0 ),
        .I5(\tmp_25_reg_3536_reg[2]_i_3_0 [2]),
        .O(\tmp_25_reg_3536[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \tmp_25_reg_3536[2]_i_30 
       (.I0(\p_assign_6_1_i_reg_3449_reg[0]_0 ),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(\p_assign_6_2_i_reg_3467_reg[1]_0 ),
        .I3(tmp_48_fu_1446_p3),
        .I4(\p_assign_7_4_i_reg_3516_reg[2]_0 [0]),
        .I5(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .O(\tmp_25_reg_3536[2]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_25_reg_3536[2]_i_31 
       (.I0(p_assign_7_3_i_reg_3498[9]),
        .I1(tmp_48_fu_1446_p3),
        .I2(\p_assign_6_3_i_reg_3485_reg[10]_0 [7]),
        .O(\tmp_25_reg_3536[2]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \tmp_25_reg_3536[2]_i_32 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [9]),
        .I1(\p_assign_6_3_i_reg_3485_reg[10]_0 [7]),
        .I2(tmp_48_fu_1446_p3),
        .I3(p_assign_7_3_i_reg_3498[9]),
        .O(\tmp_25_reg_3536[2]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_25_reg_3536[2]_i_33 
       (.I0(p_assign_7_3_i_reg_3498[7]),
        .I1(tmp_48_fu_1446_p3),
        .I2(\p_assign_6_3_i_reg_3485_reg[10]_0 [5]),
        .O(\tmp_25_reg_3536[2]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_25_reg_3536[2]_i_34 
       (.I0(p_assign_7_3_i_reg_3498[5]),
        .I1(tmp_48_fu_1446_p3),
        .I2(\p_assign_6_3_i_reg_3485_reg[10]_0 [3]),
        .O(\tmp_25_reg_3536[2]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_25_reg_3536[2]_i_35 
       (.I0(\p_assign_7_3_i_reg_3498_reg[2]_0 ),
        .I1(tmp_48_fu_1446_p3),
        .I2(\p_assign_6_3_i_reg_3485_reg[10]_0 [0]),
        .O(\tmp_25_reg_3536[2]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \tmp_25_reg_3536[2]_i_36 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [7]),
        .I1(\p_assign_6_3_i_reg_3485_reg[10]_0 [5]),
        .I2(tmp_48_fu_1446_p3),
        .I3(p_assign_7_3_i_reg_3498[7]),
        .O(\tmp_25_reg_3536[2]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \tmp_25_reg_3536[2]_i_37 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [5]),
        .I1(\p_assign_6_3_i_reg_3485_reg[10]_0 [3]),
        .I2(tmp_48_fu_1446_p3),
        .I3(p_assign_7_3_i_reg_3498[5]),
        .O(\tmp_25_reg_3536[2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h6565655959596559)) 
    \tmp_25_reg_3536[2]_i_4 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(\p_assign_6_1_i_reg_3449_reg[0]_0 ),
        .I3(\p_assign_7_4_i_reg_3516_reg[2]_0 [0]),
        .I4(tmp_48_fu_1446_p3),
        .I5(\p_assign_6_2_i_reg_3467_reg[1]_0 ),
        .O(\tmp_25_reg_3536[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_25_reg_3536[2]_i_6 
       (.I0(tmp_48_fu_1446_p3),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [11]),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [10]),
        .I3(\p_assign_6_3_i_reg_3485_reg[10]_0 [8]),
        .O(\p_assign_6_3_i_reg_3485_reg[11]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_25_reg_3536[2]_i_9 
       (.I0(\p_assign_6_3_i_reg_3485_reg[10]_0 [7]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [9]),
        .I2(\p_assign_6_3_i_reg_3485_reg[10]_0 [6]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [8]),
        .O(\p_assign_6_3_i_reg_3485_reg[9]_0 ));
  FDRE \tmp_25_reg_3536_reg[1] 
       (.C(ap_clk),
        .CE(tmp_13_reg_35310),
        .D(tmp_25_fu_1611_p3[1]),
        .Q(tmp_25_reg_3536[1]),
        .R(1'b0));
  FDRE \tmp_25_reg_3536_reg[2] 
       (.C(ap_clk),
        .CE(tmp_13_reg_35310),
        .D(tmp_25_fu_1611_p3[2]),
        .Q(tmp_25_reg_3536[2]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_25_reg_3536_reg[2]_i_10 
       (.CI(1'b0),
        .CO({\tmp_25_reg_3536_reg[2]_i_10_n_0 ,\tmp_25_reg_3536_reg[2]_i_10_n_1 ,\tmp_25_reg_3536_reg[2]_i_10_n_2 ,\tmp_25_reg_3536_reg[2]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_25_reg_3536[2]_i_23_n_0 ,\tmp_25_reg_3536[2]_i_24_n_0 ,\tmp_25_reg_3536[2]_i_25_n_0 ,\tmp_25_reg_3536[2]_i_26_n_0 }),
        .O(\NLW_tmp_25_reg_3536_reg[2]_i_10_O_UNCONNECTED [3:0]),
        .S({\tmp_25_reg_3536[2]_i_27_n_0 ,\tmp_25_reg_3536[2]_i_28_n_0 ,\tmp_25_reg_3536[2]_i_29_n_0 ,\tmp_25_reg_3536[2]_i_30_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_25_reg_3536_reg[2]_i_3 
       (.CI(\tmp_25_reg_3536_reg[2]_i_10_n_0 ),
        .CO({\NLW_tmp_25_reg_3536_reg[2]_i_3_CO_UNCONNECTED [3:2],\tmp_25_reg_3536_reg[2]_i_3_n_2 ,\tmp_25_reg_3536_reg[2]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_25_reg_3536[2]_i_11_n_0 ,\tmp_25_reg_3536[2]_i_12_n_0 }),
        .O(\NLW_tmp_25_reg_3536_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\tmp_25_reg_3536[2]_i_13_n_0 ,\tmp_25_reg_3536[2]_i_14_n_0 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_i_reg_3396[0]_i_14 
       (.I0(\t_V_reg_939_reg[10]_0 [1]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I3(\t_V_reg_939_reg[10]_0 [0]),
        .O(\tmp_2_i_reg_3396[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_2_i_reg_3396[0]_i_4 
       (.I0(\t_V_reg_939_reg_n_0_[8] ),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [8]),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [9]),
        .I3(\t_V_reg_939_reg[10]_0 [8]),
        .O(\tmp_2_i_reg_3396[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_i_reg_3396[0]_i_6 
       (.I0(\t_V_reg_939_reg_n_0_[8] ),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [8]),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [9]),
        .I3(\t_V_reg_939_reg[10]_0 [8]),
        .O(\tmp_2_i_reg_3396[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_2_i_reg_3396[0]_i_7 
       (.I0(\t_V_reg_939_reg[10]_0 [6]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [6]),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [7]),
        .I3(\t_V_reg_939_reg[10]_0 [7]),
        .O(\tmp_2_i_reg_3396[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_2_i_reg_3396[0]_i_8 
       (.I0(\t_V_reg_939_reg[10]_0 [4]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [4]),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [5]),
        .I3(\t_V_reg_939_reg[10]_0 [5]),
        .O(\tmp_2_i_reg_3396[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_2_i_reg_3396[0]_i_9 
       (.I0(\t_V_reg_939_reg[10]_0 [2]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [2]),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [3]),
        .I3(\t_V_reg_939_reg[10]_0 [3]),
        .O(\tmp_2_i_reg_3396[0]_i_9_n_0 ));
  FDRE \tmp_2_i_reg_3396_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_2_i_fu_1191_p2),
        .Q(ult_reg_3400),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_2_i_reg_3396_reg[0]_i_1 
       (.CI(\tmp_2_i_reg_3396_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_2_i_reg_3396_reg[0]_i_1_CO_UNCONNECTED [3:2],tmp_2_i_fu_1191_p2,\tmp_2_i_reg_3396_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_2_i_reg_3396_reg[0]_2 ,\tmp_2_i_reg_3396[0]_i_4_n_0 }),
        .O(\NLW_tmp_2_i_reg_3396_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\tmp_2_i_reg_3396_reg[0]_3 ,\tmp_2_i_reg_3396[0]_i_6_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_2_i_reg_3396_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_2_i_reg_3396_reg[0]_i_2_n_0 ,\tmp_2_i_reg_3396_reg[0]_i_2_n_1 ,\tmp_2_i_reg_3396_reg[0]_i_2_n_2 ,\tmp_2_i_reg_3396_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_2_i_reg_3396[0]_i_7_n_0 ,\tmp_2_i_reg_3396[0]_i_8_n_0 ,\tmp_2_i_reg_3396[0]_i_9_n_0 ,\tmp_2_i_reg_3396_reg[0]_0 }),
        .O(\NLW_tmp_2_i_reg_3396_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_2_i_reg_3396_reg[0]_1 ,\tmp_2_i_reg_3396[0]_i_14_n_0 }));
  LUT6 #(
    .INIT(64'hFC3021EDFC30FC30)) 
    \tmp_31_reg_3541[1]_i_1 
       (.I0(\tmp_31_reg_3541_reg[2]_0 ),
        .I1(tmp_52_fu_1483_p3),
        .I2(\p_assign_6_4_i_reg_3503_reg[1]_0 ),
        .I3(\p_assign_7_4_i_reg_3516_reg[2]_0 [0]),
        .I4(\tmp_31_reg_3541_reg[2]_i_3_n_2 ),
        .I5(\tmp_60_reg_3521_reg[1]_1 ),
        .O(tmp_31_fu_1635_p3[1]));
  LUT6 #(
    .INIT(64'hFC3021EDFC30FC30)) 
    \tmp_31_reg_3541[2]_i_1 
       (.I0(\tmp_31_reg_3541_reg[2]_0 ),
        .I1(tmp_52_fu_1483_p3),
        .I2(\p_assign_6_4_i_reg_3503_reg[10]_0 [0]),
        .I3(\p_assign_7_4_i_reg_3516_reg[2]_0 [1]),
        .I4(\tmp_31_reg_3541_reg[2]_i_3_n_2 ),
        .I5(\tmp_31_reg_3541[2]_i_4_n_0 ),
        .O(tmp_31_fu_1635_p3[2]));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    \tmp_31_reg_3541[2]_i_11 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [11]),
        .I1(p_assign_7_4_i_reg_3516[11]),
        .I2(tmp_52_fu_1483_p3),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [10]),
        .I4(\p_assign_6_4_i_reg_3503_reg[10]_0 [8]),
        .I5(p_assign_7_4_i_reg_3516[10]),
        .O(\tmp_31_reg_3541[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_31_reg_3541[2]_i_12 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [9]),
        .I1(\tmp_31_reg_3541[2]_i_31_n_0 ),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [8]),
        .I3(\p_assign_6_4_i_reg_3503_reg[10]_0 [6]),
        .I4(tmp_52_fu_1483_p3),
        .I5(p_assign_7_4_i_reg_3516[8]),
        .O(\tmp_31_reg_3541[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    \tmp_31_reg_3541[2]_i_13 
       (.I0(p_assign_7_4_i_reg_3516[11]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [11]),
        .I2(p_assign_7_4_i_reg_3516[10]),
        .I3(tmp_52_fu_1483_p3),
        .I4(\p_assign_6_4_i_reg_3503_reg[10]_0 [8]),
        .I5(\tmp_25_reg_3536_reg[2]_i_3_0 [10]),
        .O(\tmp_31_reg_3541[2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \tmp_31_reg_3541[2]_i_14 
       (.I0(\tmp_31_reg_3541[2]_i_32_n_0 ),
        .I1(p_assign_7_4_i_reg_3516[8]),
        .I2(tmp_52_fu_1483_p3),
        .I3(\p_assign_6_4_i_reg_3503_reg[10]_0 [6]),
        .I4(\tmp_25_reg_3536_reg[2]_i_3_0 [8]),
        .O(\tmp_31_reg_3541[2]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_31_reg_3541[2]_i_19 
       (.I0(\p_assign_6_4_i_reg_3503_reg[10]_0 [5]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [7]),
        .I2(\p_assign_6_4_i_reg_3503_reg[10]_0 [4]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [6]),
        .O(\p_assign_6_4_i_reg_3503_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_31_reg_3541[2]_i_20 
       (.I0(\p_assign_6_4_i_reg_3503_reg[10]_0 [3]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [5]),
        .I2(\p_assign_6_4_i_reg_3503_reg[10]_0 [2]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [4]),
        .O(\p_assign_6_4_i_reg_3503_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_31_reg_3541[2]_i_21 
       (.I0(\p_assign_6_4_i_reg_3503_reg[10]_0 [1]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [3]),
        .I2(\p_assign_6_4_i_reg_3503_reg[10]_0 [0]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [2]),
        .O(\p_assign_6_4_i_reg_3503_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_31_reg_3541[2]_i_22 
       (.I0(\p_assign_6_4_i_reg_3503_reg[0]_0 ),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(\p_assign_6_4_i_reg_3503_reg[1]_0 ),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .O(\p_assign_6_4_i_reg_3503_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_31_reg_3541[2]_i_23 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [7]),
        .I1(\tmp_31_reg_3541[2]_i_33_n_0 ),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [6]),
        .I3(\p_assign_6_4_i_reg_3503_reg[10]_0 [4]),
        .I4(tmp_52_fu_1483_p3),
        .I5(p_assign_7_4_i_reg_3516[6]),
        .O(\tmp_31_reg_3541[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_31_reg_3541[2]_i_24 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [5]),
        .I1(\tmp_31_reg_3541[2]_i_34_n_0 ),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [4]),
        .I3(\p_assign_6_4_i_reg_3503_reg[10]_0 [2]),
        .I4(tmp_52_fu_1483_p3),
        .I5(p_assign_7_4_i_reg_3516[4]),
        .O(\tmp_31_reg_3541[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \tmp_31_reg_3541[2]_i_25 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [3]),
        .I1(\p_assign_6_4_i_reg_3503_reg[10]_0 [1]),
        .I2(tmp_52_fu_1483_p3),
        .I3(p_assign_7_4_i_reg_3516[3]),
        .I4(\tmp_25_reg_3536_reg[2]_i_3_0 [2]),
        .I5(\tmp_31_reg_3541[2]_i_35_n_0 ),
        .O(\tmp_31_reg_3541[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h02A2ABFB02A202A2)) 
    \tmp_31_reg_3541[2]_i_26 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .I1(\p_assign_6_4_i_reg_3503_reg[1]_0 ),
        .I2(tmp_52_fu_1483_p3),
        .I3(\p_assign_7_4_i_reg_3516_reg[2]_0 [0]),
        .I4(\p_assign_6_4_i_reg_3503_reg[0]_0 ),
        .I5(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .O(\tmp_31_reg_3541[2]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \tmp_31_reg_3541[2]_i_27 
       (.I0(\tmp_31_reg_3541[2]_i_36_n_0 ),
        .I1(p_assign_7_4_i_reg_3516[6]),
        .I2(tmp_52_fu_1483_p3),
        .I3(\p_assign_6_4_i_reg_3503_reg[10]_0 [4]),
        .I4(\tmp_25_reg_3536_reg[2]_i_3_0 [6]),
        .O(\tmp_31_reg_3541[2]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \tmp_31_reg_3541[2]_i_28 
       (.I0(\tmp_31_reg_3541[2]_i_37_n_0 ),
        .I1(p_assign_7_4_i_reg_3516[4]),
        .I2(tmp_52_fu_1483_p3),
        .I3(\p_assign_6_4_i_reg_3503_reg[10]_0 [2]),
        .I4(\tmp_25_reg_3536_reg[2]_i_3_0 [4]),
        .O(\tmp_31_reg_3541[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_31_reg_3541[2]_i_29 
       (.I0(p_assign_7_4_i_reg_3516[3]),
        .I1(tmp_52_fu_1483_p3),
        .I2(\p_assign_6_4_i_reg_3503_reg[10]_0 [1]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [3]),
        .I4(\tmp_31_reg_3541[2]_i_35_n_0 ),
        .I5(\tmp_25_reg_3536_reg[2]_i_3_0 [2]),
        .O(\tmp_31_reg_3541[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \tmp_31_reg_3541[2]_i_30 
       (.I0(\p_assign_6_4_i_reg_3503_reg[0]_0 ),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(\p_assign_7_4_i_reg_3516_reg[2]_0 [0]),
        .I3(tmp_52_fu_1483_p3),
        .I4(\p_assign_6_4_i_reg_3503_reg[1]_0 ),
        .I5(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .O(\tmp_31_reg_3541[2]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_31_reg_3541[2]_i_31 
       (.I0(p_assign_7_4_i_reg_3516[9]),
        .I1(tmp_52_fu_1483_p3),
        .I2(\p_assign_6_4_i_reg_3503_reg[10]_0 [7]),
        .O(\tmp_31_reg_3541[2]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \tmp_31_reg_3541[2]_i_32 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [9]),
        .I1(\p_assign_6_4_i_reg_3503_reg[10]_0 [7]),
        .I2(tmp_52_fu_1483_p3),
        .I3(p_assign_7_4_i_reg_3516[9]),
        .O(\tmp_31_reg_3541[2]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_31_reg_3541[2]_i_33 
       (.I0(p_assign_7_4_i_reg_3516[7]),
        .I1(tmp_52_fu_1483_p3),
        .I2(\p_assign_6_4_i_reg_3503_reg[10]_0 [5]),
        .O(\tmp_31_reg_3541[2]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_31_reg_3541[2]_i_34 
       (.I0(p_assign_7_4_i_reg_3516[5]),
        .I1(tmp_52_fu_1483_p3),
        .I2(\p_assign_6_4_i_reg_3503_reg[10]_0 [3]),
        .O(\tmp_31_reg_3541[2]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_31_reg_3541[2]_i_35 
       (.I0(\p_assign_7_4_i_reg_3516_reg[2]_0 [1]),
        .I1(tmp_52_fu_1483_p3),
        .I2(\p_assign_6_4_i_reg_3503_reg[10]_0 [0]),
        .O(\tmp_31_reg_3541[2]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \tmp_31_reg_3541[2]_i_36 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [7]),
        .I1(\p_assign_6_4_i_reg_3503_reg[10]_0 [5]),
        .I2(tmp_52_fu_1483_p3),
        .I3(p_assign_7_4_i_reg_3516[7]),
        .O(\tmp_31_reg_3541[2]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \tmp_31_reg_3541[2]_i_37 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [5]),
        .I1(\p_assign_6_4_i_reg_3503_reg[10]_0 [3]),
        .I2(tmp_52_fu_1483_p3),
        .I3(p_assign_7_4_i_reg_3516[5]),
        .O(\tmp_31_reg_3541[2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h6565655959596559)) 
    \tmp_31_reg_3541[2]_i_4 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(\p_assign_6_4_i_reg_3503_reg[0]_0 ),
        .I3(\p_assign_6_4_i_reg_3503_reg[1]_0 ),
        .I4(tmp_52_fu_1483_p3),
        .I5(\p_assign_7_4_i_reg_3516_reg[2]_0 [0]),
        .O(\tmp_31_reg_3541[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_31_reg_3541[2]_i_6 
       (.I0(tmp_52_fu_1483_p3),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [11]),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [10]),
        .I3(\p_assign_6_4_i_reg_3503_reg[10]_0 [8]),
        .O(\p_assign_6_4_i_reg_3503_reg[11]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_31_reg_3541[2]_i_9 
       (.I0(\p_assign_6_4_i_reg_3503_reg[10]_0 [7]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [9]),
        .I2(\p_assign_6_4_i_reg_3503_reg[10]_0 [6]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [8]),
        .O(\p_assign_6_4_i_reg_3503_reg[9]_0 ));
  FDRE \tmp_31_reg_3541_reg[0] 
       (.C(ap_clk),
        .CE(tmp_13_reg_35310),
        .D(\p_assign_6_4_i_reg_3503_reg[0]_0 ),
        .Q(\tmp_31_reg_3541_reg[0]_0 ),
        .R(1'b0));
  FDRE \tmp_31_reg_3541_reg[1] 
       (.C(ap_clk),
        .CE(tmp_13_reg_35310),
        .D(tmp_31_fu_1635_p3[1]),
        .Q(tmp_31_reg_3541[1]),
        .R(1'b0));
  FDRE \tmp_31_reg_3541_reg[2] 
       (.C(ap_clk),
        .CE(tmp_13_reg_35310),
        .D(tmp_31_fu_1635_p3[2]),
        .Q(tmp_31_reg_3541[2]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_31_reg_3541_reg[2]_i_10 
       (.CI(1'b0),
        .CO({\tmp_31_reg_3541_reg[2]_i_10_n_0 ,\tmp_31_reg_3541_reg[2]_i_10_n_1 ,\tmp_31_reg_3541_reg[2]_i_10_n_2 ,\tmp_31_reg_3541_reg[2]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_31_reg_3541[2]_i_23_n_0 ,\tmp_31_reg_3541[2]_i_24_n_0 ,\tmp_31_reg_3541[2]_i_25_n_0 ,\tmp_31_reg_3541[2]_i_26_n_0 }),
        .O(\NLW_tmp_31_reg_3541_reg[2]_i_10_O_UNCONNECTED [3:0]),
        .S({\tmp_31_reg_3541[2]_i_27_n_0 ,\tmp_31_reg_3541[2]_i_28_n_0 ,\tmp_31_reg_3541[2]_i_29_n_0 ,\tmp_31_reg_3541[2]_i_30_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_31_reg_3541_reg[2]_i_3 
       (.CI(\tmp_31_reg_3541_reg[2]_i_10_n_0 ),
        .CO({\NLW_tmp_31_reg_3541_reg[2]_i_3_CO_UNCONNECTED [3:2],\tmp_31_reg_3541_reg[2]_i_3_n_2 ,\tmp_31_reg_3541_reg[2]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_31_reg_3541[2]_i_11_n_0 ,\tmp_31_reg_3541[2]_i_12_n_0 }),
        .O(\NLW_tmp_31_reg_3541_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\tmp_31_reg_3541[2]_i_13_n_0 ,\tmp_31_reg_3541[2]_i_14_n_0 }));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_40_reg_4028[3]_i_2 
       (.I0(tmp_73_reg_3933[2]),
        .I1(tmp_74_reg_3948_reg_n_103),
        .I2(ap_reg_pp0_iter8_tmp_72_reg_3923_reg[2]),
        .O(\tmp_40_reg_4028[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_40_reg_4028[3]_i_3 
       (.I0(tmp_73_reg_3933[1]),
        .I1(tmp_74_reg_3948_reg_n_104),
        .I2(ap_reg_pp0_iter8_tmp_72_reg_3923_reg[1]),
        .O(\tmp_40_reg_4028[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_40_reg_4028[3]_i_4 
       (.I0(tmp_73_reg_3933[0]),
        .I1(tmp_74_reg_3948_reg_n_105),
        .I2(ap_reg_pp0_iter8_tmp_72_reg_3923_reg[0]),
        .O(\tmp_40_reg_4028[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_40_reg_4028[3]_i_5 
       (.I0(tmp_73_reg_3933[3]),
        .I1(tmp_74_reg_3948_reg_n_102),
        .I2(ap_reg_pp0_iter8_tmp_72_reg_3923_reg[3]),
        .I3(\tmp_40_reg_4028[3]_i_2_n_0 ),
        .O(\tmp_40_reg_4028[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_40_reg_4028[3]_i_6 
       (.I0(tmp_73_reg_3933[2]),
        .I1(tmp_74_reg_3948_reg_n_103),
        .I2(ap_reg_pp0_iter8_tmp_72_reg_3923_reg[2]),
        .I3(\tmp_40_reg_4028[3]_i_3_n_0 ),
        .O(\tmp_40_reg_4028[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_40_reg_4028[3]_i_7 
       (.I0(tmp_73_reg_3933[1]),
        .I1(tmp_74_reg_3948_reg_n_104),
        .I2(ap_reg_pp0_iter8_tmp_72_reg_3923_reg[1]),
        .I3(\tmp_40_reg_4028[3]_i_4_n_0 ),
        .O(\tmp_40_reg_4028[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_40_reg_4028[3]_i_8 
       (.I0(tmp_73_reg_3933[0]),
        .I1(tmp_74_reg_3948_reg_n_105),
        .I2(ap_reg_pp0_iter8_tmp_72_reg_3923_reg[0]),
        .O(\tmp_40_reg_4028[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_40_reg_4028[7]_i_2 
       (.I0(tmp_73_reg_3933[5]),
        .I1(tmp_74_reg_3948_reg_n_100),
        .I2(ap_reg_pp0_iter8_tmp_72_reg_3923_reg[5]),
        .O(\tmp_40_reg_4028[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_40_reg_4028[7]_i_3 
       (.I0(tmp_73_reg_3933[4]),
        .I1(tmp_74_reg_3948_reg_n_101),
        .I2(ap_reg_pp0_iter8_tmp_72_reg_3923_reg[4]),
        .O(\tmp_40_reg_4028[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_40_reg_4028[7]_i_4 
       (.I0(tmp_73_reg_3933[3]),
        .I1(tmp_74_reg_3948_reg_n_102),
        .I2(ap_reg_pp0_iter8_tmp_72_reg_3923_reg[3]),
        .O(\tmp_40_reg_4028[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp_40_reg_4028[7]_i_5 
       (.I0(ap_reg_pp0_iter8_tmp_72_reg_3923_reg[6]),
        .I1(tmp_74_reg_3948_reg_n_99),
        .I2(tmp_73_reg_3933[6]),
        .I3(tmp_74_reg_3948_reg_n_98),
        .I4(tmp_73_reg_3933[7]),
        .I5(ap_reg_pp0_iter8_tmp_72_reg_3923_reg[7]),
        .O(\tmp_40_reg_4028[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_40_reg_4028[7]_i_6 
       (.I0(\tmp_40_reg_4028[7]_i_2_n_0 ),
        .I1(tmp_74_reg_3948_reg_n_99),
        .I2(tmp_73_reg_3933[6]),
        .I3(ap_reg_pp0_iter8_tmp_72_reg_3923_reg[6]),
        .O(\tmp_40_reg_4028[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_40_reg_4028[7]_i_7 
       (.I0(tmp_73_reg_3933[5]),
        .I1(tmp_74_reg_3948_reg_n_100),
        .I2(ap_reg_pp0_iter8_tmp_72_reg_3923_reg[5]),
        .I3(\tmp_40_reg_4028[7]_i_3_n_0 ),
        .O(\tmp_40_reg_4028[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_40_reg_4028[7]_i_8 
       (.I0(tmp_73_reg_3933[4]),
        .I1(tmp_74_reg_3948_reg_n_101),
        .I2(ap_reg_pp0_iter8_tmp_72_reg_3923_reg[4]),
        .I3(\tmp_40_reg_4028[7]_i_4_n_0 ),
        .O(\tmp_40_reg_4028[7]_i_8_n_0 ));
  FDRE \tmp_40_reg_4028_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp_40_fu_2639_p2[0]),
        .Q(tmp_40_reg_4028[0]),
        .R(1'b0));
  FDRE \tmp_40_reg_4028_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp_40_fu_2639_p2[1]),
        .Q(tmp_40_reg_4028[1]),
        .R(1'b0));
  FDRE \tmp_40_reg_4028_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp_40_fu_2639_p2[2]),
        .Q(tmp_40_reg_4028[2]),
        .R(1'b0));
  FDRE \tmp_40_reg_4028_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp_40_fu_2639_p2[3]),
        .Q(tmp_40_reg_4028[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_40_reg_4028_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_40_reg_4028_reg[3]_i_1_n_0 ,\tmp_40_reg_4028_reg[3]_i_1_n_1 ,\tmp_40_reg_4028_reg[3]_i_1_n_2 ,\tmp_40_reg_4028_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_40_reg_4028[3]_i_2_n_0 ,\tmp_40_reg_4028[3]_i_3_n_0 ,\tmp_40_reg_4028[3]_i_4_n_0 ,1'b0}),
        .O(tmp_40_fu_2639_p2[3:0]),
        .S({\tmp_40_reg_4028[3]_i_5_n_0 ,\tmp_40_reg_4028[3]_i_6_n_0 ,\tmp_40_reg_4028[3]_i_7_n_0 ,\tmp_40_reg_4028[3]_i_8_n_0 }));
  FDRE \tmp_40_reg_4028_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp_40_fu_2639_p2[4]),
        .Q(tmp_40_reg_4028[4]),
        .R(1'b0));
  FDRE \tmp_40_reg_4028_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp_40_fu_2639_p2[5]),
        .Q(tmp_40_reg_4028[5]),
        .R(1'b0));
  FDRE \tmp_40_reg_4028_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp_40_fu_2639_p2[6]),
        .Q(tmp_40_reg_4028[6]),
        .R(1'b0));
  FDRE \tmp_40_reg_4028_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_4_3_i_reg_40330),
        .D(tmp_40_fu_2639_p2[7]),
        .Q(tmp_40_reg_4028[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_40_reg_4028_reg[7]_i_1 
       (.CI(\tmp_40_reg_4028_reg[3]_i_1_n_0 ),
        .CO({\NLW_tmp_40_reg_4028_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_40_reg_4028_reg[7]_i_1_n_1 ,\tmp_40_reg_4028_reg[7]_i_1_n_2 ,\tmp_40_reg_4028_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_40_reg_4028[7]_i_2_n_0 ,\tmp_40_reg_4028[7]_i_3_n_0 ,\tmp_40_reg_4028[7]_i_4_n_0 }),
        .O(tmp_40_fu_2639_p2[7:4]),
        .S({\tmp_40_reg_4028[7]_i_5_n_0 ,\tmp_40_reg_4028[7]_i_6_n_0 ,\tmp_40_reg_4028[7]_i_7_n_0 ,\tmp_40_reg_4028[7]_i_8_n_0 }));
  LUT6 #(
    .INIT(64'hFC3021EDFC30FC30)) 
    \tmp_5_reg_3526[1]_i_1 
       (.I0(\tmp_5_reg_3526_reg[2]_0 ),
        .I1(tmp_32_fu_1372_p3),
        .I2(\p_assign_6_1_i_reg_3449_reg[1]_0 ),
        .I3(\p_assign_6_4_i_reg_3503_reg[1]_0 ),
        .I4(\tmp_5_reg_3526_reg[2]_i_3_n_2 ),
        .I5(\tmp_5_reg_3526_reg[1]_0 ),
        .O(tmp_5_fu_1563_p3[1]));
  LUT6 #(
    .INIT(64'hF3C0FFDDF3C02200)) 
    \tmp_5_reg_3526[2]_i_1 
       (.I0(\tmp_5_reg_3526_reg[2]_0 ),
        .I1(tmp_32_fu_1372_p3),
        .I2(p_assign_7_1_i_reg_3462[2]),
        .I3(\p_assign_7_4_i_reg_3516_reg[2]_0 [1]),
        .I4(\tmp_5_reg_3526_reg[2]_i_3_n_2 ),
        .I5(\tmp_5_reg_3526[2]_i_4_n_0 ),
        .O(tmp_5_fu_1563_p3[2]));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    \tmp_5_reg_3526[2]_i_11 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [11]),
        .I1(\tmp_17_i_reg_3405_reg_n_0_[0] ),
        .I2(tmp_32_fu_1372_p3),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [10]),
        .I4(\p_assign_6_1_i_reg_3449_reg[10]_0 [7]),
        .I5(p_assign_7_1_i_reg_3462[10]),
        .O(\tmp_5_reg_3526[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_5_reg_3526[2]_i_12 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [9]),
        .I1(\tmp_5_reg_3526[2]_i_33_n_0 ),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [8]),
        .I3(\p_assign_6_1_i_reg_3449_reg[10]_0 [5]),
        .I4(tmp_32_fu_1372_p3),
        .I5(p_assign_7_1_i_reg_3462[8]),
        .O(\tmp_5_reg_3526[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    \tmp_5_reg_3526[2]_i_13 
       (.I0(\tmp_17_i_reg_3405_reg_n_0_[0] ),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [11]),
        .I2(p_assign_7_1_i_reg_3462[10]),
        .I3(tmp_32_fu_1372_p3),
        .I4(\p_assign_6_1_i_reg_3449_reg[10]_0 [7]),
        .I5(\tmp_25_reg_3536_reg[2]_i_3_0 [10]),
        .O(\tmp_5_reg_3526[2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \tmp_5_reg_3526[2]_i_14 
       (.I0(\tmp_5_reg_3526[2]_i_34_n_0 ),
        .I1(p_assign_7_1_i_reg_3462[8]),
        .I2(tmp_32_fu_1372_p3),
        .I3(\p_assign_6_1_i_reg_3449_reg[10]_0 [5]),
        .I4(\tmp_25_reg_3536_reg[2]_i_3_0 [8]),
        .O(\tmp_5_reg_3526[2]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_5_reg_3526[2]_i_15 
       (.I0(p_assign_7_1_i_reg_3462[2]),
        .I1(tmp_32_fu_1372_p3),
        .I2(\p_assign_7_4_i_reg_3516_reg[2]_0 [1]),
        .O(\tmp_5_reg_3526[2]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_5_reg_3526[2]_i_16 
       (.I0(\p_assign_6_4_i_reg_3503_reg[1]_0 ),
        .I1(tmp_32_fu_1372_p3),
        .I2(\p_assign_6_1_i_reg_3449_reg[1]_0 ),
        .O(\tmp_5_reg_3526[2]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_5_reg_3526[2]_i_21 
       (.I0(\p_assign_6_1_i_reg_3449_reg[10]_0 [4]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [7]),
        .I2(\p_assign_6_1_i_reg_3449_reg[10]_0 [3]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [6]),
        .O(\p_assign_6_1_i_reg_3449_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_5_reg_3526[2]_i_22 
       (.I0(\p_assign_6_1_i_reg_3449_reg[10]_0 [2]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [5]),
        .I2(\p_assign_6_1_i_reg_3449_reg[10]_0 [1]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [4]),
        .O(\p_assign_6_1_i_reg_3449_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_5_reg_3526[2]_i_23 
       (.I0(\p_assign_6_1_i_reg_3449_reg[10]_0 [0]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [3]),
        .I2(\p_assign_7_4_i_reg_3516_reg[2]_0 [1]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [2]),
        .O(\p_assign_6_1_i_reg_3449_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_5_reg_3526[2]_i_24 
       (.I0(\p_assign_6_1_i_reg_3449_reg[0]_0 ),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(\p_assign_6_1_i_reg_3449_reg[1]_0 ),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .O(\p_assign_6_1_i_reg_3449_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_5_reg_3526[2]_i_25 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [7]),
        .I1(\tmp_5_reg_3526[2]_i_35_n_0 ),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [6]),
        .I3(\p_assign_6_1_i_reg_3449_reg[10]_0 [3]),
        .I4(tmp_32_fu_1372_p3),
        .I5(p_assign_7_1_i_reg_3462[6]),
        .O(\tmp_5_reg_3526[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_5_reg_3526[2]_i_26 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [5]),
        .I1(\tmp_5_reg_3526[2]_i_36_n_0 ),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [4]),
        .I3(\p_assign_6_1_i_reg_3449_reg[10]_0 [1]),
        .I4(tmp_32_fu_1372_p3),
        .I5(p_assign_7_1_i_reg_3462[4]),
        .O(\tmp_5_reg_3526[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \tmp_5_reg_3526[2]_i_27 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [3]),
        .I1(\p_assign_6_1_i_reg_3449_reg[10]_0 [0]),
        .I2(tmp_32_fu_1372_p3),
        .I3(p_assign_7_1_i_reg_3462[3]),
        .I4(\tmp_25_reg_3536_reg[2]_i_3_0 [2]),
        .I5(\tmp_5_reg_3526[2]_i_15_n_0 ),
        .O(\tmp_5_reg_3526[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h40F4404040F4F4F4)) 
    \tmp_5_reg_3526[2]_i_28 
       (.I0(\p_assign_6_1_i_reg_3449_reg[0]_0 ),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .I3(\p_assign_6_4_i_reg_3503_reg[1]_0 ),
        .I4(tmp_32_fu_1372_p3),
        .I5(\p_assign_6_1_i_reg_3449_reg[1]_0 ),
        .O(\tmp_5_reg_3526[2]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \tmp_5_reg_3526[2]_i_29 
       (.I0(\tmp_5_reg_3526[2]_i_37_n_0 ),
        .I1(p_assign_7_1_i_reg_3462[6]),
        .I2(tmp_32_fu_1372_p3),
        .I3(\p_assign_6_1_i_reg_3449_reg[10]_0 [3]),
        .I4(\tmp_25_reg_3536_reg[2]_i_3_0 [6]),
        .O(\tmp_5_reg_3526[2]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \tmp_5_reg_3526[2]_i_30 
       (.I0(\tmp_5_reg_3526[2]_i_38_n_0 ),
        .I1(p_assign_7_1_i_reg_3462[4]),
        .I2(tmp_32_fu_1372_p3),
        .I3(\p_assign_6_1_i_reg_3449_reg[10]_0 [1]),
        .I4(\tmp_25_reg_3536_reg[2]_i_3_0 [4]),
        .O(\tmp_5_reg_3526[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_5_reg_3526[2]_i_31 
       (.I0(p_assign_7_1_i_reg_3462[3]),
        .I1(tmp_32_fu_1372_p3),
        .I2(\p_assign_6_1_i_reg_3449_reg[10]_0 [0]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [3]),
        .I4(\tmp_5_reg_3526[2]_i_15_n_0 ),
        .I5(\tmp_25_reg_3536_reg[2]_i_3_0 [2]),
        .O(\tmp_5_reg_3526[2]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    \tmp_5_reg_3526[2]_i_32 
       (.I0(\p_assign_6_1_i_reg_3449_reg[0]_0 ),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .I3(\p_assign_6_1_i_reg_3449_reg[1]_0 ),
        .I4(tmp_32_fu_1372_p3),
        .I5(\p_assign_6_4_i_reg_3503_reg[1]_0 ),
        .O(\tmp_5_reg_3526[2]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_5_reg_3526[2]_i_33 
       (.I0(p_assign_7_1_i_reg_3462[9]),
        .I1(tmp_32_fu_1372_p3),
        .I2(\p_assign_6_1_i_reg_3449_reg[10]_0 [6]),
        .O(\tmp_5_reg_3526[2]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \tmp_5_reg_3526[2]_i_34 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [9]),
        .I1(\p_assign_6_1_i_reg_3449_reg[10]_0 [6]),
        .I2(tmp_32_fu_1372_p3),
        .I3(p_assign_7_1_i_reg_3462[9]),
        .O(\tmp_5_reg_3526[2]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_5_reg_3526[2]_i_35 
       (.I0(p_assign_7_1_i_reg_3462[7]),
        .I1(tmp_32_fu_1372_p3),
        .I2(\p_assign_6_1_i_reg_3449_reg[10]_0 [4]),
        .O(\tmp_5_reg_3526[2]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_5_reg_3526[2]_i_36 
       (.I0(p_assign_7_1_i_reg_3462[5]),
        .I1(tmp_32_fu_1372_p3),
        .I2(\p_assign_6_1_i_reg_3449_reg[10]_0 [2]),
        .O(\tmp_5_reg_3526[2]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \tmp_5_reg_3526[2]_i_37 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [7]),
        .I1(\p_assign_6_1_i_reg_3449_reg[10]_0 [4]),
        .I2(tmp_32_fu_1372_p3),
        .I3(p_assign_7_1_i_reg_3462[7]),
        .O(\tmp_5_reg_3526[2]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \tmp_5_reg_3526[2]_i_38 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [5]),
        .I1(\p_assign_6_1_i_reg_3449_reg[10]_0 [2]),
        .I2(tmp_32_fu_1372_p3),
        .I3(p_assign_7_1_i_reg_3462[5]),
        .O(\tmp_5_reg_3526[2]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hB4D24B2D)) 
    \tmp_5_reg_3526[2]_i_4 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I1(\p_assign_6_1_i_reg_3449_reg[0]_0 ),
        .I2(\tmp_5_reg_3526[2]_i_15_n_0 ),
        .I3(\tmp_5_reg_3526[2]_i_16_n_0 ),
        .I4(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .O(\tmp_5_reg_3526[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_5_reg_3526[2]_i_6 
       (.I0(tmp_32_fu_1372_p3),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [11]),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [10]),
        .I3(\p_assign_6_1_i_reg_3449_reg[10]_0 [7]),
        .O(\p_assign_6_1_i_reg_3449_reg[11]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_5_reg_3526[2]_i_9 
       (.I0(\p_assign_6_1_i_reg_3449_reg[10]_0 [6]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [9]),
        .I2(\p_assign_6_1_i_reg_3449_reg[10]_0 [5]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [8]),
        .O(\p_assign_6_1_i_reg_3449_reg[9]_0 ));
  FDRE \tmp_5_reg_3526_reg[0] 
       (.C(ap_clk),
        .CE(tmp_13_reg_35310),
        .D(\p_assign_6_1_i_reg_3449_reg[0]_0 ),
        .Q(\tmp_5_reg_3526_reg[0]_0 ),
        .R(1'b0));
  FDRE \tmp_5_reg_3526_reg[1] 
       (.C(ap_clk),
        .CE(tmp_13_reg_35310),
        .D(tmp_5_fu_1563_p3[1]),
        .Q(tmp_5_reg_3526[1]),
        .R(1'b0));
  FDRE \tmp_5_reg_3526_reg[2] 
       (.C(ap_clk),
        .CE(tmp_13_reg_35310),
        .D(tmp_5_fu_1563_p3[2]),
        .Q(tmp_5_reg_3526[2]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_5_reg_3526_reg[2]_i_10 
       (.CI(1'b0),
        .CO({\tmp_5_reg_3526_reg[2]_i_10_n_0 ,\tmp_5_reg_3526_reg[2]_i_10_n_1 ,\tmp_5_reg_3526_reg[2]_i_10_n_2 ,\tmp_5_reg_3526_reg[2]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_5_reg_3526[2]_i_25_n_0 ,\tmp_5_reg_3526[2]_i_26_n_0 ,\tmp_5_reg_3526[2]_i_27_n_0 ,\tmp_5_reg_3526[2]_i_28_n_0 }),
        .O(\NLW_tmp_5_reg_3526_reg[2]_i_10_O_UNCONNECTED [3:0]),
        .S({\tmp_5_reg_3526[2]_i_29_n_0 ,\tmp_5_reg_3526[2]_i_30_n_0 ,\tmp_5_reg_3526[2]_i_31_n_0 ,\tmp_5_reg_3526[2]_i_32_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_5_reg_3526_reg[2]_i_3 
       (.CI(\tmp_5_reg_3526_reg[2]_i_10_n_0 ),
        .CO({\NLW_tmp_5_reg_3526_reg[2]_i_3_CO_UNCONNECTED [3:2],\tmp_5_reg_3526_reg[2]_i_3_n_2 ,\tmp_5_reg_3526_reg[2]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_5_reg_3526[2]_i_11_n_0 ,\tmp_5_reg_3526[2]_i_12_n_0 }),
        .O(\NLW_tmp_5_reg_3526_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\tmp_5_reg_3526[2]_i_13_n_0 ,\tmp_5_reg_3526[2]_i_14_n_0 }));
  LUT6 #(
    .INIT(64'hFC3021EDFC30FC30)) 
    \tmp_60_reg_3521[1]_i_1 
       (.I0(\tmp_60_reg_3521_reg[1]_0 ),
        .I1(tmp_26_fu_1330_p3),
        .I2(\p_assign_6_4_i_reg_3503_reg[1]_0 ),
        .I3(\p_assign_7_4_i_reg_3516_reg[2]_0 [0]),
        .I4(\tmp_60_reg_3521_reg[2]_i_4_n_2 ),
        .I5(\tmp_60_reg_3521_reg[1]_1 ),
        .O(tmp_60_fu_1539_p3[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_60_reg_3521[2]_i_1 
       (.I0(tmp_115_i_reg_3422),
        .I1(ap_CS_fsm_state3),
        .O(tmp_13_reg_35310));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_60_reg_3521[2]_i_10 
       (.I0(\tmp_118_i_reg_3431_reg[10]_0 [6]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [9]),
        .I2(\tmp_118_i_reg_3431_reg[10]_0 [5]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [8]),
        .O(\tmp_118_i_reg_3431_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    \tmp_60_reg_3521[2]_i_12 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [11]),
        .I1(p_assign_7_i_reg_3444[11]),
        .I2(tmp_26_fu_1330_p3),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [10]),
        .I4(\tmp_118_i_reg_3431_reg[10]_0 [7]),
        .I5(p_assign_7_i_reg_3444[10]),
        .O(\tmp_60_reg_3521[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_60_reg_3521[2]_i_13 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [9]),
        .I1(\tmp_60_reg_3521[2]_i_32_n_0 ),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [8]),
        .I3(\tmp_118_i_reg_3431_reg[10]_0 [5]),
        .I4(tmp_26_fu_1330_p3),
        .I5(p_assign_7_i_reg_3444[8]),
        .O(\tmp_60_reg_3521[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    \tmp_60_reg_3521[2]_i_14 
       (.I0(p_assign_7_i_reg_3444[11]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [11]),
        .I2(p_assign_7_i_reg_3444[10]),
        .I3(tmp_26_fu_1330_p3),
        .I4(\tmp_118_i_reg_3431_reg[10]_0 [7]),
        .I5(\tmp_25_reg_3536_reg[2]_i_3_0 [10]),
        .O(\tmp_60_reg_3521[2]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \tmp_60_reg_3521[2]_i_15 
       (.I0(\tmp_60_reg_3521[2]_i_33_n_0 ),
        .I1(p_assign_7_i_reg_3444[8]),
        .I2(tmp_26_fu_1330_p3),
        .I3(\tmp_118_i_reg_3431_reg[10]_0 [5]),
        .I4(\tmp_25_reg_3536_reg[2]_i_3_0 [8]),
        .O(\tmp_60_reg_3521[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFC3021EDFC30FC30)) 
    \tmp_60_reg_3521[2]_i_2 
       (.I0(\tmp_60_reg_3521_reg[1]_0 ),
        .I1(tmp_26_fu_1330_p3),
        .I2(\p_assign_7_3_i_reg_3498_reg[2]_0 ),
        .I3(p_assign_7_i_reg_3444[2]),
        .I4(\tmp_60_reg_3521_reg[2]_i_4_n_2 ),
        .I5(\tmp_60_reg_3521[2]_i_5_n_0 ),
        .O(tmp_60_fu_1539_p3[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_60_reg_3521[2]_i_20 
       (.I0(\tmp_118_i_reg_3431_reg[10]_0 [4]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [7]),
        .I2(\tmp_118_i_reg_3431_reg[10]_0 [3]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [6]),
        .O(\tmp_118_i_reg_3431_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_60_reg_3521[2]_i_21 
       (.I0(\tmp_118_i_reg_3431_reg[10]_0 [2]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [5]),
        .I2(\tmp_118_i_reg_3431_reg[10]_0 [1]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [4]),
        .O(\tmp_118_i_reg_3431_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_60_reg_3521[2]_i_22 
       (.I0(\tmp_118_i_reg_3431_reg[10]_0 [0]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [3]),
        .I2(\p_assign_7_3_i_reg_3498_reg[2]_0 ),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [2]),
        .O(\tmp_118_i_reg_3431_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_60_reg_3521[2]_i_23 
       (.I0(\p_assign_6_4_i_reg_3503_reg[0]_0 ),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(\p_assign_6_4_i_reg_3503_reg[1]_0 ),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .O(\tmp_118_i_reg_3431_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_60_reg_3521[2]_i_24 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [7]),
        .I1(\tmp_60_reg_3521[2]_i_34_n_0 ),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [6]),
        .I3(\tmp_118_i_reg_3431_reg[10]_0 [3]),
        .I4(tmp_26_fu_1330_p3),
        .I5(p_assign_7_i_reg_3444[6]),
        .O(\tmp_60_reg_3521[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_60_reg_3521[2]_i_25 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [5]),
        .I1(\tmp_60_reg_3521[2]_i_35_n_0 ),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [4]),
        .I3(\tmp_118_i_reg_3431_reg[10]_0 [1]),
        .I4(tmp_26_fu_1330_p3),
        .I5(p_assign_7_i_reg_3444[4]),
        .O(\tmp_60_reg_3521[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \tmp_60_reg_3521[2]_i_26 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [3]),
        .I1(\tmp_118_i_reg_3431_reg[10]_0 [0]),
        .I2(tmp_26_fu_1330_p3),
        .I3(p_assign_7_i_reg_3444[3]),
        .I4(\tmp_25_reg_3536_reg[2]_i_3_0 [2]),
        .I5(\tmp_60_reg_3521[2]_i_36_n_0 ),
        .O(\tmp_60_reg_3521[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h02A2ABFB02A202A2)) 
    \tmp_60_reg_3521[2]_i_27 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .I1(\p_assign_6_4_i_reg_3503_reg[1]_0 ),
        .I2(tmp_26_fu_1330_p3),
        .I3(\p_assign_7_4_i_reg_3516_reg[2]_0 [0]),
        .I4(\p_assign_6_4_i_reg_3503_reg[0]_0 ),
        .I5(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .O(\tmp_60_reg_3521[2]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \tmp_60_reg_3521[2]_i_28 
       (.I0(\tmp_60_reg_3521[2]_i_37_n_0 ),
        .I1(p_assign_7_i_reg_3444[6]),
        .I2(tmp_26_fu_1330_p3),
        .I3(\tmp_118_i_reg_3431_reg[10]_0 [3]),
        .I4(\tmp_25_reg_3536_reg[2]_i_3_0 [6]),
        .O(\tmp_60_reg_3521[2]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \tmp_60_reg_3521[2]_i_29 
       (.I0(\tmp_60_reg_3521[2]_i_38_n_0 ),
        .I1(p_assign_7_i_reg_3444[4]),
        .I2(tmp_26_fu_1330_p3),
        .I3(\tmp_118_i_reg_3431_reg[10]_0 [1]),
        .I4(\tmp_25_reg_3536_reg[2]_i_3_0 [4]),
        .O(\tmp_60_reg_3521[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_60_reg_3521[2]_i_30 
       (.I0(p_assign_7_i_reg_3444[3]),
        .I1(tmp_26_fu_1330_p3),
        .I2(\tmp_118_i_reg_3431_reg[10]_0 [0]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [3]),
        .I4(\tmp_60_reg_3521[2]_i_36_n_0 ),
        .I5(\tmp_25_reg_3536_reg[2]_i_3_0 [2]),
        .O(\tmp_60_reg_3521[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \tmp_60_reg_3521[2]_i_31 
       (.I0(\p_assign_6_4_i_reg_3503_reg[0]_0 ),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(\p_assign_7_4_i_reg_3516_reg[2]_0 [0]),
        .I3(tmp_26_fu_1330_p3),
        .I4(\p_assign_6_4_i_reg_3503_reg[1]_0 ),
        .I5(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .O(\tmp_60_reg_3521[2]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_60_reg_3521[2]_i_32 
       (.I0(p_assign_7_i_reg_3444[9]),
        .I1(tmp_26_fu_1330_p3),
        .I2(\tmp_118_i_reg_3431_reg[10]_0 [6]),
        .O(\tmp_60_reg_3521[2]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \tmp_60_reg_3521[2]_i_33 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [9]),
        .I1(\tmp_118_i_reg_3431_reg[10]_0 [6]),
        .I2(tmp_26_fu_1330_p3),
        .I3(p_assign_7_i_reg_3444[9]),
        .O(\tmp_60_reg_3521[2]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_60_reg_3521[2]_i_34 
       (.I0(p_assign_7_i_reg_3444[7]),
        .I1(tmp_26_fu_1330_p3),
        .I2(\tmp_118_i_reg_3431_reg[10]_0 [4]),
        .O(\tmp_60_reg_3521[2]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_60_reg_3521[2]_i_35 
       (.I0(p_assign_7_i_reg_3444[5]),
        .I1(tmp_26_fu_1330_p3),
        .I2(\tmp_118_i_reg_3431_reg[10]_0 [2]),
        .O(\tmp_60_reg_3521[2]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_60_reg_3521[2]_i_36 
       (.I0(p_assign_7_i_reg_3444[2]),
        .I1(tmp_26_fu_1330_p3),
        .I2(\p_assign_7_3_i_reg_3498_reg[2]_0 ),
        .O(\tmp_60_reg_3521[2]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \tmp_60_reg_3521[2]_i_37 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [7]),
        .I1(\tmp_118_i_reg_3431_reg[10]_0 [4]),
        .I2(tmp_26_fu_1330_p3),
        .I3(p_assign_7_i_reg_3444[7]),
        .O(\tmp_60_reg_3521[2]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \tmp_60_reg_3521[2]_i_38 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [5]),
        .I1(\tmp_118_i_reg_3431_reg[10]_0 [2]),
        .I2(tmp_26_fu_1330_p3),
        .I3(p_assign_7_i_reg_3444[5]),
        .O(\tmp_60_reg_3521[2]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h6565655959596559)) 
    \tmp_60_reg_3521[2]_i_5 
       (.I0(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(\p_assign_6_4_i_reg_3503_reg[0]_0 ),
        .I3(\p_assign_6_4_i_reg_3503_reg[1]_0 ),
        .I4(tmp_26_fu_1330_p3),
        .I5(\p_assign_7_4_i_reg_3516_reg[2]_0 [0]),
        .O(\tmp_60_reg_3521[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_60_reg_3521[2]_i_7 
       (.I0(tmp_26_fu_1330_p3),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [11]),
        .I2(\tmp_25_reg_3536_reg[2]_i_3_0 [10]),
        .I3(\tmp_118_i_reg_3431_reg[10]_0 [7]),
        .O(\tmp_118_i_reg_3431_reg[11]_0 ));
  FDRE \tmp_60_reg_3521_reg[1] 
       (.C(ap_clk),
        .CE(tmp_13_reg_35310),
        .D(tmp_60_fu_1539_p3[1]),
        .Q(tmp_60_reg_3521[1]),
        .R(1'b0));
  FDRE \tmp_60_reg_3521_reg[2] 
       (.C(ap_clk),
        .CE(tmp_13_reg_35310),
        .D(tmp_60_fu_1539_p3[2]),
        .Q(tmp_60_reg_3521[2]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_60_reg_3521_reg[2]_i_11 
       (.CI(1'b0),
        .CO({\tmp_60_reg_3521_reg[2]_i_11_n_0 ,\tmp_60_reg_3521_reg[2]_i_11_n_1 ,\tmp_60_reg_3521_reg[2]_i_11_n_2 ,\tmp_60_reg_3521_reg[2]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_60_reg_3521[2]_i_24_n_0 ,\tmp_60_reg_3521[2]_i_25_n_0 ,\tmp_60_reg_3521[2]_i_26_n_0 ,\tmp_60_reg_3521[2]_i_27_n_0 }),
        .O(\NLW_tmp_60_reg_3521_reg[2]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_60_reg_3521[2]_i_28_n_0 ,\tmp_60_reg_3521[2]_i_29_n_0 ,\tmp_60_reg_3521[2]_i_30_n_0 ,\tmp_60_reg_3521[2]_i_31_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_60_reg_3521_reg[2]_i_4 
       (.CI(\tmp_60_reg_3521_reg[2]_i_11_n_0 ),
        .CO({\NLW_tmp_60_reg_3521_reg[2]_i_4_CO_UNCONNECTED [3:2],\tmp_60_reg_3521_reg[2]_i_4_n_2 ,\tmp_60_reg_3521_reg[2]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_60_reg_3521[2]_i_12_n_0 ,\tmp_60_reg_3521[2]_i_13_n_0 }),
        .O(\NLW_tmp_60_reg_3521_reg[2]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\tmp_60_reg_3521[2]_i_14_n_0 ,\tmp_60_reg_3521[2]_i_15_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \tmp_61_reg_3551[1]_i_1 
       (.I0(\tmp_31_reg_3541_reg[0]_0 ),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(tmp_60_reg_3521[1]),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .O(\tmp_61_reg_3551[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_61_reg_3551[2]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_115_i_reg_3422),
        .O(row_assign_8_1_t_i_reg_35560));
  LUT6 #(
    .INIT(64'hA2FB5D045D04A2FB)) 
    \tmp_61_reg_3551[2]_i_2 
       (.I0(tmp_60_reg_3521[1]),
        .I1(\tmp_25_reg_3536_reg[2]_i_3_0 [0]),
        .I2(\tmp_31_reg_3541_reg[0]_0 ),
        .I3(\tmp_25_reg_3536_reg[2]_i_3_0 [1]),
        .I4(tmp_60_reg_3521[2]),
        .I5(\tmp_25_reg_3536_reg[2]_i_3_0 [2]),
        .O(tmp_61_fu_1653_p2));
  FDRE \tmp_61_reg_3551_reg[1] 
       (.C(ap_clk),
        .CE(row_assign_8_1_t_i_reg_35560),
        .D(\tmp_61_reg_3551[1]_i_1_n_0 ),
        .Q(tmp_61_reg_3551[1]),
        .R(1'b0));
  FDRE \tmp_61_reg_3551_reg[2] 
       (.C(ap_clk),
        .CE(row_assign_8_1_t_i_reg_35560),
        .D(tmp_61_fu_1653_p2),
        .Q(tmp_61_reg_3551[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_67_reg_3591[0]_i_1 
       (.I0(p_32_in),
        .I1(\exitcond388_i_i_reg_3576_reg[0]_0 ),
        .O(ImagLoc_x_reg_35850));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \tmp_67_reg_3591[0]_i_2 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\tmp_67_reg_3591[0]_i_4_n_0 ),
        .I3(Q[8]),
        .I4(Q[10]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_67_reg_3591[0]_i_4 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\tmp_67_reg_3591[0]_i_4_n_0 ));
  FDRE \tmp_67_reg_3591_reg[0] 
       (.C(ap_clk),
        .CE(ImagLoc_x_reg_35850),
        .D(p_0_in),
        .Q(tmp_67_reg_3591),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \tmp_69_reg_3616[1]_i_1 
       (.I0(\p_p2_i_i_i_reg_3597_reg[10]_0 [0]),
        .I1(\tmp_69_reg_3616_reg[1]_0 ),
        .I2(tmp_67_reg_3591),
        .I3(\tmp_69_reg_3616_reg[1]_1 ),
        .I4(\ImagLoc_x_reg_3585_reg[10]_0 [0]),
        .I5(p_assign_2_fu_1771_p2[1]),
        .O(tmp_69_fu_1809_p1[1]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \tmp_69_reg_3616[2]_i_1 
       (.I0(\p_p2_i_i_i_reg_3597_reg[2]_0 ),
        .I1(\tmp_69_reg_3616_reg[1]_0 ),
        .I2(tmp_67_reg_3591),
        .I3(\tmp_69_reg_3616_reg[1]_1 ),
        .I4(\ImagLoc_x_reg_3585_reg[10]_0 [1]),
        .I5(p_assign_2_fu_1771_p2[2]),
        .O(tmp_69_fu_1809_p1[2]));
  FDRE \tmp_69_reg_3616_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_36210),
        .D(\ImagLoc_x_reg_3585_reg[0]_0 ),
        .Q(ADDRBWRADDR[0]),
        .R(1'b0));
  FDRE \tmp_69_reg_3616_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_36210),
        .D(tmp_69_fu_1809_p1[1]),
        .Q(ADDRBWRADDR[1]),
        .R(1'b0));
  FDRE \tmp_69_reg_3616_reg[2] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_36210),
        .D(tmp_69_fu_1809_p1[2]),
        .Q(ADDRBWRADDR[2]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_72_reg_3923_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_8_fu_566}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_72_reg_3923_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_72_reg_3923_reg_0[7],tmp_72_reg_3923_reg_0[7],tmp_72_reg_3923_reg_0[7],tmp_72_reg_3923_reg_0[7],tmp_72_reg_3923_reg_0[7],tmp_72_reg_3923_reg_0[7],tmp_72_reg_3923_reg_0[7],tmp_72_reg_3923_reg_0[7],tmp_72_reg_3923_reg_0[7],tmp_72_reg_3923_reg_0[7],tmp_72_reg_3923_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_72_reg_3923_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_72_reg_3923_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_72_reg_3923_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_2_0_1_i_reg_38310),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Filter2D_U0_p_kernel_val_2_V_0_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_2_2_2_i_reg_39060),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_72_reg_3923_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_72_reg_3923_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_72_reg_3923_reg_P_UNCONNECTED[47:17],tmp_72_reg_3923_reg_n_89,tmp_72_reg_3923_reg_n_90,tmp_72_reg_3923_reg_n_91,tmp_72_reg_3923_reg_n_92,tmp_72_reg_3923_reg_n_93,tmp_72_reg_3923_reg_n_94,tmp_72_reg_3923_reg_n_95,tmp_72_reg_3923_reg_n_96,tmp_72_reg_3923_reg_n_97,tmp_72_reg_3923_reg_n_98,tmp_72_reg_3923_reg_n_99,tmp_72_reg_3923_reg_n_100,tmp_72_reg_3923_reg_n_101,tmp_72_reg_3923_reg_n_102,tmp_72_reg_3923_reg_n_103,tmp_72_reg_3923_reg_n_104,tmp_72_reg_3923_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_72_reg_3923_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_72_reg_3923_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_72_reg_3923_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_72_reg_3923_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_72_reg_3923_reg_i_1
       (.I0(ap_reg_pp0_iter4_or_cond_i_i_reg_3603),
        .I1(k_buf_0_val_9_U_n_1),
        .O(r_V_2_0_1_i_reg_38310));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_72_reg_3923_reg_i_2
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(\ap_CS_fsm_reg[0]_2 ),
        .O(Filter2D_U0_p_kernel_val_2_V_0_read));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_72_reg_3923_reg_i_3
       (.I0(ap_reg_pp0_iter6_or_cond_i_i_reg_3603),
        .I1(k_buf_0_val_9_U_n_1),
        .O(r_V_2_2_2_i_reg_39060));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_73_reg_3933[3]_i_2 
       (.I0(tmp38_reg_3901_reg_n_102),
        .I1(tmp36_reg_3896_reg_n_102),
        .O(\tmp_73_reg_3933[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_73_reg_3933[3]_i_3 
       (.I0(tmp38_reg_3901_reg_n_103),
        .I1(tmp36_reg_3896_reg_n_103),
        .O(\tmp_73_reg_3933[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_73_reg_3933[3]_i_4 
       (.I0(tmp38_reg_3901_reg_n_104),
        .I1(tmp36_reg_3896_reg_n_104),
        .O(\tmp_73_reg_3933[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_73_reg_3933[3]_i_5 
       (.I0(tmp38_reg_3901_reg_n_105),
        .I1(tmp36_reg_3896_reg_n_105),
        .O(\tmp_73_reg_3933[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_73_reg_3933[7]_i_2 
       (.I0(tmp38_reg_3901_reg_n_98),
        .I1(tmp36_reg_3896_reg_n_98),
        .O(\tmp_73_reg_3933[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_73_reg_3933[7]_i_3 
       (.I0(tmp38_reg_3901_reg_n_99),
        .I1(tmp36_reg_3896_reg_n_99),
        .O(\tmp_73_reg_3933[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_73_reg_3933[7]_i_4 
       (.I0(tmp38_reg_3901_reg_n_100),
        .I1(tmp36_reg_3896_reg_n_100),
        .O(\tmp_73_reg_3933[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_73_reg_3933[7]_i_5 
       (.I0(tmp38_reg_3901_reg_n_101),
        .I1(tmp36_reg_3896_reg_n_101),
        .O(\tmp_73_reg_3933[7]_i_5_n_0 ));
  FDRE \tmp_73_reg_3933_reg[0] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp_73_reg_3933_reg[3]_i_1_n_7 ),
        .Q(tmp_73_reg_3933[0]),
        .R(1'b0));
  FDRE \tmp_73_reg_3933_reg[1] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp_73_reg_3933_reg[3]_i_1_n_6 ),
        .Q(tmp_73_reg_3933[1]),
        .R(1'b0));
  FDRE \tmp_73_reg_3933_reg[2] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp_73_reg_3933_reg[3]_i_1_n_5 ),
        .Q(tmp_73_reg_3933[2]),
        .R(1'b0));
  FDRE \tmp_73_reg_3933_reg[3] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp_73_reg_3933_reg[3]_i_1_n_4 ),
        .Q(tmp_73_reg_3933[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_73_reg_3933_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_73_reg_3933_reg[3]_i_1_n_0 ,\tmp_73_reg_3933_reg[3]_i_1_n_1 ,\tmp_73_reg_3933_reg[3]_i_1_n_2 ,\tmp_73_reg_3933_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp38_reg_3901_reg_n_102,tmp38_reg_3901_reg_n_103,tmp38_reg_3901_reg_n_104,tmp38_reg_3901_reg_n_105}),
        .O({\tmp_73_reg_3933_reg[3]_i_1_n_4 ,\tmp_73_reg_3933_reg[3]_i_1_n_5 ,\tmp_73_reg_3933_reg[3]_i_1_n_6 ,\tmp_73_reg_3933_reg[3]_i_1_n_7 }),
        .S({\tmp_73_reg_3933[3]_i_2_n_0 ,\tmp_73_reg_3933[3]_i_3_n_0 ,\tmp_73_reg_3933[3]_i_4_n_0 ,\tmp_73_reg_3933[3]_i_5_n_0 }));
  FDRE \tmp_73_reg_3933_reg[4] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp_73_reg_3933_reg[7]_i_1_n_7 ),
        .Q(tmp_73_reg_3933[4]),
        .R(1'b0));
  FDRE \tmp_73_reg_3933_reg[5] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp_73_reg_3933_reg[7]_i_1_n_6 ),
        .Q(tmp_73_reg_3933[5]),
        .R(1'b0));
  FDRE \tmp_73_reg_3933_reg[6] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp_73_reg_3933_reg[7]_i_1_n_5 ),
        .Q(tmp_73_reg_3933[6]),
        .R(1'b0));
  FDRE \tmp_73_reg_3933_reg[7] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp_73_reg_3933_reg[7]_i_1_n_4 ),
        .Q(tmp_73_reg_3933[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_73_reg_3933_reg[7]_i_1 
       (.CI(\tmp_73_reg_3933_reg[3]_i_1_n_0 ),
        .CO({\tmp_73_reg_3933_reg[7]_i_1_n_0 ,\tmp_73_reg_3933_reg[7]_i_1_n_1 ,\tmp_73_reg_3933_reg[7]_i_1_n_2 ,\tmp_73_reg_3933_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp38_reg_3901_reg_n_98,tmp38_reg_3901_reg_n_99,tmp38_reg_3901_reg_n_100,tmp38_reg_3901_reg_n_101}),
        .O({\tmp_73_reg_3933_reg[7]_i_1_n_4 ,\tmp_73_reg_3933_reg[7]_i_1_n_5 ,\tmp_73_reg_3933_reg[7]_i_1_n_6 ,\tmp_73_reg_3933_reg[7]_i_1_n_7 }),
        .S({\tmp_73_reg_3933[7]_i_2_n_0 ,\tmp_73_reg_3933[7]_i_3_n_0 ,\tmp_73_reg_3933[7]_i_4_n_0 ,\tmp_73_reg_3933[7]_i_5_n_0 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_74_reg_3948_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_9_fu_570}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_74_reg_3948_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_2_2_i_reg_3906_reg_0[7],r_V_2_2_2_i_reg_3906_reg_0[7],r_V_2_2_2_i_reg_3906_reg_0[7],r_V_2_2_2_i_reg_3906_reg_0[7],r_V_2_2_2_i_reg_3906_reg_0[7],r_V_2_2_2_i_reg_3906_reg_0[7],r_V_2_2_2_i_reg_3906_reg_0[7],r_V_2_2_2_i_reg_3906_reg_0[7],r_V_2_2_2_i_reg_3906_reg_0[7],r_V_2_2_2_i_reg_3906_reg_0[7],r_V_2_2_2_i_reg_3906_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_74_reg_3948_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,r_V_2_2_4_i_reg_3917_reg_n_98,r_V_2_2_4_i_reg_3917_reg_n_99,r_V_2_2_4_i_reg_3917_reg_n_100,r_V_2_2_4_i_reg_3917_reg_n_101,r_V_2_2_4_i_reg_3917_reg_n_102,r_V_2_2_4_i_reg_3917_reg_n_103,r_V_2_2_4_i_reg_3917_reg_n_104,r_V_2_2_4_i_reg_3917_reg_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_74_reg_3948_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_74_reg_3948_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_V_2_0_1_i_reg_38310),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Filter2D_U0_p_kernel_val_2_V_0_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(r_V_2_2_2_i_reg_39060),
        .CEP(r_V_2_3_2_i_reg_39630),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_74_reg_3948_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_74_reg_3948_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_74_reg_3948_reg_P_UNCONNECTED[47:8],tmp_74_reg_3948_reg_n_98,tmp_74_reg_3948_reg_n_99,tmp_74_reg_3948_reg_n_100,tmp_74_reg_3948_reg_n_101,tmp_74_reg_3948_reg_n_102,tmp_74_reg_3948_reg_n_103,tmp_74_reg_3948_reg_n_104,tmp_74_reg_3948_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_74_reg_3948_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_74_reg_3948_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_74_reg_3948_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_74_reg_3948_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_75_reg_3958[0]_i_2 
       (.I0(tmp49_reg_3928_reg_n_102),
        .I1(ap_reg_pp0_iter7_tmp47_reg_3886[3]),
        .O(\tmp_75_reg_3958[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_75_reg_3958[0]_i_3 
       (.I0(tmp49_reg_3928_reg_n_103),
        .I1(ap_reg_pp0_iter7_tmp47_reg_3886[2]),
        .O(\tmp_75_reg_3958[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_75_reg_3958[0]_i_4 
       (.I0(tmp49_reg_3928_reg_n_104),
        .I1(ap_reg_pp0_iter7_tmp47_reg_3886[1]),
        .O(\tmp_75_reg_3958[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_75_reg_3958[0]_i_5 
       (.I0(tmp49_reg_3928_reg_n_105),
        .I1(ap_reg_pp0_iter7_tmp47_reg_3886[0]),
        .O(\tmp_75_reg_3958[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_75_reg_3958[4]_i_2 
       (.I0(tmp49_reg_3928_reg_n_98),
        .I1(ap_reg_pp0_iter7_tmp47_reg_3886[7]),
        .O(\tmp_75_reg_3958[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_75_reg_3958[4]_i_3 
       (.I0(tmp49_reg_3928_reg_n_99),
        .I1(ap_reg_pp0_iter7_tmp47_reg_3886[6]),
        .O(\tmp_75_reg_3958[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_75_reg_3958[4]_i_4 
       (.I0(tmp49_reg_3928_reg_n_100),
        .I1(ap_reg_pp0_iter7_tmp47_reg_3886[5]),
        .O(\tmp_75_reg_3958[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_75_reg_3958[4]_i_5 
       (.I0(tmp49_reg_3928_reg_n_101),
        .I1(ap_reg_pp0_iter7_tmp47_reg_3886[4]),
        .O(\tmp_75_reg_3958[4]_i_5_n_0 ));
  FDRE \tmp_75_reg_3958_reg[0] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp_75_reg_3958_reg[0]_i_1_n_7 ),
        .Q(tmp_75_reg_3958[0]),
        .R(1'b0));
  CARRY4 \tmp_75_reg_3958_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\tmp_75_reg_3958_reg[0]_i_1_n_0 ,\tmp_75_reg_3958_reg[0]_i_1_n_1 ,\tmp_75_reg_3958_reg[0]_i_1_n_2 ,\tmp_75_reg_3958_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp49_reg_3928_reg_n_102,tmp49_reg_3928_reg_n_103,tmp49_reg_3928_reg_n_104,tmp49_reg_3928_reg_n_105}),
        .O({\tmp_75_reg_3958_reg[0]_i_1_n_4 ,\tmp_75_reg_3958_reg[0]_i_1_n_5 ,\tmp_75_reg_3958_reg[0]_i_1_n_6 ,\tmp_75_reg_3958_reg[0]_i_1_n_7 }),
        .S({\tmp_75_reg_3958[0]_i_2_n_0 ,\tmp_75_reg_3958[0]_i_3_n_0 ,\tmp_75_reg_3958[0]_i_4_n_0 ,\tmp_75_reg_3958[0]_i_5_n_0 }));
  FDRE \tmp_75_reg_3958_reg[1] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp_75_reg_3958_reg[0]_i_1_n_6 ),
        .Q(tmp_75_reg_3958[1]),
        .R(1'b0));
  FDRE \tmp_75_reg_3958_reg[2] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp_75_reg_3958_reg[0]_i_1_n_5 ),
        .Q(tmp_75_reg_3958[2]),
        .R(1'b0));
  FDRE \tmp_75_reg_3958_reg[3] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp_75_reg_3958_reg[0]_i_1_n_4 ),
        .Q(tmp_75_reg_3958[3]),
        .R(1'b0));
  FDRE \tmp_75_reg_3958_reg[4] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp_75_reg_3958_reg[4]_i_1_n_7 ),
        .Q(tmp_75_reg_3958[4]),
        .R(1'b0));
  CARRY4 \tmp_75_reg_3958_reg[4]_i_1 
       (.CI(\tmp_75_reg_3958_reg[0]_i_1_n_0 ),
        .CO({\tmp_75_reg_3958_reg[4]_i_1_n_0 ,\tmp_75_reg_3958_reg[4]_i_1_n_1 ,\tmp_75_reg_3958_reg[4]_i_1_n_2 ,\tmp_75_reg_3958_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp49_reg_3928_reg_n_98,tmp49_reg_3928_reg_n_99,tmp49_reg_3928_reg_n_100,tmp49_reg_3928_reg_n_101}),
        .O({\tmp_75_reg_3958_reg[4]_i_1_n_4 ,\tmp_75_reg_3958_reg[4]_i_1_n_5 ,\tmp_75_reg_3958_reg[4]_i_1_n_6 ,\tmp_75_reg_3958_reg[4]_i_1_n_7 }),
        .S({\tmp_75_reg_3958[4]_i_2_n_0 ,\tmp_75_reg_3958[4]_i_3_n_0 ,\tmp_75_reg_3958[4]_i_4_n_0 ,\tmp_75_reg_3958[4]_i_5_n_0 }));
  FDRE \tmp_75_reg_3958_reg[5] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp_75_reg_3958_reg[4]_i_1_n_6 ),
        .Q(tmp_75_reg_3958[5]),
        .R(1'b0));
  FDRE \tmp_75_reg_3958_reg[6] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp_75_reg_3958_reg[4]_i_1_n_5 ),
        .Q(tmp_75_reg_3958[6]),
        .R(1'b0));
  FDRE \tmp_75_reg_3958_reg[7] 
       (.C(ap_clk),
        .CE(r_V_2_3_2_i_reg_39630),
        .D(\tmp_75_reg_3958_reg[4]_i_1_n_4 ),
        .Q(tmp_75_reg_3958[7]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_76_reg_4043_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_reg_pp0_iter6_src_kernel_win_0_va_31_reg_3776}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_76_reg_4043_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_3_1_i_reg_4038_reg_0[7],r_V_2_3_1_i_reg_4038_reg_0[7],r_V_2_3_1_i_reg_4038_reg_0[7],r_V_2_3_1_i_reg_4038_reg_0[7],r_V_2_3_1_i_reg_4038_reg_0[7],r_V_2_3_1_i_reg_4038_reg_0[7],r_V_2_3_1_i_reg_4038_reg_0[7],r_V_2_3_1_i_reg_4038_reg_0[7],r_V_2_3_1_i_reg_4038_reg_0[7],r_V_2_3_1_i_reg_4038_reg_0[7],r_V_2_3_1_i_reg_4038_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_76_reg_4043_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_76_reg_4043_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_76_reg_4043_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Filter2D_U0_p_kernel_val_2_V_0_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_4_3_i_reg_40330),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_76_reg_4043_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_76_reg_4043_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_76_reg_4043_reg_P_UNCONNECTED[47:8],tmp_76_reg_4043_reg_n_98,tmp_76_reg_4043_reg_n_99,tmp_76_reg_4043_reg_n_100,tmp_76_reg_4043_reg_n_101,tmp_76_reg_4043_reg_n_102,tmp_76_reg_4043_reg_n_103,tmp_76_reg_4043_reg_n_104,tmp_76_reg_4043_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_76_reg_4043_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_76_reg_4043_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_76_reg_4043_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_76_reg_4043_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_77_reg_3968_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_reg_pp0_iter5_src_kernel_win_0_va_30_reg_3771}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_77_reg_3968_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_3_2_i_reg_3963_reg_0[7],r_V_2_3_2_i_reg_3963_reg_0[7],r_V_2_3_2_i_reg_3963_reg_0[7],r_V_2_3_2_i_reg_3963_reg_0[7],r_V_2_3_2_i_reg_3963_reg_0[7],r_V_2_3_2_i_reg_3963_reg_0[7],r_V_2_3_2_i_reg_3963_reg_0[7],r_V_2_3_2_i_reg_3963_reg_0[7],r_V_2_3_2_i_reg_3963_reg_0[7],r_V_2_3_2_i_reg_3963_reg_0[7],r_V_2_3_2_i_reg_3963_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_77_reg_3968_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_77_reg_3968_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_77_reg_3968_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_i_2_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_2_3_2_i_reg_39630),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_77_reg_3968_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_77_reg_3968_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_77_reg_3968_reg_P_UNCONNECTED[47:8],tmp_77_reg_3968_reg_n_98,tmp_77_reg_3968_reg_n_99,tmp_77_reg_3968_reg_n_100,tmp_77_reg_3968_reg_n_101,tmp_77_reg_3968_reg_n_102,tmp_77_reg_3968_reg_n_103,tmp_77_reg_3968_reg_n_104,tmp_77_reg_3968_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_77_reg_3968_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_77_reg_3968_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_77_reg_3968_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_77_reg_3968_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_78_reg_3978_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_reg_pp0_iter5_src_kernel_win_0_va_29_reg_3766}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_78_reg_3978_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_3_3_i_reg_3973_reg_0[7],r_V_2_3_3_i_reg_3973_reg_0[7],r_V_2_3_3_i_reg_3973_reg_0[7],r_V_2_3_3_i_reg_3973_reg_0[7],r_V_2_3_3_i_reg_3973_reg_0[7],r_V_2_3_3_i_reg_3973_reg_0[7],r_V_2_3_3_i_reg_3973_reg_0[7],r_V_2_3_3_i_reg_3973_reg_0[7],r_V_2_3_3_i_reg_3973_reg_0[7],r_V_2_3_3_i_reg_3973_reg_0[7],r_V_2_3_3_i_reg_3973_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_78_reg_3978_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_78_reg_3978_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_78_reg_3978_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_i_2_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_2_3_2_i_reg_39630),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_78_reg_3978_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_78_reg_3978_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_78_reg_3978_reg_P_UNCONNECTED[47:8],tmp_78_reg_3978_reg_n_98,tmp_78_reg_3978_reg_n_99,tmp_78_reg_3978_reg_n_100,tmp_78_reg_3978_reg_n_101,tmp_78_reg_3978_reg_n_102,tmp_78_reg_3978_reg_n_103,tmp_78_reg_3978_reg_n_104,tmp_78_reg_3978_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_78_reg_3978_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_78_reg_3978_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_78_reg_3978_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_78_reg_3978_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_79_reg_3988_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_3745}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_79_reg_3988_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0[7],ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0[7],ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0[7],ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0[7],ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0[7],ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0[7],ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0[7],ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0[7],ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0[7],ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0[7],ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_79_reg_3988_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_79_reg_3988_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_79_reg_3988_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_i_2_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_2_3_2_i_reg_39630),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_79_reg_3988_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_79_reg_3988_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_79_reg_3988_reg_P_UNCONNECTED[47:8],tmp_79_reg_3988_reg_n_98,tmp_79_reg_3988_reg_n_99,tmp_79_reg_3988_reg_n_100,tmp_79_reg_3988_reg_n_101,tmp_79_reg_3988_reg_n_102,tmp_79_reg_3988_reg_n_103,tmp_79_reg_3988_reg_n_104,tmp_79_reg_3988_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_79_reg_3988_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_79_reg_3988_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_79_reg_3988_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_79_reg_3988_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_80_reg_4053_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_46_reg_4023}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_80_reg_4053_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_4_i_reg_4048_reg_0[7],r_V_2_4_i_reg_4048_reg_0[7],r_V_2_4_i_reg_4048_reg_0[7],r_V_2_4_i_reg_4048_reg_0[7],r_V_2_4_i_reg_4048_reg_0[7],r_V_2_4_i_reg_4048_reg_0[7],r_V_2_4_i_reg_4048_reg_0[7],r_V_2_4_i_reg_4048_reg_0[7],r_V_2_4_i_reg_4048_reg_0[7],r_V_2_4_i_reg_4048_reg_0[7],r_V_2_4_i_reg_4048_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_80_reg_4053_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_80_reg_4053_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_80_reg_4053_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_2_fu_5420),
        .CEA2(src_kernel_win_0_va_2_fu_5420),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_i_2_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_4_3_i_reg_40330),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_80_reg_4053_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_80_reg_4053_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_80_reg_4053_reg_P_UNCONNECTED[47:8],tmp_80_reg_4053_reg_n_98,tmp_80_reg_4053_reg_n_99,tmp_80_reg_4053_reg_n_100,tmp_80_reg_4053_reg_n_101,tmp_80_reg_4053_reg_n_102,tmp_80_reg_4053_reg_n_103,tmp_80_reg_4053_reg_n_104,tmp_80_reg_4053_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_80_reg_4053_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_80_reg_4053_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_80_reg_4053_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_80_reg_4053_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_81_reg_4063_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_1_fu_538}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_81_reg_4063_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_4_1_i_reg_4058_reg_0[7],r_V_2_4_1_i_reg_4058_reg_0[7],r_V_2_4_1_i_reg_4058_reg_0[7],r_V_2_4_1_i_reg_4058_reg_0[7],r_V_2_4_1_i_reg_4058_reg_0[7],r_V_2_4_1_i_reg_4058_reg_0[7],r_V_2_4_1_i_reg_4058_reg_0[7],r_V_2_4_1_i_reg_4058_reg_0[7],r_V_2_4_1_i_reg_4058_reg_0[7],r_V_2_4_1_i_reg_4058_reg_0[7],r_V_2_4_1_i_reg_4058_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_81_reg_4063_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_81_reg_4063_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_81_reg_4063_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_46_reg_40230),
        .CEA2(src_kernel_win_0_va_2_fu_5420),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_i_2_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_4_3_i_reg_40330),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_81_reg_4063_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_81_reg_4063_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_81_reg_4063_reg_P_UNCONNECTED[47:8],tmp_81_reg_4063_reg_n_98,tmp_81_reg_4063_reg_n_99,tmp_81_reg_4063_reg_n_100,tmp_81_reg_4063_reg_n_101,tmp_81_reg_4063_reg_n_102,tmp_81_reg_4063_reg_n_103,tmp_81_reg_4063_reg_n_104,tmp_81_reg_4063_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_81_reg_4063_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_81_reg_4063_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_81_reg_4063_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_81_reg_4063_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_82_reg_3998_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_82_reg_3998_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({out[7],out[7],out[7],out[7],out[7],out[7],out[7],out[7],out[7],out[7],out}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_82_reg_3998_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_82_reg_3998_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_82_reg_3998_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_5380),
        .CEA2(src_kernel_win_0_va_1_fu_5380),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_i_2_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_2_3_2_i_reg_39630),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_82_reg_3998_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_82_reg_3998_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_82_reg_3998_reg_P_UNCONNECTED[47:8],tmp_82_reg_3998_reg_n_98,tmp_82_reg_3998_reg_n_99,tmp_82_reg_3998_reg_n_100,tmp_82_reg_3998_reg_n_101,tmp_82_reg_3998_reg_n_102,tmp_82_reg_3998_reg_n_103,tmp_82_reg_3998_reg_n_104,tmp_82_reg_3998_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_82_reg_3998_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_82_reg_3998_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_82_reg_3998_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_82_reg_3998_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_83_reg_4008_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_83_reg_4008_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0[7],ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0[7],ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0[7],ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0[7],ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0[7],ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0[7],ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0[7],ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0[7],ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0[7],ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0[7],ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_83_reg_4008_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_83_reg_4008_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_83_reg_4008_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(src_kernel_win_0_va_1_fu_5380),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_i_2_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_2_3_2_i_reg_39630),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_83_reg_4008_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_83_reg_4008_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_83_reg_4008_reg_P_UNCONNECTED[47:8],tmp_83_reg_4008_reg_n_98,tmp_83_reg_4008_reg_n_99,tmp_83_reg_4008_reg_n_100,tmp_83_reg_4008_reg_n_101,tmp_83_reg_4008_reg_n_102,tmp_83_reg_4008_reg_n_103,tmp_83_reg_4008_reg_n_104,tmp_83_reg_4008_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_83_reg_4008_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_83_reg_4008_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_83_reg_4008_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_83_reg_4008_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_84_reg_4018_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_84_reg_4018_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_2_4_4_i_reg_4013_reg_0[7],r_V_2_4_4_i_reg_4013_reg_0[7],r_V_2_4_4_i_reg_4013_reg_0[7],r_V_2_4_4_i_reg_4013_reg_0[7],r_V_2_4_4_i_reg_4013_reg_0[7],r_V_2_4_4_i_reg_4013_reg_0[7],r_V_2_4_4_i_reg_4013_reg_0[7],r_V_2_4_4_i_reg_4013_reg_0[7],r_V_2_4_4_i_reg_4013_reg_0[7],r_V_2_4_4_i_reg_4013_reg_0[7],r_V_2_4_4_i_reg_4013_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_84_reg_4018_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_84_reg_4018_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_84_reg_4018_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg_i_2_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_2_3_2_i_reg_39630),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_84_reg_4018_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_84_reg_4018_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_84_reg_4018_reg_P_UNCONNECTED[47:8],tmp_84_reg_4018_reg_n_98,tmp_84_reg_4018_reg_n_99,tmp_84_reg_4018_reg_n_100,tmp_84_reg_4018_reg_n_101,tmp_84_reg_4018_reg_n_102,tmp_84_reg_4018_reg_n_103,tmp_84_reg_4018_reg_n_104,tmp_84_reg_4018_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_84_reg_4018_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_84_reg_4018_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_84_reg_4018_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_84_reg_4018_reg_UNDERFLOW_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hA3AAA0AA)) 
    \tmp_93_1_i_reg_3414[0]_i_1 
       (.I0(\tmp_93_1_i_reg_3414_reg_n_0_[0] ),
        .I1(p_assign_7_i_fu_1244_p2[11]),
        .I2(CO),
        .I3(ap_CS_fsm_state2),
        .I4(\t_V_reg_939_reg[10]_0 [0]),
        .O(\tmp_93_1_i_reg_3414[0]_i_1_n_0 ));
  FDRE \tmp_93_1_i_reg_3414_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_93_1_i_reg_3414[0]_i_1_n_0 ),
        .Q(\tmp_93_1_i_reg_3414_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000300AAAAAAAA)) 
    \tmp_93_2_i_reg_3418[0]_i_1 
       (.I0(\tmp_93_2_i_reg_3418_reg_n_0_[0] ),
        .I1(\t_V_reg_939_reg[10]_0 [9]),
        .I2(\tmp_17_i_reg_3405[0]_i_2_n_0 ),
        .I3(\tmp_118_i_reg_3431[6]_i_2_n_0 ),
        .I4(\t_V_reg_939_reg[10]_0 [8]),
        .I5(ap_NS_fsm[2]),
        .O(\tmp_93_2_i_reg_3418[0]_i_1_n_0 ));
  FDRE \tmp_93_2_i_reg_3418_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_93_2_i_reg_3418[0]_i_1_n_0 ),
        .Q(\tmp_93_2_i_reg_3418_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8ABA8A8A8A8A8A8A)) 
    \tmp_93_i_reg_3410[0]_i_1 
       (.I0(\tmp_93_i_reg_3410_reg_n_0_[0] ),
        .I1(CO),
        .I2(ap_CS_fsm_state2),
        .I3(\t_V_reg_939_reg[10]_0 [0]),
        .I4(\t_V_reg_939_reg[10]_0 [1]),
        .I5(\p_assign_6_3_i_reg_3485[11]_i_1_n_0 ),
        .O(\tmp_93_i_reg_3410[0]_i_1_n_0 ));
  FDRE \tmp_93_i_reg_3410_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_93_i_reg_3410[0]_i_1_n_0 ),
        .Q(\tmp_93_i_reg_3410_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_3611[10]_i_1 
       (.I0(\p_p2_i_i_i_reg_3597_reg[10]_0 [1]),
        .I1(\tmp_69_reg_3616_reg[1]_0 ),
        .I2(tmp_67_reg_3591),
        .I3(\tmp_69_reg_3616_reg[1]_1 ),
        .I4(\ImagLoc_x_reg_3585_reg[10]_0 [9]),
        .I5(p_assign_2_fu_1771_p2[10]),
        .O(tmp_69_fu_1809_p1[10]));
  LUT4 #(
    .INIT(16'hD22D)) 
    \x_reg_3611[10]_i_10 
       (.I0(\p_p2_i_i_i_reg_3597_reg[9]_0 ),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [8]),
        .I2(\p_p2_i_i_i_reg_3597_reg[10]_0 [1]),
        .I3(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [9]),
        .O(\x_reg_3611[10]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \x_reg_3611[10]_i_11 
       (.I0(\p_p2_i_i_i_reg_3597_reg[8]_0 ),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [7]),
        .I2(\p_p2_i_i_i_reg_3597_reg[9]_0 ),
        .I3(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [8]),
        .O(\x_reg_3611[10]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \x_reg_3611[10]_i_16 
       (.I0(\p_p2_i_i_i_reg_3597_reg[7]_0 ),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [7]),
        .I2(\p_p2_i_i_i_reg_3597_reg[6]_0 ),
        .I3(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [6]),
        .O(\p_p2_i_i_i_reg_3597_reg[7]_1 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \x_reg_3611[10]_i_17 
       (.I0(\p_p2_i_i_i_reg_3597_reg[5]_0 ),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [5]),
        .I2(\p_p2_i_i_i_reg_3597_reg[4]_0 ),
        .I3(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [4]),
        .O(\p_p2_i_i_i_reg_3597_reg[7]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \x_reg_3611[10]_i_18 
       (.I0(\p_p2_i_i_i_reg_3597_reg[3]_0 ),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [3]),
        .I2(\p_p2_i_i_i_reg_3597_reg[2]_0 ),
        .I3(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [2]),
        .O(\p_p2_i_i_i_reg_3597_reg[7]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \x_reg_3611[10]_i_19 
       (.I0(\ImagLoc_x_reg_3585_reg[0]_0 ),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [0]),
        .I2(\p_p2_i_i_i_reg_3597_reg[10]_0 [0]),
        .I3(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [1]),
        .O(\p_p2_i_i_i_reg_3597_reg[7]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \x_reg_3611[10]_i_8 
       (.I0(\p_p2_i_i_i_reg_3597_reg[9]_0 ),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [9]),
        .I2(\p_p2_i_i_i_reg_3597_reg[8]_0 ),
        .I3(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [8]),
        .O(\p_p2_i_i_i_reg_3597_reg[9]_1 ));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_3611[3]_i_1 
       (.I0(\p_p2_i_i_i_reg_3597_reg[3]_0 ),
        .I1(\tmp_69_reg_3616_reg[1]_0 ),
        .I2(tmp_67_reg_3591),
        .I3(\tmp_69_reg_3616_reg[1]_1 ),
        .I4(\ImagLoc_x_reg_3585_reg[10]_0 [2]),
        .I5(p_assign_2_fu_1771_p2[3]),
        .O(tmp_69_fu_1809_p1[3]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_3611[4]_i_1 
       (.I0(\p_p2_i_i_i_reg_3597_reg[4]_0 ),
        .I1(\tmp_69_reg_3616_reg[1]_0 ),
        .I2(tmp_67_reg_3591),
        .I3(\tmp_69_reg_3616_reg[1]_1 ),
        .I4(\ImagLoc_x_reg_3585_reg[10]_0 [3]),
        .I5(p_assign_2_fu_1771_p2[4]),
        .O(tmp_69_fu_1809_p1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_reg_3611[4]_i_10 
       (.I0(\p_p2_i_i_i_reg_3597_reg[10]_0 [0]),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [0]),
        .O(\x_reg_3611[4]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_3611[4]_i_3 
       (.I0(\ImagLoc_x_reg_3585_reg[0]_0 ),
        .O(\x_reg_3611[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \x_reg_3611[4]_i_7 
       (.I0(\p_p2_i_i_i_reg_3597_reg[3]_0 ),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [2]),
        .I2(\p_p2_i_i_i_reg_3597_reg[4]_0 ),
        .I3(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [3]),
        .O(\x_reg_3611[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \x_reg_3611[4]_i_8 
       (.I0(\p_p2_i_i_i_reg_3597_reg[2]_0 ),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [1]),
        .I2(\p_p2_i_i_i_reg_3597_reg[3]_0 ),
        .I3(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [2]),
        .O(\x_reg_3611[4]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x_reg_3611[4]_i_9 
       (.I0(\p_p2_i_i_i_reg_3597_reg[2]_0 ),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [1]),
        .I2(\p_p2_i_i_i_reg_3597_reg[10]_0 [0]),
        .O(\x_reg_3611[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_3611[5]_i_1 
       (.I0(\p_p2_i_i_i_reg_3597_reg[5]_0 ),
        .I1(\tmp_69_reg_3616_reg[1]_0 ),
        .I2(tmp_67_reg_3591),
        .I3(\tmp_69_reg_3616_reg[1]_1 ),
        .I4(\ImagLoc_x_reg_3585_reg[10]_0 [4]),
        .I5(p_assign_2_fu_1771_p2[5]),
        .O(tmp_69_fu_1809_p1[5]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_3611[6]_i_1 
       (.I0(\p_p2_i_i_i_reg_3597_reg[6]_0 ),
        .I1(\tmp_69_reg_3616_reg[1]_0 ),
        .I2(tmp_67_reg_3591),
        .I3(\tmp_69_reg_3616_reg[1]_1 ),
        .I4(\ImagLoc_x_reg_3585_reg[10]_0 [5]),
        .I5(p_assign_2_fu_1771_p2[6]),
        .O(tmp_69_fu_1809_p1[6]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_3611[7]_i_1 
       (.I0(\p_p2_i_i_i_reg_3597_reg[7]_0 ),
        .I1(\tmp_69_reg_3616_reg[1]_0 ),
        .I2(tmp_67_reg_3591),
        .I3(\tmp_69_reg_3616_reg[1]_1 ),
        .I4(\ImagLoc_x_reg_3585_reg[10]_0 [6]),
        .I5(p_assign_2_fu_1771_p2[7]),
        .O(tmp_69_fu_1809_p1[7]));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_3611[8]_i_1 
       (.I0(\p_p2_i_i_i_reg_3597_reg[8]_0 ),
        .I1(\tmp_69_reg_3616_reg[1]_0 ),
        .I2(tmp_67_reg_3591),
        .I3(\tmp_69_reg_3616_reg[1]_1 ),
        .I4(\ImagLoc_x_reg_3585_reg[10]_0 [7]),
        .I5(p_assign_2_fu_1771_p2[8]),
        .O(tmp_69_fu_1809_p1[8]));
  LUT4 #(
    .INIT(16'hD22D)) 
    \x_reg_3611[8]_i_10 
       (.I0(\p_p2_i_i_i_reg_3597_reg[4]_0 ),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [3]),
        .I2(\p_p2_i_i_i_reg_3597_reg[5]_0 ),
        .I3(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [4]),
        .O(\x_reg_3611[8]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \x_reg_3611[8]_i_7 
       (.I0(\p_p2_i_i_i_reg_3597_reg[7]_0 ),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [6]),
        .I2(\p_p2_i_i_i_reg_3597_reg[8]_0 ),
        .I3(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [7]),
        .O(\x_reg_3611[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \x_reg_3611[8]_i_8 
       (.I0(\p_p2_i_i_i_reg_3597_reg[6]_0 ),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [5]),
        .I2(\p_p2_i_i_i_reg_3597_reg[7]_0 ),
        .I3(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [6]),
        .O(\x_reg_3611[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \x_reg_3611[8]_i_9 
       (.I0(\p_p2_i_i_i_reg_3597_reg[5]_0 ),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [4]),
        .I2(\p_p2_i_i_i_reg_3597_reg[6]_0 ),
        .I3(\or_cond_i_i_i_reg_3607_reg[0]_i_3 [5]),
        .O(\x_reg_3611[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBFBBB0BB8F888088)) 
    \x_reg_3611[9]_i_1 
       (.I0(\p_p2_i_i_i_reg_3597_reg[9]_0 ),
        .I1(\tmp_69_reg_3616_reg[1]_0 ),
        .I2(tmp_67_reg_3591),
        .I3(\tmp_69_reg_3616_reg[1]_1 ),
        .I4(\ImagLoc_x_reg_3585_reg[10]_0 [8]),
        .I5(p_assign_2_fu_1771_p2[9]),
        .O(tmp_69_fu_1809_p1[9]));
  FDRE \x_reg_3611_reg[10] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_36210),
        .D(tmp_69_fu_1809_p1[10]),
        .Q(x_reg_3611[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_reg_3611_reg[10]_i_3 
       (.CI(\x_reg_3611_reg[8]_i_2_n_0 ),
        .CO({\NLW_x_reg_3611_reg[10]_i_3_CO_UNCONNECTED [3:1],\x_reg_3611_reg[10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\x_reg_3611_reg[10]_0 }),
        .O({\NLW_x_reg_3611_reg[10]_i_3_O_UNCONNECTED [3:2],p_assign_2_fu_1771_p2[10:9]}),
        .S({1'b0,1'b0,\x_reg_3611[10]_i_10_n_0 ,\x_reg_3611[10]_i_11_n_0 }));
  FDRE \x_reg_3611_reg[3] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_36210),
        .D(tmp_69_fu_1809_p1[3]),
        .Q(x_reg_3611[3]),
        .R(1'b0));
  FDRE \x_reg_3611_reg[4] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_36210),
        .D(tmp_69_fu_1809_p1[4]),
        .Q(x_reg_3611[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_reg_3611_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\x_reg_3611_reg[4]_i_2_n_0 ,\x_reg_3611_reg[4]_i_2_n_1 ,\x_reg_3611_reg[4]_i_2_n_2 ,\x_reg_3611_reg[4]_i_2_n_3 }),
        .CYINIT(\x_reg_3611[4]_i_3_n_0 ),
        .DI({\x_reg_3611_reg[4]_0 ,\p_p2_i_i_i_reg_3597_reg[10]_0 [0]}),
        .O(p_assign_2_fu_1771_p2[4:1]),
        .S({\x_reg_3611[4]_i_7_n_0 ,\x_reg_3611[4]_i_8_n_0 ,\x_reg_3611[4]_i_9_n_0 ,\x_reg_3611[4]_i_10_n_0 }));
  FDRE \x_reg_3611_reg[5] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_36210),
        .D(tmp_69_fu_1809_p1[5]),
        .Q(x_reg_3611[5]),
        .R(1'b0));
  FDRE \x_reg_3611_reg[6] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_36210),
        .D(tmp_69_fu_1809_p1[6]),
        .Q(x_reg_3611[6]),
        .R(1'b0));
  FDRE \x_reg_3611_reg[7] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_36210),
        .D(tmp_69_fu_1809_p1[7]),
        .Q(x_reg_3611[7]),
        .R(1'b0));
  FDRE \x_reg_3611_reg[8] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_36210),
        .D(tmp_69_fu_1809_p1[8]),
        .Q(x_reg_3611[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_reg_3611_reg[8]_i_2 
       (.CI(\x_reg_3611_reg[4]_i_2_n_0 ),
        .CO({\x_reg_3611_reg[8]_i_2_n_0 ,\x_reg_3611_reg[8]_i_2_n_1 ,\x_reg_3611_reg[8]_i_2_n_2 ,\x_reg_3611_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\x_reg_3611_reg[8]_0 ),
        .O(p_assign_2_fu_1771_p2[8:5]),
        .S({\x_reg_3611[8]_i_7_n_0 ,\x_reg_3611[8]_i_8_n_0 ,\x_reg_3611[8]_i_9_n_0 ,\x_reg_3611[8]_i_10_n_0 }));
  FDRE \x_reg_3611_reg[9] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_36210),
        .D(tmp_69_fu_1809_p1[9]),
        .Q(x_reg_3611[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud
   (D,
    ram_reg,
    ap_clk,
    k_buf_0_val_5_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    ram_reg_1,
    ult_reg_3400,
    ram_reg_2,
    ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607,
    ram_reg_3,
    ap_enable_reg_pp0_iter3,
    ram_reg_4,
    \right_border_buf_0_s_fu_614_reg[0] ,
    ap_reg_pp0_iter2_brmerge_i_reg_3621,
    \right_border_buf_0_s_fu_614_reg[1] ,
    \right_border_buf_0_s_fu_614_reg[2] ,
    \right_border_buf_0_s_fu_614_reg[3] ,
    \right_border_buf_0_s_fu_614_reg[4] ,
    \right_border_buf_0_s_fu_614_reg[5] ,
    \right_border_buf_0_s_fu_614_reg[6] ,
    \right_border_buf_0_s_fu_614_reg[7] );
  output [7:0]D;
  output [7:0]ram_reg;
  input ap_clk;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input ram_reg_1;
  input ult_reg_3400;
  input ram_reg_2;
  input ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607;
  input ram_reg_3;
  input ap_enable_reg_pp0_iter3;
  input ram_reg_4;
  input \right_border_buf_0_s_fu_614_reg[0] ;
  input ap_reg_pp0_iter2_brmerge_i_reg_3621;
  input \right_border_buf_0_s_fu_614_reg[1] ;
  input \right_border_buf_0_s_fu_614_reg[2] ;
  input \right_border_buf_0_s_fu_614_reg[3] ;
  input \right_border_buf_0_s_fu_614_reg[4] ;
  input \right_border_buf_0_s_fu_614_reg[5] ;
  input \right_border_buf_0_s_fu_614_reg[6] ;
  input \right_border_buf_0_s_fu_614_reg[7] ;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_reg_pp0_iter2_brmerge_i_reg_3621;
  wire ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607;
  wire k_buf_0_val_5_ce0;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire \right_border_buf_0_s_fu_614_reg[0] ;
  wire \right_border_buf_0_s_fu_614_reg[1] ;
  wire \right_border_buf_0_s_fu_614_reg[2] ;
  wire \right_border_buf_0_s_fu_614_reg[3] ;
  wire \right_border_buf_0_s_fu_614_reg[4] ;
  wire \right_border_buf_0_s_fu_614_reg[5] ;
  wire \right_border_buf_0_s_fu_614_reg[6] ;
  wire \right_border_buf_0_s_fu_614_reg[7] ;
  wire ult_reg_3400;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_ram_59 Filter2D_k_buf_0_cud_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_reg_pp0_iter2_brmerge_i_reg_3621(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607(ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .\right_border_buf_0_s_fu_614_reg[0] (\right_border_buf_0_s_fu_614_reg[0] ),
        .\right_border_buf_0_s_fu_614_reg[1] (\right_border_buf_0_s_fu_614_reg[1] ),
        .\right_border_buf_0_s_fu_614_reg[2] (\right_border_buf_0_s_fu_614_reg[2] ),
        .\right_border_buf_0_s_fu_614_reg[3] (\right_border_buf_0_s_fu_614_reg[3] ),
        .\right_border_buf_0_s_fu_614_reg[4] (\right_border_buf_0_s_fu_614_reg[4] ),
        .\right_border_buf_0_s_fu_614_reg[5] (\right_border_buf_0_s_fu_614_reg[5] ),
        .\right_border_buf_0_s_fu_614_reg[6] (\right_border_buf_0_s_fu_614_reg[6] ),
        .\right_border_buf_0_s_fu_614_reg[7] (\right_border_buf_0_s_fu_614_reg[7] ),
        .ult_reg_3400(ult_reg_3400));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_52
   (D,
    ram_reg,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    ram_reg_1,
    ult_reg_3400,
    ram_reg_2,
    \right_border_buf_0_5_fu_634_reg[0] ,
    ap_reg_pp0_iter2_brmerge_i_reg_3621,
    \right_border_buf_0_5_fu_634_reg[1] ,
    \right_border_buf_0_5_fu_634_reg[2] ,
    \right_border_buf_0_5_fu_634_reg[3] ,
    \right_border_buf_0_5_fu_634_reg[4] ,
    \right_border_buf_0_5_fu_634_reg[5] ,
    \right_border_buf_0_5_fu_634_reg[6] ,
    \right_border_buf_0_5_fu_634_reg[7] );
  output [7:0]D;
  output [7:0]ram_reg;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input ram_reg_1;
  input ult_reg_3400;
  input [7:0]ram_reg_2;
  input \right_border_buf_0_5_fu_634_reg[0] ;
  input ap_reg_pp0_iter2_brmerge_i_reg_3621;
  input \right_border_buf_0_5_fu_634_reg[1] ;
  input \right_border_buf_0_5_fu_634_reg[2] ;
  input \right_border_buf_0_5_fu_634_reg[3] ;
  input \right_border_buf_0_5_fu_634_reg[4] ;
  input \right_border_buf_0_5_fu_634_reg[5] ;
  input \right_border_buf_0_5_fu_634_reg[6] ;
  input \right_border_buf_0_5_fu_634_reg[7] ;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_reg_pp0_iter2_brmerge_i_reg_3621;
  wire k_buf_0_val_5_ce0;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire \right_border_buf_0_5_fu_634_reg[0] ;
  wire \right_border_buf_0_5_fu_634_reg[1] ;
  wire \right_border_buf_0_5_fu_634_reg[2] ;
  wire \right_border_buf_0_5_fu_634_reg[3] ;
  wire \right_border_buf_0_5_fu_634_reg[4] ;
  wire \right_border_buf_0_5_fu_634_reg[5] ;
  wire \right_border_buf_0_5_fu_634_reg[6] ;
  wire \right_border_buf_0_5_fu_634_reg[7] ;
  wire ult_reg_3400;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_ram_58 Filter2D_k_buf_0_cud_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_reg_pp0_iter2_brmerge_i_reg_3621(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .\right_border_buf_0_5_fu_634_reg[0] (\right_border_buf_0_5_fu_634_reg[0] ),
        .\right_border_buf_0_5_fu_634_reg[1] (\right_border_buf_0_5_fu_634_reg[1] ),
        .\right_border_buf_0_5_fu_634_reg[2] (\right_border_buf_0_5_fu_634_reg[2] ),
        .\right_border_buf_0_5_fu_634_reg[3] (\right_border_buf_0_5_fu_634_reg[3] ),
        .\right_border_buf_0_5_fu_634_reg[4] (\right_border_buf_0_5_fu_634_reg[4] ),
        .\right_border_buf_0_5_fu_634_reg[5] (\right_border_buf_0_5_fu_634_reg[5] ),
        .\right_border_buf_0_5_fu_634_reg[6] (\right_border_buf_0_5_fu_634_reg[6] ),
        .\right_border_buf_0_5_fu_634_reg[7] (\right_border_buf_0_5_fu_634_reg[7] ),
        .ult_reg_3400(ult_reg_3400));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_53
   (D,
    ram_reg,
    ap_clk,
    k_buf_0_val_5_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    ram_reg_1,
    ult_reg_3400,
    ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607,
    ap_enable_reg_pp0_iter4,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    \right_border_buf_0_10_fu_654_reg[0] ,
    ap_reg_pp0_iter2_brmerge_i_reg_3621,
    \right_border_buf_0_10_fu_654_reg[1] ,
    \right_border_buf_0_10_fu_654_reg[2] ,
    \right_border_buf_0_10_fu_654_reg[3] ,
    \right_border_buf_0_10_fu_654_reg[4] ,
    \right_border_buf_0_10_fu_654_reg[5] ,
    \right_border_buf_0_10_fu_654_reg[6] ,
    \right_border_buf_0_10_fu_654_reg[7] );
  output [7:0]D;
  output [7:0]ram_reg;
  input ap_clk;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input ram_reg_0;
  input ram_reg_1;
  input ult_reg_3400;
  input ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607;
  input ap_enable_reg_pp0_iter4;
  input ram_reg_2;
  input [7:0]ram_reg_3;
  input [7:0]ram_reg_4;
  input \right_border_buf_0_10_fu_654_reg[0] ;
  input ap_reg_pp0_iter2_brmerge_i_reg_3621;
  input \right_border_buf_0_10_fu_654_reg[1] ;
  input \right_border_buf_0_10_fu_654_reg[2] ;
  input \right_border_buf_0_10_fu_654_reg[3] ;
  input \right_border_buf_0_10_fu_654_reg[4] ;
  input \right_border_buf_0_10_fu_654_reg[5] ;
  input \right_border_buf_0_10_fu_654_reg[6] ;
  input \right_border_buf_0_10_fu_654_reg[7] ;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire ap_reg_pp0_iter2_brmerge_i_reg_3621;
  wire ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607;
  wire k_buf_0_val_5_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire \right_border_buf_0_10_fu_654_reg[0] ;
  wire \right_border_buf_0_10_fu_654_reg[1] ;
  wire \right_border_buf_0_10_fu_654_reg[2] ;
  wire \right_border_buf_0_10_fu_654_reg[3] ;
  wire \right_border_buf_0_10_fu_654_reg[4] ;
  wire \right_border_buf_0_10_fu_654_reg[5] ;
  wire \right_border_buf_0_10_fu_654_reg[6] ;
  wire \right_border_buf_0_10_fu_654_reg[7] ;
  wire ult_reg_3400;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_ram_57 Filter2D_k_buf_0_cud_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_reg_pp0_iter2_brmerge_i_reg_3621(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607(ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .\right_border_buf_0_10_fu_654_reg[0] (\right_border_buf_0_10_fu_654_reg[0] ),
        .\right_border_buf_0_10_fu_654_reg[1] (\right_border_buf_0_10_fu_654_reg[1] ),
        .\right_border_buf_0_10_fu_654_reg[2] (\right_border_buf_0_10_fu_654_reg[2] ),
        .\right_border_buf_0_10_fu_654_reg[3] (\right_border_buf_0_10_fu_654_reg[3] ),
        .\right_border_buf_0_10_fu_654_reg[4] (\right_border_buf_0_10_fu_654_reg[4] ),
        .\right_border_buf_0_10_fu_654_reg[5] (\right_border_buf_0_10_fu_654_reg[5] ),
        .\right_border_buf_0_10_fu_654_reg[6] (\right_border_buf_0_10_fu_654_reg[6] ),
        .\right_border_buf_0_10_fu_654_reg[7] (\right_border_buf_0_10_fu_654_reg[7] ),
        .ult_reg_3400(ult_reg_3400));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_54
   (D,
    WEA,
    ram_reg,
    ap_clk,
    k_buf_0_val_5_ce0,
    Q,
    ADDRBWRADDR,
    ult_reg_3400,
    ram_reg_0,
    ram_reg_1,
    ap_enable_reg_pp0_iter4,
    ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    \right_border_buf_0_14_fu_670_reg[0] ,
    ap_reg_pp0_iter2_brmerge_i_reg_3621,
    \right_border_buf_0_14_fu_670_reg[1] ,
    \right_border_buf_0_14_fu_670_reg[2] ,
    \right_border_buf_0_14_fu_670_reg[3] ,
    \right_border_buf_0_14_fu_670_reg[4] ,
    \right_border_buf_0_14_fu_670_reg[5] ,
    \right_border_buf_0_14_fu_670_reg[6] ,
    \right_border_buf_0_14_fu_670_reg[7] );
  output [7:0]D;
  output [0:0]WEA;
  output [7:0]ram_reg;
  input ap_clk;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input ult_reg_3400;
  input ram_reg_0;
  input ram_reg_1;
  input ap_enable_reg_pp0_iter4;
  input ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607;
  input ram_reg_2;
  input [7:0]ram_reg_3;
  input [7:0]ram_reg_4;
  input \right_border_buf_0_14_fu_670_reg[0] ;
  input ap_reg_pp0_iter2_brmerge_i_reg_3621;
  input \right_border_buf_0_14_fu_670_reg[1] ;
  input \right_border_buf_0_14_fu_670_reg[2] ;
  input \right_border_buf_0_14_fu_670_reg[3] ;
  input \right_border_buf_0_14_fu_670_reg[4] ;
  input \right_border_buf_0_14_fu_670_reg[5] ;
  input \right_border_buf_0_14_fu_670_reg[6] ;
  input \right_border_buf_0_14_fu_670_reg[7] ;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire ap_reg_pp0_iter2_brmerge_i_reg_3621;
  wire ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607;
  wire k_buf_0_val_5_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire \right_border_buf_0_14_fu_670_reg[0] ;
  wire \right_border_buf_0_14_fu_670_reg[1] ;
  wire \right_border_buf_0_14_fu_670_reg[2] ;
  wire \right_border_buf_0_14_fu_670_reg[3] ;
  wire \right_border_buf_0_14_fu_670_reg[4] ;
  wire \right_border_buf_0_14_fu_670_reg[5] ;
  wire \right_border_buf_0_14_fu_670_reg[6] ;
  wire \right_border_buf_0_14_fu_670_reg[7] ;
  wire ult_reg_3400;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_ram_56 Filter2D_k_buf_0_cud_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_reg_pp0_iter2_brmerge_i_reg_3621(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607(ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .\right_border_buf_0_14_fu_670_reg[0] (\right_border_buf_0_14_fu_670_reg[0] ),
        .\right_border_buf_0_14_fu_670_reg[1] (\right_border_buf_0_14_fu_670_reg[1] ),
        .\right_border_buf_0_14_fu_670_reg[2] (\right_border_buf_0_14_fu_670_reg[2] ),
        .\right_border_buf_0_14_fu_670_reg[3] (\right_border_buf_0_14_fu_670_reg[3] ),
        .\right_border_buf_0_14_fu_670_reg[4] (\right_border_buf_0_14_fu_670_reg[4] ),
        .\right_border_buf_0_14_fu_670_reg[5] (\right_border_buf_0_14_fu_670_reg[5] ),
        .\right_border_buf_0_14_fu_670_reg[6] (\right_border_buf_0_14_fu_670_reg[6] ),
        .\right_border_buf_0_14_fu_670_reg[7] (\right_border_buf_0_14_fu_670_reg[7] ),
        .ult_reg_3400(ult_reg_3400));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_55
   (k_buf_0_val_5_ce0,
    ap_enable_reg_pp0_iter13_reg,
    D,
    ap_clk,
    Q,
    ADDRBWRADDR,
    ap_enable_reg_pp0_iter4,
    ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607,
    ram_reg,
    ult_reg_3400,
    ram_reg_0,
    ap_enable_reg_pp0_iter2,
    ram_reg_1,
    ap_reg_pp0_iter12_or_cond_i_i_reg_3603,
    g_img_1_data_stream_s_full_n,
    g_img_0_data_stream_s_empty_n,
    ap_reg_pp0_iter1_exitcond388_i_i_reg_3576,
    or_cond_i_i_i_reg_3607,
    ram_reg_2,
    ram_reg_3,
    \right_border_buf_0_8_fu_646_reg[0] ,
    ap_reg_pp0_iter2_brmerge_i_reg_3621,
    \right_border_buf_0_8_fu_646_reg[1] ,
    \right_border_buf_0_8_fu_646_reg[2] ,
    \right_border_buf_0_8_fu_646_reg[3] ,
    \right_border_buf_0_8_fu_646_reg[4] ,
    \right_border_buf_0_8_fu_646_reg[5] ,
    \right_border_buf_0_8_fu_646_reg[6] ,
    \right_border_buf_0_8_fu_646_reg[7] );
  output k_buf_0_val_5_ce0;
  output ap_enable_reg_pp0_iter13_reg;
  output [7:0]D;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input ap_enable_reg_pp0_iter4;
  input ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607;
  input ram_reg;
  input ult_reg_3400;
  input ram_reg_0;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_1;
  input ap_reg_pp0_iter12_or_cond_i_i_reg_3603;
  input g_img_1_data_stream_s_full_n;
  input g_img_0_data_stream_s_empty_n;
  input ap_reg_pp0_iter1_exitcond388_i_i_reg_3576;
  input or_cond_i_i_i_reg_3607;
  input [7:0]ram_reg_2;
  input [7:0]ram_reg_3;
  input \right_border_buf_0_8_fu_646_reg[0] ;
  input ap_reg_pp0_iter2_brmerge_i_reg_3621;
  input \right_border_buf_0_8_fu_646_reg[1] ;
  input \right_border_buf_0_8_fu_646_reg[2] ;
  input \right_border_buf_0_8_fu_646_reg[3] ;
  input \right_border_buf_0_8_fu_646_reg[4] ;
  input \right_border_buf_0_8_fu_646_reg[5] ;
  input \right_border_buf_0_8_fu_646_reg[6] ;
  input \right_border_buf_0_8_fu_646_reg[7] ;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter13_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter4;
  wire ap_reg_pp0_iter12_or_cond_i_i_reg_3603;
  wire ap_reg_pp0_iter1_exitcond388_i_i_reg_3576;
  wire ap_reg_pp0_iter2_brmerge_i_reg_3621;
  wire ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607;
  wire g_img_0_data_stream_s_empty_n;
  wire g_img_1_data_stream_s_full_n;
  wire k_buf_0_val_5_ce0;
  wire or_cond_i_i_i_reg_3607;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire \right_border_buf_0_8_fu_646_reg[0] ;
  wire \right_border_buf_0_8_fu_646_reg[1] ;
  wire \right_border_buf_0_8_fu_646_reg[2] ;
  wire \right_border_buf_0_8_fu_646_reg[3] ;
  wire \right_border_buf_0_8_fu_646_reg[4] ;
  wire \right_border_buf_0_8_fu_646_reg[5] ;
  wire \right_border_buf_0_8_fu_646_reg[6] ;
  wire \right_border_buf_0_8_fu_646_reg[7] ;
  wire ult_reg_3400;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_ram Filter2D_k_buf_0_cud_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter13_reg(ap_enable_reg_pp0_iter13_reg),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_reg_pp0_iter12_or_cond_i_i_reg_3603(ap_reg_pp0_iter12_or_cond_i_i_reg_3603),
        .ap_reg_pp0_iter1_exitcond388_i_i_reg_3576(ap_reg_pp0_iter1_exitcond388_i_i_reg_3576),
        .ap_reg_pp0_iter2_brmerge_i_reg_3621(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607(ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607),
        .g_img_0_data_stream_s_empty_n(g_img_0_data_stream_s_empty_n),
        .g_img_1_data_stream_s_full_n(g_img_1_data_stream_s_full_n),
        .k_buf_0_val_5_ce0(k_buf_0_val_5_ce0),
        .or_cond_i_i_i_reg_3607(or_cond_i_i_i_reg_3607),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .\right_border_buf_0_8_fu_646_reg[0] (\right_border_buf_0_8_fu_646_reg[0] ),
        .\right_border_buf_0_8_fu_646_reg[1] (\right_border_buf_0_8_fu_646_reg[1] ),
        .\right_border_buf_0_8_fu_646_reg[2] (\right_border_buf_0_8_fu_646_reg[2] ),
        .\right_border_buf_0_8_fu_646_reg[3] (\right_border_buf_0_8_fu_646_reg[3] ),
        .\right_border_buf_0_8_fu_646_reg[4] (\right_border_buf_0_8_fu_646_reg[4] ),
        .\right_border_buf_0_8_fu_646_reg[5] (\right_border_buf_0_8_fu_646_reg[5] ),
        .\right_border_buf_0_8_fu_646_reg[6] (\right_border_buf_0_8_fu_646_reg[6] ),
        .\right_border_buf_0_8_fu_646_reg[7] (\right_border_buf_0_8_fu_646_reg[7] ),
        .ult_reg_3400(ult_reg_3400));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_ram
   (k_buf_0_val_5_ce0,
    ap_enable_reg_pp0_iter13_reg,
    D,
    ap_clk,
    Q,
    ADDRBWRADDR,
    ap_enable_reg_pp0_iter4,
    ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607,
    ram_reg_0,
    ult_reg_3400,
    ram_reg_1,
    ap_enable_reg_pp0_iter2,
    ram_reg_2,
    ap_reg_pp0_iter12_or_cond_i_i_reg_3603,
    g_img_1_data_stream_s_full_n,
    g_img_0_data_stream_s_empty_n,
    ap_reg_pp0_iter1_exitcond388_i_i_reg_3576,
    or_cond_i_i_i_reg_3607,
    ram_reg_3,
    ram_reg_4,
    \right_border_buf_0_8_fu_646_reg[0] ,
    ap_reg_pp0_iter2_brmerge_i_reg_3621,
    \right_border_buf_0_8_fu_646_reg[1] ,
    \right_border_buf_0_8_fu_646_reg[2] ,
    \right_border_buf_0_8_fu_646_reg[3] ,
    \right_border_buf_0_8_fu_646_reg[4] ,
    \right_border_buf_0_8_fu_646_reg[5] ,
    \right_border_buf_0_8_fu_646_reg[6] ,
    \right_border_buf_0_8_fu_646_reg[7] );
  output k_buf_0_val_5_ce0;
  output ap_enable_reg_pp0_iter13_reg;
  output [7:0]D;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input ap_enable_reg_pp0_iter4;
  input ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607;
  input ram_reg_0;
  input ult_reg_3400;
  input ram_reg_1;
  input ap_enable_reg_pp0_iter2;
  input ram_reg_2;
  input ap_reg_pp0_iter12_or_cond_i_i_reg_3603;
  input g_img_1_data_stream_s_full_n;
  input g_img_0_data_stream_s_empty_n;
  input ap_reg_pp0_iter1_exitcond388_i_i_reg_3576;
  input or_cond_i_i_i_reg_3607;
  input [7:0]ram_reg_3;
  input [7:0]ram_reg_4;
  input \right_border_buf_0_8_fu_646_reg[0] ;
  input ap_reg_pp0_iter2_brmerge_i_reg_3621;
  input \right_border_buf_0_8_fu_646_reg[1] ;
  input \right_border_buf_0_8_fu_646_reg[2] ;
  input \right_border_buf_0_8_fu_646_reg[3] ;
  input \right_border_buf_0_8_fu_646_reg[4] ;
  input \right_border_buf_0_8_fu_646_reg[5] ;
  input \right_border_buf_0_8_fu_646_reg[6] ;
  input \right_border_buf_0_8_fu_646_reg[7] ;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter13_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter4;
  wire ap_reg_pp0_iter12_or_cond_i_i_reg_3603;
  wire ap_reg_pp0_iter1_exitcond388_i_i_reg_3576;
  wire ap_reg_pp0_iter2_brmerge_i_reg_3621;
  wire ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607;
  wire g_img_0_data_stream_s_empty_n;
  wire g_img_1_data_stream_s_full_n;
  wire k_buf_0_val_5_ce0;
  wire k_buf_0_val_9_ce1;
  wire [7:0]k_buf_0_val_9_q0;
  wire or_cond_i_i_i_reg_3607;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire ram_reg_i_2__0_n_0;
  wire ram_reg_i_3__0_n_0;
  wire ram_reg_i_4__0_n_0;
  wire ram_reg_i_5__0_n_0;
  wire ram_reg_i_5_n_0;
  wire ram_reg_i_6_n_0;
  wire ram_reg_i_7_n_0;
  wire ram_reg_i_8_n_0;
  wire ram_reg_i_9_n_0;
  wire \right_border_buf_0_8_fu_646_reg[0] ;
  wire \right_border_buf_0_8_fu_646_reg[1] ;
  wire \right_border_buf_0_8_fu_646_reg[2] ;
  wire \right_border_buf_0_8_fu_646_reg[3] ;
  wire \right_border_buf_0_8_fu_646_reg[4] ;
  wire \right_border_buf_0_8_fu_646_reg[5] ;
  wire \right_border_buf_0_8_fu_646_reg[6] ;
  wire \right_border_buf_0_8_fu_646_reg[7] ;
  wire ult_reg_3400;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_4_0_reg_3729[0]_i_1 
       (.I0(k_buf_0_val_9_q0[0]),
        .I1(\right_border_buf_0_8_fu_646_reg[0] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_4_0_reg_3729[1]_i_1 
       (.I0(k_buf_0_val_9_q0[1]),
        .I1(\right_border_buf_0_8_fu_646_reg[1] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_4_0_reg_3729[2]_i_1 
       (.I0(k_buf_0_val_9_q0[2]),
        .I1(\right_border_buf_0_8_fu_646_reg[2] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_4_0_reg_3729[3]_i_1 
       (.I0(k_buf_0_val_9_q0[3]),
        .I1(\right_border_buf_0_8_fu_646_reg[3] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_4_0_reg_3729[4]_i_1 
       (.I0(k_buf_0_val_9_q0[4]),
        .I1(\right_border_buf_0_8_fu_646_reg[4] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_4_0_reg_3729[5]_i_1 
       (.I0(k_buf_0_val_9_q0[5]),
        .I1(\right_border_buf_0_8_fu_646_reg[5] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_4_0_reg_3729[6]_i_1 
       (.I0(k_buf_0_val_9_q0[6]),
        .I1(\right_border_buf_0_8_fu_646_reg[6] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_4_0_reg_3729[7]_i_1 
       (.I0(k_buf_0_val_9_q0[7]),
        .I1(\right_border_buf_0_8_fu_646_reg[7] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(D[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "k_buf_0_val_9_U/Filter2D_k_buf_0_cud_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_2__0_n_0,ram_reg_i_3__0_n_0,ram_reg_i_4__0_n_0,ram_reg_i_5__0_n_0,ram_reg_i_6_n_0,ram_reg_i_7_n_0,ram_reg_i_8_n_0,ram_reg_i_9_n_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_9_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_9_ce1),
        .ENBWREN(k_buf_0_val_5_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({k_buf_0_val_9_ce1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h4040004040000000)) 
    ram_reg_i_1__2
       (.I0(ap_enable_reg_pp0_iter13_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607),
        .I3(ram_reg_0),
        .I4(ult_reg_3400),
        .I5(ram_reg_1),
        .O(k_buf_0_val_9_ce1));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter13_reg),
        .O(k_buf_0_val_5_ce0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_2__0
       (.I0(ram_reg_3[7]),
        .I1(ram_reg_0),
        .I2(ult_reg_3400),
        .I3(ram_reg_4[7]),
        .O(ram_reg_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__0
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_0),
        .I2(ult_reg_3400),
        .I3(ram_reg_4[6]),
        .O(ram_reg_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h08FF080808080808)) 
    ram_reg_i_4
       (.I0(ram_reg_2),
        .I1(ap_reg_pp0_iter12_or_cond_i_i_reg_3603),
        .I2(g_img_1_data_stream_s_full_n),
        .I3(g_img_0_data_stream_s_empty_n),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_i_5_n_0),
        .O(ap_enable_reg_pp0_iter13_reg));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4__0
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_0),
        .I2(ult_reg_3400),
        .I3(ram_reg_4[5]),
        .O(ram_reg_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h4044)) 
    ram_reg_i_5
       (.I0(ap_reg_pp0_iter1_exitcond388_i_i_reg_3576),
        .I1(or_cond_i_i_i_reg_3607),
        .I2(ult_reg_3400),
        .I3(ram_reg_0),
        .O(ram_reg_i_5_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5__0
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_0),
        .I2(ult_reg_3400),
        .I3(ram_reg_4[4]),
        .O(ram_reg_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_0),
        .I2(ult_reg_3400),
        .I3(ram_reg_4[3]),
        .O(ram_reg_i_6_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_0),
        .I2(ult_reg_3400),
        .I3(ram_reg_4[2]),
        .O(ram_reg_i_7_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_0),
        .I2(ult_reg_3400),
        .I3(ram_reg_4[1]),
        .O(ram_reg_i_8_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_0),
        .I2(ult_reg_3400),
        .I3(ram_reg_4[0]),
        .O(ram_reg_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_cud_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_ram_56
   (D,
    WEA,
    ram_reg_0,
    ap_clk,
    k_buf_0_val_5_ce0,
    Q,
    ADDRBWRADDR,
    ult_reg_3400,
    ram_reg_1,
    ram_reg_2,
    ap_enable_reg_pp0_iter4,
    ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    \right_border_buf_0_14_fu_670_reg[0] ,
    ap_reg_pp0_iter2_brmerge_i_reg_3621,
    \right_border_buf_0_14_fu_670_reg[1] ,
    \right_border_buf_0_14_fu_670_reg[2] ,
    \right_border_buf_0_14_fu_670_reg[3] ,
    \right_border_buf_0_14_fu_670_reg[4] ,
    \right_border_buf_0_14_fu_670_reg[5] ,
    \right_border_buf_0_14_fu_670_reg[6] ,
    \right_border_buf_0_14_fu_670_reg[7] );
  output [7:0]D;
  output [0:0]WEA;
  output [7:0]ram_reg_0;
  input ap_clk;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input ult_reg_3400;
  input ram_reg_1;
  input ram_reg_2;
  input ap_enable_reg_pp0_iter4;
  input ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607;
  input ram_reg_3;
  input [7:0]ram_reg_4;
  input [7:0]ram_reg_5;
  input \right_border_buf_0_14_fu_670_reg[0] ;
  input ap_reg_pp0_iter2_brmerge_i_reg_3621;
  input \right_border_buf_0_14_fu_670_reg[1] ;
  input \right_border_buf_0_14_fu_670_reg[2] ;
  input \right_border_buf_0_14_fu_670_reg[3] ;
  input \right_border_buf_0_14_fu_670_reg[4] ;
  input \right_border_buf_0_14_fu_670_reg[5] ;
  input \right_border_buf_0_14_fu_670_reg[6] ;
  input \right_border_buf_0_14_fu_670_reg[7] ;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire ap_reg_pp0_iter2_brmerge_i_reg_3621;
  wire ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607;
  wire k_buf_0_val_5_ce0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [7:0]ram_reg_5;
  wire ram_reg_i_1__3_n_0;
  wire ram_reg_i_2__1_n_0;
  wire ram_reg_i_3__1_n_0;
  wire ram_reg_i_4__1_n_0;
  wire ram_reg_i_5__1_n_0;
  wire ram_reg_i_6__0_n_0;
  wire ram_reg_i_7__0_n_0;
  wire ram_reg_i_8__0_n_0;
  wire \right_border_buf_0_14_fu_670_reg[0] ;
  wire \right_border_buf_0_14_fu_670_reg[1] ;
  wire \right_border_buf_0_14_fu_670_reg[2] ;
  wire \right_border_buf_0_14_fu_670_reg[3] ;
  wire \right_border_buf_0_14_fu_670_reg[4] ;
  wire \right_border_buf_0_14_fu_670_reg[5] ;
  wire \right_border_buf_0_14_fu_670_reg[6] ;
  wire \right_border_buf_0_14_fu_670_reg[7] ;
  wire ult_reg_3400;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_3_0_reg_3719[0]_i_1 
       (.I0(D[0]),
        .I1(\right_border_buf_0_14_fu_670_reg[0] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_3_0_reg_3719[1]_i_1 
       (.I0(D[1]),
        .I1(\right_border_buf_0_14_fu_670_reg[1] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_3_0_reg_3719[2]_i_1 
       (.I0(D[2]),
        .I1(\right_border_buf_0_14_fu_670_reg[2] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_3_0_reg_3719[3]_i_1 
       (.I0(D[3]),
        .I1(\right_border_buf_0_14_fu_670_reg[3] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_3_0_reg_3719[4]_i_1 
       (.I0(D[4]),
        .I1(\right_border_buf_0_14_fu_670_reg[4] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_3_0_reg_3719[5]_i_1 
       (.I0(D[5]),
        .I1(\right_border_buf_0_14_fu_670_reg[5] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_3_0_reg_3719[6]_i_1 
       (.I0(D[6]),
        .I1(\right_border_buf_0_14_fu_670_reg[6] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_3_0_reg_3719[7]_i_1 
       (.I0(D[7]),
        .I1(\right_border_buf_0_14_fu_670_reg[7] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "k_buf_0_val_8_U/Filter2D_k_buf_0_cud_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_1__3_n_0,ram_reg_i_2__1_n_0,ram_reg_i_3__1_n_0,ram_reg_i_4__1_n_0,ram_reg_i_5__1_n_0,ram_reg_i_6__0_n_0,ram_reg_i_7__0_n_0,ram_reg_i_8__0_n_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_5_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0B00000008000000)) 
    ram_reg_i_1__1
       (.I0(ult_reg_3400),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607),
        .I5(ram_reg_3),
        .O(WEA));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_1__3
       (.I0(ram_reg_4[7]),
        .I1(ram_reg_1),
        .I2(ult_reg_3400),
        .I3(ram_reg_5[7]),
        .O(ram_reg_i_1__3_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_2__1
       (.I0(ram_reg_4[6]),
        .I1(ram_reg_1),
        .I2(ult_reg_3400),
        .I3(ram_reg_5[6]),
        .O(ram_reg_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__1
       (.I0(ram_reg_4[5]),
        .I1(ram_reg_1),
        .I2(ult_reg_3400),
        .I3(ram_reg_5[5]),
        .O(ram_reg_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4__1
       (.I0(ram_reg_4[4]),
        .I1(ram_reg_1),
        .I2(ult_reg_3400),
        .I3(ram_reg_5[4]),
        .O(ram_reg_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5__1
       (.I0(ram_reg_4[3]),
        .I1(ram_reg_1),
        .I2(ult_reg_3400),
        .I3(ram_reg_5[3]),
        .O(ram_reg_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6__0
       (.I0(ram_reg_4[2]),
        .I1(ram_reg_1),
        .I2(ult_reg_3400),
        .I3(ram_reg_5[2]),
        .O(ram_reg_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7__0
       (.I0(ram_reg_4[1]),
        .I1(ram_reg_1),
        .I2(ult_reg_3400),
        .I3(ram_reg_5[1]),
        .O(ram_reg_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8__0
       (.I0(ram_reg_4[0]),
        .I1(ram_reg_1),
        .I2(ult_reg_3400),
        .I3(ram_reg_5[0]),
        .O(ram_reg_i_8__0_n_0));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_cud_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_ram_57
   (D,
    ram_reg_0,
    ap_clk,
    k_buf_0_val_5_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_1,
    ram_reg_2,
    ult_reg_3400,
    ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607,
    ap_enable_reg_pp0_iter4,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    \right_border_buf_0_10_fu_654_reg[0] ,
    ap_reg_pp0_iter2_brmerge_i_reg_3621,
    \right_border_buf_0_10_fu_654_reg[1] ,
    \right_border_buf_0_10_fu_654_reg[2] ,
    \right_border_buf_0_10_fu_654_reg[3] ,
    \right_border_buf_0_10_fu_654_reg[4] ,
    \right_border_buf_0_10_fu_654_reg[5] ,
    \right_border_buf_0_10_fu_654_reg[6] ,
    \right_border_buf_0_10_fu_654_reg[7] );
  output [7:0]D;
  output [7:0]ram_reg_0;
  input ap_clk;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input ram_reg_1;
  input ram_reg_2;
  input ult_reg_3400;
  input ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607;
  input ap_enable_reg_pp0_iter4;
  input ram_reg_3;
  input [7:0]ram_reg_4;
  input [7:0]ram_reg_5;
  input \right_border_buf_0_10_fu_654_reg[0] ;
  input ap_reg_pp0_iter2_brmerge_i_reg_3621;
  input \right_border_buf_0_10_fu_654_reg[1] ;
  input \right_border_buf_0_10_fu_654_reg[2] ;
  input \right_border_buf_0_10_fu_654_reg[3] ;
  input \right_border_buf_0_10_fu_654_reg[4] ;
  input \right_border_buf_0_10_fu_654_reg[5] ;
  input \right_border_buf_0_10_fu_654_reg[6] ;
  input \right_border_buf_0_10_fu_654_reg[7] ;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire ap_reg_pp0_iter2_brmerge_i_reg_3621;
  wire ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607;
  wire k_buf_0_val_5_ce0;
  wire k_buf_0_val_7_ce1;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [7:0]ram_reg_5;
  wire ram_reg_i_2__3_n_0;
  wire ram_reg_i_3__3_n_0;
  wire ram_reg_i_4__3_n_0;
  wire ram_reg_i_5__3_n_0;
  wire ram_reg_i_6__2_n_0;
  wire ram_reg_i_7__2_n_0;
  wire ram_reg_i_8__2_n_0;
  wire ram_reg_i_9__1_n_0;
  wire \right_border_buf_0_10_fu_654_reg[0] ;
  wire \right_border_buf_0_10_fu_654_reg[1] ;
  wire \right_border_buf_0_10_fu_654_reg[2] ;
  wire \right_border_buf_0_10_fu_654_reg[3] ;
  wire \right_border_buf_0_10_fu_654_reg[4] ;
  wire \right_border_buf_0_10_fu_654_reg[5] ;
  wire \right_border_buf_0_10_fu_654_reg[6] ;
  wire \right_border_buf_0_10_fu_654_reg[7] ;
  wire ult_reg_3400;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_2_0_reg_3704[0]_i_1 
       (.I0(D[0]),
        .I1(\right_border_buf_0_10_fu_654_reg[0] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_2_0_reg_3704[1]_i_1 
       (.I0(D[1]),
        .I1(\right_border_buf_0_10_fu_654_reg[1] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_2_0_reg_3704[2]_i_1 
       (.I0(D[2]),
        .I1(\right_border_buf_0_10_fu_654_reg[2] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_2_0_reg_3704[3]_i_1 
       (.I0(D[3]),
        .I1(\right_border_buf_0_10_fu_654_reg[3] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_2_0_reg_3704[4]_i_1 
       (.I0(D[4]),
        .I1(\right_border_buf_0_10_fu_654_reg[4] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_2_0_reg_3704[5]_i_1 
       (.I0(D[5]),
        .I1(\right_border_buf_0_10_fu_654_reg[5] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_2_0_reg_3704[6]_i_1 
       (.I0(D[6]),
        .I1(\right_border_buf_0_10_fu_654_reg[6] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_2_0_reg_3704[7]_i_1 
       (.I0(D[7]),
        .I1(\right_border_buf_0_10_fu_654_reg[7] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "k_buf_0_val_7_U/Filter2D_k_buf_0_cud_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_2__3_n_0,ram_reg_i_3__3_n_0,ram_reg_i_4__3_n_0,ram_reg_i_5__3_n_0,ram_reg_i_6__2_n_0,ram_reg_i_7__2_n_0,ram_reg_i_8__2_n_0,ram_reg_i_9__1_n_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_7_ce1),
        .ENBWREN(k_buf_0_val_5_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({k_buf_0_val_7_ce1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h00000000E2000000)) 
    ram_reg_i_1__0
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(ult_reg_3400),
        .I3(ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(ram_reg_3),
        .O(k_buf_0_val_7_ce1));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_2__3
       (.I0(ram_reg_4[7]),
        .I1(ram_reg_2),
        .I2(ult_reg_3400),
        .I3(ram_reg_5[7]),
        .O(ram_reg_i_2__3_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__3
       (.I0(ram_reg_4[6]),
        .I1(ram_reg_2),
        .I2(ult_reg_3400),
        .I3(ram_reg_5[6]),
        .O(ram_reg_i_3__3_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4__3
       (.I0(ram_reg_4[5]),
        .I1(ram_reg_2),
        .I2(ult_reg_3400),
        .I3(ram_reg_5[5]),
        .O(ram_reg_i_4__3_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5__3
       (.I0(ram_reg_4[4]),
        .I1(ram_reg_2),
        .I2(ult_reg_3400),
        .I3(ram_reg_5[4]),
        .O(ram_reg_i_5__3_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6__2
       (.I0(ram_reg_4[3]),
        .I1(ram_reg_2),
        .I2(ult_reg_3400),
        .I3(ram_reg_5[3]),
        .O(ram_reg_i_6__2_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7__2
       (.I0(ram_reg_4[2]),
        .I1(ram_reg_2),
        .I2(ult_reg_3400),
        .I3(ram_reg_5[2]),
        .O(ram_reg_i_7__2_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8__2
       (.I0(ram_reg_4[1]),
        .I1(ram_reg_2),
        .I2(ult_reg_3400),
        .I3(ram_reg_5[1]),
        .O(ram_reg_i_8__2_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9__1
       (.I0(ram_reg_4[0]),
        .I1(ram_reg_2),
        .I2(ult_reg_3400),
        .I3(ram_reg_5[0]),
        .O(ram_reg_i_9__1_n_0));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_cud_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_ram_58
   (D,
    ram_reg_0,
    ap_clk,
    WEA,
    k_buf_0_val_5_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_1,
    ram_reg_2,
    ult_reg_3400,
    ram_reg_3,
    \right_border_buf_0_5_fu_634_reg[0] ,
    ap_reg_pp0_iter2_brmerge_i_reg_3621,
    \right_border_buf_0_5_fu_634_reg[1] ,
    \right_border_buf_0_5_fu_634_reg[2] ,
    \right_border_buf_0_5_fu_634_reg[3] ,
    \right_border_buf_0_5_fu_634_reg[4] ,
    \right_border_buf_0_5_fu_634_reg[5] ,
    \right_border_buf_0_5_fu_634_reg[6] ,
    \right_border_buf_0_5_fu_634_reg[7] );
  output [7:0]D;
  output [7:0]ram_reg_0;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [7:0]ram_reg_1;
  input ram_reg_2;
  input ult_reg_3400;
  input [7:0]ram_reg_3;
  input \right_border_buf_0_5_fu_634_reg[0] ;
  input ap_reg_pp0_iter2_brmerge_i_reg_3621;
  input \right_border_buf_0_5_fu_634_reg[1] ;
  input \right_border_buf_0_5_fu_634_reg[2] ;
  input \right_border_buf_0_5_fu_634_reg[3] ;
  input \right_border_buf_0_5_fu_634_reg[4] ;
  input \right_border_buf_0_5_fu_634_reg[5] ;
  input \right_border_buf_0_5_fu_634_reg[6] ;
  input \right_border_buf_0_5_fu_634_reg[7] ;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_reg_pp0_iter2_brmerge_i_reg_3621;
  wire k_buf_0_val_5_ce0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ram_reg_i_2__2_n_0;
  wire ram_reg_i_3__2_n_0;
  wire ram_reg_i_4__2_n_0;
  wire ram_reg_i_5__2_n_0;
  wire ram_reg_i_6__1_n_0;
  wire ram_reg_i_7__1_n_0;
  wire ram_reg_i_8__1_n_0;
  wire ram_reg_i_9__0_n_0;
  wire \right_border_buf_0_5_fu_634_reg[0] ;
  wire \right_border_buf_0_5_fu_634_reg[1] ;
  wire \right_border_buf_0_5_fu_634_reg[2] ;
  wire \right_border_buf_0_5_fu_634_reg[3] ;
  wire \right_border_buf_0_5_fu_634_reg[4] ;
  wire \right_border_buf_0_5_fu_634_reg[5] ;
  wire \right_border_buf_0_5_fu_634_reg[6] ;
  wire \right_border_buf_0_5_fu_634_reg[7] ;
  wire ult_reg_3400;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_1_0_reg_3689[0]_i_1 
       (.I0(D[0]),
        .I1(\right_border_buf_0_5_fu_634_reg[0] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_1_0_reg_3689[1]_i_1 
       (.I0(D[1]),
        .I1(\right_border_buf_0_5_fu_634_reg[1] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_1_0_reg_3689[2]_i_1 
       (.I0(D[2]),
        .I1(\right_border_buf_0_5_fu_634_reg[2] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_1_0_reg_3689[3]_i_1 
       (.I0(D[3]),
        .I1(\right_border_buf_0_5_fu_634_reg[3] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_1_0_reg_3689[4]_i_1 
       (.I0(D[4]),
        .I1(\right_border_buf_0_5_fu_634_reg[4] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_1_0_reg_3689[5]_i_1 
       (.I0(D[5]),
        .I1(\right_border_buf_0_5_fu_634_reg[5] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_1_0_reg_3689[6]_i_1 
       (.I0(D[6]),
        .I1(\right_border_buf_0_5_fu_634_reg[6] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_1_0_reg_3689[7]_i_1 
       (.I0(D[7]),
        .I1(\right_border_buf_0_5_fu_634_reg[7] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "k_buf_0_val_6_U/Filter2D_k_buf_0_cud_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_2__2_n_0,ram_reg_i_3__2_n_0,ram_reg_i_4__2_n_0,ram_reg_i_5__2_n_0,ram_reg_i_6__1_n_0,ram_reg_i_7__1_n_0,ram_reg_i_8__1_n_0,ram_reg_i_9__0_n_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_5_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_2__2
       (.I0(ram_reg_1[7]),
        .I1(ram_reg_2),
        .I2(ult_reg_3400),
        .I3(ram_reg_3[7]),
        .O(ram_reg_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__2
       (.I0(ram_reg_1[6]),
        .I1(ram_reg_2),
        .I2(ult_reg_3400),
        .I3(ram_reg_3[6]),
        .O(ram_reg_i_3__2_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4__2
       (.I0(ram_reg_1[5]),
        .I1(ram_reg_2),
        .I2(ult_reg_3400),
        .I3(ram_reg_3[5]),
        .O(ram_reg_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5__2
       (.I0(ram_reg_1[4]),
        .I1(ram_reg_2),
        .I2(ult_reg_3400),
        .I3(ram_reg_3[4]),
        .O(ram_reg_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6__1
       (.I0(ram_reg_1[3]),
        .I1(ram_reg_2),
        .I2(ult_reg_3400),
        .I3(ram_reg_3[3]),
        .O(ram_reg_i_6__1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7__1
       (.I0(ram_reg_1[2]),
        .I1(ram_reg_2),
        .I2(ult_reg_3400),
        .I3(ram_reg_3[2]),
        .O(ram_reg_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8__1
       (.I0(ram_reg_1[1]),
        .I1(ram_reg_2),
        .I2(ult_reg_3400),
        .I3(ram_reg_3[1]),
        .O(ram_reg_i_8__1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9__0
       (.I0(ram_reg_1[0]),
        .I1(ram_reg_2),
        .I2(ult_reg_3400),
        .I3(ram_reg_3[0]),
        .O(ram_reg_i_9__0_n_0));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_cud_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_cud_ram_59
   (D,
    ram_reg_0,
    ap_clk,
    k_buf_0_val_5_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_1,
    ram_reg_2,
    ult_reg_3400,
    ram_reg_3,
    ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607,
    ram_reg_4,
    ap_enable_reg_pp0_iter3,
    ram_reg_5,
    \right_border_buf_0_s_fu_614_reg[0] ,
    ap_reg_pp0_iter2_brmerge_i_reg_3621,
    \right_border_buf_0_s_fu_614_reg[1] ,
    \right_border_buf_0_s_fu_614_reg[2] ,
    \right_border_buf_0_s_fu_614_reg[3] ,
    \right_border_buf_0_s_fu_614_reg[4] ,
    \right_border_buf_0_s_fu_614_reg[5] ,
    \right_border_buf_0_s_fu_614_reg[6] ,
    \right_border_buf_0_s_fu_614_reg[7] );
  output [7:0]D;
  output [7:0]ram_reg_0;
  input ap_clk;
  input k_buf_0_val_5_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [7:0]ram_reg_1;
  input ram_reg_2;
  input ult_reg_3400;
  input ram_reg_3;
  input ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607;
  input ram_reg_4;
  input ap_enable_reg_pp0_iter3;
  input ram_reg_5;
  input \right_border_buf_0_s_fu_614_reg[0] ;
  input ap_reg_pp0_iter2_brmerge_i_reg_3621;
  input \right_border_buf_0_s_fu_614_reg[1] ;
  input \right_border_buf_0_s_fu_614_reg[2] ;
  input \right_border_buf_0_s_fu_614_reg[3] ;
  input \right_border_buf_0_s_fu_614_reg[4] ;
  input \right_border_buf_0_s_fu_614_reg[5] ;
  input \right_border_buf_0_s_fu_614_reg[6] ;
  input \right_border_buf_0_s_fu_614_reg[7] ;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_reg_pp0_iter2_brmerge_i_reg_3621;
  wire ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607;
  wire k_buf_0_val_5_ce0;
  wire k_buf_0_val_5_ce1;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_i_3_n_0;
  wire \right_border_buf_0_s_fu_614_reg[0] ;
  wire \right_border_buf_0_s_fu_614_reg[1] ;
  wire \right_border_buf_0_s_fu_614_reg[2] ;
  wire \right_border_buf_0_s_fu_614_reg[3] ;
  wire \right_border_buf_0_s_fu_614_reg[4] ;
  wire \right_border_buf_0_s_fu_614_reg[5] ;
  wire \right_border_buf_0_s_fu_614_reg[6] ;
  wire \right_border_buf_0_s_fu_614_reg[7] ;
  wire ult_reg_3400;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_0_0_reg_3674[0]_i_1 
       (.I0(D[0]),
        .I1(\right_border_buf_0_s_fu_614_reg[0] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_0_0_reg_3674[1]_i_1 
       (.I0(D[1]),
        .I1(\right_border_buf_0_s_fu_614_reg[1] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_0_0_reg_3674[2]_i_1 
       (.I0(D[2]),
        .I1(\right_border_buf_0_s_fu_614_reg[2] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_0_0_reg_3674[3]_i_1 
       (.I0(D[3]),
        .I1(\right_border_buf_0_s_fu_614_reg[3] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_0_0_reg_3674[4]_i_1 
       (.I0(D[4]),
        .I1(\right_border_buf_0_s_fu_614_reg[4] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_0_0_reg_3674[5]_i_1 
       (.I0(D[5]),
        .I1(\right_border_buf_0_s_fu_614_reg[5] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_0_0_reg_3674[6]_i_1 
       (.I0(D[6]),
        .I1(\right_border_buf_0_s_fu_614_reg[6] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \col_buf_0_val_0_0_reg_3674[7]_i_2 
       (.I0(D[7]),
        .I1(\right_border_buf_0_s_fu_614_reg[7] ),
        .I2(ap_reg_pp0_iter2_brmerge_i_reg_3621),
        .O(ram_reg_0[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "k_buf_0_val_5_U/Filter2D_k_buf_0_cud_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_5_ce1),
        .ENBWREN(k_buf_0_val_5_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({k_buf_0_val_5_ce1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hA280)) 
    ram_reg_i_1
       (.I0(ram_reg_i_3_n_0),
        .I1(ram_reg_2),
        .I2(ult_reg_3400),
        .I3(ram_reg_3),
        .O(k_buf_0_val_5_ce1));
  LUT4 #(
    .INIT(16'h0020)) 
    ram_reg_i_3
       (.I0(ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607),
        .I1(ram_reg_4),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ram_reg_5),
        .O(ram_reg_i_3_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_1_proc
   (E,
    \ap_CS_fsm_reg[4]_0 ,
    ap_sync_ready,
    ap_ready,
    ap_sync_Loop_1_proc_U0_ap_ready,
    \ap_CS_fsm_reg[5]_0 ,
    in_stream_TREADY,
    D,
    Loop_1_proc_U0_ap_idle,
    g_img_0_data_stream_s_full_n,
    \ap_CS_fsm_reg[0]_0 ,
    ap_sync_reg_Block_proc_U0_ap_ready,
    int_ap_ready_reg,
    Q,
    ap_sync_Block_Mat_exit212359_U0_ap_ready,
    ap_rst_n,
    Filter2D_U0_ap_start,
    ap_clk,
    ap_rst_n_inv,
    in_stream_TDATA,
    packets_cast_loc_cha_empty_n,
    out,
    in_stream_TVALID);
  output [0:0]E;
  output \ap_CS_fsm_reg[4]_0 ;
  output ap_sync_ready;
  output ap_ready;
  output ap_sync_Loop_1_proc_U0_ap_ready;
  output \ap_CS_fsm_reg[5]_0 ;
  output in_stream_TREADY;
  output [7:0]D;
  output Loop_1_proc_U0_ap_idle;
  input g_img_0_data_stream_s_full_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input ap_sync_reg_Block_proc_U0_ap_ready;
  input int_ap_ready_reg;
  input [0:0]Q;
  input ap_sync_Block_Mat_exit212359_U0_ap_ready;
  input ap_rst_n;
  input Filter2D_U0_ap_start;
  input ap_clk;
  input ap_rst_n_inv;
  input [31:0]in_stream_TDATA;
  input packets_cast_loc_cha_empty_n;
  input [19:0]out;
  input in_stream_TVALID;

  wire [7:0]D;
  wire [0:0]E;
  wire Filter2D_U0_ap_start;
  wire Loop_1_proc_U0_ap_idle;
  wire [0:0]Q;
  wire \SRL_SIG[0][0]_i_2_n_0 ;
  wire \SRL_SIG[0][1]_i_2_n_0 ;
  wire \SRL_SIG[0][2]_i_2_n_0 ;
  wire \SRL_SIG[0][3]_i_2_n_0 ;
  wire \SRL_SIG[0][4]_i_2_n_0 ;
  wire \SRL_SIG[0][5]_i_2_n_0 ;
  wire \SRL_SIG[0][6]_i_2_n_0 ;
  wire \SRL_SIG[0][7]_i_3_n_0 ;
  wire \SRL_SIG[0][7]_i_4_n_0 ;
  wire \SRL_SIG[0][7]_i_5_n_0 ;
  wire \SRL_SIG[0][7]_i_6_n_0 ;
  wire \SRL_SIG[0][7]_i_7_n_0 ;
  wire \SRL_SIG[0][7]_i_9_n_0 ;
  wire \ap_CS_fsm[1]_i_2__0_n_0 ;
  wire \ap_CS_fsm[5]_i_11_n_0 ;
  wire \ap_CS_fsm[5]_i_12_n_0 ;
  wire \ap_CS_fsm[5]_i_13_n_0 ;
  wire \ap_CS_fsm[5]_i_14_n_0 ;
  wire \ap_CS_fsm[5]_i_15_n_0 ;
  wire \ap_CS_fsm[5]_i_16_n_0 ;
  wire \ap_CS_fsm[5]_i_17_n_0 ;
  wire \ap_CS_fsm[5]_i_18_n_0 ;
  wire \ap_CS_fsm[5]_i_20_n_0 ;
  wire \ap_CS_fsm[5]_i_21_n_0 ;
  wire \ap_CS_fsm[5]_i_22_n_0 ;
  wire \ap_CS_fsm[5]_i_23_n_0 ;
  wire \ap_CS_fsm[5]_i_24_n_0 ;
  wire \ap_CS_fsm[5]_i_25_n_0 ;
  wire \ap_CS_fsm[5]_i_26_n_0 ;
  wire \ap_CS_fsm[5]_i_27_n_0 ;
  wire \ap_CS_fsm[5]_i_28_n_0 ;
  wire \ap_CS_fsm[5]_i_29_n_0 ;
  wire \ap_CS_fsm[5]_i_2_n_0 ;
  wire \ap_CS_fsm[5]_i_30_n_0 ;
  wire \ap_CS_fsm[5]_i_31_n_0 ;
  wire \ap_CS_fsm[5]_i_32_n_0 ;
  wire \ap_CS_fsm[5]_i_33_n_0 ;
  wire \ap_CS_fsm[5]_i_34_n_0 ;
  wire \ap_CS_fsm[5]_i_35_n_0 ;
  wire \ap_CS_fsm[5]_i_36_n_0 ;
  wire \ap_CS_fsm[5]_i_3_n_0 ;
  wire \ap_CS_fsm[5]_i_6_n_0 ;
  wire \ap_CS_fsm[5]_i_7_n_0 ;
  wire \ap_CS_fsm[5]_i_8_n_0 ;
  wire \ap_CS_fsm[5]_i_9_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_i_10_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_10_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_10_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_10_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_5_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_5_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_5_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_5_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [5:0]ap_NS_fsm;
  wire ap_block_pp0_stage1_01001;
  wire ap_block_pp0_stage2_01001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_2_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_ready;
  wire ap_reg_pp0_iter1_tmp_i_reg_167;
  wire \ap_reg_pp0_iter1_tmp_i_reg_167[0]_i_1_n_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_Block_Mat_exit212359_U0_ap_ready;
  wire ap_sync_Loop_1_proc_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_proc_U0_ap_ready;
  wire g_img_0_data_stream_0_V_din121_out;
  wire g_img_0_data_stream_s_full_n;
  wire [31:0]in_stream_TDATA;
  wire in_stream_TREADY;
  wire in_stream_TVALID;
  wire in_stream_data_V_0_load_A;
  wire in_stream_data_V_0_load_B;
  wire [31:0]in_stream_data_V_0_payload_A;
  wire [31:0]in_stream_data_V_0_payload_B;
  wire in_stream_data_V_0_sel;
  wire in_stream_data_V_0_sel_rd_i_1_n_0;
  wire in_stream_data_V_0_sel_wr;
  wire in_stream_data_V_0_sel_wr_i_1_n_0;
  wire [1:1]in_stream_data_V_0_state;
  wire \in_stream_data_V_0_state[0]_i_1_n_0 ;
  wire \in_stream_data_V_0_state[0]_i_2_n_0 ;
  wire \in_stream_data_V_0_state[1]_i_3_n_0 ;
  wire \in_stream_data_V_0_state_reg_n_0_[0] ;
  wire int_ap_ready_reg;
  wire \mOutPtr[1]_i_3_n_0 ;
  wire [19:0]out;
  wire p_024_rec_i_reg_101;
  wire p_024_rec_i_reg_1010;
  wire \p_024_rec_i_reg_101[18]_i_3_n_0 ;
  wire \p_024_rec_i_reg_101_reg_n_0_[0] ;
  wire \p_024_rec_i_reg_101_reg_n_0_[10] ;
  wire \p_024_rec_i_reg_101_reg_n_0_[11] ;
  wire \p_024_rec_i_reg_101_reg_n_0_[12] ;
  wire \p_024_rec_i_reg_101_reg_n_0_[13] ;
  wire \p_024_rec_i_reg_101_reg_n_0_[14] ;
  wire \p_024_rec_i_reg_101_reg_n_0_[15] ;
  wire \p_024_rec_i_reg_101_reg_n_0_[16] ;
  wire \p_024_rec_i_reg_101_reg_n_0_[17] ;
  wire \p_024_rec_i_reg_101_reg_n_0_[18] ;
  wire \p_024_rec_i_reg_101_reg_n_0_[1] ;
  wire \p_024_rec_i_reg_101_reg_n_0_[2] ;
  wire \p_024_rec_i_reg_101_reg_n_0_[3] ;
  wire \p_024_rec_i_reg_101_reg_n_0_[4] ;
  wire \p_024_rec_i_reg_101_reg_n_0_[5] ;
  wire \p_024_rec_i_reg_101_reg_n_0_[6] ;
  wire \p_024_rec_i_reg_101_reg_n_0_[7] ;
  wire \p_024_rec_i_reg_101_reg_n_0_[8] ;
  wire \p_024_rec_i_reg_101_reg_n_0_[9] ;
  wire [7:0]p_0_in;
  wire p_16_in;
  wire packets_cast_loc_cha_empty_n;
  wire r_reg_1710;
  wire \r_reg_171[0]_i_3_n_0 ;
  wire \r_reg_171[0]_i_4_n_0 ;
  wire \r_reg_171[0]_i_5_n_0 ;
  wire \r_reg_171[0]_i_6_n_0 ;
  wire \r_reg_171[12]_i_2_n_0 ;
  wire \r_reg_171[12]_i_3_n_0 ;
  wire \r_reg_171[12]_i_4_n_0 ;
  wire \r_reg_171[12]_i_5_n_0 ;
  wire \r_reg_171[16]_i_2_n_0 ;
  wire \r_reg_171[16]_i_3_n_0 ;
  wire \r_reg_171[16]_i_4_n_0 ;
  wire \r_reg_171[4]_i_2_n_0 ;
  wire \r_reg_171[4]_i_3_n_0 ;
  wire \r_reg_171[4]_i_4_n_0 ;
  wire \r_reg_171[4]_i_5_n_0 ;
  wire \r_reg_171[8]_i_2_n_0 ;
  wire \r_reg_171[8]_i_3_n_0 ;
  wire \r_reg_171[8]_i_4_n_0 ;
  wire \r_reg_171[8]_i_5_n_0 ;
  wire [18:0]r_reg_171_reg;
  wire \r_reg_171_reg[0]_i_2_n_0 ;
  wire \r_reg_171_reg[0]_i_2_n_1 ;
  wire \r_reg_171_reg[0]_i_2_n_2 ;
  wire \r_reg_171_reg[0]_i_2_n_3 ;
  wire \r_reg_171_reg[0]_i_2_n_4 ;
  wire \r_reg_171_reg[0]_i_2_n_5 ;
  wire \r_reg_171_reg[0]_i_2_n_6 ;
  wire \r_reg_171_reg[0]_i_2_n_7 ;
  wire \r_reg_171_reg[12]_i_1_n_0 ;
  wire \r_reg_171_reg[12]_i_1_n_1 ;
  wire \r_reg_171_reg[12]_i_1_n_2 ;
  wire \r_reg_171_reg[12]_i_1_n_3 ;
  wire \r_reg_171_reg[12]_i_1_n_4 ;
  wire \r_reg_171_reg[12]_i_1_n_5 ;
  wire \r_reg_171_reg[12]_i_1_n_6 ;
  wire \r_reg_171_reg[12]_i_1_n_7 ;
  wire \r_reg_171_reg[16]_i_1_n_2 ;
  wire \r_reg_171_reg[16]_i_1_n_3 ;
  wire \r_reg_171_reg[16]_i_1_n_5 ;
  wire \r_reg_171_reg[16]_i_1_n_6 ;
  wire \r_reg_171_reg[16]_i_1_n_7 ;
  wire \r_reg_171_reg[4]_i_1_n_0 ;
  wire \r_reg_171_reg[4]_i_1_n_1 ;
  wire \r_reg_171_reg[4]_i_1_n_2 ;
  wire \r_reg_171_reg[4]_i_1_n_3 ;
  wire \r_reg_171_reg[4]_i_1_n_4 ;
  wire \r_reg_171_reg[4]_i_1_n_5 ;
  wire \r_reg_171_reg[4]_i_1_n_6 ;
  wire \r_reg_171_reg[4]_i_1_n_7 ;
  wire \r_reg_171_reg[8]_i_1_n_0 ;
  wire \r_reg_171_reg[8]_i_1_n_1 ;
  wire \r_reg_171_reg[8]_i_1_n_2 ;
  wire \r_reg_171_reg[8]_i_1_n_3 ;
  wire \r_reg_171_reg[8]_i_1_n_4 ;
  wire \r_reg_171_reg[8]_i_1_n_5 ;
  wire \r_reg_171_reg[8]_i_1_n_6 ;
  wire \r_reg_171_reg[8]_i_1_n_7 ;
  wire [7:0]tmp_4_reg_176;
  wire tmp_4_reg_1760;
  wire [7:0]tmp_5_reg_181;
  wire \tmp_5_reg_181[0]_i_1_n_0 ;
  wire \tmp_5_reg_181[1]_i_1_n_0 ;
  wire \tmp_5_reg_181[2]_i_1_n_0 ;
  wire \tmp_5_reg_181[3]_i_1_n_0 ;
  wire \tmp_5_reg_181[4]_i_1_n_0 ;
  wire \tmp_5_reg_181[5]_i_1_n_0 ;
  wire \tmp_5_reg_181[6]_i_1_n_0 ;
  wire \tmp_5_reg_181[7]_i_1_n_0 ;
  wire [7:0]tmp_6_reg_186;
  wire \tmp_6_reg_186[0]_i_1_n_0 ;
  wire \tmp_6_reg_186[1]_i_1_n_0 ;
  wire \tmp_6_reg_186[2]_i_1_n_0 ;
  wire \tmp_6_reg_186[3]_i_1_n_0 ;
  wire \tmp_6_reg_186[4]_i_1_n_0 ;
  wire \tmp_6_reg_186[5]_i_1_n_0 ;
  wire \tmp_6_reg_186[6]_i_1_n_0 ;
  wire \tmp_6_reg_186[7]_i_1_n_0 ;
  wire tmp_i_fu_116_p2;
  wire tmp_i_reg_167;
  wire \tmp_i_reg_167[0]_i_1_n_0 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_10_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[5]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_r_reg_171_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_r_reg_171_reg[16]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG[0][0]_i_2_n_0 ),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_A[0]),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(in_stream_data_V_0_payload_B[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \SRL_SIG[0][0]_i_2 
       (.I0(\SRL_SIG[0][7]_i_6_n_0 ),
        .I1(tmp_4_reg_176[0]),
        .I2(\SRL_SIG[0][7]_i_7_n_0 ),
        .I3(tmp_5_reg_181[0]),
        .I4(g_img_0_data_stream_0_V_din121_out),
        .I5(tmp_6_reg_186[0]),
        .O(\SRL_SIG[0][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG[0][1]_i_2_n_0 ),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_A[1]),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(in_stream_data_V_0_payload_B[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \SRL_SIG[0][1]_i_2 
       (.I0(\SRL_SIG[0][7]_i_6_n_0 ),
        .I1(tmp_4_reg_176[1]),
        .I2(\SRL_SIG[0][7]_i_7_n_0 ),
        .I3(tmp_5_reg_181[1]),
        .I4(g_img_0_data_stream_0_V_din121_out),
        .I5(tmp_6_reg_186[1]),
        .O(\SRL_SIG[0][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG[0][2]_i_2_n_0 ),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_A[2]),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(in_stream_data_V_0_payload_B[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \SRL_SIG[0][2]_i_2 
       (.I0(\SRL_SIG[0][7]_i_6_n_0 ),
        .I1(tmp_4_reg_176[2]),
        .I2(\SRL_SIG[0][7]_i_7_n_0 ),
        .I3(tmp_5_reg_181[2]),
        .I4(g_img_0_data_stream_0_V_din121_out),
        .I5(tmp_6_reg_186[2]),
        .O(\SRL_SIG[0][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG[0][3]_i_2_n_0 ),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_A[3]),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(in_stream_data_V_0_payload_B[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \SRL_SIG[0][3]_i_2 
       (.I0(\SRL_SIG[0][7]_i_6_n_0 ),
        .I1(tmp_4_reg_176[3]),
        .I2(\SRL_SIG[0][7]_i_7_n_0 ),
        .I3(tmp_5_reg_181[3]),
        .I4(g_img_0_data_stream_0_V_din121_out),
        .I5(tmp_6_reg_186[3]),
        .O(\SRL_SIG[0][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG[0][4]_i_2_n_0 ),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_A[4]),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(in_stream_data_V_0_payload_B[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \SRL_SIG[0][4]_i_2 
       (.I0(\SRL_SIG[0][7]_i_6_n_0 ),
        .I1(tmp_4_reg_176[4]),
        .I2(\SRL_SIG[0][7]_i_7_n_0 ),
        .I3(tmp_5_reg_181[4]),
        .I4(g_img_0_data_stream_0_V_din121_out),
        .I5(tmp_6_reg_186[4]),
        .O(\SRL_SIG[0][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG[0][5]_i_2_n_0 ),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_A[5]),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(in_stream_data_V_0_payload_B[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \SRL_SIG[0][5]_i_2 
       (.I0(\SRL_SIG[0][7]_i_6_n_0 ),
        .I1(tmp_4_reg_176[5]),
        .I2(\SRL_SIG[0][7]_i_7_n_0 ),
        .I3(tmp_5_reg_181[5]),
        .I4(g_img_0_data_stream_0_V_din121_out),
        .I5(tmp_6_reg_186[5]),
        .O(\SRL_SIG[0][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG[0][6]_i_2_n_0 ),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_A[6]),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(in_stream_data_V_0_payload_B[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \SRL_SIG[0][6]_i_2 
       (.I0(\SRL_SIG[0][7]_i_6_n_0 ),
        .I1(tmp_4_reg_176[6]),
        .I2(\SRL_SIG[0][7]_i_7_n_0 ),
        .I3(tmp_5_reg_181[6]),
        .I4(g_img_0_data_stream_0_V_din121_out),
        .I5(tmp_6_reg_186[6]),
        .O(\SRL_SIG[0][6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\ap_CS_fsm_reg[4]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(\SRL_SIG[0][7]_i_3_n_0 ),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(in_stream_data_V_0_payload_A[7]),
        .I3(\SRL_SIG[0][7]_i_5_n_0 ),
        .I4(in_stream_data_V_0_payload_B[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(\SRL_SIG[0][7]_i_6_n_0 ),
        .I1(tmp_4_reg_176[7]),
        .I2(\SRL_SIG[0][7]_i_7_n_0 ),
        .I3(tmp_5_reg_181[7]),
        .I4(g_img_0_data_stream_0_V_din121_out),
        .I5(tmp_6_reg_186[7]),
        .O(\SRL_SIG[0][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007FFF)) 
    \SRL_SIG[0][7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(g_img_0_data_stream_s_full_n),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\mOutPtr[1]_i_3_n_0 ),
        .I5(in_stream_data_V_0_sel),
        .O(\SRL_SIG[0][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00007FFF00000000)) 
    \SRL_SIG[0][7]_i_5 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(g_img_0_data_stream_s_full_n),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\mOutPtr[1]_i_3_n_0 ),
        .I5(in_stream_data_V_0_sel),
        .O(\SRL_SIG[0][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \SRL_SIG[0][7]_i_6 
       (.I0(g_img_0_data_stream_0_V_din121_out),
        .I1(\SRL_SIG[0][7]_i_9_n_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp_i_reg_167),
        .I4(g_img_0_data_stream_s_full_n),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(\SRL_SIG[0][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0800000088000000)) 
    \SRL_SIG[0][7]_i_7 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_i_reg_167),
        .I2(ap_reg_pp0_iter1_tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(g_img_0_data_stream_s_full_n),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(\SRL_SIG[0][7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][7]_i_8 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(g_img_0_data_stream_s_full_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_reg_pp0_iter1_tmp_i_reg_167),
        .O(g_img_0_data_stream_0_V_din121_out));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \SRL_SIG[0][7]_i_9 
       (.I0(g_img_0_data_stream_s_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_i_reg_167),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\SRL_SIG[0][7]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(packets_cast_loc_cha_empty_n),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(Filter2D_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_ready),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h7F77777777777777)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\p_024_rec_i_reg_101[18]_i_3_n_0 ),
        .I1(\ap_CS_fsm[1]_i_2__0_n_0 ),
        .I2(g_img_0_data_stream_s_full_n),
        .I3(tmp_i_reg_167),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(g_img_0_data_stream_s_full_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(tmp_i_reg_167),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\ap_CS_fsm[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h88FF88F888FF88FF)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_block_pp0_stage1_01001),
        .I2(tmp_i_fu_116_p2),
        .I3(\ap_CS_fsm[5]_i_3_n_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(g_img_0_data_stream_s_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_reg_pp0_iter1_tmp_i_reg_167),
        .O(ap_block_pp0_stage1_01001));
  LUT5 #(
    .INIT(32'hFF454545)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm[5]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_block_pp0_stage2_01001),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I1(g_img_0_data_stream_s_full_n),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp_i_reg_167),
        .O(ap_block_pp0_stage2_01001));
  LUT6 #(
    .INIT(64'hC0AACCCCCCCCCCCC)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I3(g_img_0_data_stream_s_full_n),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(tmp_i_reg_167),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'h00035500)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm[5]_i_2_n_0 ),
        .I1(\ap_CS_fsm[5]_i_3_n_0 ),
        .I2(tmp_i_fu_116_p2),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \ap_CS_fsm[5]_i_11 
       (.I0(out[14]),
        .I1(\ap_CS_fsm[5]_i_29_n_0 ),
        .I2(r_reg_171_reg[15]),
        .I3(p_16_in),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[15] ),
        .I5(out[15]),
        .O(\ap_CS_fsm[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \ap_CS_fsm[5]_i_12 
       (.I0(out[12]),
        .I1(\ap_CS_fsm[5]_i_30_n_0 ),
        .I2(r_reg_171_reg[13]),
        .I3(p_16_in),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[13] ),
        .I5(out[13]),
        .O(\ap_CS_fsm[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \ap_CS_fsm[5]_i_13 
       (.I0(out[10]),
        .I1(\ap_CS_fsm[5]_i_31_n_0 ),
        .I2(r_reg_171_reg[11]),
        .I3(p_16_in),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[11] ),
        .I5(out[11]),
        .O(\ap_CS_fsm[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \ap_CS_fsm[5]_i_14 
       (.I0(out[8]),
        .I1(\ap_CS_fsm[5]_i_32_n_0 ),
        .I2(r_reg_171_reg[9]),
        .I3(p_16_in),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[9] ),
        .I5(out[9]),
        .O(\ap_CS_fsm[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \ap_CS_fsm[5]_i_15 
       (.I0(\p_024_rec_i_reg_101_reg_n_0_[15] ),
        .I1(p_16_in),
        .I2(r_reg_171_reg[15]),
        .I3(out[15]),
        .I4(\ap_CS_fsm[5]_i_29_n_0 ),
        .I5(out[14]),
        .O(\ap_CS_fsm[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \ap_CS_fsm[5]_i_16 
       (.I0(\p_024_rec_i_reg_101_reg_n_0_[13] ),
        .I1(p_16_in),
        .I2(r_reg_171_reg[13]),
        .I3(out[13]),
        .I4(\ap_CS_fsm[5]_i_30_n_0 ),
        .I5(out[12]),
        .O(\ap_CS_fsm[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \ap_CS_fsm[5]_i_17 
       (.I0(\p_024_rec_i_reg_101_reg_n_0_[11] ),
        .I1(p_16_in),
        .I2(r_reg_171_reg[11]),
        .I3(out[11]),
        .I4(\ap_CS_fsm[5]_i_31_n_0 ),
        .I5(out[10]),
        .O(\ap_CS_fsm[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \ap_CS_fsm[5]_i_18 
       (.I0(\p_024_rec_i_reg_101_reg_n_0_[9] ),
        .I1(p_16_in),
        .I2(r_reg_171_reg[9]),
        .I3(out[9]),
        .I4(\ap_CS_fsm[5]_i_32_n_0 ),
        .I5(out[8]),
        .O(\ap_CS_fsm[5]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[5]_i_19 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_i_reg_167),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(p_16_in));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_reg_pp0_iter1_tmp_i_reg_167),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(g_img_0_data_stream_s_full_n),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\ap_CS_fsm[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[5]_i_20 
       (.I0(r_reg_171_reg[16]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[16] ),
        .O(\ap_CS_fsm[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \ap_CS_fsm[5]_i_21 
       (.I0(out[6]),
        .I1(\ap_CS_fsm[5]_i_33_n_0 ),
        .I2(r_reg_171_reg[7]),
        .I3(p_16_in),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[7] ),
        .I5(out[7]),
        .O(\ap_CS_fsm[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \ap_CS_fsm[5]_i_22 
       (.I0(out[4]),
        .I1(\ap_CS_fsm[5]_i_34_n_0 ),
        .I2(r_reg_171_reg[5]),
        .I3(p_16_in),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[5] ),
        .I5(out[5]),
        .O(\ap_CS_fsm[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \ap_CS_fsm[5]_i_23 
       (.I0(out[2]),
        .I1(\ap_CS_fsm[5]_i_35_n_0 ),
        .I2(r_reg_171_reg[3]),
        .I3(p_16_in),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[3] ),
        .I5(out[3]),
        .O(\ap_CS_fsm[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h8F888FFF08000888)) 
    \ap_CS_fsm[5]_i_24 
       (.I0(\ap_CS_fsm[5]_i_36_n_0 ),
        .I1(out[0]),
        .I2(r_reg_171_reg[1]),
        .I3(p_16_in),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[1] ),
        .I5(out[1]),
        .O(\ap_CS_fsm[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \ap_CS_fsm[5]_i_25 
       (.I0(\p_024_rec_i_reg_101_reg_n_0_[7] ),
        .I1(p_16_in),
        .I2(r_reg_171_reg[7]),
        .I3(out[7]),
        .I4(\ap_CS_fsm[5]_i_33_n_0 ),
        .I5(out[6]),
        .O(\ap_CS_fsm[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \ap_CS_fsm[5]_i_26 
       (.I0(\p_024_rec_i_reg_101_reg_n_0_[5] ),
        .I1(p_16_in),
        .I2(r_reg_171_reg[5]),
        .I3(out[5]),
        .I4(\ap_CS_fsm[5]_i_34_n_0 ),
        .I5(out[4]),
        .O(\ap_CS_fsm[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \ap_CS_fsm[5]_i_27 
       (.I0(\p_024_rec_i_reg_101_reg_n_0_[3] ),
        .I1(p_16_in),
        .I2(r_reg_171_reg[3]),
        .I3(out[3]),
        .I4(\ap_CS_fsm[5]_i_35_n_0 ),
        .I5(out[2]),
        .O(\ap_CS_fsm[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000E21DE21D0000)) 
    \ap_CS_fsm[5]_i_28 
       (.I0(\p_024_rec_i_reg_101_reg_n_0_[1] ),
        .I1(p_16_in),
        .I2(r_reg_171_reg[1]),
        .I3(out[1]),
        .I4(\ap_CS_fsm[5]_i_36_n_0 ),
        .I5(out[0]),
        .O(\ap_CS_fsm[5]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[5]_i_29 
       (.I0(r_reg_171_reg[14]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[14] ),
        .O(\ap_CS_fsm[5]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(tmp_i_reg_167),
        .I2(g_img_0_data_stream_s_full_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[5]_i_30 
       (.I0(r_reg_171_reg[12]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[12] ),
        .O(\ap_CS_fsm[5]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[5]_i_31 
       (.I0(r_reg_171_reg[10]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[10] ),
        .O(\ap_CS_fsm[5]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[5]_i_32 
       (.I0(r_reg_171_reg[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[8] ),
        .O(\ap_CS_fsm[5]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[5]_i_33 
       (.I0(r_reg_171_reg[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[6] ),
        .O(\ap_CS_fsm[5]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[5]_i_34 
       (.I0(r_reg_171_reg[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[4] ),
        .O(\ap_CS_fsm[5]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \ap_CS_fsm[5]_i_35 
       (.I0(r_reg_171_reg[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[2] ),
        .O(\ap_CS_fsm[5]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h40007FFF)) 
    \ap_CS_fsm[5]_i_36 
       (.I0(r_reg_171_reg[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[0] ),
        .O(\ap_CS_fsm[5]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h00044404)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(out[19]),
        .I1(out[18]),
        .I2(\p_024_rec_i_reg_101_reg_n_0_[18] ),
        .I3(p_16_in),
        .I4(r_reg_171_reg[18]),
        .O(\ap_CS_fsm[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \ap_CS_fsm[5]_i_7 
       (.I0(out[16]),
        .I1(\ap_CS_fsm[5]_i_20_n_0 ),
        .I2(r_reg_171_reg[17]),
        .I3(p_16_in),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[17] ),
        .I5(out[17]),
        .O(\ap_CS_fsm[5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0000B847)) 
    \ap_CS_fsm[5]_i_8 
       (.I0(r_reg_171_reg[18]),
        .I1(p_16_in),
        .I2(\p_024_rec_i_reg_101_reg_n_0_[18] ),
        .I3(out[18]),
        .I4(out[19]),
        .O(\ap_CS_fsm[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \ap_CS_fsm[5]_i_9 
       (.I0(\p_024_rec_i_reg_101_reg_n_0_[17] ),
        .I1(p_16_in),
        .I2(r_reg_171_reg[17]),
        .I3(out[17]),
        .I4(\ap_CS_fsm[5]_i_20_n_0 ),
        .I5(out[16]),
        .O(\ap_CS_fsm[5]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_ready),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[5]_i_10 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[5]_i_10_n_0 ,\ap_CS_fsm_reg[5]_i_10_n_1 ,\ap_CS_fsm_reg[5]_i_10_n_2 ,\ap_CS_fsm_reg[5]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[5]_i_21_n_0 ,\ap_CS_fsm[5]_i_22_n_0 ,\ap_CS_fsm[5]_i_23_n_0 ,\ap_CS_fsm[5]_i_24_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_10_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_25_n_0 ,\ap_CS_fsm[5]_i_26_n_0 ,\ap_CS_fsm[5]_i_27_n_0 ,\ap_CS_fsm[5]_i_28_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[5]_i_4 
       (.CI(\ap_CS_fsm_reg[5]_i_5_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[5]_i_4_CO_UNCONNECTED [3:2],tmp_i_fu_116_p2,\ap_CS_fsm_reg[5]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ap_CS_fsm[5]_i_6_n_0 ,\ap_CS_fsm[5]_i_7_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[5]_i_8_n_0 ,\ap_CS_fsm[5]_i_9_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[5]_i_5 
       (.CI(\ap_CS_fsm_reg[5]_i_10_n_0 ),
        .CO({\ap_CS_fsm_reg[5]_i_5_n_0 ,\ap_CS_fsm_reg[5]_i_5_n_1 ,\ap_CS_fsm_reg[5]_i_5_n_2 ,\ap_CS_fsm_reg[5]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[5]_i_11_n_0 ,\ap_CS_fsm[5]_i_12_n_0 ,\ap_CS_fsm[5]_i_13_n_0 ,\ap_CS_fsm[5]_i_14_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_5_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_15_n_0 ,\ap_CS_fsm[5]_i_16_n_0 ,\ap_CS_fsm[5]_i_17_n_0 ,\ap_CS_fsm[5]_i_18_n_0 }));
  LUT5 #(
    .INIT(32'h8A8A8A00)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\p_024_rec_i_reg_101[18]_i_3_n_0 ),
        .I3(tmp_i_fu_116_p2),
        .I4(\ap_CS_fsm[5]_i_3_n_0 ),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h80808080AA000000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(tmp_i_fu_116_p2),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101[18]_i_3_n_0 ),
        .I5(ap_enable_reg_pp0_iter1_i_2_n_0),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hAA2AFFFF)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(tmp_i_reg_167),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(g_img_0_data_stream_s_full_n),
        .I4(\ap_CS_fsm[5]_i_2_n_0 ),
        .O(ap_enable_reg_pp0_iter1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hF5F580A0)) 
    \ap_reg_pp0_iter1_tmp_i_reg_167[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(g_img_0_data_stream_s_full_n),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_reg_pp0_iter1_tmp_i_reg_167),
        .O(\ap_reg_pp0_iter1_tmp_i_reg_167[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter1_tmp_i_reg_167_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_tmp_i_reg_167[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter1_tmp_i_reg_167),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_sync_reg_Block_proc_U0_ap_ready_i_2
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(ap_ready),
        .O(ap_sync_Loop_1_proc_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_Loop_1_proc_U0_ap_ready_i_1
       (.I0(ap_ready),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(ap_rst_n),
        .I3(ap_sync_ready),
        .I4(Filter2D_U0_ap_start),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \in_stream_data_V_0_payload_A[31]_i_1 
       (.I0(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I1(in_stream_TREADY),
        .I2(in_stream_data_V_0_sel_wr),
        .O(in_stream_data_V_0_load_A));
  FDRE \in_stream_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[0]),
        .Q(in_stream_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[10]),
        .Q(in_stream_data_V_0_payload_A[10]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[11]),
        .Q(in_stream_data_V_0_payload_A[11]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[12]),
        .Q(in_stream_data_V_0_payload_A[12]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[13]),
        .Q(in_stream_data_V_0_payload_A[13]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[14]),
        .Q(in_stream_data_V_0_payload_A[14]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[15]),
        .Q(in_stream_data_V_0_payload_A[15]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[16]),
        .Q(in_stream_data_V_0_payload_A[16]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[17]),
        .Q(in_stream_data_V_0_payload_A[17]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[18]),
        .Q(in_stream_data_V_0_payload_A[18]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[19]),
        .Q(in_stream_data_V_0_payload_A[19]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[1]),
        .Q(in_stream_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[20]),
        .Q(in_stream_data_V_0_payload_A[20]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[21]),
        .Q(in_stream_data_V_0_payload_A[21]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[22]),
        .Q(in_stream_data_V_0_payload_A[22]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[23]),
        .Q(in_stream_data_V_0_payload_A[23]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[24]),
        .Q(in_stream_data_V_0_payload_A[24]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[25]),
        .Q(in_stream_data_V_0_payload_A[25]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[26]),
        .Q(in_stream_data_V_0_payload_A[26]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[27]),
        .Q(in_stream_data_V_0_payload_A[27]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[28]),
        .Q(in_stream_data_V_0_payload_A[28]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[29]),
        .Q(in_stream_data_V_0_payload_A[29]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[2]),
        .Q(in_stream_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[30]),
        .Q(in_stream_data_V_0_payload_A[30]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[31]),
        .Q(in_stream_data_V_0_payload_A[31]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[3]),
        .Q(in_stream_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[4]),
        .Q(in_stream_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[5]),
        .Q(in_stream_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[6]),
        .Q(in_stream_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[7]),
        .Q(in_stream_data_V_0_payload_A[7]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[8]),
        .Q(in_stream_data_V_0_payload_A[8]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_A),
        .D(in_stream_TDATA[9]),
        .Q(in_stream_data_V_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \in_stream_data_V_0_payload_B[31]_i_1 
       (.I0(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I1(in_stream_TREADY),
        .I2(in_stream_data_V_0_sel_wr),
        .O(in_stream_data_V_0_load_B));
  FDRE \in_stream_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[0]),
        .Q(in_stream_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[10]),
        .Q(in_stream_data_V_0_payload_B[10]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[11]),
        .Q(in_stream_data_V_0_payload_B[11]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[12]),
        .Q(in_stream_data_V_0_payload_B[12]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[13]),
        .Q(in_stream_data_V_0_payload_B[13]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[14]),
        .Q(in_stream_data_V_0_payload_B[14]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[15]),
        .Q(in_stream_data_V_0_payload_B[15]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[16]),
        .Q(in_stream_data_V_0_payload_B[16]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[17]),
        .Q(in_stream_data_V_0_payload_B[17]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[18]),
        .Q(in_stream_data_V_0_payload_B[18]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[19]),
        .Q(in_stream_data_V_0_payload_B[19]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[1]),
        .Q(in_stream_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[20]),
        .Q(in_stream_data_V_0_payload_B[20]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[21]),
        .Q(in_stream_data_V_0_payload_B[21]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[22]),
        .Q(in_stream_data_V_0_payload_B[22]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[23]),
        .Q(in_stream_data_V_0_payload_B[23]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[24]),
        .Q(in_stream_data_V_0_payload_B[24]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[25]),
        .Q(in_stream_data_V_0_payload_B[25]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[26]),
        .Q(in_stream_data_V_0_payload_B[26]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[27]),
        .Q(in_stream_data_V_0_payload_B[27]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[28]),
        .Q(in_stream_data_V_0_payload_B[28]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[29]),
        .Q(in_stream_data_V_0_payload_B[29]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[2]),
        .Q(in_stream_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[30]),
        .Q(in_stream_data_V_0_payload_B[30]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[31]),
        .Q(in_stream_data_V_0_payload_B[31]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[3]),
        .Q(in_stream_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[4]),
        .Q(in_stream_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[5]),
        .Q(in_stream_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[6]),
        .Q(in_stream_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[7]),
        .Q(in_stream_data_V_0_payload_B[7]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[8]),
        .Q(in_stream_data_V_0_payload_B[8]),
        .R(1'b0));
  FDRE \in_stream_data_V_0_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(in_stream_data_V_0_load_B),
        .D(in_stream_TDATA[9]),
        .Q(in_stream_data_V_0_payload_B[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    in_stream_data_V_0_sel_rd_i_1
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I2(g_img_0_data_stream_s_full_n),
        .I3(tmp_i_reg_167),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(in_stream_data_V_0_sel),
        .O(in_stream_data_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    in_stream_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_stream_data_V_0_sel_rd_i_1_n_0),
        .Q(in_stream_data_V_0_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    in_stream_data_V_0_sel_wr_i_1
       (.I0(in_stream_TVALID),
        .I1(in_stream_TREADY),
        .I2(in_stream_data_V_0_sel_wr),
        .O(in_stream_data_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    in_stream_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_stream_data_V_0_sel_wr_i_1_n_0),
        .Q(in_stream_data_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2A2AA22)) 
    \in_stream_data_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\in_stream_data_V_0_state[0]_i_2_n_0 ),
        .I2(in_stream_TVALID),
        .I3(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I4(in_stream_TREADY),
        .O(\in_stream_data_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \in_stream_data_V_0_state[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(tmp_i_reg_167),
        .I2(g_img_0_data_stream_s_full_n),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .O(\in_stream_data_V_0_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h40FF40FFFFFF40FF)) 
    \in_stream_data_V_0_state[1]_i_2 
       (.I0(\in_stream_data_V_0_state[1]_i_3_n_0 ),
        .I1(g_img_0_data_stream_s_full_n),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I4(in_stream_TREADY),
        .I5(in_stream_TVALID),
        .O(in_stream_data_V_0_state));
  LUT2 #(
    .INIT(4'h7)) 
    \in_stream_data_V_0_state[1]_i_3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(tmp_i_reg_167),
        .O(\in_stream_data_V_0_state[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \in_stream_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_stream_data_V_0_state[0]_i_1_n_0 ),
        .Q(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \in_stream_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_stream_data_V_0_state),
        .Q(in_stream_TREADY),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hA2AA)) 
    int_ap_idle_i_3
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(Filter2D_U0_ap_start),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(packets_cast_loc_cha_empty_n),
        .O(Loop_1_proc_U0_ap_idle));
  LUT6 #(
    .INIT(64'hE0EEE0E000000000)) 
    int_ap_ready_i_1
       (.I0(ap_ready),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(ap_sync_reg_Block_proc_U0_ap_ready),
        .I3(int_ap_ready_reg),
        .I4(Q),
        .I5(ap_sync_Block_Mat_exit212359_U0_ap_ready),
        .O(ap_sync_ready));
  LUT6 #(
    .INIT(64'h50515151FFFFFFFF)) 
    \mOutPtr[1]_i_2__0 
       (.I0(\mOutPtr[1]_i_3_n_0 ),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(\in_stream_data_V_0_state[1]_i_3_n_0 ),
        .I3(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(g_img_0_data_stream_s_full_n),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hF888000000000000)) 
    \mOutPtr[1]_i_3 
       (.I0(ap_reg_pp0_iter1_tmp_i_reg_167),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(tmp_i_reg_167),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(g_img_0_data_stream_s_full_n),
        .O(\mOutPtr[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \p_024_rec_i_reg_101[18]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_i_reg_167),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(g_img_0_data_stream_s_full_n),
        .I4(\p_024_rec_i_reg_101[18]_i_3_n_0 ),
        .O(p_024_rec_i_reg_101));
  LUT4 #(
    .INIT(16'h8000)) 
    \p_024_rec_i_reg_101[18]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_i_reg_167),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(g_img_0_data_stream_s_full_n),
        .O(p_024_rec_i_reg_1010));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \p_024_rec_i_reg_101[18]_i_3 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(Filter2D_U0_ap_start),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(packets_cast_loc_cha_empty_n),
        .O(\p_024_rec_i_reg_101[18]_i_3_n_0 ));
  FDRE \p_024_rec_i_reg_101_reg[0] 
       (.C(ap_clk),
        .CE(p_024_rec_i_reg_1010),
        .D(r_reg_171_reg[0]),
        .Q(\p_024_rec_i_reg_101_reg_n_0_[0] ),
        .R(p_024_rec_i_reg_101));
  FDRE \p_024_rec_i_reg_101_reg[10] 
       (.C(ap_clk),
        .CE(p_024_rec_i_reg_1010),
        .D(r_reg_171_reg[10]),
        .Q(\p_024_rec_i_reg_101_reg_n_0_[10] ),
        .R(p_024_rec_i_reg_101));
  FDRE \p_024_rec_i_reg_101_reg[11] 
       (.C(ap_clk),
        .CE(p_024_rec_i_reg_1010),
        .D(r_reg_171_reg[11]),
        .Q(\p_024_rec_i_reg_101_reg_n_0_[11] ),
        .R(p_024_rec_i_reg_101));
  FDRE \p_024_rec_i_reg_101_reg[12] 
       (.C(ap_clk),
        .CE(p_024_rec_i_reg_1010),
        .D(r_reg_171_reg[12]),
        .Q(\p_024_rec_i_reg_101_reg_n_0_[12] ),
        .R(p_024_rec_i_reg_101));
  FDRE \p_024_rec_i_reg_101_reg[13] 
       (.C(ap_clk),
        .CE(p_024_rec_i_reg_1010),
        .D(r_reg_171_reg[13]),
        .Q(\p_024_rec_i_reg_101_reg_n_0_[13] ),
        .R(p_024_rec_i_reg_101));
  FDRE \p_024_rec_i_reg_101_reg[14] 
       (.C(ap_clk),
        .CE(p_024_rec_i_reg_1010),
        .D(r_reg_171_reg[14]),
        .Q(\p_024_rec_i_reg_101_reg_n_0_[14] ),
        .R(p_024_rec_i_reg_101));
  FDRE \p_024_rec_i_reg_101_reg[15] 
       (.C(ap_clk),
        .CE(p_024_rec_i_reg_1010),
        .D(r_reg_171_reg[15]),
        .Q(\p_024_rec_i_reg_101_reg_n_0_[15] ),
        .R(p_024_rec_i_reg_101));
  FDRE \p_024_rec_i_reg_101_reg[16] 
       (.C(ap_clk),
        .CE(p_024_rec_i_reg_1010),
        .D(r_reg_171_reg[16]),
        .Q(\p_024_rec_i_reg_101_reg_n_0_[16] ),
        .R(p_024_rec_i_reg_101));
  FDRE \p_024_rec_i_reg_101_reg[17] 
       (.C(ap_clk),
        .CE(p_024_rec_i_reg_1010),
        .D(r_reg_171_reg[17]),
        .Q(\p_024_rec_i_reg_101_reg_n_0_[17] ),
        .R(p_024_rec_i_reg_101));
  FDRE \p_024_rec_i_reg_101_reg[18] 
       (.C(ap_clk),
        .CE(p_024_rec_i_reg_1010),
        .D(r_reg_171_reg[18]),
        .Q(\p_024_rec_i_reg_101_reg_n_0_[18] ),
        .R(p_024_rec_i_reg_101));
  FDRE \p_024_rec_i_reg_101_reg[1] 
       (.C(ap_clk),
        .CE(p_024_rec_i_reg_1010),
        .D(r_reg_171_reg[1]),
        .Q(\p_024_rec_i_reg_101_reg_n_0_[1] ),
        .R(p_024_rec_i_reg_101));
  FDRE \p_024_rec_i_reg_101_reg[2] 
       (.C(ap_clk),
        .CE(p_024_rec_i_reg_1010),
        .D(r_reg_171_reg[2]),
        .Q(\p_024_rec_i_reg_101_reg_n_0_[2] ),
        .R(p_024_rec_i_reg_101));
  FDRE \p_024_rec_i_reg_101_reg[3] 
       (.C(ap_clk),
        .CE(p_024_rec_i_reg_1010),
        .D(r_reg_171_reg[3]),
        .Q(\p_024_rec_i_reg_101_reg_n_0_[3] ),
        .R(p_024_rec_i_reg_101));
  FDRE \p_024_rec_i_reg_101_reg[4] 
       (.C(ap_clk),
        .CE(p_024_rec_i_reg_1010),
        .D(r_reg_171_reg[4]),
        .Q(\p_024_rec_i_reg_101_reg_n_0_[4] ),
        .R(p_024_rec_i_reg_101));
  FDRE \p_024_rec_i_reg_101_reg[5] 
       (.C(ap_clk),
        .CE(p_024_rec_i_reg_1010),
        .D(r_reg_171_reg[5]),
        .Q(\p_024_rec_i_reg_101_reg_n_0_[5] ),
        .R(p_024_rec_i_reg_101));
  FDRE \p_024_rec_i_reg_101_reg[6] 
       (.C(ap_clk),
        .CE(p_024_rec_i_reg_1010),
        .D(r_reg_171_reg[6]),
        .Q(\p_024_rec_i_reg_101_reg_n_0_[6] ),
        .R(p_024_rec_i_reg_101));
  FDRE \p_024_rec_i_reg_101_reg[7] 
       (.C(ap_clk),
        .CE(p_024_rec_i_reg_1010),
        .D(r_reg_171_reg[7]),
        .Q(\p_024_rec_i_reg_101_reg_n_0_[7] ),
        .R(p_024_rec_i_reg_101));
  FDRE \p_024_rec_i_reg_101_reg[8] 
       (.C(ap_clk),
        .CE(p_024_rec_i_reg_1010),
        .D(r_reg_171_reg[8]),
        .Q(\p_024_rec_i_reg_101_reg_n_0_[8] ),
        .R(p_024_rec_i_reg_101));
  FDRE \p_024_rec_i_reg_101_reg[9] 
       (.C(ap_clk),
        .CE(p_024_rec_i_reg_1010),
        .D(r_reg_171_reg[9]),
        .Q(\p_024_rec_i_reg_101_reg_n_0_[9] ),
        .R(p_024_rec_i_reg_101));
  LUT5 #(
    .INIT(32'h80888888)) 
    \r_reg_171[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(g_img_0_data_stream_s_full_n),
        .I3(tmp_i_reg_167),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(r_reg_1710));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_171[0]_i_3 
       (.I0(r_reg_171_reg[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[3] ),
        .O(\r_reg_171[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_171[0]_i_4 
       (.I0(r_reg_171_reg[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[2] ),
        .O(\r_reg_171[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_171[0]_i_5 
       (.I0(r_reg_171_reg[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[1] ),
        .O(\r_reg_171[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h40007FFF)) 
    \r_reg_171[0]_i_6 
       (.I0(r_reg_171_reg[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[0] ),
        .O(\r_reg_171[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_171[12]_i_2 
       (.I0(r_reg_171_reg[15]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[15] ),
        .O(\r_reg_171[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_171[12]_i_3 
       (.I0(r_reg_171_reg[14]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[14] ),
        .O(\r_reg_171[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_171[12]_i_4 
       (.I0(r_reg_171_reg[13]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[13] ),
        .O(\r_reg_171[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_171[12]_i_5 
       (.I0(r_reg_171_reg[12]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[12] ),
        .O(\r_reg_171[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_171[16]_i_2 
       (.I0(r_reg_171_reg[18]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[18] ),
        .O(\r_reg_171[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_171[16]_i_3 
       (.I0(r_reg_171_reg[17]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[17] ),
        .O(\r_reg_171[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_171[16]_i_4 
       (.I0(r_reg_171_reg[16]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[16] ),
        .O(\r_reg_171[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_171[4]_i_2 
       (.I0(r_reg_171_reg[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[7] ),
        .O(\r_reg_171[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_171[4]_i_3 
       (.I0(r_reg_171_reg[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[6] ),
        .O(\r_reg_171[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_171[4]_i_4 
       (.I0(r_reg_171_reg[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[5] ),
        .O(\r_reg_171[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_171[4]_i_5 
       (.I0(r_reg_171_reg[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[4] ),
        .O(\r_reg_171[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_171[8]_i_2 
       (.I0(r_reg_171_reg[11]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[11] ),
        .O(\r_reg_171[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_171[8]_i_3 
       (.I0(r_reg_171_reg[10]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[10] ),
        .O(\r_reg_171[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_171[8]_i_4 
       (.I0(r_reg_171_reg[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[9] ),
        .O(\r_reg_171[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \r_reg_171[8]_i_5 
       (.I0(r_reg_171_reg[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_reg_167),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\p_024_rec_i_reg_101_reg_n_0_[8] ),
        .O(\r_reg_171[8]_i_5_n_0 ));
  FDRE \r_reg_171_reg[0] 
       (.C(ap_clk),
        .CE(r_reg_1710),
        .D(\r_reg_171_reg[0]_i_2_n_7 ),
        .Q(r_reg_171_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_171_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\r_reg_171_reg[0]_i_2_n_0 ,\r_reg_171_reg[0]_i_2_n_1 ,\r_reg_171_reg[0]_i_2_n_2 ,\r_reg_171_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\r_reg_171_reg[0]_i_2_n_4 ,\r_reg_171_reg[0]_i_2_n_5 ,\r_reg_171_reg[0]_i_2_n_6 ,\r_reg_171_reg[0]_i_2_n_7 }),
        .S({\r_reg_171[0]_i_3_n_0 ,\r_reg_171[0]_i_4_n_0 ,\r_reg_171[0]_i_5_n_0 ,\r_reg_171[0]_i_6_n_0 }));
  FDRE \r_reg_171_reg[10] 
       (.C(ap_clk),
        .CE(r_reg_1710),
        .D(\r_reg_171_reg[8]_i_1_n_5 ),
        .Q(r_reg_171_reg[10]),
        .R(1'b0));
  FDRE \r_reg_171_reg[11] 
       (.C(ap_clk),
        .CE(r_reg_1710),
        .D(\r_reg_171_reg[8]_i_1_n_4 ),
        .Q(r_reg_171_reg[11]),
        .R(1'b0));
  FDRE \r_reg_171_reg[12] 
       (.C(ap_clk),
        .CE(r_reg_1710),
        .D(\r_reg_171_reg[12]_i_1_n_7 ),
        .Q(r_reg_171_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_171_reg[12]_i_1 
       (.CI(\r_reg_171_reg[8]_i_1_n_0 ),
        .CO({\r_reg_171_reg[12]_i_1_n_0 ,\r_reg_171_reg[12]_i_1_n_1 ,\r_reg_171_reg[12]_i_1_n_2 ,\r_reg_171_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_reg_171_reg[12]_i_1_n_4 ,\r_reg_171_reg[12]_i_1_n_5 ,\r_reg_171_reg[12]_i_1_n_6 ,\r_reg_171_reg[12]_i_1_n_7 }),
        .S({\r_reg_171[12]_i_2_n_0 ,\r_reg_171[12]_i_3_n_0 ,\r_reg_171[12]_i_4_n_0 ,\r_reg_171[12]_i_5_n_0 }));
  FDRE \r_reg_171_reg[13] 
       (.C(ap_clk),
        .CE(r_reg_1710),
        .D(\r_reg_171_reg[12]_i_1_n_6 ),
        .Q(r_reg_171_reg[13]),
        .R(1'b0));
  FDRE \r_reg_171_reg[14] 
       (.C(ap_clk),
        .CE(r_reg_1710),
        .D(\r_reg_171_reg[12]_i_1_n_5 ),
        .Q(r_reg_171_reg[14]),
        .R(1'b0));
  FDRE \r_reg_171_reg[15] 
       (.C(ap_clk),
        .CE(r_reg_1710),
        .D(\r_reg_171_reg[12]_i_1_n_4 ),
        .Q(r_reg_171_reg[15]),
        .R(1'b0));
  FDRE \r_reg_171_reg[16] 
       (.C(ap_clk),
        .CE(r_reg_1710),
        .D(\r_reg_171_reg[16]_i_1_n_7 ),
        .Q(r_reg_171_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_171_reg[16]_i_1 
       (.CI(\r_reg_171_reg[12]_i_1_n_0 ),
        .CO({\NLW_r_reg_171_reg[16]_i_1_CO_UNCONNECTED [3:2],\r_reg_171_reg[16]_i_1_n_2 ,\r_reg_171_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_reg_171_reg[16]_i_1_O_UNCONNECTED [3],\r_reg_171_reg[16]_i_1_n_5 ,\r_reg_171_reg[16]_i_1_n_6 ,\r_reg_171_reg[16]_i_1_n_7 }),
        .S({1'b0,\r_reg_171[16]_i_2_n_0 ,\r_reg_171[16]_i_3_n_0 ,\r_reg_171[16]_i_4_n_0 }));
  FDRE \r_reg_171_reg[17] 
       (.C(ap_clk),
        .CE(r_reg_1710),
        .D(\r_reg_171_reg[16]_i_1_n_6 ),
        .Q(r_reg_171_reg[17]),
        .R(1'b0));
  FDRE \r_reg_171_reg[18] 
       (.C(ap_clk),
        .CE(r_reg_1710),
        .D(\r_reg_171_reg[16]_i_1_n_5 ),
        .Q(r_reg_171_reg[18]),
        .R(1'b0));
  FDRE \r_reg_171_reg[1] 
       (.C(ap_clk),
        .CE(r_reg_1710),
        .D(\r_reg_171_reg[0]_i_2_n_6 ),
        .Q(r_reg_171_reg[1]),
        .R(1'b0));
  FDRE \r_reg_171_reg[2] 
       (.C(ap_clk),
        .CE(r_reg_1710),
        .D(\r_reg_171_reg[0]_i_2_n_5 ),
        .Q(r_reg_171_reg[2]),
        .R(1'b0));
  FDRE \r_reg_171_reg[3] 
       (.C(ap_clk),
        .CE(r_reg_1710),
        .D(\r_reg_171_reg[0]_i_2_n_4 ),
        .Q(r_reg_171_reg[3]),
        .R(1'b0));
  FDRE \r_reg_171_reg[4] 
       (.C(ap_clk),
        .CE(r_reg_1710),
        .D(\r_reg_171_reg[4]_i_1_n_7 ),
        .Q(r_reg_171_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_171_reg[4]_i_1 
       (.CI(\r_reg_171_reg[0]_i_2_n_0 ),
        .CO({\r_reg_171_reg[4]_i_1_n_0 ,\r_reg_171_reg[4]_i_1_n_1 ,\r_reg_171_reg[4]_i_1_n_2 ,\r_reg_171_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_reg_171_reg[4]_i_1_n_4 ,\r_reg_171_reg[4]_i_1_n_5 ,\r_reg_171_reg[4]_i_1_n_6 ,\r_reg_171_reg[4]_i_1_n_7 }),
        .S({\r_reg_171[4]_i_2_n_0 ,\r_reg_171[4]_i_3_n_0 ,\r_reg_171[4]_i_4_n_0 ,\r_reg_171[4]_i_5_n_0 }));
  FDRE \r_reg_171_reg[5] 
       (.C(ap_clk),
        .CE(r_reg_1710),
        .D(\r_reg_171_reg[4]_i_1_n_6 ),
        .Q(r_reg_171_reg[5]),
        .R(1'b0));
  FDRE \r_reg_171_reg[6] 
       (.C(ap_clk),
        .CE(r_reg_1710),
        .D(\r_reg_171_reg[4]_i_1_n_5 ),
        .Q(r_reg_171_reg[6]),
        .R(1'b0));
  FDRE \r_reg_171_reg[7] 
       (.C(ap_clk),
        .CE(r_reg_1710),
        .D(\r_reg_171_reg[4]_i_1_n_4 ),
        .Q(r_reg_171_reg[7]),
        .R(1'b0));
  FDRE \r_reg_171_reg[8] 
       (.C(ap_clk),
        .CE(r_reg_1710),
        .D(\r_reg_171_reg[8]_i_1_n_7 ),
        .Q(r_reg_171_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \r_reg_171_reg[8]_i_1 
       (.CI(\r_reg_171_reg[4]_i_1_n_0 ),
        .CO({\r_reg_171_reg[8]_i_1_n_0 ,\r_reg_171_reg[8]_i_1_n_1 ,\r_reg_171_reg[8]_i_1_n_2 ,\r_reg_171_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_reg_171_reg[8]_i_1_n_4 ,\r_reg_171_reg[8]_i_1_n_5 ,\r_reg_171_reg[8]_i_1_n_6 ,\r_reg_171_reg[8]_i_1_n_7 }),
        .S({\r_reg_171[8]_i_2_n_0 ,\r_reg_171[8]_i_3_n_0 ,\r_reg_171[8]_i_4_n_0 ,\r_reg_171[8]_i_5_n_0 }));
  FDRE \r_reg_171_reg[9] 
       (.C(ap_clk),
        .CE(r_reg_1710),
        .D(\r_reg_171_reg[8]_i_1_n_6 ),
        .Q(r_reg_171_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_4_reg_176[0]_i_1 
       (.I0(in_stream_data_V_0_payload_B[8]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[8]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_4_reg_176[1]_i_1 
       (.I0(in_stream_data_V_0_payload_B[9]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[9]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_4_reg_176[2]_i_1 
       (.I0(in_stream_data_V_0_payload_B[10]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[10]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_4_reg_176[3]_i_1 
       (.I0(in_stream_data_V_0_payload_B[11]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[11]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_4_reg_176[4]_i_1 
       (.I0(in_stream_data_V_0_payload_B[12]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[12]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_4_reg_176[5]_i_1 
       (.I0(in_stream_data_V_0_payload_B[13]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[13]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_4_reg_176[6]_i_1 
       (.I0(in_stream_data_V_0_payload_B[14]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[14]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \tmp_4_reg_176[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\in_stream_data_V_0_state_reg_n_0_[0] ),
        .I2(g_img_0_data_stream_s_full_n),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(tmp_i_reg_167),
        .O(tmp_4_reg_1760));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_4_reg_176[7]_i_2 
       (.I0(in_stream_data_V_0_payload_B[15]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[15]),
        .O(p_0_in[7]));
  FDRE \tmp_4_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1760),
        .D(p_0_in[0]),
        .Q(tmp_4_reg_176[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_176_reg[1] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1760),
        .D(p_0_in[1]),
        .Q(tmp_4_reg_176[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_176_reg[2] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1760),
        .D(p_0_in[2]),
        .Q(tmp_4_reg_176[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1760),
        .D(p_0_in[3]),
        .Q(tmp_4_reg_176[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_176_reg[4] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1760),
        .D(p_0_in[4]),
        .Q(tmp_4_reg_176[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_176_reg[5] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1760),
        .D(p_0_in[5]),
        .Q(tmp_4_reg_176[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_176_reg[6] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1760),
        .D(p_0_in[6]),
        .Q(tmp_4_reg_176[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_176_reg[7] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1760),
        .D(p_0_in[7]),
        .Q(tmp_4_reg_176[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_5_reg_181[0]_i_1 
       (.I0(in_stream_data_V_0_payload_B[16]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[16]),
        .O(\tmp_5_reg_181[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_5_reg_181[1]_i_1 
       (.I0(in_stream_data_V_0_payload_B[17]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[17]),
        .O(\tmp_5_reg_181[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_5_reg_181[2]_i_1 
       (.I0(in_stream_data_V_0_payload_B[18]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[18]),
        .O(\tmp_5_reg_181[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_5_reg_181[3]_i_1 
       (.I0(in_stream_data_V_0_payload_B[19]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[19]),
        .O(\tmp_5_reg_181[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_5_reg_181[4]_i_1 
       (.I0(in_stream_data_V_0_payload_B[20]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[20]),
        .O(\tmp_5_reg_181[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_5_reg_181[5]_i_1 
       (.I0(in_stream_data_V_0_payload_B[21]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[21]),
        .O(\tmp_5_reg_181[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_5_reg_181[6]_i_1 
       (.I0(in_stream_data_V_0_payload_B[22]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[22]),
        .O(\tmp_5_reg_181[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_5_reg_181[7]_i_1 
       (.I0(in_stream_data_V_0_payload_B[23]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[23]),
        .O(\tmp_5_reg_181[7]_i_1_n_0 ));
  FDRE \tmp_5_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1760),
        .D(\tmp_5_reg_181[0]_i_1_n_0 ),
        .Q(tmp_5_reg_181[0]),
        .R(1'b0));
  FDRE \tmp_5_reg_181_reg[1] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1760),
        .D(\tmp_5_reg_181[1]_i_1_n_0 ),
        .Q(tmp_5_reg_181[1]),
        .R(1'b0));
  FDRE \tmp_5_reg_181_reg[2] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1760),
        .D(\tmp_5_reg_181[2]_i_1_n_0 ),
        .Q(tmp_5_reg_181[2]),
        .R(1'b0));
  FDRE \tmp_5_reg_181_reg[3] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1760),
        .D(\tmp_5_reg_181[3]_i_1_n_0 ),
        .Q(tmp_5_reg_181[3]),
        .R(1'b0));
  FDRE \tmp_5_reg_181_reg[4] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1760),
        .D(\tmp_5_reg_181[4]_i_1_n_0 ),
        .Q(tmp_5_reg_181[4]),
        .R(1'b0));
  FDRE \tmp_5_reg_181_reg[5] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1760),
        .D(\tmp_5_reg_181[5]_i_1_n_0 ),
        .Q(tmp_5_reg_181[5]),
        .R(1'b0));
  FDRE \tmp_5_reg_181_reg[6] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1760),
        .D(\tmp_5_reg_181[6]_i_1_n_0 ),
        .Q(tmp_5_reg_181[6]),
        .R(1'b0));
  FDRE \tmp_5_reg_181_reg[7] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1760),
        .D(\tmp_5_reg_181[7]_i_1_n_0 ),
        .Q(tmp_5_reg_181[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_6_reg_186[0]_i_1 
       (.I0(in_stream_data_V_0_payload_B[24]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[24]),
        .O(\tmp_6_reg_186[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_6_reg_186[1]_i_1 
       (.I0(in_stream_data_V_0_payload_B[25]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[25]),
        .O(\tmp_6_reg_186[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_6_reg_186[2]_i_1 
       (.I0(in_stream_data_V_0_payload_B[26]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[26]),
        .O(\tmp_6_reg_186[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_6_reg_186[3]_i_1 
       (.I0(in_stream_data_V_0_payload_B[27]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[27]),
        .O(\tmp_6_reg_186[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_6_reg_186[4]_i_1 
       (.I0(in_stream_data_V_0_payload_B[28]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[28]),
        .O(\tmp_6_reg_186[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_6_reg_186[5]_i_1 
       (.I0(in_stream_data_V_0_payload_B[29]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[29]),
        .O(\tmp_6_reg_186[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_6_reg_186[6]_i_1 
       (.I0(in_stream_data_V_0_payload_B[30]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[30]),
        .O(\tmp_6_reg_186[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_6_reg_186[7]_i_1 
       (.I0(in_stream_data_V_0_payload_B[31]),
        .I1(in_stream_data_V_0_sel),
        .I2(in_stream_data_V_0_payload_A[31]),
        .O(\tmp_6_reg_186[7]_i_1_n_0 ));
  FDRE \tmp_6_reg_186_reg[0] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1760),
        .D(\tmp_6_reg_186[0]_i_1_n_0 ),
        .Q(tmp_6_reg_186[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_186_reg[1] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1760),
        .D(\tmp_6_reg_186[1]_i_1_n_0 ),
        .Q(tmp_6_reg_186[1]),
        .R(1'b0));
  FDRE \tmp_6_reg_186_reg[2] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1760),
        .D(\tmp_6_reg_186[2]_i_1_n_0 ),
        .Q(tmp_6_reg_186[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_186_reg[3] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1760),
        .D(\tmp_6_reg_186[3]_i_1_n_0 ),
        .Q(tmp_6_reg_186[3]),
        .R(1'b0));
  FDRE \tmp_6_reg_186_reg[4] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1760),
        .D(\tmp_6_reg_186[4]_i_1_n_0 ),
        .Q(tmp_6_reg_186[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_186_reg[5] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1760),
        .D(\tmp_6_reg_186[5]_i_1_n_0 ),
        .Q(tmp_6_reg_186[5]),
        .R(1'b0));
  FDRE \tmp_6_reg_186_reg[6] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1760),
        .D(\tmp_6_reg_186[6]_i_1_n_0 ),
        .Q(tmp_6_reg_186[6]),
        .R(1'b0));
  FDRE \tmp_6_reg_186_reg[7] 
       (.C(ap_clk),
        .CE(tmp_4_reg_1760),
        .D(\tmp_6_reg_186[7]_i_1_n_0 ),
        .Q(tmp_6_reg_186[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hBF88BB88)) 
    \tmp_i_reg_167[0]_i_1 
       (.I0(tmp_i_fu_116_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(g_img_0_data_stream_s_full_n),
        .I3(tmp_i_reg_167),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\tmp_i_reg_167[0]_i_1_n_0 ));
  FDRE \tmp_i_reg_167_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_i_reg_167[0]_i_1_n_0 ),
        .Q(tmp_i_reg_167),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_2_proc
   (\out_stream_last_V_1_state_reg[0]_0 ,
    \tmp_79_mid2_v_reg_410_reg[10]_0 ,
    S,
    \int_rows_reg[4] ,
    Loop_2_proc_U0_g_img_1_data_stream_0_V_read,
    \tmp_79_mid2_v_reg_410_reg[7]_0 ,
    Loop_2_proc_U0_col_packets_cast_loc_read,
    \ap_CS_fsm_reg[0]_0 ,
    Loop_2_proc_U0_ap_done,
    out_stream_TUSER,
    out_stream_TLAST,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    mOutPtr0,
    out_stream_TDATA,
    Q,
    ap_clk,
    ap_rst_n_inv,
    CO,
    \tmp_43_i_i_mid1_reg_400_reg[0]_0 ,
    \tmp_43_i_i4_reg_405_reg[0]_0 ,
    \tmp_43_i_i4_reg_405_reg[0]_1 ,
    \tmp_43_i_i_mid1_reg_400[0]_i_4 ,
    \tmp_43_i_i4_reg_405_reg[0]_2 ,
    \tmp_43_i_i4_reg_405_reg[0]_3 ,
    \tmp_43_i_i4_reg_405_reg[0]_4 ,
    ap_rst_n,
    g_img_1_data_stream_s_empty_n,
    D,
    out_stream_TREADY,
    p_lshr_f_cast_loc_c_empty_n,
    Filter2D_U0_ap_start,
    col_packets_cast_loc_empty_n,
    \tmp_43_i_i4_reg_405_reg[0]_5 ,
    \mOutPtr_reg[0]_0 ,
    shiftReg_ce,
    \out_stream_data_V_1_payload_A_reg[31]_0 ,
    out,
    \col_packets_cast_loc_1_reg_339_reg[8]_0 );
  output \out_stream_last_V_1_state_reg[0]_0 ;
  output [6:0]\tmp_79_mid2_v_reg_410_reg[10]_0 ;
  output [0:0]S;
  output \int_rows_reg[4] ;
  output Loop_2_proc_U0_g_img_1_data_stream_0_V_read;
  output [3:0]\tmp_79_mid2_v_reg_410_reg[7]_0 ;
  output Loop_2_proc_U0_col_packets_cast_loc_read;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output Loop_2_proc_U0_ap_done;
  output [0:0]out_stream_TUSER;
  output [0:0]out_stream_TLAST;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output mOutPtr0;
  output [31:0]out_stream_TDATA;
  input [10:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]CO;
  input \tmp_43_i_i_mid1_reg_400_reg[0]_0 ;
  input \tmp_43_i_i4_reg_405_reg[0]_0 ;
  input \tmp_43_i_i4_reg_405_reg[0]_1 ;
  input \tmp_43_i_i_mid1_reg_400[0]_i_4 ;
  input \tmp_43_i_i4_reg_405_reg[0]_2 ;
  input \tmp_43_i_i4_reg_405_reg[0]_3 ;
  input \tmp_43_i_i4_reg_405_reg[0]_4 ;
  input ap_rst_n;
  input g_img_1_data_stream_s_empty_n;
  input [0:0]D;
  input out_stream_TREADY;
  input p_lshr_f_cast_loc_c_empty_n;
  input Filter2D_U0_ap_start;
  input col_packets_cast_loc_empty_n;
  input [0:0]\tmp_43_i_i4_reg_405_reg[0]_5 ;
  input \mOutPtr_reg[0]_0 ;
  input shiftReg_ce;
  input [7:0]\out_stream_data_V_1_payload_A_reg[31]_0 ;
  input [8:0]out;
  input [8:0]\col_packets_cast_loc_1_reg_339_reg[8]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire Filter2D_U0_ap_start;
  wire Loop_2_proc_U0_ap_done;
  wire Loop_2_proc_U0_col_packets_cast_loc_read;
  wire Loop_2_proc_U0_g_img_1_data_stream_0_V_read;
  wire [10:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm[5]_i_2__0_n_0 ;
  wire \ap_CS_fsm[6]_i_2_n_0 ;
  wire \ap_CS_fsm[8]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state4;
  wire [8:0]ap_NS_fsm;
  wire ap_NS_fsm360_out;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage1_11001;
  wire ap_block_pp0_stage2_11001;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state5;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_phi_mux_indvar_flatten_phi_fu_163_p41;
  wire [8:0]ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4;
  wire [6:3]ap_phi_mux_r1_i_i_phi_fu_174_p4;
  wire ap_reg_pp0_iter1_exitcond_flatten_reg_381;
  wire \ap_reg_pp0_iter1_exitcond_flatten_reg_381[0]_i_1_n_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [19:0]bound_reg_376;
  wire [8:0]c_fu_318_p2;
  wire [8:0]c_reg_445;
  wire c_reg_4450;
  wire \c_reg_445[8]_i_2_n_0 ;
  wire [8:0]col_packets_cast_loc_1_reg_339;
  wire [8:0]\col_packets_cast_loc_1_reg_339_reg[8]_0 ;
  wire col_packets_cast_loc_empty_n;
  wire exitcond1_i_i8_reg_390;
  wire exitcond1_i_i8_reg_3900;
  wire \exitcond1_i_i8_reg_390[0]_i_2_n_0 ;
  wire \exitcond1_i_i8_reg_390[0]_i_3_n_0 ;
  wire \exitcond1_i_i8_reg_390[0]_i_4_n_0 ;
  wire \exitcond1_i_i8_reg_390_reg[0]_i_1_n_2 ;
  wire \exitcond1_i_i8_reg_390_reg[0]_i_1_n_3 ;
  wire \exitcond_flatten_reg_381[0]_i_1_n_0 ;
  wire \exitcond_flatten_reg_381_reg_n_0_[0] ;
  wire g_img_1_data_stream_s_empty_n;
  wire [19:0]grp_fu_333_p2;
  wire \indvar_flatten_next_reg_385[0]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_385[0]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_385[0]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_385[0]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_385[0]_i_6_n_0 ;
  wire \indvar_flatten_next_reg_385[12]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_385[12]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_385[12]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_385[12]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_385[16]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_385[16]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_385[16]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_385[16]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_385[4]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_385[4]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_385[4]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_385[4]_i_5_n_0 ;
  wire \indvar_flatten_next_reg_385[8]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_385[8]_i_3_n_0 ;
  wire \indvar_flatten_next_reg_385[8]_i_4_n_0 ;
  wire \indvar_flatten_next_reg_385[8]_i_5_n_0 ;
  wire [19:0]indvar_flatten_next_reg_385_reg;
  wire \indvar_flatten_next_reg_385_reg[0]_i_2_n_0 ;
  wire \indvar_flatten_next_reg_385_reg[0]_i_2_n_1 ;
  wire \indvar_flatten_next_reg_385_reg[0]_i_2_n_2 ;
  wire \indvar_flatten_next_reg_385_reg[0]_i_2_n_3 ;
  wire \indvar_flatten_next_reg_385_reg[0]_i_2_n_4 ;
  wire \indvar_flatten_next_reg_385_reg[0]_i_2_n_5 ;
  wire \indvar_flatten_next_reg_385_reg[0]_i_2_n_6 ;
  wire \indvar_flatten_next_reg_385_reg[0]_i_2_n_7 ;
  wire \indvar_flatten_next_reg_385_reg[12]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_385_reg[12]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_385_reg[12]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_385_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_385_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_385_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_385_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_385_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_385_reg[16]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_385_reg[16]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_385_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_385_reg[16]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_385_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_385_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_385_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_385_reg[4]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_385_reg[4]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_385_reg[4]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_385_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_385_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_385_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_385_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_385_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_next_reg_385_reg[8]_i_1_n_0 ;
  wire \indvar_flatten_next_reg_385_reg[8]_i_1_n_1 ;
  wire \indvar_flatten_next_reg_385_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_next_reg_385_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_next_reg_385_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_next_reg_385_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_next_reg_385_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_next_reg_385_reg[8]_i_1_n_7 ;
  wire indvar_flatten_reg_159;
  wire \indvar_flatten_reg_159[19]_i_2_n_0 ;
  wire \indvar_flatten_reg_159_reg_n_0_[0] ;
  wire \indvar_flatten_reg_159_reg_n_0_[10] ;
  wire \indvar_flatten_reg_159_reg_n_0_[11] ;
  wire \indvar_flatten_reg_159_reg_n_0_[12] ;
  wire \indvar_flatten_reg_159_reg_n_0_[13] ;
  wire \indvar_flatten_reg_159_reg_n_0_[14] ;
  wire \indvar_flatten_reg_159_reg_n_0_[15] ;
  wire \indvar_flatten_reg_159_reg_n_0_[16] ;
  wire \indvar_flatten_reg_159_reg_n_0_[17] ;
  wire \indvar_flatten_reg_159_reg_n_0_[18] ;
  wire \indvar_flatten_reg_159_reg_n_0_[19] ;
  wire \indvar_flatten_reg_159_reg_n_0_[1] ;
  wire \indvar_flatten_reg_159_reg_n_0_[2] ;
  wire \indvar_flatten_reg_159_reg_n_0_[3] ;
  wire \indvar_flatten_reg_159_reg_n_0_[4] ;
  wire \indvar_flatten_reg_159_reg_n_0_[5] ;
  wire \indvar_flatten_reg_159_reg_n_0_[6] ;
  wire \indvar_flatten_reg_159_reg_n_0_[7] ;
  wire \indvar_flatten_reg_159_reg_n_0_[8] ;
  wire \indvar_flatten_reg_159_reg_n_0_[9] ;
  wire \int_rows_reg[4] ;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_2_n_0 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [8:0]out;
  wire [31:0]out_stream_TDATA;
  wire [0:0]out_stream_TLAST;
  wire out_stream_TREADY;
  wire [0:0]out_stream_TUSER;
  wire out_stream_data_V_1_ack_in;
  wire out_stream_data_V_1_load_B;
  wire [31:0]out_stream_data_V_1_payload_A;
  wire \out_stream_data_V_1_payload_A[31]_i_1_n_0 ;
  wire [7:0]\out_stream_data_V_1_payload_A_reg[31]_0 ;
  wire [31:0]out_stream_data_V_1_payload_B;
  wire out_stream_data_V_1_sel;
  wire out_stream_data_V_1_sel_rd_i_1_n_0;
  wire out_stream_data_V_1_sel_wr;
  wire out_stream_data_V_1_sel_wr_i_1_n_0;
  wire \out_stream_data_V_1_state[0]_i_1_n_0 ;
  wire \out_stream_data_V_1_state[1]_i_1_n_0 ;
  wire \out_stream_data_V_1_state_reg_n_0_[0] ;
  wire out_stream_last_V_1_ack_in;
  wire out_stream_last_V_1_payload_A;
  wire \out_stream_last_V_1_payload_A[0]_i_1_n_0 ;
  wire out_stream_last_V_1_payload_B;
  wire \out_stream_last_V_1_payload_B[0]_i_1_n_0 ;
  wire out_stream_last_V_1_sel;
  wire out_stream_last_V_1_sel_rd_i_1_n_0;
  wire out_stream_last_V_1_sel_wr;
  wire out_stream_last_V_1_sel_wr_i_1_n_0;
  wire \out_stream_last_V_1_state[0]_i_1_n_0 ;
  wire \out_stream_last_V_1_state[1]_i_1_n_0 ;
  wire \out_stream_last_V_1_state_reg[0]_0 ;
  wire out_stream_last_V_tm_reg_430;
  wire out_stream_last_V_tm_reg_4300;
  wire \out_stream_last_V_tm_reg_430[0]_i_1_n_0 ;
  wire out_stream_user_V_1_ack_in;
  wire out_stream_user_V_1_payload_A;
  wire \out_stream_user_V_1_payload_A[0]_i_1_n_0 ;
  wire out_stream_user_V_1_payload_B;
  wire \out_stream_user_V_1_payload_B[0]_i_1_n_0 ;
  wire out_stream_user_V_1_sel;
  wire out_stream_user_V_1_sel_rd_i_1_n_0;
  wire out_stream_user_V_1_sel_wr;
  wire out_stream_user_V_1_sel_wr_i_1_n_0;
  wire \out_stream_user_V_1_state[0]_i_1_n_0 ;
  wire \out_stream_user_V_1_state[1]_i_1_n_0 ;
  wire \out_stream_user_V_1_state_reg_n_0_[0] ;
  wire \out_stream_user_V_tm_reg_415[0]_i_1_n_0 ;
  wire \out_stream_user_V_tm_reg_415[0]_i_2_n_0 ;
  wire \out_stream_user_V_tm_reg_415[0]_i_6_n_0 ;
  wire \out_stream_user_V_tm_reg_415_reg_n_0_[0] ;
  wire p_0_in;
  wire [8:0]p_1_rec_i_i_mid2_fu_233_p3;
  wire [8:0]p_1_rec_i_i_mid2_reg_395;
  wire \p_1_rec_i_i_mid2_reg_395[8]_i_10_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_395[8]_i_11_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_395[8]_i_12_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_395[8]_i_13_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_395[8]_i_14_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_395[8]_i_15_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_395[8]_i_16_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_395[8]_i_17_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_395[8]_i_18_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_395[8]_i_19_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_395[8]_i_1_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_395[8]_i_20_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_395[8]_i_21_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_395[8]_i_22_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_395[8]_i_23_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_395[8]_i_24_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_395[8]_i_25_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_395[8]_i_6_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_395[8]_i_7_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_395[8]_i_8_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_395[8]_i_9_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_395_reg[8]_i_4_n_2 ;
  wire \p_1_rec_i_i_mid2_reg_395_reg[8]_i_4_n_3 ;
  wire \p_1_rec_i_i_mid2_reg_395_reg[8]_i_5_n_0 ;
  wire \p_1_rec_i_i_mid2_reg_395_reg[8]_i_5_n_1 ;
  wire \p_1_rec_i_i_mid2_reg_395_reg[8]_i_5_n_2 ;
  wire \p_1_rec_i_i_mid2_reg_395_reg[8]_i_5_n_3 ;
  wire [8:0]p_1_rec_i_i_reg_181;
  wire [23:0]p_Result_s_fu_323_p5;
  wire p_lshr_f_cast_loc_c_empty_n;
  wire [8:0]p_lshr_f_cast_loc_rea_reg_344;
  wire [10:0]r1_i_i_reg_170;
  wire [10:2]r3_fu_241_p2;
  wire shiftReg_ce;
  wire [10:0]tmp_1_fu_265_p1;
  wire [0:0]tmp_27_i_i_fu_211_p2;
  wire [9:0]tmp_27_i_i_reg_371;
  wire \tmp_27_i_i_reg_371[1]_i_1_n_0 ;
  wire \tmp_27_i_i_reg_371[2]_i_1_n_0 ;
  wire \tmp_27_i_i_reg_371[3]_i_1_n_0 ;
  wire \tmp_27_i_i_reg_371[4]_i_1_n_0 ;
  wire \tmp_27_i_i_reg_371[5]_i_1_n_0 ;
  wire \tmp_27_i_i_reg_371[6]_i_1_n_0 ;
  wire \tmp_27_i_i_reg_371[7]_i_1_n_0 ;
  wire \tmp_27_i_i_reg_371[8]_i_1_n_0 ;
  wire \tmp_27_i_i_reg_371[9]_inv_i_1_n_0 ;
  wire \tmp_27_i_i_reg_371[9]_inv_i_2_n_0 ;
  wire tmp_2_reg_4250;
  wire tmp_3_reg_4350;
  wire tmp_43_i_i4_fu_252_p2;
  wire tmp_43_i_i4_reg_405;
  wire \tmp_43_i_i4_reg_405[0]_i_3_n_0 ;
  wire \tmp_43_i_i4_reg_405[0]_i_4_n_0 ;
  wire \tmp_43_i_i4_reg_405[0]_i_5_n_0 ;
  wire \tmp_43_i_i4_reg_405_reg[0]_0 ;
  wire \tmp_43_i_i4_reg_405_reg[0]_1 ;
  wire \tmp_43_i_i4_reg_405_reg[0]_2 ;
  wire \tmp_43_i_i4_reg_405_reg[0]_3 ;
  wire \tmp_43_i_i4_reg_405_reg[0]_4 ;
  wire [0:0]\tmp_43_i_i4_reg_405_reg[0]_5 ;
  wire \tmp_43_i_i4_reg_405_reg[0]_i_1_n_1 ;
  wire \tmp_43_i_i4_reg_405_reg[0]_i_1_n_2 ;
  wire \tmp_43_i_i4_reg_405_reg[0]_i_1_n_3 ;
  wire tmp_43_i_i_mid1_reg_400;
  wire \tmp_43_i_i_mid1_reg_400[0]_i_4 ;
  wire \tmp_43_i_i_mid1_reg_400_reg[0]_0 ;
  wire [9:0]tmp_53_i_i_fu_289_p3;
  wire tmp_55_i_i_fu_303_p2;
  wire tmp_55_i_i_reg_420;
  wire \tmp_55_i_i_reg_420[0]_i_2_n_0 ;
  wire \tmp_55_i_i_reg_420[0]_i_3_n_0 ;
  wire \tmp_55_i_i_reg_420[0]_i_4_n_0 ;
  wire \tmp_55_i_i_reg_420_reg[0]_i_1_n_1 ;
  wire \tmp_55_i_i_reg_420_reg[0]_i_1_n_2 ;
  wire \tmp_55_i_i_reg_420_reg[0]_i_1_n_3 ;
  wire [10:0]tmp_79_mid2_v_reg_410;
  wire tmp_79_mid2_v_reg_4100;
  wire \tmp_79_mid2_v_reg_410[10]_i_5_n_0 ;
  wire \tmp_79_mid2_v_reg_410[9]_i_4_n_0 ;
  wire \tmp_79_mid2_v_reg_410[9]_i_8_n_0 ;
  wire [6:0]\tmp_79_mid2_v_reg_410_reg[10]_0 ;
  wire [3:0]\tmp_79_mid2_v_reg_410_reg[7]_0 ;
  wire [3:3]\NLW_exitcond1_i_i8_reg_390_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond1_i_i8_reg_390_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten_next_reg_385_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_1_rec_i_i_mid2_reg_395_reg[8]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_1_rec_i_i_mid2_reg_395_reg[8]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_p_1_rec_i_i_mid2_reg_395_reg[8]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_43_i_i4_reg_405_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_55_i_i_reg_420_reg[0]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF444444444444444)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(Loop_2_proc_U0_col_packets_cast_loc_read),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(ap_CS_fsm_state11),
        .I3(out_stream_data_V_1_ack_in),
        .I4(out_stream_user_V_1_ack_in),
        .I5(out_stream_last_V_1_ack_in),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFF20FFFFFF20FF20)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_NS_fsm360_out),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_CS_fsm_state4),
        .I4(ap_block_pp0_stage2_11001),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[4]));
  LUT4 #(
    .INIT(16'h020A)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(g_img_1_data_stream_s_empty_n),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(out_stream_last_V_1_ack_in),
        .O(ap_block_pp0_stage0_11001));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I2(g_img_1_data_stream_s_empty_n),
        .O(ap_block_pp0_stage2_11001));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(\ap_CS_fsm[5]_i_2__0_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_block_pp0_stage1_11001),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'hBBB1BB11FFF5FF55)) 
    \ap_CS_fsm[5]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(g_img_1_data_stream_s_empty_n),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(out_stream_last_V_1_ack_in),
        .I5(ap_condition_pp0_exit_iter0_state5),
        .O(\ap_CS_fsm[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \ap_CS_fsm[5]_i_3__0 
       (.I0(g_img_1_data_stream_s_empty_n),
        .I1(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(out_stream_last_V_1_ack_in),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_reg_pp0_iter1_exitcond_flatten_reg_381),
        .O(ap_block_pp0_stage1_11001));
  LUT6 #(
    .INIT(64'h888888F888888888)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\ap_CS_fsm[6]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(g_img_1_data_stream_s_empty_n),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'h00000000DFDFDF55)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_reg_pp0_iter1_exitcond_flatten_reg_381),
        .I4(out_stream_last_V_1_ack_in),
        .I5(ap_block_pp0_stage2_11001),
        .O(\ap_CS_fsm[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(g_img_1_data_stream_s_empty_n),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[7]));
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(\ap_CS_fsm[8]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_NS_fsm360_out),
        .I3(Loop_2_proc_U0_ap_done),
        .I4(ap_CS_fsm_state11),
        .O(ap_NS_fsm[8]));
  LUT6 #(
    .INIT(64'h0000000020202000)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_reg_pp0_iter1_exitcond_flatten_reg_381),
        .I4(out_stream_last_V_1_ack_in),
        .I5(ap_block_pp0_stage2_11001),
        .O(\ap_CS_fsm[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[8]_i_3 
       (.I0(ap_condition_pp0_exit_iter0_state5),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_NS_fsm360_out));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_state4),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_11001),
        .I4(ap_condition_pp0_exit_iter0_state5),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000C0A0A000C0)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state4),
        .I4(ap_enable_reg_pp0_iter12),
        .I5(ap_condition_pp0_exit_iter0_state5),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h3333323322222222)) 
    ap_enable_reg_pp0_iter1_i_2__0
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_block_pp0_stage2_11001),
        .I2(out_stream_last_V_1_ack_in),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_reg_pp0_iter1_exitcond_flatten_reg_381),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ap_enable_reg_pp0_iter12));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF5F5A0A0A0A0)) 
    \ap_reg_pp0_iter1_exitcond_flatten_reg_381[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(out_stream_last_V_1_ack_in),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(g_img_1_data_stream_s_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_reg_pp0_iter1_exitcond_flatten_reg_381),
        .O(\ap_reg_pp0_iter1_exitcond_flatten_reg_381[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter1_exitcond_flatten_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_exitcond_flatten_reg_381[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter1_exitcond_flatten_reg_381),
        .R(1'b0));
  FDRE \bound_reg_376_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_333_p2[0]),
        .Q(bound_reg_376[0]),
        .R(1'b0));
  FDRE \bound_reg_376_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_333_p2[10]),
        .Q(bound_reg_376[10]),
        .R(1'b0));
  FDRE \bound_reg_376_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_333_p2[11]),
        .Q(bound_reg_376[11]),
        .R(1'b0));
  FDRE \bound_reg_376_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_333_p2[12]),
        .Q(bound_reg_376[12]),
        .R(1'b0));
  FDRE \bound_reg_376_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_333_p2[13]),
        .Q(bound_reg_376[13]),
        .R(1'b0));
  FDRE \bound_reg_376_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_333_p2[14]),
        .Q(bound_reg_376[14]),
        .R(1'b0));
  FDRE \bound_reg_376_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_333_p2[15]),
        .Q(bound_reg_376[15]),
        .R(1'b0));
  FDRE \bound_reg_376_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_333_p2[16]),
        .Q(bound_reg_376[16]),
        .R(1'b0));
  FDRE \bound_reg_376_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_333_p2[17]),
        .Q(bound_reg_376[17]),
        .R(1'b0));
  FDRE \bound_reg_376_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_333_p2[18]),
        .Q(bound_reg_376[18]),
        .R(1'b0));
  FDRE \bound_reg_376_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_333_p2[19]),
        .Q(bound_reg_376[19]),
        .R(1'b0));
  FDRE \bound_reg_376_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_333_p2[1]),
        .Q(bound_reg_376[1]),
        .R(1'b0));
  FDRE \bound_reg_376_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_333_p2[2]),
        .Q(bound_reg_376[2]),
        .R(1'b0));
  FDRE \bound_reg_376_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_333_p2[3]),
        .Q(bound_reg_376[3]),
        .R(1'b0));
  FDRE \bound_reg_376_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_333_p2[4]),
        .Q(bound_reg_376[4]),
        .R(1'b0));
  FDRE \bound_reg_376_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_333_p2[5]),
        .Q(bound_reg_376[5]),
        .R(1'b0));
  FDRE \bound_reg_376_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_333_p2[6]),
        .Q(bound_reg_376[6]),
        .R(1'b0));
  FDRE \bound_reg_376_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_333_p2[7]),
        .Q(bound_reg_376[7]),
        .R(1'b0));
  FDRE \bound_reg_376_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_333_p2[8]),
        .Q(bound_reg_376[8]),
        .R(1'b0));
  FDRE \bound_reg_376_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_333_p2[9]),
        .Q(bound_reg_376[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \c_reg_445[0]_i_1 
       (.I0(p_1_rec_i_i_mid2_reg_395[0]),
        .O(c_fu_318_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \c_reg_445[1]_i_1 
       (.I0(p_1_rec_i_i_mid2_reg_395[0]),
        .I1(p_1_rec_i_i_mid2_reg_395[1]),
        .O(c_fu_318_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \c_reg_445[2]_i_1 
       (.I0(p_1_rec_i_i_mid2_reg_395[0]),
        .I1(p_1_rec_i_i_mid2_reg_395[1]),
        .I2(p_1_rec_i_i_mid2_reg_395[2]),
        .O(c_fu_318_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \c_reg_445[3]_i_1 
       (.I0(p_1_rec_i_i_mid2_reg_395[1]),
        .I1(p_1_rec_i_i_mid2_reg_395[0]),
        .I2(p_1_rec_i_i_mid2_reg_395[2]),
        .I3(p_1_rec_i_i_mid2_reg_395[3]),
        .O(c_fu_318_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \c_reg_445[4]_i_1 
       (.I0(p_1_rec_i_i_mid2_reg_395[2]),
        .I1(p_1_rec_i_i_mid2_reg_395[0]),
        .I2(p_1_rec_i_i_mid2_reg_395[1]),
        .I3(p_1_rec_i_i_mid2_reg_395[3]),
        .I4(p_1_rec_i_i_mid2_reg_395[4]),
        .O(c_fu_318_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \c_reg_445[5]_i_1 
       (.I0(p_1_rec_i_i_mid2_reg_395[3]),
        .I1(p_1_rec_i_i_mid2_reg_395[1]),
        .I2(p_1_rec_i_i_mid2_reg_395[0]),
        .I3(p_1_rec_i_i_mid2_reg_395[2]),
        .I4(p_1_rec_i_i_mid2_reg_395[4]),
        .I5(p_1_rec_i_i_mid2_reg_395[5]),
        .O(c_fu_318_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \c_reg_445[6]_i_1 
       (.I0(\c_reg_445[8]_i_2_n_0 ),
        .I1(p_1_rec_i_i_mid2_reg_395[6]),
        .O(c_fu_318_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \c_reg_445[7]_i_1 
       (.I0(\c_reg_445[8]_i_2_n_0 ),
        .I1(p_1_rec_i_i_mid2_reg_395[6]),
        .I2(p_1_rec_i_i_mid2_reg_395[7]),
        .O(c_fu_318_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \c_reg_445[8]_i_1 
       (.I0(p_1_rec_i_i_mid2_reg_395[6]),
        .I1(\c_reg_445[8]_i_2_n_0 ),
        .I2(p_1_rec_i_i_mid2_reg_395[7]),
        .I3(p_1_rec_i_i_mid2_reg_395[8]),
        .O(c_fu_318_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \c_reg_445[8]_i_2 
       (.I0(p_1_rec_i_i_mid2_reg_395[5]),
        .I1(p_1_rec_i_i_mid2_reg_395[3]),
        .I2(p_1_rec_i_i_mid2_reg_395[1]),
        .I3(p_1_rec_i_i_mid2_reg_395[0]),
        .I4(p_1_rec_i_i_mid2_reg_395[2]),
        .I5(p_1_rec_i_i_mid2_reg_395[4]),
        .O(\c_reg_445[8]_i_2_n_0 ));
  FDRE \c_reg_445_reg[0] 
       (.C(ap_clk),
        .CE(c_reg_4450),
        .D(c_fu_318_p2[0]),
        .Q(c_reg_445[0]),
        .R(1'b0));
  FDRE \c_reg_445_reg[1] 
       (.C(ap_clk),
        .CE(c_reg_4450),
        .D(c_fu_318_p2[1]),
        .Q(c_reg_445[1]),
        .R(1'b0));
  FDRE \c_reg_445_reg[2] 
       (.C(ap_clk),
        .CE(c_reg_4450),
        .D(c_fu_318_p2[2]),
        .Q(c_reg_445[2]),
        .R(1'b0));
  FDRE \c_reg_445_reg[3] 
       (.C(ap_clk),
        .CE(c_reg_4450),
        .D(c_fu_318_p2[3]),
        .Q(c_reg_445[3]),
        .R(1'b0));
  FDRE \c_reg_445_reg[4] 
       (.C(ap_clk),
        .CE(c_reg_4450),
        .D(c_fu_318_p2[4]),
        .Q(c_reg_445[4]),
        .R(1'b0));
  FDRE \c_reg_445_reg[5] 
       (.C(ap_clk),
        .CE(c_reg_4450),
        .D(c_fu_318_p2[5]),
        .Q(c_reg_445[5]),
        .R(1'b0));
  FDRE \c_reg_445_reg[6] 
       (.C(ap_clk),
        .CE(c_reg_4450),
        .D(c_fu_318_p2[6]),
        .Q(c_reg_445[6]),
        .R(1'b0));
  FDRE \c_reg_445_reg[7] 
       (.C(ap_clk),
        .CE(c_reg_4450),
        .D(c_fu_318_p2[7]),
        .Q(c_reg_445[7]),
        .R(1'b0));
  FDRE \c_reg_445_reg[8] 
       (.C(ap_clk),
        .CE(c_reg_4450),
        .D(c_fu_318_p2[8]),
        .Q(c_reg_445[8]),
        .R(1'b0));
  FDRE \col_packets_cast_loc_1_reg_339_reg[0] 
       (.C(ap_clk),
        .CE(Loop_2_proc_U0_col_packets_cast_loc_read),
        .D(\col_packets_cast_loc_1_reg_339_reg[8]_0 [0]),
        .Q(col_packets_cast_loc_1_reg_339[0]),
        .R(1'b0));
  FDRE \col_packets_cast_loc_1_reg_339_reg[1] 
       (.C(ap_clk),
        .CE(Loop_2_proc_U0_col_packets_cast_loc_read),
        .D(\col_packets_cast_loc_1_reg_339_reg[8]_0 [1]),
        .Q(col_packets_cast_loc_1_reg_339[1]),
        .R(1'b0));
  FDRE \col_packets_cast_loc_1_reg_339_reg[2] 
       (.C(ap_clk),
        .CE(Loop_2_proc_U0_col_packets_cast_loc_read),
        .D(\col_packets_cast_loc_1_reg_339_reg[8]_0 [2]),
        .Q(col_packets_cast_loc_1_reg_339[2]),
        .R(1'b0));
  FDRE \col_packets_cast_loc_1_reg_339_reg[3] 
       (.C(ap_clk),
        .CE(Loop_2_proc_U0_col_packets_cast_loc_read),
        .D(\col_packets_cast_loc_1_reg_339_reg[8]_0 [3]),
        .Q(col_packets_cast_loc_1_reg_339[3]),
        .R(1'b0));
  FDRE \col_packets_cast_loc_1_reg_339_reg[4] 
       (.C(ap_clk),
        .CE(Loop_2_proc_U0_col_packets_cast_loc_read),
        .D(\col_packets_cast_loc_1_reg_339_reg[8]_0 [4]),
        .Q(col_packets_cast_loc_1_reg_339[4]),
        .R(1'b0));
  FDRE \col_packets_cast_loc_1_reg_339_reg[5] 
       (.C(ap_clk),
        .CE(Loop_2_proc_U0_col_packets_cast_loc_read),
        .D(\col_packets_cast_loc_1_reg_339_reg[8]_0 [5]),
        .Q(col_packets_cast_loc_1_reg_339[5]),
        .R(1'b0));
  FDRE \col_packets_cast_loc_1_reg_339_reg[6] 
       (.C(ap_clk),
        .CE(Loop_2_proc_U0_col_packets_cast_loc_read),
        .D(\col_packets_cast_loc_1_reg_339_reg[8]_0 [6]),
        .Q(col_packets_cast_loc_1_reg_339[6]),
        .R(1'b0));
  FDRE \col_packets_cast_loc_1_reg_339_reg[7] 
       (.C(ap_clk),
        .CE(Loop_2_proc_U0_col_packets_cast_loc_read),
        .D(\col_packets_cast_loc_1_reg_339_reg[8]_0 [7]),
        .Q(col_packets_cast_loc_1_reg_339[7]),
        .R(1'b0));
  FDRE \col_packets_cast_loc_1_reg_339_reg[8] 
       (.C(ap_clk),
        .CE(Loop_2_proc_U0_col_packets_cast_loc_read),
        .D(\col_packets_cast_loc_1_reg_339_reg[8]_0 [8]),
        .Q(col_packets_cast_loc_1_reg_339[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond1_i_i8_reg_390[0]_i_2 
       (.I0(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[6]),
        .I1(p_lshr_f_cast_loc_rea_reg_344[6]),
        .I2(p_lshr_f_cast_loc_rea_reg_344[8]),
        .I3(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[8]),
        .I4(p_lshr_f_cast_loc_rea_reg_344[7]),
        .I5(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[7]),
        .O(\exitcond1_i_i8_reg_390[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond1_i_i8_reg_390[0]_i_3 
       (.I0(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[3]),
        .I1(p_lshr_f_cast_loc_rea_reg_344[3]),
        .I2(p_lshr_f_cast_loc_rea_reg_344[5]),
        .I3(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[5]),
        .I4(p_lshr_f_cast_loc_rea_reg_344[4]),
        .I5(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[4]),
        .O(\exitcond1_i_i8_reg_390[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond1_i_i8_reg_390[0]_i_4 
       (.I0(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[0]),
        .I1(p_lshr_f_cast_loc_rea_reg_344[0]),
        .I2(p_lshr_f_cast_loc_rea_reg_344[2]),
        .I3(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[2]),
        .I4(p_lshr_f_cast_loc_rea_reg_344[1]),
        .I5(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[1]),
        .O(\exitcond1_i_i8_reg_390[0]_i_4_n_0 ));
  FDRE \exitcond1_i_i8_reg_390_reg[0] 
       (.C(ap_clk),
        .CE(exitcond1_i_i8_reg_3900),
        .D(p_0_in),
        .Q(exitcond1_i_i8_reg_390),
        .R(1'b0));
  CARRY4 \exitcond1_i_i8_reg_390_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\NLW_exitcond1_i_i8_reg_390_reg[0]_i_1_CO_UNCONNECTED [3],p_0_in,\exitcond1_i_i8_reg_390_reg[0]_i_1_n_2 ,\exitcond1_i_i8_reg_390_reg[0]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond1_i_i8_reg_390_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\exitcond1_i_i8_reg_390[0]_i_2_n_0 ,\exitcond1_i_i8_reg_390[0]_i_3_n_0 ,\exitcond1_i_i8_reg_390[0]_i_4_n_0 }));
  LUT6 #(
    .INIT(64'hBB80BB00BB88BB88)) 
    \exitcond_flatten_reg_381[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(out_stream_last_V_1_ack_in),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(g_img_1_data_stream_s_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\exitcond_flatten_reg_381[0]_i_1_n_0 ));
  FDRE \exitcond_flatten_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten_reg_381[0]_i_1_n_0 ),
        .Q(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_5_mulbW filter2D_hls_5_mulbW_U88
       (.D(grp_fu_333_p2),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg(p_lshr_f_cast_loc_rea_reg_344));
  LUT6 #(
    .INIT(64'h8880880088888888)) 
    \indvar_flatten_next_reg_385[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(out_stream_last_V_1_ack_in),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(g_img_1_data_stream_s_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\indvar_flatten_next_reg_385[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_385[0]_i_3 
       (.I0(indvar_flatten_next_reg_385_reg[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_159_reg_n_0_[3] ),
        .O(\indvar_flatten_next_reg_385[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_385[0]_i_4 
       (.I0(indvar_flatten_next_reg_385_reg[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_159_reg_n_0_[2] ),
        .O(\indvar_flatten_next_reg_385[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_385[0]_i_5 
       (.I0(indvar_flatten_next_reg_385_reg[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_159_reg_n_0_[1] ),
        .O(\indvar_flatten_next_reg_385[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \indvar_flatten_next_reg_385[0]_i_6 
       (.I0(\indvar_flatten_reg_159_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_385_reg[0]),
        .O(\indvar_flatten_next_reg_385[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_385[12]_i_2 
       (.I0(indvar_flatten_next_reg_385_reg[15]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_159_reg_n_0_[15] ),
        .O(\indvar_flatten_next_reg_385[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_385[12]_i_3 
       (.I0(indvar_flatten_next_reg_385_reg[14]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_159_reg_n_0_[14] ),
        .O(\indvar_flatten_next_reg_385[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_385[12]_i_4 
       (.I0(indvar_flatten_next_reg_385_reg[13]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_159_reg_n_0_[13] ),
        .O(\indvar_flatten_next_reg_385[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_385[12]_i_5 
       (.I0(indvar_flatten_next_reg_385_reg[12]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_159_reg_n_0_[12] ),
        .O(\indvar_flatten_next_reg_385[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_385[16]_i_2 
       (.I0(indvar_flatten_next_reg_385_reg[19]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_159_reg_n_0_[19] ),
        .O(\indvar_flatten_next_reg_385[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_385[16]_i_3 
       (.I0(indvar_flatten_next_reg_385_reg[18]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_159_reg_n_0_[18] ),
        .O(\indvar_flatten_next_reg_385[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_385[16]_i_4 
       (.I0(indvar_flatten_next_reg_385_reg[17]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_159_reg_n_0_[17] ),
        .O(\indvar_flatten_next_reg_385[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_385[16]_i_5 
       (.I0(indvar_flatten_next_reg_385_reg[16]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_159_reg_n_0_[16] ),
        .O(\indvar_flatten_next_reg_385[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_385[4]_i_2 
       (.I0(indvar_flatten_next_reg_385_reg[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_159_reg_n_0_[7] ),
        .O(\indvar_flatten_next_reg_385[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_385[4]_i_3 
       (.I0(indvar_flatten_next_reg_385_reg[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_159_reg_n_0_[6] ),
        .O(\indvar_flatten_next_reg_385[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_385[4]_i_4 
       (.I0(indvar_flatten_next_reg_385_reg[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_159_reg_n_0_[5] ),
        .O(\indvar_flatten_next_reg_385[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_385[4]_i_5 
       (.I0(indvar_flatten_next_reg_385_reg[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_159_reg_n_0_[4] ),
        .O(\indvar_flatten_next_reg_385[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_385[8]_i_2 
       (.I0(indvar_flatten_next_reg_385_reg[11]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_159_reg_n_0_[11] ),
        .O(\indvar_flatten_next_reg_385[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_385[8]_i_3 
       (.I0(indvar_flatten_next_reg_385_reg[10]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_159_reg_n_0_[10] ),
        .O(\indvar_flatten_next_reg_385[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_385[8]_i_4 
       (.I0(indvar_flatten_next_reg_385_reg[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_159_reg_n_0_[9] ),
        .O(\indvar_flatten_next_reg_385[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \indvar_flatten_next_reg_385[8]_i_5 
       (.I0(indvar_flatten_next_reg_385_reg[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\indvar_flatten_reg_159_reg_n_0_[8] ),
        .O(\indvar_flatten_next_reg_385[8]_i_5_n_0 ));
  FDRE \indvar_flatten_next_reg_385_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_385[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_385_reg[0]_i_2_n_7 ),
        .Q(indvar_flatten_next_reg_385_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_385_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\indvar_flatten_next_reg_385_reg[0]_i_2_n_0 ,\indvar_flatten_next_reg_385_reg[0]_i_2_n_1 ,\indvar_flatten_next_reg_385_reg[0]_i_2_n_2 ,\indvar_flatten_next_reg_385_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_next_reg_385_reg[0]_i_2_n_4 ,\indvar_flatten_next_reg_385_reg[0]_i_2_n_5 ,\indvar_flatten_next_reg_385_reg[0]_i_2_n_6 ,\indvar_flatten_next_reg_385_reg[0]_i_2_n_7 }),
        .S({\indvar_flatten_next_reg_385[0]_i_3_n_0 ,\indvar_flatten_next_reg_385[0]_i_4_n_0 ,\indvar_flatten_next_reg_385[0]_i_5_n_0 ,\indvar_flatten_next_reg_385[0]_i_6_n_0 }));
  FDRE \indvar_flatten_next_reg_385_reg[10] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_385[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_385_reg[8]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_385_reg[10]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_385_reg[11] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_385[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_385_reg[8]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_385_reg[11]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_385_reg[12] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_385[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_385_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_385_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_385_reg[12]_i_1 
       (.CI(\indvar_flatten_next_reg_385_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten_next_reg_385_reg[12]_i_1_n_0 ,\indvar_flatten_next_reg_385_reg[12]_i_1_n_1 ,\indvar_flatten_next_reg_385_reg[12]_i_1_n_2 ,\indvar_flatten_next_reg_385_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_385_reg[12]_i_1_n_4 ,\indvar_flatten_next_reg_385_reg[12]_i_1_n_5 ,\indvar_flatten_next_reg_385_reg[12]_i_1_n_6 ,\indvar_flatten_next_reg_385_reg[12]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_385[12]_i_2_n_0 ,\indvar_flatten_next_reg_385[12]_i_3_n_0 ,\indvar_flatten_next_reg_385[12]_i_4_n_0 ,\indvar_flatten_next_reg_385[12]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_385_reg[13] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_385[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_385_reg[12]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_385_reg[13]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_385_reg[14] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_385[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_385_reg[12]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_385_reg[14]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_385_reg[15] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_385[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_385_reg[12]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_385_reg[15]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_385_reg[16] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_385[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_385_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_385_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_385_reg[16]_i_1 
       (.CI(\indvar_flatten_next_reg_385_reg[12]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten_next_reg_385_reg[16]_i_1_CO_UNCONNECTED [3],\indvar_flatten_next_reg_385_reg[16]_i_1_n_1 ,\indvar_flatten_next_reg_385_reg[16]_i_1_n_2 ,\indvar_flatten_next_reg_385_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_385_reg[16]_i_1_n_4 ,\indvar_flatten_next_reg_385_reg[16]_i_1_n_5 ,\indvar_flatten_next_reg_385_reg[16]_i_1_n_6 ,\indvar_flatten_next_reg_385_reg[16]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_385[16]_i_2_n_0 ,\indvar_flatten_next_reg_385[16]_i_3_n_0 ,\indvar_flatten_next_reg_385[16]_i_4_n_0 ,\indvar_flatten_next_reg_385[16]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_385_reg[17] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_385[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_385_reg[16]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_385_reg[17]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_385_reg[18] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_385[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_385_reg[16]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_385_reg[18]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_385_reg[19] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_385[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_385_reg[16]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_385_reg[19]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_385_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_385[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_385_reg[0]_i_2_n_6 ),
        .Q(indvar_flatten_next_reg_385_reg[1]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_385_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_385[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_385_reg[0]_i_2_n_5 ),
        .Q(indvar_flatten_next_reg_385_reg[2]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_385_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_385[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_385_reg[0]_i_2_n_4 ),
        .Q(indvar_flatten_next_reg_385_reg[3]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_385_reg[4] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_385[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_385_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_385_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_385_reg[4]_i_1 
       (.CI(\indvar_flatten_next_reg_385_reg[0]_i_2_n_0 ),
        .CO({\indvar_flatten_next_reg_385_reg[4]_i_1_n_0 ,\indvar_flatten_next_reg_385_reg[4]_i_1_n_1 ,\indvar_flatten_next_reg_385_reg[4]_i_1_n_2 ,\indvar_flatten_next_reg_385_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_385_reg[4]_i_1_n_4 ,\indvar_flatten_next_reg_385_reg[4]_i_1_n_5 ,\indvar_flatten_next_reg_385_reg[4]_i_1_n_6 ,\indvar_flatten_next_reg_385_reg[4]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_385[4]_i_2_n_0 ,\indvar_flatten_next_reg_385[4]_i_3_n_0 ,\indvar_flatten_next_reg_385[4]_i_4_n_0 ,\indvar_flatten_next_reg_385[4]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_385_reg[5] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_385[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_385_reg[4]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_385_reg[5]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_385_reg[6] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_385[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_385_reg[4]_i_1_n_5 ),
        .Q(indvar_flatten_next_reg_385_reg[6]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_385_reg[7] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_385[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_385_reg[4]_i_1_n_4 ),
        .Q(indvar_flatten_next_reg_385_reg[7]),
        .R(1'b0));
  FDRE \indvar_flatten_next_reg_385_reg[8] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_385[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_385_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_next_reg_385_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_next_reg_385_reg[8]_i_1 
       (.CI(\indvar_flatten_next_reg_385_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten_next_reg_385_reg[8]_i_1_n_0 ,\indvar_flatten_next_reg_385_reg[8]_i_1_n_1 ,\indvar_flatten_next_reg_385_reg[8]_i_1_n_2 ,\indvar_flatten_next_reg_385_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_next_reg_385_reg[8]_i_1_n_4 ,\indvar_flatten_next_reg_385_reg[8]_i_1_n_5 ,\indvar_flatten_next_reg_385_reg[8]_i_1_n_6 ,\indvar_flatten_next_reg_385_reg[8]_i_1_n_7 }),
        .S({\indvar_flatten_next_reg_385[8]_i_2_n_0 ,\indvar_flatten_next_reg_385[8]_i_3_n_0 ,\indvar_flatten_next_reg_385[8]_i_4_n_0 ,\indvar_flatten_next_reg_385[8]_i_5_n_0 }));
  FDRE \indvar_flatten_next_reg_385_reg[9] 
       (.C(ap_clk),
        .CE(\indvar_flatten_next_reg_385[0]_i_1_n_0 ),
        .D(\indvar_flatten_next_reg_385_reg[8]_i_1_n_6 ),
        .Q(indvar_flatten_next_reg_385_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \indvar_flatten_reg_159[19]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(g_img_1_data_stream_s_empty_n),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(out_stream_last_V_1_ack_in),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(indvar_flatten_reg_159));
  LUT5 #(
    .INIT(32'h08000000)) 
    \indvar_flatten_reg_159[19]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(out_stream_last_V_1_ack_in),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(g_img_1_data_stream_s_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\indvar_flatten_reg_159[19]_i_2_n_0 ));
  FDRE \indvar_flatten_reg_159_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_385_reg[0]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[0] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[10] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_385_reg[10]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[10] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[11] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_385_reg[11]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[11] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[12] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_385_reg[12]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[12] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[13] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_385_reg[13]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[13] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[14] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_385_reg[14]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[14] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[15] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_385_reg[15]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[15] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[16] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_385_reg[16]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[16] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[17] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_385_reg[17]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[17] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[18] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_385_reg[18]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[18] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[19] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_385_reg[19]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[19] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_385_reg[1]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[1] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_385_reg[2]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[2] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_385_reg[3]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[3] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[4] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_385_reg[4]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[4] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[5] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_385_reg[5]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[5] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[6] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_385_reg[6]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[6] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[7] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_385_reg[7]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[7] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[8] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_385_reg[8]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[8] ),
        .R(indvar_flatten_reg_159));
  FDRE \indvar_flatten_reg_159_reg[9] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(indvar_flatten_next_reg_385_reg[9]),
        .Q(\indvar_flatten_reg_159_reg_n_0_[9] ),
        .R(indvar_flatten_reg_159));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_3 
       (.I0(ap_CS_fsm_state11),
        .I1(out_stream_data_V_1_ack_in),
        .I2(out_stream_user_V_1_ack_in),
        .I3(out_stream_last_V_1_ack_in),
        .O(Loop_2_proc_U0_ap_done));
  LUT6 #(
    .INIT(64'h5555555700000000)) 
    internal_full_n_i_2
       (.I0(g_img_1_data_stream_s_empty_n),
        .I1(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .I2(c_reg_4450),
        .I3(tmp_3_reg_4350),
        .I4(tmp_2_reg_4250),
        .I5(shiftReg_ce),
        .O(mOutPtr0));
  LUT6 #(
    .INIT(64'h0000FFFE00000000)) 
    internal_full_n_i_3__0
       (.I0(tmp_2_reg_4250),
        .I1(tmp_3_reg_4350),
        .I2(c_reg_4450),
        .I3(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .I4(shiftReg_ce),
        .I5(g_img_1_data_stream_s_empty_n),
        .O(mOutPtr110_out));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr[0]_i_2_n_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'h55555556AAAAAAAA)) 
    \mOutPtr[0]_i_2 
       (.I0(shiftReg_ce),
        .I1(tmp_2_reg_4250),
        .I2(tmp_3_reg_4350),
        .I3(c_reg_4450),
        .I4(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .I5(g_img_1_data_stream_s_empty_n),
        .O(\mOutPtr[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mOutPtr[1]_i_2 
       (.I0(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .I1(c_reg_4450),
        .I2(tmp_3_reg_4350),
        .I3(tmp_2_reg_4250),
        .O(Loop_2_proc_U0_g_img_1_data_stream_0_V_read));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[0]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[0]),
        .I1(out_stream_data_V_1_payload_A[0]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[10]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[10]),
        .I1(out_stream_data_V_1_payload_A[10]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[11]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[11]),
        .I1(out_stream_data_V_1_payload_A[11]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[12]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[12]),
        .I1(out_stream_data_V_1_payload_A[12]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[13]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[13]),
        .I1(out_stream_data_V_1_payload_A[13]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[14]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[14]),
        .I1(out_stream_data_V_1_payload_A[14]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[15]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[15]),
        .I1(out_stream_data_V_1_payload_A[15]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[16]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[16]),
        .I1(out_stream_data_V_1_payload_A[16]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[17]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[17]),
        .I1(out_stream_data_V_1_payload_A[17]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[18]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[18]),
        .I1(out_stream_data_V_1_payload_A[18]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[19]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[19]),
        .I1(out_stream_data_V_1_payload_A[19]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[1]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[1]),
        .I1(out_stream_data_V_1_payload_A[1]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[20]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[20]),
        .I1(out_stream_data_V_1_payload_A[20]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[21]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[21]),
        .I1(out_stream_data_V_1_payload_A[21]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[22]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[22]),
        .I1(out_stream_data_V_1_payload_A[22]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[23]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[23]),
        .I1(out_stream_data_V_1_payload_A[23]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[24]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[24]),
        .I1(out_stream_data_V_1_payload_A[24]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[25]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[25]),
        .I1(out_stream_data_V_1_payload_A[25]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[26]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[26]),
        .I1(out_stream_data_V_1_payload_A[26]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[27]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[27]),
        .I1(out_stream_data_V_1_payload_A[27]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[28]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[28]),
        .I1(out_stream_data_V_1_payload_A[28]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[29]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[29]),
        .I1(out_stream_data_V_1_payload_A[29]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[2]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[2]),
        .I1(out_stream_data_V_1_payload_A[2]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[30]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[30]),
        .I1(out_stream_data_V_1_payload_A[30]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[31]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[31]),
        .I1(out_stream_data_V_1_payload_A[31]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[3]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[3]),
        .I1(out_stream_data_V_1_payload_A[3]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[4]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[4]),
        .I1(out_stream_data_V_1_payload_A[4]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[5]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[5]),
        .I1(out_stream_data_V_1_payload_A[5]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[6]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[6]),
        .I1(out_stream_data_V_1_payload_A[6]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[7]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[7]),
        .I1(out_stream_data_V_1_payload_A[7]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[8]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[8]),
        .I1(out_stream_data_V_1_payload_A[8]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_stream_TDATA[9]_INST_0 
       (.I0(out_stream_data_V_1_payload_B[9]),
        .I1(out_stream_data_V_1_payload_A[9]),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_TDATA[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_stream_TLAST[0]_INST_0 
       (.I0(out_stream_last_V_1_payload_B),
        .I1(out_stream_last_V_1_sel),
        .I2(out_stream_last_V_1_payload_A),
        .O(out_stream_TLAST));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_stream_TUSER[0]_INST_0 
       (.I0(out_stream_user_V_1_payload_B),
        .I1(out_stream_user_V_1_sel),
        .I2(out_stream_user_V_1_payload_A),
        .O(out_stream_TUSER));
  LUT3 #(
    .INIT(8'h0D)) 
    \out_stream_data_V_1_payload_A[31]_i_1 
       (.I0(\out_stream_data_V_1_state_reg_n_0_[0] ),
        .I1(out_stream_data_V_1_ack_in),
        .I2(out_stream_data_V_1_sel_wr),
        .O(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ));
  FDRE \out_stream_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_323_p5[0]),
        .Q(out_stream_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_323_p5[10]),
        .Q(out_stream_data_V_1_payload_A[10]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_323_p5[11]),
        .Q(out_stream_data_V_1_payload_A[11]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_323_p5[12]),
        .Q(out_stream_data_V_1_payload_A[12]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_323_p5[13]),
        .Q(out_stream_data_V_1_payload_A[13]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_323_p5[14]),
        .Q(out_stream_data_V_1_payload_A[14]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_323_p5[15]),
        .Q(out_stream_data_V_1_payload_A[15]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_323_p5[16]),
        .Q(out_stream_data_V_1_payload_A[16]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_323_p5[17]),
        .Q(out_stream_data_V_1_payload_A[17]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_323_p5[18]),
        .Q(out_stream_data_V_1_payload_A[18]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_323_p5[19]),
        .Q(out_stream_data_V_1_payload_A[19]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_323_p5[1]),
        .Q(out_stream_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_323_p5[20]),
        .Q(out_stream_data_V_1_payload_A[20]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_323_p5[21]),
        .Q(out_stream_data_V_1_payload_A[21]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_323_p5[22]),
        .Q(out_stream_data_V_1_payload_A[22]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_323_p5[23]),
        .Q(out_stream_data_V_1_payload_A[23]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [0]),
        .Q(out_stream_data_V_1_payload_A[24]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [1]),
        .Q(out_stream_data_V_1_payload_A[25]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [2]),
        .Q(out_stream_data_V_1_payload_A[26]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [3]),
        .Q(out_stream_data_V_1_payload_A[27]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [4]),
        .Q(out_stream_data_V_1_payload_A[28]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [5]),
        .Q(out_stream_data_V_1_payload_A[29]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_323_p5[2]),
        .Q(out_stream_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [6]),
        .Q(out_stream_data_V_1_payload_A[30]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [7]),
        .Q(out_stream_data_V_1_payload_A[31]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_323_p5[3]),
        .Q(out_stream_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_323_p5[4]),
        .Q(out_stream_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_323_p5[5]),
        .Q(out_stream_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_323_p5[6]),
        .Q(out_stream_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_323_p5[7]),
        .Q(out_stream_data_V_1_payload_A[7]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_323_p5[8]),
        .Q(out_stream_data_V_1_payload_A[8]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\out_stream_data_V_1_payload_A[31]_i_1_n_0 ),
        .D(p_Result_s_fu_323_p5[9]),
        .Q(out_stream_data_V_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \out_stream_data_V_1_payload_B[31]_i_1 
       (.I0(out_stream_data_V_1_sel_wr),
        .I1(\out_stream_data_V_1_state_reg_n_0_[0] ),
        .I2(out_stream_data_V_1_ack_in),
        .O(out_stream_data_V_1_load_B));
  FDRE \out_stream_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_323_p5[0]),
        .Q(out_stream_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_323_p5[10]),
        .Q(out_stream_data_V_1_payload_B[10]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_323_p5[11]),
        .Q(out_stream_data_V_1_payload_B[11]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_323_p5[12]),
        .Q(out_stream_data_V_1_payload_B[12]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_323_p5[13]),
        .Q(out_stream_data_V_1_payload_B[13]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_323_p5[14]),
        .Q(out_stream_data_V_1_payload_B[14]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_323_p5[15]),
        .Q(out_stream_data_V_1_payload_B[15]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_323_p5[16]),
        .Q(out_stream_data_V_1_payload_B[16]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_323_p5[17]),
        .Q(out_stream_data_V_1_payload_B[17]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_323_p5[18]),
        .Q(out_stream_data_V_1_payload_B[18]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_323_p5[19]),
        .Q(out_stream_data_V_1_payload_B[19]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_323_p5[1]),
        .Q(out_stream_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_323_p5[20]),
        .Q(out_stream_data_V_1_payload_B[20]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_323_p5[21]),
        .Q(out_stream_data_V_1_payload_B[21]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_323_p5[22]),
        .Q(out_stream_data_V_1_payload_B[22]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_323_p5[23]),
        .Q(out_stream_data_V_1_payload_B[23]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [0]),
        .Q(out_stream_data_V_1_payload_B[24]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [1]),
        .Q(out_stream_data_V_1_payload_B[25]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [2]),
        .Q(out_stream_data_V_1_payload_B[26]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [3]),
        .Q(out_stream_data_V_1_payload_B[27]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [4]),
        .Q(out_stream_data_V_1_payload_B[28]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [5]),
        .Q(out_stream_data_V_1_payload_B[29]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_323_p5[2]),
        .Q(out_stream_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [6]),
        .Q(out_stream_data_V_1_payload_B[30]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [7]),
        .Q(out_stream_data_V_1_payload_B[31]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_323_p5[3]),
        .Q(out_stream_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_323_p5[4]),
        .Q(out_stream_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_323_p5[5]),
        .Q(out_stream_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_323_p5[6]),
        .Q(out_stream_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_323_p5[7]),
        .Q(out_stream_data_V_1_payload_B[7]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_323_p5[8]),
        .Q(out_stream_data_V_1_payload_B[8]),
        .R(1'b0));
  FDRE \out_stream_data_V_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(out_stream_data_V_1_load_B),
        .D(p_Result_s_fu_323_p5[9]),
        .Q(out_stream_data_V_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_stream_data_V_1_sel_rd_i_1
       (.I0(out_stream_TREADY),
        .I1(\out_stream_data_V_1_state_reg_n_0_[0] ),
        .I2(out_stream_data_V_1_sel),
        .O(out_stream_data_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_stream_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_data_V_1_sel_rd_i_1_n_0),
        .Q(out_stream_data_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_stream_data_V_1_sel_wr_i_1
       (.I0(out_stream_data_V_1_ack_in),
        .I1(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .I2(out_stream_data_V_1_sel_wr),
        .O(out_stream_data_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_stream_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_data_V_1_sel_wr_i_1_n_0),
        .Q(out_stream_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \out_stream_data_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\out_stream_data_V_1_state_reg_n_0_[0] ),
        .I2(out_stream_data_V_1_ack_in),
        .I3(out_stream_TREADY),
        .I4(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .O(\out_stream_data_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hDFCF)) 
    \out_stream_data_V_1_state[1]_i_1 
       (.I0(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .I1(out_stream_TREADY),
        .I2(\out_stream_data_V_1_state_reg_n_0_[0] ),
        .I3(out_stream_data_V_1_ack_in),
        .O(\out_stream_data_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_stream_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_data_V_1_state[0]_i_1_n_0 ),
        .Q(\out_stream_data_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_stream_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_data_V_1_state[1]_i_1_n_0 ),
        .Q(out_stream_data_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \out_stream_last_V_1_payload_A[0]_i_1 
       (.I0(out_stream_last_V_tm_reg_430),
        .I1(\out_stream_last_V_1_state_reg[0]_0 ),
        .I2(out_stream_last_V_1_ack_in),
        .I3(out_stream_last_V_1_sel_wr),
        .I4(out_stream_last_V_1_payload_A),
        .O(\out_stream_last_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \out_stream_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_last_V_1_payload_A[0]_i_1_n_0 ),
        .Q(out_stream_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \out_stream_last_V_1_payload_B[0]_i_1 
       (.I0(out_stream_last_V_tm_reg_430),
        .I1(out_stream_last_V_1_sel_wr),
        .I2(\out_stream_last_V_1_state_reg[0]_0 ),
        .I3(out_stream_last_V_1_ack_in),
        .I4(out_stream_last_V_1_payload_B),
        .O(\out_stream_last_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \out_stream_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_last_V_1_payload_B[0]_i_1_n_0 ),
        .Q(out_stream_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_stream_last_V_1_sel_rd_i_1
       (.I0(\out_stream_last_V_1_state_reg[0]_0 ),
        .I1(out_stream_TREADY),
        .I2(out_stream_last_V_1_sel),
        .O(out_stream_last_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_stream_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_last_V_1_sel_rd_i_1_n_0),
        .Q(out_stream_last_V_1_sel),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    out_stream_last_V_1_sel_wr_i_1
       (.I0(out_stream_last_V_1_ack_in),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(g_img_1_data_stream_s_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(out_stream_last_V_1_sel_wr),
        .O(out_stream_last_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_stream_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_last_V_1_sel_wr_i_1_n_0),
        .Q(out_stream_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \out_stream_last_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\out_stream_last_V_1_state_reg[0]_0 ),
        .I2(out_stream_last_V_1_ack_in),
        .I3(out_stream_TREADY),
        .I4(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .O(\out_stream_last_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hF3FB)) 
    \out_stream_last_V_1_state[1]_i_1 
       (.I0(out_stream_last_V_1_ack_in),
        .I1(\out_stream_last_V_1_state_reg[0]_0 ),
        .I2(out_stream_TREADY),
        .I3(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .O(\out_stream_last_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_stream_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_last_V_1_state[0]_i_1_n_0 ),
        .Q(\out_stream_last_V_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_stream_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_last_V_1_state[1]_i_1_n_0 ),
        .Q(out_stream_last_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \out_stream_last_V_tm_reg_430[0]_i_1 
       (.I0(tmp_43_i_i4_reg_405),
        .I1(exitcond1_i_i8_reg_390),
        .I2(tmp_43_i_i_mid1_reg_400),
        .I3(tmp_55_i_i_reg_420),
        .I4(out_stream_last_V_tm_reg_4300),
        .I5(out_stream_last_V_tm_reg_430),
        .O(\out_stream_last_V_tm_reg_430[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202000202)) 
    \out_stream_last_V_tm_reg_430[0]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I2(ap_block_pp0_stage2_11001),
        .I3(out_stream_last_V_1_ack_in),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_reg_pp0_iter1_exitcond_flatten_reg_381),
        .O(out_stream_last_V_tm_reg_4300));
  FDRE \out_stream_last_V_tm_reg_430_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_last_V_tm_reg_430[0]_i_1_n_0 ),
        .Q(out_stream_last_V_tm_reg_430),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \out_stream_user_V_1_payload_A[0]_i_1 
       (.I0(\out_stream_user_V_tm_reg_415_reg_n_0_[0] ),
        .I1(\out_stream_user_V_1_state_reg_n_0_[0] ),
        .I2(out_stream_user_V_1_ack_in),
        .I3(out_stream_user_V_1_sel_wr),
        .I4(out_stream_user_V_1_payload_A),
        .O(\out_stream_user_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \out_stream_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_user_V_1_payload_A[0]_i_1_n_0 ),
        .Q(out_stream_user_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \out_stream_user_V_1_payload_B[0]_i_1 
       (.I0(\out_stream_user_V_tm_reg_415_reg_n_0_[0] ),
        .I1(out_stream_user_V_1_sel_wr),
        .I2(\out_stream_user_V_1_state_reg_n_0_[0] ),
        .I3(out_stream_user_V_1_ack_in),
        .I4(out_stream_user_V_1_payload_B),
        .O(\out_stream_user_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \out_stream_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_user_V_1_payload_B[0]_i_1_n_0 ),
        .Q(out_stream_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_stream_user_V_1_sel_rd_i_1
       (.I0(\out_stream_user_V_1_state_reg_n_0_[0] ),
        .I1(out_stream_TREADY),
        .I2(out_stream_user_V_1_sel),
        .O(out_stream_user_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_stream_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_user_V_1_sel_rd_i_1_n_0),
        .Q(out_stream_user_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_stream_user_V_1_sel_wr_i_1
       (.I0(out_stream_user_V_1_ack_in),
        .I1(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .I2(out_stream_user_V_1_sel_wr),
        .O(out_stream_user_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_stream_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_stream_user_V_1_sel_wr_i_1_n_0),
        .Q(out_stream_user_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \out_stream_user_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\out_stream_user_V_1_state_reg_n_0_[0] ),
        .I2(out_stream_user_V_1_ack_in),
        .I3(out_stream_TREADY),
        .I4(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .O(\out_stream_user_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hF3FB)) 
    \out_stream_user_V_1_state[1]_i_1 
       (.I0(out_stream_user_V_1_ack_in),
        .I1(\out_stream_user_V_1_state_reg_n_0_[0] ),
        .I2(out_stream_TREADY),
        .I3(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .O(\out_stream_user_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_stream_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_user_V_1_state[0]_i_1_n_0 ),
        .Q(\out_stream_user_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_stream_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_user_V_1_state[1]_i_1_n_0 ),
        .Q(out_stream_user_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h222222E2E2E222E2)) 
    \out_stream_user_V_tm_reg_415[0]_i_1 
       (.I0(\out_stream_user_V_tm_reg_415_reg_n_0_[0] ),
        .I1(exitcond1_i_i8_reg_3900),
        .I2(\out_stream_user_V_tm_reg_415[0]_i_2_n_0 ),
        .I3(\tmp_79_mid2_v_reg_410_reg[10]_0 [6]),
        .I4(p_0_in),
        .I5(r3_fu_241_p2[10]),
        .O(\out_stream_user_V_tm_reg_415[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5F5A5F5A3F3F3C3C)) 
    \out_stream_user_V_tm_reg_415[0]_i_10 
       (.I0(tmp_79_mid2_v_reg_410[0]),
        .I1(r1_i_i_reg_170[0]),
        .I2(p_0_in),
        .I3(c_reg_445[0]),
        .I4(p_1_rec_i_i_reg_181[0]),
        .I5(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .O(tmp_53_i_i_fu_289_p3[0]));
  LUT6 #(
    .INIT(64'h6F6A6F6A6F6F6A6A)) 
    \out_stream_user_V_tm_reg_415[0]_i_11 
       (.I0(\tmp_79_mid2_v_reg_410_reg[10]_0 [1]),
        .I1(\tmp_79_mid2_v_reg_410_reg[10]_0 [0]),
        .I2(p_0_in),
        .I3(c_reg_445[1]),
        .I4(p_1_rec_i_i_reg_181[1]),
        .I5(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .O(tmp_53_i_i_fu_289_p3[1]));
  LUT6 #(
    .INIT(64'hCFCACFCACFCFCACA)) 
    \out_stream_user_V_tm_reg_415[0]_i_12 
       (.I0(\tmp_79_mid2_v_reg_410_reg[10]_0 [2]),
        .I1(r3_fu_241_p2[2]),
        .I2(p_0_in),
        .I3(c_reg_445[2]),
        .I4(p_1_rec_i_i_reg_181[2]),
        .I5(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .O(tmp_53_i_i_fu_289_p3[2]));
  LUT6 #(
    .INIT(64'hCFCACFCACFCFCACA)) 
    \out_stream_user_V_tm_reg_415[0]_i_13 
       (.I0(ap_phi_mux_r1_i_i_phi_fu_174_p4[5]),
        .I1(r3_fu_241_p2[5]),
        .I2(p_0_in),
        .I3(c_reg_445[5]),
        .I4(p_1_rec_i_i_reg_181[5]),
        .I5(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .O(tmp_53_i_i_fu_289_p3[5]));
  LUT6 #(
    .INIT(64'hCFCACFCACFCFCACA)) 
    \out_stream_user_V_tm_reg_415[0]_i_14 
       (.I0(ap_phi_mux_r1_i_i_phi_fu_174_p4[4]),
        .I1(r3_fu_241_p2[4]),
        .I2(p_0_in),
        .I3(c_reg_445[4]),
        .I4(p_1_rec_i_i_reg_181[4]),
        .I5(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .O(tmp_53_i_i_fu_289_p3[4]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \out_stream_user_V_tm_reg_415[0]_i_15 
       (.I0(\tmp_79_mid2_v_reg_410_reg[10]_0 [0]),
        .I1(tmp_79_mid2_v_reg_410[1]),
        .I2(r1_i_i_reg_170[1]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I4(r1_i_i_reg_170[2]),
        .I5(tmp_79_mid2_v_reg_410[2]),
        .O(r3_fu_241_p2[2]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \out_stream_user_V_tm_reg_415[0]_i_2 
       (.I0(tmp_53_i_i_fu_289_p3[7]),
        .I1(tmp_53_i_i_fu_289_p3[8]),
        .I2(\out_stream_user_V_tm_reg_415[0]_i_6_n_0 ),
        .I3(tmp_53_i_i_fu_289_p3[6]),
        .I4(tmp_53_i_i_fu_289_p3[9]),
        .O(\out_stream_user_V_tm_reg_415[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \out_stream_user_V_tm_reg_415[0]_i_3 
       (.I0(tmp_79_mid2_v_reg_410[10]),
        .I1(r1_i_i_reg_170[10]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\tmp_79_mid2_v_reg_410_reg[10]_0 [6]));
  LUT5 #(
    .INIT(32'h6AFF6AAA)) 
    \out_stream_user_V_tm_reg_415[0]_i_4 
       (.I0(\tmp_79_mid2_v_reg_410_reg[10]_0 [3]),
        .I1(ap_phi_mux_r1_i_i_phi_fu_174_p4[6]),
        .I2(\tmp_79_mid2_v_reg_410[9]_i_4_n_0 ),
        .I3(p_0_in),
        .I4(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[7]),
        .O(tmp_53_i_i_fu_289_p3[7]));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAAAAAA)) 
    \out_stream_user_V_tm_reg_415[0]_i_5 
       (.I0(\tmp_79_mid2_v_reg_410_reg[10]_0 [4]),
        .I1(\tmp_79_mid2_v_reg_410_reg[10]_0 [3]),
        .I2(\tmp_79_mid2_v_reg_410[9]_i_4_n_0 ),
        .I3(ap_phi_mux_r1_i_i_phi_fu_174_p4[6]),
        .I4(p_0_in),
        .I5(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[8]),
        .O(tmp_53_i_i_fu_289_p3[8]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \out_stream_user_V_tm_reg_415[0]_i_6 
       (.I0(tmp_53_i_i_fu_289_p3[3]),
        .I1(tmp_53_i_i_fu_289_p3[0]),
        .I2(tmp_53_i_i_fu_289_p3[1]),
        .I3(tmp_53_i_i_fu_289_p3[2]),
        .I4(tmp_53_i_i_fu_289_p3[5]),
        .I5(tmp_53_i_i_fu_289_p3[4]),
        .O(\out_stream_user_V_tm_reg_415[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6F6A6F6A6F6F6A6A)) 
    \out_stream_user_V_tm_reg_415[0]_i_7 
       (.I0(ap_phi_mux_r1_i_i_phi_fu_174_p4[6]),
        .I1(\tmp_79_mid2_v_reg_410[9]_i_4_n_0 ),
        .I2(p_0_in),
        .I3(c_reg_445[6]),
        .I4(p_1_rec_i_i_reg_181[6]),
        .I5(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .O(tmp_53_i_i_fu_289_p3[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \out_stream_user_V_tm_reg_415[0]_i_8 
       (.I0(\tmp_79_mid2_v_reg_410_reg[10]_0 [3]),
        .I1(\tmp_79_mid2_v_reg_410[9]_i_4_n_0 ),
        .I2(ap_phi_mux_r1_i_i_phi_fu_174_p4[6]),
        .I3(\tmp_79_mid2_v_reg_410_reg[10]_0 [4]),
        .I4(p_0_in),
        .I5(\tmp_79_mid2_v_reg_410_reg[10]_0 [5]),
        .O(tmp_53_i_i_fu_289_p3[9]));
  LUT6 #(
    .INIT(64'hCFCACFCACFCFCACA)) 
    \out_stream_user_V_tm_reg_415[0]_i_9 
       (.I0(ap_phi_mux_r1_i_i_phi_fu_174_p4[3]),
        .I1(\tmp_79_mid2_v_reg_410_reg[7]_0 [0]),
        .I2(p_0_in),
        .I3(c_reg_445[3]),
        .I4(p_1_rec_i_i_reg_181[3]),
        .I5(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .O(tmp_53_i_i_fu_289_p3[3]));
  FDRE \out_stream_user_V_tm_reg_415_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_stream_user_V_tm_reg_415[0]_i_1_n_0 ),
        .Q(\out_stream_user_V_tm_reg_415_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \p_1_rec_i_i_mid2_reg_395[0]_i_1 
       (.I0(c_reg_445[0]),
        .I1(p_1_rec_i_i_reg_181[0]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[0]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \p_1_rec_i_i_mid2_reg_395[1]_i_1 
       (.I0(c_reg_445[1]),
        .I1(p_1_rec_i_i_reg_181[1]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[1]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \p_1_rec_i_i_mid2_reg_395[2]_i_1 
       (.I0(c_reg_445[2]),
        .I1(p_1_rec_i_i_reg_181[2]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[2]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \p_1_rec_i_i_mid2_reg_395[3]_i_1 
       (.I0(c_reg_445[3]),
        .I1(p_1_rec_i_i_reg_181[3]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[3]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \p_1_rec_i_i_mid2_reg_395[4]_i_1 
       (.I0(c_reg_445[4]),
        .I1(p_1_rec_i_i_reg_181[4]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[4]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \p_1_rec_i_i_mid2_reg_395[5]_i_1 
       (.I0(c_reg_445[5]),
        .I1(p_1_rec_i_i_reg_181[5]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[5]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \p_1_rec_i_i_mid2_reg_395[6]_i_1 
       (.I0(c_reg_445[6]),
        .I1(p_1_rec_i_i_reg_181[6]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[6]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \p_1_rec_i_i_mid2_reg_395[7]_i_1 
       (.I0(c_reg_445[7]),
        .I1(p_1_rec_i_i_reg_181[7]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \p_1_rec_i_i_mid2_reg_395[8]_i_1 
       (.I0(p_0_in),
        .I1(exitcond1_i_i8_reg_3900),
        .O(\p_1_rec_i_i_mid2_reg_395[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \p_1_rec_i_i_mid2_reg_395[8]_i_10 
       (.I0(\indvar_flatten_reg_159_reg_n_0_[6] ),
        .I1(indvar_flatten_next_reg_385_reg[6]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I3(bound_reg_376[6]),
        .I4(\p_1_rec_i_i_mid2_reg_395[8]_i_20_n_0 ),
        .I5(\p_1_rec_i_i_mid2_reg_395[8]_i_21_n_0 ),
        .O(\p_1_rec_i_i_mid2_reg_395[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \p_1_rec_i_i_mid2_reg_395[8]_i_11 
       (.I0(\indvar_flatten_reg_159_reg_n_0_[3] ),
        .I1(indvar_flatten_next_reg_385_reg[3]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I3(bound_reg_376[3]),
        .I4(\p_1_rec_i_i_mid2_reg_395[8]_i_22_n_0 ),
        .I5(\p_1_rec_i_i_mid2_reg_395[8]_i_23_n_0 ),
        .O(\p_1_rec_i_i_mid2_reg_395[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \p_1_rec_i_i_mid2_reg_395[8]_i_12 
       (.I0(\indvar_flatten_reg_159_reg_n_0_[0] ),
        .I1(indvar_flatten_next_reg_385_reg[0]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I3(bound_reg_376[0]),
        .I4(\p_1_rec_i_i_mid2_reg_395[8]_i_24_n_0 ),
        .I5(\p_1_rec_i_i_mid2_reg_395[8]_i_25_n_0 ),
        .O(\p_1_rec_i_i_mid2_reg_395[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_395[8]_i_13 
       (.I0(bound_reg_376[19]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_385_reg[19]),
        .I5(\indvar_flatten_reg_159_reg_n_0_[19] ),
        .O(\p_1_rec_i_i_mid2_reg_395[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_395[8]_i_14 
       (.I0(bound_reg_376[17]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_385_reg[17]),
        .I5(\indvar_flatten_reg_159_reg_n_0_[17] ),
        .O(\p_1_rec_i_i_mid2_reg_395[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_395[8]_i_15 
       (.I0(bound_reg_376[16]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_385_reg[16]),
        .I5(\indvar_flatten_reg_159_reg_n_0_[16] ),
        .O(\p_1_rec_i_i_mid2_reg_395[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_395[8]_i_16 
       (.I0(bound_reg_376[14]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_385_reg[14]),
        .I5(\indvar_flatten_reg_159_reg_n_0_[14] ),
        .O(\p_1_rec_i_i_mid2_reg_395[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_395[8]_i_17 
       (.I0(bound_reg_376[13]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_385_reg[13]),
        .I5(\indvar_flatten_reg_159_reg_n_0_[13] ),
        .O(\p_1_rec_i_i_mid2_reg_395[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_395[8]_i_18 
       (.I0(bound_reg_376[11]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_385_reg[11]),
        .I5(\indvar_flatten_reg_159_reg_n_0_[11] ),
        .O(\p_1_rec_i_i_mid2_reg_395[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_395[8]_i_19 
       (.I0(bound_reg_376[10]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_385_reg[10]),
        .I5(\indvar_flatten_reg_159_reg_n_0_[10] ),
        .O(\p_1_rec_i_i_mid2_reg_395[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h2222220222220202)) 
    \p_1_rec_i_i_mid2_reg_395[8]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_condition_pp0_exit_iter0_state5),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(g_img_1_data_stream_s_empty_n),
        .I4(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I5(out_stream_last_V_1_ack_in),
        .O(exitcond1_i_i8_reg_3900));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_395[8]_i_20 
       (.I0(bound_reg_376[8]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_385_reg[8]),
        .I5(\indvar_flatten_reg_159_reg_n_0_[8] ),
        .O(\p_1_rec_i_i_mid2_reg_395[8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_395[8]_i_21 
       (.I0(bound_reg_376[7]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_385_reg[7]),
        .I5(\indvar_flatten_reg_159_reg_n_0_[7] ),
        .O(\p_1_rec_i_i_mid2_reg_395[8]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_395[8]_i_22 
       (.I0(bound_reg_376[5]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_385_reg[5]),
        .I5(\indvar_flatten_reg_159_reg_n_0_[5] ),
        .O(\p_1_rec_i_i_mid2_reg_395[8]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_395[8]_i_23 
       (.I0(bound_reg_376[4]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_385_reg[4]),
        .I5(\indvar_flatten_reg_159_reg_n_0_[4] ),
        .O(\p_1_rec_i_i_mid2_reg_395[8]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_395[8]_i_24 
       (.I0(bound_reg_376[2]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_385_reg[2]),
        .I5(\indvar_flatten_reg_159_reg_n_0_[2] ),
        .O(\p_1_rec_i_i_mid2_reg_395[8]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \p_1_rec_i_i_mid2_reg_395[8]_i_25 
       (.I0(bound_reg_376[1]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_flatten_next_reg_385_reg[1]),
        .I5(\indvar_flatten_reg_159_reg_n_0_[1] ),
        .O(\p_1_rec_i_i_mid2_reg_395[8]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \p_1_rec_i_i_mid2_reg_395[8]_i_3 
       (.I0(c_reg_445[8]),
        .I1(p_1_rec_i_i_reg_181[8]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[8]));
  LUT5 #(
    .INIT(32'hCA350000)) 
    \p_1_rec_i_i_mid2_reg_395[8]_i_6 
       (.I0(\indvar_flatten_reg_159_reg_n_0_[18] ),
        .I1(indvar_flatten_next_reg_385_reg[18]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I3(bound_reg_376[18]),
        .I4(\p_1_rec_i_i_mid2_reg_395[8]_i_13_n_0 ),
        .O(\p_1_rec_i_i_mid2_reg_395[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \p_1_rec_i_i_mid2_reg_395[8]_i_7 
       (.I0(\indvar_flatten_reg_159_reg_n_0_[15] ),
        .I1(indvar_flatten_next_reg_385_reg[15]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I3(bound_reg_376[15]),
        .I4(\p_1_rec_i_i_mid2_reg_395[8]_i_14_n_0 ),
        .I5(\p_1_rec_i_i_mid2_reg_395[8]_i_15_n_0 ),
        .O(\p_1_rec_i_i_mid2_reg_395[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \p_1_rec_i_i_mid2_reg_395[8]_i_8 
       (.I0(\indvar_flatten_reg_159_reg_n_0_[12] ),
        .I1(indvar_flatten_next_reg_385_reg[12]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I3(bound_reg_376[12]),
        .I4(\p_1_rec_i_i_mid2_reg_395[8]_i_16_n_0 ),
        .I5(\p_1_rec_i_i_mid2_reg_395[8]_i_17_n_0 ),
        .O(\p_1_rec_i_i_mid2_reg_395[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \p_1_rec_i_i_mid2_reg_395[8]_i_9 
       (.I0(\indvar_flatten_reg_159_reg_n_0_[9] ),
        .I1(indvar_flatten_next_reg_385_reg[9]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I3(bound_reg_376[9]),
        .I4(\p_1_rec_i_i_mid2_reg_395[8]_i_18_n_0 ),
        .I5(\p_1_rec_i_i_mid2_reg_395[8]_i_19_n_0 ),
        .O(\p_1_rec_i_i_mid2_reg_395[8]_i_9_n_0 ));
  FDRE \p_1_rec_i_i_mid2_reg_395_reg[0] 
       (.C(ap_clk),
        .CE(exitcond1_i_i8_reg_3900),
        .D(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[0]),
        .Q(p_1_rec_i_i_mid2_reg_395[0]),
        .R(\p_1_rec_i_i_mid2_reg_395[8]_i_1_n_0 ));
  FDRE \p_1_rec_i_i_mid2_reg_395_reg[1] 
       (.C(ap_clk),
        .CE(exitcond1_i_i8_reg_3900),
        .D(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[1]),
        .Q(p_1_rec_i_i_mid2_reg_395[1]),
        .R(\p_1_rec_i_i_mid2_reg_395[8]_i_1_n_0 ));
  FDRE \p_1_rec_i_i_mid2_reg_395_reg[2] 
       (.C(ap_clk),
        .CE(exitcond1_i_i8_reg_3900),
        .D(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[2]),
        .Q(p_1_rec_i_i_mid2_reg_395[2]),
        .R(\p_1_rec_i_i_mid2_reg_395[8]_i_1_n_0 ));
  FDRE \p_1_rec_i_i_mid2_reg_395_reg[3] 
       (.C(ap_clk),
        .CE(exitcond1_i_i8_reg_3900),
        .D(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[3]),
        .Q(p_1_rec_i_i_mid2_reg_395[3]),
        .R(\p_1_rec_i_i_mid2_reg_395[8]_i_1_n_0 ));
  FDRE \p_1_rec_i_i_mid2_reg_395_reg[4] 
       (.C(ap_clk),
        .CE(exitcond1_i_i8_reg_3900),
        .D(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[4]),
        .Q(p_1_rec_i_i_mid2_reg_395[4]),
        .R(\p_1_rec_i_i_mid2_reg_395[8]_i_1_n_0 ));
  FDRE \p_1_rec_i_i_mid2_reg_395_reg[5] 
       (.C(ap_clk),
        .CE(exitcond1_i_i8_reg_3900),
        .D(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[5]),
        .Q(p_1_rec_i_i_mid2_reg_395[5]),
        .R(\p_1_rec_i_i_mid2_reg_395[8]_i_1_n_0 ));
  FDRE \p_1_rec_i_i_mid2_reg_395_reg[6] 
       (.C(ap_clk),
        .CE(exitcond1_i_i8_reg_3900),
        .D(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[6]),
        .Q(p_1_rec_i_i_mid2_reg_395[6]),
        .R(\p_1_rec_i_i_mid2_reg_395[8]_i_1_n_0 ));
  FDRE \p_1_rec_i_i_mid2_reg_395_reg[7] 
       (.C(ap_clk),
        .CE(exitcond1_i_i8_reg_3900),
        .D(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[7]),
        .Q(p_1_rec_i_i_mid2_reg_395[7]),
        .R(\p_1_rec_i_i_mid2_reg_395[8]_i_1_n_0 ));
  FDRE \p_1_rec_i_i_mid2_reg_395_reg[8] 
       (.C(ap_clk),
        .CE(exitcond1_i_i8_reg_3900),
        .D(ap_phi_mux_p_1_rec_i_i_phi_fu_185_p4[8]),
        .Q(p_1_rec_i_i_mid2_reg_395[8]),
        .R(\p_1_rec_i_i_mid2_reg_395[8]_i_1_n_0 ));
  CARRY4 \p_1_rec_i_i_mid2_reg_395_reg[8]_i_4 
       (.CI(\p_1_rec_i_i_mid2_reg_395_reg[8]_i_5_n_0 ),
        .CO({\NLW_p_1_rec_i_i_mid2_reg_395_reg[8]_i_4_CO_UNCONNECTED [3],ap_condition_pp0_exit_iter0_state5,\p_1_rec_i_i_mid2_reg_395_reg[8]_i_4_n_2 ,\p_1_rec_i_i_mid2_reg_395_reg[8]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_p_1_rec_i_i_mid2_reg_395_reg[8]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\p_1_rec_i_i_mid2_reg_395[8]_i_6_n_0 ,\p_1_rec_i_i_mid2_reg_395[8]_i_7_n_0 ,\p_1_rec_i_i_mid2_reg_395[8]_i_8_n_0 }));
  CARRY4 \p_1_rec_i_i_mid2_reg_395_reg[8]_i_5 
       (.CI(1'b0),
        .CO({\p_1_rec_i_i_mid2_reg_395_reg[8]_i_5_n_0 ,\p_1_rec_i_i_mid2_reg_395_reg[8]_i_5_n_1 ,\p_1_rec_i_i_mid2_reg_395_reg[8]_i_5_n_2 ,\p_1_rec_i_i_mid2_reg_395_reg[8]_i_5_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_p_1_rec_i_i_mid2_reg_395_reg[8]_i_5_O_UNCONNECTED [3:0]),
        .S({\p_1_rec_i_i_mid2_reg_395[8]_i_9_n_0 ,\p_1_rec_i_i_mid2_reg_395[8]_i_10_n_0 ,\p_1_rec_i_i_mid2_reg_395[8]_i_11_n_0 ,\p_1_rec_i_i_mid2_reg_395[8]_i_12_n_0 }));
  FDRE \p_1_rec_i_i_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(c_reg_445[0]),
        .Q(p_1_rec_i_i_reg_181[0]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(c_reg_445[1]),
        .Q(p_1_rec_i_i_reg_181[1]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(c_reg_445[2]),
        .Q(p_1_rec_i_i_reg_181[2]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(c_reg_445[3]),
        .Q(p_1_rec_i_i_reg_181[3]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[4] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(c_reg_445[4]),
        .Q(p_1_rec_i_i_reg_181[4]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[5] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(c_reg_445[5]),
        .Q(p_1_rec_i_i_reg_181[5]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[6] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(c_reg_445[6]),
        .Q(p_1_rec_i_i_reg_181[6]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[7] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(c_reg_445[7]),
        .Q(p_1_rec_i_i_reg_181[7]),
        .R(indvar_flatten_reg_159));
  FDRE \p_1_rec_i_i_reg_181_reg[8] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(c_reg_445[8]),
        .Q(p_1_rec_i_i_reg_181[8]),
        .R(indvar_flatten_reg_159));
  LUT4 #(
    .INIT(16'h8000)) 
    \p_lshr_f_cast_loc_rea_reg_344[8]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(p_lshr_f_cast_loc_c_empty_n),
        .I2(Filter2D_U0_ap_start),
        .I3(col_packets_cast_loc_empty_n),
        .O(Loop_2_proc_U0_col_packets_cast_loc_read));
  FDRE \p_lshr_f_cast_loc_rea_reg_344_reg[0] 
       (.C(ap_clk),
        .CE(Loop_2_proc_U0_col_packets_cast_loc_read),
        .D(out[0]),
        .Q(p_lshr_f_cast_loc_rea_reg_344[0]),
        .R(1'b0));
  FDRE \p_lshr_f_cast_loc_rea_reg_344_reg[1] 
       (.C(ap_clk),
        .CE(Loop_2_proc_U0_col_packets_cast_loc_read),
        .D(out[1]),
        .Q(p_lshr_f_cast_loc_rea_reg_344[1]),
        .R(1'b0));
  FDRE \p_lshr_f_cast_loc_rea_reg_344_reg[2] 
       (.C(ap_clk),
        .CE(Loop_2_proc_U0_col_packets_cast_loc_read),
        .D(out[2]),
        .Q(p_lshr_f_cast_loc_rea_reg_344[2]),
        .R(1'b0));
  FDRE \p_lshr_f_cast_loc_rea_reg_344_reg[3] 
       (.C(ap_clk),
        .CE(Loop_2_proc_U0_col_packets_cast_loc_read),
        .D(out[3]),
        .Q(p_lshr_f_cast_loc_rea_reg_344[3]),
        .R(1'b0));
  FDRE \p_lshr_f_cast_loc_rea_reg_344_reg[4] 
       (.C(ap_clk),
        .CE(Loop_2_proc_U0_col_packets_cast_loc_read),
        .D(out[4]),
        .Q(p_lshr_f_cast_loc_rea_reg_344[4]),
        .R(1'b0));
  FDRE \p_lshr_f_cast_loc_rea_reg_344_reg[5] 
       (.C(ap_clk),
        .CE(Loop_2_proc_U0_col_packets_cast_loc_read),
        .D(out[5]),
        .Q(p_lshr_f_cast_loc_rea_reg_344[5]),
        .R(1'b0));
  FDRE \p_lshr_f_cast_loc_rea_reg_344_reg[6] 
       (.C(ap_clk),
        .CE(Loop_2_proc_U0_col_packets_cast_loc_read),
        .D(out[6]),
        .Q(p_lshr_f_cast_loc_rea_reg_344[6]),
        .R(1'b0));
  FDRE \p_lshr_f_cast_loc_rea_reg_344_reg[7] 
       (.C(ap_clk),
        .CE(Loop_2_proc_U0_col_packets_cast_loc_read),
        .D(out[7]),
        .Q(p_lshr_f_cast_loc_rea_reg_344[7]),
        .R(1'b0));
  FDRE \p_lshr_f_cast_loc_rea_reg_344_reg[8] 
       (.C(ap_clk),
        .CE(Loop_2_proc_U0_col_packets_cast_loc_read),
        .D(out[8]),
        .Q(p_lshr_f_cast_loc_rea_reg_344[8]),
        .R(1'b0));
  FDRE \r1_i_i_reg_170_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(tmp_79_mid2_v_reg_410[0]),
        .Q(r1_i_i_reg_170[0]),
        .R(indvar_flatten_reg_159));
  FDRE \r1_i_i_reg_170_reg[10] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(tmp_79_mid2_v_reg_410[10]),
        .Q(r1_i_i_reg_170[10]),
        .R(indvar_flatten_reg_159));
  FDRE \r1_i_i_reg_170_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(tmp_79_mid2_v_reg_410[1]),
        .Q(r1_i_i_reg_170[1]),
        .R(indvar_flatten_reg_159));
  FDRE \r1_i_i_reg_170_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(tmp_79_mid2_v_reg_410[2]),
        .Q(r1_i_i_reg_170[2]),
        .R(indvar_flatten_reg_159));
  FDRE \r1_i_i_reg_170_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(tmp_79_mid2_v_reg_410[3]),
        .Q(r1_i_i_reg_170[3]),
        .R(indvar_flatten_reg_159));
  FDRE \r1_i_i_reg_170_reg[4] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(tmp_79_mid2_v_reg_410[4]),
        .Q(r1_i_i_reg_170[4]),
        .R(indvar_flatten_reg_159));
  FDRE \r1_i_i_reg_170_reg[5] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(tmp_79_mid2_v_reg_410[5]),
        .Q(r1_i_i_reg_170[5]),
        .R(indvar_flatten_reg_159));
  FDRE \r1_i_i_reg_170_reg[6] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(tmp_79_mid2_v_reg_410[6]),
        .Q(r1_i_i_reg_170[6]),
        .R(indvar_flatten_reg_159));
  FDRE \r1_i_i_reg_170_reg[7] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(tmp_79_mid2_v_reg_410[7]),
        .Q(r1_i_i_reg_170[7]),
        .R(indvar_flatten_reg_159));
  FDRE \r1_i_i_reg_170_reg[8] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(tmp_79_mid2_v_reg_410[8]),
        .Q(r1_i_i_reg_170[8]),
        .R(indvar_flatten_reg_159));
  FDRE \r1_i_i_reg_170_reg[9] 
       (.C(ap_clk),
        .CE(\indvar_flatten_reg_159[19]_i_2_n_0 ),
        .D(tmp_79_mid2_v_reg_410[9]),
        .Q(r1_i_i_reg_170[9]),
        .R(indvar_flatten_reg_159));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_i_i_reg_371[0]_i_1 
       (.I0(col_packets_cast_loc_1_reg_339[0]),
        .O(tmp_27_i_i_fu_211_p2));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_i_i_reg_371[1]_i_1 
       (.I0(col_packets_cast_loc_1_reg_339[0]),
        .I1(col_packets_cast_loc_1_reg_339[1]),
        .O(\tmp_27_i_i_reg_371[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \tmp_27_i_i_reg_371[2]_i_1 
       (.I0(col_packets_cast_loc_1_reg_339[1]),
        .I1(col_packets_cast_loc_1_reg_339[0]),
        .I2(col_packets_cast_loc_1_reg_339[2]),
        .O(\tmp_27_i_i_reg_371[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \tmp_27_i_i_reg_371[3]_i_1 
       (.I0(col_packets_cast_loc_1_reg_339[2]),
        .I1(col_packets_cast_loc_1_reg_339[0]),
        .I2(col_packets_cast_loc_1_reg_339[1]),
        .I3(col_packets_cast_loc_1_reg_339[3]),
        .O(\tmp_27_i_i_reg_371[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \tmp_27_i_i_reg_371[4]_i_1 
       (.I0(col_packets_cast_loc_1_reg_339[3]),
        .I1(col_packets_cast_loc_1_reg_339[1]),
        .I2(col_packets_cast_loc_1_reg_339[0]),
        .I3(col_packets_cast_loc_1_reg_339[2]),
        .I4(col_packets_cast_loc_1_reg_339[4]),
        .O(\tmp_27_i_i_reg_371[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \tmp_27_i_i_reg_371[5]_i_1 
       (.I0(col_packets_cast_loc_1_reg_339[4]),
        .I1(col_packets_cast_loc_1_reg_339[2]),
        .I2(col_packets_cast_loc_1_reg_339[0]),
        .I3(col_packets_cast_loc_1_reg_339[1]),
        .I4(col_packets_cast_loc_1_reg_339[3]),
        .I5(col_packets_cast_loc_1_reg_339[5]),
        .O(\tmp_27_i_i_reg_371[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_27_i_i_reg_371[6]_i_1 
       (.I0(\tmp_27_i_i_reg_371[9]_inv_i_2_n_0 ),
        .I1(col_packets_cast_loc_1_reg_339[6]),
        .O(\tmp_27_i_i_reg_371[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \tmp_27_i_i_reg_371[7]_i_1 
       (.I0(col_packets_cast_loc_1_reg_339[6]),
        .I1(\tmp_27_i_i_reg_371[9]_inv_i_2_n_0 ),
        .I2(col_packets_cast_loc_1_reg_339[7]),
        .O(\tmp_27_i_i_reg_371[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \tmp_27_i_i_reg_371[8]_i_1 
       (.I0(col_packets_cast_loc_1_reg_339[7]),
        .I1(\tmp_27_i_i_reg_371[9]_inv_i_2_n_0 ),
        .I2(col_packets_cast_loc_1_reg_339[6]),
        .I3(col_packets_cast_loc_1_reg_339[8]),
        .O(\tmp_27_i_i_reg_371[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_27_i_i_reg_371[9]_inv_i_1 
       (.I0(col_packets_cast_loc_1_reg_339[7]),
        .I1(\tmp_27_i_i_reg_371[9]_inv_i_2_n_0 ),
        .I2(col_packets_cast_loc_1_reg_339[6]),
        .I3(col_packets_cast_loc_1_reg_339[8]),
        .O(\tmp_27_i_i_reg_371[9]_inv_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_27_i_i_reg_371[9]_inv_i_2 
       (.I0(col_packets_cast_loc_1_reg_339[4]),
        .I1(col_packets_cast_loc_1_reg_339[2]),
        .I2(col_packets_cast_loc_1_reg_339[0]),
        .I3(col_packets_cast_loc_1_reg_339[1]),
        .I4(col_packets_cast_loc_1_reg_339[3]),
        .I5(col_packets_cast_loc_1_reg_339[5]),
        .O(\tmp_27_i_i_reg_371[9]_inv_i_2_n_0 ));
  FDRE \tmp_27_i_i_reg_371_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_27_i_i_fu_211_p2),
        .Q(tmp_27_i_i_reg_371[0]),
        .R(1'b0));
  FDRE \tmp_27_i_i_reg_371_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_27_i_i_reg_371[1]_i_1_n_0 ),
        .Q(tmp_27_i_i_reg_371[1]),
        .R(1'b0));
  FDRE \tmp_27_i_i_reg_371_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_27_i_i_reg_371[2]_i_1_n_0 ),
        .Q(tmp_27_i_i_reg_371[2]),
        .R(1'b0));
  FDRE \tmp_27_i_i_reg_371_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_27_i_i_reg_371[3]_i_1_n_0 ),
        .Q(tmp_27_i_i_reg_371[3]),
        .R(1'b0));
  FDRE \tmp_27_i_i_reg_371_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_27_i_i_reg_371[4]_i_1_n_0 ),
        .Q(tmp_27_i_i_reg_371[4]),
        .R(1'b0));
  FDRE \tmp_27_i_i_reg_371_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_27_i_i_reg_371[5]_i_1_n_0 ),
        .Q(tmp_27_i_i_reg_371[5]),
        .R(1'b0));
  FDRE \tmp_27_i_i_reg_371_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_27_i_i_reg_371[6]_i_1_n_0 ),
        .Q(tmp_27_i_i_reg_371[6]),
        .R(1'b0));
  FDRE \tmp_27_i_i_reg_371_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_27_i_i_reg_371[7]_i_1_n_0 ),
        .Q(tmp_27_i_i_reg_371[7]),
        .R(1'b0));
  FDRE \tmp_27_i_i_reg_371_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_27_i_i_reg_371[8]_i_1_n_0 ),
        .Q(tmp_27_i_i_reg_371[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \tmp_27_i_i_reg_371_reg[9]_inv 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\tmp_27_i_i_reg_371[9]_inv_i_1_n_0 ),
        .Q(tmp_27_i_i_reg_371[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0200)) 
    \tmp_2_reg_425[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_block_pp0_stage1_11001),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(tmp_2_reg_4250));
  FDRE \tmp_2_reg_425_reg[0] 
       (.C(ap_clk),
        .CE(tmp_2_reg_4250),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [0]),
        .Q(p_Result_s_fu_323_p5[0]),
        .R(1'b0));
  FDRE \tmp_2_reg_425_reg[1] 
       (.C(ap_clk),
        .CE(tmp_2_reg_4250),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [1]),
        .Q(p_Result_s_fu_323_p5[1]),
        .R(1'b0));
  FDRE \tmp_2_reg_425_reg[2] 
       (.C(ap_clk),
        .CE(tmp_2_reg_4250),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [2]),
        .Q(p_Result_s_fu_323_p5[2]),
        .R(1'b0));
  FDRE \tmp_2_reg_425_reg[3] 
       (.C(ap_clk),
        .CE(tmp_2_reg_4250),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [3]),
        .Q(p_Result_s_fu_323_p5[3]),
        .R(1'b0));
  FDRE \tmp_2_reg_425_reg[4] 
       (.C(ap_clk),
        .CE(tmp_2_reg_4250),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [4]),
        .Q(p_Result_s_fu_323_p5[4]),
        .R(1'b0));
  FDRE \tmp_2_reg_425_reg[5] 
       (.C(ap_clk),
        .CE(tmp_2_reg_4250),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [5]),
        .Q(p_Result_s_fu_323_p5[5]),
        .R(1'b0));
  FDRE \tmp_2_reg_425_reg[6] 
       (.C(ap_clk),
        .CE(tmp_2_reg_4250),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [6]),
        .Q(p_Result_s_fu_323_p5[6]),
        .R(1'b0));
  FDRE \tmp_2_reg_425_reg[7] 
       (.C(ap_clk),
        .CE(tmp_2_reg_4250),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [7]),
        .Q(p_Result_s_fu_323_p5[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \tmp_3_reg_435[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(g_img_1_data_stream_s_empty_n),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .O(tmp_3_reg_4350));
  FDRE \tmp_3_reg_435_reg[0] 
       (.C(ap_clk),
        .CE(tmp_3_reg_4350),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [0]),
        .Q(p_Result_s_fu_323_p5[8]),
        .R(1'b0));
  FDRE \tmp_3_reg_435_reg[1] 
       (.C(ap_clk),
        .CE(tmp_3_reg_4350),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [1]),
        .Q(p_Result_s_fu_323_p5[9]),
        .R(1'b0));
  FDRE \tmp_3_reg_435_reg[2] 
       (.C(ap_clk),
        .CE(tmp_3_reg_4350),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [2]),
        .Q(p_Result_s_fu_323_p5[10]),
        .R(1'b0));
  FDRE \tmp_3_reg_435_reg[3] 
       (.C(ap_clk),
        .CE(tmp_3_reg_4350),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [3]),
        .Q(p_Result_s_fu_323_p5[11]),
        .R(1'b0));
  FDRE \tmp_3_reg_435_reg[4] 
       (.C(ap_clk),
        .CE(tmp_3_reg_4350),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [4]),
        .Q(p_Result_s_fu_323_p5[12]),
        .R(1'b0));
  FDRE \tmp_3_reg_435_reg[5] 
       (.C(ap_clk),
        .CE(tmp_3_reg_4350),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [5]),
        .Q(p_Result_s_fu_323_p5[13]),
        .R(1'b0));
  FDRE \tmp_3_reg_435_reg[6] 
       (.C(ap_clk),
        .CE(tmp_3_reg_4350),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [6]),
        .Q(p_Result_s_fu_323_p5[14]),
        .R(1'b0));
  FDRE \tmp_3_reg_435_reg[7] 
       (.C(ap_clk),
        .CE(tmp_3_reg_4350),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [7]),
        .Q(p_Result_s_fu_323_p5[15]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAC5353AC00000000)) 
    \tmp_43_i_i4_reg_405[0]_i_3 
       (.I0(tmp_79_mid2_v_reg_410[6]),
        .I1(r1_i_i_reg_170[6]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I3(\tmp_43_i_i4_reg_405_reg[0]_0 ),
        .I4(Q[6]),
        .I5(\tmp_43_i_i4_reg_405_reg[0]_1 ),
        .O(\tmp_43_i_i4_reg_405[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \tmp_43_i_i4_reg_405[0]_i_4 
       (.I0(ap_phi_mux_r1_i_i_phi_fu_174_p4[3]),
        .I1(\tmp_43_i_i4_reg_405_reg[0]_2 ),
        .I2(\tmp_43_i_i4_reg_405_reg[0]_3 ),
        .I3(ap_phi_mux_r1_i_i_phi_fu_174_p4[5]),
        .I4(\tmp_43_i_i4_reg_405_reg[0]_4 ),
        .I5(ap_phi_mux_r1_i_i_phi_fu_174_p4[4]),
        .O(\tmp_43_i_i4_reg_405[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4002100804800120)) 
    \tmp_43_i_i4_reg_405[0]_i_5 
       (.I0(\tmp_79_mid2_v_reg_410_reg[10]_0 [0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tmp_79_mid2_v_reg_410_reg[10]_0 [2]),
        .I5(\tmp_79_mid2_v_reg_410_reg[10]_0 [1]),
        .O(\tmp_43_i_i4_reg_405[0]_i_5_n_0 ));
  FDRE \tmp_43_i_i4_reg_405_reg[0] 
       (.C(ap_clk),
        .CE(exitcond1_i_i8_reg_3900),
        .D(tmp_43_i_i4_fu_252_p2),
        .Q(tmp_43_i_i4_reg_405),
        .R(1'b0));
  CARRY4 \tmp_43_i_i4_reg_405_reg[0]_i_1 
       (.CI(1'b0),
        .CO({tmp_43_i_i4_fu_252_p2,\tmp_43_i_i4_reg_405_reg[0]_i_1_n_1 ,\tmp_43_i_i4_reg_405_reg[0]_i_1_n_2 ,\tmp_43_i_i4_reg_405_reg[0]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_43_i_i4_reg_405_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_43_i_i4_reg_405_reg[0]_5 ,\tmp_43_i_i4_reg_405[0]_i_3_n_0 ,\tmp_43_i_i4_reg_405[0]_i_4_n_0 ,\tmp_43_i_i4_reg_405[0]_i_5_n_0 }));
  LUT6 #(
    .INIT(64'h6018180606818160)) 
    \tmp_43_i_i_mid1_reg_400[0]_i_2 
       (.I0(\tmp_79_mid2_v_reg_410[10]_i_5_n_0 ),
        .I1(\tmp_79_mid2_v_reg_410_reg[10]_0 [5]),
        .I2(\tmp_79_mid2_v_reg_410_reg[10]_0 [6]),
        .I3(Q[9]),
        .I4(\tmp_43_i_i_mid1_reg_400_reg[0]_0 ),
        .I5(Q[10]),
        .O(S));
  LUT6 #(
    .INIT(64'h6018180606818160)) 
    \tmp_43_i_i_mid1_reg_400[0]_i_7 
       (.I0(\tmp_79_mid2_v_reg_410[9]_i_8_n_0 ),
        .I1(ap_phi_mux_r1_i_i_phi_fu_174_p4[4]),
        .I2(ap_phi_mux_r1_i_i_phi_fu_174_p4[5]),
        .I3(Q[4]),
        .I4(\tmp_43_i_i_mid1_reg_400[0]_i_4 ),
        .I5(Q[5]),
        .O(\int_rows_reg[4] ));
  FDRE \tmp_43_i_i_mid1_reg_400_reg[0] 
       (.C(ap_clk),
        .CE(exitcond1_i_i8_reg_3900),
        .D(CO),
        .Q(tmp_43_i_i_mid1_reg_400),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FF20DF00)) 
    \tmp_55_i_i_reg_420[0]_i_10 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(p_1_rec_i_i_reg_181[4]),
        .I4(c_reg_445[4]),
        .I5(p_0_in),
        .O(p_1_rec_i_i_mid2_fu_233_p3[4]));
  LUT6 #(
    .INIT(64'h00000000FF20DF00)) 
    \tmp_55_i_i_reg_420[0]_i_11 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(p_1_rec_i_i_reg_181[0]),
        .I4(c_reg_445[0]),
        .I5(p_0_in),
        .O(p_1_rec_i_i_mid2_fu_233_p3[0]));
  LUT6 #(
    .INIT(64'h00000000FF20DF00)) 
    \tmp_55_i_i_reg_420[0]_i_12 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(p_1_rec_i_i_reg_181[2]),
        .I4(c_reg_445[2]),
        .I5(p_0_in),
        .O(p_1_rec_i_i_mid2_fu_233_p3[2]));
  LUT6 #(
    .INIT(64'h00000000FF20DF00)) 
    \tmp_55_i_i_reg_420[0]_i_13 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(p_1_rec_i_i_reg_181[1]),
        .I4(c_reg_445[1]),
        .I5(p_0_in),
        .O(p_1_rec_i_i_mid2_fu_233_p3[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_55_i_i_reg_420[0]_i_2 
       (.I0(p_1_rec_i_i_mid2_fu_233_p3[6]),
        .I1(tmp_27_i_i_reg_371[6]),
        .I2(tmp_27_i_i_reg_371[8]),
        .I3(p_1_rec_i_i_mid2_fu_233_p3[8]),
        .I4(tmp_27_i_i_reg_371[7]),
        .I5(p_1_rec_i_i_mid2_fu_233_p3[7]),
        .O(\tmp_55_i_i_reg_420[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_55_i_i_reg_420[0]_i_3 
       (.I0(p_1_rec_i_i_mid2_fu_233_p3[3]),
        .I1(tmp_27_i_i_reg_371[3]),
        .I2(tmp_27_i_i_reg_371[5]),
        .I3(p_1_rec_i_i_mid2_fu_233_p3[5]),
        .I4(tmp_27_i_i_reg_371[4]),
        .I5(p_1_rec_i_i_mid2_fu_233_p3[4]),
        .O(\tmp_55_i_i_reg_420[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \tmp_55_i_i_reg_420[0]_i_4 
       (.I0(p_1_rec_i_i_mid2_fu_233_p3[0]),
        .I1(tmp_27_i_i_reg_371[0]),
        .I2(tmp_27_i_i_reg_371[2]),
        .I3(p_1_rec_i_i_mid2_fu_233_p3[2]),
        .I4(tmp_27_i_i_reg_371[1]),
        .I5(p_1_rec_i_i_mid2_fu_233_p3[1]),
        .O(\tmp_55_i_i_reg_420[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF20DF00)) 
    \tmp_55_i_i_reg_420[0]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(p_1_rec_i_i_reg_181[6]),
        .I4(c_reg_445[6]),
        .I5(p_0_in),
        .O(p_1_rec_i_i_mid2_fu_233_p3[6]));
  LUT6 #(
    .INIT(64'h00000000FF20DF00)) 
    \tmp_55_i_i_reg_420[0]_i_6 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(p_1_rec_i_i_reg_181[8]),
        .I4(c_reg_445[8]),
        .I5(p_0_in),
        .O(p_1_rec_i_i_mid2_fu_233_p3[8]));
  LUT6 #(
    .INIT(64'h00000000FF20DF00)) 
    \tmp_55_i_i_reg_420[0]_i_7 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(p_1_rec_i_i_reg_181[7]),
        .I4(c_reg_445[7]),
        .I5(p_0_in),
        .O(p_1_rec_i_i_mid2_fu_233_p3[7]));
  LUT6 #(
    .INIT(64'h00000000FF20DF00)) 
    \tmp_55_i_i_reg_420[0]_i_8 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(p_1_rec_i_i_reg_181[3]),
        .I4(c_reg_445[3]),
        .I5(p_0_in),
        .O(p_1_rec_i_i_mid2_fu_233_p3[3]));
  LUT6 #(
    .INIT(64'h00000000FF20DF00)) 
    \tmp_55_i_i_reg_420[0]_i_9 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(p_1_rec_i_i_reg_181[5]),
        .I4(c_reg_445[5]),
        .I5(p_0_in),
        .O(p_1_rec_i_i_mid2_fu_233_p3[5]));
  FDRE \tmp_55_i_i_reg_420_reg[0] 
       (.C(ap_clk),
        .CE(exitcond1_i_i8_reg_3900),
        .D(tmp_55_i_i_fu_303_p2),
        .Q(tmp_55_i_i_reg_420),
        .R(1'b0));
  CARRY4 \tmp_55_i_i_reg_420_reg[0]_i_1 
       (.CI(1'b0),
        .CO({tmp_55_i_i_fu_303_p2,\tmp_55_i_i_reg_420_reg[0]_i_1_n_1 ,\tmp_55_i_i_reg_420_reg[0]_i_1_n_2 ,\tmp_55_i_i_reg_420_reg[0]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_55_i_i_reg_420_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({tmp_27_i_i_reg_371[9],\tmp_55_i_i_reg_420[0]_i_2_n_0 ,\tmp_55_i_i_reg_420[0]_i_3_n_0 ,\tmp_55_i_i_reg_420[0]_i_4_n_0 }));
  LUT4 #(
    .INIT(16'h0080)) 
    \tmp_5_reg_440[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(g_img_1_data_stream_s_empty_n),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .O(c_reg_4450));
  FDRE \tmp_5_reg_440_reg[0] 
       (.C(ap_clk),
        .CE(c_reg_4450),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [0]),
        .Q(p_Result_s_fu_323_p5[16]),
        .R(1'b0));
  FDRE \tmp_5_reg_440_reg[1] 
       (.C(ap_clk),
        .CE(c_reg_4450),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [1]),
        .Q(p_Result_s_fu_323_p5[17]),
        .R(1'b0));
  FDRE \tmp_5_reg_440_reg[2] 
       (.C(ap_clk),
        .CE(c_reg_4450),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [2]),
        .Q(p_Result_s_fu_323_p5[18]),
        .R(1'b0));
  FDRE \tmp_5_reg_440_reg[3] 
       (.C(ap_clk),
        .CE(c_reg_4450),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [3]),
        .Q(p_Result_s_fu_323_p5[19]),
        .R(1'b0));
  FDRE \tmp_5_reg_440_reg[4] 
       (.C(ap_clk),
        .CE(c_reg_4450),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [4]),
        .Q(p_Result_s_fu_323_p5[20]),
        .R(1'b0));
  FDRE \tmp_5_reg_440_reg[5] 
       (.C(ap_clk),
        .CE(c_reg_4450),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [5]),
        .Q(p_Result_s_fu_323_p5[21]),
        .R(1'b0));
  FDRE \tmp_5_reg_440_reg[6] 
       (.C(ap_clk),
        .CE(c_reg_4450),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [6]),
        .Q(p_Result_s_fu_323_p5[22]),
        .R(1'b0));
  FDRE \tmp_5_reg_440_reg[7] 
       (.C(ap_clk),
        .CE(c_reg_4450),
        .D(\out_stream_data_V_1_payload_A_reg[31]_0 [7]),
        .Q(p_Result_s_fu_323_p5[23]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h3533CACC)) 
    \tmp_79_mid2_v_reg_410[0]_i_1 
       (.I0(tmp_79_mid2_v_reg_410[0]),
        .I1(r1_i_i_reg_170[0]),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(p_0_in),
        .O(tmp_1_fu_265_p1[0]));
  LUT4 #(
    .INIT(16'h0008)) 
    \tmp_79_mid2_v_reg_410[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state5),
        .I3(ap_block_pp0_stage0_11001),
        .O(tmp_79_mid2_v_reg_4100));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp_79_mid2_v_reg_410[10]_i_2 
       (.I0(r3_fu_241_p2[10]),
        .I1(tmp_79_mid2_v_reg_410[10]),
        .I2(r1_i_i_reg_170[10]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I4(p_0_in),
        .O(tmp_1_fu_265_p1[10]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \tmp_79_mid2_v_reg_410[10]_i_3 
       (.I0(\tmp_79_mid2_v_reg_410[10]_i_5_n_0 ),
        .I1(tmp_79_mid2_v_reg_410[9]),
        .I2(r1_i_i_reg_170[9]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I4(r1_i_i_reg_170[10]),
        .I5(tmp_79_mid2_v_reg_410[10]),
        .O(r3_fu_241_p2[10]));
  LUT3 #(
    .INIT(8'h20)) 
    \tmp_79_mid2_v_reg_410[10]_i_4 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_indvar_flatten_phi_fu_163_p41));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \tmp_79_mid2_v_reg_410[10]_i_5 
       (.I0(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I1(r1_i_i_reg_170[8]),
        .I2(tmp_79_mid2_v_reg_410[8]),
        .I3(ap_phi_mux_r1_i_i_phi_fu_174_p4[6]),
        .I4(\tmp_79_mid2_v_reg_410[9]_i_4_n_0 ),
        .I5(\tmp_79_mid2_v_reg_410_reg[10]_0 [3]),
        .O(\tmp_79_mid2_v_reg_410[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3C3C55AAF0F0FF00)) 
    \tmp_79_mid2_v_reg_410[1]_i_1 
       (.I0(r1_i_i_reg_170[0]),
        .I1(tmp_79_mid2_v_reg_410[0]),
        .I2(tmp_79_mid2_v_reg_410[1]),
        .I3(r1_i_i_reg_170[1]),
        .I4(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I5(p_0_in),
        .O(tmp_1_fu_265_p1[1]));
  LUT6 #(
    .INIT(64'h775F88A0FFFF0000)) 
    \tmp_79_mid2_v_reg_410[2]_i_1 
       (.I0(\tmp_79_mid2_v_reg_410_reg[10]_0 [0]),
        .I1(tmp_79_mid2_v_reg_410[1]),
        .I2(r1_i_i_reg_170[1]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I4(\tmp_79_mid2_v_reg_410_reg[10]_0 [2]),
        .I5(p_0_in),
        .O(tmp_1_fu_265_p1[2]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \tmp_79_mid2_v_reg_410[2]_i_2 
       (.I0(tmp_79_mid2_v_reg_410[0]),
        .I1(r1_i_i_reg_170[0]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\tmp_79_mid2_v_reg_410_reg[10]_0 [0]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \tmp_79_mid2_v_reg_410[2]_i_3 
       (.I0(tmp_79_mid2_v_reg_410[2]),
        .I1(r1_i_i_reg_170[2]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\tmp_79_mid2_v_reg_410_reg[10]_0 [2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp_79_mid2_v_reg_410[3]_i_1 
       (.I0(\tmp_79_mid2_v_reg_410_reg[7]_0 [0]),
        .I1(tmp_79_mid2_v_reg_410[3]),
        .I2(r1_i_i_reg_170[3]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I4(p_0_in),
        .O(tmp_1_fu_265_p1[3]));
  LUT6 #(
    .INIT(64'h7F7F77FF80808800)) 
    \tmp_79_mid2_v_reg_410[3]_i_2 
       (.I0(\tmp_79_mid2_v_reg_410_reg[10]_0 [1]),
        .I1(\tmp_79_mid2_v_reg_410_reg[10]_0 [0]),
        .I2(tmp_79_mid2_v_reg_410[2]),
        .I3(r1_i_i_reg_170[2]),
        .I4(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I5(ap_phi_mux_r1_i_i_phi_fu_174_p4[3]),
        .O(\tmp_79_mid2_v_reg_410_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp_79_mid2_v_reg_410[4]_i_1 
       (.I0(r3_fu_241_p2[4]),
        .I1(tmp_79_mid2_v_reg_410[4]),
        .I2(r1_i_i_reg_170[4]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I4(p_0_in),
        .O(tmp_1_fu_265_p1[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp_79_mid2_v_reg_410[4]_i_2 
       (.I0(\tmp_79_mid2_v_reg_410_reg[10]_0 [2]),
        .I1(\tmp_79_mid2_v_reg_410_reg[10]_0 [0]),
        .I2(\tmp_79_mid2_v_reg_410_reg[10]_0 [1]),
        .I3(ap_phi_mux_r1_i_i_phi_fu_174_p4[3]),
        .I4(ap_phi_mux_r1_i_i_phi_fu_174_p4[4]),
        .O(r3_fu_241_p2[4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp_79_mid2_v_reg_410[5]_i_1 
       (.I0(r3_fu_241_p2[5]),
        .I1(tmp_79_mid2_v_reg_410[5]),
        .I2(r1_i_i_reg_170[5]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I4(p_0_in),
        .O(tmp_1_fu_265_p1[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tmp_79_mid2_v_reg_410[5]_i_2 
       (.I0(ap_phi_mux_r1_i_i_phi_fu_174_p4[3]),
        .I1(\tmp_79_mid2_v_reg_410_reg[10]_0 [1]),
        .I2(\tmp_79_mid2_v_reg_410_reg[10]_0 [0]),
        .I3(\tmp_79_mid2_v_reg_410_reg[10]_0 [2]),
        .I4(ap_phi_mux_r1_i_i_phi_fu_174_p4[4]),
        .I5(ap_phi_mux_r1_i_i_phi_fu_174_p4[5]),
        .O(r3_fu_241_p2[5]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \tmp_79_mid2_v_reg_410[5]_i_3 
       (.I0(tmp_79_mid2_v_reg_410[3]),
        .I1(r1_i_i_reg_170[3]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_r1_i_i_phi_fu_174_p4[3]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \tmp_79_mid2_v_reg_410[5]_i_4 
       (.I0(tmp_79_mid2_v_reg_410[1]),
        .I1(r1_i_i_reg_170[1]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\tmp_79_mid2_v_reg_410_reg[10]_0 [1]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \tmp_79_mid2_v_reg_410[5]_i_5 
       (.I0(tmp_79_mid2_v_reg_410[4]),
        .I1(r1_i_i_reg_170[4]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_r1_i_i_phi_fu_174_p4[4]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \tmp_79_mid2_v_reg_410[5]_i_6 
       (.I0(tmp_79_mid2_v_reg_410[5]),
        .I1(r1_i_i_reg_170[5]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_r1_i_i_phi_fu_174_p4[5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp_79_mid2_v_reg_410[6]_i_1 
       (.I0(\tmp_79_mid2_v_reg_410_reg[7]_0 [1]),
        .I1(tmp_79_mid2_v_reg_410[6]),
        .I2(r1_i_i_reg_170[6]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I4(p_0_in),
        .O(tmp_1_fu_265_p1[6]));
  LUT6 #(
    .INIT(64'h5555A6AA5955AAAA)) 
    \tmp_79_mid2_v_reg_410[6]_i_2 
       (.I0(\tmp_79_mid2_v_reg_410[9]_i_4_n_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(r1_i_i_reg_170[6]),
        .I5(tmp_79_mid2_v_reg_410[6]),
        .O(\tmp_79_mid2_v_reg_410_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp_79_mid2_v_reg_410[7]_i_1 
       (.I0(\tmp_79_mid2_v_reg_410_reg[7]_0 [2]),
        .I1(tmp_79_mid2_v_reg_410[7]),
        .I2(r1_i_i_reg_170[7]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I4(p_0_in),
        .O(tmp_1_fu_265_p1[7]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \tmp_79_mid2_v_reg_410[7]_i_2 
       (.I0(\tmp_79_mid2_v_reg_410[9]_i_4_n_0 ),
        .I1(tmp_79_mid2_v_reg_410[6]),
        .I2(r1_i_i_reg_170[6]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I4(r1_i_i_reg_170[7]),
        .I5(tmp_79_mid2_v_reg_410[7]),
        .O(\tmp_79_mid2_v_reg_410_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp_79_mid2_v_reg_410[8]_i_1 
       (.I0(\tmp_79_mid2_v_reg_410_reg[7]_0 [3]),
        .I1(tmp_79_mid2_v_reg_410[8]),
        .I2(r1_i_i_reg_170[8]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I4(p_0_in),
        .O(tmp_1_fu_265_p1[8]));
  LUT6 #(
    .INIT(64'h7F7F77FF80808800)) 
    \tmp_79_mid2_v_reg_410[8]_i_2 
       (.I0(ap_phi_mux_r1_i_i_phi_fu_174_p4[6]),
        .I1(\tmp_79_mid2_v_reg_410[9]_i_4_n_0 ),
        .I2(tmp_79_mid2_v_reg_410[7]),
        .I3(r1_i_i_reg_170[7]),
        .I4(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I5(\tmp_79_mid2_v_reg_410_reg[10]_0 [4]),
        .O(\tmp_79_mid2_v_reg_410_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \tmp_79_mid2_v_reg_410[9]_i_1 
       (.I0(r3_fu_241_p2[9]),
        .I1(tmp_79_mid2_v_reg_410[9]),
        .I2(r1_i_i_reg_170[9]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I4(p_0_in),
        .O(tmp_1_fu_265_p1[9]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp_79_mid2_v_reg_410[9]_i_2 
       (.I0(\tmp_79_mid2_v_reg_410_reg[10]_0 [3]),
        .I1(\tmp_79_mid2_v_reg_410[9]_i_4_n_0 ),
        .I2(ap_phi_mux_r1_i_i_phi_fu_174_p4[6]),
        .I3(\tmp_79_mid2_v_reg_410_reg[10]_0 [4]),
        .I4(\tmp_79_mid2_v_reg_410_reg[10]_0 [5]),
        .O(r3_fu_241_p2[9]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \tmp_79_mid2_v_reg_410[9]_i_3 
       (.I0(tmp_79_mid2_v_reg_410[7]),
        .I1(r1_i_i_reg_170[7]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\tmp_79_mid2_v_reg_410_reg[10]_0 [3]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \tmp_79_mid2_v_reg_410[9]_i_4 
       (.I0(r1_i_i_reg_170[5]),
        .I1(tmp_79_mid2_v_reg_410[5]),
        .I2(\tmp_79_mid2_v_reg_410[9]_i_8_n_0 ),
        .I3(tmp_79_mid2_v_reg_410[4]),
        .I4(r1_i_i_reg_170[4]),
        .I5(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .O(\tmp_79_mid2_v_reg_410[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \tmp_79_mid2_v_reg_410[9]_i_5 
       (.I0(tmp_79_mid2_v_reg_410[6]),
        .I1(r1_i_i_reg_170[6]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_phi_mux_r1_i_i_phi_fu_174_p4[6]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \tmp_79_mid2_v_reg_410[9]_i_6 
       (.I0(tmp_79_mid2_v_reg_410[8]),
        .I1(r1_i_i_reg_170[8]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\tmp_79_mid2_v_reg_410_reg[10]_0 [4]));
  LUT5 #(
    .INIT(32'hCCACCCCC)) 
    \tmp_79_mid2_v_reg_410[9]_i_7 
       (.I0(tmp_79_mid2_v_reg_410[9]),
        .I1(r1_i_i_reg_170[9]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_flatten_reg_381_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\tmp_79_mid2_v_reg_410_reg[10]_0 [5]));
  LUT6 #(
    .INIT(64'hE400000000000000)) 
    \tmp_79_mid2_v_reg_410[9]_i_8 
       (.I0(ap_phi_mux_indvar_flatten_phi_fu_163_p41),
        .I1(r1_i_i_reg_170[3]),
        .I2(tmp_79_mid2_v_reg_410[3]),
        .I3(\tmp_79_mid2_v_reg_410_reg[10]_0 [1]),
        .I4(\tmp_79_mid2_v_reg_410_reg[10]_0 [0]),
        .I5(\tmp_79_mid2_v_reg_410_reg[10]_0 [2]),
        .O(\tmp_79_mid2_v_reg_410[9]_i_8_n_0 ));
  FDRE \tmp_79_mid2_v_reg_410_reg[0] 
       (.C(ap_clk),
        .CE(tmp_79_mid2_v_reg_4100),
        .D(tmp_1_fu_265_p1[0]),
        .Q(tmp_79_mid2_v_reg_410[0]),
        .R(1'b0));
  FDRE \tmp_79_mid2_v_reg_410_reg[10] 
       (.C(ap_clk),
        .CE(tmp_79_mid2_v_reg_4100),
        .D(tmp_1_fu_265_p1[10]),
        .Q(tmp_79_mid2_v_reg_410[10]),
        .R(1'b0));
  FDRE \tmp_79_mid2_v_reg_410_reg[1] 
       (.C(ap_clk),
        .CE(tmp_79_mid2_v_reg_4100),
        .D(tmp_1_fu_265_p1[1]),
        .Q(tmp_79_mid2_v_reg_410[1]),
        .R(1'b0));
  FDRE \tmp_79_mid2_v_reg_410_reg[2] 
       (.C(ap_clk),
        .CE(tmp_79_mid2_v_reg_4100),
        .D(tmp_1_fu_265_p1[2]),
        .Q(tmp_79_mid2_v_reg_410[2]),
        .R(1'b0));
  FDRE \tmp_79_mid2_v_reg_410_reg[3] 
       (.C(ap_clk),
        .CE(tmp_79_mid2_v_reg_4100),
        .D(tmp_1_fu_265_p1[3]),
        .Q(tmp_79_mid2_v_reg_410[3]),
        .R(1'b0));
  FDRE \tmp_79_mid2_v_reg_410_reg[4] 
       (.C(ap_clk),
        .CE(tmp_79_mid2_v_reg_4100),
        .D(tmp_1_fu_265_p1[4]),
        .Q(tmp_79_mid2_v_reg_410[4]),
        .R(1'b0));
  FDRE \tmp_79_mid2_v_reg_410_reg[5] 
       (.C(ap_clk),
        .CE(tmp_79_mid2_v_reg_4100),
        .D(tmp_1_fu_265_p1[5]),
        .Q(tmp_79_mid2_v_reg_410[5]),
        .R(1'b0));
  FDRE \tmp_79_mid2_v_reg_410_reg[6] 
       (.C(ap_clk),
        .CE(tmp_79_mid2_v_reg_4100),
        .D(tmp_1_fu_265_p1[6]),
        .Q(tmp_79_mid2_v_reg_410[6]),
        .R(1'b0));
  FDRE \tmp_79_mid2_v_reg_410_reg[7] 
       (.C(ap_clk),
        .CE(tmp_79_mid2_v_reg_4100),
        .D(tmp_1_fu_265_p1[7]),
        .Q(tmp_79_mid2_v_reg_410[7]),
        .R(1'b0));
  FDRE \tmp_79_mid2_v_reg_410_reg[8] 
       (.C(ap_clk),
        .CE(tmp_79_mid2_v_reg_4100),
        .D(tmp_1_fu_265_p1[8]),
        .Q(tmp_79_mid2_v_reg_410[8]),
        .R(1'b0));
  FDRE \tmp_79_mid2_v_reg_410_reg[9] 
       (.C(ap_clk),
        .CE(tmp_79_mid2_v_reg_4100),
        .D(tmp_1_fu_265_p1[9]),
        .Q(tmp_79_mid2_v_reg_410[9]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "base_filter2D_hls_5_0_0,filter2D_hls_5,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "filter2D_hls_5,Vivado 2020.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CONTROL_BUS_AWADDR,
    s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_WREADY,
    s_axi_CONTROL_BUS_BRESP,
    s_axi_CONTROL_BUS_BVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_ARREADY,
    s_axi_CONTROL_BUS_RDATA,
    s_axi_CONTROL_BUS_RRESP,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    AXI_LITE_clk,
    ap_rst_n_AXI_LITE_clk,
    in_stream_TVALID,
    in_stream_TREADY,
    in_stream_TDATA,
    in_stream_TUSER,
    in_stream_TLAST,
    out_stream_TVALID,
    out_stream_TREADY,
    out_stream_TDATA,
    out_stream_TUSER,
    out_stream_TLAST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWADDR" *) input [6:0]s_axi_CONTROL_BUS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWVALID" *) input s_axi_CONTROL_BUS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWREADY" *) output s_axi_CONTROL_BUS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WDATA" *) input [31:0]s_axi_CONTROL_BUS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WSTRB" *) input [3:0]s_axi_CONTROL_BUS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WVALID" *) input s_axi_CONTROL_BUS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WREADY" *) output s_axi_CONTROL_BUS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BRESP" *) output [1:0]s_axi_CONTROL_BUS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BVALID" *) output s_axi_CONTROL_BUS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BREADY" *) input s_axi_CONTROL_BUS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARADDR" *) input [6:0]s_axi_CONTROL_BUS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARVALID" *) input s_axi_CONTROL_BUS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARREADY" *) output s_axi_CONTROL_BUS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RDATA" *) output [31:0]s_axi_CONTROL_BUS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RRESP" *) output [1:0]s_axi_CONTROL_BUS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RVALID" *) output s_axi_CONTROL_BUS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CONTROL_BUS, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CONTROL_BUS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in_stream:out_stream, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 AXI_LITE_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME AXI_LITE_clk, ASSOCIATED_BUSIF s_axi_CONTROL_BUS, ASSOCIATED_RESET ap_rst_n_AXI_LITE_clk, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, INSERT_VIP 0" *) input AXI_LITE_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n_AXI_LITE_clk RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n_AXI_LITE_clk, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0" *) input ap_rst_n_AXI_LITE_clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_stream TVALID" *) input in_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_stream TREADY" *) output in_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_stream TDATA" *) input [31:0]in_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_stream TUSER" *) input [0:0]in_stream_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_stream TLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_stream, TDATA_NUM_BYTES 4, TUSER_WIDTH 1, LAYERED_METADATA undef, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, INSERT_VIP 0" *) input [0:0]in_stream_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_stream TVALID" *) output out_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_stream TREADY" *) input out_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_stream TDATA" *) output [31:0]out_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_stream TUSER" *) output [0:0]out_stream_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_stream TLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_stream, TDATA_NUM_BYTES 4, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, INSERT_VIP 0" *) output [0:0]out_stream_TLAST;

  wire AXI_LITE_clk;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_AXI_LITE_clk;
  wire [31:0]in_stream_TDATA;
  wire [0:0]in_stream_TLAST;
  wire in_stream_TREADY;
  wire [0:0]in_stream_TUSER;
  wire in_stream_TVALID;
  wire interrupt;
  wire [31:0]out_stream_TDATA;
  wire [0:0]out_stream_TLAST;
  wire out_stream_TREADY;
  wire [0:0]out_stream_TUSER;
  wire out_stream_TVALID;
  wire [6:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [6:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire [1:0]s_axi_CONTROL_BUS_BRESP;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire [1:0]s_axi_CONTROL_BUS_RRESP;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;

  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_BUS_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_CONTROL_BUS_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_5 inst
       (.AXI_LITE_clk(AXI_LITE_clk),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_AXI_LITE_clk(ap_rst_n_AXI_LITE_clk),
        .in_stream_TDATA(in_stream_TDATA),
        .in_stream_TLAST(in_stream_TLAST),
        .in_stream_TREADY(in_stream_TREADY),
        .in_stream_TUSER(in_stream_TUSER),
        .in_stream_TVALID(in_stream_TVALID),
        .interrupt(interrupt),
        .out_stream_TDATA(out_stream_TDATA),
        .out_stream_TLAST(out_stream_TLAST),
        .out_stream_TREADY(out_stream_TREADY),
        .out_stream_TUSER(out_stream_TUSER),
        .out_stream_TVALID(out_stream_TVALID),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR),
        .s_axi_CONTROL_BUS_ARREADY(s_axi_CONTROL_BUS_ARREADY),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_AWADDR(s_axi_CONTROL_BUS_AWADDR),
        .s_axi_CONTROL_BUS_AWREADY(s_axi_CONTROL_BUS_AWREADY),
        .s_axi_CONTROL_BUS_AWVALID(s_axi_CONTROL_BUS_AWVALID),
        .s_axi_CONTROL_BUS_BREADY(s_axi_CONTROL_BUS_BREADY),
        .s_axi_CONTROL_BUS_BRESP(s_axi_CONTROL_BUS_BRESP),
        .s_axi_CONTROL_BUS_BVALID(s_axi_CONTROL_BUS_BVALID),
        .s_axi_CONTROL_BUS_RDATA(s_axi_CONTROL_BUS_RDATA),
        .s_axi_CONTROL_BUS_RREADY(s_axi_CONTROL_BUS_RREADY),
        .s_axi_CONTROL_BUS_RRESP(s_axi_CONTROL_BUS_RRESP),
        .s_axi_CONTROL_BUS_RVALID(s_axi_CONTROL_BUS_RVALID),
        .s_axi_CONTROL_BUS_WDATA(s_axi_CONTROL_BUS_WDATA),
        .s_axi_CONTROL_BUS_WREADY(s_axi_CONTROL_BUS_WREADY),
        .s_axi_CONTROL_BUS_WSTRB(s_axi_CONTROL_BUS_WSTRB),
        .s_axi_CONTROL_BUS_WVALID(s_axi_CONTROL_BUS_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w20_d2_A
   (Block_Mat_exit212359_U0_ap_continue,
    packets_cast_loc_cha_empty_n,
    out,
    ap_clk,
    internal_empty_n_reg_0,
    ap_rst_n,
    ap_ready,
    ap_done_reg,
    \mOutPtr_reg[0]_0 ,
    shiftReg_ce,
    in,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv);
  output Block_Mat_exit212359_U0_ap_continue;
  output packets_cast_loc_cha_empty_n;
  output [19:0]out;
  input ap_clk;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input ap_ready;
  input ap_done_reg;
  input \mOutPtr_reg[0]_0 ;
  input shiftReg_ce;
  input [19:0]in;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;

  wire Block_Mat_exit212359_U0_ap_continue;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [19:0]in;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__3_n_0;
  wire internal_full_n_i_2__27_n_0;
  wire internal_full_n_i_3__3_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire [19:0]out;
  wire packets_cast_loc_cha_empty_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w20_d2_A_shiftReg U_fifo_w20_d2_A_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h8888888888888808)) 
    internal_empty_n_i_1__3
       (.I0(internal_empty_n_reg_0),
        .I1(ap_rst_n),
        .I2(mOutPtr110_out),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h00088888)) 
    internal_empty_n_i_3
       (.I0(ap_ready),
        .I1(packets_cast_loc_cha_empty_n),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(Block_Mat_exit212359_U0_ap_continue),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(packets_cast_loc_cha_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n_i_2__27_n_0),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[0]),
        .I4(Block_Mat_exit212359_U0_ap_continue),
        .I5(internal_full_n_i_3__3_n_0),
        .O(internal_full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h70707000)) 
    internal_full_n_i_2__27
       (.I0(packets_cast_loc_cha_empty_n),
        .I1(ap_ready),
        .I2(Block_Mat_exit212359_U0_ap_continue),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(ap_done_reg),
        .O(internal_full_n_i_2__27_n_0));
  LUT6 #(
    .INIT(64'h57000000FFFFFFFF)) 
    internal_full_n_i_3__3
       (.I0(Block_Mat_exit212359_U0_ap_continue),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_done_reg),
        .I3(packets_cast_loc_cha_empty_n),
        .I4(ap_ready),
        .I5(ap_rst_n),
        .O(internal_full_n_i_3__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(Block_Mat_exit212359_U0_ap_continue),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8787877778787888)) 
    \mOutPtr[0]_i_1 
       (.I0(packets_cast_loc_cha_empty_n),
        .I1(ap_ready),
        .I2(Block_Mat_exit212359_U0_ap_continue),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(ap_done_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_ready),
        .I3(packets_cast_loc_cha_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(ap_ready),
        .I4(packets_cast_loc_cha_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w20_d2_A_shiftReg
   (out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [19:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [19:0]in;
  input ap_clk;

  wire ap_clk;
  wire [19:0]in;
  wire [2:0]mOutPtr;
  wire [19:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A
   (g_img_0_data_stream_s_full_n,
    g_img_0_data_stream_s_empty_n,
    \SRL_SIG_reg[1][7] ,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    Filter2D_U0_p_src_data_stream_V_read,
    ap_rst_n_inv,
    E,
    D);
  output g_img_0_data_stream_s_full_n;
  output g_img_0_data_stream_s_empty_n;
  output [7:0]\SRL_SIG_reg[1][7] ;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[0]_0 ;
  input Filter2D_U0_p_src_data_stream_V_read;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire Filter2D_U0_p_src_data_stream_V_read;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire g_img_0_data_stream_s_empty_n;
  wire g_img_0_data_stream_s_full_n;
  wire internal_empty_n_i_1_n_0;
  wire internal_full_n_i_1_n_0;
  wire internal_full_n_i_2__28_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_50 U_fifo_w8_d1_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .\reg_961_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\reg_961_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(g_img_0_data_stream_s_empty_n),
        .I3(Filter2D_U0_p_src_data_stream_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(g_img_0_data_stream_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1
       (.I0(internal_full_n_i_2__28_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(g_img_0_data_stream_s_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1_n_0));
  LUT3 #(
    .INIT(8'h07)) 
    internal_full_n_i_2__28
       (.I0(g_img_0_data_stream_s_empty_n),
        .I1(Filter2D_U0_p_src_data_stream_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__28_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(g_img_0_data_stream_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1 
       (.I0(g_img_0_data_stream_s_empty_n),
        .I1(Filter2D_U0_p_src_data_stream_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Filter2D_U0_p_src_data_stream_V_read),
        .I3(g_img_0_data_stream_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_0
   (\mOutPtr_reg[0]_0 ,
    g_img_1_data_stream_s_full_n,
    g_img_1_data_stream_s_empty_n,
    \SRL_SIG_reg[1][7] ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    shiftReg_ce,
    Loop_2_proc_U0_g_img_1_data_stream_0_V_read,
    mOutPtr0,
    ap_rst_n,
    mOutPtr110_out,
    D);
  output \mOutPtr_reg[0]_0 ;
  output g_img_1_data_stream_s_full_n;
  output g_img_1_data_stream_s_empty_n;
  output [7:0]\SRL_SIG_reg[1][7] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input shiftReg_ce;
  input Loop_2_proc_U0_g_img_1_data_stream_0_V_read;
  input mOutPtr0;
  input ap_rst_n;
  input mOutPtr110_out;
  input [7:0]D;

  wire [7:0]D;
  wire Loop_2_proc_U0_g_img_1_data_stream_0_V_read;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire g_img_1_data_stream_s_empty_n;
  wire g_img_1_data_stream_s_full_n;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_full_n_i_1__0_n_0;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg U_fifo_w8_d1_A_ram
       (.D(D),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .\out_stream_data_V_1_payload_A_reg[24] (\mOutPtr_reg_n_0_[1] ),
        .\out_stream_data_V_1_payload_A_reg[31] (\mOutPtr_reg[0]_0 ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A0A8)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(g_img_1_data_stream_s_empty_n),
        .I2(shiftReg_ce),
        .I3(Loop_2_proc_U0_g_img_1_data_stream_0_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(g_img_1_data_stream_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__0
       (.I0(mOutPtr0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(g_img_1_data_stream_s_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(g_img_1_data_stream_s_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(shiftReg_ce),
        .I2(Loop_2_proc_U0_g_img_1_data_stream_0_V_read),
        .I3(g_img_1_data_stream_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg
   (\SRL_SIG_reg[1][7]_0 ,
    \out_stream_data_V_1_payload_A_reg[31] ,
    \out_stream_data_V_1_payload_A_reg[24] ,
    shiftReg_ce,
    D,
    ap_clk);
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  input \out_stream_data_V_1_payload_A_reg[31] ;
  input \out_stream_data_V_1_payload_A_reg[24] ;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \out_stream_data_V_1_payload_A_reg[24] ;
  wire \out_stream_data_V_1_payload_A_reg[31] ;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_2_reg_425[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\out_stream_data_V_1_payload_A_reg[31] ),
        .I3(\out_stream_data_V_1_payload_A_reg[24] ),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_2_reg_425[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\out_stream_data_V_1_payload_A_reg[31] ),
        .I3(\out_stream_data_V_1_payload_A_reg[24] ),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_2_reg_425[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\out_stream_data_V_1_payload_A_reg[31] ),
        .I3(\out_stream_data_V_1_payload_A_reg[24] ),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_2_reg_425[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\out_stream_data_V_1_payload_A_reg[31] ),
        .I3(\out_stream_data_V_1_payload_A_reg[24] ),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_2_reg_425[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\out_stream_data_V_1_payload_A_reg[31] ),
        .I3(\out_stream_data_V_1_payload_A_reg[24] ),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_2_reg_425[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\out_stream_data_V_1_payload_A_reg[31] ),
        .I3(\out_stream_data_V_1_payload_A_reg[24] ),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_2_reg_425[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\out_stream_data_V_1_payload_A_reg[31] ),
        .I3(\out_stream_data_V_1_payload_A_reg[24] ),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_2_reg_425[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\out_stream_data_V_1_payload_A_reg[31] ),
        .I3(\out_stream_data_V_1_payload_A_reg[24] ),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_50
   (\SRL_SIG_reg[1][7]_0 ,
    \reg_961_reg[0] ,
    \reg_961_reg[0]_0 ,
    E,
    D,
    ap_clk);
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  input \reg_961_reg[0] ;
  input \reg_961_reg[0]_0 ;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \reg_961_reg[0] ;
  wire \reg_961_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_961[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\reg_961_reg[0] ),
        .I3(\reg_961_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_961[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\reg_961_reg[0] ),
        .I3(\reg_961_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_961[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\reg_961_reg[0] ),
        .I3(\reg_961_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_961[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\reg_961_reg[0] ),
        .I3(\reg_961_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_961[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\reg_961_reg[0] ),
        .I3(\reg_961_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_961[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\reg_961_reg[0] ),
        .I3(\reg_961_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_961[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\reg_961_reg[0] ),
        .I3(\reg_961_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_961[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\reg_961_reg[0] ),
        .I3(\reg_961_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A
   (kernel_val_0_V_0_c_full_n,
    kernel_val_0_V_0_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    Block_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output kernel_val_0_V_0_c_full_n;
  output kernel_val_0_V_0_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__16_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__16_n_0;
  wire kernel_val_0_V_0_c_empty_n;
  wire kernel_val_0_V_0_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_49 U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .p_Val2_4_0_1_i_reg_3871_reg(kernel_val_0_V_0_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__16
       (.I0(ap_rst_n),
        .I1(kernel_val_0_V_0_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_0_V_0_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_0),
        .Q(kernel_val_0_V_0_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__16
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_0),
        .I3(kernel_val_0_V_0_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_0_V_0_c_full_n),
        .O(internal_full_n_i_1__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__0
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_0),
        .Q(kernel_val_0_V_0_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_0_V_0_c_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(kernel_val_0_V_0_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_0_V_0_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_0_V_0_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_0_V_0_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_1
   (kernel_val_0_V_1_c_full_n,
    kernel_val_0_V_1_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    Block_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output kernel_val_0_V_1_c_full_n;
  output kernel_val_0_V_1_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__17_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__17_n_0;
  wire kernel_val_0_V_1_c_empty_n;
  wire kernel_val_0_V_1_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_48 U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .r_V_2_0_1_i_reg_3831_reg(kernel_val_0_V_1_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__17
       (.I0(ap_rst_n),
        .I1(kernel_val_0_V_1_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_0_V_1_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_0),
        .Q(kernel_val_0_V_1_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__17
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_0),
        .I3(kernel_val_0_V_1_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_0_V_1_c_full_n),
        .O(internal_full_n_i_1__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_0),
        .Q(kernel_val_0_V_1_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_0_V_1_c_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(kernel_val_0_V_1_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_0_V_1_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_0_V_1_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_0_V_1_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_10
   (kernel_val_2_V_0_c_full_n,
    kernel_val_2_V_0_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    Block_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output kernel_val_2_V_0_c_full_n;
  output kernel_val_2_V_0_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__11_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__11_n_0;
  wire kernel_val_2_V_0_c_empty_n;
  wire kernel_val_2_V_0_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_39 U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .tmp49_reg_3928_reg(kernel_val_2_V_0_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__11
       (.I0(ap_rst_n),
        .I1(kernel_val_2_V_0_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_2_V_0_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__9
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_0),
        .Q(kernel_val_2_V_0_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__11
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_0),
        .I3(kernel_val_2_V_0_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_2_V_0_c_full_n),
        .O(internal_full_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__10
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_0),
        .Q(kernel_val_2_V_0_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_2_V_0_c_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(kernel_val_2_V_0_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_2_V_0_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_2_V_0_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_2_V_0_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_11
   (kernel_val_2_V_1_c_full_n,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    out,
    ap_clk,
    kernel_val_1_V_4_c_full_n,
    kernel_val_2_V_0_c_full_n,
    kernel_val_2_V_3_c_full_n,
    kernel_val_2_V_2_c_full_n,
    kernel_val_2_V_2_c_empty_n,
    kernel_val_2_V_3_c_empty_n,
    kernel_val_2_V_4_c_empty_n,
    kernel_val_2_V_0_c_empty_n,
    \ap_CS_fsm_reg[0] ,
    kernel_val_1_V_2_c_empty_n,
    kernel_val_1_V_0_c_empty_n,
    kernel_val_0_V_0_c_empty_n,
    \ap_CS_fsm[0]_i_2__0_0 ,
    ap_rst_n,
    internal_empty_n_reg_1,
    Block_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output kernel_val_2_V_1_c_full_n;
  output internal_full_n_reg_0;
  output internal_empty_n_reg_0;
  output [7:0]out;
  input ap_clk;
  input kernel_val_1_V_4_c_full_n;
  input kernel_val_2_V_0_c_full_n;
  input kernel_val_2_V_3_c_full_n;
  input kernel_val_2_V_2_c_full_n;
  input kernel_val_2_V_2_c_empty_n;
  input kernel_val_2_V_3_c_empty_n;
  input kernel_val_2_V_4_c_empty_n;
  input kernel_val_2_V_0_c_empty_n;
  input \ap_CS_fsm_reg[0] ;
  input kernel_val_1_V_2_c_empty_n;
  input kernel_val_1_V_0_c_empty_n;
  input kernel_val_0_V_0_c_empty_n;
  input \ap_CS_fsm[0]_i_2__0_0 ;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire \ap_CS_fsm[0]_i_2__0_0 ;
  wire \ap_CS_fsm[0]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__22_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n__1;
  wire internal_full_n_i_1__22_n_0;
  wire internal_full_n_reg_0;
  wire kernel_val_0_V_0_c_empty_n;
  wire kernel_val_1_V_0_c_empty_n;
  wire kernel_val_1_V_2_c_empty_n;
  wire kernel_val_1_V_4_c_full_n;
  wire kernel_val_2_V_0_c_empty_n;
  wire kernel_val_2_V_0_c_full_n;
  wire kernel_val_2_V_1_c_empty_n;
  wire kernel_val_2_V_1_c_full_n;
  wire kernel_val_2_V_2_c_empty_n;
  wire kernel_val_2_V_2_c_full_n;
  wire kernel_val_2_V_3_c_empty_n;
  wire kernel_val_2_V_3_c_full_n;
  wire kernel_val_2_V_4_c_empty_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_38 U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .in(in),
        .internal_full_n_reg(internal_full_n_reg_0),
        .kernel_val_1_V_4_c_full_n(kernel_val_1_V_4_c_full_n),
        .kernel_val_2_V_0_c_full_n(kernel_val_2_V_0_c_full_n),
        .kernel_val_2_V_2_c_full_n(kernel_val_2_V_2_c_full_n),
        .kernel_val_2_V_3_c_full_n(kernel_val_2_V_3_c_full_n),
        .mOutPtr(mOutPtr),
        .out(out),
        .r_V_2_2_1_i_reg_3866_reg(kernel_val_2_V_1_c_full_n));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(\ap_CS_fsm[0]_i_3_n_0 ),
        .I1(kernel_val_2_V_2_c_empty_n),
        .I2(kernel_val_2_V_3_c_empty_n),
        .I3(kernel_val_2_V_4_c_empty_n),
        .I4(kernel_val_2_V_0_c_empty_n),
        .I5(\ap_CS_fsm_reg[0] ),
        .O(internal_empty_n_reg_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(kernel_val_2_V_1_c_empty_n),
        .I1(kernel_val_1_V_2_c_empty_n),
        .I2(kernel_val_1_V_0_c_empty_n),
        .I3(kernel_val_0_V_0_c_empty_n),
        .I4(\ap_CS_fsm[0]_i_2__0_0 ),
        .O(\ap_CS_fsm[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__22
       (.I0(ap_rst_n),
        .I1(kernel_val_2_V_1_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_2_V_1_c_empty_n),
        .I4(internal_empty_n_reg_1),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__10
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__22_n_0),
        .Q(kernel_val_2_V_1_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__22
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_1),
        .I3(kernel_val_2_V_1_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_2_V_1_c_full_n),
        .O(internal_full_n_i_1__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__11
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__22_n_0),
        .Q(kernel_val_2_V_1_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_2_V_1_c_empty_n),
        .I1(internal_empty_n_reg_1),
        .I2(kernel_val_2_V_1_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_2_V_1_c_full_n),
        .I3(internal_empty_n_reg_1),
        .I4(kernel_val_2_V_1_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(internal_empty_n_reg_1),
        .I4(kernel_val_2_V_1_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_12
   (kernel_val_2_V_2_c_full_n,
    kernel_val_2_V_2_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    Block_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output kernel_val_2_V_2_c_full_n;
  output kernel_val_2_V_2_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__10_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__10_n_0;
  wire kernel_val_2_V_2_c_empty_n;
  wire kernel_val_2_V_2_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_37 U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .r_V_2_2_2_i_reg_3906_reg(kernel_val_2_V_2_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__10
       (.I0(ap_rst_n),
        .I1(kernel_val_2_V_2_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_2_V_2_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__11
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_0),
        .Q(kernel_val_2_V_2_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__10
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_0),
        .I3(kernel_val_2_V_2_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_2_V_2_c_full_n),
        .O(internal_full_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__12
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_0),
        .Q(kernel_val_2_V_2_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_2_V_2_c_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(kernel_val_2_V_2_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_2_V_2_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_2_V_2_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_2_V_2_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_13
   (kernel_val_2_V_3_c_full_n,
    kernel_val_2_V_3_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    Block_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output kernel_val_2_V_3_c_full_n;
  output kernel_val_2_V_3_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__23_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__23_n_0;
  wire kernel_val_2_V_3_c_empty_n;
  wire kernel_val_2_V_3_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_36 U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .tmp_72_reg_3923_reg(kernel_val_2_V_3_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__23
       (.I0(ap_rst_n),
        .I1(kernel_val_2_V_3_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_2_V_3_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__12
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__23_n_0),
        .Q(kernel_val_2_V_3_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__23
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_0),
        .I3(kernel_val_2_V_3_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_2_V_3_c_full_n),
        .O(internal_full_n_i_1__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__13
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__23_n_0),
        .Q(kernel_val_2_V_3_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_2_V_3_c_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(kernel_val_2_V_3_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_2_V_3_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_2_V_3_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_2_V_3_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_14
   (kernel_val_2_V_4_c_full_n,
    kernel_val_2_V_4_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    Block_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output kernel_val_2_V_4_c_full_n;
  output kernel_val_2_V_4_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__9_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__9_n_0;
  wire kernel_val_2_V_4_c_empty_n;
  wire kernel_val_2_V_4_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_35 U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .r_V_2_2_4_i_reg_3917_reg(kernel_val_2_V_4_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__9
       (.I0(ap_rst_n),
        .I1(kernel_val_2_V_4_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_2_V_4_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__13
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_0),
        .Q(kernel_val_2_V_4_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__9
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_0),
        .I3(kernel_val_2_V_4_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_2_V_4_c_full_n),
        .O(internal_full_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__14
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_0),
        .Q(kernel_val_2_V_4_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_2_V_4_c_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(kernel_val_2_V_4_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_2_V_4_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_2_V_4_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_2_V_4_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_15
   (kernel_val_3_V_0_c_full_n,
    kernel_val_3_V_0_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    Block_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output kernel_val_3_V_0_c_full_n;
  output kernel_val_3_V_0_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__24_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__24_n_0;
  wire kernel_val_3_V_0_c_empty_n;
  wire kernel_val_3_V_0_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_34 U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .tmp48_reg_3891_reg(kernel_val_3_V_0_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__24
       (.I0(ap_rst_n),
        .I1(kernel_val_3_V_0_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_3_V_0_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__14
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__24_n_0),
        .Q(kernel_val_3_V_0_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__24
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_0),
        .I3(kernel_val_3_V_0_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_3_V_0_c_full_n),
        .O(internal_full_n_i_1__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__15
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__24_n_0),
        .Q(kernel_val_3_V_0_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_3_V_0_c_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(kernel_val_3_V_0_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_3_V_0_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_3_V_0_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_3_V_0_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_16
   (kernel_val_3_V_1_c_full_n,
    kernel_val_3_V_1_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    Block_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output kernel_val_3_V_1_c_full_n;
  output kernel_val_3_V_1_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__8_n_0;
  wire kernel_val_3_V_1_c_empty_n;
  wire kernel_val_3_V_1_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_33 U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .r_V_2_3_1_i_reg_4038_reg(kernel_val_3_V_1_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(kernel_val_3_V_1_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_3_V_1_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__15
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(kernel_val_3_V_1_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__8
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_0),
        .I3(kernel_val_3_V_1_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_3_V_1_c_full_n),
        .O(internal_full_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__16
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(kernel_val_3_V_1_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_3_V_1_c_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(kernel_val_3_V_1_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_3_V_1_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_3_V_1_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_3_V_1_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_17
   (kernel_val_3_V_2_c_full_n,
    internal_empty_n_reg_0,
    out,
    ap_clk,
    kernel_val_4_V_1_c_empty_n,
    kernel_val_3_V_3_c_empty_n,
    kernel_val_4_V_2_c_empty_n,
    ap_rst_n,
    internal_empty_n_reg_1,
    Block_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output kernel_val_3_V_2_c_full_n;
  output internal_empty_n_reg_0;
  output [7:0]out;
  input ap_clk;
  input kernel_val_4_V_1_c_empty_n;
  input kernel_val_3_V_3_c_empty_n;
  input kernel_val_4_V_2_c_empty_n;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__25_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n__1;
  wire internal_full_n_i_1__25_n_0;
  wire kernel_val_3_V_2_c_empty_n;
  wire kernel_val_3_V_2_c_full_n;
  wire kernel_val_3_V_3_c_empty_n;
  wire kernel_val_4_V_1_c_empty_n;
  wire kernel_val_4_V_2_c_empty_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_32 U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .r_V_2_3_2_i_reg_3963_reg(kernel_val_3_V_2_c_full_n));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[0]_i_5 
       (.I0(kernel_val_3_V_2_c_empty_n),
        .I1(kernel_val_4_V_1_c_empty_n),
        .I2(kernel_val_3_V_3_c_empty_n),
        .I3(kernel_val_4_V_2_c_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__25
       (.I0(ap_rst_n),
        .I1(kernel_val_3_V_2_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_3_V_2_c_empty_n),
        .I4(internal_empty_n_reg_1),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__16
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__25_n_0),
        .Q(kernel_val_3_V_2_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__25
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_1),
        .I3(kernel_val_3_V_2_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_3_V_2_c_full_n),
        .O(internal_full_n_i_1__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__17
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__25_n_0),
        .Q(kernel_val_3_V_2_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_3_V_2_c_empty_n),
        .I1(internal_empty_n_reg_1),
        .I2(kernel_val_3_V_2_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_3_V_2_c_full_n),
        .I3(internal_empty_n_reg_1),
        .I4(kernel_val_3_V_2_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(internal_empty_n_reg_1),
        .I4(kernel_val_3_V_2_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_18
   (kernel_val_3_V_3_c_full_n,
    kernel_val_3_V_3_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    Block_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output kernel_val_3_V_3_c_full_n;
  output kernel_val_3_V_3_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__7_n_0;
  wire kernel_val_3_V_3_c_empty_n;
  wire kernel_val_3_V_3_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_31 U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .r_V_2_3_3_i_reg_3973_reg(kernel_val_3_V_3_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(kernel_val_3_V_3_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_3_V_3_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__17
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(kernel_val_3_V_3_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__7
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_0),
        .I3(kernel_val_3_V_3_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_3_V_3_c_full_n),
        .O(internal_full_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__18
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(kernel_val_3_V_3_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_3_V_3_c_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(kernel_val_3_V_3_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_3_V_3_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_3_V_3_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_3_V_3_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_19
   (kernel_val_3_V_4_c_full_n,
    kernel_val_3_V_4_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    Block_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output kernel_val_3_V_4_c_full_n;
  output kernel_val_3_V_4_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__26_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__26_n_0;
  wire kernel_val_3_V_4_c_empty_n;
  wire kernel_val_3_V_4_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_30 U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg(kernel_val_3_V_4_c_full_n),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__26
       (.I0(ap_rst_n),
        .I1(kernel_val_3_V_4_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_3_V_4_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__18
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__26_n_0),
        .Q(kernel_val_3_V_4_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__26
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_0),
        .I3(kernel_val_3_V_4_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_3_V_4_c_full_n),
        .O(internal_full_n_i_1__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__19
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__26_n_0),
        .Q(kernel_val_3_V_4_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_3_V_4_c_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(kernel_val_3_V_4_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_3_V_4_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_3_V_4_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_3_V_4_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_2
   (kernel_val_0_V_2_c_full_n,
    internal_empty_n_reg_0,
    out,
    ap_clk,
    kernel_val_0_V_4_c_empty_n,
    kernel_val_4_V_3_c_empty_n,
    kernel_val_1_V_3_c_empty_n,
    ap_rst_n,
    internal_empty_n_reg_1,
    Block_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output kernel_val_0_V_2_c_full_n;
  output internal_empty_n_reg_0;
  output [7:0]out;
  input ap_clk;
  input kernel_val_0_V_4_c_empty_n;
  input kernel_val_4_V_3_c_empty_n;
  input kernel_val_1_V_3_c_empty_n;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__15_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n__1;
  wire internal_full_n_i_1__15_n_0;
  wire kernel_val_0_V_2_c_empty_n;
  wire kernel_val_0_V_2_c_full_n;
  wire kernel_val_0_V_4_c_empty_n;
  wire kernel_val_1_V_3_c_empty_n;
  wire kernel_val_4_V_3_c_empty_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_47 U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .r_V_2_0_2_i_reg_3836_reg(kernel_val_0_V_2_c_full_n));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[0]_i_7 
       (.I0(kernel_val_0_V_2_c_empty_n),
        .I1(kernel_val_0_V_4_c_empty_n),
        .I2(kernel_val_4_V_3_c_empty_n),
        .I3(kernel_val_1_V_3_c_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__15
       (.I0(ap_rst_n),
        .I1(kernel_val_0_V_2_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_0_V_2_c_empty_n),
        .I4(internal_empty_n_reg_1),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_0),
        .Q(kernel_val_0_V_2_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__15
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_1),
        .I3(kernel_val_0_V_2_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_0_V_2_c_full_n),
        .O(internal_full_n_i_1__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__2
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_0),
        .Q(kernel_val_0_V_2_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_0_V_2_c_empty_n),
        .I1(internal_empty_n_reg_1),
        .I2(kernel_val_0_V_2_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_0_V_2_c_full_n),
        .I3(internal_empty_n_reg_1),
        .I4(kernel_val_0_V_2_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(internal_empty_n_reg_1),
        .I4(kernel_val_0_V_2_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_20
   (kernel_val_4_V_0_c_full_n,
    kernel_val_4_V_0_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    Block_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output kernel_val_4_V_0_c_full_n;
  output kernel_val_4_V_0_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__6_n_0;
  wire kernel_val_4_V_0_c_empty_n;
  wire kernel_val_4_V_0_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_29 U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .r_V_2_4_i_reg_4048_reg(kernel_val_4_V_0_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(kernel_val_4_V_0_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_4_V_0_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__19
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(kernel_val_4_V_0_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__6
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_0),
        .I3(kernel_val_4_V_0_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_4_V_0_c_full_n),
        .O(internal_full_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__20
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(kernel_val_4_V_0_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_4_V_0_c_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(kernel_val_4_V_0_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_4_V_0_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_4_V_0_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_4_V_0_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_21
   (kernel_val_4_V_1_c_full_n,
    kernel_val_4_V_1_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    Block_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output kernel_val_4_V_1_c_full_n;
  output kernel_val_4_V_1_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__27_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__27_n_0;
  wire kernel_val_4_V_1_c_empty_n;
  wire kernel_val_4_V_1_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_28 U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .r_V_2_4_1_i_reg_4058_reg(kernel_val_4_V_1_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__27
       (.I0(ap_rst_n),
        .I1(kernel_val_4_V_1_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_4_V_1_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__20
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__27_n_0),
        .Q(kernel_val_4_V_1_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__27
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_0),
        .I3(kernel_val_4_V_1_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_4_V_1_c_full_n),
        .O(internal_full_n_i_1__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__21
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__27_n_0),
        .Q(kernel_val_4_V_1_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_4_V_1_c_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(kernel_val_4_V_1_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_4_V_1_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_4_V_1_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_4_V_1_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_22
   (kernel_val_4_V_2_c_full_n,
    kernel_val_4_V_2_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    Block_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output kernel_val_4_V_2_c_full_n;
  output kernel_val_4_V_2_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__5_n_0;
  wire kernel_val_4_V_2_c_empty_n;
  wire kernel_val_4_V_2_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_27 U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg(kernel_val_4_V_2_c_full_n),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(kernel_val_4_V_2_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_4_V_2_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__21
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(kernel_val_4_V_2_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_0),
        .I3(kernel_val_4_V_2_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_4_V_2_c_full_n),
        .O(internal_full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__22
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(kernel_val_4_V_2_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_4_V_2_c_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(kernel_val_4_V_2_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_4_V_2_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_4_V_2_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_4_V_2_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_23
   (kernel_val_4_V_3_c_empty_n,
    internal_full_n_reg_0,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[25]_0 ,
    \ap_CS_fsm_reg[25]_1 ,
    \ap_CS_fsm_reg[25]_2 ,
    \ap_CS_fsm_reg[25]_3 ,
    \ap_CS_fsm_reg[25]_4 ,
    \ap_CS_fsm_reg[25]_5 ,
    \ap_CS_fsm_reg[25]_6 ,
    \ap_CS_fsm_reg[25]_7 ,
    \ap_CS_fsm_reg[25]_8 ,
    \ap_CS_fsm_reg[25]_9 ,
    \ap_CS_fsm_reg[25]_10 ,
    \ap_CS_fsm_reg[25]_11 ,
    \ap_CS_fsm_reg[25]_12 ,
    \ap_CS_fsm_reg[25]_13 ,
    \ap_CS_fsm_reg[25]_14 ,
    \ap_CS_fsm_reg[25]_15 ,
    \ap_CS_fsm_reg[25]_16 ,
    \ap_CS_fsm_reg[25]_17 ,
    \ap_CS_fsm_reg[25]_18 ,
    \ap_CS_fsm_reg[25]_19 ,
    \ap_CS_fsm_reg[25]_20 ,
    \ap_CS_fsm_reg[25]_21 ,
    \ap_CS_fsm_reg[25]_22 ,
    out,
    ap_clk,
    kernel_val_3_V_0_c_full_n,
    kernel_val_2_V_4_c_full_n,
    kernel_val_3_V_2_c_full_n,
    kernel_val_3_V_1_c_full_n,
    int_ap_ready_reg,
    kernel_val_3_V_4_c_full_n,
    kernel_val_3_V_3_c_full_n,
    kernel_val_4_V_1_c_full_n,
    kernel_val_4_V_0_c_full_n,
    int_ap_ready_i_2,
    kernel_val_4_V_2_c_full_n,
    kernel_val_0_V_0_c_full_n,
    kernel_val_4_V_4_c_full_n,
    Q,
    kernel_val_2_V_2_c_full_n,
    kernel_val_2_V_0_c_full_n,
    kernel_val_1_V_3_c_full_n,
    kernel_val_1_V_1_c_full_n,
    kernel_val_0_V_4_c_full_n,
    kernel_val_0_V_2_c_full_n,
    kernel_val_0_V_1_c_full_n,
    kernel_val_0_V_3_c_full_n,
    kernel_val_1_V_0_c_full_n,
    kernel_val_1_V_2_c_full_n,
    kernel_val_1_V_4_c_full_n,
    kernel_val_2_V_1_c_full_n,
    kernel_val_2_V_3_c_full_n,
    ap_rst_n,
    internal_empty_n_reg_0,
    Block_proc_U0_ap_ready,
    in,
    ap_rst_n_inv);
  output kernel_val_4_V_3_c_empty_n;
  output internal_full_n_reg_0;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[25]_0 ;
  output \ap_CS_fsm_reg[25]_1 ;
  output \ap_CS_fsm_reg[25]_2 ;
  output \ap_CS_fsm_reg[25]_3 ;
  output \ap_CS_fsm_reg[25]_4 ;
  output \ap_CS_fsm_reg[25]_5 ;
  output \ap_CS_fsm_reg[25]_6 ;
  output \ap_CS_fsm_reg[25]_7 ;
  output \ap_CS_fsm_reg[25]_8 ;
  output \ap_CS_fsm_reg[25]_9 ;
  output \ap_CS_fsm_reg[25]_10 ;
  output \ap_CS_fsm_reg[25]_11 ;
  output \ap_CS_fsm_reg[25]_12 ;
  output \ap_CS_fsm_reg[25]_13 ;
  output \ap_CS_fsm_reg[25]_14 ;
  output \ap_CS_fsm_reg[25]_15 ;
  output \ap_CS_fsm_reg[25]_16 ;
  output \ap_CS_fsm_reg[25]_17 ;
  output \ap_CS_fsm_reg[25]_18 ;
  output \ap_CS_fsm_reg[25]_19 ;
  output \ap_CS_fsm_reg[25]_20 ;
  output \ap_CS_fsm_reg[25]_21 ;
  output \ap_CS_fsm_reg[25]_22 ;
  output [7:0]out;
  input ap_clk;
  input kernel_val_3_V_0_c_full_n;
  input kernel_val_2_V_4_c_full_n;
  input kernel_val_3_V_2_c_full_n;
  input kernel_val_3_V_1_c_full_n;
  input int_ap_ready_reg;
  input kernel_val_3_V_4_c_full_n;
  input kernel_val_3_V_3_c_full_n;
  input kernel_val_4_V_1_c_full_n;
  input kernel_val_4_V_0_c_full_n;
  input int_ap_ready_i_2;
  input kernel_val_4_V_2_c_full_n;
  input kernel_val_0_V_0_c_full_n;
  input kernel_val_4_V_4_c_full_n;
  input [0:0]Q;
  input kernel_val_2_V_2_c_full_n;
  input kernel_val_2_V_0_c_full_n;
  input kernel_val_1_V_3_c_full_n;
  input kernel_val_1_V_1_c_full_n;
  input kernel_val_0_V_4_c_full_n;
  input kernel_val_0_V_2_c_full_n;
  input kernel_val_0_V_1_c_full_n;
  input kernel_val_0_V_3_c_full_n;
  input kernel_val_1_V_0_c_full_n;
  input kernel_val_1_V_2_c_full_n;
  input kernel_val_1_V_4_c_full_n;
  input kernel_val_2_V_1_c_full_n;
  input kernel_val_2_V_3_c_full_n;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[25]_0 ;
  wire \ap_CS_fsm_reg[25]_1 ;
  wire \ap_CS_fsm_reg[25]_10 ;
  wire \ap_CS_fsm_reg[25]_11 ;
  wire \ap_CS_fsm_reg[25]_12 ;
  wire \ap_CS_fsm_reg[25]_13 ;
  wire \ap_CS_fsm_reg[25]_14 ;
  wire \ap_CS_fsm_reg[25]_15 ;
  wire \ap_CS_fsm_reg[25]_16 ;
  wire \ap_CS_fsm_reg[25]_17 ;
  wire \ap_CS_fsm_reg[25]_18 ;
  wire \ap_CS_fsm_reg[25]_19 ;
  wire \ap_CS_fsm_reg[25]_2 ;
  wire \ap_CS_fsm_reg[25]_20 ;
  wire \ap_CS_fsm_reg[25]_21 ;
  wire \ap_CS_fsm_reg[25]_22 ;
  wire \ap_CS_fsm_reg[25]_3 ;
  wire \ap_CS_fsm_reg[25]_4 ;
  wire \ap_CS_fsm_reg[25]_5 ;
  wire \ap_CS_fsm_reg[25]_6 ;
  wire \ap_CS_fsm_reg[25]_7 ;
  wire \ap_CS_fsm_reg[25]_8 ;
  wire \ap_CS_fsm_reg[25]_9 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire int_ap_ready_i_2;
  wire int_ap_ready_reg;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__28_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__28_n_0;
  wire internal_full_n_reg_0;
  wire kernel_val_0_V_0_c_full_n;
  wire kernel_val_0_V_1_c_full_n;
  wire kernel_val_0_V_2_c_full_n;
  wire kernel_val_0_V_3_c_full_n;
  wire kernel_val_0_V_4_c_full_n;
  wire kernel_val_1_V_0_c_full_n;
  wire kernel_val_1_V_1_c_full_n;
  wire kernel_val_1_V_2_c_full_n;
  wire kernel_val_1_V_3_c_full_n;
  wire kernel_val_1_V_4_c_full_n;
  wire kernel_val_2_V_0_c_full_n;
  wire kernel_val_2_V_1_c_full_n;
  wire kernel_val_2_V_2_c_full_n;
  wire kernel_val_2_V_3_c_full_n;
  wire kernel_val_2_V_4_c_full_n;
  wire kernel_val_3_V_0_c_full_n;
  wire kernel_val_3_V_1_c_full_n;
  wire kernel_val_3_V_2_c_full_n;
  wire kernel_val_3_V_3_c_full_n;
  wire kernel_val_3_V_4_c_full_n;
  wire kernel_val_4_V_0_c_full_n;
  wire kernel_val_4_V_1_c_full_n;
  wire kernel_val_4_V_2_c_full_n;
  wire kernel_val_4_V_3_c_empty_n;
  wire kernel_val_4_V_3_c_full_n;
  wire kernel_val_4_V_4_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[2]_i_2__26_n_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_26 U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .in(in),
        .int_ap_ready_i_2_0(int_ap_ready_i_2),
        .int_ap_ready_reg(int_ap_ready_reg),
        .internal_full_n_reg(internal_full_n_reg_0),
        .kernel_val_0_V_0_c_full_n(kernel_val_0_V_0_c_full_n),
        .kernel_val_2_V_4_c_full_n(kernel_val_2_V_4_c_full_n),
        .kernel_val_3_V_0_c_full_n(kernel_val_3_V_0_c_full_n),
        .kernel_val_3_V_1_c_full_n(kernel_val_3_V_1_c_full_n),
        .kernel_val_3_V_2_c_full_n(kernel_val_3_V_2_c_full_n),
        .kernel_val_3_V_3_c_full_n(kernel_val_3_V_3_c_full_n),
        .kernel_val_3_V_4_c_full_n(kernel_val_3_V_4_c_full_n),
        .kernel_val_4_V_0_c_full_n(kernel_val_4_V_0_c_full_n),
        .kernel_val_4_V_1_c_full_n(kernel_val_4_V_1_c_full_n),
        .kernel_val_4_V_2_c_full_n(kernel_val_4_V_2_c_full_n),
        .kernel_val_4_V_3_c_full_n(kernel_val_4_V_3_c_full_n),
        .kernel_val_4_V_4_c_full_n(kernel_val_4_V_4_c_full_n),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__28
       (.I0(ap_rst_n),
        .I1(kernel_val_4_V_3_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_4_V_3_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__22
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__28_n_0),
        .Q(kernel_val_4_V_3_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__28
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_0),
        .I3(kernel_val_4_V_3_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_4_V_3_c_full_n),
        .O(internal_full_n_i_1__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__23
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__28_n_0),
        .Q(kernel_val_4_V_3_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_4_V_3_c_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(kernel_val_4_V_3_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_4_V_3_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_4_V_3_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr[2]_i_2__26_n_0 ),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_4_V_3_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__10 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_1_V_3_c_full_n),
        .O(\ap_CS_fsm_reg[25]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__11 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_1_V_1_c_full_n),
        .O(\ap_CS_fsm_reg[25]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__12 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_0_V_4_c_full_n),
        .O(\ap_CS_fsm_reg[25]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__13 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_0_V_2_c_full_n),
        .O(\ap_CS_fsm_reg[25]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__14 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_0_V_0_c_full_n),
        .O(\ap_CS_fsm_reg[25]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__15 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_0_V_1_c_full_n),
        .O(\ap_CS_fsm_reg[25]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__16 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_0_V_3_c_full_n),
        .O(\ap_CS_fsm_reg[25]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__17 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_1_V_0_c_full_n),
        .O(\ap_CS_fsm_reg[25]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__18 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_1_V_2_c_full_n),
        .O(\ap_CS_fsm_reg[25]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__19 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_1_V_4_c_full_n),
        .O(\ap_CS_fsm_reg[25]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__2 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_4_V_4_c_full_n),
        .O(\ap_CS_fsm_reg[25] ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__20 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_2_V_1_c_full_n),
        .O(\ap_CS_fsm_reg[25]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__21 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_2_V_3_c_full_n),
        .O(\ap_CS_fsm_reg[25]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__22 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_3_V_0_c_full_n),
        .O(\ap_CS_fsm_reg[25]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__23 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_3_V_2_c_full_n),
        .O(\ap_CS_fsm_reg[25]_20 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__24 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_3_V_4_c_full_n),
        .O(\ap_CS_fsm_reg[25]_21 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__25 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_4_V_1_c_full_n),
        .O(\ap_CS_fsm_reg[25]_22 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__26 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_4_V_3_c_full_n),
        .O(\mOutPtr[2]_i_2__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__3 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_4_V_2_c_full_n),
        .O(\ap_CS_fsm_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__4 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_4_V_0_c_full_n),
        .O(\ap_CS_fsm_reg[25]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__5 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_3_V_3_c_full_n),
        .O(\ap_CS_fsm_reg[25]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__6 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_3_V_1_c_full_n),
        .O(\ap_CS_fsm_reg[25]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__7 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_2_V_4_c_full_n),
        .O(\ap_CS_fsm_reg[25]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__8 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_2_V_2_c_full_n),
        .O(\ap_CS_fsm_reg[25]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__9 
       (.I0(internal_full_n_reg_0),
        .I1(Q),
        .I2(kernel_val_2_V_0_c_full_n),
        .O(\ap_CS_fsm_reg[25]_6 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_24
   (kernel_val_4_V_4_c_full_n,
    kernel_val_4_V_4_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    Block_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output kernel_val_4_V_4_c_full_n;
  output kernel_val_4_V_4_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__4_n_0;
  wire kernel_val_4_V_4_c_empty_n;
  wire kernel_val_4_V_4_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .r_V_2_4_4_i_reg_4013_reg(kernel_val_4_V_4_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(kernel_val_4_V_4_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_4_V_4_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__23
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(kernel_val_4_V_4_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_0),
        .I3(kernel_val_4_V_4_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_4_V_4_c_full_n),
        .O(internal_full_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__24
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(kernel_val_4_V_4_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_4_V_4_c_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(kernel_val_4_V_4_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_4_V_4_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_4_V_4_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_4_V_4_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_3
   (kernel_val_0_V_3_c_full_n,
    kernel_val_0_V_3_c_empty_n,
    internal_full_n_reg_0,
    out,
    ap_clk,
    kernel_val_0_V_4_c_full_n,
    kernel_val_0_V_1_c_full_n,
    kernel_val_0_V_2_c_full_n,
    int_ap_ready_i_4,
    ap_rst_n,
    internal_empty_n_reg_0,
    Block_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output kernel_val_0_V_3_c_full_n;
  output kernel_val_0_V_3_c_empty_n;
  output internal_full_n_reg_0;
  output [7:0]out;
  input ap_clk;
  input kernel_val_0_V_4_c_full_n;
  input kernel_val_0_V_1_c_full_n;
  input kernel_val_0_V_2_c_full_n;
  input int_ap_ready_i_4;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire int_ap_ready_i_4;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__18_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__18_n_0;
  wire internal_full_n_reg_0;
  wire kernel_val_0_V_1_c_full_n;
  wire kernel_val_0_V_2_c_full_n;
  wire kernel_val_0_V_3_c_empty_n;
  wire kernel_val_0_V_3_c_full_n;
  wire kernel_val_0_V_4_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_46 U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .in(in),
        .int_ap_ready_i_4(int_ap_ready_i_4),
        .internal_full_n_reg(internal_full_n_reg_0),
        .kernel_val_0_V_1_c_full_n(kernel_val_0_V_1_c_full_n),
        .kernel_val_0_V_2_c_full_n(kernel_val_0_V_2_c_full_n),
        .kernel_val_0_V_4_c_full_n(kernel_val_0_V_4_c_full_n),
        .mOutPtr(mOutPtr),
        .out(out),
        .tmp35_reg_3876_reg(kernel_val_0_V_3_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__18
       (.I0(ap_rst_n),
        .I1(kernel_val_0_V_3_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_0_V_3_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_0),
        .Q(kernel_val_0_V_3_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__18
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_0),
        .I3(kernel_val_0_V_3_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_0_V_3_c_full_n),
        .O(internal_full_n_i_1__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__3
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_0),
        .Q(kernel_val_0_V_3_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_0_V_3_c_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(kernel_val_0_V_3_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_0_V_3_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_0_V_3_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_0_V_3_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_4
   (kernel_val_0_V_4_c_full_n,
    kernel_val_0_V_4_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    Block_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output kernel_val_0_V_4_c_full_n;
  output kernel_val_0_V_4_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__14_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__14_n_0;
  wire kernel_val_0_V_4_c_empty_n;
  wire kernel_val_0_V_4_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_45 U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .tmp36_reg_3896_reg(kernel_val_0_V_4_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__14
       (.I0(ap_rst_n),
        .I1(kernel_val_0_V_4_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_0_V_4_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_0),
        .Q(kernel_val_0_V_4_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__14
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_0),
        .I3(kernel_val_0_V_4_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_0_V_4_c_full_n),
        .O(internal_full_n_i_1__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__4
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_0),
        .Q(kernel_val_0_V_4_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_0_V_4_c_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(kernel_val_0_V_4_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_0_V_4_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_0_V_4_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_0_V_4_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_5
   (kernel_val_1_V_0_c_full_n,
    kernel_val_1_V_0_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    Block_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output kernel_val_1_V_0_c_full_n;
  output kernel_val_1_V_0_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__19_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__19_n_0;
  wire kernel_val_1_V_0_c_empty_n;
  wire kernel_val_1_V_0_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_44 U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .tmp38_reg_3901_reg(kernel_val_1_V_0_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__19
       (.I0(ap_rst_n),
        .I1(kernel_val_1_V_0_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_1_V_0_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_0),
        .Q(kernel_val_1_V_0_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__19
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_0),
        .I3(kernel_val_1_V_0_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_1_V_0_c_full_n),
        .O(internal_full_n_i_1__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__5
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_0),
        .Q(kernel_val_1_V_0_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_1_V_0_c_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(kernel_val_1_V_0_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_1_V_0_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_1_V_0_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_1_V_0_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_6
   (kernel_val_1_V_1_c_full_n,
    kernel_val_1_V_1_c_empty_n,
    internal_full_n_reg_0,
    out,
    ap_clk,
    kernel_val_1_V_0_c_full_n,
    kernel_val_1_V_3_c_full_n,
    kernel_val_1_V_2_c_full_n,
    ap_rst_n,
    internal_empty_n_reg_0,
    Block_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output kernel_val_1_V_1_c_full_n;
  output kernel_val_1_V_1_c_empty_n;
  output internal_full_n_reg_0;
  output [7:0]out;
  input ap_clk;
  input kernel_val_1_V_0_c_full_n;
  input kernel_val_1_V_3_c_full_n;
  input kernel_val_1_V_2_c_full_n;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__13_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__13_n_0;
  wire internal_full_n_reg_0;
  wire kernel_val_1_V_0_c_full_n;
  wire kernel_val_1_V_1_c_empty_n;
  wire kernel_val_1_V_1_c_full_n;
  wire kernel_val_1_V_2_c_full_n;
  wire kernel_val_1_V_3_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_43 U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .in(in),
        .internal_full_n_reg(internal_full_n_reg_0),
        .kernel_val_1_V_0_c_full_n(kernel_val_1_V_0_c_full_n),
        .kernel_val_1_V_2_c_full_n(kernel_val_1_V_2_c_full_n),
        .kernel_val_1_V_3_c_full_n(kernel_val_1_V_3_c_full_n),
        .mOutPtr(mOutPtr),
        .out(out),
        .r_V_2_1_1_i_reg_3851_reg(kernel_val_1_V_1_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__13
       (.I0(ap_rst_n),
        .I1(kernel_val_1_V_1_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_1_V_1_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__5
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_0),
        .Q(kernel_val_1_V_1_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__13
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_0),
        .I3(kernel_val_1_V_1_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_1_V_1_c_full_n),
        .O(internal_full_n_i_1__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__6
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_0),
        .Q(kernel_val_1_V_1_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_1_V_1_c_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(kernel_val_1_V_1_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_1_V_1_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_1_V_1_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_1_V_1_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_7
   (kernel_val_1_V_2_c_full_n,
    kernel_val_1_V_2_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    Block_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output kernel_val_1_V_2_c_full_n;
  output kernel_val_1_V_2_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__20_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__20_n_0;
  wire kernel_val_1_V_2_c_empty_n;
  wire kernel_val_1_V_2_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_42 U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .tmp37_reg_3881_reg(kernel_val_1_V_2_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__20
       (.I0(ap_rst_n),
        .I1(kernel_val_1_V_2_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_1_V_2_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__6
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_0),
        .Q(kernel_val_1_V_2_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__20
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_0),
        .I3(kernel_val_1_V_2_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_1_V_2_c_full_n),
        .O(internal_full_n_i_1__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__7
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_0),
        .Q(kernel_val_1_V_2_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_1_V_2_c_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(kernel_val_1_V_2_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_1_V_2_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_1_V_2_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_1_V_2_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_8
   (kernel_val_1_V_3_c_full_n,
    kernel_val_1_V_3_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    Block_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output kernel_val_1_V_3_c_full_n;
  output kernel_val_1_V_3_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__12_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__12_n_0;
  wire kernel_val_1_V_3_c_empty_n;
  wire kernel_val_1_V_3_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_41 U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .tmp47_reg_3886_reg(kernel_val_1_V_3_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__12
       (.I0(ap_rst_n),
        .I1(kernel_val_1_V_3_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_1_V_3_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__7
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_0),
        .Q(kernel_val_1_V_3_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__12
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_0),
        .I3(kernel_val_1_V_3_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_1_V_3_c_full_n),
        .O(internal_full_n_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__8
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_0),
        .Q(kernel_val_1_V_3_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_1_V_3_c_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(kernel_val_1_V_3_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_1_V_3_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_1_V_3_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_1_V_3_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_9
   (kernel_val_1_V_4_c_full_n,
    kernel_val_1_V_4_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    Block_proc_U0_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output kernel_val_1_V_4_c_full_n;
  output kernel_val_1_V_4_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Block_proc_U0_ap_ready;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__21_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__21_n_0;
  wire kernel_val_1_V_4_c_empty_n;
  wire kernel_val_1_V_4_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_40 U_fifo_w8_d2_A_ram
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .r_V_2_1_4_i_reg_3856_reg(kernel_val_1_V_4_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__21
       (.I0(ap_rst_n),
        .I1(kernel_val_1_V_4_c_full_n),
        .I2(Block_proc_U0_ap_ready),
        .I3(kernel_val_1_V_4_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__8
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__21_n_0),
        .Q(kernel_val_1_V_4_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__21
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(internal_empty_n_reg_0),
        .I3(kernel_val_1_V_4_c_empty_n),
        .I4(Block_proc_U0_ap_ready),
        .I5(kernel_val_1_V_4_c_full_n),
        .O(internal_full_n_i_1__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__9
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__21_n_0),
        .Q(kernel_val_1_V_4_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(kernel_val_1_V_4_c_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(kernel_val_1_V_4_c_full_n),
        .I3(Block_proc_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_proc_U0_ap_ready),
        .I2(kernel_val_1_V_4_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_1_V_4_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(internal_empty_n_reg_0),
        .I4(kernel_val_1_V_4_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg
   (out,
    r_V_2_4_4_i_reg_4013_reg,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input r_V_2_4_4_i_reg_4013_reg;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire r_V_2_4_4_i_reg_4013_reg;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_4_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__0 
       (.I0(r_V_2_4_4_i_reg_4013_reg),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__24 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__24 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_4_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_4_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_4_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_4_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_4_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_4_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_4_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_26
   (internal_full_n_reg,
    out,
    kernel_val_3_V_0_c_full_n,
    kernel_val_2_V_4_c_full_n,
    kernel_val_3_V_2_c_full_n,
    kernel_val_3_V_1_c_full_n,
    int_ap_ready_reg,
    kernel_val_3_V_4_c_full_n,
    kernel_val_3_V_3_c_full_n,
    kernel_val_4_V_1_c_full_n,
    kernel_val_4_V_0_c_full_n,
    int_ap_ready_i_2_0,
    kernel_val_4_V_3_c_full_n,
    kernel_val_4_V_2_c_full_n,
    kernel_val_0_V_0_c_full_n,
    kernel_val_4_V_4_c_full_n,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output internal_full_n_reg;
  output [7:0]out;
  input kernel_val_3_V_0_c_full_n;
  input kernel_val_2_V_4_c_full_n;
  input kernel_val_3_V_2_c_full_n;
  input kernel_val_3_V_1_c_full_n;
  input int_ap_ready_reg;
  input kernel_val_3_V_4_c_full_n;
  input kernel_val_3_V_3_c_full_n;
  input kernel_val_4_V_1_c_full_n;
  input kernel_val_4_V_0_c_full_n;
  input int_ap_ready_i_2_0;
  input kernel_val_4_V_3_c_full_n;
  input kernel_val_4_V_2_c_full_n;
  input kernel_val_0_V_0_c_full_n;
  input kernel_val_4_V_4_c_full_n;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire [7:0]in;
  wire int_ap_ready_i_2_0;
  wire int_ap_ready_i_4_n_0;
  wire int_ap_ready_i_6_n_0;
  wire int_ap_ready_reg;
  wire internal_full_n_reg;
  wire kernel_val_0_V_0_c_full_n;
  wire kernel_val_2_V_4_c_full_n;
  wire kernel_val_3_V_0_c_full_n;
  wire kernel_val_3_V_1_c_full_n;
  wire kernel_val_3_V_2_c_full_n;
  wire kernel_val_3_V_3_c_full_n;
  wire kernel_val_3_V_4_c_full_n;
  wire kernel_val_4_V_0_c_full_n;
  wire kernel_val_4_V_1_c_full_n;
  wire kernel_val_4_V_2_c_full_n;
  wire kernel_val_4_V_3_c_full_n;
  wire kernel_val_4_V_4_c_full_n;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_4_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__24 
       (.I0(kernel_val_4_V_3_c_full_n),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__23 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__23 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_4_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_4_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_4_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_4_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_4_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_4_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_4_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    int_ap_ready_i_2
       (.I0(int_ap_ready_i_4_n_0),
        .I1(kernel_val_3_V_0_c_full_n),
        .I2(kernel_val_2_V_4_c_full_n),
        .I3(kernel_val_3_V_2_c_full_n),
        .I4(kernel_val_3_V_1_c_full_n),
        .I5(int_ap_ready_reg),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    int_ap_ready_i_4
       (.I0(int_ap_ready_i_6_n_0),
        .I1(kernel_val_3_V_4_c_full_n),
        .I2(kernel_val_3_V_3_c_full_n),
        .I3(kernel_val_4_V_1_c_full_n),
        .I4(kernel_val_4_V_0_c_full_n),
        .I5(int_ap_ready_i_2_0),
        .O(int_ap_ready_i_4_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    int_ap_ready_i_6
       (.I0(kernel_val_4_V_3_c_full_n),
        .I1(kernel_val_4_V_2_c_full_n),
        .I2(kernel_val_0_V_0_c_full_n),
        .I3(kernel_val_4_V_4_c_full_n),
        .O(int_ap_ready_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_27
   (out,
    ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_4_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__1 
       (.I0(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993_reg),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__22 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__22 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_4_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_4_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_4_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_4_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_4_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_4_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_4_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_28
   (out,
    r_V_2_4_1_i_reg_4058_reg,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input r_V_2_4_1_i_reg_4058_reg;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire r_V_2_4_1_i_reg_4058_reg;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_4_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__23 
       (.I0(r_V_2_4_1_i_reg_4058_reg),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__21 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__21 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_4_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_4_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_4_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_4_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_4_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_4_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_4_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_29
   (out,
    r_V_2_4_i_reg_4048_reg,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input r_V_2_4_i_reg_4048_reg;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire r_V_2_4_i_reg_4048_reg;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_4_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__2 
       (.I0(r_V_2_4_i_reg_4048_reg),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__20 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__20 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_4_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_4_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_4_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_4_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_4_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_4_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_4_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_4_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_30
   (out,
    ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_3_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__22 
       (.I0(ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__19 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__19 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_3_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_3_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_3_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_3_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_3_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_3_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_3_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_31
   (out,
    r_V_2_3_3_i_reg_3973_reg,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input r_V_2_3_3_i_reg_3973_reg;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire r_V_2_3_3_i_reg_3973_reg;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__3 
       (.I0(r_V_2_3_3_i_reg_3973_reg),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__18 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__18 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_32
   (out,
    r_V_2_3_2_i_reg_3963_reg,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input r_V_2_3_2_i_reg_3963_reg;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire r_V_2_3_2_i_reg_3963_reg;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_3_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__21 
       (.I0(r_V_2_3_2_i_reg_3963_reg),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__17 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__17 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_3_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_3_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_3_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_3_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_3_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_3_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_3_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_33
   (out,
    r_V_2_3_1_i_reg_4038_reg,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input r_V_2_3_1_i_reg_4038_reg;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire r_V_2_3_1_i_reg_4038_reg;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_3_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__4 
       (.I0(r_V_2_3_1_i_reg_4038_reg),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__16 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__16 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_3_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_3_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_3_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_3_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_3_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_3_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_3_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_34
   (out,
    tmp48_reg_3891_reg,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input tmp48_reg_3891_reg;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire tmp48_reg_3891_reg;

  (* srl_bus_name = "inst/\kernel_val_3_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__20 
       (.I0(tmp48_reg_3891_reg),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__15 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__15 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_3_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_3_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_3_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_3_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_3_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_3_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_3_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_3_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_35
   (out,
    r_V_2_2_4_i_reg_3917_reg,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input r_V_2_2_4_i_reg_3917_reg;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire r_V_2_2_4_i_reg_3917_reg;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_2_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__5 
       (.I0(r_V_2_2_4_i_reg_3917_reg),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__14 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__14 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_2_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_2_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_2_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_2_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_2_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_2_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_2_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_36
   (out,
    tmp_72_reg_3923_reg,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input tmp_72_reg_3923_reg;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire tmp_72_reg_3923_reg;

  (* srl_bus_name = "inst/\kernel_val_2_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__19 
       (.I0(tmp_72_reg_3923_reg),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__13 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__13 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_2_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_2_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_2_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_2_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_2_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_2_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_2_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_37
   (out,
    r_V_2_2_2_i_reg_3906_reg,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input r_V_2_2_2_i_reg_3906_reg;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire r_V_2_2_2_i_reg_3906_reg;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__6 
       (.I0(r_V_2_2_2_i_reg_3906_reg),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__12 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__12 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_38
   (internal_full_n_reg,
    out,
    r_V_2_2_1_i_reg_3866_reg,
    kernel_val_1_V_4_c_full_n,
    kernel_val_2_V_0_c_full_n,
    kernel_val_2_V_3_c_full_n,
    kernel_val_2_V_2_c_full_n,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output internal_full_n_reg;
  output [7:0]out;
  input r_V_2_2_1_i_reg_3866_reg;
  input kernel_val_1_V_4_c_full_n;
  input kernel_val_2_V_0_c_full_n;
  input kernel_val_2_V_3_c_full_n;
  input kernel_val_2_V_2_c_full_n;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire [7:0]in;
  wire internal_full_n_reg;
  wire kernel_val_1_V_4_c_full_n;
  wire kernel_val_2_V_0_c_full_n;
  wire kernel_val_2_V_2_c_full_n;
  wire kernel_val_2_V_3_c_full_n;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire r_V_2_2_1_i_reg_3866_reg;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__18 
       (.I0(r_V_2_2_1_i_reg_3866_reg),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__11 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__11 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    int_ap_ready_i_5
       (.I0(r_V_2_2_1_i_reg_3866_reg),
        .I1(kernel_val_1_V_4_c_full_n),
        .I2(kernel_val_2_V_0_c_full_n),
        .I3(kernel_val_2_V_3_c_full_n),
        .I4(kernel_val_2_V_2_c_full_n),
        .O(internal_full_n_reg));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_39
   (out,
    tmp49_reg_3928_reg,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input tmp49_reg_3928_reg;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire tmp49_reg_3928_reg;

  (* srl_bus_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__7 
       (.I0(tmp49_reg_3928_reg),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__10 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__10 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_2_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_40
   (out,
    r_V_2_1_4_i_reg_3856_reg,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input r_V_2_1_4_i_reg_3856_reg;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire r_V_2_1_4_i_reg_3856_reg;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_1_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__17 
       (.I0(r_V_2_1_4_i_reg_3856_reg),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__9 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__9 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_1_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_1_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_1_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_1_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_1_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_1_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_1_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_41
   (out,
    tmp47_reg_3886_reg,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input tmp47_reg_3886_reg;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire tmp47_reg_3886_reg;

  (* srl_bus_name = "inst/\kernel_val_1_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__8 
       (.I0(tmp47_reg_3886_reg),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__8 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__8 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_1_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_1_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_1_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_1_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_1_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_1_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_1_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_42
   (out,
    tmp37_reg_3881_reg,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input tmp37_reg_3881_reg;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire tmp37_reg_3881_reg;

  (* srl_bus_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__16 
       (.I0(tmp37_reg_3881_reg),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__7 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__7 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_43
   (internal_full_n_reg,
    out,
    r_V_2_1_1_i_reg_3851_reg,
    kernel_val_1_V_0_c_full_n,
    kernel_val_1_V_3_c_full_n,
    kernel_val_1_V_2_c_full_n,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output internal_full_n_reg;
  output [7:0]out;
  input r_V_2_1_1_i_reg_3851_reg;
  input kernel_val_1_V_0_c_full_n;
  input kernel_val_1_V_3_c_full_n;
  input kernel_val_1_V_2_c_full_n;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire [7:0]in;
  wire internal_full_n_reg;
  wire kernel_val_1_V_0_c_full_n;
  wire kernel_val_1_V_2_c_full_n;
  wire kernel_val_1_V_3_c_full_n;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire r_V_2_1_1_i_reg_3851_reg;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__9 
       (.I0(r_V_2_1_1_i_reg_3851_reg),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__6 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__6 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    int_ap_ready_i_8
       (.I0(r_V_2_1_1_i_reg_3851_reg),
        .I1(kernel_val_1_V_0_c_full_n),
        .I2(kernel_val_1_V_3_c_full_n),
        .I3(kernel_val_1_V_2_c_full_n),
        .O(internal_full_n_reg));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_44
   (out,
    tmp38_reg_3901_reg,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input tmp38_reg_3901_reg;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire tmp38_reg_3901_reg;

  (* srl_bus_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__15 
       (.I0(tmp38_reg_3901_reg),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__5 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__5 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_1_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_45
   (out,
    tmp36_reg_3896_reg,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input tmp36_reg_3896_reg;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire tmp36_reg_3896_reg;

  (* srl_bus_name = "inst/\kernel_val_0_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__10 
       (.I0(tmp36_reg_3896_reg),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__4 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_0_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_0_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_0_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_0_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_0_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_0_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_0_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_4_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_46
   (internal_full_n_reg,
    out,
    tmp35_reg_3876_reg,
    kernel_val_0_V_4_c_full_n,
    kernel_val_0_V_1_c_full_n,
    kernel_val_0_V_2_c_full_n,
    int_ap_ready_i_4,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output internal_full_n_reg;
  output [7:0]out;
  input tmp35_reg_3876_reg;
  input kernel_val_0_V_4_c_full_n;
  input kernel_val_0_V_1_c_full_n;
  input kernel_val_0_V_2_c_full_n;
  input int_ap_ready_i_4;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire [7:0]in;
  wire int_ap_ready_i_4;
  wire internal_full_n_reg;
  wire kernel_val_0_V_1_c_full_n;
  wire kernel_val_0_V_2_c_full_n;
  wire kernel_val_0_V_4_c_full_n;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire tmp35_reg_3876_reg;

  (* srl_bus_name = "inst/\kernel_val_0_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__14 
       (.I0(tmp35_reg_3876_reg),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_0_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_0_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_0_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_0_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_0_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_0_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_0_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_3_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    int_ap_ready_i_7
       (.I0(tmp35_reg_3876_reg),
        .I1(kernel_val_0_V_4_c_full_n),
        .I2(kernel_val_0_V_1_c_full_n),
        .I3(kernel_val_0_V_2_c_full_n),
        .I4(int_ap_ready_i_4),
        .O(internal_full_n_reg));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_47
   (out,
    r_V_2_0_2_i_reg_3836_reg,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input r_V_2_0_2_i_reg_3836_reg;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire r_V_2_0_2_i_reg_3836_reg;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__11 
       (.I0(r_V_2_0_2_i_reg_3836_reg),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_2_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_48
   (out,
    r_V_2_0_1_i_reg_3831_reg,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input r_V_2_0_1_i_reg_3831_reg;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire r_V_2_0_1_i_reg_3831_reg;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__13 
       (.I0(r_V_2_0_1_i_reg_3831_reg),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_1_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_49
   (out,
    p_Val2_4_0_1_i_reg_3871_reg,
    Block_proc_U0_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input p_Val2_4_0_1_i_reg_3871_reg;
  input Block_proc_U0_ap_ready;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire Block_proc_U0_ap_ready;
  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire p_Val2_4_0_1_i_reg_3871_reg;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__12 
       (.I0(p_Val2_4_0_1_i_reg_3871_reg),
        .I1(Block_proc_U0_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\kernel_val_0_V_0_c_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w9_d3_A
   (col_packets_cast_loc_full_n,
    col_packets_cast_loc_empty_n,
    D,
    out,
    ap_clk,
    Filter2D_U0_ap_start,
    p_lshr_f_cast_loc_c_empty_n,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    Loop_2_proc_U0_col_packets_cast_loc_read,
    Block_Mat_exit212359_U0_col_packets_cast_out_out_write,
    shiftReg_ce,
    Q,
    ap_rst_n_inv);
  output col_packets_cast_loc_full_n;
  output col_packets_cast_loc_empty_n;
  output [0:0]D;
  output [8:0]out;
  input ap_clk;
  input Filter2D_U0_ap_start;
  input p_lshr_f_cast_loc_c_empty_n;
  input [0:0]\ap_CS_fsm_reg[1] ;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input Loop_2_proc_U0_col_packets_cast_loc_read;
  input Block_Mat_exit212359_U0_col_packets_cast_out_out_write;
  input shiftReg_ce;
  input [8:0]Q;
  input ap_rst_n_inv;

  wire Block_Mat_exit212359_U0_col_packets_cast_out_out_write;
  wire [0:0]D;
  wire Filter2D_U0_ap_start;
  wire Loop_2_proc_U0_col_packets_cast_loc_read;
  wire [8:0]Q;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire col_packets_cast_loc_empty_n;
  wire col_packets_cast_loc_full_n;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_full_n_i_1__2_n_0;
  wire internal_full_n_i_2__26_n_0;
  wire internal_full_n_i_3__2_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [8:0]out;
  wire p_lshr_f_cast_loc_c_empty_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w9_d3_A_shiftReg_51 U_fifo_w9_d3_A_ram
       (.Q(Q),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(col_packets_cast_loc_empty_n),
        .I1(Filter2D_U0_ap_start),
        .I2(p_lshr_f_cast_loc_c_empty_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .O(D));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(col_packets_cast_loc_empty_n),
        .I3(Loop_2_proc_U0_col_packets_cast_loc_read),
        .I4(internal_full_n_i_3__2_n_0),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(col_packets_cast_loc_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n_i_2__26_n_0),
        .I1(internal_full_n_i_3__2_n_0),
        .I2(mOutPtr[1]),
        .I3(col_packets_cast_loc_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__26
       (.I0(col_packets_cast_loc_empty_n),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(p_lshr_f_cast_loc_c_empty_n),
        .I3(Filter2D_U0_ap_start),
        .I4(col_packets_cast_loc_full_n),
        .I5(Block_Mat_exit212359_U0_col_packets_cast_out_out_write),
        .O(internal_full_n_i_2__26_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    internal_full_n_i_3__2
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_full_n_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_4__0
       (.I0(Filter2D_U0_ap_start),
        .I1(p_lshr_f_cast_loc_c_empty_n),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(col_packets_cast_loc_empty_n),
        .I4(Block_Mat_exit212359_U0_col_packets_cast_out_out_write),
        .I5(col_packets_cast_loc_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(col_packets_cast_loc_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(col_packets_cast_loc_empty_n),
        .I1(Loop_2_proc_U0_col_packets_cast_loc_read),
        .I2(col_packets_cast_loc_full_n),
        .I3(Block_Mat_exit212359_U0_col_packets_cast_out_out_write),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_Mat_exit212359_U0_col_packets_cast_out_out_write),
        .I2(col_packets_cast_loc_full_n),
        .I3(Loop_2_proc_U0_col_packets_cast_loc_read),
        .I4(col_packets_cast_loc_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(Loop_2_proc_U0_col_packets_cast_loc_read),
        .I4(col_packets_cast_loc_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d3_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w9_d3_A_25
   (p_lshr_f_cast_loc_c_full_n,
    p_lshr_f_cast_loc_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    Loop_2_proc_U0_col_packets_cast_loc_read,
    col_packets_cast_loc_empty_n,
    Filter2D_U0_ap_start,
    internal_full_n_reg_0,
    Block_Mat_exit212359_U0_col_packets_cast_out_out_write,
    shiftReg_ce,
    \p_lshr_f_cast_loc_rea_reg_344_reg[8] ,
    ap_rst_n_inv);
  output p_lshr_f_cast_loc_c_full_n;
  output p_lshr_f_cast_loc_c_empty_n;
  output [8:0]out;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input Loop_2_proc_U0_col_packets_cast_loc_read;
  input col_packets_cast_loc_empty_n;
  input Filter2D_U0_ap_start;
  input [0:0]internal_full_n_reg_0;
  input Block_Mat_exit212359_U0_col_packets_cast_out_out_write;
  input shiftReg_ce;
  input [8:0]\p_lshr_f_cast_loc_rea_reg_344_reg[8] ;
  input ap_rst_n_inv;

  wire Block_Mat_exit212359_U0_col_packets_cast_out_out_write;
  wire Filter2D_U0_ap_start;
  wire Loop_2_proc_U0_col_packets_cast_loc_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire col_packets_cast_loc_empty_n;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_full_n_i_1__1_n_0;
  wire internal_full_n_i_2__25_n_0;
  wire internal_full_n_i_3__1_n_0;
  wire [0:0]internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [8:0]out;
  wire p_lshr_f_cast_loc_c_empty_n;
  wire p_lshr_f_cast_loc_c_full_n;
  wire [8:0]\p_lshr_f_cast_loc_rea_reg_344_reg[8] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w9_d3_A_shiftReg U_fifo_w9_d3_A_ram
       (.ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .out(out),
        .\p_lshr_f_cast_loc_rea_reg_344_reg[8] (\p_lshr_f_cast_loc_rea_reg_344_reg[8] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(p_lshr_f_cast_loc_c_empty_n),
        .I3(Loop_2_proc_U0_col_packets_cast_loc_read),
        .I4(internal_full_n_i_3__1_n_0),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(p_lshr_f_cast_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n_i_2__25_n_0),
        .I1(internal_full_n_i_3__1_n_0),
        .I2(mOutPtr[1]),
        .I3(p_lshr_f_cast_loc_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__25
       (.I0(p_lshr_f_cast_loc_c_empty_n),
        .I1(internal_full_n_reg_0),
        .I2(Filter2D_U0_ap_start),
        .I3(col_packets_cast_loc_empty_n),
        .I4(p_lshr_f_cast_loc_c_full_n),
        .I5(Block_Mat_exit212359_U0_col_packets_cast_out_out_write),
        .O(internal_full_n_i_2__25_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    internal_full_n_i_3__1
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_full_n_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_4
       (.I0(col_packets_cast_loc_empty_n),
        .I1(Filter2D_U0_ap_start),
        .I2(internal_full_n_reg_0),
        .I3(p_lshr_f_cast_loc_c_empty_n),
        .I4(Block_Mat_exit212359_U0_col_packets_cast_out_out_write),
        .I5(p_lshr_f_cast_loc_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(p_lshr_f_cast_loc_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(p_lshr_f_cast_loc_c_empty_n),
        .I1(Loop_2_proc_U0_col_packets_cast_loc_read),
        .I2(p_lshr_f_cast_loc_c_full_n),
        .I3(Block_Mat_exit212359_U0_col_packets_cast_out_out_write),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_Mat_exit212359_U0_col_packets_cast_out_out_write),
        .I2(p_lshr_f_cast_loc_c_full_n),
        .I3(Loop_2_proc_U0_col_packets_cast_loc_read),
        .I4(p_lshr_f_cast_loc_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(Loop_2_proc_U0_col_packets_cast_loc_read),
        .I4(p_lshr_f_cast_loc_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w9_d3_A_shiftReg
   (out,
    mOutPtr,
    shiftReg_ce,
    \p_lshr_f_cast_loc_rea_reg_344_reg[8] ,
    ap_clk);
  output [8:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [8:0]\p_lshr_f_cast_loc_rea_reg_344_reg[8] ;
  input ap_clk;

  wire ap_clk;
  wire [2:0]mOutPtr;
  wire [8:0]out;
  wire [8:0]\p_lshr_f_cast_loc_rea_reg_344_reg[8] ;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\p_lshr_f_cast_loc_c_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_lshr_f_cast_loc_c_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_lshr_f_cast_loc_rea_reg_344_reg[8] [0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\p_lshr_f_cast_loc_c_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_lshr_f_cast_loc_c_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_lshr_f_cast_loc_rea_reg_344_reg[8] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\p_lshr_f_cast_loc_c_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_lshr_f_cast_loc_c_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_lshr_f_cast_loc_rea_reg_344_reg[8] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\p_lshr_f_cast_loc_c_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_lshr_f_cast_loc_c_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_lshr_f_cast_loc_rea_reg_344_reg[8] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\p_lshr_f_cast_loc_c_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_lshr_f_cast_loc_c_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_lshr_f_cast_loc_rea_reg_344_reg[8] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\p_lshr_f_cast_loc_c_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_lshr_f_cast_loc_c_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_lshr_f_cast_loc_rea_reg_344_reg[8] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\p_lshr_f_cast_loc_c_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_lshr_f_cast_loc_c_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_lshr_f_cast_loc_rea_reg_344_reg[8] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\p_lshr_f_cast_loc_c_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_lshr_f_cast_loc_c_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_lshr_f_cast_loc_rea_reg_344_reg[8] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\p_lshr_f_cast_loc_c_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_lshr_f_cast_loc_c_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_lshr_f_cast_loc_rea_reg_344_reg[8] [8]),
        .Q(out[8]));
endmodule

(* ORIG_REF_NAME = "fifo_w9_d3_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w9_d3_A_shiftReg_51
   (out,
    mOutPtr,
    shiftReg_ce,
    Q,
    ap_clk);
  output [8:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [8:0]Q;
  input ap_clk;

  wire [8:0]Q;
  wire ap_clk;
  wire [2:0]mOutPtr;
  wire [8:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\col_packets_cast_loc_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(out[8]));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CONTROL_BUS_ADDR_WIDTH = "7" *) (* C_S_AXI_CONTROL_BUS_DATA_WIDTH = "32" *) 
(* C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_5
   (s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_AWADDR,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_WREADY,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_ARREADY,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_RREADY,
    s_axi_CONTROL_BUS_RDATA,
    s_axi_CONTROL_BUS_RRESP,
    s_axi_CONTROL_BUS_BVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    AXI_LITE_clk,
    ap_rst_n_AXI_LITE_clk,
    in_stream_TDATA,
    in_stream_TUSER,
    in_stream_TLAST,
    out_stream_TDATA,
    out_stream_TUSER,
    out_stream_TLAST,
    in_stream_TVALID,
    in_stream_TREADY,
    out_stream_TVALID,
    out_stream_TREADY);
  input s_axi_CONTROL_BUS_AWVALID;
  output s_axi_CONTROL_BUS_AWREADY;
  input [6:0]s_axi_CONTROL_BUS_AWADDR;
  input s_axi_CONTROL_BUS_WVALID;
  output s_axi_CONTROL_BUS_WREADY;
  input [31:0]s_axi_CONTROL_BUS_WDATA;
  input [3:0]s_axi_CONTROL_BUS_WSTRB;
  input s_axi_CONTROL_BUS_ARVALID;
  output s_axi_CONTROL_BUS_ARREADY;
  input [6:0]s_axi_CONTROL_BUS_ARADDR;
  output s_axi_CONTROL_BUS_RVALID;
  input s_axi_CONTROL_BUS_RREADY;
  output [31:0]s_axi_CONTROL_BUS_RDATA;
  output [1:0]s_axi_CONTROL_BUS_RRESP;
  output s_axi_CONTROL_BUS_BVALID;
  input s_axi_CONTROL_BUS_BREADY;
  output [1:0]s_axi_CONTROL_BUS_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input AXI_LITE_clk;
  input ap_rst_n_AXI_LITE_clk;
  input [31:0]in_stream_TDATA;
  input [0:0]in_stream_TUSER;
  input [0:0]in_stream_TLAST;
  output [31:0]out_stream_TDATA;
  output [0:0]out_stream_TUSER;
  output [0:0]out_stream_TLAST;
  input in_stream_TVALID;
  output in_stream_TREADY;
  output out_stream_TVALID;
  input out_stream_TREADY;

  wire \<const0> ;
  wire AXI_LITE_clk;
  wire Block_Mat_exit212359_U0_ap_continue;
  wire Block_Mat_exit212359_U0_ap_ready;
  wire [19:0]Block_Mat_exit212359_U0_ap_return;
  wire Block_Mat_exit212359_U0_col_packets_cast_out_out_write;
  wire Block_Mat_exit212359_U0_n_10;
  wire Block_Mat_exit212359_U0_n_11;
  wire Block_Mat_exit212359_U0_n_12;
  wire Block_Mat_exit212359_U0_n_2;
  wire Block_Mat_exit212359_U0_n_4;
  wire Block_Mat_exit212359_U0_n_7;
  wire Block_proc_U0_ap_ready;
  wire [7:0]Block_proc_U0_kernel_val_0_V_0_out_din;
  wire [7:0]Block_proc_U0_kernel_val_0_V_1_out_din;
  wire [7:0]Block_proc_U0_kernel_val_0_V_2_out_din;
  wire [7:0]Block_proc_U0_kernel_val_0_V_3_out_din;
  wire [7:0]Block_proc_U0_kernel_val_0_V_4_out_din;
  wire [7:0]Block_proc_U0_kernel_val_1_V_0_out_din;
  wire [7:0]Block_proc_U0_kernel_val_1_V_1_out_din;
  wire [7:0]Block_proc_U0_kernel_val_1_V_2_out_din;
  wire [7:0]Block_proc_U0_kernel_val_1_V_3_out_din;
  wire [7:0]Block_proc_U0_kernel_val_1_V_4_out_din;
  wire [7:0]Block_proc_U0_kernel_val_2_V_0_out_din;
  wire [7:0]Block_proc_U0_kernel_val_2_V_1_out_din;
  wire [7:0]Block_proc_U0_kernel_val_2_V_2_out_din;
  wire [7:0]Block_proc_U0_kernel_val_2_V_3_out_din;
  wire [7:0]Block_proc_U0_kernel_val_2_V_4_out_din;
  wire [7:0]Block_proc_U0_kernel_val_3_V_0_out_din;
  wire [7:0]Block_proc_U0_kernel_val_3_V_1_out_din;
  wire [7:0]Block_proc_U0_kernel_val_3_V_2_out_din;
  wire [7:0]Block_proc_U0_kernel_val_3_V_3_out_din;
  wire [7:0]Block_proc_U0_kernel_val_3_V_4_out_din;
  wire [7:0]Block_proc_U0_kernel_val_4_V_0_out_din;
  wire [7:0]Block_proc_U0_kernel_val_4_V_1_out_din;
  wire [7:0]Block_proc_U0_kernel_val_4_V_2_out_din;
  wire [7:0]Block_proc_U0_kernel_val_4_V_3_out_din;
  wire Block_proc_U0_n_0;
  wire Block_proc_U0_n_2;
  wire Block_proc_U0_n_4;
  wire [4:2]Block_proc_U0_par_V_address0;
  wire Block_proc_U0_par_V_ce0;
  wire Filter2D_U0_ap_start;
  wire Filter2D_U0_n_100;
  wire Filter2D_U0_n_101;
  wire Filter2D_U0_n_102;
  wire Filter2D_U0_n_103;
  wire Filter2D_U0_n_104;
  wire Filter2D_U0_n_105;
  wire Filter2D_U0_n_106;
  wire Filter2D_U0_n_107;
  wire Filter2D_U0_n_108;
  wire Filter2D_U0_n_109;
  wire Filter2D_U0_n_110;
  wire Filter2D_U0_n_111;
  wire Filter2D_U0_n_112;
  wire Filter2D_U0_n_113;
  wire Filter2D_U0_n_114;
  wire Filter2D_U0_n_115;
  wire Filter2D_U0_n_116;
  wire Filter2D_U0_n_117;
  wire Filter2D_U0_n_118;
  wire Filter2D_U0_n_119;
  wire Filter2D_U0_n_120;
  wire Filter2D_U0_n_121;
  wire Filter2D_U0_n_122;
  wire Filter2D_U0_n_123;
  wire Filter2D_U0_n_124;
  wire Filter2D_U0_n_125;
  wire Filter2D_U0_n_126;
  wire Filter2D_U0_n_127;
  wire Filter2D_U0_n_128;
  wire Filter2D_U0_n_129;
  wire Filter2D_U0_n_130;
  wire Filter2D_U0_n_131;
  wire Filter2D_U0_n_132;
  wire Filter2D_U0_n_133;
  wire Filter2D_U0_n_134;
  wire Filter2D_U0_n_135;
  wire Filter2D_U0_n_136;
  wire Filter2D_U0_n_137;
  wire Filter2D_U0_n_138;
  wire Filter2D_U0_n_139;
  wire Filter2D_U0_n_140;
  wire Filter2D_U0_n_141;
  wire Filter2D_U0_n_142;
  wire Filter2D_U0_n_143;
  wire Filter2D_U0_n_144;
  wire Filter2D_U0_n_145;
  wire Filter2D_U0_n_146;
  wire Filter2D_U0_n_147;
  wire Filter2D_U0_n_148;
  wire Filter2D_U0_n_149;
  wire Filter2D_U0_n_150;
  wire Filter2D_U0_n_151;
  wire Filter2D_U0_n_154;
  wire Filter2D_U0_n_155;
  wire Filter2D_U0_n_22;
  wire Filter2D_U0_n_23;
  wire Filter2D_U0_n_24;
  wire Filter2D_U0_n_25;
  wire Filter2D_U0_n_26;
  wire Filter2D_U0_n_27;
  wire Filter2D_U0_n_28;
  wire Filter2D_U0_n_29;
  wire Filter2D_U0_n_30;
  wire Filter2D_U0_n_31;
  wire Filter2D_U0_n_36;
  wire Filter2D_U0_n_38;
  wire Filter2D_U0_n_43;
  wire Filter2D_U0_n_44;
  wire Filter2D_U0_n_45;
  wire Filter2D_U0_n_46;
  wire Filter2D_U0_n_47;
  wire Filter2D_U0_n_48;
  wire Filter2D_U0_n_49;
  wire Filter2D_U0_n_5;
  wire Filter2D_U0_n_50;
  wire Filter2D_U0_n_51;
  wire Filter2D_U0_n_52;
  wire Filter2D_U0_n_53;
  wire Filter2D_U0_n_54;
  wire Filter2D_U0_n_55;
  wire Filter2D_U0_n_56;
  wire Filter2D_U0_n_57;
  wire Filter2D_U0_n_58;
  wire Filter2D_U0_n_59;
  wire Filter2D_U0_n_60;
  wire Filter2D_U0_n_61;
  wire Filter2D_U0_n_62;
  wire Filter2D_U0_n_63;
  wire Filter2D_U0_n_64;
  wire Filter2D_U0_n_65;
  wire Filter2D_U0_n_66;
  wire Filter2D_U0_n_67;
  wire Filter2D_U0_n_68;
  wire Filter2D_U0_n_69;
  wire Filter2D_U0_n_7;
  wire Filter2D_U0_n_70;
  wire Filter2D_U0_n_71;
  wire Filter2D_U0_n_72;
  wire Filter2D_U0_n_73;
  wire Filter2D_U0_n_74;
  wire Filter2D_U0_n_75;
  wire Filter2D_U0_n_76;
  wire Filter2D_U0_n_77;
  wire Filter2D_U0_n_78;
  wire Filter2D_U0_n_79;
  wire Filter2D_U0_n_80;
  wire Filter2D_U0_n_81;
  wire Filter2D_U0_n_82;
  wire Filter2D_U0_n_83;
  wire Filter2D_U0_n_84;
  wire Filter2D_U0_n_85;
  wire Filter2D_U0_n_86;
  wire Filter2D_U0_n_87;
  wire Filter2D_U0_n_88;
  wire Filter2D_U0_n_89;
  wire Filter2D_U0_n_90;
  wire Filter2D_U0_n_91;
  wire Filter2D_U0_n_92;
  wire Filter2D_U0_n_93;
  wire Filter2D_U0_n_94;
  wire Filter2D_U0_n_95;
  wire Filter2D_U0_n_96;
  wire Filter2D_U0_n_97;
  wire Filter2D_U0_n_98;
  wire Filter2D_U0_n_99;
  wire [7:0]Filter2D_U0_p_dst_data_stream_V_din;
  wire Filter2D_U0_p_src_data_stream_V_read;
  wire Loop_1_proc_U0_ap_idle;
  wire Loop_1_proc_U0_ap_ready;
  wire [7:0]Loop_1_proc_U0_g_img_0_data_stream_0_V_din;
  wire Loop_1_proc_U0_n_1;
  wire Loop_1_proc_U0_n_5;
  wire Loop_2_proc_U0_ap_done;
  wire Loop_2_proc_U0_col_packets_cast_loc_read;
  wire Loop_2_proc_U0_g_img_1_data_stream_0_V_read;
  wire Loop_2_proc_U0_n_16;
  wire Loop_2_proc_U0_n_20;
  wire Loop_2_proc_U0_n_8;
  wire Loop_2_proc_U0_n_9;
  wire ap_CS_fsm_state26;
  wire [1:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire [10:0]ap_phi_mux_r1_i_i_phi_fu_174_p4;
  wire ap_rst_n;
  wire ap_rst_n_AXI_LITE_clk;
  wire ap_rst_n_inv;
  wire ap_sync_Block_Mat_exit212359_U0_ap_ready;
  wire ap_sync_Loop_1_proc_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_Mat_exit212359_U0_ap_ready;
  wire ap_sync_reg_Block_proc_U0_ap_ready;
  wire ap_sync_reg_Loop_1_proc_U0_ap_ready_reg_n_0;
  wire brmerge_i_fu_1813_p2;
  wire [2:2]col_assign_1_t_i_fu_1830_p2;
  wire [8:0]col_packets_cast_loc_dout;
  wire col_packets_cast_loc_empty_n;
  wire col_packets_cast_loc_full_n;
  wire [11:0]cols;
  wire exitcond388_i_i_fu_1678_p2;
  wire exitcond389_i_i_fu_1180_p2;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_0;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_1;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_10;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_105;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_106;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_107;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_108;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_109;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_11;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_110;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_111;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_112;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_113;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_115;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_116;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_117;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_12;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_120;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_127;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_128;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_129;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_13;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_130;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_131;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_132;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_133;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_134;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_135;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_136;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_138;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_139;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_14;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_140;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_141;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_142;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_15;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_16;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_17;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_18;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_19;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_2;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_20;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_21;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_22;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_23;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_24;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_25;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_26;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_27;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_28;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_29;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_3;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_30;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_31;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_32;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_33;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_34;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_35;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_36;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_37;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_38;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_39;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_4;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_40;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_41;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_42;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_43;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_44;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_45;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_46;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_47;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_48;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_49;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_5;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_50;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_51;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_52;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_53;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_54;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_55;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_56;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_57;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_58;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_59;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_6;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_60;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_61;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_62;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_63;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_64;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_65;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_66;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_68;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_7;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_72;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_8;
  wire filter2D_hls_5_CONTROL_BUS_s_axi_U_n_9;
  wire [7:0]g_img_0_data_stream_s_dout;
  wire g_img_0_data_stream_s_empty_n;
  wire g_img_0_data_stream_s_full_n;
  wire g_img_1_data_stream_s_U_n_0;
  wire [7:0]g_img_1_data_stream_s_dout;
  wire g_img_1_data_stream_s_empty_n;
  wire g_img_1_data_stream_s_full_n;
  wire [31:0]in_stream_TDATA;
  wire in_stream_TREADY;
  wire in_stream_TVALID;
  wire int_par_V_ce1;
  wire interrupt;
  wire [7:0]kernel_val_0_V_0_c_dout;
  wire kernel_val_0_V_0_c_empty_n;
  wire kernel_val_0_V_0_c_full_n;
  wire \kernel_val_0_V_0_reg_832_reg[0]_i_4_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[0]_i_5_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[0]_i_6_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[0]_i_7_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[1]_i_4_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[1]_i_5_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[1]_i_6_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[1]_i_7_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[2]_i_4_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[2]_i_5_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[2]_i_6_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[2]_i_7_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[3]_i_4_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[3]_i_5_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[3]_i_6_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[3]_i_7_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[4]_i_4_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[4]_i_5_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[4]_i_6_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[4]_i_7_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[5]_i_4_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[5]_i_5_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[5]_i_6_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[5]_i_7_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[6]_i_4_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[6]_i_5_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[6]_i_6_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[6]_i_7_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[7]_i_4_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[7]_i_6_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[7]_i_7_n_0 ;
  wire \kernel_val_0_V_0_reg_832_reg[7]_i_8_n_0 ;
  wire [7:0]kernel_val_0_V_1_c_dout;
  wire kernel_val_0_V_1_c_empty_n;
  wire kernel_val_0_V_1_c_full_n;
  wire kernel_val_0_V_2_c_U_n_1;
  wire [7:0]kernel_val_0_V_2_c_dout;
  wire kernel_val_0_V_2_c_full_n;
  wire kernel_val_0_V_3_c_U_n_2;
  wire [7:0]kernel_val_0_V_3_c_dout;
  wire kernel_val_0_V_3_c_empty_n;
  wire kernel_val_0_V_3_c_full_n;
  wire [7:0]kernel_val_0_V_4_c_dout;
  wire kernel_val_0_V_4_c_empty_n;
  wire kernel_val_0_V_4_c_full_n;
  wire [7:0]kernel_val_1_V_0_c_dout;
  wire kernel_val_1_V_0_c_empty_n;
  wire kernel_val_1_V_0_c_full_n;
  wire kernel_val_1_V_1_c_U_n_2;
  wire [7:0]kernel_val_1_V_1_c_dout;
  wire kernel_val_1_V_1_c_empty_n;
  wire kernel_val_1_V_1_c_full_n;
  wire [7:0]kernel_val_1_V_2_c_dout;
  wire kernel_val_1_V_2_c_empty_n;
  wire kernel_val_1_V_2_c_full_n;
  wire [7:0]kernel_val_1_V_3_c_dout;
  wire kernel_val_1_V_3_c_empty_n;
  wire kernel_val_1_V_3_c_full_n;
  wire [7:0]kernel_val_1_V_4_c_dout;
  wire kernel_val_1_V_4_c_empty_n;
  wire kernel_val_1_V_4_c_full_n;
  wire [7:0]kernel_val_2_V_0_c_dout;
  wire kernel_val_2_V_0_c_empty_n;
  wire kernel_val_2_V_0_c_full_n;
  wire kernel_val_2_V_1_c_U_n_1;
  wire kernel_val_2_V_1_c_U_n_2;
  wire [7:0]kernel_val_2_V_1_c_dout;
  wire kernel_val_2_V_1_c_full_n;
  wire [7:0]kernel_val_2_V_2_c_dout;
  wire kernel_val_2_V_2_c_empty_n;
  wire kernel_val_2_V_2_c_full_n;
  wire [7:0]kernel_val_2_V_3_c_dout;
  wire kernel_val_2_V_3_c_empty_n;
  wire kernel_val_2_V_3_c_full_n;
  wire [7:0]kernel_val_2_V_4_c_dout;
  wire kernel_val_2_V_4_c_empty_n;
  wire kernel_val_2_V_4_c_full_n;
  wire [7:0]kernel_val_3_V_0_c_dout;
  wire kernel_val_3_V_0_c_empty_n;
  wire kernel_val_3_V_0_c_full_n;
  wire [7:0]kernel_val_3_V_1_c_dout;
  wire kernel_val_3_V_1_c_empty_n;
  wire kernel_val_3_V_1_c_full_n;
  wire kernel_val_3_V_2_c_U_n_1;
  wire [7:0]kernel_val_3_V_2_c_dout;
  wire kernel_val_3_V_2_c_full_n;
  wire [7:0]kernel_val_3_V_3_c_dout;
  wire kernel_val_3_V_3_c_empty_n;
  wire kernel_val_3_V_3_c_full_n;
  wire [7:0]kernel_val_3_V_4_c_dout;
  wire kernel_val_3_V_4_c_empty_n;
  wire kernel_val_3_V_4_c_full_n;
  wire [7:0]kernel_val_4_V_0_c_dout;
  wire kernel_val_4_V_0_c_empty_n;
  wire kernel_val_4_V_0_c_full_n;
  wire [7:0]kernel_val_4_V_1_c_dout;
  wire kernel_val_4_V_1_c_empty_n;
  wire kernel_val_4_V_1_c_full_n;
  wire [7:0]kernel_val_4_V_2_c_dout;
  wire kernel_val_4_V_2_c_empty_n;
  wire kernel_val_4_V_2_c_full_n;
  wire kernel_val_4_V_3_c_U_n_1;
  wire kernel_val_4_V_3_c_U_n_10;
  wire kernel_val_4_V_3_c_U_n_11;
  wire kernel_val_4_V_3_c_U_n_12;
  wire kernel_val_4_V_3_c_U_n_13;
  wire kernel_val_4_V_3_c_U_n_14;
  wire kernel_val_4_V_3_c_U_n_15;
  wire kernel_val_4_V_3_c_U_n_16;
  wire kernel_val_4_V_3_c_U_n_17;
  wire kernel_val_4_V_3_c_U_n_18;
  wire kernel_val_4_V_3_c_U_n_19;
  wire kernel_val_4_V_3_c_U_n_2;
  wire kernel_val_4_V_3_c_U_n_20;
  wire kernel_val_4_V_3_c_U_n_21;
  wire kernel_val_4_V_3_c_U_n_22;
  wire kernel_val_4_V_3_c_U_n_23;
  wire kernel_val_4_V_3_c_U_n_24;
  wire kernel_val_4_V_3_c_U_n_25;
  wire kernel_val_4_V_3_c_U_n_3;
  wire kernel_val_4_V_3_c_U_n_4;
  wire kernel_val_4_V_3_c_U_n_5;
  wire kernel_val_4_V_3_c_U_n_6;
  wire kernel_val_4_V_3_c_U_n_7;
  wire kernel_val_4_V_3_c_U_n_8;
  wire kernel_val_4_V_3_c_U_n_9;
  wire [7:0]kernel_val_4_V_3_c_dout;
  wire kernel_val_4_V_3_c_empty_n;
  wire [7:0]kernel_val_4_V_4_c_dout;
  wire kernel_val_4_V_4_c_empty_n;
  wire kernel_val_4_V_4_c_full_n;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire mOutPtr110_out_4;
  wire [31:0]out_stream_TDATA;
  wire [0:0]out_stream_TLAST;
  wire out_stream_TREADY;
  wire [0:0]out_stream_TUSER;
  wire out_stream_TVALID;
  wire p_0_in29_out;
  wire [2:2]p_assign_7_3_i_reg_3498;
  wire [2:1]p_assign_7_4_i_reg_3516;
  wire [8:0]p_lshr_f_cast_loc_c_dout;
  wire p_lshr_f_cast_loc_c_empty_n;
  wire p_lshr_f_cast_loc_c_full_n;
  wire [19:0]packets_cast_loc_cha_dout;
  wire packets_cast_loc_cha_empty_n;
  wire [7:0]par_V_q0;
  wire [8:3]r3_fu_241_p2;
  wire \rdata_reg[0]_i_3_n_0 ;
  wire \rdata_reg[10]_i_3_n_0 ;
  wire \rdata_reg[11]_i_3_n_0 ;
  wire \rdata_reg[12]_i_3_n_0 ;
  wire \rdata_reg[13]_i_3_n_0 ;
  wire \rdata_reg[14]_i_3_n_0 ;
  wire \rdata_reg[15]_i_3_n_0 ;
  wire \rdata_reg[16]_i_3_n_0 ;
  wire \rdata_reg[17]_i_3_n_0 ;
  wire \rdata_reg[18]_i_3_n_0 ;
  wire \rdata_reg[19]_i_3_n_0 ;
  wire \rdata_reg[1]_i_3_n_0 ;
  wire \rdata_reg[20]_i_3_n_0 ;
  wire \rdata_reg[21]_i_3_n_0 ;
  wire \rdata_reg[22]_i_3_n_0 ;
  wire \rdata_reg[23]_i_3_n_0 ;
  wire \rdata_reg[24]_i_3_n_0 ;
  wire \rdata_reg[25]_i_3_n_0 ;
  wire \rdata_reg[26]_i_3_n_0 ;
  wire \rdata_reg[27]_i_3_n_0 ;
  wire \rdata_reg[28]_i_3_n_0 ;
  wire \rdata_reg[29]_i_3_n_0 ;
  wire \rdata_reg[2]_i_3_n_0 ;
  wire \rdata_reg[30]_i_3_n_0 ;
  wire \rdata_reg[31]_i_6_n_0 ;
  wire \rdata_reg[3]_i_3_n_0 ;
  wire \rdata_reg[4]_i_3_n_0 ;
  wire \rdata_reg[5]_i_3_n_0 ;
  wire \rdata_reg[6]_i_3_n_0 ;
  wire \rdata_reg[7]_i_5_n_0 ;
  wire \rdata_reg[7]_i_6_n_0 ;
  wire \rdata_reg[8]_i_3_n_0 ;
  wire \rdata_reg[9]_i_3_n_0 ;
  wire rev_reg_3546;
  wire [19:0]rows;
  wire [6:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [6:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_2;
  wire shiftReg_ce_3;
  wire [10:2]t_V_1_reg_950_reg;
  wire [0:0]t_V_1_reg_950_reg__0;
  wire [1:1]t_V_1_reg_950_reg__0__0;
  wire tmp_120_1_i_fu_1385_p2;
  wire tmp_120_2_i_fu_1422_p2;
  wire tmp_120_3_i_fu_1459_p2;
  wire tmp_120_4_i_fu_1496_p2;
  wire tmp_120_i_fu_1343_p2;
  wire tmp_26_fu_1330_p3;
  wire [0:0]tmp_31_fu_1635_p3;
  wire [0:0]tmp_31_reg_3541;
  wire tmp_32_fu_1372_p3;
  wire tmp_42_fu_1409_p3;
  wire tmp_43_i_i_mid1_fu_247_p2;
  wire tmp_48_fu_1446_p3;
  wire tmp_52_fu_1483_p3;
  wire [0:0]tmp_5_fu_1563_p3;
  wire [0:0]tmp_5_reg_3526;
  wire tmp_67_reg_3591;
  wire [2:0]tmp_69_reg_3616;
  wire tmp_6_i_fu_1754_p2;
  wire tmp_8_i_fu_1767_p2;

  assign s_axi_CONTROL_BUS_BRESP[1] = \<const0> ;
  assign s_axi_CONTROL_BUS_BRESP[0] = \<const0> ;
  assign s_axi_CONTROL_BUS_RRESP[1] = \<const0> ;
  assign s_axi_CONTROL_BUS_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit212359 Block_Mat_exit212359_U0
       (.Block_Mat_exit212359_U0_ap_continue(Block_Mat_exit212359_U0_ap_continue),
        .Block_Mat_exit212359_U0_col_packets_cast_out_out_write(Block_Mat_exit212359_U0_col_packets_cast_out_out_write),
        .Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .Q(rows),
        .\ap_CS_fsm_reg[2]_0 (Block_Mat_exit212359_U0_n_11),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(Block_Mat_exit212359_U0_n_7),
        .ap_done_reg_reg_1(Block_Mat_exit212359_U0_n_12),
        .ap_idle(ap_idle),
        .ap_ready(Block_Mat_exit212359_U0_ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(Block_Mat_exit212359_U0_n_10),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_Block_Mat_exit212359_U0_ap_ready(ap_sync_Block_Mat_exit212359_U0_ap_ready),
        .ap_sync_Loop_1_proc_U0_ap_ready(ap_sync_Loop_1_proc_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_Mat_exit212359_U0_ap_ready(ap_sync_reg_Block_Mat_exit212359_U0_ap_ready),
        .ap_sync_reg_Block_proc_U0_ap_ready(ap_sync_reg_Block_proc_U0_ap_ready),
        .col_packets_cast_loc_full_n(col_packets_cast_loc_full_n),
        .in(Block_Mat_exit212359_U0_ap_return),
        .int_ap_idle_reg(Filter2D_U0_n_154),
        .int_ap_start_reg(Block_Mat_exit212359_U0_n_2),
        .int_ap_start_reg_0(Block_Mat_exit212359_U0_n_4),
        .p_lshr_f_cast_loc_c_full_n(p_lshr_f_cast_loc_c_full_n),
        .p_reg_reg(cols[10:2]),
        .packets_cast_loc_cha_empty_n(packets_cast_loc_cha_empty_n),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(shiftReg_ce_0),
        .shiftReg_ce_1(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_proc Block_proc_U0
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .Q({ap_CS_fsm_state26,Block_proc_U0_n_4}),
        .address0(Block_proc_U0_par_V_address0),
        .\ap_CS_fsm_reg[18]_0 (Block_proc_U0_n_2),
        .\ap_CS_fsm_reg[22]_0 (Block_proc_U0_n_0),
        .\ap_CS_fsm_reg[25]_0 (kernel_val_4_V_3_c_U_n_1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Block_proc_U0_ap_ready(ap_sync_reg_Block_proc_U0_ap_ready),
        .ce0(Block_proc_U0_par_V_ce0),
        .in(par_V_q0),
        .\int_par_V_shift_reg[0] (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_65),
        .\int_par_V_shift_reg[1] (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_64),
        .\kernel_val_0_V_0_reg_832_reg[7]_0 (Block_proc_U0_kernel_val_0_V_0_out_din),
        .\kernel_val_0_V_0_reg_832_reg[7]_i_5 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_66),
        .\kernel_val_0_V_1_reg_842_reg[7]_0 (Block_proc_U0_kernel_val_0_V_1_out_din),
        .\kernel_val_0_V_2_reg_852_reg[7]_0 (Block_proc_U0_kernel_val_0_V_2_out_din),
        .\kernel_val_0_V_3_reg_862_reg[7]_0 (Block_proc_U0_kernel_val_0_V_3_out_din),
        .\kernel_val_0_V_4_reg_872_reg[7]_0 (Block_proc_U0_kernel_val_0_V_4_out_din),
        .\kernel_val_1_V_0_reg_882_reg[7]_0 (Block_proc_U0_kernel_val_1_V_0_out_din),
        .\kernel_val_1_V_1_reg_892_reg[7]_0 (Block_proc_U0_kernel_val_1_V_1_out_din),
        .\kernel_val_1_V_2_reg_902_reg[7]_0 (Block_proc_U0_kernel_val_1_V_2_out_din),
        .\kernel_val_1_V_3_reg_912_reg[7]_0 (Block_proc_U0_kernel_val_1_V_3_out_din),
        .\kernel_val_1_V_4_reg_922_reg[7]_0 (Block_proc_U0_kernel_val_1_V_4_out_din),
        .\kernel_val_2_V_0_reg_932_reg[7]_0 (Block_proc_U0_kernel_val_2_V_0_out_din),
        .\kernel_val_2_V_1_reg_942_reg[7]_0 (Block_proc_U0_kernel_val_2_V_1_out_din),
        .\kernel_val_2_V_2_reg_952_reg[7]_0 (Block_proc_U0_kernel_val_2_V_2_out_din),
        .\kernel_val_2_V_3_reg_962_reg[7]_0 (Block_proc_U0_kernel_val_2_V_3_out_din),
        .\kernel_val_2_V_4_reg_972_reg[7]_0 (Block_proc_U0_kernel_val_2_V_4_out_din),
        .\kernel_val_3_V_0_reg_982_reg[7]_0 (Block_proc_U0_kernel_val_3_V_0_out_din),
        .\kernel_val_3_V_1_reg_992_reg[7]_0 (Block_proc_U0_kernel_val_3_V_1_out_din),
        .\kernel_val_3_V_2_reg_1002_reg[7]_0 (Block_proc_U0_kernel_val_3_V_2_out_din),
        .\kernel_val_3_V_3_reg_1012_reg[7]_0 (Block_proc_U0_kernel_val_3_V_3_out_din),
        .\kernel_val_3_V_4_reg_1022_reg[7]_0 (Block_proc_U0_kernel_val_3_V_4_out_din),
        .\kernel_val_4_V_0_reg_1032_reg[7]_0 (Block_proc_U0_kernel_val_4_V_0_out_din),
        .\kernel_val_4_V_1_reg_1042_reg[7]_0 (Block_proc_U0_kernel_val_4_V_1_out_din),
        .\kernel_val_4_V_2_reg_1052_reg[7]_0 (Block_proc_U0_kernel_val_4_V_2_out_din),
        .\kernel_val_4_V_3_reg_1062_reg[7]_0 (Block_proc_U0_kernel_val_4_V_3_out_din));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D Filter2D_U0
       (.ADDRBWRADDR(tmp_69_reg_3616),
        .CO(exitcond389_i_i_fu_1180_p2),
        .D(col_assign_1_t_i_fu_1830_p2),
        .DI(Filter2D_U0_n_66),
        .Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .Filter2D_U0_p_src_data_stream_V_read(Filter2D_U0_p_src_data_stream_V_read),
        .\ImagLoc_x_reg_3585_reg[0]_0 (Filter2D_U0_n_7),
        .\ImagLoc_x_reg_3585_reg[10]_0 ({Filter2D_U0_n_45,Filter2D_U0_n_46,Filter2D_U0_n_47,Filter2D_U0_n_48,Filter2D_U0_n_49,Filter2D_U0_n_50,Filter2D_U0_n_51,Filter2D_U0_n_52,Filter2D_U0_n_53,Filter2D_U0_n_54}),
        .\ImagLoc_x_reg_3585_reg[7]_0 ({Filter2D_U0_n_67,Filter2D_U0_n_68,Filter2D_U0_n_69,Filter2D_U0_n_70}),
        .\ImagLoc_x_reg_3585_reg[9]_0 (Filter2D_U0_n_75),
        .Loop_1_proc_U0_ap_idle(Loop_1_proc_U0_ap_idle),
        .Q({t_V_1_reg_950_reg,t_V_1_reg_950_reg__0__0,t_V_1_reg_950_reg__0}),
        .S(Filter2D_U0_n_63),
        .\ap_CS_fsm_reg[0]_0 (Filter2D_U0_n_151),
        .\ap_CS_fsm_reg[0]_1 (Filter2D_U0_n_154),
        .\ap_CS_fsm_reg[0]_2 (kernel_val_2_V_1_c_U_n_2),
        .\ap_CS_fsm_reg[2]_i_2 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_138),
        .ap_clk(ap_clk),
        .ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983_reg_0(kernel_val_3_V_4_c_dout),
        .ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003_reg_0(kernel_val_4_V_3_c_dout),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .brmerge_i_fu_1813_p2(brmerge_i_fu_1813_p2),
        .\exitcond388_i_i_reg_3576_reg[0]_0 (exitcond388_i_i_fu_1678_p2),
        .g_img_0_data_stream_s_empty_n(g_img_0_data_stream_s_empty_n),
        .g_img_1_data_stream_s_full_n(g_img_1_data_stream_s_full_n),
        .int_ap_idle_reg(Block_proc_U0_n_4),
        .int_ap_idle_reg_0(Loop_2_proc_U0_n_16),
        .internal_full_n_reg(Loop_1_proc_U0_n_1),
        .mOutPtr110_out(mOutPtr110_out),
        .\or_cond_i_i_i_reg_3607_reg[0]_i_3 (cols),
        .out(kernel_val_4_V_2_c_dout),
        .p_0_in29_out(p_0_in29_out),
        .p_Val2_4_0_1_i_reg_3871_reg_0(kernel_val_0_V_0_c_dout),
        .\p_Val2_s_reg_4124_reg[7]_0 (Filter2D_U0_p_dst_data_stream_V_din),
        .\p_assign_6_1_i_reg_3449_reg[0]_0 (tmp_5_fu_1563_p3),
        .\p_assign_6_1_i_reg_3449_reg[10]_0 ({Filter2D_U0_n_129,Filter2D_U0_n_130,Filter2D_U0_n_131,Filter2D_U0_n_132,Filter2D_U0_n_133,Filter2D_U0_n_134,Filter2D_U0_n_135,Filter2D_U0_n_136}),
        .\p_assign_6_1_i_reg_3449_reg[11]_0 (Filter2D_U0_n_138),
        .\p_assign_6_1_i_reg_3449_reg[1]_0 (Filter2D_U0_n_5),
        .\p_assign_6_1_i_reg_3449_reg[7]_0 ({Filter2D_U0_n_116,Filter2D_U0_n_117,Filter2D_U0_n_118,Filter2D_U0_n_119}),
        .\p_assign_6_1_i_reg_3449_reg[9]_0 (Filter2D_U0_n_137),
        .\p_assign_6_2_i_reg_3467_reg[10]_0 ({Filter2D_U0_n_101,Filter2D_U0_n_102,Filter2D_U0_n_103,Filter2D_U0_n_104,Filter2D_U0_n_105,Filter2D_U0_n_106,Filter2D_U0_n_107,Filter2D_U0_n_108,Filter2D_U0_n_109}),
        .\p_assign_6_2_i_reg_3467_reg[11]_0 (Filter2D_U0_n_115),
        .\p_assign_6_2_i_reg_3467_reg[1]_0 (Filter2D_U0_n_38),
        .\p_assign_6_2_i_reg_3467_reg[7]_0 ({Filter2D_U0_n_110,Filter2D_U0_n_111,Filter2D_U0_n_112,Filter2D_U0_n_113}),
        .\p_assign_6_2_i_reg_3467_reg[9]_0 (Filter2D_U0_n_114),
        .\p_assign_6_3_i_reg_3485_reg[10]_0 ({Filter2D_U0_n_120,Filter2D_U0_n_121,Filter2D_U0_n_122,Filter2D_U0_n_123,Filter2D_U0_n_124,Filter2D_U0_n_125,Filter2D_U0_n_126,Filter2D_U0_n_127,Filter2D_U0_n_128}),
        .\p_assign_6_3_i_reg_3485_reg[11]_0 (Filter2D_U0_n_150),
        .\p_assign_6_3_i_reg_3485_reg[7]_0 ({Filter2D_U0_n_145,Filter2D_U0_n_146,Filter2D_U0_n_147,Filter2D_U0_n_148}),
        .\p_assign_6_3_i_reg_3485_reg[9]_0 (Filter2D_U0_n_149),
        .\p_assign_6_4_i_reg_3503_reg[0]_0 (tmp_31_fu_1635_p3),
        .\p_assign_6_4_i_reg_3503_reg[10]_0 ({Filter2D_U0_n_92,Filter2D_U0_n_93,Filter2D_U0_n_94,Filter2D_U0_n_95,Filter2D_U0_n_96,Filter2D_U0_n_97,Filter2D_U0_n_98,Filter2D_U0_n_99,Filter2D_U0_n_100}),
        .\p_assign_6_4_i_reg_3503_reg[11]_0 (Filter2D_U0_n_144),
        .\p_assign_6_4_i_reg_3503_reg[1]_0 (Filter2D_U0_n_36),
        .\p_assign_6_4_i_reg_3503_reg[7]_0 ({Filter2D_U0_n_139,Filter2D_U0_n_140,Filter2D_U0_n_141,Filter2D_U0_n_142}),
        .\p_assign_6_4_i_reg_3503_reg[9]_0 (Filter2D_U0_n_143),
        .\p_assign_7_3_i_reg_3498_reg[2]_0 (p_assign_7_3_i_reg_3498),
        .\p_assign_7_4_i_reg_3516_reg[2]_0 (p_assign_7_4_i_reg_3516),
        .\p_p2_i_i_i_reg_3597_reg[10]_0 ({Filter2D_U0_n_43,Filter2D_U0_n_44}),
        .\p_p2_i_i_i_reg_3597_reg[2]_0 (Filter2D_U0_n_55),
        .\p_p2_i_i_i_reg_3597_reg[3]_0 (Filter2D_U0_n_56),
        .\p_p2_i_i_i_reg_3597_reg[4]_0 (Filter2D_U0_n_57),
        .\p_p2_i_i_i_reg_3597_reg[5]_0 (Filter2D_U0_n_58),
        .\p_p2_i_i_i_reg_3597_reg[6]_0 (Filter2D_U0_n_59),
        .\p_p2_i_i_i_reg_3597_reg[7]_0 (Filter2D_U0_n_60),
        .\p_p2_i_i_i_reg_3597_reg[7]_1 ({Filter2D_U0_n_71,Filter2D_U0_n_72,Filter2D_U0_n_73,Filter2D_U0_n_74}),
        .\p_p2_i_i_i_reg_3597_reg[8]_0 (Filter2D_U0_n_61),
        .\p_p2_i_i_i_reg_3597_reg[9]_0 (Filter2D_U0_n_62),
        .\p_p2_i_i_i_reg_3597_reg[9]_1 (Filter2D_U0_n_77),
        .r_V_2_0_1_i_reg_3831_reg_0(kernel_val_0_V_1_c_dout),
        .r_V_2_0_2_i_reg_3836_reg_0(kernel_val_0_V_2_c_dout),
        .r_V_2_1_1_i_reg_3851_reg_0(kernel_val_1_V_1_c_dout),
        .r_V_2_1_4_i_reg_3856_reg_0(kernel_val_1_V_4_c_dout),
        .r_V_2_2_1_i_reg_3866_reg_0(kernel_val_2_V_1_c_dout),
        .r_V_2_2_2_i_reg_3906_reg_0(kernel_val_2_V_2_c_dout),
        .r_V_2_2_4_i_reg_3917_reg_0(kernel_val_2_V_4_c_dout),
        .r_V_2_3_1_i_reg_4038_reg_0(kernel_val_3_V_1_c_dout),
        .r_V_2_3_2_i_reg_3963_reg_0(kernel_val_3_V_2_c_dout),
        .r_V_2_3_3_i_reg_3973_reg_0(kernel_val_3_V_3_c_dout),
        .r_V_2_4_1_i_reg_4058_reg_0(kernel_val_4_V_1_c_dout),
        .r_V_2_4_4_i_reg_4013_reg_0(kernel_val_4_V_4_c_dout),
        .r_V_2_4_i_reg_4048_reg_0(kernel_val_4_V_0_c_dout),
        .\reg_961_reg[7]_0 (g_img_0_data_stream_s_dout),
        .rev_reg_3546(rev_reg_3546),
        .\row_assign_8_1_t_i_reg_3556_reg[0]_0 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_140),
        .\row_assign_8_4_t_i_reg_3571_reg[0]_0 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_139),
        .shiftReg_ce(shiftReg_ce_2),
        .\t_V_reg_939_reg[10]_0 ({Filter2D_U0_n_22,Filter2D_U0_n_23,Filter2D_U0_n_24,Filter2D_U0_n_25,Filter2D_U0_n_26,Filter2D_U0_n_27,Filter2D_U0_n_28,Filter2D_U0_n_29,Filter2D_U0_n_30,Filter2D_U0_n_31}),
        .\t_V_reg_939_reg[4]_0 ({Filter2D_U0_n_64,Filter2D_U0_n_65}),
        .\t_V_reg_939_reg[8]_0 (Filter2D_U0_n_155),
        .tmp35_reg_3876_reg_0(kernel_val_0_V_3_c_dout),
        .tmp36_reg_3896_reg_0(kernel_val_0_V_4_c_dout),
        .tmp37_reg_3881_reg_0(kernel_val_1_V_2_c_dout),
        .tmp38_reg_3901_reg_0(kernel_val_1_V_0_c_dout),
        .tmp47_reg_3886_reg_0(kernel_val_1_V_3_c_dout),
        .tmp48_reg_3891_reg_0(kernel_val_3_V_0_c_dout),
        .tmp49_reg_3928_reg_0(kernel_val_2_V_0_c_dout),
        .\tmp_115_i_reg_3422_reg[0]_0 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_120),
        .\tmp_115_i_reg_3422_reg[0]_1 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_127),
        .\tmp_118_i_reg_3431_reg[10]_0 ({Filter2D_U0_n_82,Filter2D_U0_n_83,Filter2D_U0_n_84,Filter2D_U0_n_85,Filter2D_U0_n_86,Filter2D_U0_n_87,Filter2D_U0_n_88,Filter2D_U0_n_89}),
        .\tmp_118_i_reg_3431_reg[11]_0 (Filter2D_U0_n_91),
        .\tmp_118_i_reg_3431_reg[7]_0 ({Filter2D_U0_n_78,Filter2D_U0_n_79,Filter2D_U0_n_80,Filter2D_U0_n_81}),
        .\tmp_118_i_reg_3431_reg[9]_0 (Filter2D_U0_n_90),
        .\tmp_13_reg_3531_reg[2]_0 (tmp_120_2_i_fu_1422_p2),
        .\tmp_25_reg_3536_reg[2]_0 (tmp_120_3_i_fu_1459_p2),
        .\tmp_25_reg_3536_reg[2]_i_3_0 (rows[11:0]),
        .tmp_26_fu_1330_p3(tmp_26_fu_1330_p3),
        .\tmp_2_i_reg_3396_reg[0]_0 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_72),
        .\tmp_2_i_reg_3396_reg[0]_1 ({filter2D_hls_5_CONTROL_BUS_s_axi_U_n_115,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_116,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_117}),
        .\tmp_2_i_reg_3396_reg[0]_2 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_105),
        .\tmp_2_i_reg_3396_reg[0]_3 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_128),
        .\tmp_31_reg_3541_reg[0]_0 (tmp_31_reg_3541),
        .\tmp_31_reg_3541_reg[2]_0 (tmp_120_4_i_fu_1496_p2),
        .tmp_32_fu_1372_p3(tmp_32_fu_1372_p3),
        .tmp_42_fu_1409_p3(tmp_42_fu_1409_p3),
        .tmp_48_fu_1446_p3(tmp_48_fu_1446_p3),
        .tmp_52_fu_1483_p3(tmp_52_fu_1483_p3),
        .\tmp_5_reg_3526_reg[0]_0 (tmp_5_reg_3526),
        .\tmp_5_reg_3526_reg[1]_0 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_141),
        .\tmp_5_reg_3526_reg[2]_0 (tmp_120_1_i_fu_1385_p2),
        .\tmp_60_reg_3521_reg[1]_0 (tmp_120_i_fu_1343_p2),
        .\tmp_60_reg_3521_reg[1]_1 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_142),
        .tmp_67_reg_3591(tmp_67_reg_3591),
        .\tmp_67_reg_3591_reg[0]_0 (Filter2D_U0_n_76),
        .\tmp_69_reg_3616_reg[1]_0 (tmp_8_i_fu_1767_p2),
        .\tmp_69_reg_3616_reg[1]_1 (tmp_6_i_fu_1754_p2),
        .tmp_72_reg_3923_reg_0(kernel_val_2_V_3_c_dout),
        .\x_reg_3611_reg[10]_0 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_113),
        .\x_reg_3611_reg[4]_0 ({filter2D_hls_5_CONTROL_BUS_s_axi_U_n_106,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_107,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_108}),
        .\x_reg_3611_reg[8]_0 ({filter2D_hls_5_CONTROL_BUS_s_axi_U_n_109,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_110,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_111,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_112}));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_1_proc Loop_1_proc_U0
       (.D(Loop_1_proc_U0_g_img_0_data_stream_0_V_din),
        .E(shiftReg_ce_3),
        .Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .Loop_1_proc_U0_ap_idle(Loop_1_proc_U0_ap_idle),
        .Q(ap_CS_fsm_state26),
        .\ap_CS_fsm_reg[0]_0 (ap_sync_reg_Loop_1_proc_U0_ap_ready_reg_n_0),
        .\ap_CS_fsm_reg[4]_0 (Loop_1_proc_U0_n_1),
        .\ap_CS_fsm_reg[5]_0 (Loop_1_proc_U0_n_5),
        .ap_clk(ap_clk),
        .ap_ready(Loop_1_proc_U0_ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_Block_Mat_exit212359_U0_ap_ready(ap_sync_Block_Mat_exit212359_U0_ap_ready),
        .ap_sync_Loop_1_proc_U0_ap_ready(ap_sync_Loop_1_proc_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_proc_U0_ap_ready(ap_sync_reg_Block_proc_U0_ap_ready),
        .g_img_0_data_stream_s_full_n(g_img_0_data_stream_s_full_n),
        .in_stream_TDATA(in_stream_TDATA),
        .in_stream_TREADY(in_stream_TREADY),
        .in_stream_TVALID(in_stream_TVALID),
        .int_ap_ready_reg(kernel_val_4_V_3_c_U_n_1),
        .out(packets_cast_loc_cha_dout),
        .packets_cast_loc_cha_empty_n(packets_cast_loc_cha_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_2_proc Loop_2_proc_U0
       (.CO(tmp_43_i_i_mid1_fu_247_p2),
        .D(ap_NS_fsm),
        .Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .Loop_2_proc_U0_ap_done(Loop_2_proc_U0_ap_done),
        .Loop_2_proc_U0_col_packets_cast_loc_read(Loop_2_proc_U0_col_packets_cast_loc_read),
        .Loop_2_proc_U0_g_img_1_data_stream_0_V_read(Loop_2_proc_U0_g_img_1_data_stream_0_V_read),
        .Q(rows[10:0]),
        .S(Loop_2_proc_U0_n_8),
        .\ap_CS_fsm_reg[0]_0 (Loop_2_proc_U0_n_16),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\col_packets_cast_loc_1_reg_339_reg[8]_0 (col_packets_cast_loc_dout),
        .col_packets_cast_loc_empty_n(col_packets_cast_loc_empty_n),
        .g_img_1_data_stream_s_empty_n(g_img_1_data_stream_s_empty_n),
        .\int_rows_reg[4] (Loop_2_proc_U0_n_9),
        .mOutPtr0(mOutPtr0),
        .mOutPtr110_out(mOutPtr110_out_4),
        .\mOutPtr_reg[0] (Loop_2_proc_U0_n_20),
        .\mOutPtr_reg[0]_0 (g_img_1_data_stream_s_U_n_0),
        .out(p_lshr_f_cast_loc_c_dout),
        .out_stream_TDATA(out_stream_TDATA),
        .out_stream_TLAST(out_stream_TLAST),
        .out_stream_TREADY(out_stream_TREADY),
        .out_stream_TUSER(out_stream_TUSER),
        .\out_stream_data_V_1_payload_A_reg[31]_0 (g_img_1_data_stream_s_dout),
        .\out_stream_last_V_1_state_reg[0]_0 (out_stream_TVALID),
        .p_lshr_f_cast_loc_c_empty_n(p_lshr_f_cast_loc_c_empty_n),
        .shiftReg_ce(shiftReg_ce_2),
        .\tmp_43_i_i4_reg_405_reg[0]_0 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_131),
        .\tmp_43_i_i4_reg_405_reg[0]_1 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_132),
        .\tmp_43_i_i4_reg_405_reg[0]_2 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_136),
        .\tmp_43_i_i4_reg_405_reg[0]_3 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_133),
        .\tmp_43_i_i4_reg_405_reg[0]_4 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_134),
        .\tmp_43_i_i4_reg_405_reg[0]_5 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_129),
        .\tmp_43_i_i_mid1_reg_400[0]_i_4 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_135),
        .\tmp_43_i_i_mid1_reg_400_reg[0]_0 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_130),
        .\tmp_79_mid2_v_reg_410_reg[10]_0 ({ap_phi_mux_r1_i_i_phi_fu_174_p4[10:7],ap_phi_mux_r1_i_i_phi_fu_174_p4[2:0]}),
        .\tmp_79_mid2_v_reg_410_reg[7]_0 ({r3_fu_241_p2[8:6],r3_fu_241_p2[3]}));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_Mat_exit212359_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_Mat_exit212359_U0_n_11),
        .Q(ap_sync_reg_Block_Mat_exit212359_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_Mat_exit212359_U0_n_10),
        .Q(ap_sync_reg_Block_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Loop_1_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Loop_1_proc_U0_n_5),
        .Q(ap_sync_reg_Loop_1_proc_U0_ap_ready_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w9_d3_A col_packets_cast_loc_U
       (.Block_Mat_exit212359_U0_col_packets_cast_out_out_write(Block_Mat_exit212359_U0_col_packets_cast_out_out_write),
        .D(ap_NS_fsm),
        .Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .Loop_2_proc_U0_col_packets_cast_loc_read(Loop_2_proc_U0_col_packets_cast_loc_read),
        .Q(cols[10:2]),
        .\ap_CS_fsm_reg[1] (Loop_2_proc_U0_n_16),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .col_packets_cast_loc_empty_n(col_packets_cast_loc_empty_n),
        .col_packets_cast_loc_full_n(col_packets_cast_loc_full_n),
        .\mOutPtr_reg[2]_0 (Block_Mat_exit212359_U0_n_4),
        .out(col_packets_cast_loc_dout),
        .p_lshr_f_cast_loc_c_empty_n(p_lshr_f_cast_loc_c_empty_n),
        .shiftReg_ce(shiftReg_ce_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_5_CONTROL_BUS_s_axi filter2D_hls_5_CONTROL_BUS_s_axi_U
       (.ADDRBWRADDR(tmp_69_reg_3616),
        .AXI_LITE_clk(AXI_LITE_clk),
        .CO(exitcond389_i_i_fu_1180_p2),
        .D(col_assign_1_t_i_fu_1830_p2),
        .DI(Filter2D_U0_n_66),
        .DOADO({filter2D_hls_5_CONTROL_BUS_s_axi_U_n_0,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_1,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_2,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_3,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_4,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_5,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_6,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_7,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_8,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_9,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_10,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_11,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_12,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_13,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_14,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_15,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_16,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_17,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_18,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_19,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_20,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_21,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_22,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_23,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_24,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_25,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_26,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_27,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_28,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_29,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_30,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_31}),
        .DOBDO({filter2D_hls_5_CONTROL_BUS_s_axi_U_n_32,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_33,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_34,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_35,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_36,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_37,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_38,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_39,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_40,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_41,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_42,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_43,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_44,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_45,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_46,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_47,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_48,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_49,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_50,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_51,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_52,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_53,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_54,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_55,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_56,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_57,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_58,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_59,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_60,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_61,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_62,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_63}),
        .Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .Loop_2_proc_U0_ap_done(Loop_2_proc_U0_ap_done),
        .Q(Block_proc_U0_n_4),
        .S(Filter2D_U0_n_63),
        .address0(Block_proc_U0_par_V_address0),
        .\ap_CS_fsm[0]_i_2__0 (kernel_val_0_V_2_c_U_n_1),
        .\ap_CS_fsm_reg[0] ({Filter2D_U0_n_64,Filter2D_U0_n_65}),
        .\ap_CS_fsm_reg[2]_i_2_0 (Filter2D_U0_n_155),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n_AXI_LITE_clk(ap_rst_n_AXI_LITE_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_proc_U0_ap_ready(ap_sync_reg_Block_proc_U0_ap_ready),
        .ap_sync_reg_Block_proc_U0_ap_ready_reg(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_66),
        .brmerge_i_fu_1813_p2(brmerge_i_fu_1813_p2),
        .in(par_V_q0),
        .\int_cols_reg[10]_0 (exitcond388_i_i_fu_1678_p2),
        .\int_cols_reg[11]_0 (cols),
        .\int_cols_reg[2]_0 ({filter2D_hls_5_CONTROL_BUS_s_axi_U_n_106,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_107,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_108}),
        .\int_cols_reg[6]_0 ({filter2D_hls_5_CONTROL_BUS_s_axi_U_n_109,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_110,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_111,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_112}),
        .\int_cols_reg[7]_0 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_113),
        .int_par_V_ce1(int_par_V_ce1),
        .\int_par_V_shift_reg[0]_0 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_65),
        .\int_par_V_shift_reg[0]_1 (Block_proc_U0_n_2),
        .\int_par_V_shift_reg[1]_0 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_64),
        .\int_par_V_shift_reg[1]_1 (Block_proc_U0_n_0),
        .\int_rows_reg[0]_0 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_72),
        .\int_rows_reg[0]_1 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_139),
        .\int_rows_reg[0]_2 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_140),
        .\int_rows_reg[0]_3 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_141),
        .\int_rows_reg[0]_4 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_142),
        .\int_rows_reg[10]_0 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_105),
        .\int_rows_reg[10]_1 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_127),
        .\int_rows_reg[10]_2 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_128),
        .\int_rows_reg[19]_0 (rows),
        .\int_rows_reg[1]_0 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_138),
        .\int_rows_reg[2]_0 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_135),
        .\int_rows_reg[2]_1 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_136),
        .\int_rows_reg[3]_0 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_134),
        .\int_rows_reg[4]_0 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_131),
        .\int_rows_reg[4]_1 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_133),
        .\int_rows_reg[6]_0 ({filter2D_hls_5_CONTROL_BUS_s_axi_U_n_115,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_116,filter2D_hls_5_CONTROL_BUS_s_axi_U_n_117}),
        .\int_rows_reg[6]_1 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_120),
        .\int_rows_reg[7]_0 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_130),
        .\int_rows_reg[7]_1 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_132),
        .\int_rows_reg[9]_0 (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_129),
        .\int_rows_reg[9]_1 (tmp_43_i_i_mid1_fu_247_p2),
        .internal_empty_n_reg(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_68),
        .interrupt(interrupt),
        .kernel_val_0_V_1_c_empty_n(kernel_val_0_V_1_c_empty_n),
        .kernel_val_0_V_3_c_empty_n(kernel_val_0_V_3_c_empty_n),
        .kernel_val_1_V_1_c_empty_n(kernel_val_1_V_1_c_empty_n),
        .kernel_val_1_V_4_c_empty_n(kernel_val_1_V_4_c_empty_n),
        .kernel_val_3_V_0_c_empty_n(kernel_val_3_V_0_c_empty_n),
        .kernel_val_3_V_1_c_empty_n(kernel_val_3_V_1_c_empty_n),
        .kernel_val_3_V_4_c_empty_n(kernel_val_3_V_4_c_empty_n),
        .kernel_val_4_V_0_c_empty_n(kernel_val_4_V_0_c_empty_n),
        .\kernel_val_4_V_2_reg_1052_reg[0] (\kernel_val_0_V_0_reg_832_reg[0]_i_4_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[0]_0 (\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[0]_1 (\kernel_val_0_V_0_reg_832_reg[0]_i_5_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[0]_2 (\kernel_val_0_V_0_reg_832_reg[0]_i_6_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[0]_3 (\kernel_val_0_V_0_reg_832_reg[0]_i_7_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[1] (\kernel_val_0_V_0_reg_832_reg[1]_i_4_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[1]_0 (\kernel_val_0_V_0_reg_832_reg[1]_i_5_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[1]_1 (\kernel_val_0_V_0_reg_832_reg[1]_i_6_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[1]_2 (\kernel_val_0_V_0_reg_832_reg[1]_i_7_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[2] (\kernel_val_0_V_0_reg_832_reg[2]_i_4_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[2]_0 (\kernel_val_0_V_0_reg_832_reg[2]_i_5_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[2]_1 (\kernel_val_0_V_0_reg_832_reg[2]_i_6_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[2]_2 (\kernel_val_0_V_0_reg_832_reg[2]_i_7_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[3] (\kernel_val_0_V_0_reg_832_reg[3]_i_4_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[3]_0 (\kernel_val_0_V_0_reg_832_reg[3]_i_5_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[3]_1 (\kernel_val_0_V_0_reg_832_reg[3]_i_6_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[3]_2 (\kernel_val_0_V_0_reg_832_reg[3]_i_7_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[4] (\kernel_val_0_V_0_reg_832_reg[4]_i_4_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[4]_0 (\kernel_val_0_V_0_reg_832_reg[4]_i_5_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[4]_1 (\kernel_val_0_V_0_reg_832_reg[4]_i_6_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[4]_2 (\kernel_val_0_V_0_reg_832_reg[4]_i_7_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[5] (\kernel_val_0_V_0_reg_832_reg[5]_i_4_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[5]_0 (\kernel_val_0_V_0_reg_832_reg[5]_i_5_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[5]_1 (\kernel_val_0_V_0_reg_832_reg[5]_i_6_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[5]_2 (\kernel_val_0_V_0_reg_832_reg[5]_i_7_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[6] (\kernel_val_0_V_0_reg_832_reg[6]_i_4_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[6]_0 (\kernel_val_0_V_0_reg_832_reg[6]_i_5_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[6]_1 (\kernel_val_0_V_0_reg_832_reg[6]_i_6_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[6]_2 (\kernel_val_0_V_0_reg_832_reg[6]_i_7_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[7] (\kernel_val_0_V_0_reg_832_reg[7]_i_4_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[7]_0 (\kernel_val_0_V_0_reg_832_reg[7]_i_6_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[7]_1 (\kernel_val_0_V_0_reg_832_reg[7]_i_7_n_0 ),
        .\kernel_val_4_V_2_reg_1052_reg[7]_2 (\kernel_val_0_V_0_reg_832_reg[7]_i_8_n_0 ),
        .kernel_val_4_V_4_c_empty_n(kernel_val_4_V_4_c_empty_n),
        .\or_cond_i_i_i_reg_3607_reg[0] (Filter2D_U0_n_76),
        .\or_cond_i_i_i_reg_3607_reg[0]_0 (Filter2D_U0_n_75),
        .\or_cond_i_i_i_reg_3607_reg[0]_i_3_0 ({Filter2D_U0_n_45,Filter2D_U0_n_46,Filter2D_U0_n_47,Filter2D_U0_n_48,Filter2D_U0_n_49,Filter2D_U0_n_50,Filter2D_U0_n_51,Filter2D_U0_n_52,Filter2D_U0_n_53,Filter2D_U0_n_54}),
        .\or_cond_i_i_i_reg_3607_reg[0]_i_3_1 ({Filter2D_U0_n_67,Filter2D_U0_n_68,Filter2D_U0_n_69,Filter2D_U0_n_70}),
        .p_0_in29_out(p_0_in29_out),
        .\p_assign_6_1_i_reg_3449_reg[11] (tmp_120_1_i_fu_1385_p2),
        .\p_assign_6_2_i_reg_3467_reg[11] (tmp_120_2_i_fu_1422_p2),
        .\p_assign_6_3_i_reg_3485_reg[11] (tmp_120_3_i_fu_1459_p2),
        .\p_assign_6_4_i_reg_3503_reg[11] (tmp_120_4_i_fu_1496_p2),
        .\p_p2_i_i_i_reg_3597_reg[10] (tmp_8_i_fu_1767_p2),
        .\rdata_reg[0]_0 (\rdata_reg[0]_i_3_n_0 ),
        .\rdata_reg[10]_0 (\rdata_reg[10]_i_3_n_0 ),
        .\rdata_reg[11]_0 (\rdata_reg[11]_i_3_n_0 ),
        .\rdata_reg[12]_0 (\rdata_reg[12]_i_3_n_0 ),
        .\rdata_reg[13]_0 (\rdata_reg[13]_i_3_n_0 ),
        .\rdata_reg[14]_0 (\rdata_reg[14]_i_3_n_0 ),
        .\rdata_reg[15]_0 (\rdata_reg[15]_i_3_n_0 ),
        .\rdata_reg[16]_0 (\rdata_reg[16]_i_3_n_0 ),
        .\rdata_reg[17]_0 (\rdata_reg[17]_i_3_n_0 ),
        .\rdata_reg[18]_0 (\rdata_reg[18]_i_3_n_0 ),
        .\rdata_reg[19]_0 (\rdata_reg[19]_i_3_n_0 ),
        .\rdata_reg[1]_0 (\rdata_reg[1]_i_3_n_0 ),
        .\rdata_reg[20]_0 (\rdata_reg[20]_i_3_n_0 ),
        .\rdata_reg[21]_0 (\rdata_reg[21]_i_3_n_0 ),
        .\rdata_reg[22]_0 (\rdata_reg[22]_i_3_n_0 ),
        .\rdata_reg[23]_0 (\rdata_reg[23]_i_3_n_0 ),
        .\rdata_reg[24]_0 (\rdata_reg[24]_i_3_n_0 ),
        .\rdata_reg[25]_0 (\rdata_reg[25]_i_3_n_0 ),
        .\rdata_reg[26]_0 (\rdata_reg[26]_i_3_n_0 ),
        .\rdata_reg[27]_0 (\rdata_reg[27]_i_3_n_0 ),
        .\rdata_reg[28]_0 (\rdata_reg[28]_i_3_n_0 ),
        .\rdata_reg[29]_0 (\rdata_reg[29]_i_3_n_0 ),
        .\rdata_reg[2]_0 (\rdata_reg[2]_i_3_n_0 ),
        .\rdata_reg[30]_0 (\rdata_reg[30]_i_3_n_0 ),
        .\rdata_reg[31]_0 (\rdata_reg[31]_i_6_n_0 ),
        .\rdata_reg[3]_0 (\rdata_reg[3]_i_3_n_0 ),
        .\rdata_reg[4]_0 (\rdata_reg[4]_i_3_n_0 ),
        .\rdata_reg[5]_0 (\rdata_reg[5]_i_3_n_0 ),
        .\rdata_reg[6]_0 (\rdata_reg[6]_i_3_n_0 ),
        .\rdata_reg[7]_0 (\rdata_reg[7]_i_5_n_0 ),
        .\rdata_reg[7]_1 (\rdata_reg[7]_i_6_n_0 ),
        .\rdata_reg[8]_0 (\rdata_reg[8]_i_3_n_0 ),
        .\rdata_reg[9]_0 (\rdata_reg[9]_i_3_n_0 ),
        .rev_reg_3546(rev_reg_3546),
        .\row_assign_8_1_t_i_reg_3556_reg[0] (tmp_5_reg_3526),
        .\row_assign_8_4_t_i_reg_3571_reg[0] (tmp_31_reg_3541),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR),
        .s_axi_CONTROL_BUS_ARREADY(s_axi_CONTROL_BUS_ARREADY),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_AWADDR(s_axi_CONTROL_BUS_AWADDR),
        .s_axi_CONTROL_BUS_AWREADY(s_axi_CONTROL_BUS_AWREADY),
        .s_axi_CONTROL_BUS_AWVALID(s_axi_CONTROL_BUS_AWVALID),
        .s_axi_CONTROL_BUS_BREADY(s_axi_CONTROL_BUS_BREADY),
        .s_axi_CONTROL_BUS_BVALID(s_axi_CONTROL_BUS_BVALID),
        .s_axi_CONTROL_BUS_RDATA(s_axi_CONTROL_BUS_RDATA),
        .s_axi_CONTROL_BUS_RREADY(s_axi_CONTROL_BUS_RREADY),
        .s_axi_CONTROL_BUS_RVALID(s_axi_CONTROL_BUS_RVALID),
        .s_axi_CONTROL_BUS_WDATA(s_axi_CONTROL_BUS_WDATA),
        .s_axi_CONTROL_BUS_WREADY(s_axi_CONTROL_BUS_WREADY),
        .s_axi_CONTROL_BUS_WSTRB(s_axi_CONTROL_BUS_WSTRB),
        .s_axi_CONTROL_BUS_WVALID(s_axi_CONTROL_BUS_WVALID),
        .\tmp_115_i_reg_3422_reg[0] ({Filter2D_U0_n_22,Filter2D_U0_n_23,Filter2D_U0_n_24,Filter2D_U0_n_25,Filter2D_U0_n_26,Filter2D_U0_n_27,Filter2D_U0_n_28,Filter2D_U0_n_29,Filter2D_U0_n_30,Filter2D_U0_n_31}),
        .\tmp_118_i_reg_3431_reg[11] (tmp_120_i_fu_1343_p2),
        .\tmp_13_reg_3531_reg[2] (Filter2D_U0_n_115),
        .\tmp_13_reg_3531_reg[2]_0 (Filter2D_U0_n_114),
        .\tmp_13_reg_3531_reg[2]_i_2_0 ({Filter2D_U0_n_101,Filter2D_U0_n_102,Filter2D_U0_n_103,Filter2D_U0_n_104,Filter2D_U0_n_105,Filter2D_U0_n_106,Filter2D_U0_n_107,Filter2D_U0_n_108,Filter2D_U0_n_109}),
        .\tmp_13_reg_3531_reg[2]_i_2_1 ({Filter2D_U0_n_110,Filter2D_U0_n_111,Filter2D_U0_n_112,Filter2D_U0_n_113}),
        .\tmp_13_reg_3531_reg[2]_i_5_0 (Filter2D_U0_n_38),
        .\tmp_25_reg_3536_reg[2] (Filter2D_U0_n_150),
        .\tmp_25_reg_3536_reg[2]_0 (Filter2D_U0_n_149),
        .\tmp_25_reg_3536_reg[2]_i_2_0 ({Filter2D_U0_n_120,Filter2D_U0_n_121,Filter2D_U0_n_122,Filter2D_U0_n_123,Filter2D_U0_n_124,Filter2D_U0_n_125,Filter2D_U0_n_126,Filter2D_U0_n_127,Filter2D_U0_n_128}),
        .\tmp_25_reg_3536_reg[2]_i_2_1 ({Filter2D_U0_n_145,Filter2D_U0_n_146,Filter2D_U0_n_147,Filter2D_U0_n_148}),
        .tmp_26_fu_1330_p3(tmp_26_fu_1330_p3),
        .\tmp_31_reg_3541_reg[2] (Filter2D_U0_n_144),
        .\tmp_31_reg_3541_reg[2]_0 (Filter2D_U0_n_143),
        .\tmp_31_reg_3541_reg[2]_i_2_0 ({Filter2D_U0_n_92,Filter2D_U0_n_93,Filter2D_U0_n_94,Filter2D_U0_n_95,Filter2D_U0_n_96,Filter2D_U0_n_97,Filter2D_U0_n_98,Filter2D_U0_n_99,Filter2D_U0_n_100}),
        .\tmp_31_reg_3541_reg[2]_i_2_1 ({Filter2D_U0_n_139,Filter2D_U0_n_140,Filter2D_U0_n_141,Filter2D_U0_n_142}),
        .tmp_32_fu_1372_p3(tmp_32_fu_1372_p3),
        .tmp_42_fu_1409_p3(tmp_42_fu_1409_p3),
        .\tmp_43_i_i4_reg_405_reg[0] ({ap_phi_mux_r1_i_i_phi_fu_174_p4[10:7],ap_phi_mux_r1_i_i_phi_fu_174_p4[2:0]}),
        .\tmp_43_i_i_mid1_reg_400[0]_i_3_0 ({r3_fu_241_p2[8:6],r3_fu_241_p2[3]}),
        .\tmp_43_i_i_mid1_reg_400_reg[0] (Loop_2_proc_U0_n_9),
        .\tmp_43_i_i_mid1_reg_400_reg[0]_0 (Loop_2_proc_U0_n_8),
        .tmp_48_fu_1446_p3(tmp_48_fu_1446_p3),
        .tmp_52_fu_1483_p3(tmp_52_fu_1483_p3),
        .\tmp_5_reg_3526_reg[1] (tmp_5_fu_1563_p3),
        .\tmp_5_reg_3526_reg[2] (Filter2D_U0_n_138),
        .\tmp_5_reg_3526_reg[2]_0 (Filter2D_U0_n_137),
        .\tmp_5_reg_3526_reg[2]_i_2_0 ({Filter2D_U0_n_129,Filter2D_U0_n_130,Filter2D_U0_n_131,Filter2D_U0_n_132,Filter2D_U0_n_133,Filter2D_U0_n_134,Filter2D_U0_n_135,Filter2D_U0_n_136}),
        .\tmp_5_reg_3526_reg[2]_i_2_1 ({Filter2D_U0_n_116,Filter2D_U0_n_117,Filter2D_U0_n_118,Filter2D_U0_n_119}),
        .\tmp_5_reg_3526_reg[2]_i_5_0 (Filter2D_U0_n_5),
        .\tmp_5_reg_3526_reg[2]_i_5_1 (p_assign_7_4_i_reg_3516),
        .\tmp_60_reg_3521_reg[1] (tmp_31_fu_1635_p3),
        .\tmp_60_reg_3521_reg[1]_0 (Filter2D_U0_n_91),
        .\tmp_60_reg_3521_reg[1]_1 (Filter2D_U0_n_90),
        .\tmp_60_reg_3521_reg[2]_i_3_0 ({Filter2D_U0_n_82,Filter2D_U0_n_83,Filter2D_U0_n_84,Filter2D_U0_n_85,Filter2D_U0_n_86,Filter2D_U0_n_87,Filter2D_U0_n_88,Filter2D_U0_n_89}),
        .\tmp_60_reg_3521_reg[2]_i_3_1 ({Filter2D_U0_n_78,Filter2D_U0_n_79,Filter2D_U0_n_80,Filter2D_U0_n_81}),
        .\tmp_60_reg_3521_reg[2]_i_6_0 (p_assign_7_3_i_reg_3498),
        .\tmp_60_reg_3521_reg[2]_i_6_1 (Filter2D_U0_n_36),
        .tmp_67_reg_3591(tmp_67_reg_3591),
        .\tmp_67_reg_3591_reg[0] (tmp_6_i_fu_1754_p2),
        .\tmp_67_reg_3591_reg[0]_i_3_0 ({t_V_1_reg_950_reg,t_V_1_reg_950_reg__0__0,t_V_1_reg_950_reg__0}),
        .\tmp_69_reg_3616_reg[1] (Filter2D_U0_n_77),
        .\x_reg_3611_reg[10]_i_2_0 ({Filter2D_U0_n_43,Filter2D_U0_n_44}),
        .\x_reg_3611_reg[10]_i_2_1 (Filter2D_U0_n_62),
        .\x_reg_3611_reg[10]_i_2_2 ({Filter2D_U0_n_71,Filter2D_U0_n_72,Filter2D_U0_n_73,Filter2D_U0_n_74}),
        .\x_reg_3611_reg[10]_i_3 (Filter2D_U0_n_61),
        .\x_reg_3611_reg[10]_i_4_0 (Filter2D_U0_n_7),
        .\x_reg_3611_reg[4]_i_2 (Filter2D_U0_n_56),
        .\x_reg_3611_reg[4]_i_2_0 (Filter2D_U0_n_55),
        .\x_reg_3611_reg[8]_i_2 (Filter2D_U0_n_58),
        .\x_reg_3611_reg[8]_i_2_0 (Filter2D_U0_n_57),
        .\x_reg_3611_reg[8]_i_2_1 (Filter2D_U0_n_60),
        .\x_reg_3611_reg[8]_i_2_2 (Filter2D_U0_n_59));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A g_img_0_data_stream_s_U
       (.D(Loop_1_proc_U0_g_img_0_data_stream_0_V_din),
        .E(shiftReg_ce_3),
        .Filter2D_U0_p_src_data_stream_V_read(Filter2D_U0_p_src_data_stream_V_read),
        .\SRL_SIG_reg[1][7] (g_img_0_data_stream_s_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .g_img_0_data_stream_s_empty_n(g_img_0_data_stream_s_empty_n),
        .g_img_0_data_stream_s_full_n(g_img_0_data_stream_s_full_n),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0]_0 (Loop_1_proc_U0_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_0 g_img_1_data_stream_s_U
       (.D(Filter2D_U0_p_dst_data_stream_V_din),
        .Loop_2_proc_U0_g_img_1_data_stream_0_V_read(Loop_2_proc_U0_g_img_1_data_stream_0_V_read),
        .\SRL_SIG_reg[1][7] (g_img_1_data_stream_s_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .g_img_1_data_stream_s_empty_n(g_img_1_data_stream_s_empty_n),
        .g_img_1_data_stream_s_full_n(g_img_1_data_stream_s_full_n),
        .mOutPtr0(mOutPtr0),
        .mOutPtr110_out(mOutPtr110_out_4),
        .\mOutPtr_reg[0]_0 (g_img_1_data_stream_s_U_n_0),
        .\mOutPtr_reg[0]_1 (Loop_2_proc_U0_n_20),
        .shiftReg_ce(shiftReg_ce_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A kernel_val_0_V_0_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_proc_U0_kernel_val_0_V_0_out_din),
        .internal_empty_n_reg_0(Filter2D_U0_n_151),
        .kernel_val_0_V_0_c_empty_n(kernel_val_0_V_0_c_empty_n),
        .kernel_val_0_V_0_c_full_n(kernel_val_0_V_0_c_full_n),
        .\mOutPtr_reg[2]_0 (kernel_val_4_V_3_c_U_n_14),
        .out(kernel_val_0_V_0_c_dout));
  FDRE \kernel_val_0_V_0_reg_832_reg[0]_i_4 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_47),
        .Q(\kernel_val_0_V_0_reg_832_reg[0]_i_4_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[0]_i_5 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_63),
        .Q(\kernel_val_0_V_0_reg_832_reg[0]_i_5_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[0]_i_6 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_39),
        .Q(\kernel_val_0_V_0_reg_832_reg[0]_i_6_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[0]_i_7 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_55),
        .Q(\kernel_val_0_V_0_reg_832_reg[0]_i_7_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[1]_i_4 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_46),
        .Q(\kernel_val_0_V_0_reg_832_reg[1]_i_4_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[1]_i_5 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_62),
        .Q(\kernel_val_0_V_0_reg_832_reg[1]_i_5_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[1]_i_6 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_38),
        .Q(\kernel_val_0_V_0_reg_832_reg[1]_i_6_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[1]_i_7 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_54),
        .Q(\kernel_val_0_V_0_reg_832_reg[1]_i_7_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[2]_i_4 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_45),
        .Q(\kernel_val_0_V_0_reg_832_reg[2]_i_4_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[2]_i_5 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_61),
        .Q(\kernel_val_0_V_0_reg_832_reg[2]_i_5_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[2]_i_6 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_37),
        .Q(\kernel_val_0_V_0_reg_832_reg[2]_i_6_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[2]_i_7 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_53),
        .Q(\kernel_val_0_V_0_reg_832_reg[2]_i_7_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[3]_i_4 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_44),
        .Q(\kernel_val_0_V_0_reg_832_reg[3]_i_4_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[3]_i_5 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_60),
        .Q(\kernel_val_0_V_0_reg_832_reg[3]_i_5_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[3]_i_6 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_36),
        .Q(\kernel_val_0_V_0_reg_832_reg[3]_i_6_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[3]_i_7 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_52),
        .Q(\kernel_val_0_V_0_reg_832_reg[3]_i_7_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[4]_i_4 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_43),
        .Q(\kernel_val_0_V_0_reg_832_reg[4]_i_4_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[4]_i_5 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_59),
        .Q(\kernel_val_0_V_0_reg_832_reg[4]_i_5_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[4]_i_6 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_35),
        .Q(\kernel_val_0_V_0_reg_832_reg[4]_i_6_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[4]_i_7 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_51),
        .Q(\kernel_val_0_V_0_reg_832_reg[4]_i_7_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[5]_i_4 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_42),
        .Q(\kernel_val_0_V_0_reg_832_reg[5]_i_4_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[5]_i_5 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_58),
        .Q(\kernel_val_0_V_0_reg_832_reg[5]_i_5_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[5]_i_6 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_34),
        .Q(\kernel_val_0_V_0_reg_832_reg[5]_i_6_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[5]_i_7 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_50),
        .Q(\kernel_val_0_V_0_reg_832_reg[5]_i_7_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[6]_i_4 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_41),
        .Q(\kernel_val_0_V_0_reg_832_reg[6]_i_4_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[6]_i_5 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_57),
        .Q(\kernel_val_0_V_0_reg_832_reg[6]_i_5_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[6]_i_6 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_33),
        .Q(\kernel_val_0_V_0_reg_832_reg[6]_i_6_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[6]_i_7 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_49),
        .Q(\kernel_val_0_V_0_reg_832_reg[6]_i_7_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[7]_i_4 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_40),
        .Q(\kernel_val_0_V_0_reg_832_reg[7]_i_4_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \kernel_val_0_V_0_reg_832_reg[7]_i_5 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_proc_U0_par_V_ce0),
        .Q(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[7]_i_6 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_56),
        .Q(\kernel_val_0_V_0_reg_832_reg[7]_i_6_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[7]_i_7 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_32),
        .Q(\kernel_val_0_V_0_reg_832_reg[7]_i_7_n_0 ),
        .R(1'b0));
  FDRE \kernel_val_0_V_0_reg_832_reg[7]_i_8 
       (.C(ap_clk),
        .CE(\kernel_val_0_V_0_reg_832_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_48),
        .Q(\kernel_val_0_V_0_reg_832_reg[7]_i_8_n_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_1 kernel_val_0_V_1_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_proc_U0_kernel_val_0_V_1_out_din),
        .internal_empty_n_reg_0(Filter2D_U0_n_151),
        .kernel_val_0_V_1_c_empty_n(kernel_val_0_V_1_c_empty_n),
        .kernel_val_0_V_1_c_full_n(kernel_val_0_V_1_c_full_n),
        .\mOutPtr_reg[2]_0 (kernel_val_4_V_3_c_U_n_15),
        .out(kernel_val_0_V_1_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_2 kernel_val_0_V_2_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_proc_U0_kernel_val_0_V_2_out_din),
        .internal_empty_n_reg_0(kernel_val_0_V_2_c_U_n_1),
        .internal_empty_n_reg_1(Filter2D_U0_n_151),
        .kernel_val_0_V_2_c_full_n(kernel_val_0_V_2_c_full_n),
        .kernel_val_0_V_4_c_empty_n(kernel_val_0_V_4_c_empty_n),
        .kernel_val_1_V_3_c_empty_n(kernel_val_1_V_3_c_empty_n),
        .kernel_val_4_V_3_c_empty_n(kernel_val_4_V_3_c_empty_n),
        .\mOutPtr_reg[2]_0 (kernel_val_4_V_3_c_U_n_13),
        .out(kernel_val_0_V_2_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_3 kernel_val_0_V_3_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_proc_U0_kernel_val_0_V_3_out_din),
        .int_ap_ready_i_4(kernel_val_1_V_1_c_U_n_2),
        .internal_empty_n_reg_0(Filter2D_U0_n_151),
        .internal_full_n_reg_0(kernel_val_0_V_3_c_U_n_2),
        .kernel_val_0_V_1_c_full_n(kernel_val_0_V_1_c_full_n),
        .kernel_val_0_V_2_c_full_n(kernel_val_0_V_2_c_full_n),
        .kernel_val_0_V_3_c_empty_n(kernel_val_0_V_3_c_empty_n),
        .kernel_val_0_V_3_c_full_n(kernel_val_0_V_3_c_full_n),
        .kernel_val_0_V_4_c_full_n(kernel_val_0_V_4_c_full_n),
        .\mOutPtr_reg[2]_0 (kernel_val_4_V_3_c_U_n_16),
        .out(kernel_val_0_V_3_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_4 kernel_val_0_V_4_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_proc_U0_kernel_val_0_V_4_out_din),
        .internal_empty_n_reg_0(Filter2D_U0_n_151),
        .kernel_val_0_V_4_c_empty_n(kernel_val_0_V_4_c_empty_n),
        .kernel_val_0_V_4_c_full_n(kernel_val_0_V_4_c_full_n),
        .\mOutPtr_reg[2]_0 (kernel_val_4_V_3_c_U_n_12),
        .out(kernel_val_0_V_4_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_5 kernel_val_1_V_0_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_proc_U0_kernel_val_1_V_0_out_din),
        .internal_empty_n_reg_0(Filter2D_U0_n_151),
        .kernel_val_1_V_0_c_empty_n(kernel_val_1_V_0_c_empty_n),
        .kernel_val_1_V_0_c_full_n(kernel_val_1_V_0_c_full_n),
        .\mOutPtr_reg[2]_0 (kernel_val_4_V_3_c_U_n_17),
        .out(kernel_val_1_V_0_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_6 kernel_val_1_V_1_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_proc_U0_kernel_val_1_V_1_out_din),
        .internal_empty_n_reg_0(Filter2D_U0_n_151),
        .internal_full_n_reg_0(kernel_val_1_V_1_c_U_n_2),
        .kernel_val_1_V_0_c_full_n(kernel_val_1_V_0_c_full_n),
        .kernel_val_1_V_1_c_empty_n(kernel_val_1_V_1_c_empty_n),
        .kernel_val_1_V_1_c_full_n(kernel_val_1_V_1_c_full_n),
        .kernel_val_1_V_2_c_full_n(kernel_val_1_V_2_c_full_n),
        .kernel_val_1_V_3_c_full_n(kernel_val_1_V_3_c_full_n),
        .\mOutPtr_reg[2]_0 (kernel_val_4_V_3_c_U_n_11),
        .out(kernel_val_1_V_1_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_7 kernel_val_1_V_2_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_proc_U0_kernel_val_1_V_2_out_din),
        .internal_empty_n_reg_0(Filter2D_U0_n_151),
        .kernel_val_1_V_2_c_empty_n(kernel_val_1_V_2_c_empty_n),
        .kernel_val_1_V_2_c_full_n(kernel_val_1_V_2_c_full_n),
        .\mOutPtr_reg[2]_0 (kernel_val_4_V_3_c_U_n_18),
        .out(kernel_val_1_V_2_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_8 kernel_val_1_V_3_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_proc_U0_kernel_val_1_V_3_out_din),
        .internal_empty_n_reg_0(Filter2D_U0_n_151),
        .kernel_val_1_V_3_c_empty_n(kernel_val_1_V_3_c_empty_n),
        .kernel_val_1_V_3_c_full_n(kernel_val_1_V_3_c_full_n),
        .\mOutPtr_reg[2]_0 (kernel_val_4_V_3_c_U_n_10),
        .out(kernel_val_1_V_3_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_9 kernel_val_1_V_4_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_proc_U0_kernel_val_1_V_4_out_din),
        .internal_empty_n_reg_0(Filter2D_U0_n_151),
        .kernel_val_1_V_4_c_empty_n(kernel_val_1_V_4_c_empty_n),
        .kernel_val_1_V_4_c_full_n(kernel_val_1_V_4_c_full_n),
        .\mOutPtr_reg[2]_0 (kernel_val_4_V_3_c_U_n_19),
        .out(kernel_val_1_V_4_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_10 kernel_val_2_V_0_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_proc_U0_kernel_val_2_V_0_out_din),
        .internal_empty_n_reg_0(Filter2D_U0_n_151),
        .kernel_val_2_V_0_c_empty_n(kernel_val_2_V_0_c_empty_n),
        .kernel_val_2_V_0_c_full_n(kernel_val_2_V_0_c_full_n),
        .\mOutPtr_reg[2]_0 (kernel_val_4_V_3_c_U_n_9),
        .out(kernel_val_2_V_0_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_11 kernel_val_2_V_1_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .\ap_CS_fsm[0]_i_2__0_0 (kernel_val_3_V_2_c_U_n_1),
        .\ap_CS_fsm_reg[0] (filter2D_hls_5_CONTROL_BUS_s_axi_U_n_68),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_proc_U0_kernel_val_2_V_1_out_din),
        .internal_empty_n_reg_0(kernel_val_2_V_1_c_U_n_2),
        .internal_empty_n_reg_1(Filter2D_U0_n_151),
        .internal_full_n_reg_0(kernel_val_2_V_1_c_U_n_1),
        .kernel_val_0_V_0_c_empty_n(kernel_val_0_V_0_c_empty_n),
        .kernel_val_1_V_0_c_empty_n(kernel_val_1_V_0_c_empty_n),
        .kernel_val_1_V_2_c_empty_n(kernel_val_1_V_2_c_empty_n),
        .kernel_val_1_V_4_c_full_n(kernel_val_1_V_4_c_full_n),
        .kernel_val_2_V_0_c_empty_n(kernel_val_2_V_0_c_empty_n),
        .kernel_val_2_V_0_c_full_n(kernel_val_2_V_0_c_full_n),
        .kernel_val_2_V_1_c_full_n(kernel_val_2_V_1_c_full_n),
        .kernel_val_2_V_2_c_empty_n(kernel_val_2_V_2_c_empty_n),
        .kernel_val_2_V_2_c_full_n(kernel_val_2_V_2_c_full_n),
        .kernel_val_2_V_3_c_empty_n(kernel_val_2_V_3_c_empty_n),
        .kernel_val_2_V_3_c_full_n(kernel_val_2_V_3_c_full_n),
        .kernel_val_2_V_4_c_empty_n(kernel_val_2_V_4_c_empty_n),
        .\mOutPtr_reg[2]_0 (kernel_val_4_V_3_c_U_n_20),
        .out(kernel_val_2_V_1_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_12 kernel_val_2_V_2_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_proc_U0_kernel_val_2_V_2_out_din),
        .internal_empty_n_reg_0(Filter2D_U0_n_151),
        .kernel_val_2_V_2_c_empty_n(kernel_val_2_V_2_c_empty_n),
        .kernel_val_2_V_2_c_full_n(kernel_val_2_V_2_c_full_n),
        .\mOutPtr_reg[2]_0 (kernel_val_4_V_3_c_U_n_8),
        .out(kernel_val_2_V_2_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_13 kernel_val_2_V_3_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_proc_U0_kernel_val_2_V_3_out_din),
        .internal_empty_n_reg_0(Filter2D_U0_n_151),
        .kernel_val_2_V_3_c_empty_n(kernel_val_2_V_3_c_empty_n),
        .kernel_val_2_V_3_c_full_n(kernel_val_2_V_3_c_full_n),
        .\mOutPtr_reg[2]_0 (kernel_val_4_V_3_c_U_n_21),
        .out(kernel_val_2_V_3_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_14 kernel_val_2_V_4_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_proc_U0_kernel_val_2_V_4_out_din),
        .internal_empty_n_reg_0(Filter2D_U0_n_151),
        .kernel_val_2_V_4_c_empty_n(kernel_val_2_V_4_c_empty_n),
        .kernel_val_2_V_4_c_full_n(kernel_val_2_V_4_c_full_n),
        .\mOutPtr_reg[2]_0 (kernel_val_4_V_3_c_U_n_7),
        .out(kernel_val_2_V_4_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_15 kernel_val_3_V_0_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_proc_U0_kernel_val_3_V_0_out_din),
        .internal_empty_n_reg_0(Filter2D_U0_n_151),
        .kernel_val_3_V_0_c_empty_n(kernel_val_3_V_0_c_empty_n),
        .kernel_val_3_V_0_c_full_n(kernel_val_3_V_0_c_full_n),
        .\mOutPtr_reg[2]_0 (kernel_val_4_V_3_c_U_n_22),
        .out(kernel_val_3_V_0_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_16 kernel_val_3_V_1_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_proc_U0_kernel_val_3_V_1_out_din),
        .internal_empty_n_reg_0(Filter2D_U0_n_151),
        .kernel_val_3_V_1_c_empty_n(kernel_val_3_V_1_c_empty_n),
        .kernel_val_3_V_1_c_full_n(kernel_val_3_V_1_c_full_n),
        .\mOutPtr_reg[2]_0 (kernel_val_4_V_3_c_U_n_6),
        .out(kernel_val_3_V_1_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_17 kernel_val_3_V_2_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_proc_U0_kernel_val_3_V_2_out_din),
        .internal_empty_n_reg_0(kernel_val_3_V_2_c_U_n_1),
        .internal_empty_n_reg_1(Filter2D_U0_n_151),
        .kernel_val_3_V_2_c_full_n(kernel_val_3_V_2_c_full_n),
        .kernel_val_3_V_3_c_empty_n(kernel_val_3_V_3_c_empty_n),
        .kernel_val_4_V_1_c_empty_n(kernel_val_4_V_1_c_empty_n),
        .kernel_val_4_V_2_c_empty_n(kernel_val_4_V_2_c_empty_n),
        .\mOutPtr_reg[2]_0 (kernel_val_4_V_3_c_U_n_23),
        .out(kernel_val_3_V_2_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_18 kernel_val_3_V_3_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_proc_U0_kernel_val_3_V_3_out_din),
        .internal_empty_n_reg_0(Filter2D_U0_n_151),
        .kernel_val_3_V_3_c_empty_n(kernel_val_3_V_3_c_empty_n),
        .kernel_val_3_V_3_c_full_n(kernel_val_3_V_3_c_full_n),
        .\mOutPtr_reg[2]_0 (kernel_val_4_V_3_c_U_n_5),
        .out(kernel_val_3_V_3_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_19 kernel_val_3_V_4_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_proc_U0_kernel_val_3_V_4_out_din),
        .internal_empty_n_reg_0(Filter2D_U0_n_151),
        .kernel_val_3_V_4_c_empty_n(kernel_val_3_V_4_c_empty_n),
        .kernel_val_3_V_4_c_full_n(kernel_val_3_V_4_c_full_n),
        .\mOutPtr_reg[2]_0 (kernel_val_4_V_3_c_U_n_24),
        .out(kernel_val_3_V_4_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_20 kernel_val_4_V_0_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_proc_U0_kernel_val_4_V_0_out_din),
        .internal_empty_n_reg_0(Filter2D_U0_n_151),
        .kernel_val_4_V_0_c_empty_n(kernel_val_4_V_0_c_empty_n),
        .kernel_val_4_V_0_c_full_n(kernel_val_4_V_0_c_full_n),
        .\mOutPtr_reg[2]_0 (kernel_val_4_V_3_c_U_n_4),
        .out(kernel_val_4_V_0_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_21 kernel_val_4_V_1_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_proc_U0_kernel_val_4_V_1_out_din),
        .internal_empty_n_reg_0(Filter2D_U0_n_151),
        .kernel_val_4_V_1_c_empty_n(kernel_val_4_V_1_c_empty_n),
        .kernel_val_4_V_1_c_full_n(kernel_val_4_V_1_c_full_n),
        .\mOutPtr_reg[2]_0 (kernel_val_4_V_3_c_U_n_25),
        .out(kernel_val_4_V_1_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_22 kernel_val_4_V_2_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_proc_U0_kernel_val_4_V_2_out_din),
        .internal_empty_n_reg_0(Filter2D_U0_n_151),
        .kernel_val_4_V_2_c_empty_n(kernel_val_4_V_2_c_empty_n),
        .kernel_val_4_V_2_c_full_n(kernel_val_4_V_2_c_full_n),
        .\mOutPtr_reg[2]_0 (kernel_val_4_V_3_c_U_n_3),
        .out(kernel_val_4_V_2_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_23 kernel_val_4_V_3_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .Q(ap_CS_fsm_state26),
        .\ap_CS_fsm_reg[25] (kernel_val_4_V_3_c_U_n_2),
        .\ap_CS_fsm_reg[25]_0 (kernel_val_4_V_3_c_U_n_3),
        .\ap_CS_fsm_reg[25]_1 (kernel_val_4_V_3_c_U_n_4),
        .\ap_CS_fsm_reg[25]_10 (kernel_val_4_V_3_c_U_n_13),
        .\ap_CS_fsm_reg[25]_11 (kernel_val_4_V_3_c_U_n_14),
        .\ap_CS_fsm_reg[25]_12 (kernel_val_4_V_3_c_U_n_15),
        .\ap_CS_fsm_reg[25]_13 (kernel_val_4_V_3_c_U_n_16),
        .\ap_CS_fsm_reg[25]_14 (kernel_val_4_V_3_c_U_n_17),
        .\ap_CS_fsm_reg[25]_15 (kernel_val_4_V_3_c_U_n_18),
        .\ap_CS_fsm_reg[25]_16 (kernel_val_4_V_3_c_U_n_19),
        .\ap_CS_fsm_reg[25]_17 (kernel_val_4_V_3_c_U_n_20),
        .\ap_CS_fsm_reg[25]_18 (kernel_val_4_V_3_c_U_n_21),
        .\ap_CS_fsm_reg[25]_19 (kernel_val_4_V_3_c_U_n_22),
        .\ap_CS_fsm_reg[25]_2 (kernel_val_4_V_3_c_U_n_5),
        .\ap_CS_fsm_reg[25]_20 (kernel_val_4_V_3_c_U_n_23),
        .\ap_CS_fsm_reg[25]_21 (kernel_val_4_V_3_c_U_n_24),
        .\ap_CS_fsm_reg[25]_22 (kernel_val_4_V_3_c_U_n_25),
        .\ap_CS_fsm_reg[25]_3 (kernel_val_4_V_3_c_U_n_6),
        .\ap_CS_fsm_reg[25]_4 (kernel_val_4_V_3_c_U_n_7),
        .\ap_CS_fsm_reg[25]_5 (kernel_val_4_V_3_c_U_n_8),
        .\ap_CS_fsm_reg[25]_6 (kernel_val_4_V_3_c_U_n_9),
        .\ap_CS_fsm_reg[25]_7 (kernel_val_4_V_3_c_U_n_10),
        .\ap_CS_fsm_reg[25]_8 (kernel_val_4_V_3_c_U_n_11),
        .\ap_CS_fsm_reg[25]_9 (kernel_val_4_V_3_c_U_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_proc_U0_kernel_val_4_V_3_out_din),
        .int_ap_ready_i_2(kernel_val_0_V_3_c_U_n_2),
        .int_ap_ready_reg(kernel_val_2_V_1_c_U_n_1),
        .internal_empty_n_reg_0(Filter2D_U0_n_151),
        .internal_full_n_reg_0(kernel_val_4_V_3_c_U_n_1),
        .kernel_val_0_V_0_c_full_n(kernel_val_0_V_0_c_full_n),
        .kernel_val_0_V_1_c_full_n(kernel_val_0_V_1_c_full_n),
        .kernel_val_0_V_2_c_full_n(kernel_val_0_V_2_c_full_n),
        .kernel_val_0_V_3_c_full_n(kernel_val_0_V_3_c_full_n),
        .kernel_val_0_V_4_c_full_n(kernel_val_0_V_4_c_full_n),
        .kernel_val_1_V_0_c_full_n(kernel_val_1_V_0_c_full_n),
        .kernel_val_1_V_1_c_full_n(kernel_val_1_V_1_c_full_n),
        .kernel_val_1_V_2_c_full_n(kernel_val_1_V_2_c_full_n),
        .kernel_val_1_V_3_c_full_n(kernel_val_1_V_3_c_full_n),
        .kernel_val_1_V_4_c_full_n(kernel_val_1_V_4_c_full_n),
        .kernel_val_2_V_0_c_full_n(kernel_val_2_V_0_c_full_n),
        .kernel_val_2_V_1_c_full_n(kernel_val_2_V_1_c_full_n),
        .kernel_val_2_V_2_c_full_n(kernel_val_2_V_2_c_full_n),
        .kernel_val_2_V_3_c_full_n(kernel_val_2_V_3_c_full_n),
        .kernel_val_2_V_4_c_full_n(kernel_val_2_V_4_c_full_n),
        .kernel_val_3_V_0_c_full_n(kernel_val_3_V_0_c_full_n),
        .kernel_val_3_V_1_c_full_n(kernel_val_3_V_1_c_full_n),
        .kernel_val_3_V_2_c_full_n(kernel_val_3_V_2_c_full_n),
        .kernel_val_3_V_3_c_full_n(kernel_val_3_V_3_c_full_n),
        .kernel_val_3_V_4_c_full_n(kernel_val_3_V_4_c_full_n),
        .kernel_val_4_V_0_c_full_n(kernel_val_4_V_0_c_full_n),
        .kernel_val_4_V_1_c_full_n(kernel_val_4_V_1_c_full_n),
        .kernel_val_4_V_2_c_full_n(kernel_val_4_V_2_c_full_n),
        .kernel_val_4_V_3_c_empty_n(kernel_val_4_V_3_c_empty_n),
        .kernel_val_4_V_4_c_full_n(kernel_val_4_V_4_c_full_n),
        .out(kernel_val_4_V_3_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_24 kernel_val_4_V_4_c_U
       (.Block_proc_U0_ap_ready(Block_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(par_V_q0),
        .internal_empty_n_reg_0(Filter2D_U0_n_151),
        .kernel_val_4_V_4_c_empty_n(kernel_val_4_V_4_c_empty_n),
        .kernel_val_4_V_4_c_full_n(kernel_val_4_V_4_c_full_n),
        .\mOutPtr_reg[2]_0 (kernel_val_4_V_3_c_U_n_2),
        .out(kernel_val_4_V_4_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w9_d3_A_25 p_lshr_f_cast_loc_c_U
       (.Block_Mat_exit212359_U0_col_packets_cast_out_out_write(Block_Mat_exit212359_U0_col_packets_cast_out_out_write),
        .Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .Loop_2_proc_U0_col_packets_cast_loc_read(Loop_2_proc_U0_col_packets_cast_loc_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .col_packets_cast_loc_empty_n(col_packets_cast_loc_empty_n),
        .internal_full_n_reg_0(Loop_2_proc_U0_n_16),
        .\mOutPtr_reg[2]_0 (Block_Mat_exit212359_U0_n_2),
        .out(p_lshr_f_cast_loc_c_dout),
        .p_lshr_f_cast_loc_c_empty_n(p_lshr_f_cast_loc_c_empty_n),
        .p_lshr_f_cast_loc_c_full_n(p_lshr_f_cast_loc_c_full_n),
        .\p_lshr_f_cast_loc_rea_reg_344_reg[8] (cols[10:2]),
        .shiftReg_ce(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w20_d2_A packets_cast_loc_cha_U
       (.Block_Mat_exit212359_U0_ap_continue(Block_Mat_exit212359_U0_ap_continue),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_ready(Loop_1_proc_U0_ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_Mat_exit212359_U0_ap_return),
        .internal_empty_n_reg_0(Block_Mat_exit212359_U0_n_12),
        .\mOutPtr_reg[0]_0 (Block_Mat_exit212359_U0_ap_ready),
        .\mOutPtr_reg[1]_0 (Block_Mat_exit212359_U0_n_7),
        .out(packets_cast_loc_cha_dout),
        .packets_cast_loc_cha_empty_n(packets_cast_loc_cha_empty_n),
        .shiftReg_ce(shiftReg_ce));
  FDRE \rdata_reg[0]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_31),
        .Q(\rdata_reg[0]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_21),
        .Q(\rdata_reg[10]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_20),
        .Q(\rdata_reg[11]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_19),
        .Q(\rdata_reg[12]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_18),
        .Q(\rdata_reg[13]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_17),
        .Q(\rdata_reg[14]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_16),
        .Q(\rdata_reg[15]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_15),
        .Q(\rdata_reg[16]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_14),
        .Q(\rdata_reg[17]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_13),
        .Q(\rdata_reg[18]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_12),
        .Q(\rdata_reg[19]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_30),
        .Q(\rdata_reg[1]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_11),
        .Q(\rdata_reg[20]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_10),
        .Q(\rdata_reg[21]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_9),
        .Q(\rdata_reg[22]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_8),
        .Q(\rdata_reg[23]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_7),
        .Q(\rdata_reg[24]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_6),
        .Q(\rdata_reg[25]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_5),
        .Q(\rdata_reg[26]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_4),
        .Q(\rdata_reg[27]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_3),
        .Q(\rdata_reg[28]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_2),
        .Q(\rdata_reg[29]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_29),
        .Q(\rdata_reg[2]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_1),
        .Q(\rdata_reg[30]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_6 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_0),
        .Q(\rdata_reg[31]_i_6_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_28),
        .Q(\rdata_reg[3]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_27),
        .Q(\rdata_reg[4]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_26),
        .Q(\rdata_reg[5]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_25),
        .Q(\rdata_reg[6]_i_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[7]_i_5 
       (.C(AXI_LITE_clk),
        .CE(1'b1),
        .D(int_par_V_ce1),
        .Q(\rdata_reg[7]_i_5_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_6 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_24),
        .Q(\rdata_reg[7]_i_6_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_23),
        .Q(\rdata_reg[8]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_3 
       (.C(AXI_LITE_clk),
        .CE(\rdata_reg[7]_i_5_n_0 ),
        .D(filter2D_hls_5_CONTROL_BUS_s_axi_U_n_22),
        .Q(\rdata_reg[9]_i_3_n_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_5_CONTROL_BUS_s_axi
   (DOADO,
    DOBDO,
    \int_par_V_shift_reg[1]_0 ,
    \int_par_V_shift_reg[0]_0 ,
    ap_sync_reg_Block_proc_U0_ap_ready_reg,
    Filter2D_U0_ap_start,
    internal_empty_n_reg,
    p_0_in29_out,
    \tmp_67_reg_3591_reg[0] ,
    brmerge_i_fu_1813_p2,
    \int_rows_reg[0]_0 ,
    \int_rows_reg[19]_0 ,
    \int_cols_reg[11]_0 ,
    \int_rows_reg[10]_0 ,
    \int_cols_reg[2]_0 ,
    \int_cols_reg[6]_0 ,
    \int_cols_reg[7]_0 ,
    D,
    \int_rows_reg[6]_0 ,
    CO,
    \int_cols_reg[10]_0 ,
    \int_rows_reg[6]_1 ,
    \p_p2_i_i_i_reg_3597_reg[10] ,
    \tmp_118_i_reg_3431_reg[11] ,
    \p_assign_6_2_i_reg_3467_reg[11] ,
    \p_assign_6_1_i_reg_3449_reg[11] ,
    \p_assign_6_4_i_reg_3503_reg[11] ,
    \p_assign_6_3_i_reg_3485_reg[11] ,
    \int_rows_reg[10]_1 ,
    \int_rows_reg[10]_2 ,
    \int_rows_reg[9]_0 ,
    \int_rows_reg[7]_0 ,
    \int_rows_reg[4]_0 ,
    \int_rows_reg[7]_1 ,
    \int_rows_reg[4]_1 ,
    \int_rows_reg[3]_0 ,
    \int_rows_reg[2]_0 ,
    \int_rows_reg[2]_1 ,
    \int_rows_reg[9]_1 ,
    \int_rows_reg[1]_0 ,
    \int_rows_reg[0]_1 ,
    \int_rows_reg[0]_2 ,
    \int_rows_reg[0]_3 ,
    \int_rows_reg[0]_4 ,
    s_axi_CONTROL_BUS_RDATA,
    in,
    int_par_V_ce1,
    s_axi_CONTROL_BUS_ARREADY,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_WREADY,
    interrupt,
    s_axi_CONTROL_BUS_BVALID,
    AXI_LITE_clk,
    ap_clk,
    address0,
    s_axi_CONTROL_BUS_WDATA,
    ap_rst_n_inv,
    ap_idle,
    ap_sync_ready,
    \int_par_V_shift_reg[1]_1 ,
    \int_par_V_shift_reg[0]_1 ,
    s_axi_CONTROL_BUS_WSTRB,
    Loop_2_proc_U0_ap_done,
    s_axi_CONTROL_BUS_AWADDR,
    s_axi_CONTROL_BUS_WVALID,
    ap_sync_reg_Block_proc_U0_ap_ready,
    Q,
    \ap_CS_fsm[0]_i_2__0 ,
    kernel_val_3_V_1_c_empty_n,
    kernel_val_1_V_4_c_empty_n,
    kernel_val_3_V_0_c_empty_n,
    kernel_val_3_V_4_c_empty_n,
    kernel_val_1_V_1_c_empty_n,
    kernel_val_0_V_3_c_empty_n,
    kernel_val_4_V_0_c_empty_n,
    kernel_val_0_V_1_c_empty_n,
    kernel_val_4_V_4_c_empty_n,
    tmp_67_reg_3591,
    rev_reg_3546,
    \tmp_115_i_reg_3422_reg[0] ,
    \ap_CS_fsm_reg[2]_i_2_0 ,
    \tmp_67_reg_3591_reg[0]_i_3_0 ,
    \or_cond_i_i_i_reg_3607_reg[0]_i_3_0 ,
    \x_reg_3611_reg[10]_i_4_0 ,
    \x_reg_3611_reg[10]_i_2_0 ,
    \x_reg_3611_reg[4]_i_2 ,
    \x_reg_3611_reg[4]_i_2_0 ,
    \x_reg_3611_reg[8]_i_2 ,
    \x_reg_3611_reg[8]_i_2_0 ,
    \x_reg_3611_reg[8]_i_2_1 ,
    \x_reg_3611_reg[8]_i_2_2 ,
    \x_reg_3611_reg[10]_i_2_1 ,
    \x_reg_3611_reg[10]_i_3 ,
    \tmp_60_reg_3521_reg[2]_i_3_0 ,
    \tmp_60_reg_3521_reg[2]_i_6_0 ,
    tmp_26_fu_1330_p3,
    \tmp_60_reg_3521_reg[2]_i_6_1 ,
    \tmp_60_reg_3521_reg[1] ,
    \tmp_13_reg_3531_reg[2]_i_5_0 ,
    \tmp_13_reg_3531_reg[2]_i_2_0 ,
    tmp_42_fu_1409_p3,
    \tmp_5_reg_3526_reg[2]_i_5_0 ,
    \tmp_5_reg_3526_reg[1] ,
    \tmp_5_reg_3526_reg[2]_i_5_1 ,
    \tmp_5_reg_3526_reg[2]_i_2_0 ,
    tmp_32_fu_1372_p3,
    \tmp_31_reg_3541_reg[2]_i_2_0 ,
    tmp_52_fu_1483_p3,
    \tmp_25_reg_3536_reg[2]_i_2_0 ,
    tmp_48_fu_1446_p3,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[0] ,
    \or_cond_i_i_i_reg_3607_reg[0]_i_3_1 ,
    \or_cond_i_i_i_reg_3607_reg[0] ,
    \or_cond_i_i_i_reg_3607_reg[0]_0 ,
    DI,
    S,
    \x_reg_3611_reg[10]_i_2_2 ,
    \tmp_69_reg_3616_reg[1] ,
    \tmp_60_reg_3521_reg[2]_i_3_1 ,
    \tmp_60_reg_3521_reg[1]_0 ,
    \tmp_60_reg_3521_reg[1]_1 ,
    \tmp_13_reg_3531_reg[2]_i_2_1 ,
    \tmp_13_reg_3531_reg[2] ,
    \tmp_13_reg_3531_reg[2]_0 ,
    \tmp_5_reg_3526_reg[2]_i_2_1 ,
    \tmp_5_reg_3526_reg[2] ,
    \tmp_5_reg_3526_reg[2]_0 ,
    \tmp_31_reg_3541_reg[2]_i_2_1 ,
    \tmp_31_reg_3541_reg[2] ,
    \tmp_31_reg_3541_reg[2]_0 ,
    \tmp_25_reg_3536_reg[2]_i_2_1 ,
    \tmp_25_reg_3536_reg[2] ,
    \tmp_25_reg_3536_reg[2]_0 ,
    \tmp_43_i_i4_reg_405_reg[0] ,
    \tmp_43_i_i_mid1_reg_400[0]_i_3_0 ,
    \tmp_43_i_i_mid1_reg_400_reg[0] ,
    \tmp_43_i_i_mid1_reg_400_reg[0]_0 ,
    ap_rst_n_AXI_LITE_clk,
    \row_assign_8_4_t_i_reg_3571_reg[0] ,
    \row_assign_8_1_t_i_reg_3556_reg[0] ,
    \kernel_val_4_V_2_reg_1052_reg[0] ,
    \kernel_val_4_V_2_reg_1052_reg[0]_0 ,
    \kernel_val_4_V_2_reg_1052_reg[0]_1 ,
    \kernel_val_4_V_2_reg_1052_reg[1] ,
    \kernel_val_4_V_2_reg_1052_reg[1]_0 ,
    \kernel_val_4_V_2_reg_1052_reg[2] ,
    \kernel_val_4_V_2_reg_1052_reg[2]_0 ,
    \kernel_val_4_V_2_reg_1052_reg[3] ,
    \kernel_val_4_V_2_reg_1052_reg[3]_0 ,
    \kernel_val_4_V_2_reg_1052_reg[4] ,
    \kernel_val_4_V_2_reg_1052_reg[4]_0 ,
    \kernel_val_4_V_2_reg_1052_reg[5] ,
    \kernel_val_4_V_2_reg_1052_reg[5]_0 ,
    \kernel_val_4_V_2_reg_1052_reg[6] ,
    \kernel_val_4_V_2_reg_1052_reg[6]_0 ,
    \kernel_val_4_V_2_reg_1052_reg[7] ,
    \kernel_val_4_V_2_reg_1052_reg[7]_0 ,
    \kernel_val_4_V_2_reg_1052_reg[0]_2 ,
    \kernel_val_4_V_2_reg_1052_reg[0]_3 ,
    \kernel_val_4_V_2_reg_1052_reg[1]_1 ,
    \kernel_val_4_V_2_reg_1052_reg[1]_2 ,
    \kernel_val_4_V_2_reg_1052_reg[2]_1 ,
    \kernel_val_4_V_2_reg_1052_reg[2]_2 ,
    \kernel_val_4_V_2_reg_1052_reg[3]_1 ,
    \kernel_val_4_V_2_reg_1052_reg[3]_2 ,
    \kernel_val_4_V_2_reg_1052_reg[4]_1 ,
    \kernel_val_4_V_2_reg_1052_reg[4]_2 ,
    \kernel_val_4_V_2_reg_1052_reg[5]_1 ,
    \kernel_val_4_V_2_reg_1052_reg[5]_2 ,
    \kernel_val_4_V_2_reg_1052_reg[6]_1 ,
    \kernel_val_4_V_2_reg_1052_reg[6]_2 ,
    \kernel_val_4_V_2_reg_1052_reg[7]_1 ,
    \kernel_val_4_V_2_reg_1052_reg[7]_2 ,
    \rdata_reg[7]_0 ,
    \rdata_reg[0]_0 ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2]_0 ,
    \rdata_reg[3]_0 ,
    \rdata_reg[4]_0 ,
    s_axi_CONTROL_BUS_ARVALID,
    \rdata_reg[5]_0 ,
    \rdata_reg[6]_0 ,
    \rdata_reg[7]_1 ,
    \rdata_reg[8]_0 ,
    \rdata_reg[9]_0 ,
    \rdata_reg[10]_0 ,
    \rdata_reg[11]_0 ,
    \rdata_reg[12]_0 ,
    \rdata_reg[13]_0 ,
    \rdata_reg[14]_0 ,
    \rdata_reg[15]_0 ,
    \rdata_reg[16]_0 ,
    \rdata_reg[17]_0 ,
    \rdata_reg[18]_0 ,
    \rdata_reg[19]_0 ,
    \rdata_reg[20]_0 ,
    \rdata_reg[21]_0 ,
    \rdata_reg[22]_0 ,
    \rdata_reg[23]_0 ,
    \rdata_reg[24]_0 ,
    \rdata_reg[25]_0 ,
    \rdata_reg[26]_0 ,
    \rdata_reg[27]_0 ,
    \rdata_reg[28]_0 ,
    \rdata_reg[29]_0 ,
    \rdata_reg[30]_0 ,
    \rdata_reg[31]_0 ,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_RREADY,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_AWVALID);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output \int_par_V_shift_reg[1]_0 ;
  output \int_par_V_shift_reg[0]_0 ;
  output ap_sync_reg_Block_proc_U0_ap_ready_reg;
  output Filter2D_U0_ap_start;
  output internal_empty_n_reg;
  output p_0_in29_out;
  output [0:0]\tmp_67_reg_3591_reg[0] ;
  output brmerge_i_fu_1813_p2;
  output [0:0]\int_rows_reg[0]_0 ;
  output [19:0]\int_rows_reg[19]_0 ;
  output [11:0]\int_cols_reg[11]_0 ;
  output [0:0]\int_rows_reg[10]_0 ;
  output [2:0]\int_cols_reg[2]_0 ;
  output [3:0]\int_cols_reg[6]_0 ;
  output [0:0]\int_cols_reg[7]_0 ;
  output [0:0]D;
  output [2:0]\int_rows_reg[6]_0 ;
  output [0:0]CO;
  output [0:0]\int_cols_reg[10]_0 ;
  output [0:0]\int_rows_reg[6]_1 ;
  output [0:0]\p_p2_i_i_i_reg_3597_reg[10] ;
  output [0:0]\tmp_118_i_reg_3431_reg[11] ;
  output [0:0]\p_assign_6_2_i_reg_3467_reg[11] ;
  output [0:0]\p_assign_6_1_i_reg_3449_reg[11] ;
  output [0:0]\p_assign_6_4_i_reg_3503_reg[11] ;
  output [0:0]\p_assign_6_3_i_reg_3485_reg[11] ;
  output [0:0]\int_rows_reg[10]_1 ;
  output [0:0]\int_rows_reg[10]_2 ;
  output [0:0]\int_rows_reg[9]_0 ;
  output \int_rows_reg[7]_0 ;
  output \int_rows_reg[4]_0 ;
  output \int_rows_reg[7]_1 ;
  output \int_rows_reg[4]_1 ;
  output \int_rows_reg[3]_0 ;
  output \int_rows_reg[2]_0 ;
  output \int_rows_reg[2]_1 ;
  output [0:0]\int_rows_reg[9]_1 ;
  output \int_rows_reg[1]_0 ;
  output \int_rows_reg[0]_1 ;
  output \int_rows_reg[0]_2 ;
  output \int_rows_reg[0]_3 ;
  output \int_rows_reg[0]_4 ;
  output [31:0]s_axi_CONTROL_BUS_RDATA;
  output [7:0]in;
  output int_par_V_ce1;
  output s_axi_CONTROL_BUS_ARREADY;
  output s_axi_CONTROL_BUS_RVALID;
  output s_axi_CONTROL_BUS_AWREADY;
  output s_axi_CONTROL_BUS_WREADY;
  output interrupt;
  output s_axi_CONTROL_BUS_BVALID;
  input AXI_LITE_clk;
  input ap_clk;
  input [2:0]address0;
  input [31:0]s_axi_CONTROL_BUS_WDATA;
  input ap_rst_n_inv;
  input ap_idle;
  input ap_sync_ready;
  input \int_par_V_shift_reg[1]_1 ;
  input \int_par_V_shift_reg[0]_1 ;
  input [3:0]s_axi_CONTROL_BUS_WSTRB;
  input Loop_2_proc_U0_ap_done;
  input [6:0]s_axi_CONTROL_BUS_AWADDR;
  input s_axi_CONTROL_BUS_WVALID;
  input ap_sync_reg_Block_proc_U0_ap_ready;
  input [0:0]Q;
  input \ap_CS_fsm[0]_i_2__0 ;
  input kernel_val_3_V_1_c_empty_n;
  input kernel_val_1_V_4_c_empty_n;
  input kernel_val_3_V_0_c_empty_n;
  input kernel_val_3_V_4_c_empty_n;
  input kernel_val_1_V_1_c_empty_n;
  input kernel_val_0_V_3_c_empty_n;
  input kernel_val_4_V_0_c_empty_n;
  input kernel_val_0_V_1_c_empty_n;
  input kernel_val_4_V_4_c_empty_n;
  input tmp_67_reg_3591;
  input rev_reg_3546;
  input [9:0]\tmp_115_i_reg_3422_reg[0] ;
  input \ap_CS_fsm_reg[2]_i_2_0 ;
  input [10:0]\tmp_67_reg_3591_reg[0]_i_3_0 ;
  input [9:0]\or_cond_i_i_i_reg_3607_reg[0]_i_3_0 ;
  input \x_reg_3611_reg[10]_i_4_0 ;
  input [1:0]\x_reg_3611_reg[10]_i_2_0 ;
  input \x_reg_3611_reg[4]_i_2 ;
  input \x_reg_3611_reg[4]_i_2_0 ;
  input \x_reg_3611_reg[8]_i_2 ;
  input \x_reg_3611_reg[8]_i_2_0 ;
  input \x_reg_3611_reg[8]_i_2_1 ;
  input \x_reg_3611_reg[8]_i_2_2 ;
  input \x_reg_3611_reg[10]_i_2_1 ;
  input \x_reg_3611_reg[10]_i_3 ;
  input [7:0]\tmp_60_reg_3521_reg[2]_i_3_0 ;
  input [0:0]\tmp_60_reg_3521_reg[2]_i_6_0 ;
  input tmp_26_fu_1330_p3;
  input \tmp_60_reg_3521_reg[2]_i_6_1 ;
  input [0:0]\tmp_60_reg_3521_reg[1] ;
  input \tmp_13_reg_3531_reg[2]_i_5_0 ;
  input [8:0]\tmp_13_reg_3531_reg[2]_i_2_0 ;
  input tmp_42_fu_1409_p3;
  input \tmp_5_reg_3526_reg[2]_i_5_0 ;
  input [0:0]\tmp_5_reg_3526_reg[1] ;
  input [1:0]\tmp_5_reg_3526_reg[2]_i_5_1 ;
  input [7:0]\tmp_5_reg_3526_reg[2]_i_2_0 ;
  input tmp_32_fu_1372_p3;
  input [8:0]\tmp_31_reg_3541_reg[2]_i_2_0 ;
  input tmp_52_fu_1483_p3;
  input [8:0]\tmp_25_reg_3536_reg[2]_i_2_0 ;
  input tmp_48_fu_1446_p3;
  input [2:0]ADDRBWRADDR;
  input [1:0]\ap_CS_fsm_reg[0] ;
  input [3:0]\or_cond_i_i_i_reg_3607_reg[0]_i_3_1 ;
  input [0:0]\or_cond_i_i_i_reg_3607_reg[0] ;
  input [0:0]\or_cond_i_i_i_reg_3607_reg[0]_0 ;
  input [0:0]DI;
  input [0:0]S;
  input [3:0]\x_reg_3611_reg[10]_i_2_2 ;
  input [0:0]\tmp_69_reg_3616_reg[1] ;
  input [3:0]\tmp_60_reg_3521_reg[2]_i_3_1 ;
  input [0:0]\tmp_60_reg_3521_reg[1]_0 ;
  input [0:0]\tmp_60_reg_3521_reg[1]_1 ;
  input [3:0]\tmp_13_reg_3531_reg[2]_i_2_1 ;
  input [0:0]\tmp_13_reg_3531_reg[2] ;
  input [0:0]\tmp_13_reg_3531_reg[2]_0 ;
  input [3:0]\tmp_5_reg_3526_reg[2]_i_2_1 ;
  input [0:0]\tmp_5_reg_3526_reg[2] ;
  input [0:0]\tmp_5_reg_3526_reg[2]_0 ;
  input [3:0]\tmp_31_reg_3541_reg[2]_i_2_1 ;
  input [0:0]\tmp_31_reg_3541_reg[2] ;
  input [0:0]\tmp_31_reg_3541_reg[2]_0 ;
  input [3:0]\tmp_25_reg_3536_reg[2]_i_2_1 ;
  input [0:0]\tmp_25_reg_3536_reg[2] ;
  input [0:0]\tmp_25_reg_3536_reg[2]_0 ;
  input [6:0]\tmp_43_i_i4_reg_405_reg[0] ;
  input [3:0]\tmp_43_i_i_mid1_reg_400[0]_i_3_0 ;
  input \tmp_43_i_i_mid1_reg_400_reg[0] ;
  input [0:0]\tmp_43_i_i_mid1_reg_400_reg[0]_0 ;
  input ap_rst_n_AXI_LITE_clk;
  input [0:0]\row_assign_8_4_t_i_reg_3571_reg[0] ;
  input [0:0]\row_assign_8_1_t_i_reg_3556_reg[0] ;
  input \kernel_val_4_V_2_reg_1052_reg[0] ;
  input \kernel_val_4_V_2_reg_1052_reg[0]_0 ;
  input \kernel_val_4_V_2_reg_1052_reg[0]_1 ;
  input \kernel_val_4_V_2_reg_1052_reg[1] ;
  input \kernel_val_4_V_2_reg_1052_reg[1]_0 ;
  input \kernel_val_4_V_2_reg_1052_reg[2] ;
  input \kernel_val_4_V_2_reg_1052_reg[2]_0 ;
  input \kernel_val_4_V_2_reg_1052_reg[3] ;
  input \kernel_val_4_V_2_reg_1052_reg[3]_0 ;
  input \kernel_val_4_V_2_reg_1052_reg[4] ;
  input \kernel_val_4_V_2_reg_1052_reg[4]_0 ;
  input \kernel_val_4_V_2_reg_1052_reg[5] ;
  input \kernel_val_4_V_2_reg_1052_reg[5]_0 ;
  input \kernel_val_4_V_2_reg_1052_reg[6] ;
  input \kernel_val_4_V_2_reg_1052_reg[6]_0 ;
  input \kernel_val_4_V_2_reg_1052_reg[7] ;
  input \kernel_val_4_V_2_reg_1052_reg[7]_0 ;
  input \kernel_val_4_V_2_reg_1052_reg[0]_2 ;
  input \kernel_val_4_V_2_reg_1052_reg[0]_3 ;
  input \kernel_val_4_V_2_reg_1052_reg[1]_1 ;
  input \kernel_val_4_V_2_reg_1052_reg[1]_2 ;
  input \kernel_val_4_V_2_reg_1052_reg[2]_1 ;
  input \kernel_val_4_V_2_reg_1052_reg[2]_2 ;
  input \kernel_val_4_V_2_reg_1052_reg[3]_1 ;
  input \kernel_val_4_V_2_reg_1052_reg[3]_2 ;
  input \kernel_val_4_V_2_reg_1052_reg[4]_1 ;
  input \kernel_val_4_V_2_reg_1052_reg[4]_2 ;
  input \kernel_val_4_V_2_reg_1052_reg[5]_1 ;
  input \kernel_val_4_V_2_reg_1052_reg[5]_2 ;
  input \kernel_val_4_V_2_reg_1052_reg[6]_1 ;
  input \kernel_val_4_V_2_reg_1052_reg[6]_2 ;
  input \kernel_val_4_V_2_reg_1052_reg[7]_1 ;
  input \kernel_val_4_V_2_reg_1052_reg[7]_2 ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[4]_0 ;
  input s_axi_CONTROL_BUS_ARVALID;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[7]_1 ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[17]_0 ;
  input \rdata_reg[18]_0 ;
  input \rdata_reg[19]_0 ;
  input \rdata_reg[20]_0 ;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[23]_0 ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[27]_0 ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[30]_0 ;
  input \rdata_reg[31]_0 ;
  input [6:0]s_axi_CONTROL_BUS_ARADDR;
  input s_axi_CONTROL_BUS_RREADY;
  input s_axi_CONTROL_BUS_BREADY;
  input s_axi_CONTROL_BUS_AWVALID;

  wire [2:0]ADDRBWRADDR;
  wire AXI_LITE_clk;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire Filter2D_U0_ap_start;
  wire Loop_2_proc_U0_ap_done;
  wire [0:0]Q;
  wire [0:0]S;
  wire [2:0]address0;
  wire \ap_CS_fsm[0]_i_2__0 ;
  wire \ap_CS_fsm[0]_i_6_n_0 ;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire \ap_CS_fsm[2]_i_4_n_0 ;
  wire \ap_CS_fsm[2]_i_7_n_0 ;
  wire \ap_CS_fsm[2]_i_9_n_0 ;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[2]_i_2_0 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_3 ;
  wire ap_clk;
  wire ap_done_ext;
  wire ap_done_ext_i_2_n_0;
  wire ap_done_get;
  wire ap_idle;
  wire ap_rst_n_AXI_LITE_clk;
  wire ap_rst_n_AXI_LITE_clk_inv;
  wire ap_rst_n_inv;
  wire ap_start_mask;
  wire ap_start_mask_i_3_n_0;
  wire ap_start_set;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_proc_U0_ap_ready;
  wire ap_sync_reg_Block_proc_U0_ap_ready_reg;
  wire ar_hs;
  wire aw_hs;
  wire brmerge_i_fu_1813_p2;
  wire [7:1]data0;
  wire [7:0]in;
  wire int_ap_done_i_1_n_0;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_0 ;
  wire [0:0]\int_cols_reg[10]_0 ;
  wire [11:0]\int_cols_reg[11]_0 ;
  wire [2:0]\int_cols_reg[2]_0 ;
  wire [3:0]\int_cols_reg[6]_0 ;
  wire [0:0]\int_cols_reg[7]_0 ;
  wire \int_cols_reg_n_0_[12] ;
  wire \int_cols_reg_n_0_[13] ;
  wire \int_cols_reg_n_0_[14] ;
  wire \int_cols_reg_n_0_[15] ;
  wire \int_cols_reg_n_0_[16] ;
  wire \int_cols_reg_n_0_[17] ;
  wire \int_cols_reg_n_0_[18] ;
  wire \int_cols_reg_n_0_[19] ;
  wire \int_cols_reg_n_0_[20] ;
  wire \int_cols_reg_n_0_[21] ;
  wire \int_cols_reg_n_0_[22] ;
  wire \int_cols_reg_n_0_[23] ;
  wire \int_cols_reg_n_0_[24] ;
  wire \int_cols_reg_n_0_[25] ;
  wire \int_cols_reg_n_0_[26] ;
  wire \int_cols_reg_n_0_[27] ;
  wire \int_cols_reg_n_0_[28] ;
  wire \int_cols_reg_n_0_[29] ;
  wire \int_cols_reg_n_0_[30] ;
  wire \int_cols_reg_n_0_[31] ;
  wire int_gie;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_ier0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[1] ;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire int_isr_reg05_out;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire int_par_V_ce1;
  wire int_par_V_n_64;
  wire int_par_V_n_65;
  wire int_par_V_n_66;
  wire int_par_V_n_67;
  wire int_par_V_n_68;
  wire int_par_V_n_69;
  wire int_par_V_n_70;
  wire int_par_V_n_71;
  wire int_par_V_n_72;
  wire int_par_V_n_73;
  wire int_par_V_n_74;
  wire int_par_V_n_75;
  wire int_par_V_n_76;
  wire int_par_V_n_77;
  wire int_par_V_n_78;
  wire int_par_V_n_79;
  wire int_par_V_n_80;
  wire int_par_V_n_81;
  wire int_par_V_n_82;
  wire int_par_V_n_83;
  wire int_par_V_n_84;
  wire int_par_V_n_85;
  wire int_par_V_n_86;
  wire int_par_V_n_87;
  wire int_par_V_n_88;
  wire int_par_V_n_89;
  wire int_par_V_n_90;
  wire int_par_V_n_91;
  wire int_par_V_n_92;
  wire int_par_V_n_93;
  wire int_par_V_n_94;
  wire int_par_V_n_95;
  wire int_par_V_read;
  wire int_par_V_read0;
  wire \int_par_V_shift_reg[0]_0 ;
  wire \int_par_V_shift_reg[0]_1 ;
  wire \int_par_V_shift_reg[1]_0 ;
  wire \int_par_V_shift_reg[1]_1 ;
  wire int_par_V_write_i_1_n_0;
  wire int_par_V_write_reg_n_0;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_1_n_0 ;
  wire [0:0]\int_rows_reg[0]_0 ;
  wire \int_rows_reg[0]_1 ;
  wire \int_rows_reg[0]_2 ;
  wire \int_rows_reg[0]_3 ;
  wire \int_rows_reg[0]_4 ;
  wire [0:0]\int_rows_reg[10]_0 ;
  wire [0:0]\int_rows_reg[10]_1 ;
  wire [0:0]\int_rows_reg[10]_2 ;
  wire [19:0]\int_rows_reg[19]_0 ;
  wire \int_rows_reg[1]_0 ;
  wire \int_rows_reg[2]_0 ;
  wire \int_rows_reg[2]_1 ;
  wire \int_rows_reg[3]_0 ;
  wire \int_rows_reg[4]_0 ;
  wire \int_rows_reg[4]_1 ;
  wire [2:0]\int_rows_reg[6]_0 ;
  wire [0:0]\int_rows_reg[6]_1 ;
  wire \int_rows_reg[7]_0 ;
  wire \int_rows_reg[7]_1 ;
  wire [0:0]\int_rows_reg[9]_0 ;
  wire [0:0]\int_rows_reg[9]_1 ;
  wire \int_rows_reg_n_0_[20] ;
  wire \int_rows_reg_n_0_[21] ;
  wire \int_rows_reg_n_0_[22] ;
  wire \int_rows_reg_n_0_[23] ;
  wire \int_rows_reg_n_0_[24] ;
  wire \int_rows_reg_n_0_[25] ;
  wire \int_rows_reg_n_0_[26] ;
  wire \int_rows_reg_n_0_[27] ;
  wire \int_rows_reg_n_0_[28] ;
  wire \int_rows_reg_n_0_[29] ;
  wire \int_rows_reg_n_0_[30] ;
  wire \int_rows_reg_n_0_[31] ;
  wire internal_empty_n_reg;
  wire interrupt;
  wire isr_mask;
  wire isr_toggle;
  wire \kernel_val_0_V_0_reg_832[0]_i_2_n_0 ;
  wire \kernel_val_0_V_0_reg_832[0]_i_3_n_0 ;
  wire \kernel_val_0_V_0_reg_832[1]_i_2_n_0 ;
  wire \kernel_val_0_V_0_reg_832[1]_i_3_n_0 ;
  wire \kernel_val_0_V_0_reg_832[2]_i_2_n_0 ;
  wire \kernel_val_0_V_0_reg_832[2]_i_3_n_0 ;
  wire \kernel_val_0_V_0_reg_832[3]_i_2_n_0 ;
  wire \kernel_val_0_V_0_reg_832[3]_i_3_n_0 ;
  wire \kernel_val_0_V_0_reg_832[4]_i_2_n_0 ;
  wire \kernel_val_0_V_0_reg_832[4]_i_3_n_0 ;
  wire \kernel_val_0_V_0_reg_832[5]_i_2_n_0 ;
  wire \kernel_val_0_V_0_reg_832[5]_i_3_n_0 ;
  wire \kernel_val_0_V_0_reg_832[6]_i_2_n_0 ;
  wire \kernel_val_0_V_0_reg_832[6]_i_3_n_0 ;
  wire \kernel_val_0_V_0_reg_832[7]_i_2_n_0 ;
  wire \kernel_val_0_V_0_reg_832[7]_i_3_n_0 ;
  wire kernel_val_0_V_1_c_empty_n;
  wire kernel_val_0_V_3_c_empty_n;
  wire kernel_val_1_V_1_c_empty_n;
  wire kernel_val_1_V_4_c_empty_n;
  wire kernel_val_3_V_0_c_empty_n;
  wire kernel_val_3_V_1_c_empty_n;
  wire kernel_val_3_V_4_c_empty_n;
  wire kernel_val_4_V_0_c_empty_n;
  wire \kernel_val_4_V_2_reg_1052_reg[0] ;
  wire \kernel_val_4_V_2_reg_1052_reg[0]_0 ;
  wire \kernel_val_4_V_2_reg_1052_reg[0]_1 ;
  wire \kernel_val_4_V_2_reg_1052_reg[0]_2 ;
  wire \kernel_val_4_V_2_reg_1052_reg[0]_3 ;
  wire \kernel_val_4_V_2_reg_1052_reg[1] ;
  wire \kernel_val_4_V_2_reg_1052_reg[1]_0 ;
  wire \kernel_val_4_V_2_reg_1052_reg[1]_1 ;
  wire \kernel_val_4_V_2_reg_1052_reg[1]_2 ;
  wire \kernel_val_4_V_2_reg_1052_reg[2] ;
  wire \kernel_val_4_V_2_reg_1052_reg[2]_0 ;
  wire \kernel_val_4_V_2_reg_1052_reg[2]_1 ;
  wire \kernel_val_4_V_2_reg_1052_reg[2]_2 ;
  wire \kernel_val_4_V_2_reg_1052_reg[3] ;
  wire \kernel_val_4_V_2_reg_1052_reg[3]_0 ;
  wire \kernel_val_4_V_2_reg_1052_reg[3]_1 ;
  wire \kernel_val_4_V_2_reg_1052_reg[3]_2 ;
  wire \kernel_val_4_V_2_reg_1052_reg[4] ;
  wire \kernel_val_4_V_2_reg_1052_reg[4]_0 ;
  wire \kernel_val_4_V_2_reg_1052_reg[4]_1 ;
  wire \kernel_val_4_V_2_reg_1052_reg[4]_2 ;
  wire \kernel_val_4_V_2_reg_1052_reg[5] ;
  wire \kernel_val_4_V_2_reg_1052_reg[5]_0 ;
  wire \kernel_val_4_V_2_reg_1052_reg[5]_1 ;
  wire \kernel_val_4_V_2_reg_1052_reg[5]_2 ;
  wire \kernel_val_4_V_2_reg_1052_reg[6] ;
  wire \kernel_val_4_V_2_reg_1052_reg[6]_0 ;
  wire \kernel_val_4_V_2_reg_1052_reg[6]_1 ;
  wire \kernel_val_4_V_2_reg_1052_reg[6]_2 ;
  wire \kernel_val_4_V_2_reg_1052_reg[7] ;
  wire \kernel_val_4_V_2_reg_1052_reg[7]_0 ;
  wire \kernel_val_4_V_2_reg_1052_reg[7]_1 ;
  wire \kernel_val_4_V_2_reg_1052_reg[7]_2 ;
  wire kernel_val_4_V_4_c_empty_n;
  wire \or_cond_i_i_i_reg_3607[0]_i_10_n_0 ;
  wire \or_cond_i_i_i_reg_3607[0]_i_11_n_0 ;
  wire \or_cond_i_i_i_reg_3607[0]_i_12_n_0 ;
  wire \or_cond_i_i_i_reg_3607[0]_i_6_n_0 ;
  wire \or_cond_i_i_i_reg_3607[0]_i_7_n_0 ;
  wire \or_cond_i_i_i_reg_3607[0]_i_9_n_0 ;
  wire [0:0]\or_cond_i_i_i_reg_3607_reg[0] ;
  wire [0:0]\or_cond_i_i_i_reg_3607_reg[0]_0 ;
  wire [9:0]\or_cond_i_i_i_reg_3607_reg[0]_i_3_0 ;
  wire [3:0]\or_cond_i_i_i_reg_3607_reg[0]_i_3_1 ;
  wire \or_cond_i_i_i_reg_3607_reg[0]_i_3_n_3 ;
  wire \or_cond_i_i_i_reg_3607_reg[0]_i_4_n_0 ;
  wire \or_cond_i_i_i_reg_3607_reg[0]_i_4_n_1 ;
  wire \or_cond_i_i_i_reg_3607_reg[0]_i_4_n_2 ;
  wire \or_cond_i_i_i_reg_3607_reg[0]_i_4_n_3 ;
  wire p_0_in29_out;
  wire p_11_in;
  wire [0:0]\p_assign_6_1_i_reg_3449_reg[11] ;
  wire [0:0]\p_assign_6_2_i_reg_3467_reg[11] ;
  wire [0:0]\p_assign_6_3_i_reg_3485_reg[11] ;
  wire [0:0]\p_assign_6_4_i_reg_3503_reg[11] ;
  wire [0:0]\p_p2_i_i_i_reg_3597_reg[10] ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[17]_0 ;
  wire \rdata_reg[18]_0 ;
  wire \rdata_reg[19]_0 ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[20]_0 ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[30]_0 ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[7]_1 ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[9]_0 ;
  wire rev_reg_3546;
  wire [0:0]\row_assign_8_1_t_i_reg_3556_reg[0] ;
  wire [0:0]\row_assign_8_4_t_i_reg_3571_reg[0] ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_0 ;
  wire [6:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [6:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire \tmp_115_i_reg_3422[0]_i_11_n_0 ;
  wire \tmp_115_i_reg_3422[0]_i_12_n_0 ;
  wire \tmp_115_i_reg_3422[0]_i_13_n_0 ;
  wire \tmp_115_i_reg_3422[0]_i_7_n_0 ;
  wire \tmp_115_i_reg_3422[0]_i_8_n_0 ;
  wire \tmp_115_i_reg_3422[0]_i_9_n_0 ;
  wire [9:0]\tmp_115_i_reg_3422_reg[0] ;
  wire \tmp_115_i_reg_3422_reg[0]_i_2_n_1 ;
  wire \tmp_115_i_reg_3422_reg[0]_i_2_n_2 ;
  wire \tmp_115_i_reg_3422_reg[0]_i_2_n_3 ;
  wire [0:0]\tmp_118_i_reg_3431_reg[11] ;
  wire \tmp_13_reg_3531[2]_i_15_n_0 ;
  wire \tmp_13_reg_3531[2]_i_16_n_0 ;
  wire \tmp_13_reg_3531[2]_i_17_n_0 ;
  wire \tmp_13_reg_3531[2]_i_18_n_0 ;
  wire \tmp_13_reg_3531[2]_i_7_n_0 ;
  wire \tmp_13_reg_3531[2]_i_8_n_0 ;
  wire [0:0]\tmp_13_reg_3531_reg[2] ;
  wire [0:0]\tmp_13_reg_3531_reg[2]_0 ;
  wire [8:0]\tmp_13_reg_3531_reg[2]_i_2_0 ;
  wire [3:0]\tmp_13_reg_3531_reg[2]_i_2_1 ;
  wire \tmp_13_reg_3531_reg[2]_i_2_n_3 ;
  wire \tmp_13_reg_3531_reg[2]_i_5_0 ;
  wire \tmp_13_reg_3531_reg[2]_i_5_n_0 ;
  wire \tmp_13_reg_3531_reg[2]_i_5_n_1 ;
  wire \tmp_13_reg_3531_reg[2]_i_5_n_2 ;
  wire \tmp_13_reg_3531_reg[2]_i_5_n_3 ;
  wire \tmp_25_reg_3536[2]_i_15_n_0 ;
  wire \tmp_25_reg_3536[2]_i_16_n_0 ;
  wire \tmp_25_reg_3536[2]_i_17_n_0 ;
  wire \tmp_25_reg_3536[2]_i_18_n_0 ;
  wire \tmp_25_reg_3536[2]_i_7_n_0 ;
  wire \tmp_25_reg_3536[2]_i_8_n_0 ;
  wire [0:0]\tmp_25_reg_3536_reg[2] ;
  wire [0:0]\tmp_25_reg_3536_reg[2]_0 ;
  wire [8:0]\tmp_25_reg_3536_reg[2]_i_2_0 ;
  wire [3:0]\tmp_25_reg_3536_reg[2]_i_2_1 ;
  wire \tmp_25_reg_3536_reg[2]_i_2_n_3 ;
  wire \tmp_25_reg_3536_reg[2]_i_5_n_0 ;
  wire \tmp_25_reg_3536_reg[2]_i_5_n_1 ;
  wire \tmp_25_reg_3536_reg[2]_i_5_n_2 ;
  wire \tmp_25_reg_3536_reg[2]_i_5_n_3 ;
  wire tmp_26_fu_1330_p3;
  wire \tmp_31_reg_3541[2]_i_15_n_0 ;
  wire \tmp_31_reg_3541[2]_i_16_n_0 ;
  wire \tmp_31_reg_3541[2]_i_17_n_0 ;
  wire \tmp_31_reg_3541[2]_i_18_n_0 ;
  wire \tmp_31_reg_3541[2]_i_7_n_0 ;
  wire \tmp_31_reg_3541[2]_i_8_n_0 ;
  wire [0:0]\tmp_31_reg_3541_reg[2] ;
  wire [0:0]\tmp_31_reg_3541_reg[2]_0 ;
  wire [8:0]\tmp_31_reg_3541_reg[2]_i_2_0 ;
  wire [3:0]\tmp_31_reg_3541_reg[2]_i_2_1 ;
  wire \tmp_31_reg_3541_reg[2]_i_2_n_3 ;
  wire \tmp_31_reg_3541_reg[2]_i_5_n_0 ;
  wire \tmp_31_reg_3541_reg[2]_i_5_n_1 ;
  wire \tmp_31_reg_3541_reg[2]_i_5_n_2 ;
  wire \tmp_31_reg_3541_reg[2]_i_5_n_3 ;
  wire tmp_32_fu_1372_p3;
  wire tmp_42_fu_1409_p3;
  wire [6:0]\tmp_43_i_i4_reg_405_reg[0] ;
  wire [3:0]\tmp_43_i_i_mid1_reg_400[0]_i_3_0 ;
  wire \tmp_43_i_i_mid1_reg_400[0]_i_3_n_0 ;
  wire \tmp_43_i_i_mid1_reg_400[0]_i_4_n_0 ;
  wire \tmp_43_i_i_mid1_reg_400[0]_i_5_n_0 ;
  wire \tmp_43_i_i_mid1_reg_400[0]_i_6_n_0 ;
  wire \tmp_43_i_i_mid1_reg_400_reg[0] ;
  wire [0:0]\tmp_43_i_i_mid1_reg_400_reg[0]_0 ;
  wire \tmp_43_i_i_mid1_reg_400_reg[0]_i_1_n_1 ;
  wire \tmp_43_i_i_mid1_reg_400_reg[0]_i_1_n_2 ;
  wire \tmp_43_i_i_mid1_reg_400_reg[0]_i_1_n_3 ;
  wire tmp_48_fu_1446_p3;
  wire tmp_52_fu_1483_p3;
  wire \tmp_5_reg_3526[2]_i_17_n_0 ;
  wire \tmp_5_reg_3526[2]_i_18_n_0 ;
  wire \tmp_5_reg_3526[2]_i_19_n_0 ;
  wire \tmp_5_reg_3526[2]_i_20_n_0 ;
  wire \tmp_5_reg_3526[2]_i_7_n_0 ;
  wire \tmp_5_reg_3526[2]_i_8_n_0 ;
  wire [0:0]\tmp_5_reg_3526_reg[1] ;
  wire [0:0]\tmp_5_reg_3526_reg[2] ;
  wire [0:0]\tmp_5_reg_3526_reg[2]_0 ;
  wire [7:0]\tmp_5_reg_3526_reg[2]_i_2_0 ;
  wire [3:0]\tmp_5_reg_3526_reg[2]_i_2_1 ;
  wire \tmp_5_reg_3526_reg[2]_i_2_n_3 ;
  wire \tmp_5_reg_3526_reg[2]_i_5_0 ;
  wire [1:0]\tmp_5_reg_3526_reg[2]_i_5_1 ;
  wire \tmp_5_reg_3526_reg[2]_i_5_n_0 ;
  wire \tmp_5_reg_3526_reg[2]_i_5_n_1 ;
  wire \tmp_5_reg_3526_reg[2]_i_5_n_2 ;
  wire \tmp_5_reg_3526_reg[2]_i_5_n_3 ;
  wire \tmp_60_reg_3521[2]_i_16_n_0 ;
  wire \tmp_60_reg_3521[2]_i_17_n_0 ;
  wire \tmp_60_reg_3521[2]_i_18_n_0 ;
  wire \tmp_60_reg_3521[2]_i_19_n_0 ;
  wire \tmp_60_reg_3521[2]_i_8_n_0 ;
  wire \tmp_60_reg_3521[2]_i_9_n_0 ;
  wire [0:0]\tmp_60_reg_3521_reg[1] ;
  wire [0:0]\tmp_60_reg_3521_reg[1]_0 ;
  wire [0:0]\tmp_60_reg_3521_reg[1]_1 ;
  wire [7:0]\tmp_60_reg_3521_reg[2]_i_3_0 ;
  wire [3:0]\tmp_60_reg_3521_reg[2]_i_3_1 ;
  wire \tmp_60_reg_3521_reg[2]_i_3_n_3 ;
  wire [0:0]\tmp_60_reg_3521_reg[2]_i_6_0 ;
  wire \tmp_60_reg_3521_reg[2]_i_6_1 ;
  wire \tmp_60_reg_3521_reg[2]_i_6_n_0 ;
  wire \tmp_60_reg_3521_reg[2]_i_6_n_1 ;
  wire \tmp_60_reg_3521_reg[2]_i_6_n_2 ;
  wire \tmp_60_reg_3521_reg[2]_i_6_n_3 ;
  wire tmp_67_reg_3591;
  wire \tmp_67_reg_3591[0]_i_10_n_0 ;
  wire \tmp_67_reg_3591[0]_i_11_n_0 ;
  wire \tmp_67_reg_3591[0]_i_12_n_0 ;
  wire \tmp_67_reg_3591[0]_i_5_n_0 ;
  wire \tmp_67_reg_3591[0]_i_6_n_0 ;
  wire \tmp_67_reg_3591[0]_i_7_n_0 ;
  wire \tmp_67_reg_3591[0]_i_8_n_0 ;
  wire \tmp_67_reg_3591[0]_i_9_n_0 ;
  wire [0:0]\tmp_67_reg_3591_reg[0] ;
  wire [10:0]\tmp_67_reg_3591_reg[0]_i_3_0 ;
  wire \tmp_67_reg_3591_reg[0]_i_3_n_1 ;
  wire \tmp_67_reg_3591_reg[0]_i_3_n_2 ;
  wire \tmp_67_reg_3591_reg[0]_i_3_n_3 ;
  wire [0:0]\tmp_69_reg_3616_reg[1] ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_0 ;
  wire \wstate[1]_i_1_n_0 ;
  wire \x_reg_3611[10]_i_12_n_0 ;
  wire \x_reg_3611[10]_i_13_n_0 ;
  wire \x_reg_3611[10]_i_14_n_0 ;
  wire \x_reg_3611[10]_i_15_n_0 ;
  wire \x_reg_3611[10]_i_5_n_0 ;
  wire \x_reg_3611[10]_i_6_n_0 ;
  wire \x_reg_3611[10]_i_7_n_0 ;
  wire [1:0]\x_reg_3611_reg[10]_i_2_0 ;
  wire \x_reg_3611_reg[10]_i_2_1 ;
  wire [3:0]\x_reg_3611_reg[10]_i_2_2 ;
  wire \x_reg_3611_reg[10]_i_2_n_3 ;
  wire \x_reg_3611_reg[10]_i_3 ;
  wire \x_reg_3611_reg[10]_i_4_0 ;
  wire \x_reg_3611_reg[10]_i_4_n_0 ;
  wire \x_reg_3611_reg[10]_i_4_n_1 ;
  wire \x_reg_3611_reg[10]_i_4_n_2 ;
  wire \x_reg_3611_reg[10]_i_4_n_3 ;
  wire \x_reg_3611_reg[4]_i_2 ;
  wire \x_reg_3611_reg[4]_i_2_0 ;
  wire \x_reg_3611_reg[8]_i_2 ;
  wire \x_reg_3611_reg[8]_i_2_0 ;
  wire \x_reg_3611_reg[8]_i_2_1 ;
  wire \x_reg_3611_reg[8]_i_2_2 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_or_cond_i_i_i_reg_3607_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i_i_i_reg_3607_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i_i_i_reg_3607_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_115_i_reg_3422_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_13_reg_3531_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_13_reg_3531_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_13_reg_3531_reg[2]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_25_reg_3536_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_25_reg_3536_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_25_reg_3536_reg[2]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_31_reg_3541_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_31_reg_3541_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_31_reg_3541_reg[2]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_43_i_i_mid1_reg_400_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_5_reg_3526_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_5_reg_3526_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_5_reg_3526_reg[2]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_60_reg_3521_reg[2]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_60_reg_3521_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_60_reg_3521_reg[2]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_67_reg_3591_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_x_reg_3611_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_3611_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_3611_reg[10]_i_4_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(\ap_CS_fsm[0]_i_6_n_0 ),
        .I1(\ap_CS_fsm[0]_i_2__0 ),
        .I2(kernel_val_3_V_1_c_empty_n),
        .I3(kernel_val_1_V_4_c_empty_n),
        .I4(kernel_val_3_V_0_c_empty_n),
        .I5(kernel_val_3_V_4_c_empty_n),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ap_CS_fsm[0]_i_6 
       (.I0(Filter2D_U0_ap_start),
        .I1(kernel_val_1_V_1_c_empty_n),
        .I2(kernel_val_0_V_3_c_empty_n),
        .I3(kernel_val_4_V_0_c_empty_n),
        .I4(kernel_val_0_V_1_c_empty_n),
        .I5(kernel_val_4_V_4_c_empty_n),
        .O(\ap_CS_fsm[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(\int_rows_reg[19]_0 [1]),
        .I1(\int_rows_reg[19]_0 [0]),
        .I2(\int_rows_reg[19]_0 [2]),
        .O(\int_rows_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h9009900924429009)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\tmp_115_i_reg_3422_reg[0] [8]),
        .I1(\int_rows_reg[19]_0 [9]),
        .I2(\tmp_115_i_reg_3422_reg[0] [9]),
        .I3(\int_rows_reg[19]_0 [10]),
        .I4(\int_rows_reg[19]_0 [8]),
        .I5(\ap_CS_fsm[2]_i_7_n_0 ),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8400008400428400)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\int_rows_reg[19]_0 [7]),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 ),
        .I2(\tmp_115_i_reg_3422_reg[0] [7]),
        .I3(\tmp_115_i_reg_3422_reg[0] [6]),
        .I4(\int_rows_reg[19]_0 [6]),
        .I5(\ap_CS_fsm[2]_i_9_n_0 ),
        .O(\ap_CS_fsm[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\int_rows_reg[19]_0 [6]),
        .I1(\int_rows_reg[19]_0 [3]),
        .I2(\int_rows_reg[19]_0 [4]),
        .I3(\int_rows_reg[1]_0 ),
        .I4(\int_rows_reg[19]_0 [5]),
        .I5(\int_rows_reg[19]_0 [7]),
        .O(\ap_CS_fsm[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h777FFFFFFFFFFFFF)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(\int_rows_reg[19]_0 [3]),
        .I1(\int_rows_reg[19]_0 [4]),
        .I2(\int_rows_reg[19]_0 [1]),
        .I3(\int_rows_reg[19]_0 [0]),
        .I4(\int_rows_reg[19]_0 [2]),
        .I5(\int_rows_reg[19]_0 [5]),
        .O(\ap_CS_fsm[2]_i_9_n_0 ));
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2_n_1 ,\ap_CS_fsm_reg[2]_i_2_n_2 ,\ap_CS_fsm_reg[2]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_3_n_0 ,\ap_CS_fsm[2]_i_4_n_0 ,\ap_CS_fsm_reg[0] }));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ap_done_ext_i_1
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[5]),
        .I3(s_axi_CONTROL_BUS_ARADDR[6]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(ap_done_ext_i_2_n_0),
        .O(ap_done_get));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    ap_done_ext_i_2
       (.I0(s_axi_CONTROL_BUS_ARADDR[0]),
        .I1(s_axi_CONTROL_BUS_ARADDR[1]),
        .I2(rstate[0]),
        .I3(s_axi_CONTROL_BUS_ARVALID),
        .I4(rstate[1]),
        .O(ap_done_ext_i_2_n_0));
  FDRE ap_done_ext_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_get),
        .Q(ap_done_ext),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT1 #(
    .INIT(2'h1)) 
    ap_start_mask_i_1
       (.I0(ap_rst_n_AXI_LITE_clk),
        .O(ap_rst_n_AXI_LITE_clk_inv));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    ap_start_mask_i_2
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(ap_start_mask_i_3_n_0),
        .I3(s_axi_CONTROL_BUS_WSTRB[0]),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(s_axi_CONTROL_BUS_WDATA[0]),
        .O(ap_start_set));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ap_start_mask_i_3
       (.I0(s_axi_CONTROL_BUS_WVALID),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(s_axi_CONTROL_BUS_WREADY),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[1] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(ap_start_mask_i_3_n_0));
  FDRE ap_start_mask_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_start_set),
        .Q(ap_start_mask),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \brmerge_i_reg_3621[0]_i_1 
       (.I0(\tmp_67_reg_3591_reg[0] ),
        .I1(rev_reg_3546),
        .O(brmerge_i_fu_1813_p2));
  LUT6 #(
    .INIT(64'hDF4520BA20BADF45)) 
    \col_assign_1_t_i_reg_3636[2]_i_2 
       (.I0(\int_cols_reg[11]_0 [1]),
        .I1(ADDRBWRADDR[0]),
        .I2(\int_cols_reg[11]_0 [0]),
        .I3(ADDRBWRADDR[1]),
        .I4(ADDRBWRADDR[2]),
        .I5(\int_cols_reg[11]_0 [2]),
        .O(D));
  LUT4 #(
    .INIT(16'hFBF0)) 
    int_ap_done_i_1
       (.I0(ap_done_get),
        .I1(ap_done_ext),
        .I2(Loop_2_proc_U0_ap_done),
        .I3(data0[1]),
        .O(int_ap_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(data0[1]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBBBBFBBB8888F888)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_sync_ready),
        .I2(p_11_in),
        .I3(s_axi_CONTROL_BUS_WDATA[0]),
        .I4(ap_start_mask),
        .I5(Filter2D_U0_ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    int_ap_start_i_2
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(ap_start_mask_i_3_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(p_11_in));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(Filter2D_U0_ap_start),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(p_11_in),
        .I2(data0[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0[7]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[11]_0 [0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg[11]_0 [10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg[11]_0 [11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg_n_0_[12] ),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg_n_0_[13] ),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg_n_0_[14] ),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg_n_0_[15] ),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg_n_0_[16] ),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg_n_0_[17] ),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg_n_0_[18] ),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg_n_0_[19] ),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[11]_0 [1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg_n_0_[20] ),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg_n_0_[21] ),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg_n_0_[22] ),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg_n_0_[23] ),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg_n_0_[24] ),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg_n_0_[25] ),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg_n_0_[26] ),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg_n_0_[27] ),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg_n_0_[28] ),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg_n_0_[29] ),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[11]_0 [2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg_n_0_[30] ),
        .O(int_cols0[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(ap_start_mask_i_3_n_0),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[4] ),
        .O(\int_cols[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg_n_0_[31] ),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[11]_0 [3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[11]_0 [4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[11]_0 [5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[11]_0 [6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[11]_0 [7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg[11]_0 [8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg[11]_0 [9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[0]),
        .Q(\int_cols_reg[11]_0 [0]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[10]),
        .Q(\int_cols_reg[11]_0 [10]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[11]),
        .Q(\int_cols_reg[11]_0 [11]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[12]),
        .Q(\int_cols_reg_n_0_[12] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[13]),
        .Q(\int_cols_reg_n_0_[13] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[14]),
        .Q(\int_cols_reg_n_0_[14] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[15]),
        .Q(\int_cols_reg_n_0_[15] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[16]),
        .Q(\int_cols_reg_n_0_[16] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[17]),
        .Q(\int_cols_reg_n_0_[17] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[18]),
        .Q(\int_cols_reg_n_0_[18] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[19]),
        .Q(\int_cols_reg_n_0_[19] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[1]),
        .Q(\int_cols_reg[11]_0 [1]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[20]),
        .Q(\int_cols_reg_n_0_[20] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[21]),
        .Q(\int_cols_reg_n_0_[21] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[22]),
        .Q(\int_cols_reg_n_0_[22] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[23]),
        .Q(\int_cols_reg_n_0_[23] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[24]),
        .Q(\int_cols_reg_n_0_[24] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[25]),
        .Q(\int_cols_reg_n_0_[25] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[26]),
        .Q(\int_cols_reg_n_0_[26] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[27]),
        .Q(\int_cols_reg_n_0_[27] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[28]),
        .Q(\int_cols_reg_n_0_[28] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[29]),
        .Q(\int_cols_reg_n_0_[29] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[2]),
        .Q(\int_cols_reg[11]_0 [2]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[30]),
        .Q(\int_cols_reg_n_0_[30] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[31]),
        .Q(\int_cols_reg_n_0_[31] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[3]),
        .Q(\int_cols_reg[11]_0 [3]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[4]),
        .Q(\int_cols_reg[11]_0 [4]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[5]),
        .Q(\int_cols_reg[11]_0 [5]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[6]),
        .Q(\int_cols_reg[11]_0 [6]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[7]),
        .Q(\int_cols_reg[11]_0 [7]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[8]),
        .Q(\int_cols_reg[11]_0 [8]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[9]),
        .Q(\int_cols_reg[11]_0 [9]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_CONTROL_BUS_WSTRB[0]),
        .I3(int_gie_i_2_n_0),
        .I4(int_gie),
        .O(int_gie_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h40)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(ap_start_mask_i_3_n_0),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(int_ier0),
        .I2(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(int_ier0),
        .I2(\int_ier_reg_n_0_[1] ),
        .O(\int_ier[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_CONTROL_BUS_WSTRB[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(ap_start_mask_i_3_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(int_ier0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[1] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(int_isr_reg05_out),
        .I2(Loop_2_proc_U0_ap_done),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(ap_start_mask_i_3_n_0),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_CONTROL_BUS_WSTRB[0]),
        .I5(isr_mask),
        .O(int_isr_reg05_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(int_isr_reg05_out),
        .I2(ap_sync_ready),
        .I3(\int_ier_reg_n_0_[1] ),
        .I4(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_5_CONTROL_BUS_s_axi_ram int_par_V
       (.AXI_LITE_clk(AXI_LITE_clk),
        .D({int_par_V_n_64,int_par_V_n_65,int_par_V_n_66,int_par_V_n_67,int_par_V_n_68,int_par_V_n_69,int_par_V_n_70,int_par_V_n_71,int_par_V_n_72,int_par_V_n_73,int_par_V_n_74,int_par_V_n_75,int_par_V_n_76,int_par_V_n_77,int_par_V_n_78,int_par_V_n_79,int_par_V_n_80,int_par_V_n_81,int_par_V_n_82,int_par_V_n_83,int_par_V_n_84,int_par_V_n_85,int_par_V_n_86,int_par_V_n_87,int_par_V_n_88,int_par_V_n_89,int_par_V_n_90,int_par_V_n_91,int_par_V_n_92,int_par_V_n_93,int_par_V_n_94,int_par_V_n_95}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q({\int_rows_reg_n_0_[31] ,\int_rows_reg_n_0_[30] ,\int_rows_reg_n_0_[29] ,\int_rows_reg_n_0_[28] ,\int_rows_reg_n_0_[27] ,\int_rows_reg_n_0_[26] ,\int_rows_reg_n_0_[25] ,\int_rows_reg_n_0_[24] ,\int_rows_reg_n_0_[23] ,\int_rows_reg_n_0_[22] ,\int_rows_reg_n_0_[21] ,\int_rows_reg_n_0_[20] ,\int_rows_reg[19]_0 [19:8],\int_rows_reg[19]_0 [6:4]}),
        .address0(address0),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .\gen_write[1].mem_reg_0 ({\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] }),
        .\gen_write[1].mem_reg_1 (int_par_V_write_reg_n_0),
        .\rdata_reg[0] (\rdata[0]_i_2_n_0 ),
        .\rdata_reg[0]_0 (\rdata[7]_i_3_n_0 ),
        .\rdata_reg[0]_1 (\rdata_reg[0]_0 ),
        .\rdata_reg[10] (\rdata_reg[10]_0 ),
        .\rdata_reg[11] (\rdata_reg[11]_0 ),
        .\rdata_reg[12] (\rdata_reg[12]_0 ),
        .\rdata_reg[13] (\rdata_reg[13]_0 ),
        .\rdata_reg[14] (\rdata_reg[14]_0 ),
        .\rdata_reg[15] (\rdata_reg[15]_0 ),
        .\rdata_reg[16] (\rdata_reg[16]_0 ),
        .\rdata_reg[17] (\rdata_reg[17]_0 ),
        .\rdata_reg[18] (\rdata_reg[18]_0 ),
        .\rdata_reg[19] (\rdata_reg[19]_0 ),
        .\rdata_reg[1] (\rdata[1]_i_2_n_0 ),
        .\rdata_reg[1]_0 (\rdata_reg[1]_0 ),
        .\rdata_reg[20] (\rdata_reg[20]_0 ),
        .\rdata_reg[21] (\rdata_reg[21]_0 ),
        .\rdata_reg[22] (\rdata_reg[22]_0 ),
        .\rdata_reg[23] (\rdata_reg[23]_0 ),
        .\rdata_reg[24] (\rdata_reg[24]_0 ),
        .\rdata_reg[25] (\rdata_reg[25]_0 ),
        .\rdata_reg[26] (\rdata_reg[26]_0 ),
        .\rdata_reg[27] (\rdata_reg[27]_0 ),
        .\rdata_reg[28] (\rdata_reg[28]_0 ),
        .\rdata_reg[29] (\rdata_reg[29]_0 ),
        .\rdata_reg[2] (\rdata[2]_i_2_n_0 ),
        .\rdata_reg[2]_0 (\rdata_reg[2]_0 ),
        .\rdata_reg[30] (\rdata_reg[30]_0 ),
        .\rdata_reg[31] ({\int_cols_reg_n_0_[31] ,\int_cols_reg_n_0_[30] ,\int_cols_reg_n_0_[29] ,\int_cols_reg_n_0_[28] ,\int_cols_reg_n_0_[27] ,\int_cols_reg_n_0_[26] ,\int_cols_reg_n_0_[25] ,\int_cols_reg_n_0_[24] ,\int_cols_reg_n_0_[23] ,\int_cols_reg_n_0_[22] ,\int_cols_reg_n_0_[21] ,\int_cols_reg_n_0_[20] ,\int_cols_reg_n_0_[19] ,\int_cols_reg_n_0_[18] ,\int_cols_reg_n_0_[17] ,\int_cols_reg_n_0_[16] ,\int_cols_reg_n_0_[15] ,\int_cols_reg_n_0_[14] ,\int_cols_reg_n_0_[13] ,\int_cols_reg_n_0_[12] ,\int_cols_reg[11]_0 [11:8],\int_cols_reg[11]_0 [6:4]}),
        .\rdata_reg[31]_0 (\rdata_reg[31]_0 ),
        .\rdata_reg[3] (\rdata[3]_i_2_n_0 ),
        .\rdata_reg[3]_0 (\rdata_reg[3]_0 ),
        .\rdata_reg[4] (\rdata[31]_i_4_n_0 ),
        .\rdata_reg[4]_0 (\rdata[31]_i_5_n_0 ),
        .\rdata_reg[4]_1 (\rdata_reg[4]_0 ),
        .\rdata_reg[5] (\rdata_reg[5]_0 ),
        .\rdata_reg[6] (\rdata_reg[6]_0 ),
        .\rdata_reg[7] (\rdata_reg[7]_0 ),
        .\rdata_reg[7]_0 (\rdata[7]_i_2_n_0 ),
        .\rdata_reg[7]_1 (\rdata_reg[7]_1 ),
        .\rdata_reg[8] (\rdata_reg[8]_0 ),
        .\rdata_reg[9] (\rdata_reg[9]_0 ),
        .rstate(rstate),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR[4:2]),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_WDATA(s_axi_CONTROL_BUS_WDATA),
        .s_axi_CONTROL_BUS_WSTRB(s_axi_CONTROL_BUS_WSTRB),
        .s_axi_CONTROL_BUS_WVALID(s_axi_CONTROL_BUS_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    int_par_V_read_i_1
       (.I0(s_axi_CONTROL_BUS_ARADDR[5]),
        .I1(s_axi_CONTROL_BUS_ARADDR[6]),
        .I2(rstate[0]),
        .I3(s_axi_CONTROL_BUS_ARVALID),
        .I4(rstate[1]),
        .O(int_par_V_read0));
  FDRE int_par_V_read_reg
       (.C(AXI_LITE_clk),
        .CE(1'b1),
        .D(int_par_V_read0),
        .Q(int_par_V_read),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h40)) 
    \int_par_V_shift[1]_i_8 
       (.I0(ap_sync_reg_Block_proc_U0_ap_ready),
        .I1(Filter2D_U0_ap_start),
        .I2(Q),
        .O(ap_sync_reg_Block_proc_U0_ap_ready_reg));
  FDRE \int_par_V_shift_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_par_V_shift_reg[0]_1 ),
        .Q(\int_par_V_shift_reg[0]_0 ),
        .R(1'b0));
  FDRE \int_par_V_shift_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_par_V_shift_reg[1]_1 ),
        .Q(\int_par_V_shift_reg[1]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    int_par_V_write_i_1
       (.I0(aw_hs),
        .I1(s_axi_CONTROL_BUS_AWADDR[6]),
        .I2(s_axi_CONTROL_BUS_AWADDR[5]),
        .I3(s_axi_CONTROL_BUS_WVALID),
        .I4(int_par_V_write_reg_n_0),
        .O(int_par_V_write_i_1_n_0));
  FDRE int_par_V_write_reg
       (.C(AXI_LITE_clk),
        .CE(1'b1),
        .D(int_par_V_write_i_1_n_0),
        .Q(int_par_V_write_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[19]_0 [0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[19]_0 [10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[19]_0 [11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[19]_0 [12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[19]_0 [13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[19]_0 [14]),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[19]_0 [15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg[19]_0 [16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg[19]_0 [17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg[19]_0 [18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg[19]_0 [19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[19]_0 [1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg_n_0_[20] ),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg_n_0_[21] ),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg_n_0_[22] ),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg_n_0_[23] ),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg_n_0_[24] ),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg_n_0_[25] ),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg_n_0_[26] ),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg_n_0_[27] ),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg_n_0_[28] ),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg_n_0_[29] ),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[19]_0 [2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg_n_0_[30] ),
        .O(int_rows0[30]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_rows[31]_i_1 
       (.I0(ap_start_mask_i_3_n_0),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\int_rows[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg_n_0_[31] ),
        .O(int_rows0[31]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[19]_0 [3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[19]_0 [4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[19]_0 [5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[19]_0 [6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[19]_0 [7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[19]_0 [8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[19]_0 [9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[0]),
        .Q(\int_rows_reg[19]_0 [0]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[10]),
        .Q(\int_rows_reg[19]_0 [10]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[11]),
        .Q(\int_rows_reg[19]_0 [11]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[12]),
        .Q(\int_rows_reg[19]_0 [12]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[13]),
        .Q(\int_rows_reg[19]_0 [13]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[14]),
        .Q(\int_rows_reg[19]_0 [14]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[15]),
        .Q(\int_rows_reg[19]_0 [15]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[16]),
        .Q(\int_rows_reg[19]_0 [16]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[17]),
        .Q(\int_rows_reg[19]_0 [17]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[18]),
        .Q(\int_rows_reg[19]_0 [18]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[19]),
        .Q(\int_rows_reg[19]_0 [19]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[1]),
        .Q(\int_rows_reg[19]_0 [1]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[20]),
        .Q(\int_rows_reg_n_0_[20] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[21]),
        .Q(\int_rows_reg_n_0_[21] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[22]),
        .Q(\int_rows_reg_n_0_[22] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[23]),
        .Q(\int_rows_reg_n_0_[23] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[24]),
        .Q(\int_rows_reg_n_0_[24] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[25]),
        .Q(\int_rows_reg_n_0_[25] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[26]),
        .Q(\int_rows_reg_n_0_[26] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[27]),
        .Q(\int_rows_reg_n_0_[27] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[28]),
        .Q(\int_rows_reg_n_0_[28] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[29]),
        .Q(\int_rows_reg_n_0_[29] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[2]),
        .Q(\int_rows_reg[19]_0 [2]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[30]),
        .Q(\int_rows_reg_n_0_[30] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[31]),
        .Q(\int_rows_reg_n_0_[31] ),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[3]),
        .Q(\int_rows_reg[19]_0 [3]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[4]),
        .Q(\int_rows_reg[19]_0 [4]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[5]),
        .Q(\int_rows_reg[19]_0 [5]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[6]),
        .Q(\int_rows_reg[19]_0 [6]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[7]),
        .Q(\int_rows_reg[19]_0 [7]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[8]),
        .Q(\int_rows_reg[19]_0 [8]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[9]),
        .Q(\int_rows_reg[19]_0 [9]),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(int_gie),
        .O(interrupt));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    isr_mask_i_1
       (.I0(s_axi_CONTROL_BUS_WSTRB[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(ap_start_mask_i_3_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(isr_toggle));
  FDRE isr_mask_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(isr_toggle),
        .Q(isr_mask),
        .R(ap_rst_n_AXI_LITE_clk_inv));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_val_0_V_0_reg_832[0]_i_2 
       (.I0(DOBDO[16]),
        .I1(\kernel_val_4_V_2_reg_1052_reg[0] ),
        .I2(\int_par_V_shift_reg[1]_0 ),
        .I3(DOBDO[0]),
        .I4(\kernel_val_4_V_2_reg_1052_reg[0]_0 ),
        .I5(\kernel_val_4_V_2_reg_1052_reg[0]_1 ),
        .O(\kernel_val_0_V_0_reg_832[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_val_0_V_0_reg_832[0]_i_3 
       (.I0(DOBDO[24]),
        .I1(\kernel_val_4_V_2_reg_1052_reg[0]_2 ),
        .I2(\int_par_V_shift_reg[1]_0 ),
        .I3(DOBDO[8]),
        .I4(\kernel_val_4_V_2_reg_1052_reg[0]_0 ),
        .I5(\kernel_val_4_V_2_reg_1052_reg[0]_3 ),
        .O(\kernel_val_0_V_0_reg_832[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_val_0_V_0_reg_832[1]_i_2 
       (.I0(DOBDO[17]),
        .I1(\kernel_val_4_V_2_reg_1052_reg[1] ),
        .I2(\int_par_V_shift_reg[1]_0 ),
        .I3(DOBDO[1]),
        .I4(\kernel_val_4_V_2_reg_1052_reg[0]_0 ),
        .I5(\kernel_val_4_V_2_reg_1052_reg[1]_0 ),
        .O(\kernel_val_0_V_0_reg_832[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_val_0_V_0_reg_832[1]_i_3 
       (.I0(DOBDO[25]),
        .I1(\kernel_val_4_V_2_reg_1052_reg[1]_1 ),
        .I2(\int_par_V_shift_reg[1]_0 ),
        .I3(DOBDO[9]),
        .I4(\kernel_val_4_V_2_reg_1052_reg[0]_0 ),
        .I5(\kernel_val_4_V_2_reg_1052_reg[1]_2 ),
        .O(\kernel_val_0_V_0_reg_832[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_val_0_V_0_reg_832[2]_i_2 
       (.I0(DOBDO[18]),
        .I1(\kernel_val_4_V_2_reg_1052_reg[2] ),
        .I2(\int_par_V_shift_reg[1]_0 ),
        .I3(DOBDO[2]),
        .I4(\kernel_val_4_V_2_reg_1052_reg[0]_0 ),
        .I5(\kernel_val_4_V_2_reg_1052_reg[2]_0 ),
        .O(\kernel_val_0_V_0_reg_832[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_val_0_V_0_reg_832[2]_i_3 
       (.I0(DOBDO[26]),
        .I1(\kernel_val_4_V_2_reg_1052_reg[2]_1 ),
        .I2(\int_par_V_shift_reg[1]_0 ),
        .I3(DOBDO[10]),
        .I4(\kernel_val_4_V_2_reg_1052_reg[0]_0 ),
        .I5(\kernel_val_4_V_2_reg_1052_reg[2]_2 ),
        .O(\kernel_val_0_V_0_reg_832[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_val_0_V_0_reg_832[3]_i_2 
       (.I0(DOBDO[19]),
        .I1(\kernel_val_4_V_2_reg_1052_reg[3] ),
        .I2(\int_par_V_shift_reg[1]_0 ),
        .I3(DOBDO[3]),
        .I4(\kernel_val_4_V_2_reg_1052_reg[0]_0 ),
        .I5(\kernel_val_4_V_2_reg_1052_reg[3]_0 ),
        .O(\kernel_val_0_V_0_reg_832[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_val_0_V_0_reg_832[3]_i_3 
       (.I0(DOBDO[27]),
        .I1(\kernel_val_4_V_2_reg_1052_reg[3]_1 ),
        .I2(\int_par_V_shift_reg[1]_0 ),
        .I3(DOBDO[11]),
        .I4(\kernel_val_4_V_2_reg_1052_reg[0]_0 ),
        .I5(\kernel_val_4_V_2_reg_1052_reg[3]_2 ),
        .O(\kernel_val_0_V_0_reg_832[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_val_0_V_0_reg_832[4]_i_2 
       (.I0(DOBDO[20]),
        .I1(\kernel_val_4_V_2_reg_1052_reg[4] ),
        .I2(\int_par_V_shift_reg[1]_0 ),
        .I3(DOBDO[4]),
        .I4(\kernel_val_4_V_2_reg_1052_reg[0]_0 ),
        .I5(\kernel_val_4_V_2_reg_1052_reg[4]_0 ),
        .O(\kernel_val_0_V_0_reg_832[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_val_0_V_0_reg_832[4]_i_3 
       (.I0(DOBDO[28]),
        .I1(\kernel_val_4_V_2_reg_1052_reg[4]_1 ),
        .I2(\int_par_V_shift_reg[1]_0 ),
        .I3(DOBDO[12]),
        .I4(\kernel_val_4_V_2_reg_1052_reg[0]_0 ),
        .I5(\kernel_val_4_V_2_reg_1052_reg[4]_2 ),
        .O(\kernel_val_0_V_0_reg_832[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_val_0_V_0_reg_832[5]_i_2 
       (.I0(DOBDO[21]),
        .I1(\kernel_val_4_V_2_reg_1052_reg[5] ),
        .I2(\int_par_V_shift_reg[1]_0 ),
        .I3(DOBDO[5]),
        .I4(\kernel_val_4_V_2_reg_1052_reg[0]_0 ),
        .I5(\kernel_val_4_V_2_reg_1052_reg[5]_0 ),
        .O(\kernel_val_0_V_0_reg_832[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_val_0_V_0_reg_832[5]_i_3 
       (.I0(DOBDO[29]),
        .I1(\kernel_val_4_V_2_reg_1052_reg[5]_1 ),
        .I2(\int_par_V_shift_reg[1]_0 ),
        .I3(DOBDO[13]),
        .I4(\kernel_val_4_V_2_reg_1052_reg[0]_0 ),
        .I5(\kernel_val_4_V_2_reg_1052_reg[5]_2 ),
        .O(\kernel_val_0_V_0_reg_832[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_val_0_V_0_reg_832[6]_i_2 
       (.I0(DOBDO[22]),
        .I1(\kernel_val_4_V_2_reg_1052_reg[6] ),
        .I2(\int_par_V_shift_reg[1]_0 ),
        .I3(DOBDO[6]),
        .I4(\kernel_val_4_V_2_reg_1052_reg[0]_0 ),
        .I5(\kernel_val_4_V_2_reg_1052_reg[6]_0 ),
        .O(\kernel_val_0_V_0_reg_832[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_val_0_V_0_reg_832[6]_i_3 
       (.I0(DOBDO[30]),
        .I1(\kernel_val_4_V_2_reg_1052_reg[6]_1 ),
        .I2(\int_par_V_shift_reg[1]_0 ),
        .I3(DOBDO[14]),
        .I4(\kernel_val_4_V_2_reg_1052_reg[0]_0 ),
        .I5(\kernel_val_4_V_2_reg_1052_reg[6]_2 ),
        .O(\kernel_val_0_V_0_reg_832[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_val_0_V_0_reg_832[7]_i_2 
       (.I0(DOBDO[23]),
        .I1(\kernel_val_4_V_2_reg_1052_reg[7] ),
        .I2(\int_par_V_shift_reg[1]_0 ),
        .I3(DOBDO[7]),
        .I4(\kernel_val_4_V_2_reg_1052_reg[0]_0 ),
        .I5(\kernel_val_4_V_2_reg_1052_reg[7]_0 ),
        .O(\kernel_val_0_V_0_reg_832[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \kernel_val_0_V_0_reg_832[7]_i_3 
       (.I0(DOBDO[31]),
        .I1(\kernel_val_4_V_2_reg_1052_reg[7]_1 ),
        .I2(\int_par_V_shift_reg[1]_0 ),
        .I3(DOBDO[15]),
        .I4(\kernel_val_4_V_2_reg_1052_reg[0]_0 ),
        .I5(\kernel_val_4_V_2_reg_1052_reg[7]_2 ),
        .O(\kernel_val_0_V_0_reg_832[7]_i_3_n_0 ));
  MUXF7 \kernel_val_0_V_0_reg_832_reg[0]_i_1 
       (.I0(\kernel_val_0_V_0_reg_832[0]_i_2_n_0 ),
        .I1(\kernel_val_0_V_0_reg_832[0]_i_3_n_0 ),
        .O(in[0]),
        .S(\int_par_V_shift_reg[0]_0 ));
  MUXF7 \kernel_val_0_V_0_reg_832_reg[1]_i_1 
       (.I0(\kernel_val_0_V_0_reg_832[1]_i_2_n_0 ),
        .I1(\kernel_val_0_V_0_reg_832[1]_i_3_n_0 ),
        .O(in[1]),
        .S(\int_par_V_shift_reg[0]_0 ));
  MUXF7 \kernel_val_0_V_0_reg_832_reg[2]_i_1 
       (.I0(\kernel_val_0_V_0_reg_832[2]_i_2_n_0 ),
        .I1(\kernel_val_0_V_0_reg_832[2]_i_3_n_0 ),
        .O(in[2]),
        .S(\int_par_V_shift_reg[0]_0 ));
  MUXF7 \kernel_val_0_V_0_reg_832_reg[3]_i_1 
       (.I0(\kernel_val_0_V_0_reg_832[3]_i_2_n_0 ),
        .I1(\kernel_val_0_V_0_reg_832[3]_i_3_n_0 ),
        .O(in[3]),
        .S(\int_par_V_shift_reg[0]_0 ));
  MUXF7 \kernel_val_0_V_0_reg_832_reg[4]_i_1 
       (.I0(\kernel_val_0_V_0_reg_832[4]_i_2_n_0 ),
        .I1(\kernel_val_0_V_0_reg_832[4]_i_3_n_0 ),
        .O(in[4]),
        .S(\int_par_V_shift_reg[0]_0 ));
  MUXF7 \kernel_val_0_V_0_reg_832_reg[5]_i_1 
       (.I0(\kernel_val_0_V_0_reg_832[5]_i_2_n_0 ),
        .I1(\kernel_val_0_V_0_reg_832[5]_i_3_n_0 ),
        .O(in[5]),
        .S(\int_par_V_shift_reg[0]_0 ));
  MUXF7 \kernel_val_0_V_0_reg_832_reg[6]_i_1 
       (.I0(\kernel_val_0_V_0_reg_832[6]_i_2_n_0 ),
        .I1(\kernel_val_0_V_0_reg_832[6]_i_3_n_0 ),
        .O(in[6]),
        .S(\int_par_V_shift_reg[0]_0 ));
  MUXF7 \kernel_val_0_V_0_reg_832_reg[7]_i_1 
       (.I0(\kernel_val_0_V_0_reg_832[7]_i_2_n_0 ),
        .I1(\kernel_val_0_V_0_reg_832[7]_i_3_n_0 ),
        .O(in[7]),
        .S(\int_par_V_shift_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_i_reg_3607[0]_i_10 
       (.I0(\int_cols_reg[11]_0 [5]),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3_0 [4]),
        .I2(\int_cols_reg[11]_0 [4]),
        .I3(\or_cond_i_i_i_reg_3607_reg[0]_i_3_0 [3]),
        .O(\or_cond_i_i_i_reg_3607[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_i_reg_3607[0]_i_11 
       (.I0(\int_cols_reg[11]_0 [3]),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3_0 [2]),
        .I2(\int_cols_reg[11]_0 [2]),
        .I3(\or_cond_i_i_i_reg_3607_reg[0]_i_3_0 [1]),
        .O(\or_cond_i_i_i_reg_3607[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_i_reg_3607[0]_i_12 
       (.I0(\int_cols_reg[11]_0 [1]),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3_0 [0]),
        .I2(\int_cols_reg[11]_0 [0]),
        .I3(\x_reg_3611_reg[10]_i_4_0 ),
        .O(\or_cond_i_i_i_reg_3607[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_i_reg_3607[0]_i_2 
       (.I0(\tmp_67_reg_3591_reg[0] ),
        .I1(tmp_67_reg_3591),
        .O(p_0_in29_out));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_i_reg_3607[0]_i_6 
       (.I0(\int_cols_reg[11]_0 [9]),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3_0 [8]),
        .I2(\int_cols_reg[11]_0 [8]),
        .I3(\or_cond_i_i_i_reg_3607_reg[0]_i_3_0 [7]),
        .O(\or_cond_i_i_i_reg_3607[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_i_reg_3607[0]_i_7 
       (.I0(\int_cols_reg[11]_0 [11]),
        .I1(tmp_67_reg_3591),
        .I2(\or_cond_i_i_i_reg_3607_reg[0]_i_3_0 [9]),
        .I3(\int_cols_reg[11]_0 [10]),
        .O(\or_cond_i_i_i_reg_3607[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_i_reg_3607[0]_i_9 
       (.I0(\int_cols_reg[11]_0 [7]),
        .I1(\or_cond_i_i_i_reg_3607_reg[0]_i_3_0 [6]),
        .I2(\int_cols_reg[11]_0 [6]),
        .I3(\or_cond_i_i_i_reg_3607_reg[0]_i_3_0 [5]),
        .O(\or_cond_i_i_i_reg_3607[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \or_cond_i_i_i_reg_3607_reg[0]_i_3 
       (.CI(\or_cond_i_i_i_reg_3607_reg[0]_i_4_n_0 ),
        .CO({\NLW_or_cond_i_i_i_reg_3607_reg[0]_i_3_CO_UNCONNECTED [3:2],\tmp_67_reg_3591_reg[0] ,\or_cond_i_i_i_reg_3607_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\or_cond_i_i_i_reg_3607_reg[0] ,\or_cond_i_i_i_reg_3607[0]_i_6_n_0 }),
        .O(\NLW_or_cond_i_i_i_reg_3607_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\or_cond_i_i_i_reg_3607[0]_i_7_n_0 ,\or_cond_i_i_i_reg_3607_reg[0]_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \or_cond_i_i_i_reg_3607_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\or_cond_i_i_i_reg_3607_reg[0]_i_4_n_0 ,\or_cond_i_i_i_reg_3607_reg[0]_i_4_n_1 ,\or_cond_i_i_i_reg_3607_reg[0]_i_4_n_2 ,\or_cond_i_i_i_reg_3607_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond_i_i_i_reg_3607[0]_i_9_n_0 ,\or_cond_i_i_i_reg_3607[0]_i_10_n_0 ,\or_cond_i_i_i_reg_3607[0]_i_11_n_0 ,\or_cond_i_i_i_reg_3607[0]_i_12_n_0 }),
        .O(\NLW_or_cond_i_i_i_reg_3607_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S(\or_cond_i_i_i_reg_3607_reg[0]_i_3_1 ));
  LUT6 #(
    .INIT(64'hCCAAF0F00000F0F0)) 
    \rdata[0]_i_2 
       (.I0(\int_rows_reg[19]_0 [0]),
        .I1(\int_cols_reg[11]_0 [0]),
        .I2(\rdata[0]_i_4_n_0 ),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(s_axi_CONTROL_BUS_ARADDR[2]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_4 
       (.I0(\int_ier_reg_n_0_[0] ),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[2]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(Filter2D_U0_ap_start),
        .I5(int_gie),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88800800)) 
    \rdata[1]_i_2 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(\int_rows_reg[19]_0 [1]),
        .I4(\int_cols_reg[11]_0 [1]),
        .I5(\rdata[1]_i_4_n_0 ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4055400540504000)) 
    \rdata[1]_i_4 
       (.I0(s_axi_CONTROL_BUS_ARADDR[4]),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(\int_ier_reg_n_0_[1] ),
        .I5(data0[1]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCA00000FCA000000)) 
    \rdata[2]_i_2 
       (.I0(\int_rows_reg[19]_0 [2]),
        .I1(\int_cols_reg[11]_0 [2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .I4(s_axi_CONTROL_BUS_ARADDR[2]),
        .I5(data0[2]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF04)) 
    \rdata[31]_i_1 
       (.I0(rstate[0]),
        .I1(s_axi_CONTROL_BUS_ARVALID),
        .I2(rstate[1]),
        .I3(int_par_V_read),
        .O(\rdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \rdata[31]_i_4 
       (.I0(\rdata[7]_i_3_n_0 ),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(s_axi_CONTROL_BUS_ARADDR[2]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .O(\rdata[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rdata[31]_i_5 
       (.I0(\rdata[7]_i_3_n_0 ),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(s_axi_CONTROL_BUS_ARADDR[2]),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCA00000FCA000000)) 
    \rdata[3]_i_2 
       (.I0(\int_rows_reg[19]_0 [3]),
        .I1(\int_cols_reg[11]_0 [3]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .I4(s_axi_CONTROL_BUS_ARADDR[2]),
        .I5(data0[3]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCA00000FCA000000)) 
    \rdata[7]_i_2 
       (.I0(\int_rows_reg[19]_0 [7]),
        .I1(\int_cols_reg[11]_0 [7]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .I4(s_axi_CONTROL_BUS_ARADDR[2]),
        .I5(data0[7]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[7]_i_3 
       (.I0(ar_hs),
        .I1(s_axi_CONTROL_BUS_ARADDR[1]),
        .I2(s_axi_CONTROL_BUS_ARADDR[0]),
        .I3(s_axi_CONTROL_BUS_ARADDR[5]),
        .I4(s_axi_CONTROL_BUS_ARADDR[6]),
        .O(\rdata[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rdata[7]_i_4 
       (.I0(rstate[1]),
        .I1(s_axi_CONTROL_BUS_ARVALID),
        .I2(rstate[0]),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'h88888F88)) 
    \rdata[7]_i_7 
       (.I0(s_axi_CONTROL_BUS_WVALID),
        .I1(int_par_V_write_reg_n_0),
        .I2(rstate[0]),
        .I3(s_axi_CONTROL_BUS_ARVALID),
        .I4(rstate[1]),
        .O(int_par_V_ce1));
  FDRE \rdata_reg[0] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_95),
        .Q(s_axi_CONTROL_BUS_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_85),
        .Q(s_axi_CONTROL_BUS_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_84),
        .Q(s_axi_CONTROL_BUS_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_83),
        .Q(s_axi_CONTROL_BUS_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_82),
        .Q(s_axi_CONTROL_BUS_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_81),
        .Q(s_axi_CONTROL_BUS_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_80),
        .Q(s_axi_CONTROL_BUS_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_79),
        .Q(s_axi_CONTROL_BUS_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_78),
        .Q(s_axi_CONTROL_BUS_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_77),
        .Q(s_axi_CONTROL_BUS_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_76),
        .Q(s_axi_CONTROL_BUS_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_94),
        .Q(s_axi_CONTROL_BUS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_75),
        .Q(s_axi_CONTROL_BUS_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_74),
        .Q(s_axi_CONTROL_BUS_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_73),
        .Q(s_axi_CONTROL_BUS_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_72),
        .Q(s_axi_CONTROL_BUS_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_71),
        .Q(s_axi_CONTROL_BUS_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_70),
        .Q(s_axi_CONTROL_BUS_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_69),
        .Q(s_axi_CONTROL_BUS_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_68),
        .Q(s_axi_CONTROL_BUS_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_67),
        .Q(s_axi_CONTROL_BUS_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_66),
        .Q(s_axi_CONTROL_BUS_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_93),
        .Q(s_axi_CONTROL_BUS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_65),
        .Q(s_axi_CONTROL_BUS_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_64),
        .Q(s_axi_CONTROL_BUS_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_92),
        .Q(s_axi_CONTROL_BUS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_91),
        .Q(s_axi_CONTROL_BUS_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_90),
        .Q(s_axi_CONTROL_BUS_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_89),
        .Q(s_axi_CONTROL_BUS_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_88),
        .Q(s_axi_CONTROL_BUS_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_87),
        .Q(s_axi_CONTROL_BUS_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(AXI_LITE_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_par_V_n_86),
        .Q(s_axi_CONTROL_BUS_RDATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \row_assign_8_1_t_i_reg_3556[0]_i_1 
       (.I0(\int_rows_reg[19]_0 [0]),
        .I1(\row_assign_8_1_t_i_reg_3556_reg[0] ),
        .O(\int_rows_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \row_assign_8_4_t_i_reg_3571[0]_i_1 
       (.I0(\int_rows_reg[19]_0 [0]),
        .I1(\row_assign_8_4_t_i_reg_3571_reg[0] ),
        .O(\int_rows_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h0000DF8A)) 
    \rstate[0]_i_1 
       (.I0(rstate[0]),
        .I1(int_par_V_read),
        .I2(s_axi_CONTROL_BUS_RREADY),
        .I3(s_axi_CONTROL_BUS_ARVALID),
        .I4(rstate[1]),
        .O(\rstate[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(AXI_LITE_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_0 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(AXI_LITE_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_CONTROL_BUS_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_CONTROL_BUS_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_CONTROL_BUS_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_CONTROL_BUS_AWREADY));
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CONTROL_BUS_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_CONTROL_BUS_BVALID));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h10)) 
    s_axi_CONTROL_BUS_RVALID_INST_0
       (.I0(int_par_V_read),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .O(s_axi_CONTROL_BUS_RVALID));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CONTROL_BUS_WREADY_INST_0
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .O(s_axi_CONTROL_BUS_WREADY));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_115_i_reg_3422[0]_i_11 
       (.I0(\int_rows_reg[19]_0 [6]),
        .I1(\tmp_115_i_reg_3422_reg[0] [6]),
        .I2(\int_rows_reg[19]_0 [7]),
        .I3(\tmp_115_i_reg_3422_reg[0] [7]),
        .O(\tmp_115_i_reg_3422[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_115_i_reg_3422[0]_i_12 
       (.I0(\int_rows_reg[19]_0 [5]),
        .I1(\tmp_115_i_reg_3422_reg[0] [5]),
        .I2(\int_rows_reg[19]_0 [4]),
        .I3(\tmp_115_i_reg_3422_reg[0] [4]),
        .O(\tmp_115_i_reg_3422[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_115_i_reg_3422[0]_i_13 
       (.I0(\int_rows_reg[19]_0 [2]),
        .I1(\tmp_115_i_reg_3422_reg[0] [2]),
        .I2(\int_rows_reg[19]_0 [3]),
        .I3(\tmp_115_i_reg_3422_reg[0] [3]),
        .O(\tmp_115_i_reg_3422[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_115_i_reg_3422[0]_i_5 
       (.I0(\int_rows_reg[19]_0 [10]),
        .I1(\tmp_115_i_reg_3422_reg[0] [9]),
        .O(\int_rows_reg[10]_1 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_115_i_reg_3422[0]_i_7 
       (.I0(\int_rows_reg[19]_0 [6]),
        .I1(\tmp_115_i_reg_3422_reg[0] [6]),
        .I2(\tmp_115_i_reg_3422_reg[0] [7]),
        .I3(\int_rows_reg[19]_0 [7]),
        .O(\tmp_115_i_reg_3422[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_115_i_reg_3422[0]_i_8 
       (.I0(\int_rows_reg[19]_0 [4]),
        .I1(\tmp_115_i_reg_3422_reg[0] [4]),
        .I2(\tmp_115_i_reg_3422_reg[0] [5]),
        .I3(\int_rows_reg[19]_0 [5]),
        .O(\tmp_115_i_reg_3422[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \tmp_115_i_reg_3422[0]_i_9 
       (.I0(\int_rows_reg[19]_0 [3]),
        .I1(\tmp_115_i_reg_3422_reg[0] [3]),
        .I2(\tmp_115_i_reg_3422_reg[0] [2]),
        .I3(\int_rows_reg[19]_0 [2]),
        .O(\tmp_115_i_reg_3422[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_115_i_reg_3422_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\int_rows_reg[6]_1 ,\tmp_115_i_reg_3422_reg[0]_i_2_n_1 ,\tmp_115_i_reg_3422_reg[0]_i_2_n_2 ,\tmp_115_i_reg_3422_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_115_i_reg_3422[0]_i_7_n_0 ,\tmp_115_i_reg_3422[0]_i_8_n_0 ,\tmp_115_i_reg_3422[0]_i_9_n_0 ,DI}),
        .O(\NLW_tmp_115_i_reg_3422_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_115_i_reg_3422[0]_i_11_n_0 ,\tmp_115_i_reg_3422[0]_i_12_n_0 ,\tmp_115_i_reg_3422[0]_i_13_n_0 ,S}));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_13_reg_3531[2]_i_15 
       (.I0(\int_rows_reg[19]_0 [7]),
        .I1(\tmp_13_reg_3531_reg[2]_i_2_0 [5]),
        .I2(\int_rows_reg[19]_0 [6]),
        .I3(\tmp_13_reg_3531_reg[2]_i_2_0 [4]),
        .O(\tmp_13_reg_3531[2]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_13_reg_3531[2]_i_16 
       (.I0(\int_rows_reg[19]_0 [5]),
        .I1(\tmp_13_reg_3531_reg[2]_i_2_0 [3]),
        .I2(\int_rows_reg[19]_0 [4]),
        .I3(\tmp_13_reg_3531_reg[2]_i_2_0 [2]),
        .O(\tmp_13_reg_3531[2]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_13_reg_3531[2]_i_17 
       (.I0(\int_rows_reg[19]_0 [3]),
        .I1(\tmp_13_reg_3531_reg[2]_i_2_0 [1]),
        .I2(\int_rows_reg[19]_0 [2]),
        .I3(\tmp_13_reg_3531_reg[2]_i_2_0 [0]),
        .O(\tmp_13_reg_3531[2]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \tmp_13_reg_3531[2]_i_18 
       (.I0(\int_rows_reg[19]_0 [1]),
        .I1(\tmp_13_reg_3531_reg[2]_i_5_0 ),
        .I2(\tmp_60_reg_3521_reg[1] ),
        .I3(\int_rows_reg[19]_0 [0]),
        .O(\tmp_13_reg_3531[2]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_13_reg_3531[2]_i_7 
       (.I0(\int_rows_reg[19]_0 [9]),
        .I1(\tmp_13_reg_3531_reg[2]_i_2_0 [7]),
        .I2(\int_rows_reg[19]_0 [8]),
        .I3(\tmp_13_reg_3531_reg[2]_i_2_0 [6]),
        .O(\tmp_13_reg_3531[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_13_reg_3531[2]_i_8 
       (.I0(\int_rows_reg[19]_0 [11]),
        .I1(tmp_42_fu_1409_p3),
        .I2(\tmp_13_reg_3531_reg[2]_i_2_0 [8]),
        .I3(\int_rows_reg[19]_0 [10]),
        .O(\tmp_13_reg_3531[2]_i_8_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_13_reg_3531_reg[2]_i_2 
       (.CI(\tmp_13_reg_3531_reg[2]_i_5_n_0 ),
        .CO({\NLW_tmp_13_reg_3531_reg[2]_i_2_CO_UNCONNECTED [3:2],\p_assign_6_2_i_reg_3467_reg[11] ,\tmp_13_reg_3531_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_13_reg_3531_reg[2] ,\tmp_13_reg_3531[2]_i_7_n_0 }),
        .O(\NLW_tmp_13_reg_3531_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\tmp_13_reg_3531[2]_i_8_n_0 ,\tmp_13_reg_3531_reg[2]_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_13_reg_3531_reg[2]_i_5 
       (.CI(1'b0),
        .CO({\tmp_13_reg_3531_reg[2]_i_5_n_0 ,\tmp_13_reg_3531_reg[2]_i_5_n_1 ,\tmp_13_reg_3531_reg[2]_i_5_n_2 ,\tmp_13_reg_3531_reg[2]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_13_reg_3531[2]_i_15_n_0 ,\tmp_13_reg_3531[2]_i_16_n_0 ,\tmp_13_reg_3531[2]_i_17_n_0 ,\tmp_13_reg_3531[2]_i_18_n_0 }),
        .O(\NLW_tmp_13_reg_3531_reg[2]_i_5_O_UNCONNECTED [3:0]),
        .S(\tmp_13_reg_3531_reg[2]_i_2_1 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_25_reg_3536[2]_i_15 
       (.I0(\int_rows_reg[19]_0 [7]),
        .I1(\tmp_25_reg_3536_reg[2]_i_2_0 [5]),
        .I2(\int_rows_reg[19]_0 [6]),
        .I3(\tmp_25_reg_3536_reg[2]_i_2_0 [4]),
        .O(\tmp_25_reg_3536[2]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_25_reg_3536[2]_i_16 
       (.I0(\int_rows_reg[19]_0 [5]),
        .I1(\tmp_25_reg_3536_reg[2]_i_2_0 [3]),
        .I2(\int_rows_reg[19]_0 [4]),
        .I3(\tmp_25_reg_3536_reg[2]_i_2_0 [2]),
        .O(\tmp_25_reg_3536[2]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_25_reg_3536[2]_i_17 
       (.I0(\int_rows_reg[19]_0 [3]),
        .I1(\tmp_25_reg_3536_reg[2]_i_2_0 [1]),
        .I2(\int_rows_reg[19]_0 [2]),
        .I3(\tmp_25_reg_3536_reg[2]_i_2_0 [0]),
        .O(\tmp_25_reg_3536[2]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \tmp_25_reg_3536[2]_i_18 
       (.I0(\int_rows_reg[19]_0 [1]),
        .I1(\tmp_5_reg_3526_reg[2]_i_5_1 [0]),
        .I2(\tmp_5_reg_3526_reg[1] ),
        .I3(\int_rows_reg[19]_0 [0]),
        .O(\tmp_25_reg_3536[2]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_25_reg_3536[2]_i_7 
       (.I0(\int_rows_reg[19]_0 [9]),
        .I1(\tmp_25_reg_3536_reg[2]_i_2_0 [7]),
        .I2(\int_rows_reg[19]_0 [8]),
        .I3(\tmp_25_reg_3536_reg[2]_i_2_0 [6]),
        .O(\tmp_25_reg_3536[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_25_reg_3536[2]_i_8 
       (.I0(\int_rows_reg[19]_0 [11]),
        .I1(tmp_48_fu_1446_p3),
        .I2(\tmp_25_reg_3536_reg[2]_i_2_0 [8]),
        .I3(\int_rows_reg[19]_0 [10]),
        .O(\tmp_25_reg_3536[2]_i_8_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_25_reg_3536_reg[2]_i_2 
       (.CI(\tmp_25_reg_3536_reg[2]_i_5_n_0 ),
        .CO({\NLW_tmp_25_reg_3536_reg[2]_i_2_CO_UNCONNECTED [3:2],\p_assign_6_3_i_reg_3485_reg[11] ,\tmp_25_reg_3536_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_25_reg_3536_reg[2] ,\tmp_25_reg_3536[2]_i_7_n_0 }),
        .O(\NLW_tmp_25_reg_3536_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\tmp_25_reg_3536[2]_i_8_n_0 ,\tmp_25_reg_3536_reg[2]_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_25_reg_3536_reg[2]_i_5 
       (.CI(1'b0),
        .CO({\tmp_25_reg_3536_reg[2]_i_5_n_0 ,\tmp_25_reg_3536_reg[2]_i_5_n_1 ,\tmp_25_reg_3536_reg[2]_i_5_n_2 ,\tmp_25_reg_3536_reg[2]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_25_reg_3536[2]_i_15_n_0 ,\tmp_25_reg_3536[2]_i_16_n_0 ,\tmp_25_reg_3536[2]_i_17_n_0 ,\tmp_25_reg_3536[2]_i_18_n_0 }),
        .O(\NLW_tmp_25_reg_3536_reg[2]_i_5_O_UNCONNECTED [3:0]),
        .S(\tmp_25_reg_3536_reg[2]_i_2_1 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \tmp_2_i_reg_3396[0]_i_10 
       (.I0(\int_rows_reg[19]_0 [0]),
        .I1(\tmp_115_i_reg_3422_reg[0] [0]),
        .I2(\int_rows_reg[19]_0 [1]),
        .I3(\tmp_115_i_reg_3422_reg[0] [1]),
        .O(\int_rows_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_i_reg_3396[0]_i_11 
       (.I0(\int_rows_reg[19]_0 [6]),
        .I1(\tmp_115_i_reg_3422_reg[0] [6]),
        .I2(\int_rows_reg[19]_0 [7]),
        .I3(\tmp_115_i_reg_3422_reg[0] [7]),
        .O(\int_rows_reg[6]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_i_reg_3396[0]_i_12 
       (.I0(\int_rows_reg[19]_0 [5]),
        .I1(\tmp_115_i_reg_3422_reg[0] [5]),
        .I2(\int_rows_reg[19]_0 [4]),
        .I3(\tmp_115_i_reg_3422_reg[0] [4]),
        .O(\int_rows_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_i_reg_3396[0]_i_13 
       (.I0(\int_rows_reg[19]_0 [2]),
        .I1(\tmp_115_i_reg_3422_reg[0] [2]),
        .I2(\int_rows_reg[19]_0 [3]),
        .I3(\tmp_115_i_reg_3422_reg[0] [3]),
        .O(\int_rows_reg[6]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_2_i_reg_3396[0]_i_3 
       (.I0(\int_rows_reg[19]_0 [10]),
        .I1(\tmp_115_i_reg_3422_reg[0] [9]),
        .O(\int_rows_reg[10]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_i_reg_3396[0]_i_5 
       (.I0(\int_rows_reg[19]_0 [10]),
        .I1(\tmp_115_i_reg_3422_reg[0] [9]),
        .O(\int_rows_reg[10]_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_31_reg_3541[2]_i_15 
       (.I0(\int_rows_reg[19]_0 [7]),
        .I1(\tmp_31_reg_3541_reg[2]_i_2_0 [5]),
        .I2(\int_rows_reg[19]_0 [6]),
        .I3(\tmp_31_reg_3541_reg[2]_i_2_0 [4]),
        .O(\tmp_31_reg_3541[2]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_31_reg_3541[2]_i_16 
       (.I0(\int_rows_reg[19]_0 [5]),
        .I1(\tmp_31_reg_3541_reg[2]_i_2_0 [3]),
        .I2(\int_rows_reg[19]_0 [4]),
        .I3(\tmp_31_reg_3541_reg[2]_i_2_0 [2]),
        .O(\tmp_31_reg_3541[2]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_31_reg_3541[2]_i_17 
       (.I0(\int_rows_reg[19]_0 [3]),
        .I1(\tmp_31_reg_3541_reg[2]_i_2_0 [1]),
        .I2(\int_rows_reg[19]_0 [2]),
        .I3(\tmp_31_reg_3541_reg[2]_i_2_0 [0]),
        .O(\tmp_31_reg_3541[2]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \tmp_31_reg_3541[2]_i_18 
       (.I0(\int_rows_reg[19]_0 [1]),
        .I1(\tmp_60_reg_3521_reg[2]_i_6_1 ),
        .I2(\tmp_60_reg_3521_reg[1] ),
        .I3(\int_rows_reg[19]_0 [0]),
        .O(\tmp_31_reg_3541[2]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_31_reg_3541[2]_i_7 
       (.I0(\int_rows_reg[19]_0 [9]),
        .I1(\tmp_31_reg_3541_reg[2]_i_2_0 [7]),
        .I2(\int_rows_reg[19]_0 [8]),
        .I3(\tmp_31_reg_3541_reg[2]_i_2_0 [6]),
        .O(\tmp_31_reg_3541[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_31_reg_3541[2]_i_8 
       (.I0(\int_rows_reg[19]_0 [11]),
        .I1(tmp_52_fu_1483_p3),
        .I2(\tmp_31_reg_3541_reg[2]_i_2_0 [8]),
        .I3(\int_rows_reg[19]_0 [10]),
        .O(\tmp_31_reg_3541[2]_i_8_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_31_reg_3541_reg[2]_i_2 
       (.CI(\tmp_31_reg_3541_reg[2]_i_5_n_0 ),
        .CO({\NLW_tmp_31_reg_3541_reg[2]_i_2_CO_UNCONNECTED [3:2],\p_assign_6_4_i_reg_3503_reg[11] ,\tmp_31_reg_3541_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_31_reg_3541_reg[2] ,\tmp_31_reg_3541[2]_i_7_n_0 }),
        .O(\NLW_tmp_31_reg_3541_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\tmp_31_reg_3541[2]_i_8_n_0 ,\tmp_31_reg_3541_reg[2]_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_31_reg_3541_reg[2]_i_5 
       (.CI(1'b0),
        .CO({\tmp_31_reg_3541_reg[2]_i_5_n_0 ,\tmp_31_reg_3541_reg[2]_i_5_n_1 ,\tmp_31_reg_3541_reg[2]_i_5_n_2 ,\tmp_31_reg_3541_reg[2]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_31_reg_3541[2]_i_15_n_0 ,\tmp_31_reg_3541[2]_i_16_n_0 ,\tmp_31_reg_3541[2]_i_17_n_0 ,\tmp_31_reg_3541[2]_i_18_n_0 }),
        .O(\NLW_tmp_31_reg_3541_reg[2]_i_5_O_UNCONNECTED [3:0]),
        .S(\tmp_31_reg_3541_reg[2]_i_2_1 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \tmp_43_i_i4_reg_405[0]_i_10 
       (.I0(\int_rows_reg[19]_0 [4]),
        .I1(\int_rows_reg[19]_0 [2]),
        .I2(\int_rows_reg[19]_0 [1]),
        .I3(\int_rows_reg[19]_0 [0]),
        .I4(\int_rows_reg[19]_0 [3]),
        .I5(\int_rows_reg[19]_0 [5]),
        .O(\int_rows_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \tmp_43_i_i4_reg_405[0]_i_11 
       (.I0(\int_rows_reg[19]_0 [3]),
        .I1(\int_rows_reg[19]_0 [0]),
        .I2(\int_rows_reg[19]_0 [1]),
        .I3(\int_rows_reg[19]_0 [2]),
        .I4(\int_rows_reg[19]_0 [4]),
        .O(\int_rows_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h84422118)) 
    \tmp_43_i_i4_reg_405[0]_i_2 
       (.I0(\tmp_43_i_i4_reg_405_reg[0] [5]),
        .I1(\tmp_43_i_i4_reg_405_reg[0] [6]),
        .I2(\int_rows_reg[19]_0 [9]),
        .I3(\int_rows_reg[7]_0 ),
        .I4(\int_rows_reg[19]_0 [10]),
        .O(\int_rows_reg[9]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_43_i_i4_reg_405[0]_i_6 
       (.I0(\int_rows_reg[19]_0 [7]),
        .I1(\int_rows_reg[4]_0 ),
        .I2(\int_rows_reg[19]_0 [6]),
        .I3(\int_rows_reg[19]_0 [8]),
        .O(\int_rows_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_43_i_i4_reg_405[0]_i_7 
       (.I0(\int_rows_reg[19]_0 [4]),
        .I1(\int_rows_reg[19]_0 [2]),
        .I2(\int_rows_reg[19]_0 [1]),
        .I3(\int_rows_reg[19]_0 [0]),
        .I4(\int_rows_reg[19]_0 [3]),
        .I5(\int_rows_reg[19]_0 [5]),
        .O(\int_rows_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    \tmp_43_i_i4_reg_405[0]_i_8 
       (.I0(\tmp_43_i_i4_reg_405_reg[0] [3]),
        .I1(\tmp_43_i_i4_reg_405_reg[0] [4]),
        .I2(\int_rows_reg[19]_0 [7]),
        .I3(\int_rows_reg[4]_0 ),
        .I4(\int_rows_reg[19]_0 [6]),
        .I5(\int_rows_reg[19]_0 [8]),
        .O(\int_rows_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \tmp_43_i_i4_reg_405[0]_i_9 
       (.I0(\int_rows_reg[19]_0 [2]),
        .I1(\int_rows_reg[19]_0 [1]),
        .I2(\int_rows_reg[19]_0 [0]),
        .I3(\int_rows_reg[19]_0 [3]),
        .O(\int_rows_reg[2]_1 ));
  LUT4 #(
    .INIT(16'h9600)) 
    \tmp_43_i_i_mid1_reg_400[0]_i_3 
       (.I0(\tmp_43_i_i_mid1_reg_400[0]_i_3_0 [1]),
        .I1(\int_rows_reg[4]_0 ),
        .I2(\int_rows_reg[19]_0 [6]),
        .I3(\tmp_43_i_i_mid1_reg_400[0]_i_6_n_0 ),
        .O(\tmp_43_i_i_mid1_reg_400[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9555600000000)) 
    \tmp_43_i_i_mid1_reg_400[0]_i_4 
       (.I0(\tmp_43_i_i_mid1_reg_400[0]_i_3_0 [0]),
        .I1(\int_rows_reg[19]_0 [2]),
        .I2(\int_rows_reg[19]_0 [1]),
        .I3(\int_rows_reg[19]_0 [0]),
        .I4(\int_rows_reg[19]_0 [3]),
        .I5(\tmp_43_i_i_mid1_reg_400_reg[0] ),
        .O(\tmp_43_i_i_mid1_reg_400[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1020804001020804)) 
    \tmp_43_i_i_mid1_reg_400[0]_i_5 
       (.I0(\int_rows_reg[19]_0 [2]),
        .I1(\int_rows_reg[19]_0 [1]),
        .I2(\int_rows_reg[19]_0 [0]),
        .I3(\tmp_43_i_i4_reg_405_reg[0] [2]),
        .I4(\tmp_43_i_i4_reg_405_reg[0] [1]),
        .I5(\tmp_43_i_i4_reg_405_reg[0] [0]),
        .O(\tmp_43_i_i_mid1_reg_400[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    \tmp_43_i_i_mid1_reg_400[0]_i_6 
       (.I0(\tmp_43_i_i_mid1_reg_400[0]_i_3_0 [2]),
        .I1(\tmp_43_i_i_mid1_reg_400[0]_i_3_0 [3]),
        .I2(\int_rows_reg[19]_0 [7]),
        .I3(\int_rows_reg[4]_0 ),
        .I4(\int_rows_reg[19]_0 [6]),
        .I5(\int_rows_reg[19]_0 [8]),
        .O(\tmp_43_i_i_mid1_reg_400[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_43_i_i_mid1_reg_400[0]_i_8 
       (.I0(\int_rows_reg[19]_0 [2]),
        .I1(\int_rows_reg[19]_0 [1]),
        .I2(\int_rows_reg[19]_0 [0]),
        .I3(\int_rows_reg[19]_0 [3]),
        .O(\int_rows_reg[2]_0 ));
  CARRY4 \tmp_43_i_i_mid1_reg_400_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\int_rows_reg[9]_1 ,\tmp_43_i_i_mid1_reg_400_reg[0]_i_1_n_1 ,\tmp_43_i_i_mid1_reg_400_reg[0]_i_1_n_2 ,\tmp_43_i_i_mid1_reg_400_reg[0]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_43_i_i_mid1_reg_400_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_43_i_i_mid1_reg_400_reg[0]_0 ,\tmp_43_i_i_mid1_reg_400[0]_i_3_n_0 ,\tmp_43_i_i_mid1_reg_400[0]_i_4_n_0 ,\tmp_43_i_i_mid1_reg_400[0]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_5_reg_3526[1]_i_2 
       (.I0(\int_rows_reg[19]_0 [0]),
        .I1(\tmp_5_reg_3526_reg[1] ),
        .O(\int_rows_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_5_reg_3526[2]_i_17 
       (.I0(\int_rows_reg[19]_0 [7]),
        .I1(\tmp_5_reg_3526_reg[2]_i_2_0 [4]),
        .I2(\int_rows_reg[19]_0 [6]),
        .I3(\tmp_5_reg_3526_reg[2]_i_2_0 [3]),
        .O(\tmp_5_reg_3526[2]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_5_reg_3526[2]_i_18 
       (.I0(\int_rows_reg[19]_0 [5]),
        .I1(\tmp_5_reg_3526_reg[2]_i_2_0 [2]),
        .I2(\int_rows_reg[19]_0 [4]),
        .I3(\tmp_5_reg_3526_reg[2]_i_2_0 [1]),
        .O(\tmp_5_reg_3526[2]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_5_reg_3526[2]_i_19 
       (.I0(\int_rows_reg[19]_0 [3]),
        .I1(\tmp_5_reg_3526_reg[2]_i_2_0 [0]),
        .I2(\int_rows_reg[19]_0 [2]),
        .I3(\tmp_5_reg_3526_reg[2]_i_5_1 [1]),
        .O(\tmp_5_reg_3526[2]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \tmp_5_reg_3526[2]_i_20 
       (.I0(\int_rows_reg[19]_0 [1]),
        .I1(\tmp_5_reg_3526_reg[2]_i_5_0 ),
        .I2(\tmp_5_reg_3526_reg[1] ),
        .I3(\int_rows_reg[19]_0 [0]),
        .O(\tmp_5_reg_3526[2]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_5_reg_3526[2]_i_7 
       (.I0(\int_rows_reg[19]_0 [9]),
        .I1(\tmp_5_reg_3526_reg[2]_i_2_0 [6]),
        .I2(\int_rows_reg[19]_0 [8]),
        .I3(\tmp_5_reg_3526_reg[2]_i_2_0 [5]),
        .O(\tmp_5_reg_3526[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_5_reg_3526[2]_i_8 
       (.I0(\int_rows_reg[19]_0 [11]),
        .I1(tmp_32_fu_1372_p3),
        .I2(\tmp_5_reg_3526_reg[2]_i_2_0 [7]),
        .I3(\int_rows_reg[19]_0 [10]),
        .O(\tmp_5_reg_3526[2]_i_8_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_5_reg_3526_reg[2]_i_2 
       (.CI(\tmp_5_reg_3526_reg[2]_i_5_n_0 ),
        .CO({\NLW_tmp_5_reg_3526_reg[2]_i_2_CO_UNCONNECTED [3:2],\p_assign_6_1_i_reg_3449_reg[11] ,\tmp_5_reg_3526_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_5_reg_3526_reg[2] ,\tmp_5_reg_3526[2]_i_7_n_0 }),
        .O(\NLW_tmp_5_reg_3526_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\tmp_5_reg_3526[2]_i_8_n_0 ,\tmp_5_reg_3526_reg[2]_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_5_reg_3526_reg[2]_i_5 
       (.CI(1'b0),
        .CO({\tmp_5_reg_3526_reg[2]_i_5_n_0 ,\tmp_5_reg_3526_reg[2]_i_5_n_1 ,\tmp_5_reg_3526_reg[2]_i_5_n_2 ,\tmp_5_reg_3526_reg[2]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_5_reg_3526[2]_i_17_n_0 ,\tmp_5_reg_3526[2]_i_18_n_0 ,\tmp_5_reg_3526[2]_i_19_n_0 ,\tmp_5_reg_3526[2]_i_20_n_0 }),
        .O(\NLW_tmp_5_reg_3526_reg[2]_i_5_O_UNCONNECTED [3:0]),
        .S(\tmp_5_reg_3526_reg[2]_i_2_1 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_60_reg_3521[1]_i_2 
       (.I0(\int_rows_reg[19]_0 [0]),
        .I1(\tmp_60_reg_3521_reg[1] ),
        .O(\int_rows_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_60_reg_3521[2]_i_16 
       (.I0(\int_rows_reg[19]_0 [7]),
        .I1(\tmp_60_reg_3521_reg[2]_i_3_0 [4]),
        .I2(\int_rows_reg[19]_0 [6]),
        .I3(\tmp_60_reg_3521_reg[2]_i_3_0 [3]),
        .O(\tmp_60_reg_3521[2]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_60_reg_3521[2]_i_17 
       (.I0(\int_rows_reg[19]_0 [5]),
        .I1(\tmp_60_reg_3521_reg[2]_i_3_0 [2]),
        .I2(\int_rows_reg[19]_0 [4]),
        .I3(\tmp_60_reg_3521_reg[2]_i_3_0 [1]),
        .O(\tmp_60_reg_3521[2]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_60_reg_3521[2]_i_18 
       (.I0(\int_rows_reg[19]_0 [3]),
        .I1(\tmp_60_reg_3521_reg[2]_i_3_0 [0]),
        .I2(\int_rows_reg[19]_0 [2]),
        .I3(\tmp_60_reg_3521_reg[2]_i_6_0 ),
        .O(\tmp_60_reg_3521[2]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \tmp_60_reg_3521[2]_i_19 
       (.I0(\int_rows_reg[19]_0 [1]),
        .I1(\tmp_60_reg_3521_reg[2]_i_6_1 ),
        .I2(\tmp_60_reg_3521_reg[1] ),
        .I3(\int_rows_reg[19]_0 [0]),
        .O(\tmp_60_reg_3521[2]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_60_reg_3521[2]_i_8 
       (.I0(\int_rows_reg[19]_0 [9]),
        .I1(\tmp_60_reg_3521_reg[2]_i_3_0 [6]),
        .I2(\int_rows_reg[19]_0 [8]),
        .I3(\tmp_60_reg_3521_reg[2]_i_3_0 [5]),
        .O(\tmp_60_reg_3521[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_60_reg_3521[2]_i_9 
       (.I0(\int_rows_reg[19]_0 [11]),
        .I1(tmp_26_fu_1330_p3),
        .I2(\tmp_60_reg_3521_reg[2]_i_3_0 [7]),
        .I3(\int_rows_reg[19]_0 [10]),
        .O(\tmp_60_reg_3521[2]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_60_reg_3521_reg[2]_i_3 
       (.CI(\tmp_60_reg_3521_reg[2]_i_6_n_0 ),
        .CO({\NLW_tmp_60_reg_3521_reg[2]_i_3_CO_UNCONNECTED [3:2],\tmp_118_i_reg_3431_reg[11] ,\tmp_60_reg_3521_reg[2]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_60_reg_3521_reg[1]_0 ,\tmp_60_reg_3521[2]_i_8_n_0 }),
        .O(\NLW_tmp_60_reg_3521_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\tmp_60_reg_3521[2]_i_9_n_0 ,\tmp_60_reg_3521_reg[1]_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tmp_60_reg_3521_reg[2]_i_6 
       (.CI(1'b0),
        .CO({\tmp_60_reg_3521_reg[2]_i_6_n_0 ,\tmp_60_reg_3521_reg[2]_i_6_n_1 ,\tmp_60_reg_3521_reg[2]_i_6_n_2 ,\tmp_60_reg_3521_reg[2]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_60_reg_3521[2]_i_16_n_0 ,\tmp_60_reg_3521[2]_i_17_n_0 ,\tmp_60_reg_3521[2]_i_18_n_0 ,\tmp_60_reg_3521[2]_i_19_n_0 }),
        .O(\NLW_tmp_60_reg_3521_reg[2]_i_6_O_UNCONNECTED [3:0]),
        .S(\tmp_60_reg_3521_reg[2]_i_3_1 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp_67_reg_3591[0]_i_10 
       (.I0(\int_cols_reg[11]_0 [6]),
        .I1(\int_cols_reg[11]_0 [3]),
        .I2(\int_cols_reg[11]_0 [2]),
        .I3(\int_cols_reg[11]_0 [4]),
        .I4(\int_cols_reg[11]_0 [5]),
        .O(\tmp_67_reg_3591[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h955555556AAAAAAA)) 
    \tmp_67_reg_3591[0]_i_11 
       (.I0(\tmp_67_reg_3591_reg[0]_i_3_0 [6]),
        .I1(\int_cols_reg[11]_0 [5]),
        .I2(\int_cols_reg[11]_0 [4]),
        .I3(\int_cols_reg[11]_0 [2]),
        .I4(\int_cols_reg[11]_0 [3]),
        .I5(\int_cols_reg[11]_0 [6]),
        .O(\tmp_67_reg_3591[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hE77BBDDE)) 
    \tmp_67_reg_3591[0]_i_12 
       (.I0(\tmp_67_reg_3591_reg[0]_i_3_0 [3]),
        .I1(\int_cols_reg[11]_0 [4]),
        .I2(\int_cols_reg[11]_0 [3]),
        .I3(\int_cols_reg[11]_0 [2]),
        .I4(\tmp_67_reg_3591_reg[0]_i_3_0 [4]),
        .O(\tmp_67_reg_3591[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0990909060090909)) 
    \tmp_67_reg_3591[0]_i_5 
       (.I0(\int_cols_reg[11]_0 [10]),
        .I1(\tmp_67_reg_3591_reg[0]_i_3_0 [10]),
        .I2(\int_cols_reg[11]_0 [9]),
        .I3(\tmp_67_reg_3591[0]_i_9_n_0 ),
        .I4(\int_cols_reg[11]_0 [8]),
        .I5(\tmp_67_reg_3591_reg[0]_i_3_0 [9]),
        .O(\tmp_67_reg_3591[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000006909009)) 
    \tmp_67_reg_3591[0]_i_6 
       (.I0(\int_cols_reg[11]_0 [8]),
        .I1(\tmp_67_reg_3591_reg[0]_i_3_0 [8]),
        .I2(\tmp_67_reg_3591_reg[0]_i_3_0 [7]),
        .I3(\tmp_67_reg_3591[0]_i_10_n_0 ),
        .I4(\int_cols_reg[11]_0 [7]),
        .I5(\tmp_67_reg_3591[0]_i_11_n_0 ),
        .O(\tmp_67_reg_3591[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAA9555)) 
    \tmp_67_reg_3591[0]_i_7 
       (.I0(\int_cols_reg[11]_0 [5]),
        .I1(\int_cols_reg[11]_0 [4]),
        .I2(\int_cols_reg[11]_0 [2]),
        .I3(\int_cols_reg[11]_0 [3]),
        .I4(\tmp_67_reg_3591_reg[0]_i_3_0 [5]),
        .I5(\tmp_67_reg_3591[0]_i_12_n_0 ),
        .O(\tmp_67_reg_3591[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    \tmp_67_reg_3591[0]_i_8 
       (.I0(\int_cols_reg[11]_0 [2]),
        .I1(\tmp_67_reg_3591_reg[0]_i_3_0 [2]),
        .I2(\tmp_67_reg_3591_reg[0]_i_3_0 [0]),
        .I3(\int_cols_reg[11]_0 [0]),
        .I4(\tmp_67_reg_3591_reg[0]_i_3_0 [1]),
        .I5(\int_cols_reg[11]_0 [1]),
        .O(\tmp_67_reg_3591[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \tmp_67_reg_3591[0]_i_9 
       (.I0(\int_cols_reg[11]_0 [7]),
        .I1(\int_cols_reg[11]_0 [5]),
        .I2(\int_cols_reg[11]_0 [4]),
        .I3(\int_cols_reg[11]_0 [2]),
        .I4(\int_cols_reg[11]_0 [3]),
        .I5(\int_cols_reg[11]_0 [6]),
        .O(\tmp_67_reg_3591[0]_i_9_n_0 ));
  CARRY4 \tmp_67_reg_3591_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\int_cols_reg[10]_0 ,\tmp_67_reg_3591_reg[0]_i_3_n_1 ,\tmp_67_reg_3591_reg[0]_i_3_n_2 ,\tmp_67_reg_3591_reg[0]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_67_reg_3591_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_67_reg_3591[0]_i_5_n_0 ,\tmp_67_reg_3591[0]_i_6_n_0 ,\tmp_67_reg_3591[0]_i_7_n_0 ,\tmp_67_reg_3591[0]_i_8_n_0 }));
  LUT3 #(
    .INIT(8'h04)) 
    \waddr[6]_i_1 
       (.I0(wstate[1]),
        .I1(s_axi_CONTROL_BUS_AWVALID),
        .I2(wstate[0]),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(AXI_LITE_clk),
        .CE(aw_hs),
        .D(s_axi_CONTROL_BUS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(AXI_LITE_clk),
        .CE(aw_hs),
        .D(s_axi_CONTROL_BUS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(AXI_LITE_clk),
        .CE(aw_hs),
        .D(s_axi_CONTROL_BUS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(AXI_LITE_clk),
        .CE(aw_hs),
        .D(s_axi_CONTROL_BUS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(AXI_LITE_clk),
        .CE(aw_hs),
        .D(s_axi_CONTROL_BUS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(AXI_LITE_clk),
        .CE(aw_hs),
        .D(s_axi_CONTROL_BUS_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(AXI_LITE_clk),
        .CE(aw_hs),
        .D(s_axi_CONTROL_BUS_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h0074)) 
    \wstate[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WVALID),
        .I1(wstate[0]),
        .I2(s_axi_CONTROL_BUS_AWVALID),
        .I3(wstate[1]),
        .O(\wstate[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h05C0)) 
    \wstate[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_BREADY),
        .I1(s_axi_CONTROL_BUS_WVALID),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .O(\wstate[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(AXI_LITE_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_0 ),
        .Q(wstate[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(AXI_LITE_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_0 ),
        .Q(wstate[1]),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h22B2)) 
    \x_reg_3611[10]_i_12 
       (.I0(\int_cols_reg[11]_0 [7]),
        .I1(\x_reg_3611_reg[8]_i_2_1 ),
        .I2(\int_cols_reg[11]_0 [6]),
        .I3(\x_reg_3611_reg[8]_i_2_2 ),
        .O(\x_reg_3611[10]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \x_reg_3611[10]_i_13 
       (.I0(\int_cols_reg[11]_0 [5]),
        .I1(\x_reg_3611_reg[8]_i_2 ),
        .I2(\int_cols_reg[11]_0 [4]),
        .I3(\x_reg_3611_reg[8]_i_2_0 ),
        .O(\x_reg_3611[10]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \x_reg_3611[10]_i_14 
       (.I0(\int_cols_reg[11]_0 [3]),
        .I1(\x_reg_3611_reg[4]_i_2 ),
        .I2(\int_cols_reg[11]_0 [2]),
        .I3(\x_reg_3611_reg[4]_i_2_0 ),
        .O(\x_reg_3611[10]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \x_reg_3611[10]_i_15 
       (.I0(\int_cols_reg[11]_0 [1]),
        .I1(\x_reg_3611_reg[10]_i_2_0 [0]),
        .I2(\int_cols_reg[11]_0 [0]),
        .I3(\x_reg_3611_reg[10]_i_4_0 ),
        .O(\x_reg_3611[10]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \x_reg_3611[10]_i_5 
       (.I0(\x_reg_3611_reg[10]_i_2_0 [1]),
        .I1(\int_cols_reg[11]_0 [10]),
        .I2(\int_cols_reg[11]_0 [11]),
        .O(\x_reg_3611[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \x_reg_3611[10]_i_6 
       (.I0(\int_cols_reg[11]_0 [9]),
        .I1(\x_reg_3611_reg[10]_i_2_1 ),
        .I2(\int_cols_reg[11]_0 [8]),
        .I3(\x_reg_3611_reg[10]_i_3 ),
        .O(\x_reg_3611[10]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \x_reg_3611[10]_i_7 
       (.I0(\int_cols_reg[11]_0 [11]),
        .I1(\x_reg_3611_reg[10]_i_2_0 [1]),
        .I2(\int_cols_reg[11]_0 [10]),
        .O(\x_reg_3611[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \x_reg_3611[10]_i_9 
       (.I0(\int_cols_reg[11]_0 [7]),
        .I1(\x_reg_3611_reg[10]_i_3 ),
        .O(\int_cols_reg[7]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \x_reg_3611[4]_i_4 
       (.I0(\int_cols_reg[11]_0 [2]),
        .I1(\x_reg_3611_reg[4]_i_2 ),
        .O(\int_cols_reg[2]_0 [2]));
  LUT2 #(
    .INIT(4'hB)) 
    \x_reg_3611[4]_i_5 
       (.I0(\int_cols_reg[11]_0 [1]),
        .I1(\x_reg_3611_reg[4]_i_2_0 ),
        .O(\int_cols_reg[2]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_reg_3611[4]_i_6 
       (.I0(\int_cols_reg[11]_0 [1]),
        .I1(\x_reg_3611_reg[4]_i_2_0 ),
        .O(\int_cols_reg[2]_0 [0]));
  LUT2 #(
    .INIT(4'hB)) 
    \x_reg_3611[8]_i_3 
       (.I0(\int_cols_reg[11]_0 [6]),
        .I1(\x_reg_3611_reg[8]_i_2_1 ),
        .O(\int_cols_reg[6]_0 [3]));
  LUT2 #(
    .INIT(4'hB)) 
    \x_reg_3611[8]_i_4 
       (.I0(\int_cols_reg[11]_0 [5]),
        .I1(\x_reg_3611_reg[8]_i_2_2 ),
        .O(\int_cols_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'hB)) 
    \x_reg_3611[8]_i_5 
       (.I0(\int_cols_reg[11]_0 [4]),
        .I1(\x_reg_3611_reg[8]_i_2 ),
        .O(\int_cols_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'hB)) 
    \x_reg_3611[8]_i_6 
       (.I0(\int_cols_reg[11]_0 [3]),
        .I1(\x_reg_3611_reg[8]_i_2_0 ),
        .O(\int_cols_reg[6]_0 [0]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \x_reg_3611_reg[10]_i_2 
       (.CI(\x_reg_3611_reg[10]_i_4_n_0 ),
        .CO({\NLW_x_reg_3611_reg[10]_i_2_CO_UNCONNECTED [3:2],\p_p2_i_i_i_reg_3597_reg[10] ,\x_reg_3611_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\x_reg_3611[10]_i_5_n_0 ,\x_reg_3611[10]_i_6_n_0 }),
        .O(\NLW_x_reg_3611_reg[10]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\x_reg_3611[10]_i_7_n_0 ,\tmp_69_reg_3616_reg[1] }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \x_reg_3611_reg[10]_i_4 
       (.CI(1'b0),
        .CO({\x_reg_3611_reg[10]_i_4_n_0 ,\x_reg_3611_reg[10]_i_4_n_1 ,\x_reg_3611_reg[10]_i_4_n_2 ,\x_reg_3611_reg[10]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_reg_3611[10]_i_12_n_0 ,\x_reg_3611[10]_i_13_n_0 ,\x_reg_3611[10]_i_14_n_0 ,\x_reg_3611[10]_i_15_n_0 }),
        .O(\NLW_x_reg_3611_reg[10]_i_4_O_UNCONNECTED [3:0]),
        .S(\x_reg_3611_reg[10]_i_2_2 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_5_CONTROL_BUS_s_axi_ram
   (DOADO,
    DOBDO,
    D,
    AXI_LITE_clk,
    ap_clk,
    address0,
    s_axi_CONTROL_BUS_WDATA,
    \rdata_reg[0] ,
    \rdata_reg[0]_0 ,
    ar_hs,
    \rdata_reg[7] ,
    \rdata_reg[0]_1 ,
    \rdata_reg[1] ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2] ,
    \rdata_reg[2]_0 ,
    \rdata_reg[3] ,
    \rdata_reg[3]_0 ,
    \rdata_reg[4] ,
    Q,
    \rdata_reg[31] ,
    \rdata_reg[4]_0 ,
    \rdata_reg[4]_1 ,
    rstate,
    s_axi_CONTROL_BUS_ARVALID,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[7]_0 ,
    \rdata_reg[7]_1 ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31]_0 ,
    s_axi_CONTROL_BUS_ARADDR,
    \gen_write[1].mem_reg_0 ,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_WVALID,
    \gen_write[1].mem_reg_1 );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [31:0]D;
  input AXI_LITE_clk;
  input ap_clk;
  input [2:0]address0;
  input [31:0]s_axi_CONTROL_BUS_WDATA;
  input \rdata_reg[0] ;
  input \rdata_reg[0]_0 ;
  input ar_hs;
  input \rdata_reg[7] ;
  input \rdata_reg[0]_1 ;
  input \rdata_reg[1] ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2] ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[3] ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[4] ;
  input [26:0]Q;
  input [26:0]\rdata_reg[31] ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[4]_1 ;
  input [1:0]rstate;
  input s_axi_CONTROL_BUS_ARVALID;
  input \rdata_reg[5] ;
  input \rdata_reg[6] ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[7]_1 ;
  input \rdata_reg[8] ;
  input \rdata_reg[9] ;
  input \rdata_reg[10] ;
  input \rdata_reg[11] ;
  input \rdata_reg[12] ;
  input \rdata_reg[13] ;
  input \rdata_reg[14] ;
  input \rdata_reg[15] ;
  input \rdata_reg[16] ;
  input \rdata_reg[17] ;
  input \rdata_reg[18] ;
  input \rdata_reg[19] ;
  input \rdata_reg[20] ;
  input \rdata_reg[21] ;
  input \rdata_reg[22] ;
  input \rdata_reg[23] ;
  input \rdata_reg[24] ;
  input \rdata_reg[25] ;
  input \rdata_reg[26] ;
  input \rdata_reg[27] ;
  input \rdata_reg[28] ;
  input \rdata_reg[29] ;
  input \rdata_reg[30] ;
  input \rdata_reg[31]_0 ;
  input [2:0]s_axi_CONTROL_BUS_ARADDR;
  input [2:0]\gen_write[1].mem_reg_0 ;
  input [3:0]s_axi_CONTROL_BUS_WSTRB;
  input s_axi_CONTROL_BUS_WVALID;
  input \gen_write[1].mem_reg_1 ;

  wire AXI_LITE_clk;
  wire [31:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [26:0]Q;
  wire [2:0]address0;
  wire ap_clk;
  wire ar_hs;
  wire [2:0]\gen_write[1].mem_reg_0 ;
  wire \gen_write[1].mem_reg_1 ;
  wire \gen_write[1].mem_reg_i_10_n_0 ;
  wire \gen_write[1].mem_reg_i_7_n_0 ;
  wire \gen_write[1].mem_reg_i_8_n_0 ;
  wire \gen_write[1].mem_reg_i_9_n_0 ;
  wire [2:0]int_par_V_address1;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[30] ;
  wire [26:0]\rdata_reg[31] ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[4]_1 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[7]_1 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[9] ;
  wire [1:0]rstate;
  wire [2:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "224" *) 
  (* RTL_RAM_NAME = "int_par_V/gen_write[1].mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "6" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "6" *) 
  (* ram_offset = "1016" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,int_par_V_address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(AXI_LITE_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI(s_axi_CONTROL_BUS_WDATA),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({\gen_write[1].mem_reg_i_7_n_0 ,\gen_write[1].mem_reg_i_8_n_0 ,\gen_write[1].mem_reg_i_9_n_0 ,\gen_write[1].mem_reg_i_10_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(rstate[1]),
        .I2(s_axi_CONTROL_BUS_ARVALID),
        .I3(rstate[0]),
        .I4(\gen_write[1].mem_reg_0 [2]),
        .O(int_par_V_address1[2]));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_10 
       (.I0(s_axi_CONTROL_BUS_WSTRB[0]),
        .I1(s_axi_CONTROL_BUS_WVALID),
        .I2(\gen_write[1].mem_reg_1 ),
        .O(\gen_write[1].mem_reg_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_2 
       (.I0(s_axi_CONTROL_BUS_ARADDR[1]),
        .I1(rstate[1]),
        .I2(s_axi_CONTROL_BUS_ARVALID),
        .I3(rstate[0]),
        .I4(\gen_write[1].mem_reg_0 [1]),
        .O(int_par_V_address1[1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_3 
       (.I0(s_axi_CONTROL_BUS_ARADDR[0]),
        .I1(rstate[1]),
        .I2(s_axi_CONTROL_BUS_ARVALID),
        .I3(rstate[0]),
        .I4(\gen_write[1].mem_reg_0 [0]),
        .O(int_par_V_address1[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_7 
       (.I0(s_axi_CONTROL_BUS_WSTRB[3]),
        .I1(s_axi_CONTROL_BUS_WVALID),
        .I2(\gen_write[1].mem_reg_1 ),
        .O(\gen_write[1].mem_reg_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_8 
       (.I0(s_axi_CONTROL_BUS_WSTRB[2]),
        .I1(s_axi_CONTROL_BUS_WVALID),
        .I2(\gen_write[1].mem_reg_1 ),
        .O(\gen_write[1].mem_reg_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_9 
       (.I0(s_axi_CONTROL_BUS_WSTRB[1]),
        .I1(s_axi_CONTROL_BUS_WVALID),
        .I2(\gen_write[1].mem_reg_1 ),
        .O(\gen_write[1].mem_reg_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata_reg[0]_0 ),
        .I2(ar_hs),
        .I3(DOADO[0]),
        .I4(\rdata_reg[7] ),
        .I5(\rdata_reg[0]_1 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[5]),
        .I3(\rdata_reg[31] [5]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[10]_i_2 
       (.I0(\rdata_reg[10] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[10]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[6]),
        .I3(\rdata_reg[31] [6]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[11]_i_2 
       (.I0(\rdata_reg[11] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[11]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[7]),
        .I3(\rdata_reg[31] [7]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[12]_i_2 
       (.I0(\rdata_reg[12] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[12]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[8]),
        .I3(\rdata_reg[31] [8]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[13]_i_2 
       (.I0(\rdata_reg[13] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[13]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[9]),
        .I3(\rdata_reg[31] [9]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[14]_i_2 
       (.I0(\rdata_reg[14] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[14]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[10]),
        .I3(\rdata_reg[31] [10]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[15]_i_2 
       (.I0(\rdata_reg[15] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[15]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[11]),
        .I3(\rdata_reg[31] [11]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[16]_i_2 
       (.I0(\rdata_reg[16] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[16]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[12]),
        .I3(\rdata_reg[31] [12]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[17]_i_2 
       (.I0(\rdata_reg[17] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[17]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[13]),
        .I3(\rdata_reg[31] [13]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[18]_i_2 
       (.I0(\rdata_reg[18] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[18]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[14]),
        .I3(\rdata_reg[31] [14]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[19]_i_2 
       (.I0(\rdata_reg[19] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[19]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[1]_i_1 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata_reg[0]_0 ),
        .I2(ar_hs),
        .I3(DOADO[1]),
        .I4(\rdata_reg[7] ),
        .I5(\rdata_reg[1]_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[15]),
        .I3(\rdata_reg[31] [15]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[20]_i_2 
       (.I0(\rdata_reg[20] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[20]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[16]),
        .I3(\rdata_reg[31] [16]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[21]_i_2 
       (.I0(\rdata_reg[21] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[21]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[17]),
        .I3(\rdata_reg[31] [17]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[22]_i_2 
       (.I0(\rdata_reg[22] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[22]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[18]),
        .I3(\rdata_reg[31] [18]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[23]_i_2 
       (.I0(\rdata_reg[23] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[23]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[19]),
        .I3(\rdata_reg[31] [19]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[24]_i_2 
       (.I0(\rdata_reg[24] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[24]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[20]),
        .I3(\rdata_reg[31] [20]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[25]_i_2 
       (.I0(\rdata_reg[25] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[25]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[21]),
        .I3(\rdata_reg[31] [21]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[26]_i_2 
       (.I0(\rdata_reg[26] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[26]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[22]),
        .I3(\rdata_reg[31] [22]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[27]_i_2 
       (.I0(\rdata_reg[27] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[27]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[23]),
        .I3(\rdata_reg[31] [23]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[28]_i_2 
       (.I0(\rdata_reg[28] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[28]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[24]),
        .I3(\rdata_reg[31] [24]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[29]_i_2 
       (.I0(\rdata_reg[29] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[29]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[2]_i_1 
       (.I0(\rdata_reg[2] ),
        .I1(\rdata_reg[0]_0 ),
        .I2(ar_hs),
        .I3(DOADO[2]),
        .I4(\rdata_reg[7] ),
        .I5(\rdata_reg[2]_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[25]),
        .I3(\rdata_reg[31] [25]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[30]_i_2 
       (.I0(\rdata_reg[30] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[30]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[31]_i_2 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[26]),
        .I3(\rdata_reg[31] [26]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[31]_i_3 
       (.I0(\rdata_reg[31]_0 ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[31]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[3]_i_1 
       (.I0(\rdata_reg[3] ),
        .I1(\rdata_reg[0]_0 ),
        .I2(ar_hs),
        .I3(DOADO[3]),
        .I4(\rdata_reg[7] ),
        .I5(\rdata_reg[3]_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[0]),
        .I3(\rdata_reg[31] [0]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[4]_i_2 
       (.I0(\rdata_reg[4]_1 ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[4]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[1]),
        .I3(\rdata_reg[31] [1]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[5]_i_2 
       (.I0(\rdata_reg[5] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[5]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[2]),
        .I3(\rdata_reg[31] [2]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[6]_i_2 
       (.I0(\rdata_reg[6] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[6]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[7]_i_1 
       (.I0(\rdata_reg[7]_0 ),
        .I1(\rdata_reg[0]_0 ),
        .I2(ar_hs),
        .I3(DOADO[7]),
        .I4(\rdata_reg[7] ),
        .I5(\rdata_reg[7]_1 ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[3]),
        .I3(\rdata_reg[31] [3]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[8]_i_2 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[8]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(Q[4]),
        .I3(\rdata_reg[31] [4]),
        .I4(\rdata_reg[4]_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \rdata[9]_i_2 
       (.I0(\rdata_reg[9] ),
        .I1(\rdata_reg[7] ),
        .I2(DOADO[9]),
        .I3(rstate[0]),
        .I4(s_axi_CONTROL_BUS_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[9]_i_2_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_5_mubkb
   (out,
    in,
    Q,
    p_reg_reg,
    ap_clk,
    \SRL_SIG_reg[2][19]_srl3 ,
    p_lshr_f_cast_loc_c_full_n,
    col_packets_cast_loc_full_n,
    p_reg_reg_0,
    ap_sync_reg_Block_Mat_exit212359_U0_ap_ready,
    Filter2D_U0_ap_start,
    ap_return_preg);
  output [19:0]out;
  output [19:0]in;
  input [19:0]Q;
  input [8:0]p_reg_reg;
  input ap_clk;
  input [1:0]\SRL_SIG_reg[2][19]_srl3 ;
  input p_lshr_f_cast_loc_c_full_n;
  input col_packets_cast_loc_full_n;
  input p_reg_reg_0;
  input ap_sync_reg_Block_Mat_exit212359_U0_ap_ready;
  input Filter2D_U0_ap_start;
  input [19:0]ap_return_preg;

  wire Filter2D_U0_ap_start;
  wire [19:0]Q;
  wire [1:0]\SRL_SIG_reg[2][19]_srl3 ;
  wire ap_clk;
  wire [19:0]ap_return_preg;
  wire ap_sync_reg_Block_Mat_exit212359_U0_ap_ready;
  wire col_packets_cast_loc_full_n;
  wire [19:0]in;
  wire [19:0]out;
  wire p_lshr_f_cast_loc_c_full_n;
  wire [8:0]p_reg_reg;
  wire p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_5_mubkb_DSP48_0 filter2D_hls_5_mubkb_DSP48_0_U
       (.Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .Q(Q),
        .\SRL_SIG_reg[2][19]_srl3 (\SRL_SIG_reg[2][19]_srl3 ),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .ap_sync_reg_Block_Mat_exit212359_U0_ap_ready(ap_sync_reg_Block_Mat_exit212359_U0_ap_ready),
        .col_packets_cast_loc_full_n(col_packets_cast_loc_full_n),
        .in(in),
        .out(out),
        .p_lshr_f_cast_loc_c_full_n(p_lshr_f_cast_loc_c_full_n),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_5_mubkb_DSP48_0
   (out,
    in,
    Q,
    p_reg_reg_0,
    ap_clk,
    \SRL_SIG_reg[2][19]_srl3 ,
    p_lshr_f_cast_loc_c_full_n,
    col_packets_cast_loc_full_n,
    p_reg_reg_1,
    ap_sync_reg_Block_Mat_exit212359_U0_ap_ready,
    Filter2D_U0_ap_start,
    ap_return_preg);
  output [19:0]out;
  output [19:0]in;
  input [19:0]Q;
  input [8:0]p_reg_reg_0;
  input ap_clk;
  input [1:0]\SRL_SIG_reg[2][19]_srl3 ;
  input p_lshr_f_cast_loc_c_full_n;
  input col_packets_cast_loc_full_n;
  input p_reg_reg_1;
  input ap_sync_reg_Block_Mat_exit212359_U0_ap_ready;
  input Filter2D_U0_ap_start;
  input [19:0]ap_return_preg;

  wire Filter2D_U0_ap_start;
  (* RTL_KEEP = "true" *) wire [19:0]Q;
  wire [1:0]\SRL_SIG_reg[2][19]_srl3 ;
  wire ap_clk;
  wire [19:0]ap_return_preg;
  wire ap_sync_reg_Block_Mat_exit212359_U0_ap_ready;
  wire col_packets_cast_loc_full_n;
  wire [19:0]in;
  (* RTL_KEEP = "true" *) wire [19:0]out;
  wire p_lshr_f_cast_loc_c_full_n;
  (* RTL_KEEP = "true" *) wire [8:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_i_1_n_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(out[0]),
        .I1(\SRL_SIG_reg[2][19]_srl3 [1]),
        .I2(ap_return_preg[0]),
        .O(in[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][10]_srl3_i_1 
       (.I0(out[10]),
        .I1(\SRL_SIG_reg[2][19]_srl3 [1]),
        .I2(ap_return_preg[10]),
        .O(in[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][11]_srl3_i_1 
       (.I0(out[11]),
        .I1(\SRL_SIG_reg[2][19]_srl3 [1]),
        .I2(ap_return_preg[11]),
        .O(in[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][12]_srl3_i_1 
       (.I0(out[12]),
        .I1(\SRL_SIG_reg[2][19]_srl3 [1]),
        .I2(ap_return_preg[12]),
        .O(in[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][13]_srl3_i_1 
       (.I0(out[13]),
        .I1(\SRL_SIG_reg[2][19]_srl3 [1]),
        .I2(ap_return_preg[13]),
        .O(in[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][14]_srl3_i_1 
       (.I0(out[14]),
        .I1(\SRL_SIG_reg[2][19]_srl3 [1]),
        .I2(ap_return_preg[14]),
        .O(in[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][15]_srl3_i_1 
       (.I0(out[15]),
        .I1(\SRL_SIG_reg[2][19]_srl3 [1]),
        .I2(ap_return_preg[15]),
        .O(in[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][16]_srl3_i_1 
       (.I0(out[16]),
        .I1(\SRL_SIG_reg[2][19]_srl3 [1]),
        .I2(ap_return_preg[16]),
        .O(in[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][17]_srl3_i_1 
       (.I0(out[17]),
        .I1(\SRL_SIG_reg[2][19]_srl3 [1]),
        .I2(ap_return_preg[17]),
        .O(in[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][18]_srl3_i_1 
       (.I0(out[18]),
        .I1(\SRL_SIG_reg[2][19]_srl3 [1]),
        .I2(ap_return_preg[18]),
        .O(in[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][19]_srl3_i_1 
       (.I0(out[19]),
        .I1(\SRL_SIG_reg[2][19]_srl3 [1]),
        .I2(ap_return_preg[19]),
        .O(in[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][1]_srl3_i_1 
       (.I0(out[1]),
        .I1(\SRL_SIG_reg[2][19]_srl3 [1]),
        .I2(ap_return_preg[1]),
        .O(in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][2]_srl3_i_1 
       (.I0(out[2]),
        .I1(\SRL_SIG_reg[2][19]_srl3 [1]),
        .I2(ap_return_preg[2]),
        .O(in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][3]_srl3_i_1 
       (.I0(out[3]),
        .I1(\SRL_SIG_reg[2][19]_srl3 [1]),
        .I2(ap_return_preg[3]),
        .O(in[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][4]_srl3_i_1 
       (.I0(out[4]),
        .I1(\SRL_SIG_reg[2][19]_srl3 [1]),
        .I2(ap_return_preg[4]),
        .O(in[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][5]_srl3_i_1 
       (.I0(out[5]),
        .I1(\SRL_SIG_reg[2][19]_srl3 [1]),
        .I2(ap_return_preg[5]),
        .O(in[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][6]_srl3_i_1 
       (.I0(out[6]),
        .I1(\SRL_SIG_reg[2][19]_srl3 [1]),
        .I2(ap_return_preg[6]),
        .O(in[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][7]_srl3_i_1 
       (.I0(out[7]),
        .I1(\SRL_SIG_reg[2][19]_srl3 [1]),
        .I2(ap_return_preg[7]),
        .O(in[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][8]_srl3_i_1 
       (.I0(out[8]),
        .I1(\SRL_SIG_reg[2][19]_srl3 [1]),
        .I2(ap_return_preg[8]),
        .O(in[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[2][9]_srl3_i_1 
       (.I0(out[9]),
        .I1(\SRL_SIG_reg[2][19]_srl3 [1]),
        .I2(ap_return_preg[9]),
        .O(in[9]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({Q[19],Q[19],Q[19],Q[19],Q[19],Q[19],Q[19],Q[19],Q[19],Q[19],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_reg_reg_i_1_n_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_reg_reg_i_1_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_reg_reg_i_1_n_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],out}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h555555D555555555)) 
    p_reg_reg_i_1
       (.I0(\SRL_SIG_reg[2][19]_srl3 [0]),
        .I1(p_lshr_f_cast_loc_c_full_n),
        .I2(col_packets_cast_loc_full_n),
        .I3(p_reg_reg_1),
        .I4(ap_sync_reg_Block_Mat_exit212359_U0_ap_ready),
        .I5(Filter2D_U0_ap_start),
        .O(p_reg_reg_i_1_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_5_mulbW
   (D,
    Q,
    p_reg_reg,
    ap_clk);
  output [19:0]D;
  input [10:0]Q;
  input [8:0]p_reg_reg;
  input ap_clk;

  wire [19:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire [8:0]p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_5_mulbW_DSP48_4 filter2D_hls_5_mulbW_DSP48_4_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter2D_hls_5_mulbW_DSP48_4
   (D,
    Q,
    p_reg_reg_0,
    ap_clk);
  output [19:0]D;
  input [10:0]Q;
  input [8:0]p_reg_reg_0;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [19:0]D;
  (* RTL_KEEP = "true" *) wire [10:0]Q;
  wire ap_clk;
  (* RTL_KEEP = "true" *) wire [8:0]p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
