#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ea06e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ea0360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x1ec5f90 .functor NOT 1, L_0x1eefe50, C4<0>, C4<0>, C4<0>;
L_0x1eefc30 .functor XOR 2, L_0x1eefaf0, L_0x1eefb90, C4<00>, C4<00>;
L_0x1eefd40 .functor XOR 2, L_0x1eefc30, L_0x1eefca0, C4<00>, C4<00>;
v0x1eed0c0_0 .net "Y2_dut", 0 0, L_0x1eeed60;  1 drivers
v0x1eed180_0 .net "Y2_ref", 0 0, L_0x1eb9b90;  1 drivers
v0x1eed220_0 .net "Y4_dut", 0 0, L_0x1eef880;  1 drivers
v0x1eed2f0_0 .net "Y4_ref", 0 0, L_0x1eee7a0;  1 drivers
v0x1eed3c0_0 .net *"_ivl_10", 1 0, L_0x1eefca0;  1 drivers
v0x1eed4b0_0 .net *"_ivl_12", 1 0, L_0x1eefd40;  1 drivers
v0x1eed550_0 .net *"_ivl_2", 1 0, L_0x1eefa50;  1 drivers
v0x1eed610_0 .net *"_ivl_4", 1 0, L_0x1eefaf0;  1 drivers
v0x1eed6f0_0 .net *"_ivl_6", 1 0, L_0x1eefb90;  1 drivers
v0x1eed7d0_0 .net *"_ivl_8", 1 0, L_0x1eefc30;  1 drivers
v0x1eed8b0_0 .var "clk", 0 0;
v0x1eed950_0 .var/2u "stats1", 223 0;
v0x1eeda10_0 .var/2u "strobe", 0 0;
v0x1eedad0_0 .net "tb_match", 0 0, L_0x1eefe50;  1 drivers
v0x1eedba0_0 .net "tb_mismatch", 0 0, L_0x1ec5f90;  1 drivers
v0x1eedc40_0 .net "w", 0 0, v0x1eeb7c0_0;  1 drivers
v0x1eedce0_0 .net "y", 6 1, v0x1eeb860_0;  1 drivers
L_0x1eefa50 .concat [ 1 1 0 0], L_0x1eee7a0, L_0x1eb9b90;
L_0x1eefaf0 .concat [ 1 1 0 0], L_0x1eee7a0, L_0x1eb9b90;
L_0x1eefb90 .concat [ 1 1 0 0], L_0x1eef880, L_0x1eeed60;
L_0x1eefca0 .concat [ 1 1 0 0], L_0x1eee7a0, L_0x1eb9b90;
L_0x1eefe50 .cmp/eeq 2, L_0x1eefa50, L_0x1eefd40;
S_0x1eb8ec0 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x1ea0360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x1ea4a50 .functor NOT 1, v0x1eeb7c0_0, C4<0>, C4<0>, C4<0>;
L_0x1eb9b90 .functor AND 1, L_0x1eedf00, L_0x1ea4a50, C4<1>, C4<1>;
L_0x1ec6000 .functor OR 1, L_0x1eee0f0, L_0x1eee190, C4<0>, C4<0>;
L_0x1eee3a0 .functor OR 1, L_0x1ec6000, L_0x1eee2d0, C4<0>, C4<0>;
L_0x1eee690 .functor OR 1, L_0x1eee3a0, L_0x1eee4e0, C4<0>, C4<0>;
L_0x1eee7a0 .functor AND 1, L_0x1eee690, v0x1eeb7c0_0, C4<1>, C4<1>;
v0x1ec6100_0 .net "Y2", 0 0, L_0x1eb9b90;  alias, 1 drivers
v0x1ec61a0_0 .net "Y4", 0 0, L_0x1eee7a0;  alias, 1 drivers
v0x1ea4b60_0 .net *"_ivl_1", 0 0, L_0x1eedf00;  1 drivers
v0x1ea4c30_0 .net *"_ivl_10", 0 0, L_0x1ec6000;  1 drivers
v0x1eea7d0_0 .net *"_ivl_13", 0 0, L_0x1eee2d0;  1 drivers
v0x1eea900_0 .net *"_ivl_14", 0 0, L_0x1eee3a0;  1 drivers
v0x1eea9e0_0 .net *"_ivl_17", 0 0, L_0x1eee4e0;  1 drivers
v0x1eeaac0_0 .net *"_ivl_18", 0 0, L_0x1eee690;  1 drivers
v0x1eeaba0_0 .net *"_ivl_2", 0 0, L_0x1ea4a50;  1 drivers
v0x1eead10_0 .net *"_ivl_7", 0 0, L_0x1eee0f0;  1 drivers
v0x1eeadf0_0 .net *"_ivl_9", 0 0, L_0x1eee190;  1 drivers
v0x1eeaed0_0 .net "w", 0 0, v0x1eeb7c0_0;  alias, 1 drivers
v0x1eeaf90_0 .net "y", 6 1, v0x1eeb860_0;  alias, 1 drivers
L_0x1eedf00 .part v0x1eeb860_0, 0, 1;
L_0x1eee0f0 .part v0x1eeb860_0, 1, 1;
L_0x1eee190 .part v0x1eeb860_0, 2, 1;
L_0x1eee2d0 .part v0x1eeb860_0, 4, 1;
L_0x1eee4e0 .part v0x1eeb860_0, 5, 1;
S_0x1eeb0f0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x1ea0360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x1eeb350_0 .net "clk", 0 0, v0x1eed8b0_0;  1 drivers
v0x1eeb430_0 .var/2s "errored1", 31 0;
v0x1eeb510_0 .var/2s "onehot_error", 31 0;
v0x1eeb5d0_0 .net "tb_match", 0 0, L_0x1eefe50;  alias, 1 drivers
v0x1eeb690_0 .var/2s "temp", 31 0;
v0x1eeb7c0_0 .var "w", 0 0;
v0x1eeb860_0 .var "y", 6 1;
E_0x1eb31b0/0 .event negedge, v0x1eeb350_0;
E_0x1eb31b0/1 .event posedge, v0x1eeb350_0;
E_0x1eb31b0 .event/or E_0x1eb31b0/0, E_0x1eb31b0/1;
S_0x1eeb960 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x1ea0360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x1eee990 .functor NOT 1, v0x1eeb7c0_0, C4<0>, C4<0>, C4<0>;
L_0x1eeea00 .functor AND 1, L_0x1eee8f0, L_0x1eee990, C4<1>, C4<1>;
L_0x1eeebb0 .functor NOT 1, v0x1eeb7c0_0, C4<0>, C4<0>, C4<0>;
L_0x1eeec20 .functor AND 1, L_0x1eeeb10, L_0x1eeebb0, C4<1>, C4<1>;
L_0x1eeed60 .functor OR 1, L_0x1eeea00, L_0x1eeec20, C4<0>, C4<0>;
L_0x1eeef60 .functor AND 1, L_0x1eeeec0, v0x1eeb7c0_0, C4<1>, C4<1>;
L_0x1eef240 .functor AND 1, L_0x1eef170, v0x1eeb7c0_0, C4<1>, C4<1>;
L_0x1eef300 .functor OR 1, L_0x1eeef60, L_0x1eef240, C4<0>, C4<0>;
L_0x1eef500 .functor AND 1, L_0x1eef460, v0x1eeb7c0_0, C4<1>, C4<1>;
L_0x1eef5c0 .functor OR 1, L_0x1eef300, L_0x1eef500, C4<0>, C4<0>;
L_0x1eef810 .functor AND 1, L_0x1eef730, v0x1eeb7c0_0, C4<1>, C4<1>;
L_0x1eef880 .functor OR 1, L_0x1eef5c0, L_0x1eef810, C4<0>, C4<0>;
v0x1eebc00_0 .net "Y2", 0 0, L_0x1eeed60;  alias, 1 drivers
v0x1eebcc0_0 .net "Y4", 0 0, L_0x1eef880;  alias, 1 drivers
v0x1eebd80_0 .net *"_ivl_1", 0 0, L_0x1eee8f0;  1 drivers
v0x1eebe70_0 .net *"_ivl_10", 0 0, L_0x1eeec20;  1 drivers
v0x1eebf50_0 .net *"_ivl_15", 0 0, L_0x1eeeec0;  1 drivers
v0x1eec080_0 .net *"_ivl_16", 0 0, L_0x1eeef60;  1 drivers
v0x1eec160_0 .net *"_ivl_19", 0 0, L_0x1eef170;  1 drivers
v0x1eec240_0 .net *"_ivl_2", 0 0, L_0x1eee990;  1 drivers
v0x1eec320_0 .net *"_ivl_20", 0 0, L_0x1eef240;  1 drivers
v0x1eec490_0 .net *"_ivl_22", 0 0, L_0x1eef300;  1 drivers
v0x1eec570_0 .net *"_ivl_25", 0 0, L_0x1eef460;  1 drivers
v0x1eec650_0 .net *"_ivl_26", 0 0, L_0x1eef500;  1 drivers
v0x1eec730_0 .net *"_ivl_28", 0 0, L_0x1eef5c0;  1 drivers
v0x1eec810_0 .net *"_ivl_31", 0 0, L_0x1eef730;  1 drivers
v0x1eec8f0_0 .net *"_ivl_32", 0 0, L_0x1eef810;  1 drivers
v0x1eec9d0_0 .net *"_ivl_4", 0 0, L_0x1eeea00;  1 drivers
v0x1eecab0_0 .net *"_ivl_7", 0 0, L_0x1eeeb10;  1 drivers
v0x1eecb90_0 .net *"_ivl_8", 0 0, L_0x1eeebb0;  1 drivers
v0x1eecc70_0 .net "w", 0 0, v0x1eeb7c0_0;  alias, 1 drivers
v0x1eecd10_0 .net "y", 6 1, v0x1eeb860_0;  alias, 1 drivers
L_0x1eee8f0 .part v0x1eeb860_0, 0, 1;
L_0x1eeeb10 .part v0x1eeb860_0, 3, 1;
L_0x1eeeec0 .part v0x1eeb860_0, 1, 1;
L_0x1eef170 .part v0x1eeb860_0, 2, 1;
L_0x1eef460 .part v0x1eeb860_0, 4, 1;
L_0x1eef730 .part v0x1eeb860_0, 5, 1;
S_0x1eecea0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1ea0360;
 .timescale -12 -12;
E_0x1eb2d00 .event anyedge, v0x1eeda10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1eeda10_0;
    %nor/r;
    %assign/vec4 v0x1eeda10_0, 0;
    %wait E_0x1eb2d00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1eeb0f0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1eeb430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1eeb510_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x1eeb0f0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1eb31b0;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1eeb860_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1eeb7c0_0, 0;
    %load/vec4 v0x1eeb5d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1eeb510_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1eeb510_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1eeb430_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1eb31b0;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x1eeb690_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x1eeb690_0;
    %parti/s 2, 5, 4;
    %load/vec4 v0x1eeb690_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x1eeb690_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x1eeb690_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x1eeb690_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v0x1eeb860_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1eeb7c0_0, 0;
    %load/vec4 v0x1eeb5d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1eeb430_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1eeb430_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1eeb510_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x1eeb430_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x1eeb510_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x1eeb430_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1ea0360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eed8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eeda10_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1ea0360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1eed8b0_0;
    %inv;
    %store/vec4 v0x1eed8b0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1ea0360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1eeb350_0, v0x1eedba0_0, v0x1eedce0_0, v0x1eedc40_0, v0x1eed180_0, v0x1eed0c0_0, v0x1eed2f0_0, v0x1eed220_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1ea0360;
T_6 ;
    %load/vec4 v0x1eed950_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1eed950_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1eed950_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1eed950_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1eed950_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1eed950_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_6.3 ;
    %load/vec4 v0x1eed950_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1eed950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1eed950_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1eed950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1ea0360;
T_7 ;
    %wait E_0x1eb31b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1eed950_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eed950_0, 4, 32;
    %load/vec4 v0x1eedad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1eed950_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eed950_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1eed950_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eed950_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1eed180_0;
    %load/vec4 v0x1eed180_0;
    %load/vec4 v0x1eed0c0_0;
    %xor;
    %load/vec4 v0x1eed180_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1eed950_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eed950_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1eed950_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eed950_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x1eed2f0_0;
    %load/vec4 v0x1eed2f0_0;
    %load/vec4 v0x1eed220_0;
    %xor;
    %load/vec4 v0x1eed2f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x1eed950_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eed950_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x1eed950_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eed950_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6c/m2014_q6c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/human/m2014_q6c/iter0/response2/top_module.sv";
