*******************************************
* Generated by SIwave_CPA (Version: 2023 R2)        *
*                                         *
* * ?1986-2023 ANSYS, Inc. All rights reserved. Unauthorized use, distribution, or duplication is prohibited. This product is subject to U.S. laws governing export and re-export.  For full Legal Notice, see documentation.
*******************************************************************************
  Jobname: 0002_CPA_Sim_3                       
*******************************************************************************
  Simulation started on: Thu Aug  3 14:30:57 2023
*******************************************

  * Parsing Channel data
  * Channel setup requires Rdc, Lac and CG extraction. These options are automatically enabled.

  * Parsing Parts and Components
  * Warning: Components with Spice models (non RL) connected to RefNet need to be extracted. The following components are going to be explicitly extracted.

        Component = 602433-081_C2B2
        Component = 602433-081_C3B10
        Component = A36096-108_C3L22
        Component = C83410-012_C3L15
        Component = C83410-012_C3L17
        Component = C83410-012_C3L18
        Component = C83410-012_C3L20
        Component = C83410-012_C3L24
        Component = C83410-012_C3L26
        Component = C83410-012_C3L28
        Component = C83410-012_C3L29
        Component = C97875-001_C3B11
        Component = C97875-001_C3B9
        Component = E16347-001_C2B12
        Component = E16347-001_C3B17


 ******* List of Components in the simulation *******

    E16347-001_C3B17 :: E16347-001
    C83410-012_C3L26 :: C83410-012
    E16347-001_C2B12 :: E16347-001
    602433-081_C2B2 :: 602433-081
    C97875-001_C3B9 :: C97875-001
    A36096-108_C3L22 :: A36096-108
    C83410-012_C3L29 :: C83410-012
    C83410-012_C3L17 :: C83410-012
    C83410-012_C3L20 :: C83410-012
    602433-081_C3B10 :: 602433-081
    C83410-012_C3L15 :: C83410-012
    C83410-012_C3L18 :: C83410-012
    C83410-012_C3L24 :: C83410-012
    C83410-012_C3L28 :: C83410-012
    IPD031-201_U2A5 :: IPD031-201
    C97875-001_C3B11 :: C97875-001
    XW_XW :: XW
 ******* EOF Components in the simulation *******


  Number of cores = 4

 
###### Number of PLOC connections to each domain for Die = IPD031-201_U2A5 #####
      Domain = GND  has 95 PLOC connections
      Domain = V1P0_S0  has 13 PLOC connections
 ######################################################


  * Pin groups defined on XW_XW are used for extraction
 

  * Net = V1P0_S0 Sink Comp = XW_XW
  * CPA dB setup done.

 Package EM extraction in progress ...

  * DC Extraction in progress ...

     Adaptive pass = 1  Element count = 28862
     Adaptive pass = 2  Element count = 36384
     Adaptive pass = 3  Element count = 45845
     Adaptive pass = 4  Element count = 57767
     Adaptive pass = 5  Element count = 72788
     DC Extraction memory usage: 130 MB.
     DC Extraction finished: 5 s

  Simulation progress ... 20% done

  * AC Extraction in progress ...

     CG Extraction memory usage: 573.887 MB
     RL Extraction memory usage: 3039 MB

  * Passivity check in progress ...

     The network is found to be passive. No violations detected ...
 
 * Model extraction finished.

  * Loop RLCG results are presented using GND as return path.

 * Generating the Spice deck

     Peak memory usage: 3612.89 MB.

   Simulation completed on: Thu Aug  3 14:31:42 2023

 Total time for simulation (DD:HH:MM:SS): 00:00:00:45

