`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan  8 2021 16:27:55 KST (Jan  8 2021 07:27:55 UTC)

module bias_add_MuxAdd2i1u2u2u1_1(in3, in2, ctrl1, out1);
  input [1:0] in3, in2;
  input ctrl1;
  output [1:0] out1;
  wire [1:0] in3, in2;
  wire ctrl1;
  wire [1:0] out1;
  wire inc_add_26_2_n_0, n_0, n_1, n_2;
  MXI2XL g31(.A (n_0), .B (in2[0]), .S0 (ctrl1), .Y (out1[0]));
  OAI2BB1X1 g32(.A0N (ctrl1), .A1N (n_2), .B0 (n_1), .Y (out1[1]));
  NAND2BX1 g33(.AN (ctrl1), .B (in3[1]), .Y (n_1));
  INVX1 g34(.A (in3[0]), .Y (n_0));
  MXI2XL inc_add_26_2_g13(.A (inc_add_26_2_n_0), .B (in2[1]), .S0
       (in2[0]), .Y (n_2));
  CLKINVX12 inc_add_26_2_g14(.A (in2[1]), .Y (inc_add_26_2_n_0));
endmodule


