Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed May  4 09:11:40 2022
| Host         : riscmakers.home running 64-bit CentOS Linux release 8.5.2111
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_sim_impl/cva6_sim.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.858ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_1/ADDRBWRADDR[6]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.366ns  (logic 4.263ns (34.475%)  route 8.103ns (65.525%))
  Logic Levels:           16  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 9.613 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21391, routed)       1.722    -0.970    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y52         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.962     0.447    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X89Y53         LUT3 (Prop_lut3_I0_O)        0.124     0.571 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.571    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X89Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.103 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.103    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X89Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.437 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[1]
                         net (fo=3, routed)           0.527     1.964    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][1]
    SLICE_X89Y48         LUT6 (Prop_lut6_I0_O)        0.303     2.267 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_65/O
                         net (fo=15, routed)          1.110     3.377    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][6]
    SLICE_X90Y46         LUT6 (Prop_lut6_I3_O)        0.124     3.501 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_1__7/O
                         net (fo=1, routed)           0.000     3.501    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_1__7_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     3.819 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__8/i__carry/CO[2]
                         net (fo=1, routed)           0.683     4.502    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o23_out
    SLICE_X88Y47         LUT4 (Prop_lut4_I3_O)        0.310     4.812 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.403     5.215    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X89Y47         LUT5 (Prop_lut5_I4_O)        0.124     5.339 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_8/O
                         net (fo=3, routed)           0.618     5.958    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_8_n_0
    SLICE_X86Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.082 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_3/O
                         net (fo=10, routed)          0.332     6.414    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X87Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.538 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/i___2_i_1/O
                         net (fo=112, routed)         0.703     7.240    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_2
    SLICE_X88Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.364 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][1]_i_1/O
                         net (fo=3, routed)           0.833     8.197    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][1]
    SLICE_X88Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.321 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/i___3_i_9/O
                         net (fo=1, routed)           0.000     8.321    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store_n_62
    SLICE_X88Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.853 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i___3_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.853    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i___3_i_3_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.010 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i___3_i_2/CO[1]
                         net (fo=11, routed)          0.593     9.603    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X90Y51         LUT2 (Prop_lut2_I0_O)        0.329     9.932 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/load_cache_hit_last_cycle_q_i_2/O
                         net (fo=5, routed)           0.697    10.629    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_7_10
    SLICE_X90Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.753 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_10_comp_1/O
                         net (fo=2, routed)           0.642    11.395    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_1_3[2]
    RAMB18_X4Y22         RAMB18E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21391, routed)       1.647     9.613    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB18_X4Y22         RAMB18E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.180    
                         clock uncertainty           -0.077    10.104    
    RAMB18_X4Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566     9.538    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_1
  -------------------------------------------------------------------
                         required time                          9.538    
                         arrival time                         -11.395    
  -------------------------------------------------------------------
                         slack                                 -1.858    

Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.690ns  (logic 4.015ns (70.574%)  route 1.674ns (29.426%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.869     7.129    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X113Y99        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.459     7.588 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.674     9.263    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    12.819 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    12.819    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -12.819    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             18.130ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.580ns (16.060%)  route 3.031ns (83.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 20.701 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21391, routed)       1.737    -0.955    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X89Y9          FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.499 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           2.430     1.931    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X97Y42         LUT2 (Prop_lut2_I0_O)        0.124     2.055 f  i_dm_top/i_dm_csrs/synch_regs_q[3]_i_1/O
                         net (fo=4, routed)           0.601     2.656    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X97Y42         FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21391, routed)       1.623    20.701    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X97Y42         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[0]/C
                         clock pessimism              0.567    21.268    
                         clock uncertainty           -0.077    21.191    
    SLICE_X97Y42         FDCE (Recov_fdce_C_CLR)     -0.405    20.786    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[0]
  -------------------------------------------------------------------
                         required time                         20.786    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                 18.130    




