
---------- Begin Simulation Statistics ----------
simSeconds                                   2.381498                       # Number of seconds simulated (Second)
simTicks                                 2381498207723                       # Number of ticks simulated (Tick)
finalTick                                2381498207723                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1019.10                       # Real time elapsed on the host (Second)
hostTickRate                               2336872441                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8681780                       # Number of bytes of host memory used (Byte)
simInsts                                    196716335                       # Number of instructions simulated (Count)
simOps                                      349350116                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   193030                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     342804                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        178616832                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.907992                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.101331                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       498135161                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                  1411132                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      455729132                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 713537                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            150196165                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         208265012                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved              370168                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           178049244                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.559568                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.748669                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  70554885     39.63%     39.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  17615074      9.89%     49.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  14784879      8.30%     57.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  13147660      7.38%     65.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  12390171      6.96%     72.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  11467144      6.44%     78.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  15796732      8.87%     87.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  10917068      6.13%     93.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  11375631      6.39%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             178049244                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 8305160     68.63%     68.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   1039      0.01%     68.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     68.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                 28421      0.23%     68.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     68.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     68.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     68.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     68.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     68.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     68.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     68.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     13      0.00%     68.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     68.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  14678      0.12%     68.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      1      0.00%     68.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    230      0.00%     68.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    33      0.00%     68.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     68.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     68.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     68.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   48      0.00%     68.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     68.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     68.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     68.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd             92630      0.77%     69.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     69.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     69.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt              2339      0.02%     69.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     69.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     69.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult           175817      1.45%     71.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     71.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     71.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt             1839      0.02%     71.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     71.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     71.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     71.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     71.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     71.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     71.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     71.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     71.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     71.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     71.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     71.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     71.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     71.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     71.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     71.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     71.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     71.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1565466     12.94%     84.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1214516     10.04%     94.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            627130      5.18%     99.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            72490      0.60%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      2656917      0.58%      0.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     309951511     68.01%     68.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       460474      0.10%     68.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       2656708      0.58%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     19318919      4.24%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1888      0.00%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7962      0.00%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      2313536      0.51%     74.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           11      0.00%     74.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        82639      0.02%     74.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       130538      0.03%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         4393      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     74.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd     11943805      2.62%     76.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp       148758      0.03%     76.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt      4607428      1.01%     77.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv         4471      0.00%     77.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult      7783111      1.71%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt      1138374      0.25%     79.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     79.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     79.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     79.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     47924218     10.52%     90.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     22422030      4.92%     95.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     20771261      4.56%     99.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1400180      0.31%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      455729132                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.551434                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            12101850                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.026555                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                942415096                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               513996339                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       370732504                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 159907799                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                135830192                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         75714920                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   384760256                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     80413809                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   4462445                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                          128432                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          567588                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       74277353                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      26328016                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      6773027                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      4000973                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         2768      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       2227366      3.93%      3.93% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      2405692      4.24%      8.17% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1475      0.00%      8.18% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     46164479     81.40%     89.57% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      5685234     10.02%     99.60% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.60% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       227810      0.40%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       56714824                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         2442      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       783339      3.85%      3.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       962393      4.72%      8.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          742      0.00%      8.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond     16320064     80.12%     88.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond      2282543     11.21%     99.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        18147      0.09%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      20369670                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          544      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return          138      0.01%      0.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        12393      0.72%      0.75% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          291      0.02%      0.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      1715669     99.05%     99.82% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         1203      0.07%     99.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1910      0.11%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      1732148                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          326      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1444026      3.97%      3.97% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1443298      3.97%      7.95% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          733      0.00%      7.95% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     29844415     82.11%     90.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      3402691      9.36%     99.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       209663      0.58%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     36345152                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          326      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return          121      0.01%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        11376      0.70%      0.72% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          267      0.02%      0.74% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      1618639     99.11%     99.85% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          700      0.04%     99.89% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.89% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1726      0.11%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      1633155                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     27380860     48.28%     48.28% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     26886927     47.41%     95.69% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      2227363      3.93%     99.61% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       219674      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     56714824                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       915644     54.74%     54.74% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       756623     45.24%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect          138      0.01%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          235      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      1672640                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          46167247                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     18835397                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           1732148                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          14830                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       932915                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        799233                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             56714824                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               930032                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                41244450                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.727225                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           21894                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          229285                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             219674                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             9611                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2768      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      2227366      3.93%      3.93% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      2405692      4.24%      8.17% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1475      0.00%      8.18% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     46164479     81.40%     89.57% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      5685234     10.02%     99.60% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.60% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       227810      0.40%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     56714824                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          365      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      2223551     14.37%     14.38% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        13124      0.08%     14.46% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1475      0.01%     14.47% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     13002248     84.05%     98.52% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1801      0.01%     98.53% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.53% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       227810      1.47%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      15470374                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        12393      1.33%      1.33% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      1.33% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       916436     98.54%     99.87% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         1203      0.13%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       930032                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        12393      1.33%      1.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      1.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       916436     98.54%     99.87% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         1203      0.13%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       930032                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2381498207723                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       229285                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       219674                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         9611                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         2201                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       231486                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              3190506                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                3190501                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes            1746474                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1444026                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1443905                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect               121                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts       150071431                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls         1040964                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1717034                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    158102689                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.209641                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.005670                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        79792927     50.47%     50.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        17199401     10.88%     61.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        10229755      6.47%     67.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        12453874      7.88%     75.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         3440671      2.18%     77.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         3184392      2.01%     79.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         3300732      2.09%     81.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         3166949      2.00%     83.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        25333988     16.02%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    158102689                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      693240                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               1444031                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1910104      0.55%      0.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    239139050     68.45%     69.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       411539      0.12%     69.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      2234824      0.64%     69.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     11134734      3.19%     72.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1824      0.00%     72.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         7124      0.00%     72.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      1565131      0.45%     73.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     73.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        79890      0.02%     73.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       129140      0.04%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     73.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         2285      0.00%     73.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     73.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     73.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd     10687270      3.06%     76.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp       148756      0.04%     76.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt      4179388      1.20%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv         4464      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult      7376928      2.11%     79.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt      1091612      0.31%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     37515639     10.74%     90.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     17428699      4.99%     95.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead     13089903      3.75%     99.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1211806      0.35%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    349350116                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      25333988                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            196716335                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              349350116                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      196716335                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        349350116                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.907992                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.101331                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           69246047                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           57914992                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         302603355                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         50605542                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        18640505                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      1910104      0.55%      0.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    239139050     68.45%     69.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       411539      0.12%     69.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv      2234824      0.64%     69.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     11134734      3.19%     72.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     72.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1824      0.00%     72.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     72.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     72.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     72.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         7124      0.00%     72.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      1565131      0.45%     73.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     73.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        79890      0.02%     73.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       129140      0.04%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     73.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         2285      0.00%     73.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     73.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd     10687270      3.06%     76.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp       148756      0.04%     76.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt      4179388      1.20%     77.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv         4464      0.00%     77.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult      7376928      2.11%     79.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt      1091612      0.31%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     37515639     10.74%     90.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     17428699      4.99%     95.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     13089903      3.75%     99.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      1211806      0.35%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    349350116                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     36345152                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     34690404                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      1654422                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     29844415                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      6500411                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      1444031                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      1444026                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                 37476700                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              63716106                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  63218412                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              11833309                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1804717                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             25216735                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 16923                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              525291959                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 98274                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           451266687                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         44184279                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        67476413                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       23486383                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.526451                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      228505930                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     138877065                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads       96709082                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites      70347932                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     455764753                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    275797318                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          90962796                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    182257768                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites         1026                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           29333964                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     142263355                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 3641480                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  980                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          8150                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                  40636991                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                190834                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          178049244                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.151466                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.487964                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 85377371     47.95%     47.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  6059438      3.40%     51.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  6946383      3.90%     55.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  5506048      3.09%     58.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  5246194      2.95%     61.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 10043301      5.64%     66.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  5563068      3.12%     70.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  6393479      3.59%     73.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 46913962     26.35%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            178049244                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             319273091                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.787475                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           56714824                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.317522                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     33956019                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1804717                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   24562600                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  4568852                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              499546293                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                31119                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 74277353                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                26328016                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                471349                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    591737                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  3518853                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          84335                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        1050108                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      1002708                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              2052816                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                447788262                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               446447424                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 322391405                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 541215909                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.499470                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.595680                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data          65886532                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total             65886532                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data         65886532                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total            65886532                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data        15773471                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total           15773471                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data       15773471                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total          15773471                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data 4223533595629                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total  4223533595629                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data 4223533595629                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total 4223533595629                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data      81660003                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total         81660003                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data     81660003                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total        81660003                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.193160                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.193160                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.193160                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.193160                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 267761.838572                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 267761.838572                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 267761.838572                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 267761.838572                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs         294751                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets          309                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs          46508                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets           88                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          6.337641                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets        3.511364                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks         2934351                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total              2934351                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data       8550730                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total          8550730                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data      8550730                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total         8550730                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data      7222741                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total        7222741                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data      7222741                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total       7222741                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data 1944462347168                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total 1944462347168                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data 1944462347168                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total 1944462347168                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.088449                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.088449                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.088449                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.088449                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 269213.910227                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 269213.910227                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 269213.910227                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 269213.910227                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                   7222831                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data       346463                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total       346463                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data          157                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total          157                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     47732140                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     47732140                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data       346620                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total       346620                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.000453                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.000453                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 304026.369427                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 304026.369427                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data          157                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total          157                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data  33558814342                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total  33558814342                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.000453                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.000453                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 213750409.821656                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 213750409.821656                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data       346620                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total       346620                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data       346620                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total       346620                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        48798527                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           48798527                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data      14561152                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total         14561152                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data 3911452944565                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total 3911452944565                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data     63359679                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total       63359679                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.229817                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.229817                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 268622.492545                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 268622.492545                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data      8548137                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total        8548137                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data      6013015                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total      6013015                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data 1648932069001                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total 1648932069001                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.094903                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.094903                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 274227.167070                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 274227.167070                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data       17088005                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total          17088005                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data      1212319                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total         1212319                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data 312080651064                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total 312080651064                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data     18300324                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total      18300324                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.066246                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.066246                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 257424.531880                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 257424.531880                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data         2593                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total          2593                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data      1209726                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total      1209726                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data 295530278167                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total 295530278167                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.066104                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.066104                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 244295.219055                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 244295.219055                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 2381498207723                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse               63.999683                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                73800920                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs               7222831                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 10.217728                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 853312                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    63.999683                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0               9                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              55                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses             171929381                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses            171929381                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2381498207723                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst          37934672                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total             37934672                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst         37934672                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total            37934672                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst         2702319                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total            2702319                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst        2702319                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total           2702319                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst 498483884258                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total  498483884258                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst 498483884258                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total 498483884258                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst      40636991                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total         40636991                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst     40636991                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total        40636991                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.066499                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.066499                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.066499                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.066499                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 184465.225704                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 184465.225704                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 184465.225704                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 184465.225704                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst         46815                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total            46815                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst        46815                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total           46815                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst      2655504                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total        2655504                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst      2655504                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total       2655504                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst 457475522826                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total 457475522826                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst 457475522826                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total 457475522826                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.065347                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.065347                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.065347                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.065347                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 172274.461958                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 172274.461958                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 172274.461958                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 172274.461958                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                   2655435                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst        37934672                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total           37934672                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst       2702319                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total          2702319                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst 498483884258                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total 498483884258                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst     40636991                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total       40636991                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.066499                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.066499                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 184465.225704                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 184465.225704                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst        46815                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total          46815                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst      2655504                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total      2655504                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst 457475522826                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total 457475522826                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.065347                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.065347                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 172274.461958                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 172274.461958                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 2381498207723                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.998995                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                40589755                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs               2655439                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 15.285516                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 346658                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    63.998995                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999984                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999984                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              18                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              41                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::3               5                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses              83929485                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses             83929485                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2381498207723                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     3646368                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                23671809                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                10187                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               84335                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                7687510                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                38604                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  33623                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           50605542                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.969141                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             8.428618                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               41352261     81.71%     81.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              4665405      9.22%     90.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              3006689      5.94%     96.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39              1278897      2.53%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               238684      0.47%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                55745      0.11%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 6764      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1011      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   81      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               93                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             50605542                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                67395388                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                23492924                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                   1146942                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     88530                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2381498207723                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                40638231                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      2121                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2381498207723                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2381498207723                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1804717                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 42403830                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                36564325                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          15094                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  69304255                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              27957023                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              515425779                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1114307                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               14630599                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                3692504                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                6397186                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           99635                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           809261412                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  1669241996                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                526352283                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                 144515335                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             564363484                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                244897919                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1113                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1101                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  53007306                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        632042568                       # The number of ROB reads (Count)
system.cpu.rob.writes                      1018826535                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                196716335                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  349350116                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  8887                       # Number of system calls (Count)
system.l2_bus.transDist::ReadResp             8668092                       # Transaction distribution (Count)
system.l2_bus.transDist::WritebackDirty       4191654                       # Transaction distribution (Count)
system.l2_bus.transDist::CleanEvict           9670902                       # Transaction distribution (Count)
system.l2_bus.transDist::UpgradeReq                 3                       # Transaction distribution (Count)
system.l2_bus.transDist::UpgradeResp                3                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExReq            1210306                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExResp           1210306                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadSharedReq        8668093                       # Transaction distribution (Count)
system.l2_bus.pktCount_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port     21668626                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port      7966438                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount::total                29635064                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktSize_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port    650063680                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port    169951936                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize::total                820015616                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.snoops                          3984295                       # Total snoops (Count)
system.l2_bus.snoopTraffic                   80467712                       # Total snoop traffic (Byte)
system.l2_bus.snoopFanout::samples           13863327                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::mean              0.011803                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::stdev             0.108010                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::0                 13699721     98.82%     98.82% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::1                   163587      1.18%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::2                       19      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::max_value                2                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::total             13863327                       # Request fanout histogram (Count)
system.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED 2381498207723                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_bus.reqLayer0.occupancy        302644549872                       # Layer occupancy (ticks) (Tick)
system.l2_bus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.l2_bus.respLayer0.occupancy       192709974313                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.l2_bus.respLayer1.occupancy        71033540806                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.l2_bus.snoop_filter.totRequests       19760733                       # Total number of requests made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleRequests      9881700                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiRequests          347                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_bus.snoop_filter.totSnoops           163255                       # Total number of snoops made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleSnoops       163236                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiSnoops           19                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_cache.demandHits::cpu.inst          2329684                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::cpu.data          3570759                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::total             5900443                       # number of demand (read+write) hits (Count)
system.l2_cache.overallHits::cpu.inst         2329684                       # number of overall hits (Count)
system.l2_cache.overallHits::cpu.data         3570759                       # number of overall hits (Count)
system.l2_cache.overallHits::total            5900443                       # number of overall hits (Count)
system.l2_cache.demandMisses::cpu.inst         325816                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::cpu.data        3652135                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::total           3977951                       # number of demand (read+write) misses (Count)
system.l2_cache.overallMisses::cpu.inst        325816                       # number of overall misses (Count)
system.l2_cache.overallMisses::cpu.data       3652135                       # number of overall misses (Count)
system.l2_cache.overallMisses::total          3977951                       # number of overall misses (Count)
system.l2_cache.demandMissLatency::cpu.inst 105821780956                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::cpu.data 1291283622746                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::total 1397105403702                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.inst 105821780956                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.data 1291283622746                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::total 1397105403702                       # number of overall miss ticks (Tick)
system.l2_cache.demandAccesses::cpu.inst      2655500                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::cpu.data      7222894                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::total         9878394                       # number of demand (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.inst      2655500                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.data      7222894                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::total        9878394                       # number of overall (read+write) accesses (Count)
system.l2_cache.demandMissRate::cpu.inst     0.122695                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::cpu.data     0.505633                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::total        0.402692                       # miss rate for demand accesses (Ratio)
system.l2_cache.overallMissRate::cpu.inst     0.122695                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::cpu.data     0.505633                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::total       0.402692                       # miss rate for overall accesses (Ratio)
system.l2_cache.demandAvgMissLatency::cpu.inst 324790.007108                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::cpu.data 353569.521046                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::total 351212.321042                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.inst 324790.007108                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.data 353569.521046                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::total 351212.321042                       # average overall miss latency ((Tick/Count))
system.l2_cache.blockedCycles::no_mshrs        139167                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCauses::no_mshrs         20761                       # number of times access was blocked (Count)
system.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2_cache.avgBlocked::no_mshrs         6.703290                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.writebacks::writebacks        1257303                       # number of writebacks (Count)
system.l2_cache.writebacks::total             1257303                       # number of writebacks (Count)
system.l2_cache.demandMshrHits::cpu.inst            3                       # number of demand (read+write) MSHR hits (Count)
system.l2_cache.demandMshrHits::total               3                       # number of demand (read+write) MSHR hits (Count)
system.l2_cache.overallMshrHits::cpu.inst            3                       # number of overall MSHR hits (Count)
system.l2_cache.overallMshrHits::total              3                       # number of overall MSHR hits (Count)
system.l2_cache.demandMshrMisses::cpu.inst       325813                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::cpu.data      3652135                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::total       3977948                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.inst       325813                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.data      3652135                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::total      3977948                       # number of overall MSHR misses (Count)
system.l2_cache.demandMshrMissLatency::cpu.inst 101477142908                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::cpu.data 1242589706791                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::total 1344066849699                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.inst 101477142908                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.data 1242589706791                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::total 1344066849699                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissRate::cpu.inst     0.122694                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::cpu.data     0.505633                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::total     0.402692                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.inst     0.122694                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.data     0.505633                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::total     0.402692                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.demandAvgMshrMissLatency::cpu.inst 311458.238032                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::cpu.data 340236.521046                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::total 337879.441787                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.inst 311458.238032                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.data 340236.521046                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::total 337879.441787                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.replacements                  3984290                       # number of replacements (Count)
system.l2_cache.CleanEvict.mshrMisses::writebacks       156325                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMisses::total       156325                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.ReadExReq.hits::cpu.data       662239                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.hits::total          662239                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.misses::cpu.data       548066                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.misses::total        548066                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.missLatency::cpu.data 178478284595                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.missLatency::total 178478284595                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.accesses::cpu.data      1210305                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.accesses::total      1210305                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.missRate::cpu.data     0.452833                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.missRate::total     0.452833                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMissLatency::cpu.data 325651.079605                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMissLatency::total 325651.079605                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.mshrMisses::cpu.data       548066                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMisses::total       548066                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMissLatency::cpu.data 171170920617                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissLatency::total 171170920617                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissRate::cpu.data     0.452833                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.mshrMissRate::total     0.452833                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMshrMissLatency::cpu.data 312318.079605                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMshrMissLatency::total 312318.079605                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.hits::cpu.inst      2329684                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::cpu.data      2908520                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::total      5238204                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.misses::cpu.inst       325816                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::cpu.data      3104069                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::total      3429885                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.missLatency::cpu.inst 105821780956                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::cpu.data 1112805338151                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::total 1218627119107                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.accesses::cpu.inst      2655500                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::cpu.data      6012589                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::total      8668089                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.missRate::cpu.inst     0.122695                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::cpu.data     0.516262                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::total     0.395691                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.inst 324790.007108                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.data 358498.905195                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::total 355296.786658                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.mshrHits::cpu.inst            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2_cache.ReadSharedReq.mshrHits::total            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2_cache.ReadSharedReq.mshrMisses::cpu.inst       325813                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::cpu.data      3104069                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::total      3429882                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.inst 101477142908                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.data 1071418786174                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::total 1172895929082                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.inst     0.122694                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.data     0.516262                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::total     0.395691                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 311458.238032                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.data 345165.905195                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::total 341963.930270                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.UpgradeReq.hits::cpu.data            2                       # number of UpgradeReq hits (Count)
system.l2_cache.UpgradeReq.hits::total              2                       # number of UpgradeReq hits (Count)
system.l2_cache.UpgradeReq.misses::cpu.data            1                       # number of UpgradeReq misses (Count)
system.l2_cache.UpgradeReq.misses::total            1                       # number of UpgradeReq misses (Count)
system.l2_cache.UpgradeReq.accesses::cpu.data            3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2_cache.UpgradeReq.accesses::total            3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2_cache.UpgradeReq.missRate::cpu.data     0.333333                       # miss rate for UpgradeReq accesses (Ratio)
system.l2_cache.UpgradeReq.missRate::total     0.333333                       # miss rate for UpgradeReq accesses (Ratio)
system.l2_cache.UpgradeReq.mshrMisses::cpu.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2_cache.UpgradeReq.mshrMisses::total            1                       # number of UpgradeReq MSHR misses (Count)
system.l2_cache.UpgradeReq.mshrMissLatency::cpu.data       239994                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2_cache.UpgradeReq.mshrMissLatency::total       239994                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2_cache.UpgradeReq.mshrMissRate::cpu.data     0.333333                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2_cache.UpgradeReq.mshrMissRate::total     0.333333                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2_cache.UpgradeReq.avgMshrMissLatency::cpu.data       239994                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2_cache.UpgradeReq.avgMshrMissLatency::total       239994                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2_cache.WritebackDirty.hits::writebacks      2934351                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.hits::total      2934351                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.accesses::writebacks      2934351                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.WritebackDirty.accesses::total      2934351                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2381498207723                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_cache.tags.tagsInUse             511.984286                       # Average ticks per tags in use ((Tick/Count))
system.l2_cache.tags.totalRefs               19596305                       # Total number of references to valid blocks. (Count)
system.l2_cache.tags.sampledRefs              3984290                       # Sample count of references to valid blocks. (Count)
system.l2_cache.tags.avgRefs                 4.918393                       # Average number of references to valid blocks. ((Count/Count))
system.l2_cache.tags.warmupTick                319992                       # The tick when the warmup percentage was hit. (Tick)
system.l2_cache.tags.occupancies::writebacks     6.155287                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.inst    51.489977                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.data   454.339023                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.avgOccs::writebacks     0.012022                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.inst       0.100566                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.data       0.887381                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::total          0.999969                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2_cache.tags.ageTaskId_1024::0              7                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::1            224                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::2            272                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::3              9                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2_cache.tags.tagAccesses            162036906                       # Number of tag accesses (Count)
system.l2_cache.tags.dataAccesses           162036906                       # Number of data accesses (Count)
system.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2381498207723                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples   1255924.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples    325813.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   3590275.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.015737307812                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         69886                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         69886                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              9660905                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             1188353                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      3977948                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1257303                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    3977948                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1257303                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   61860                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   1379                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.54                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                3977948                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1257303                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  3077095                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   620461                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   190005                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    22031                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     3990                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     1730                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                      632                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                      144                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   65294                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   68296                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   71497                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   71260                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   70397                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   69995                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   69909                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   69916                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   69909                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   69912                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   69912                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   69919                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   69906                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   69905                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   69899                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   69895                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   69887                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   69887                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     270                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        69886                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       56.035000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      44.262409                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      51.098278                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127          66175     94.69%     94.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255         3049      4.36%     99.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383          505      0.72%     99.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511          135      0.19%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639            3      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-767            1      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-895            3      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-1023            2      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1151            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1407            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1408-1535            3      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1663            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1792-1919            4      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2176-2303            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-2687            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          69886                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        69886                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.970624                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.962890                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.517432                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              2878      4.12%      4.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              1692      2.42%      6.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             59989     85.84%     92.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19              5274      7.55%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                41      0.06%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 9      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          69886                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  3959040                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                254588672                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              80467392                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               106902735.08264260                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               33788558.70604940                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   2381498021061                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      454896.63                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     20852032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    229777600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     80377280                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 8755846.186395859346                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 96484473.200462818146                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 33750720.340390428901                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst       325813                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      3652135                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      1257303                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  10343608862                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 128747333609                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 56129800763169                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     31747.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     35252.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  44643018.24                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     20852032                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    233736640                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       254588672                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     20852032                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     20852032                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     80467392                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     80467392                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        325813                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       3652135                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          3977948                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      1257303                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1257303                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         8755846                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        98146889                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          106902735                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      8755846                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        8755846                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     33788559                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          33788559                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     33788559                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        8755846                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       98146889                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         140691294                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               3916088                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1255895                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        221399                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        148745                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        317823                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        396866                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        138532                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        193587                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        163934                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        213813                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        361543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        269503                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       276301                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       246187                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       241823                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       186568                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       255701                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       283763                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        102158                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         71730                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         59580                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         58828                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         59228                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         71013                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         72452                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         73834                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8        108055                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         71073                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        69611                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        67598                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        68068                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        67394                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        84781                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       150492                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              65664292471                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            19580440000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        139090942471                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 16767.83                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            35517.83                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              1565285                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              593747                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             39.97                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            47.28                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      3012946                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   109.861421                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    87.567730                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   119.795643                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      2100498     69.72%     69.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       692319     22.98%     92.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       116587      3.87%     96.56% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        41252      1.37%     97.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        19122      0.63%     98.57% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        10710      0.36%     98.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         7083      0.24%     99.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         6072      0.20%     99.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        19303      0.64%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      3012946                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          250629632                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        80377280                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               105.240319                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                33.750720                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.09                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.82                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.26                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                41.74                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2381498207723                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       9669359280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       5139378750                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     12814150860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2969256060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 187993175760.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 711980429610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 314932845120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   1245498595440                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    522.989516                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 812038316479                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  79523340000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 1489936551244                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      11843110860                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       6294751320                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     15146717460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     3586515840                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 187993175760.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 710725498230                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 315989629440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   1251579398910                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    525.542868                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 814757307521                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  79523340000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 1487217560202                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2381498207723                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3429881                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1257303                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           2720125                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             548066                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            548066                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3429882                       # Transaction distribution (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::system.mem_ctrl.port     11933324                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::total     11933324                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                11933324                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2_cache.mem_side_port::system.mem_ctrl.port    335056000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2_cache.mem_side_port::total    335056000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                335056000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3977949                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3977949    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3977949                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2381498207723                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        173123526192                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       268420777267                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        7955377                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      3977431                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.888724                       # Number of seconds simulated (Second)
simTicks                                 888723888014                       # Number of ticks simulated (Tick)
finalTick                                3270222095737                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    387.36                       # Real time elapsed on the host (Second)
hostTickRate                               2294314492                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8682804                       # Number of bytes of host memory used (Byte)
simInsts                                    261243746                       # Number of instructions simulated (Count)
simOps                                      458415064                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   674422                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1183436                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         66655958                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.032987                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.968067                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       177895711                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   696356                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      158531211                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 247471                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             69527109                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          93658171                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved              184322                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            66382854                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.388135                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.726283                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  28009923     42.19%     42.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   6749020     10.17%     52.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   5684186      8.56%     60.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   5218978      7.86%     68.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   4393350      6.62%     75.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   3808180      5.74%     81.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   4487562      6.76%     87.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   3036027      4.57%     92.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   4995628      7.53%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              66382854                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1301832     41.84%     41.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                    523      0.02%     41.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     41.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                 12916      0.42%     42.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     42.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     42.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     42.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     42.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     42.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     42.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     42.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     42.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     42.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                   2560      0.08%     42.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd             42745      1.37%     43.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     43.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     43.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt              1194      0.04%     43.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     43.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     43.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult            78163      2.51%     46.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     46.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     46.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt              516      0.02%     46.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     46.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     46.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     46.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     46.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     46.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     46.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     46.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     46.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     46.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     46.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     46.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     46.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     46.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     46.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     46.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 728131     23.40%     69.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                578407     18.59%     88.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            327930     10.54%     98.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            36833      1.18%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       960151      0.61%      0.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      97616718     61.58%     62.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       175105      0.11%     62.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        675906      0.43%     62.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      9594184      6.05%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      1016651      0.64%     69.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     69.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           46      0.00%     69.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         8254      0.01%     69.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     69.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     69.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     69.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     69.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd      5951895      3.75%     73.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp        74378      0.05%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt      2300651      1.45%     74.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv         2232      0.00%     74.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     74.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult      3891693      2.45%     77.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt       569491      0.36%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     15767583      9.95%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      9021248      5.69%     93.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     10256549      6.47%     99.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       648476      0.41%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      158531211                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.378350                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             3111750                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.019629                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                307885795                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               180777129                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       116881478                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  78918696                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 67381668                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         37415776                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   120994839                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     39687971                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   1953217                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           62940                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          273104                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       28759254                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      10853229                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      3321178                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1973108                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        927831      4.91%      4.91% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1007679      5.33%     10.25% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect           68      0.00%     10.25% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     15001283     79.41%     89.65% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      1941811     10.28%     99.93% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.93% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        13298      0.07%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       18891970                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       386614      4.28%      4.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       466514      5.17%      9.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           17      0.00%      9.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      7128707     78.93%     88.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond      1045271     11.57%     99.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         4048      0.04%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       9031171                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            9      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect         5463      0.74%      0.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           12      0.00%      0.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       730631     99.23%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          121      0.02%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           77      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       736313                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       541217      5.49%      5.49% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       541166      5.49%     10.98% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           51      0.00%     10.98% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      7872575     79.84%     90.81% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       896540      9.09%     99.91% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.91% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         9250      0.09%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      9860799                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            9      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect         5216      0.76%      0.76% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           12      0.00%      0.76% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       683845     99.22%     99.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           81      0.01%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           71      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       689234                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      9675814     51.22%     51.22% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      8275360     43.80%     95.02% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       927831      4.91%     99.93% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        12965      0.07%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     18891970                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       389076     53.74%     53.74% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       334932     46.26%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            9      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           20      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       724037                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          15001283                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      5341848                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            736313                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           5895                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       396634                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        339679                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             18891970                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               396536                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                13885751                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.735008                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            8802                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           13366                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              12965                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              401                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       927831      4.91%      4.91% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1007679      5.33%     10.25% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect           68      0.00%     10.25% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     15001283     79.41%     89.65% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      1941811     10.28%     99.93% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.93% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        13298      0.07%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     18891970                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       925910     18.50%     18.50% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         5404      0.11%     18.60% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect           68      0.00%     18.60% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      4061386     81.13%     99.73% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          153      0.00%     99.73% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.73% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        13298      0.27%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       5006219                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect         5463      1.38%      1.38% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      1.38% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       390952     98.59%     99.97% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          121      0.03%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       396536                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect         5463      1.38%      1.38% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      1.38% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       390952     98.59%     99.97% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          121      0.03%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       396536                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 888723888014                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        13366                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        12965                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          401                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           89                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        13455                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1394361                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1394362                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             853145                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 541217                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              541208                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 9                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        69481428                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          512034                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            729930                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     57178495                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.907447                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.898110                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        32303147     56.50%     56.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         6057387     10.59%     67.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         3204219      5.60%     72.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3785477      6.62%     79.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          948838      1.66%     80.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          972832      1.70%     82.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          928016      1.62%     84.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          813548      1.42%     85.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         8165031     14.28%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     57178495                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      341342                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                541217                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       608188      0.56%      0.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     65311502     59.88%     60.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       150778      0.14%     60.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       515784      0.47%     61.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      5514438      5.06%     66.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     66.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     66.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       644628      0.59%     66.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     66.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           44      0.00%     66.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         8209      0.01%     66.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     66.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     66.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     66.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     66.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     66.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd      5327249      4.88%     71.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp        74378      0.07%     71.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt      2089690      1.92%     73.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv         2230      0.00%     73.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult      3688464      3.38%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt       545806      0.50%     77.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     77.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     77.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     77.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     10989191     10.08%     87.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      6575761      6.03%     93.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      6453396      5.92%     99.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       565212      0.52%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    109064948                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       8165031                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             64527411                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              109064948                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       64527411                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        109064948                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.032987                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.968067                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           24583560                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           28513842                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          86486870                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         17442587                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         7140973                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       608188      0.56%      0.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     65311502     59.88%     60.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       150778      0.14%     60.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       515784      0.47%     61.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd      5514438      5.06%     66.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     66.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     66.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     66.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     66.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     66.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     66.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     66.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     66.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     66.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       644628      0.59%     66.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     66.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt           44      0.00%     66.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         8209      0.01%     66.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     66.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     66.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     66.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     66.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     66.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     66.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     66.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd      5327249      4.88%     71.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp        74378      0.07%     71.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt      2089690      1.92%     73.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv         2230      0.00%     73.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult      3688464      3.38%     76.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt       545806      0.50%     77.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     77.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     77.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     77.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     77.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     10989191     10.08%     87.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      6575761      6.03%     93.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      6453396      5.92%     99.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       565212      0.52%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    109064948                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      9860799                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      9310281                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       550518                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      7872575                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      1988224                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       541217                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       541217                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                  9536930                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              30243149                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  20326348                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               5505763                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 770664                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              7560232                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  7124                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              189858965                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 42359                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           156577988                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         13394163                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        25469718                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        9508957                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.349047                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       69277153                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      41939740                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads       47774340                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites      34814612                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     143569885                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     86503621                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          34978675                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     63468695                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            9216156                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      57622280                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1554690                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  289                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2220                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                  15286693                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 57111                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           66382854                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.113500                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.487025                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 32547715     49.03%     49.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1731080      2.61%     51.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2815933      4.24%     55.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1758328      2.65%     58.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2174227      3.28%     61.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  3893739      5.87%     67.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1699542      2.56%     70.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  2416101      3.64%     73.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 17346189     26.13%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             66382854                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             122200163                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.833297                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           18891970                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.283425                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      7980720                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    770664                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   11543420                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  2145245                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              178592067                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                15352                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 28759254                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                10853229                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                232252                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    294356                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  1630031                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          39739                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         462885                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       430729                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               893614                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                154891581                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               154297254                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 108424300                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 187111880                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.314831                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.579462                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data          23230205                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total             23230205                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data         23230205                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total            23230205                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data         7280651                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total            7280651                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data        7280651                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total           7280651                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data 1988775719335                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total  1988775719335                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data 1988775719335                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total 1988775719335                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data      30510856                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total         30510856                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data     30510856                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total        30510856                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.238625                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.238625                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.238625                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.238625                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 273159.051208                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 273159.051208                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 273159.051208                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 273159.051208                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs         144251                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs          22805                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          6.325411                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks         1385388                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total              1385388                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data       3954703                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total          3954703                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data      3954703                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total         3954703                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data      3325948                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total        3325948                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data      3325948                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total       3325948                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data 914502750164                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total 914502750164                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data 914502750164                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total 914502750164                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.109009                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.109009                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.109009                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.109009                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 274960.026484                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 274960.026484                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 274960.026484                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 274960.026484                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                   3325965                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data       170653                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total       170653                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           18                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           18                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      5186537                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      5186537                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data       170671                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total       170671                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.000105                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.000105                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 288140.944444                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 288140.944444                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           18                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           18                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data  16533106662                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total  16533106662                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.000105                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.000105                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 918505925.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 918505925.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data       170671                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total       170671                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data       170671                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total       170671                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        16810166                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           16810166                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data       6727177                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total          6727177                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data 1847412866857                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total 1847412866857                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data     23537343                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total       23537343                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.285809                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.285809                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 274619.333913                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 274619.333913                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data      3953589                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total        3953589                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data      2773588                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total      2773588                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data 780692162208                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total 780692162208                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.117838                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.117838                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 281473.730853                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 281473.730853                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data        6420039                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total           6420039                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data       553474                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total          553474                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data 141362852478                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total 141362852478                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data      6973513                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total       6973513                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.079368                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.079368                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 255410.105042                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 255410.105042                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data         1114                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total          1114                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data       552360                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total       552360                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data 133810587956                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total 133810587956                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.079208                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.079208                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 242252.494670                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 242252.494670                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 888723888014                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                26897751                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs               3325965                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                  8.087202                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              12                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              52                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses              65030361                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses             65030361                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 888723888014                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst          14767552                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total             14767552                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst         14767552                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total            14767552                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst          519141                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total             519141                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst         519141                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total            519141                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst 116263773333                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total  116263773333                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst 116263773333                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total 116263773333                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst      15286693                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total         15286693                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst     15286693                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total        15286693                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.033960                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.033960                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.033960                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.033960                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 223954.134489                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 223954.134489                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 223954.134489                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 223954.134489                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst         12775                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total            12775                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst        12775                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total           12775                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst       506366                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total         506366                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst       506366                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total        506366                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst 107412887944                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total 107412887944                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst 107412887944                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total 107412887944                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.033125                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.033125                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.033125                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.033125                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 212125.000383                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 212125.000383                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 212125.000383                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 212125.000383                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                    506366                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst        14767552                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total           14767552                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst        519141                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total           519141                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst 116263773333                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total 116263773333                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst     15286693                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total       15286693                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.033960                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.033960                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 223954.134489                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 223954.134489                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst        12775                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total          12775                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst       506366                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total       506366                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst 107412887944                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total 107412887944                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.033125                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.033125                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 212125.000383                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 212125.000383                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 888723888014                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                15273811                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                506366                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 30.163579                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              23                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              35                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::3               6                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses              31079752                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses             31079752                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 888723888014                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     1701166                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                11316666                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 5032                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               39739                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                3712253                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                19597                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  16416                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           17442587                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              7.212060                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             9.577864                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               13262521     76.04%     76.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              2008750     11.52%     87.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              1395792      8.00%     95.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               625826      3.59%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               118181      0.68%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                27468      0.16%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 3437      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  569      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   36      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               97                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             17442587                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                25429726                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 9512168                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    570842                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     24536                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 888723888014                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                15287087                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       573                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 888723888014                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 888723888014                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 770664                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 11783125                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                17344348                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              8                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  23220171                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              13264538                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              185539491                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                522606                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                7052235                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1727403                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                3020695                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           49883                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           269667083                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   576697807                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                173025226                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  71635685                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             159955223                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                109711848                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       2                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   2                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  24795391                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        227502965                       # The number of ROB reads (Count)
system.cpu.rob.writes                       366313846                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 64527411                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  109064948                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  4375                       # Number of system calls (Count)
system.l2_bus.transDist::ReadResp             3279759                       # Transaction distribution (Count)
system.l2_bus.transDist::WritebackDirty       1979892                       # Transaction distribution (Count)
system.l2_bus.transDist::CleanEvict           3771086                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExReq             552572                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExResp            552572                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadSharedReq        3279759                       # Transaction distribution (Count)
system.l2_bus.pktCount_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port      9977895                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port      1519098                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount::total                11496993                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktSize_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port    301526592                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port     32407424                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize::total                333934016                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.snoops                          1918647                       # Total snoops (Count)
system.l2_bus.snoopTraffic                   38048256                       # Total snoop traffic (Byte)
system.l2_bus.snoopFanout::samples            5751309                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::mean              0.014120                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::stdev             0.117985                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::0                  5670102     98.59%     98.59% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::1                    81207      1.41%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::total              5751309                       # Request fanout histogram (Count)
system.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED 888723888014                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_bus.reqLayer0.occupancy        120716406792                       # Layer occupancy (ticks) (Tick)
system.l2_bus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.l2_bus.respLayer0.occupancy        88726792362                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.l2_bus.respLayer1.occupancy        13605252172                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.l2_bus.snoop_filter.totRequests        7666680                       # Total number of requests made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleRequests      3834017                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiRequests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_bus.snoop_filter.totSnoops            81184                       # Total number of snoops made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleSnoops        81184                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_cache.demandHits::cpu.inst           347379                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::cpu.data          1569948                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::total             1917327                       # number of demand (read+write) hits (Count)
system.l2_cache.overallHits::cpu.inst          347379                       # number of overall hits (Count)
system.l2_cache.overallHits::cpu.data         1569948                       # number of overall hits (Count)
system.l2_cache.overallHits::total            1917327                       # number of overall hits (Count)
system.l2_cache.demandMisses::cpu.inst         158987                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::cpu.data        1756017                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::total           1915004                       # number of demand (read+write) misses (Count)
system.l2_cache.overallMisses::cpu.inst        158987                       # number of overall misses (Count)
system.l2_cache.overallMisses::cpu.data       1756017                       # number of overall misses (Count)
system.l2_cache.overallMisses::total          1915004                       # number of overall misses (Count)
system.l2_cache.demandMissLatency::cpu.inst  51630149168                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::cpu.data 622426385049                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::total 674056534217                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.inst  51630149168                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.data 622426385049                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::total 674056534217                       # number of overall miss ticks (Tick)
system.l2_cache.demandAccesses::cpu.inst       506366                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::cpu.data      3325965                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::total         3832331                       # number of demand (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.inst       506366                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.data      3325965                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::total        3832331                       # number of overall (read+write) accesses (Count)
system.l2_cache.demandMissRate::cpu.inst     0.313976                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::cpu.data     0.527972                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::total        0.499697                       # miss rate for demand accesses (Ratio)
system.l2_cache.overallMissRate::cpu.inst     0.313976                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::cpu.data     0.527972                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::total       0.499697                       # miss rate for overall accesses (Ratio)
system.l2_cache.demandAvgMissLatency::cpu.inst 324744.470730                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::cpu.data 354453.507596                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::total 351987.011107                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.inst 324744.470730                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.data 354453.507596                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::total 351987.011107                       # average overall miss latency ((Tick/Count))
system.l2_cache.blockedCycles::no_mshrs         68948                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCauses::no_mshrs         10131                       # number of times access was blocked (Count)
system.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2_cache.avgBlocked::no_mshrs         6.805646                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.writebacks::writebacks         594504                       # number of writebacks (Count)
system.l2_cache.writebacks::total              594504                       # number of writebacks (Count)
system.l2_cache.demandMshrMisses::cpu.inst       158987                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::cpu.data      1756017                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::total       1915004                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.inst       158987                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.data      1756017                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::total      1915004                       # number of overall MSHR misses (Count)
system.l2_cache.demandMshrMissLatency::cpu.inst  49510375497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::cpu.data 599013410388                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::total 648523785885                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.inst  49510375497                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.data 599013410388                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::total 648523785885                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissRate::cpu.inst     0.313976                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::cpu.data     0.527972                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::total     0.499697                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.inst     0.313976                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.data     0.527972                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::total     0.499697                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.demandAvgMshrMissLatency::cpu.inst 311411.470730                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::cpu.data 341120.507596                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::total 338654.011107                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.inst 311411.470730                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.data 341120.507596                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::total 338654.011107                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.replacements                  1918647                       # number of replacements (Count)
system.l2_cache.CleanEvict.mshrMisses::writebacks        77538                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMisses::total        77538                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.ReadExReq.hits::cpu.data       307627                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.hits::total          307627                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.misses::cpu.data       244945                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.misses::total        244945                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.missLatency::cpu.data  79803018206                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.missLatency::total  79803018206                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.accesses::cpu.data       552572                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.accesses::total       552572                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.missRate::cpu.data     0.443282                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.missRate::total     0.443282                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMissLatency::cpu.data 325799.743640                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMissLatency::total 325799.743640                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.mshrMisses::cpu.data       244945                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMisses::total       244945                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMissLatency::cpu.data  76537166521                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissLatency::total  76537166521                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissRate::cpu.data     0.443282                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.mshrMissRate::total     0.443282                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMshrMissLatency::cpu.data 312466.743640                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMshrMissLatency::total 312466.743640                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.hits::cpu.inst       347379                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::cpu.data      1262321                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::total      1609700                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.misses::cpu.inst       158987                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::cpu.data      1511072                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::total      1670059                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.missLatency::cpu.inst  51630149168                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::cpu.data 542623366843                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::total 594253516011                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.accesses::cpu.inst       506366                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::cpu.data      2773393                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::total      3279759                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.missRate::cpu.inst     0.313976                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::cpu.data     0.544846                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::total     0.509202                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.inst 324744.470730                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.data 359098.287072                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::total 355827.857585                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.mshrMisses::cpu.inst       158987                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::cpu.data      1511072                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::total      1670059                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.inst  49510375497                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.data 522476243867                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::total 571986619364                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.inst     0.313976                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.data     0.544846                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::total     0.509202                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 311411.470730                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.data 345765.287072                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::total 342494.857585                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.WritebackDirty.hits::writebacks      1385388                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.hits::total      1385388                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.accesses::writebacks      1385388                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.WritebackDirty.accesses::total      1385388                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED 888723888014                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_cache.tags.tagsInUse                    512                       # Average ticks per tags in use ((Tick/Count))
system.l2_cache.tags.totalRefs                7587162                       # Total number of references to valid blocks. (Count)
system.l2_cache.tags.sampledRefs              1918647                       # Sample count of references to valid blocks. (Count)
system.l2_cache.tags.avgRefs                 3.954434                       # Average number of references to valid blocks. ((Count/Count))
system.l2_cache.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.l2_cache.tags.occupancies::writebacks     7.801135                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.inst    47.838947                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.data   456.359918                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.avgOccs::writebacks     0.015237                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.inst       0.093435                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.data       0.891328                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::total                 1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2_cache.tags.ageTaskId_1024::0             22                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::1            254                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::2            226                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::3             10                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2_cache.tags.tagAccesses             63235767                       # Number of tag accesses (Count)
system.l2_cache.tags.dataAccesses            63235767                       # Number of data accesses (Count)
system.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 888723888014                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    593809.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples    158986.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   1724183.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.007469739086                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         33043                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         33043                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              4569619                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              561875                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1915003                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      594504                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1915003                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    594504                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   31834                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                    695                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.18                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.55                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1915003                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                594504                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1467570                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   307346                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    94299                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    10732                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     1924                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                      866                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                      350                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                       82                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   30769                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   32287                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   33871                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   33716                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   33290                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   33090                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   33055                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   33055                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   33059                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   33055                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   33055                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   33053                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   33055                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   33053                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   33050                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   33048                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   33046                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   33045                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     136                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      16                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        33043                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       56.992010                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      45.385391                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      50.089203                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127          31172     94.34%     94.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255         1564      4.73%     99.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383          236      0.71%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511           64      0.19%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639            2      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-767            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1664-1791            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1920-2047            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2175            2      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          33043                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        33043                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.971068                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.963032                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.527735                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              1391      4.21%      4.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               872      2.64%      6.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             28116     85.09%     91.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19              2639      7.99%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                20      0.06%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          33043                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  2037376                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                122560192                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              38048256                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               137905814.90262508                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               42812235.06327156                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   888723914680                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      354142.83                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     10175104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    110347712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     38004352                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 11449117.253659004346                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 124164224.106308370829                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 42762833.893130727112                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst       158986                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      1756017                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       594504                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst   5052459357                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  62019518786                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 20959414706476                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     31779.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     35318.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  35255296.36                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     10175104                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    112385088                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       122560192                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     10175104                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     10175104                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     38048256                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     38048256                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        158986                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       1756017                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1915003                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       594504                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          594504                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        11449117                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       126456698                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          137905815                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     11449117                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       11449117                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     42812235                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          42812235                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     42812235                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       11449117                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      126456698                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         180718050                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1883169                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               593818                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        103906                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         70837                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        141685                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        204984                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         64843                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         92862                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         77122                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        101965                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        176699                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        130711                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       134089                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       118260                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       116618                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        88565                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       123416                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       136607                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         48153                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         34450                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         27803                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         27365                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         27531                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         33822                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         34154                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         34279                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         51572                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         33471                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        32718                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        31610                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        31791                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        31626                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        40397                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        73076                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              31762559393                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             9415845000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         67071978143                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 16866.55                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            35616.55                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               744719                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              266478                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             39.55                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            44.88                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      1465787                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   108.151223                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    87.035039                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   114.550429                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      1025613     69.97%     69.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       337256     23.01%     92.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        55004      3.75%     96.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        19691      1.34%     98.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         9388      0.64%     98.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         5249      0.36%     99.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         3233      0.22%     99.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         2694      0.18%     99.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         7659      0.52%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      1465787                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          120522816                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        38004352                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               135.613341                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                42.762834                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.39                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.06                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.33                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                40.82                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 888723888014                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       4697477400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       2496760860                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      6127576560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     1396647540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 70155009600.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 322824083370                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  69418113120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   477115668450                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    536.854781                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 177456378142                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  29676400000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 681591109872                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       5768263200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       3065900805                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      7318250100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     1703082420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 70155009600.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 319651458810                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  72089796960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   479751761895                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    539.820937                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 184410990123                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  29676400000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 674636497891                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 888723888014                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1670059                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        594504                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1320499                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             244945                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            244945                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1670058                       # Transaction distribution (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::system.mem_ctrl.port      5745010                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::total      5745010                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 5745010                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2_cache.mem_side_port::system.mem_ctrl.port    160608512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2_cache.mem_side_port::total    160608512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                160608512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1915003                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1915003    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1915003                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 888723888014                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         82771557888                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       129198516221                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        3830006                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1915003                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000938                       # Number of seconds simulated (Second)
simTicks                                    938043215                       # Number of ticks simulated (Tick)
finalTick                                3271160138952                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.33                       # Real time elapsed on the host (Second)
hostTickRate                               2879040492                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8685876                       # Number of bytes of host memory used (Byte)
simInsts                                    261288019                       # Number of instructions simulated (Count)
simOps                                      458500711                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                796935391                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                 1398409479                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                            70355                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.589118                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.629280                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          124002                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1890                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         113716                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    346                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                40148                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             59806                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 735                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               67281                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.690165                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.342225                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     35876     53.32%     53.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      7466     11.10%     64.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      4587      6.82%     71.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      4238      6.30%     77.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      4140      6.15%     83.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      3737      5.55%     89.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      3097      4.60%     93.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      2585      3.84%     97.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      1555      2.31%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 67281                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    1658     56.59%     56.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     56.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     56.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     56.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     56.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     56.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     56.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     56.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     56.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     56.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     56.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     56.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     56.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.07%     56.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     56.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.03%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     56.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    719     24.54%     81.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   477     16.28%     97.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                51      1.74%     99.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               22      0.75%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         3163      2.78%      2.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         82865     72.87%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           30      0.03%     75.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           556      0.49%     76.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          168      0.15%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          194      0.17%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           32      0.03%     76.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          135      0.12%     76.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     76.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           77      0.07%     76.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          157      0.14%     76.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            7      0.01%     76.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt           28      0.02%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            3      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            1      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        17519     15.41%     92.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         7761      6.82%     99.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          465      0.41%     99.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          555      0.49%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         113716                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.616317                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                2930                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.025766                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   294101                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  163937                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          109115                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      3887                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     2306                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             1847                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      111517                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         1966                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      1504                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             522                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            3074                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads          20646                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          9846                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         4549                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         2965                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          1174      7.53%      7.53% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         1160      7.44%     14.96% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          201      1.29%     16.25% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond        10644     68.23%     84.48% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         1035      6.63%     91.12% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     91.12% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         1386      8.88%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total          15600                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          476      7.41%      7.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          555      8.64%     16.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          107      1.67%     17.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         3830     59.60%     77.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          498      7.75%     85.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     85.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          960     14.94%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          6426                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            3      0.28%      0.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          169     15.75%     16.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           70      6.52%     22.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond          559     52.10%     74.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond           90      8.39%     83.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     83.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          182     16.96%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         1073                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return          699      7.63%      7.63% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect          605      6.61%     14.24% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           94      1.03%     15.27% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond         6795     74.21%     89.48% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          537      5.87%     95.35% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     95.35% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          426      4.65%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total         9156                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            2      0.24%      0.24% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect           78      9.36%      9.60% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           65      7.80%     17.41% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond          471     56.54%     73.95% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           57      6.84%     80.79% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     80.79% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          160     19.21%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total          833                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget         9361     60.01%     60.01% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB         4658     29.86%     89.87% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         1174      7.53%     97.39% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          407      2.61%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total        15600                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch          899     85.38%     85.38% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          144     13.68%     99.05% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            3      0.28%     99.34% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            7      0.66%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         1053                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted             10644                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken         3441                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              1073                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            324                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted          931                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted           142                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                15600                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  676                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    6570                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.421154                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             453                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            1587                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                407                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1180                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         1174      7.53%      7.53% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         1160      7.44%     14.96% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          201      1.29%     16.25% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond        10644     68.23%     84.48% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         1035      6.63%     91.12% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     91.12% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         1386      8.88%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total        15600                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         1169     12.95%     12.95% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          248      2.75%     15.69% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          201      2.23%     17.92% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         5893     65.26%     83.18% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          133      1.47%     84.65% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     84.65% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         1386     15.35%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total          9030                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          169     25.00%     25.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     25.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond          417     61.69%     86.69% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond           90     13.31%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total          676                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          169     25.00%     25.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     25.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond          417     61.69%     86.69% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond           90     13.31%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total          676                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    938043215                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         1587                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          407                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1180                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          252                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         1839                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 1837                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   1836                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1138                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                    699                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                 697                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 2                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           39039                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            1155                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               844                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        61439                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.394017                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.528955                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           40138     65.33%     65.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            5729      9.32%     74.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            2808      4.57%     79.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            3844      6.26%     85.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            1093      1.78%     87.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             721      1.17%     88.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             649      1.06%     89.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             757      1.23%     90.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            5700      9.28%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        61439                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         656                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                   699                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1417      1.65%      1.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu        62772     73.29%     74.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           27      0.03%     74.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          490      0.57%     75.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          152      0.18%     75.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     75.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          160      0.19%     75.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     75.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     75.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     75.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     75.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           28      0.03%     75.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          112      0.13%     76.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     76.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           68      0.08%     76.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          139      0.16%     76.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            4      0.00%     76.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt           20      0.02%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            1      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     76.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        13256     15.48%     91.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         6075      7.09%     98.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          420      0.49%     99.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          504      0.59%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        85647                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          5700                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts                44273                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                  85647                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP          44273                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP            85647                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.589118                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.629280                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs              20255                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               1670                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts             83025                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts            13676                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts            6579                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1417      1.65%      1.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu        62772     73.29%     74.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           27      0.03%     74.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          490      0.57%     75.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          152      0.18%     75.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     75.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          160      0.19%     75.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     75.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     75.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     75.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     75.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     75.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           28      0.03%     75.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          112      0.13%     76.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     76.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt           68      0.08%     76.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          139      0.16%     76.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            4      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt           20      0.02%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            2      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            1      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        13256     15.48%     91.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite         6075      7.09%     98.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          420      0.49%     99.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          504      0.59%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total        85647                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl         9156                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl         7937                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         1219                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl         6795                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         2361                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          699                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          699                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                    33002                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 13283                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     17602                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  2383                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1011                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 4644                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   272                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 133778                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1354                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts              112211                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches            11196                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts           17658                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts           8108                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.594926                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads          43543                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites         32660                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads           1746                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          1061                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads        117348                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites        81163                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs             25766                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads        51527                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           90                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches               6239                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         30335                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    2550                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           374                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                      9764                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   673                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              67281                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.152302                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.284355                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    44303     65.85%     65.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     1277      1.90%     67.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     1010      1.50%     69.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     1706      2.54%     71.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     2056      3.06%     74.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     1116      1.66%     76.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     1316      1.96%     78.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     1282      1.91%     80.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    13215     19.64%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                67281                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                 74544                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.059541                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches              15600                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.221733                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        35255                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1011                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       6173                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      325                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 125892                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   36                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    20646                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    9846                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   774                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       200                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                       19                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            205                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            173                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          923                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1096                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                   111574                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                  110962                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                     77292                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    116915                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.577173                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.661096                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data             18701                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total                18701                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data            18701                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total               18701                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data            3336                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total               3336                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data           3336                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total              3336                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data    821659458                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total     821659458                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data    821659458                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total    821659458                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data         22037                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total            22037                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data        22037                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total           22037                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.151382                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.151382                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.151382                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.151382                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 246300.796763                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 246300.796763                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 246300.796763                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 246300.796763                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets           13                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets        6.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks             759                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                  759                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data          1412                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total             1412                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data         1412                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total            1412                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data         1924                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total           1924                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data         1924                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total          1924                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data    470908227                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total    470908227                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data    470908227                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total    470908227                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.087308                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.087308                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.087308                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.087308                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 244754.795738                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 244754.795738                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 244754.795738                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 244754.795738                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                      1952                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          301                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          301                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           27                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           27                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      5653192                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      5653192                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          328                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          328                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.082317                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.082317                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 209377.481481                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 209377.481481                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           27                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           27                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     37772389                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     37772389                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.082317                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.082317                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 1398977.370370                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 1398977.370370                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          328                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          328                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          328                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          328                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data           12630                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total              12630                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data          3154                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total             3154                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data    780887144                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total    780887144                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data        15784                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total          15784                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.199823                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.199823                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 247586.285352                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 247586.285352                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data         1409                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total           1409                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data         1745                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total         1745                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data    433175837                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total    433175837                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.110555                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.110555                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 248238.302006                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 248238.302006                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data           6071                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total              6071                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data          182                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total             182                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data     40772314                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total     40772314                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data         6253                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total          6253                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.029106                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.029106                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 224023.703297                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 224023.703297                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data            3                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total             3                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data          179                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total          179                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data     37732390                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total     37732390                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.028626                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.028626                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 210795.474860                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 210795.474860                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED    938043215                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                   22620                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                  2016                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 11.220238                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              15                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              43                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               6                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                 47338                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses                47338                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED    938043215                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst              7030                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total                 7030                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst             7030                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total                7030                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst            2734                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total               2734                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst           2734                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total              2734                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst    653690324                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total     653690324                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst    653690324                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total    653690324                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst          9764                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total             9764                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst         9764                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total            9764                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.280008                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.280008                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.280008                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.280008                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 239096.680322                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 239096.680322                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 239096.680322                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 239096.680322                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst           119                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total              119                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst          119                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total             119                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst         2615                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total           2615                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst         2615                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total          2615                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst    597705057                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total    597705057                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst    597705057                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total    597705057                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.267821                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.267821                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.267821                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.267821                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 228567.899426                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 228567.899426                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 228567.899426                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 228567.899426                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                      2616                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst            7030                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total               7030                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst          2734                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total             2734                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst    653690324                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total    653690324                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst         9764                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total           9764                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.280008                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.280008                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 239096.680322                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 239096.680322                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst          119                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total            119                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst         2615                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total         2615                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst    597705057                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total    597705057                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.267821                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.267821                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 228567.899426                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 228567.899426                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED    938043215                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                   10173                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                  2680                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                  3.795896                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              20                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              44                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                 22144                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses                22144                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED    938043215                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                        1488                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    6973                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 205                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   3271                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   17                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      2                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              13676                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.228576                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             7.478474                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  11472     83.88%     83.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1173      8.58%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  783      5.73%     98.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  213      1.56%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   34      0.25%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               50                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                13676                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                   17653                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    8110                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       470                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        38                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    938043215                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    9810                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       458                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    938043215                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    938043215                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1011                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    34175                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    8025                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1201                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     18640                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  4229                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 130747                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   142                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   2663                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    418                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    611                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              202744                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      412774                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   143450                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      1983                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                137157                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    65429                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      91                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  91                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      9106                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           179918                       # The number of ROB reads (Count)
system.cpu.rob.writes                          255351                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    44273                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      85647                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    27                       # Number of system calls (Count)
system.l2_bus.transDist::ReadResp                4362                       # Transaction distribution (Count)
system.l2_bus.transDist::WritebackDirty          1173                       # Transaction distribution (Count)
system.l2_bus.transDist::CleanEvict              5296                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExReq                206                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExResp               206                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadSharedReq           4361                       # Transaction distribution (Count)
system.l2_bus.pktCount_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port         5856                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port         7847                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount::total                   13703                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktSize_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port       173504                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port       167424                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize::total                   340928                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.snoops                             1901                       # Total snoops (Count)
system.l2_bus.snoopTraffic                      26496                       # Total snoop traffic (Byte)
system.l2_bus.snoopFanout::samples               6468                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::mean              0.017007                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::stdev             0.130497                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::0                     6359     98.31%     98.31% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::1                      108      1.67%     99.98% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::2                        1      0.02%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::max_value                2                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::total                 6468                       # Request fanout histogram (Count)
system.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED    938043215                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_bus.reqLayer0.occupancy           131916702                       # Layer occupancy (ticks) (Tick)
system.l2_bus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.l2_bus.respLayer0.occupancy           52185352                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.l2_bus.respLayer1.occupancy           69944904                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.l2_bus.snoop_filter.totRequests           9135                       # Total number of requests made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleRequests         4566                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiRequests           44                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_bus.snoop_filter.totSnoops               67                       # Total number of snoops made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleSnoops           66                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_cache.demandHits::cpu.inst             1571                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::cpu.data             1115                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::total                2686                       # number of demand (read+write) hits (Count)
system.l2_cache.overallHits::cpu.inst            1571                       # number of overall hits (Count)
system.l2_cache.overallHits::cpu.data            1115                       # number of overall hits (Count)
system.l2_cache.overallHits::total               2686                       # number of overall hits (Count)
system.l2_cache.demandMisses::cpu.inst           1044                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::cpu.data            837                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::total              1881                       # number of demand (read+write) misses (Count)
system.l2_cache.overallMisses::cpu.inst          1044                       # number of overall misses (Count)
system.l2_cache.overallMisses::cpu.data           837                       # number of overall misses (Count)
system.l2_cache.overallMisses::total             1881                       # number of overall misses (Count)
system.l2_cache.demandMissLatency::cpu.inst    337444897                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::cpu.data    282939593                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::total    620384490                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.inst    337444897                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.data    282939593                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::total    620384490                       # number of overall miss ticks (Tick)
system.l2_cache.demandAccesses::cpu.inst         2615                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::cpu.data         1952                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::total            4567                       # number of demand (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.inst         2615                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.data         1952                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::total           4567                       # number of overall (read+write) accesses (Count)
system.l2_cache.demandMissRate::cpu.inst     0.399235                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::cpu.data     0.428791                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::total        0.411868                       # miss rate for demand accesses (Ratio)
system.l2_cache.overallMissRate::cpu.inst     0.399235                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::cpu.data     0.428791                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::total       0.411868                       # miss rate for overall accesses (Ratio)
system.l2_cache.demandAvgMissLatency::cpu.inst 323223.081418                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::cpu.data 338040.135006                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::total 329816.315789                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.inst 323223.081418                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.data 338040.135006                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::total 329816.315789                       # average overall miss latency ((Tick/Count))
system.l2_cache.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2_cache.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.writebacks::writebacks            414                       # number of writebacks (Count)
system.l2_cache.writebacks::total                 414                       # number of writebacks (Count)
system.l2_cache.demandMshrMisses::cpu.inst         1044                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::cpu.data          837                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::total          1881                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.inst         1044                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.data          837                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::total         1881                       # number of overall MSHR misses (Count)
system.l2_cache.demandMshrMissLatency::cpu.inst    323511912                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::cpu.data    271779872                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::total    595291784                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.inst    323511912                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.data    271779872                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::total    595291784                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissRate::cpu.inst     0.399235                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::cpu.data     0.428791                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::total     0.411868                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.inst     0.399235                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.data     0.428791                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::total     0.411868                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.demandAvgMshrMissLatency::cpu.inst 309877.310345                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::cpu.data 324707.135006                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::total 316476.227539                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.inst 309877.310345                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.data 324707.135006                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::total 316476.227539                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.replacements                     1901                       # number of replacements (Count)
system.l2_cache.CleanEvict.mshrMisses::writebacks           51                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMisses::total           51                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.ReadExReq.hits::cpu.data          146                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.hits::total             146                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.misses::cpu.data           60                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.misses::total            60                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.missLatency::cpu.data     19706174                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.missLatency::total     19706174                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.accesses::cpu.data          206                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.accesses::total          206                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.missRate::cpu.data     0.291262                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.missRate::total     0.291262                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMissLatency::cpu.data 328436.233333                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMissLatency::total 328436.233333                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.mshrMisses::cpu.data           60                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMisses::total           60                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMissLatency::cpu.data     18906194                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissLatency::total     18906194                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissRate::cpu.data     0.291262                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.mshrMissRate::total     0.291262                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMshrMissLatency::cpu.data 315103.233333                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMshrMissLatency::total 315103.233333                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.hits::cpu.inst         1571                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::cpu.data          969                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::total         2540                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.misses::cpu.inst         1044                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::cpu.data          777                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::total         1821                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.missLatency::cpu.inst    337444897                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::cpu.data    263233419                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::total    600678316                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.accesses::cpu.inst         2615                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::cpu.data         1746                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::total         4361                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.missRate::cpu.inst     0.399235                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::cpu.data     0.445017                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::total     0.417565                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.inst 323223.081418                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.data 338781.749035                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::total 329861.788029                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.mshrMisses::cpu.inst         1044                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::cpu.data          777                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::total         1821                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.inst    323511912                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.data    252873678                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::total    576385590                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.inst     0.399235                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.data     0.445017                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::total     0.417565                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 309877.310345                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.data 325448.749035                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::total 316521.466227                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.WritebackDirty.hits::writebacks          759                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.hits::total          759                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.accesses::writebacks          759                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.WritebackDirty.accesses::total          759                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED    938043215                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_cache.tags.tagsInUse                    512                       # Average ticks per tags in use ((Tick/Count))
system.l2_cache.tags.totalRefs                  12877                       # Total number of references to valid blocks. (Count)
system.l2_cache.tags.sampledRefs                 2413                       # Sample count of references to valid blocks. (Count)
system.l2_cache.tags.avgRefs                 5.336511                       # Average number of references to valid blocks. ((Count/Count))
system.l2_cache.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.l2_cache.tags.occupancies::writebacks     4.957203                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.inst   276.576306                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.data   230.466491                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.avgOccs::writebacks     0.009682                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.inst       0.540188                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.data       0.450130                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::total                 1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2_cache.tags.ageTaskId_1024::0             28                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::1            196                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::2            287                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::3              1                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2_cache.tags.tagAccesses                74773                       # Number of tag accesses (Count)
system.l2_cache.tags.dataAccesses               74773                       # Number of data accesses (Count)
system.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    938043215                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples       414.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1045.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples       811.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000715374616                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            23                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            23                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 4357                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 388                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         1882                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         414                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       1882                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       414                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      26                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.19                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   1882                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   414                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     1686                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      159                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       11                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      22                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      24                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      24                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      24                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      24                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           23                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       78.043478                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      67.512216                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      42.491152                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24-31              2      8.70%      8.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-39              2      8.70%     17.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::40-47              2      8.70%     26.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::48-55              5     21.74%     47.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-71              1      4.35%     52.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::72-79              1      4.35%     56.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::80-87              2      8.70%     65.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::96-103             2      8.70%     73.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::104-111            1      4.35%     78.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::120-127            1      4.35%     82.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-135            2      8.70%     91.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::152-159            1      4.35%     95.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::176-183            1      4.35%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             23                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           23                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.869565                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.861208                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.548083                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 1      4.35%      4.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 2      8.70%     13.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                19     82.61%     95.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      4.35%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             23                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1664                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   120448                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 26496                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               128403465.93200400                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               28246033.41968632                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      936536586                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      407899.21                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        66880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        51904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        26304                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 71297354.887855574489                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 55332205.563685037196                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 28041352.018094390631                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1045                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data          837                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks          414                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     31457749                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     28718897                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  20537019903                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     30103.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     34311.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  49606328.27                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        66880                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        53568                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          120448                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        66880                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        66880                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        26496                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        26496                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1045                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data           837                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             1882                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks          414                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             414                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        71297355                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        57106111                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          128403466                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     71297355                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       71297355                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     28246033                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          28246033                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     28246033                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       71297355                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       57106111                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         156649499                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  1856                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  411                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0            70                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            83                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2            80                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           111                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           130                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           117                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           165                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           132                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           160                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          100                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11           79                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12           81                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13           92                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          106                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          182                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            20                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            11                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            27                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            34                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            36                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            32                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           72                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          125                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           15                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           22                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 25376646                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                9280000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            60176646                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 13672.76                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            32422.76                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  995                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 331                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             53.61                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            80.54                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          949                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   153.829294                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   112.620763                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   158.145237                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          501     52.79%     52.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          276     29.08%     81.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           86      9.06%     90.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           35      3.69%     94.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           25      2.63%     97.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            9      0.95%     98.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            8      0.84%     99.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            5      0.53%     99.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            4      0.42%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          949                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             118784                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           26304                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               126.629560                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                28.041352                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.21                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.22                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                58.49                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    938043215                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          3734220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1999965                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         6597360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         709920                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 74371440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    330841680                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     81605280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      499859865                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    532.875093                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    208952738                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     31460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    697630477                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          2984520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1601490                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         6654480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        1435500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 74371440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    326528490                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     85237440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      498813360                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    531.759467                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    218616898                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     31460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    687966317                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    938043215                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1822                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           414                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1473                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 60                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                60                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1822                       # Transaction distribution (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::system.mem_ctrl.port         5651                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::total         5651                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    5651                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2_cache.mem_side_port::system.mem_ctrl.port       146944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2_cache.mem_side_port::total       146944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   146944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1882                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1882    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 1882                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    938043215                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            72331525                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          127425744                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           3769                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         1887                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
