0.6
2017.4
Dec 15 2017
20:57:24
/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/AESL_axi_master_BUS_DST.v,1525471970,systemVerilog,,,,AESL_axi_master_BUS_DST,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/AESL_axi_master_BUS_SRC.v,1525471970,systemVerilog,,,,AESL_axi_master_BUS_SRC,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/AESL_axi_slave_BUS_CTRL.v,1525471970,systemVerilog,,,,AESL_axi_slave_BUS_CTRL,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/AESL_axi_slave_CTRL_BUS.v,1525471970,systemVerilog,,,,AESL_axi_slave_CTRL_BUS,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.autotb.v,1525471970,systemVerilog,,,,apatb_WriteOneBlock_f2r_entry_s2e_forEnd13_top,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v,1525471767,systemVerilog,,,,WriteOneBlock_f2r_entry_s2e_forEnd13,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi.v,1525471769,systemVerilog,,,,WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v,1525471769,systemVerilog,,,,WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi;WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_buffer;WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_decoder;WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_fifo;WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read;WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_reg_slice;WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_throttl;WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_write,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v,1525471769,systemVerilog,,,,WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi;WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_buffer;WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_decoder;WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_fifo;WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_read;WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_reg_slice;WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_throttl;WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_write,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_CTRL_BUS_s_axi.v,1525471769,systemVerilog,,,,WriteOneBlock_f2r_entry_s2e_forEnd13_CTRL_BUS_s_axi,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2rbkb.v,1525471769,systemVerilog,,,,WriteOneBlock_f2rbkb;WriteOneBlock_f2rbkb_ram,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2rfYi.v,1525471769,systemVerilog,,,,WriteOneBlock_f2rfYi;WriteOneBlock_f2rfYi_ram,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2rhbi.v,1525471769,systemVerilog,,,,WriteOneBlock_f2rhbi;WriteOneBlock_f2rhbi_ram,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2rjbC.v,1525471769,systemVerilog,,,,WriteOneBlock_f2rjbC;WriteOneBlock_f2rjbC_ram,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2rkbM.v,1525471769,systemVerilog,,,,WriteOneBlock_f2rkbM;WriteOneBlock_f2rkbM_MulnS_0,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2rlbW.v,1525471769,systemVerilog,,,,WriteOneBlock_f2rlbW,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
