<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1683148996" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/AHBLITE_SYS.dcp">
  <File Type="PA-TCL" Name="AHBLITE_SYS.tcl"/>
  <File Type="REPORTS-TCL" Name="AHBLITE_SYS_reports.tcl"/>
  <File Type="RDS-RDS" Name="AHBLITE_SYS.vds"/>
  <File Type="RDS-UTIL" Name="AHBLITE_SYS_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="AHBLITE_SYS_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="AHBLITE_SYS.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB2BRAM.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB2BRAM.v"/>
        <Attr Name="ImportTime" Val="1682983476"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_7SEG/AHB7SEGDEC.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_7SEG/AHB7SEGDEC.v"/>
        <Attr Name="ImportTime" Val="1682977887"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHBDCD.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHBDCD.v"/>
        <Attr Name="ImportTime" Val="1682977887"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_GPIO/AHBGPIO.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_GPIO/AHBGPIO.v"/>
        <Attr Name="ImportTime" Val="1682977887"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHBMUX.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHBMUX.v"/>
        <Attr Name="ImportTime" Val="1682977887"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_TIMER/AHBTIMER.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_TIMER/AHBTIMER.v"/>
        <Attr Name="ImportTime" Val="1682977887"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_UART/AHBUART.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_UART/AHBUART.v"/>
        <Attr Name="ImportTime" Val="1682977887"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/AHBVGASYS.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/AHBVGASYS.v"/>
        <Attr Name="ImportTime" Val="1682977888"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files/lab_files/FPGA/CortexM0-DS/CORTEXM0INTEGRATION.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files/lab_files/FPGA/CortexM0-DS/CORTEXM0INTEGRATION.v"/>
        <Attr Name="ImportTime" Val="1677635675"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_UART/baudgen.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_UART/baudgen.v"/>
        <Attr Name="ImportTime" Val="1682977887"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files/lab_files/FPGA/CortexM0-DS/cortexm0ds_logic.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files/lab_files/FPGA/CortexM0-DS/cortexm0ds_logic.v"/>
        <Attr Name="ImportTime" Val="1677635675"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/counter.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/counter.v"/>
        <Attr Name="ImportTime" Val="1682977888"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/dual_port_ram_sync.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/dual_port_ram_sync.v"/>
        <Attr Name="ImportTime" Val="1682977888"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_UART/fifo.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_UART/fifo.v"/>
        <Attr Name="ImportTime" Val="1682977887"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/font_rom.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/font_rom.v"/>
        <Attr Name="ImportTime" Val="1682977888"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_TIMER/prescaler.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_TIMER/prescaler.v"/>
        <Attr Name="ImportTime" Val="1682977887"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_UART/uart_rx.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_UART/uart_rx.v"/>
        <Attr Name="ImportTime" Val="1682977887"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_UART/uart_tx.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_UART/uart_tx.v"/>
        <Attr Name="ImportTime" Val="1682977887"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/vga_console.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/vga_console.v"/>
        <Attr Name="ImportTime" Val="1682977888"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/vga_image.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/vga_image.v"/>
        <Attr Name="ImportTime" Val="1682977888"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/vga_sync.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHB_VGA/vga_sync.v"/>
        <Attr Name="ImportTime" Val="1682977888"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHBLITE_SYS.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/lab_files-5/lab_files/FPGA_prev_labs/AHBLITE_SYS.v"/>
        <Attr Name="ImportTime" Val="1682977887"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="AHBLITE_SYS"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/Downloads/Lab6_Nexys-A7-100T-Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/Lab6_Nexys-A7-100T-Master.xdc"/>
        <Attr Name="ImportTime" Val="1681762290"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/AHBLITE_SYS.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
