<module name="TOP_CTRL_TOP_CTRL" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="TOP_CTRL_PID" acronym="TOP_CTRL_PID" offset="0x0" width="32" description="">
		<bitfield id="PID_MSB16" width="16" begin="31" end="16" resetval="0x24960" description="Not Defined" range="31 - 16" rwaccess="RO"/> 
		<bitfield id="PID_MISC" width="5" begin="15" end="11" resetval="0x0" description="Not Defined" range="15 - 11" rwaccess="RO"/> 
		<bitfield id="PID_MAJOR" width="3" begin="10" end="8" resetval="0x2" description="Not Defined" range="10 - 8" rwaccess="RO"/> 
		<bitfield id="PID_CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Not Defined" range="7 - 6" rwaccess="RO"/> 
		<bitfield id="PID_MINOR" width="6" begin="5" end="0" resetval="0x20" description="Not Defined" range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE_DIEID0" acronym="TOP_CTRL_EFUSE_DIEID0" offset="0x10" width="32" description="">
		<bitfield id="VAL" width="32" begin="31" end="0" resetval="0x0" description="EFUSE DieID[31:0]" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE_DIEID1" acronym="TOP_CTRL_EFUSE_DIEID1" offset="0x14" width="32" description="">
		<bitfield id="VAL" width="32" begin="31" end="0" resetval="0x0" description="EFUSE DieID[63:32]" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE_DIEID2" acronym="TOP_CTRL_EFUSE_DIEID2" offset="0x18" width="32" description="">
		<bitfield id="VAL" width="32" begin="31" end="0" resetval="0x0" description="EFUSE DieID[95:64]" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE_DIEID3" acronym="TOP_CTRL_EFUSE_DIEID3" offset="0x1C" width="32" description="">
		<bitfield id="VAL" width="32" begin="31" end="0" resetval="0x0" description="EFUSE DieID[127:96]" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE_UID0" acronym="TOP_CTRL_EFUSE_UID0" offset="0x20" width="32" description="">
		<bitfield id="VAL" width="32" begin="31" end="0" resetval="0x0" description="EFUSE UID[31:0]" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE_UID1" acronym="TOP_CTRL_EFUSE_UID1" offset="0x24" width="32" description="">
		<bitfield id="VAL" width="32" begin="31" end="0" resetval="0x0" description="EFUSE UID[63:32]" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE_UID2" acronym="TOP_CTRL_EFUSE_UID2" offset="0x28" width="32" description="">
		<bitfield id="VAL" width="32" begin="31" end="0" resetval="0x0" description="EFUSE UID[95:64]" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE_UID3" acronym="TOP_CTRL_EFUSE_UID3" offset="0x2C" width="24" description="">
		<bitfield id="VAL" width="24" begin="23" end="0" resetval="0x0" description="EFUSE UID[120:96]" range="23 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE_DEVICE_TYPE" acronym="TOP_CTRL_EFUSE_DEVICE_TYPE" offset="0x30" width="16" description="">
		<bitfield id="VAL" width="16" begin="15" end="0" resetval="0x0" description="EFUSE Device Type" range="15 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE_FROM0_CHECKSUM" acronym="TOP_CTRL_EFUSE_FROM0_CHECKSUM" offset="0x34" width="32" description="">
		<bitfield id="VAL" width="32" begin="31" end="0" resetval="0x0" description="32 bit FROM0 Checksum" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE_JTAG_USERCODE_ID" acronym="TOP_CTRL_EFUSE_JTAG_USERCODE_ID" offset="0x38" width="32" description="">
		<bitfield id="VAL" width="32" begin="31" end="0" resetval="0x0" description="EFUSE JTAG_USER_CODE_ID[31:0];. Denotes part variant" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE0_ROW_61" acronym="TOP_CTRL_EFUSE0_ROW_61" offset="0x400" width="32" description="">
		<bitfield id="EFUSE0_ROW_61" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE0_ROW_62" acronym="TOP_CTRL_EFUSE0_ROW_62" offset="0x404" width="32" description="">
		<bitfield id="EFUSE0_ROW_62" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE0_ROW_63" acronym="TOP_CTRL_EFUSE0_ROW_63" offset="0x408" width="32" description="">
		<bitfield id="EFUSE0_ROW_63" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_5" acronym="TOP_CTRL_EFUSE1_ROW_5" offset="0x40C" width="32" description="">
		<bitfield id="EFUSE1_ROW_5" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_6" acronym="TOP_CTRL_EFUSE1_ROW_6" offset="0x410" width="32" description="">
		<bitfield id="EFUSE1_ROW_6" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_7" acronym="TOP_CTRL_EFUSE1_ROW_7" offset="0x414" width="32" description="">
		<bitfield id="EFUSE1_ROW_7" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_8" acronym="TOP_CTRL_EFUSE1_ROW_8" offset="0x418" width="32" description="">
		<bitfield id="EFUSE1_ROW_8" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_9" acronym="TOP_CTRL_EFUSE1_ROW_9" offset="0x41C" width="32" description="">
		<bitfield id="EFUSE1_ROW_9" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_10" acronym="TOP_CTRL_EFUSE1_ROW_10" offset="0x420" width="32" description="">
		<bitfield id="EFUSE1_ROW_10" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_11" acronym="TOP_CTRL_EFUSE1_ROW_11" offset="0x424" width="32" description="">
		<bitfield id="EFUSE1_ROW_11" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_12" acronym="TOP_CTRL_EFUSE1_ROW_12" offset="0x428" width="32" description="">
		<bitfield id="CUSTOMER_IP_DISABLE" width="1" begin="25" end="25" resetval="0x0" description="Customer IP set control0 - All IPs enabled1 - Customer IP set disabled (PWM24-31,CMPSSA6-9,CMPSSB6-9 disabled)" range="25" rwaccess="RO"/> 
		<bitfield id="EPWM_FEATURE_DISABLE" width="1" begin="24" end="24" resetval="0x0" description="Customer protected features inside PWM IP 0 - All features enabled1 - Customer defined features are protected" range="24" rwaccess="RO"/> 
		<bitfield id="CANFD_DIS" width="4" begin="23" end="20" resetval="0x0" description="CANFD disables. Bit positions correspond to CAN instance. 0 - CAN is enabled1 - CAN is disabled" range="23 - 20" rwaccess="RO"/> 
		<bitfield id="ICSSM_HW_DIS" width="8" begin="19" end="12" resetval="0x0" description="See ICSSM Spec for features" range="19 - 12" rwaccess="RO"/> 
		<bitfield id="ICSSM_DIS" width="1" begin="11" end="11" resetval="0x0" description="ICSSM IP disable0 - ICSSM enabled1 - ICSSM disabled" range="11" rwaccess="RO"/> 
		<bitfield id="TWOX_CTRL_PERIP_DISABLE" width="1" begin="10" end="10" resetval="0x0" description="2x control IPs enabled0 - 1x control IPs (refer to PRD for the IP counts)1 - 2x control IPs (refer to PRD for the IP counts)" range="10" rwaccess="RO"/> 
		<bitfield id="R5SS_FREQ" width="1" begin="9" end="9" resetval="0x0" description="R5SS Freq0 - 400 MHz1 - 200 MHz" range="9" rwaccess="RO"/> 
		<bitfield id="R5SS1_DISABLE" width="1" begin="8" end="8" resetval="0x0" description="R5SS1 Disabled" range="8" rwaccess="RO"/> 
		<bitfield id="R5SS1_DUAL_CORE_DISABLE" width="1" begin="7" end="7" resetval="0x0" description="Force Lock step" range="7" rwaccess="RO"/> 
		<bitfield id="R5SS1_FORCE_DUAL_CORE" width="1" begin="6" end="6" resetval="0x0" description="Force Dual core" range="6" rwaccess="RO"/> 
		<bitfield id="R5SS0_DUAL_CORE_DISABLE" width="1" begin="5" end="5" resetval="0x0" description="Force Lock step" range="5" rwaccess="RO"/> 
		<bitfield id="R5SS0_FORCE_DUAL_CORE" width="1" begin="4" end="4" resetval="0x0" description="Force Dual core" range="4" rwaccess="RO"/> 
		<bitfield id="L2_MEM_SIZE" width="4" begin="3" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="3 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_13" acronym="TOP_CTRL_EFUSE1_ROW_13" offset="0x42C" width="8" description="">
		<bitfield id="ROM_PBIST_EN" width="1" begin="1" end="1" resetval="0x0" description="ROM PBIST ENABLE C ONTROL0 - PBIST DISABLE1 - PBIST ENABLE" range="1" rwaccess="RO"/> 
		<bitfield id="HSM_HALT_ON_ROM_ECC_ERR_EN" width="1" begin="0" end="0" resetval="0x0" description="Enabling halting of the HSM operation on a ROM ECC error that is detected." range="0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_14" acronym="TOP_CTRL_EFUSE1_ROW_14" offset="0x430" width="32" description="">
		<bitfield id="EFUSE1_ROW_14" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_15" acronym="TOP_CTRL_EFUSE1_ROW_15" offset="0x434" width="32" description="">
		<bitfield id="EFUSE1_ROW_15" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_16" acronym="TOP_CTRL_EFUSE1_ROW_16" offset="0x438" width="32" description="">
		<bitfield id="EFUSE1_ROW_16" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_17" acronym="TOP_CTRL_EFUSE1_ROW_17" offset="0x43C" width="32" description="">
		<bitfield id="EFUSE1_ROW_17" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_18" acronym="TOP_CTRL_EFUSE1_ROW_18" offset="0x440" width="32" description="">
		<bitfield id="EFUSE1_ROW_18" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_19" acronym="TOP_CTRL_EFUSE1_ROW_19" offset="0x444" width="32" description="">
		<bitfield id="EFUSE1_ROW_19" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_20" acronym="TOP_CTRL_EFUSE1_ROW_20" offset="0x448" width="32" description="">
		<bitfield id="EFUSE1_ROW_20" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_21" acronym="TOP_CTRL_EFUSE1_ROW_21" offset="0x44C" width="32" description="">
		<bitfield id="EFUSE1_ROW_21" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_22" acronym="TOP_CTRL_EFUSE1_ROW_22" offset="0x450" width="32" description="">
		<bitfield id="EFUSE1_ROW_22" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_23" acronym="TOP_CTRL_EFUSE1_ROW_23" offset="0x454" width="32" description="">
		<bitfield id="EFUSE1_ROW_23" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_24" acronym="TOP_CTRL_EFUSE1_ROW_24" offset="0x458" width="32" description="">
		<bitfield id="EFUSE1_ROW_24" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_25" acronym="TOP_CTRL_EFUSE1_ROW_25" offset="0x45C" width="32" description="">
		<bitfield id="EFUSE1_ROW_25" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_26" acronym="TOP_CTRL_EFUSE1_ROW_26" offset="0x460" width="32" description="">
		<bitfield id="EFUSE1_ROW_26" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_27" acronym="TOP_CTRL_EFUSE1_ROW_27" offset="0x464" width="32" description="">
		<bitfield id="EFUSE1_ROW_27" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_28" acronym="TOP_CTRL_EFUSE1_ROW_28" offset="0x468" width="32" description="">
		<bitfield id="EFUSE1_ROW_28" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_29" acronym="TOP_CTRL_EFUSE1_ROW_29" offset="0x46C" width="32" description="">
		<bitfield id="EFUSE1_ROW_29" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_30" acronym="TOP_CTRL_EFUSE1_ROW_30" offset="0x470" width="32" description="">
		<bitfield id="EFUSE1_ROW_30" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_31" acronym="TOP_CTRL_EFUSE1_ROW_31" offset="0x474" width="32" description="">
		<bitfield id="EFUSE1_ROW_31" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_32" acronym="TOP_CTRL_EFUSE1_ROW_32" offset="0x478" width="32" description="">
		<bitfield id="EFUSE1_ROW_32" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_33" acronym="TOP_CTRL_EFUSE1_ROW_33" offset="0x47C" width="32" description="">
		<bitfield id="EFUSE1_ROW_33" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_34" acronym="TOP_CTRL_EFUSE1_ROW_34" offset="0x480" width="32" description="">
		<bitfield id="EFUSE1_ROW_34" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_35" acronym="TOP_CTRL_EFUSE1_ROW_35" offset="0x484" width="32" description="">
		<bitfield id="EFUSE1_ROW_35" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_36" acronym="TOP_CTRL_EFUSE1_ROW_36" offset="0x488" width="32" description="">
		<bitfield id="EFUSE1_ROW_36" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_37" acronym="TOP_CTRL_EFUSE1_ROW_37" offset="0x48C" width="32" description="">
		<bitfield id="EFUSE1_ROW_37" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_38" acronym="TOP_CTRL_EFUSE1_ROW_38" offset="0x490" width="32" description="">
		<bitfield id="EFUSE1_ROW_38" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_39" acronym="TOP_CTRL_EFUSE1_ROW_39" offset="0x494" width="32" description="">
		<bitfield id="EFUSE1_ROW_39" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_40" acronym="TOP_CTRL_EFUSE1_ROW_40" offset="0x498" width="32" description="">
		<bitfield id="EFUSE1_ROW_40" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_41" acronym="TOP_CTRL_EFUSE1_ROW_41" offset="0x49C" width="32" description="">
		<bitfield id="EFUSE1_ROW_41" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_42" acronym="TOP_CTRL_EFUSE1_ROW_42" offset="0x4A0" width="32" description="">
		<bitfield id="EFUSE1_ROW_42" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_43" acronym="TOP_CTRL_EFUSE1_ROW_43" offset="0x4A4" width="32" description="">
		<bitfield id="EFUSE1_ROW_43" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_44" acronym="TOP_CTRL_EFUSE1_ROW_44" offset="0x4A8" width="32" description="">
		<bitfield id="EFUSE1_ROW_44" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_45" acronym="TOP_CTRL_EFUSE1_ROW_45" offset="0x4AC" width="32" description="">
		<bitfield id="EFUSE1_ROW_45" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_46" acronym="TOP_CTRL_EFUSE1_ROW_46" offset="0x4B0" width="32" description="">
		<bitfield id="EFUSE1_ROW_46" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_47" acronym="TOP_CTRL_EFUSE1_ROW_47" offset="0x4B4" width="32" description="">
		<bitfield id="EFUSE1_ROW_47" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_48" acronym="TOP_CTRL_EFUSE1_ROW_48" offset="0x4B8" width="32" description="">
		<bitfield id="EFUSE1_ROW_48" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_49" acronym="TOP_CTRL_EFUSE1_ROW_49" offset="0x4BC" width="32" description="">
		<bitfield id="EFUSE1_ROW_49" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_50" acronym="TOP_CTRL_EFUSE1_ROW_50" offset="0x4C0" width="32" description="">
		<bitfield id="EFUSE1_ROW_50" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_51" acronym="TOP_CTRL_EFUSE1_ROW_51" offset="0x4C4" width="32" description="">
		<bitfield id="EFUSE1_ROW_51" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_52" acronym="TOP_CTRL_EFUSE1_ROW_52" offset="0x4C8" width="32" description="">
		<bitfield id="EFUSE1_ROW_52" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_53" acronym="TOP_CTRL_EFUSE1_ROW_53" offset="0x4CC" width="32" description="">
		<bitfield id="EFUSE1_ROW_53" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_54" acronym="TOP_CTRL_EFUSE1_ROW_54" offset="0x4D0" width="32" description="">
		<bitfield id="EFUSE1_ROW_54" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_55" acronym="TOP_CTRL_EFUSE1_ROW_55" offset="0x4D4" width="32" description="">
		<bitfield id="EFUSE1_ROW_55" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE1_ROW_56" acronym="TOP_CTRL_EFUSE1_ROW_56" offset="0x4D8" width="32" description="">
		<bitfield id="EFUSE1_ROW_56" width="26" begin="25" end="0" resetval="0x0" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" range="25 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_MAC_ID0" acronym="TOP_CTRL_MAC_ID0" offset="0x500" width="32" description="">
		<bitfield id="MACID_LO" width="32" begin="31" end="0" resetval="0x0" description="MAC ID low [32bits]" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_MAC_ID1" acronym="TOP_CTRL_MAC_ID1" offset="0x504" width="16" description="">
		<bitfield id="MACID_HI" width="16" begin="15" end="0" resetval="0x0" description="MAC ID high [16bits]" range="15 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TRIM_TEMP_M40C" acronym="TOP_CTRL_TRIM_TEMP_M40C" offset="0x510" width="16" description="">
		<bitfield id="TEMP" width="11" begin="10" end="0" resetval="0x0" description="Record the temperature at which the temp sensor trims were performed" range="10 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TRIM_TEMPSENSE_M40C0" acronym="TOP_CTRL_TRIM_TEMPSENSE_M40C0" offset="0x514" width="32" description="">
		<bitfield id="TRIM" width="32" begin="31" end="0" resetval="0x0" description="Trim for temperature sensor calibration [Lower 32bits]" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TRIM_TEMPSENSE_M40C1" acronym="TOP_CTRL_TRIM_TEMPSENSE_M40C1" offset="0x518" width="8" description="">
		<bitfield id="TRIM" width="9" begin="8" end="0" resetval="0x0" description="Trim for temperature sensor calibration [Upper 9bits]" range="8 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TRIM_TEMP_150C" acronym="TOP_CTRL_TRIM_TEMP_150C" offset="0x51C" width="16" description="">
		<bitfield id="TEMP" width="11" begin="10" end="0" resetval="0x0" description="Record the temperature at which the temp sensor trims were performed" range="10 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TRIM_TEMPSENSE_150C0" acronym="TOP_CTRL_TRIM_TEMPSENSE_150C0" offset="0x520" width="32" description="">
		<bitfield id="TRIM" width="32" begin="31" end="0" resetval="0x0" description="Trim for temperature sensor calibration [Lower 32bits]" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TRIM_TEMPSENSE_150C1" acronym="TOP_CTRL_TRIM_TEMPSENSE_150C1" offset="0x524" width="8" description="">
		<bitfield id="TRIM" width="9" begin="8" end="0" resetval="0x0" description="Trim for temperature sensor calibration [Upper 9bits]" range="8 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TRIM_TEMP_30C" acronym="TOP_CTRL_TRIM_TEMP_30C" offset="0x528" width="16" description="">
		<bitfield id="TEMP" width="11" begin="10" end="0" resetval="0x0" description="Record the temperature at which the temp sensor trims were performed" range="10 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TRIM_TEMPSENSE_30C0" acronym="TOP_CTRL_TRIM_TEMPSENSE_30C0" offset="0x52C" width="32" description="">
		<bitfield id="TRIM" width="32" begin="31" end="0" resetval="0x0" description="Trim for temperature sensor calibration [Lower 32bits]" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TRIM_TEMPSENSE_30C1" acronym="TOP_CTRL_TRIM_TEMPSENSE_30C1" offset="0x530" width="8" description="">
		<bitfield id="TRIM" width="9" begin="8" end="0" resetval="0x0" description="Trim for temperature sensor calibration [Upper 9bits]" range="8 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_N_FACTOR_TEMPSENSE" acronym="TOP_CTRL_N_FACTOR_TEMPSENSE" offset="0x534" width="16" description="">
		<bitfield id="VAL" width="14" begin="13" end="0" resetval="0x0" description="Temp Sensor N factor" range="13 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TSHUT_HOT" acronym="TOP_CTRL_TSHUT_HOT" offset="0x538" width="8" description="">
		<bitfield id="VAL" width="8" begin="7" end="0" resetval="0x0" description="Default efuse defined hot temperature shutdown. Can be overriden by writing to TSENSE0_TSHUT" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TSHUT_COLD" acronym="TOP_CTRL_TSHUT_COLD" offset="0x53C" width="8" description="">
		<bitfield id="VAL" width="8" begin="7" end="0" resetval="0x0" description="Default efuse defined cold temperature shutdown. Can be overriden by writing to TSENSE0_TSHUT" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_HSM_HALT_ON_ROM_ECC_ERR_EN" acronym="TOP_CTRL_EFUSE_OVERRIDE_HSM_HALT_ON_ROM_ECC_ERR_EN" offset="0x800" width="8" description="">
		<bitfield id="OVERRIDE_VAL" width="1" begin="4" end="4" resetval="0x0" description="Override MMR value" range="4" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_MEM_MARGINCTRL" acronym="TOP_CTRL_EFUSE_OVERRIDE_MEM_MARGINCTRL" offset="0x804" width="32" description="">
		<bitfield id="BRG_MARGIN" width="2" begin="29" end="28" resetval="0x0" description="Override MMR value" range="29 - 28" rwaccess="RW"/> 
		<bitfield id="BRG_MARGIN_OVERRIDE" width="3" begin="26" end="24" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="26 - 24" rwaccess="RW"/> 
		<bitfield id="BYG_MARGIN" width="2" begin="21" end="20" resetval="0x0" description="Override MMR value" range="21 - 20" rwaccess="RW"/> 
		<bitfield id="BYG_MARGIN_OVERRIDE" width="3" begin="18" end="16" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="GWG_MARGIN" width="4" begin="15" end="12" resetval="0x0" description="Override MMR value" range="15 - 12" rwaccess="RW"/> 
		<bitfield id="GWG_MARGIN_OVERRIDE" width="3" begin="10" end="8" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="10 - 8" rwaccess="RW"/> 
		<bitfield id="GLG_MARGIN" width="2" begin="5" end="4" resetval="0x0" description="Override MMR value" range="5 - 4" rwaccess="RW"/> 
		<bitfield id="GLG_MARGIN_OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_ADC0_TRIM" acronym="TOP_CTRL_EFUSE_OVERRIDE_ADC0_TRIM" offset="0x808" width="32" description="">
		<bitfield id="ADC0_TRIM" width="15" begin="30" end="16" resetval="0x0" description="offset trim of the ADC (3 values each 5 bit for SE-p, SE-m &#38; Diff)" range="30 - 16" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW Value Write 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_ADC1_TRIM" acronym="TOP_CTRL_EFUSE_OVERRIDE_ADC1_TRIM" offset="0x80C" width="32" description="">
		<bitfield id="ADC1_TRIM" width="15" begin="30" end="16" resetval="0x0" description="offset trim of the ADC (3 values each 5 bit for SE-p, SE-m &#38; Diff)" range="30 - 16" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_ADC2_TRIM" acronym="TOP_CTRL_EFUSE_OVERRIDE_ADC2_TRIM" offset="0x810" width="32" description="">
		<bitfield id="ADC2_TRIM" width="15" begin="30" end="16" resetval="0x0" description="offset trim of the ADC (3 values each 5 bit for SE-p, SE-m &#38; Diff)" range="30 - 16" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_ADC3_TRIM" acronym="TOP_CTRL_EFUSE_OVERRIDE_ADC3_TRIM" offset="0x814" width="32" description="">
		<bitfield id="ADC3_TRIM" width="15" begin="30" end="16" resetval="0x0" description="offset trim of the ADC (3 values each 5 bit for SE-p, SE-m &#38; Diff)" range="30 - 16" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_ADC4_TRIM" acronym="TOP_CTRL_EFUSE_OVERRIDE_ADC4_TRIM" offset="0x818" width="32" description="">
		<bitfield id="ADC4_TRIM" width="15" begin="30" end="16" resetval="0x0" description="offset trim of the ADC (3 values each 5 bit for SE-p, SE-m &#38; Diff)" range="30 - 16" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_ADC_CFG_CTRL" acronym="TOP_CTRL_EFUSE_OVERRIDE_ADC_CFG_CTRL" offset="0x81C" width="8" description="">
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_ADC_CFG0" acronym="TOP_CTRL_EFUSE_OVERRIDE_ADC_CFG0" offset="0x820" width="32" description="">
		<bitfield id="ADC_CFG_31_0" width="32" begin="31" end="0" resetval="0x1363498185" description="Family Trim. Will be same for all ADC's. Finalized during Bench/ATE char" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_ADC_CFG1" acronym="TOP_CTRL_EFUSE_OVERRIDE_ADC_CFG1" offset="0x824" width="32" description="">
		<bitfield id="ADC_CFG_63_32" width="32" begin="31" end="0" resetval="0x3495560" description="Family Trim. Will be same for all ADC's. Finalized during Bench/ATE char" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_ADC_CFG2" acronym="TOP_CTRL_EFUSE_OVERRIDE_ADC_CFG2" offset="0x828" width="24" description="">
		<bitfield id="ADC_CFG_87_64" width="24" begin="23" end="0" resetval="0x4194305" description="Family Trim. Will be same for all ADC's. Finalized during Bench/ATE char" range="23 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_CSS01_TRIM_CTRL" acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS01_TRIM_CTRL" offset="0x82C" width="8" description="">
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_CSS01_TRIM" acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS01_TRIM" offset="0x830" width="32" description="">
		<bitfield id="CSS01_TRIM" width="32" begin="31" end="0" resetval="0x0" description="CSS Trim signal" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_CSS23_TRIM_CTRL" acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS23_TRIM_CTRL" offset="0x834" width="8" description="">
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_CSS23_TRIM" acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS23_TRIM" offset="0x838" width="32" description="">
		<bitfield id="CSS23_TRIM" width="32" begin="31" end="0" resetval="0x0" description="CSS Trim signal" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_CSS45_TRIM_CTRL" acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS45_TRIM_CTRL" offset="0x83C" width="8" description="">
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_CSS45_TRIM" acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS45_TRIM" offset="0x840" width="32" description="">
		<bitfield id="CSS45_TRIM" width="32" begin="31" end="0" resetval="0x0" description="CSS Trim signal" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_CSS67_TRIM_CTRL" acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS67_TRIM_CTRL" offset="0x844" width="8" description="">
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_CSS67_TRIM" acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS67_TRIM" offset="0x848" width="32" description="">
		<bitfield id="CSS67_TRIM" width="32" begin="31" end="0" resetval="0x0" description="CSS Trim signal" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_CSS89_TRIM_CTRL" acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS89_TRIM_CTRL" offset="0x84C" width="8" description="">
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_CSS89_TRIM" acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS89_TRIM" offset="0x850" width="32" description="">
		<bitfield id="CSS89_TRIM" width="32" begin="31" end="0" resetval="0x0" description="CSS Trim signal" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_CSS_CFG_CTRL" acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS_CFG_CTRL" offset="0x854" width="8" description="">
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_CSS_CFG0" acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS_CFG0" offset="0x858" width="32" description="">
		<bitfield id="CSS_CFG_31_0" width="32" begin="31" end="0" resetval="0x0" description="Compdac Family trim (all CMPSS a &#38; b)" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_CSS_CFG1" acronym="TOP_CTRL_EFUSE_OVERRIDE_CSS_CFG1" offset="0x85C" width="32" description="">
		<bitfield id="CSS_CFG_0_63_32" width="32" begin="31" end="0" resetval="0x0" description="Compdac Family trim (all CMPSS a &#38; b)" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_DAC_TRIM" acronym="TOP_CTRL_EFUSE_OVERRIDE_DAC_TRIM" offset="0x860" width="32" description="">
		<bitfield id="DAC_TRIM" width="13" begin="28" end="16" resetval="0x0" description="DAC Trim28:24 : [12:8] gain trim; 23:16 :  [7:0] offset trim" range="28 - 16" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_DAC_CFG" acronym="TOP_CTRL_EFUSE_OVERRIDE_DAC_CFG" offset="0x864" width="24" description="">
		<bitfield id="ASYNC_MODE_EN" width="1" begin="24" end="24" resetval="0x0" description="async_mode_en" range="24" rwaccess="RW"/> 
		<bitfield id="IBIAS_CFG" width="2" begin="17" end="16" resetval="0x0" description="ibias_cfg[1:0]" range="17 - 16" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_REFBUF0_TRIM" acronym="TOP_CTRL_EFUSE_OVERRIDE_REFBUF0_TRIM" offset="0x868" width="32" description="">
		<bitfield id="ROK0B_UV_TRIM" width="4" begin="31" end="28" resetval="0x1" description="ROK0B Under voltage threshold trim" range="31 - 28" rwaccess="RW"/> 
		<bitfield id="ROK0B_OV_TRIM" width="4" begin="27" end="24" resetval="0x15" description="ROK0B Over voltage threshold trim" range="27 - 24" rwaccess="RW"/> 
		<bitfield id="ROK0A_UV_TRIM" width="4" begin="23" end="20" resetval="0x13" description="ROK0A Under voltage threshold trim" range="23 - 20" rwaccess="RW"/> 
		<bitfield id="ROK0A_OV_TRIM" width="4" begin="19" end="16" resetval="0x1" description="ROK0A Over voltage threshold trim" range="19 - 16" rwaccess="RW"/> 
		<bitfield id="REF_TRIM" width="8" begin="15" end="8" resetval="0x0" description="Trims output voltage with 1mV steps, +/-30mV, default 0V" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_REFBUF0_CFG" acronym="TOP_CTRL_EFUSE_OVERRIDE_REFBUF0_CFG" offset="0x86C" width="32" description="">
		<bitfield id="ROK0B_VSEL" width="4" begin="27" end="24" resetval="0x13" description="Voltage selection for reference OK comp (1.46V to 1.86V) (ROK0B)" range="27 - 24" rwaccess="RW"/> 
		<bitfield id="ROK0A_VSEL" width="4" begin="23" end="20" resetval="0x0" description="Voltage selection for reference OK comp (1.46V to 1.86V)" range="23 - 20" rwaccess="RW"/> 
		<bitfield id="ADCREF_VSEL" width="4" begin="19" end="16" resetval="0x13" description="Selects output voltage level from 1.46V to 1.86V; default code is 1.8V" range="19 - 16" rwaccess="RW"/> 
		<bitfield id="REFBUF0_CFG" width="7" begin="14" end="8" resetval="0x42" description="Bit0: Debug feature, doubles the current of the 2nd stage. enfbres_pwdBit6-1: adjust current bias for the 1st, 2nd and 3rd stages.trim_ampbias[5:0]" range="14 - 8" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_REFBUF1_TRIM" acronym="TOP_CTRL_EFUSE_OVERRIDE_REFBUF1_TRIM" offset="0x870" width="24" description="">
		<bitfield id="ROK1_UV_TRIM" width="4" begin="23" end="20" resetval="0x1" description="ROK0A Under voltage threshold trim" range="23 - 20" rwaccess="RW"/> 
		<bitfield id="ROK1_OV_TRIM" width="4" begin="19" end="16" resetval="0x15" description="ROK0A Over voltage threshold trim" range="19 - 16" rwaccess="RW"/> 
		<bitfield id="REF_TRIM" width="8" begin="15" end="8" resetval="0x31" description="Trims output voltage with 1mV steps, +/-30mV, default 0V" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_REFBUF1_CFG" acronym="TOP_CTRL_EFUSE_OVERRIDE_REFBUF1_CFG" offset="0x874" width="24" description="">
		<bitfield id="ROK1_VSEL" width="4" begin="23" end="20" resetval="0x0" description="Voltage selection for reference OK comp (1.46V to 1.86V)" range="23 - 20" rwaccess="RW"/> 
		<bitfield id="ADCREF_VSEL" width="4" begin="19" end="16" resetval="0x13" description="Selects output voltage level from 1.46V to 1.86V; default code is 1.8V" range="19 - 16" rwaccess="RW"/> 
		<bitfield id="REFBUF1_CFG" width="7" begin="14" end="8" resetval="0x42" description="Bit0: Debug feature, doubles the current of the 2nd stage. enfbres_pwdBit6-1: adjust current bias for the 1st, 2nd and 3rd stages.trim_ampbias[5:0]" range="14 - 8" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_PMU_CFG" acronym="TOP_CTRL_EFUSE_OVERRIDE_PMU_CFG" offset="0x878" width="32" description="">
		<bitfield id="LDO_DFTC" width="7" begin="30" end="24" resetval="0x9" description="Main LDO(1.8v) Config signals.Bit15: Not UsedBit14: 1 Double current in clampBit13: 1 Local ~200uA load resistor connected to ldooutBit12: 1  Amplifier ok bypassedBit 11-10: Adjust master current mirror in amplifier   2'b11 = 0.67x current   2'b10 = 0.5x current   2'b01 = 2.0x current   2'b00 = 1.0x currentBit9: 1 Allows higher slewing current (should only assert after bootup)" range="30 - 24" rwaccess="RW"/> 
		<bitfield id="BG_DFTC" width="5" begin="20" end="16" resetval="0x0" description="Bandgap DFT controls for debug purposes.Bit7: 1 To short large BJT base resistor to GNDBit6: 1 To short small BJT base resistor to GNDBit5: 1 To turn OFF startup pull NMOSBit4: 1 To turn OFF startup currentBit3: 1  to adjust(increase) BGAMP biasing" range="20 - 16" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_PMU_SPARE_TRIM" acronym="TOP_CTRL_EFUSE_OVERRIDE_PMU_SPARE_TRIM" offset="0x87C" width="32" description="">
		<bitfield id="TRIM" width="10" begin="25" end="16" resetval="0x0" description="PMU spare trim override value{pmu_trim_1p1v&#60;7:6>,pmu_trim_1p1v&#60;19:18>,pmu_trim_1p1v&#60;35:30>}" range="25 - 16" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value for PMU SPARE trimWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_LDO_TRIM" acronym="TOP_CTRL_EFUSE_OVERRIDE_LDO_TRIM" offset="0x880" width="32" description="">
		<bitfield id="LDO_TRIM_OFFSET" width="6" begin="29" end="24" resetval="0x0" description="LDO Fine trim around program point" range="29 - 24" rwaccess="RW"/> 
		<bitfield id="LDO_PROG" width="4" begin="19" end="16" resetval="0x0" description="LDO programming controls. Adjusts nominal LDO output voltage" range="19 - 16" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_BG_TRIM" acronym="TOP_CTRL_EFUSE_OVERRIDE_BG_TRIM" offset="0x884" width="32" description="">
		<bitfield id="BG_TRIMC" width="6" begin="29" end="24" resetval="0x26" description="Bandgap curvture/slope trim bits" range="29 - 24" rwaccess="RW"/> 
		<bitfield id="BG_TRIMMAG" width="4" begin="19" end="16" resetval="0x8" description="Bandgap magnitude trim bits" range="19 - 16" rwaccess="RW"/> 
		<bitfield id="BG_TRIMI" width="8" begin="15" end="8" resetval="0x40" description="[19:18] = Unused[17:12] = Bandgap current trim bits" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_SFTYMON_THRHLD_TRIM_CTRL" acronym="TOP_CTRL_EFUSE_OVERRIDE_SFTYMON_THRHLD_TRIM_CTRL" offset="0x888" width="8" description="">
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_SFTYMON_THRHLD_TRIM0" acronym="TOP_CTRL_EFUSE_OVERRIDE_SFTYMON_THRHLD_TRIM0" offset="0x88C" width="32" description="">
		<bitfield id="C5_LOW_TRIM" width="4" begin="31" end="28" resetval="0x0" description="C5, low side threshold trim setting" range="31 - 28" rwaccess="RW"/> 
		<bitfield id="C5_HIGH_TRIM" width="4" begin="27" end="24" resetval="0x15" description="C5, high side threshold trim setting" range="27 - 24" rwaccess="RW"/> 
		<bitfield id="C3_LOW_TRIM" width="4" begin="23" end="20" resetval="0x0" description="C3, low side threshold trim setting" range="23 - 20" rwaccess="RW"/> 
		<bitfield id="C3_HIGH_TRIM" width="4" begin="19" end="16" resetval="0x15" description="C3, high side threshold trim setting" range="19 - 16" rwaccess="RW"/> 
		<bitfield id="C2_LOW_TRIM" width="4" begin="15" end="12" resetval="0x0" description="C2, low side threshold trim setting" range="15 - 12" rwaccess="RW"/> 
		<bitfield id="C2_HIGH_TRIM" width="4" begin="11" end="8" resetval="0x15" description="C2, high side threshold trim setting" range="11 - 8" rwaccess="RW"/> 
		<bitfield id="C1_LOW_TRIM" width="4" begin="7" end="4" resetval="0x0" description="C1, low side threshold trim setting" range="7 - 4" rwaccess="RW"/> 
		<bitfield id="C1_HIGH_TRIM" width="4" begin="3" end="0" resetval="0x15" description="C1, high side threshold trim setting;" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_SFTYMON_THRHLD_TRIM1" acronym="TOP_CTRL_EFUSE_OVERRIDE_SFTYMON_THRHLD_TRIM1" offset="0x890" width="8" description="">
		<bitfield id="C8_LOW_TRIM" width="4" begin="3" end="0" resetval="0x0" description="C8, low side threshold trim setting" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_RCOSC_TRIM" acronym="TOP_CTRL_EFUSE_OVERRIDE_RCOSC_TRIM" offset="0x894" width="24" description="">
		<bitfield id="FREQ_TRIM" width="7" begin="22" end="16" resetval="0x0" description="RC oscillator frequency trim" range="22 - 16" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_SAFETYMON_SPARE" acronym="TOP_CTRL_EFUSE_SAFETYMON_SPARE" offset="0x898" width="24" description="">
		<bitfield id="VAL" width="8" begin="23" end="16" resetval="0x0" description="SAFETYMON_SPARE trim override value" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_SPARE_1" acronym="TOP_CTRL_EFUSE_SPARE_1" offset="0x89C" width="24" description="">
		<bitfield id="VAL" width="5" begin="20" end="16" resetval="0x0" description="SPARE_1 trim override value" range="20 - 16" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_SPARE_2" acronym="TOP_CTRL_EFUSE_SPARE_2" offset="0x8A0" width="24" description="">
		<bitfield id="VAL" width="5" begin="20" end="16" resetval="0x0" description="SPARE_2 trim override value" range="20 - 16" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_SPARE_3" acronym="TOP_CTRL_EFUSE_SPARE_3" offset="0x8A4" width="24" description="">
		<bitfield id="VAL" width="5" begin="20" end="16" resetval="0x0" description="SPARE_3 trim override value" range="20 - 16" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_SPARE_4" acronym="TOP_CTRL_EFUSE_SPARE_4" offset="0x8A8" width="24" description="">
		<bitfield id="VAL" width="5" begin="20" end="16" resetval="0x0" description="SPARE_4 trim override value" range="20 - 16" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_SPARE_5" acronym="TOP_CTRL_EFUSE_SPARE_5" offset="0x8AC" width="24" description="">
		<bitfield id="VAL" width="5" begin="20" end="16" resetval="0x0" description="SPARE_5 trim override value" range="20 - 16" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_SPARE_6" acronym="TOP_CTRL_EFUSE_SPARE_6" offset="0x8B0" width="24" description="">
		<bitfield id="VAL" width="5" begin="20" end="16" resetval="0x0" description="SPARE_6 trim override value" range="20 - 16" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_SPARE_7" acronym="TOP_CTRL_EFUSE_SPARE_7" offset="0x8B4" width="24" description="">
		<bitfield id="VAL" width="5" begin="20" end="16" resetval="0x0" description="SPARE_6 trim override value" range="20 - 16" rwaccess="RW"/> 
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_TSENSE_TRIM_CTRL" acronym="TOP_CTRL_EFUSE_OVERRIDE_TSENSE_TRIM_CTRL" offset="0x8B8" width="8" description="">
		<bitfield id="OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Override EFUSE Value with SW ValueWrite 3'b000 : EFUSE ValueWrite 3'b111 : MMR Value" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_TSENSE_TRIM" acronym="TOP_CTRL_EFUSE_OVERRIDE_TSENSE_TRIM" offset="0x8BC" width="32" description="">
		<bitfield id="VPTAT_RTRIM" width="2" begin="31" end="30" resetval="0x3" description="TS: Vptat R trim (PTAT voltage resistor trim)" range="31 - 30" rwaccess="RW"/> 
		<bitfield id="TSHUT_TRIM" width="6" begin="29" end="24" resetval="0x16" description="Tshut Temperature C (Shutdown temperature trim)" range="29 - 24" rwaccess="RW"/> 
		<bitfield id="DTRTEMPS" width="8" begin="23" end="16" resetval="0x5" description="RDAC offset trim" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DTRBGAPV" width="8" begin="15" end="8" resetval="0x0" description="TS Bandgap magnitude trim" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DTRBGAPC" width="8" begin="7" end="0" resetval="0x0" description="TS Bandgap curvature trim" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_EFUSE_OVERRIDE_PLL_TRIM" acronym="TOP_CTRL_EFUSE_OVERRIDE_PLL_TRIM" offset="0x8C0" width="32" description="">
		<bitfield id="PER_NWELLTRIM_OVERRIDE_VAL" width="5" begin="28" end="24" resetval="0x9" description="Peripheral ADPLL trim override value when  per_adpll_trim_override is programmed" range="28 - 24" rwaccess="RW"/> 
		<bitfield id="PER_NWELLTRIM_OVERRIDE" width="3" begin="18" end="16" resetval="0x0" description="Peripheral ADPLL trim value is overridden by per_adpll_trim_override_val when this bit is programmed 1" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="CORE_NWELLTRIM_OVERRIDE_VAL" width="5" begin="12" end="8" resetval="0x9" description="Core ADPLL trim override value when  core_adpll_trim_override is programmed" range="12 - 8" rwaccess="RW"/> 
		<bitfield id="CORE_NWELLTRIM_OVERRIDE" width="3" begin="2" end="0" resetval="0x0" description="Core ADPLL trim value is overridden by core_adpll_trim_override_val when this bit is programmed 1" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_ADC_REFBUF0_CTRL" acronym="TOP_CTRL_ADC_REFBUF0_CTRL" offset="0xC00" width="8" description="">
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x0" description="Enables adc reference 0, mask hhv before enable000: Disable111 : Enable" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_ADC_REFBUF1_CTRL" acronym="TOP_CTRL_ADC_REFBUF1_CTRL" offset="0xC04" width="8" description="">
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x0" description="Enables adc reference 0, mask hhv before enable000: Disable111 : Enable" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_ADC_REF_COMP_CTRL" acronym="TOP_CTRL_ADC_REF_COMP_CTRL" offset="0xC08" width="16" description="">
		<bitfield id="ADC34_REFOK_EN" width="3" begin="10" end="8" resetval="0x0" description="enables reference comparators (ROK1). This monitors adc3 &#38; adc4 refernc" range="10 - 8" rwaccess="RW"/> 
		<bitfield id="ADC12_REFOK_EN" width="3" begin="6" end="4" resetval="0x0" description="enables reference comparators (ROK0B). This monitors adc1 &#38; adc2 refernce" range="6 - 4" rwaccess="RW"/> 
		<bitfield id="ADC0_REFOK_EN" width="3" begin="2" end="0" resetval="0x0" description="enables reference comparators (ROK0). This monitors adc0 refernce" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_ADC_REF_GOOD_STATUS" acronym="TOP_CTRL_ADC_REF_GOOD_STATUS" offset="0xC0C" width="8" description="">
		<bitfield id="ADC34_REF_UV_GOOD" width="1" begin="5" end="5" resetval="0x1" description="Under Voltage check OK" range="5" rwaccess="RO"/> 
		<bitfield id="ADC34_REF_OV_GOOD" width="1" begin="4" end="4" resetval="0x1" description="Over voltage check OK" range="4" rwaccess="RO"/> 
		<bitfield id="ADC12_REF_UV_GOOD" width="1" begin="3" end="3" resetval="0x1" description="Under Voltage check OK" range="3" rwaccess="RO"/> 
		<bitfield id="ADC12_REF_OV_GOOD" width="1" begin="2" end="2" resetval="0x1" description="Over voltage check OK" range="2" rwaccess="RO"/> 
		<bitfield id="ADC0_REF_UV_GOOD" width="1" begin="1" end="1" resetval="0x1" description="Under Voltage check OK" range="1" rwaccess="RO"/> 
		<bitfield id="ADC0_REF_OV_GOOD" width="1" begin="0" end="0" resetval="0x1" description="Over voltage check OK" range="0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_VMON_CTRL" acronym="TOP_CTRL_VMON_CTRL" offset="0xC10" width="32" description="">
		<bitfield id="CMP8_EN" width="3" begin="26" end="24" resetval="0x7" description="VMON EN" range="26 - 24" rwaccess="RW"/> 
		<bitfield id="CMP7_EN" width="3" begin="22" end="20" resetval="0x7" description="VMON EN" range="22 - 20" rwaccess="RW"/> 
		<bitfield id="CMP5_EN" width="3" begin="18" end="16" resetval="0x7" description="VMON EN" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="CMP3_EN" width="3" begin="14" end="12" resetval="0x7" description="VMON EN" range="14 - 12" rwaccess="RW"/> 
		<bitfield id="CMP2_EN" width="3" begin="10" end="8" resetval="0x7" description="VMON EN" range="10 - 8" rwaccess="RW"/> 
		<bitfield id="CMP1_EN" width="3" begin="6" end="4" resetval="0x7" description="VMON EN" range="6 - 4" rwaccess="RW"/> 
		<bitfield id="CMP0_EN" width="3" begin="2" end="0" resetval="0x7" description="VMON EN" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_VMON_STAT" acronym="TOP_CTRL_VMON_STAT" offset="0xC14" width="16" description="">
		<bitfield id="CMP8_UV_OK" width="1" begin="10" end="10" resetval="0x1" description="VMON OK" range="10" rwaccess="RO"/> 
		<bitfield id="CMP7_UV_OK" width="1" begin="9" end="9" resetval="0x1" description="VMON OK" range="9" rwaccess="RO"/> 
		<bitfield id="CMP5_UV_OK" width="1" begin="8" end="8" resetval="0x1" description="VMON OK" range="8" rwaccess="RO"/> 
		<bitfield id="CMP5_OV_OK" width="1" begin="7" end="7" resetval="0x1" description="VMON OK" range="7" rwaccess="RO"/> 
		<bitfield id="CMP3_UV_OK" width="1" begin="6" end="6" resetval="0x1" description="VMON OK" range="6" rwaccess="RO"/> 
		<bitfield id="CMP3_OV_OK" width="1" begin="5" end="5" resetval="0x1" description="VMON OK" range="5" rwaccess="RO"/> 
		<bitfield id="CMP2_UV_OK" width="1" begin="4" end="4" resetval="0x1" description="VMON OK" range="4" rwaccess="RO"/> 
		<bitfield id="CMP2_OV_OK" width="1" begin="3" end="3" resetval="0x1" description="VMON OK" range="3" rwaccess="RO"/> 
		<bitfield id="CMP1_UV_OK" width="1" begin="2" end="2" resetval="0x1" description="VMON OK" range="2" rwaccess="RO"/> 
		<bitfield id="CMP1_OV_OK" width="1" begin="1" end="1" resetval="0x1" description="VMON OK" range="1" rwaccess="RO"/> 
		<bitfield id="CMP0_UV_OK" width="1" begin="0" end="0" resetval="0x1" description="VMON OK" range="0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_PMU_COARSE_STAT" acronym="TOP_CTRL_PMU_COARSE_STAT" offset="0xC18" width="8" description="">
		<bitfield id="VSUP18_RDY" width="1" begin="3" end="3" resetval="0x1" description="Coarse VMON OK" range="3" rwaccess="RO"/> 
		<bitfield id="VCORE_RDY" width="1" begin="2" end="2" resetval="0x1" description="Coarse VMON OK" range="2" rwaccess="RO"/> 
		<bitfield id="LDO_RDY" width="1" begin="1" end="1" resetval="0x1" description="Coarse VMON OK" range="1" rwaccess="RO"/> 
		<bitfield id="BG_RDY" width="1" begin="0" end="0" resetval="0x1" description="Coarse VMON OK" range="0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_MASK_VMON_ERROR_ESM_H" acronym="TOP_CTRL_MASK_VMON_ERROR_ESM_H" offset="0xC20" width="16" description="">
		<bitfield id="ADC34_REF_UV_MASK" width="1" begin="16" end="16" resetval="0x1" description="VMON Error Mask to ESM" range="16" rwaccess="RW"/> 
		<bitfield id="ADC34_REF_OV_MASK" width="1" begin="15" end="15" resetval="0x1" description="VMON Error Mask to ESM" range="15" rwaccess="RW"/> 
		<bitfield id="ADC12_REF_UV_MASK" width="1" begin="14" end="14" resetval="0x1" description="VMON Error Mask to ESM" range="14" rwaccess="RW"/> 
		<bitfield id="ADC12_REF_OV_MASK" width="1" begin="13" end="13" resetval="0x1" description="VMON Error Mask to ESM" range="13" rwaccess="RW"/> 
		<bitfield id="ADC0_REF_UV_MASK" width="1" begin="12" end="12" resetval="0x1" description="VMON Error Mask to ESM" range="12" rwaccess="RW"/> 
		<bitfield id="ADC0_REF_OV_MASK" width="1" begin="11" end="11" resetval="0x1" description="VMON Error Mask to ESM" range="11" rwaccess="RW"/> 
		<bitfield id="CMP8_UV_ERR_MASK" width="1" begin="10" end="10" resetval="0x1" description="VMON Error Mask to ESM" range="10" rwaccess="RW"/> 
		<bitfield id="CMP7_UV_ERR_MASK" width="1" begin="9" end="9" resetval="0x1" description="VMON Error Mask to ESM" range="9" rwaccess="RW"/> 
		<bitfield id="CMP5_UV_ERR_MASK" width="1" begin="8" end="8" resetval="0x1" description="VMON Error Mask to ESM" range="8" rwaccess="RW"/> 
		<bitfield id="CMP5_OV_ERR_MASK" width="1" begin="7" end="7" resetval="0x1" description="VMON Error Mask to ESM" range="7" rwaccess="RW"/> 
		<bitfield id="CMP3_UV_ERR_MASK" width="1" begin="6" end="6" resetval="0x1" description="VMON Error Mask to ESM" range="6" rwaccess="RW"/> 
		<bitfield id="CMP3_OV_ERR_MASK" width="1" begin="5" end="5" resetval="0x1" description="VMON Error Mask to ESM" range="5" rwaccess="RW"/> 
		<bitfield id="CMP2_UV_ERR_MASK" width="1" begin="4" end="4" resetval="0x1" description="VMON Error Mask to ESM" range="4" rwaccess="RW"/> 
		<bitfield id="CMP2_OV_ERR_MASK" width="1" begin="3" end="3" resetval="0x1" description="VMON Error Mask to ESM" range="3" rwaccess="RW"/> 
		<bitfield id="CMP1_UV_ERR_NASK" width="1" begin="2" end="2" resetval="0x1" description="VMON Error Mask to ESM" range="2" rwaccess="RW"/> 
		<bitfield id="CMP1_OV_ERR_MASK" width="1" begin="1" end="1" resetval="0x1" description="VMON Error Mask to ESM" range="1" rwaccess="RW"/> 
		<bitfield id="CMP0_UV_ERR_MASK" width="1" begin="0" end="0" resetval="0x1" description="VMON Error Mask to ESM" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_MASK_VMON_ERROR_ESM_L" acronym="TOP_CTRL_MASK_VMON_ERROR_ESM_L" offset="0xC24" width="16" description="">
		<bitfield id="ADC34_REF_UV_MASK" width="1" begin="16" end="16" resetval="0x1" description="VMON Error Mask to INTR" range="16" rwaccess="RW"/> 
		<bitfield id="ADC34_REF_OV_MASK" width="1" begin="15" end="15" resetval="0x1" description="VMON Error Mask to INTR" range="15" rwaccess="RW"/> 
		<bitfield id="ADC12_REF_UV_MASK" width="1" begin="14" end="14" resetval="0x1" description="VMON Error Mask to INTR" range="14" rwaccess="RW"/> 
		<bitfield id="ADC12_REF_OV_MASK" width="1" begin="13" end="13" resetval="0x1" description="VMON Error Mask to INTR" range="13" rwaccess="RW"/> 
		<bitfield id="ADC0_REF_UV_MASK" width="1" begin="12" end="12" resetval="0x1" description="VMON Error Mask to INTR" range="12" rwaccess="RW"/> 
		<bitfield id="ADC0_REF_OV_MASK" width="1" begin="11" end="11" resetval="0x1" description="VMON Error Mask to INTR" range="11" rwaccess="RW"/> 
		<bitfield id="CMP8_UV_ERR_MASK" width="1" begin="10" end="10" resetval="0x1" description="VMON Error Mask to INTR" range="10" rwaccess="RW"/> 
		<bitfield id="CMP7_UV_ERR_MASK" width="1" begin="9" end="9" resetval="0x1" description="VMON Error Mask to INTR" range="9" rwaccess="RW"/> 
		<bitfield id="CMP5_UV_ERR_MASK" width="1" begin="8" end="8" resetval="0x1" description="VMON Error Mask to INTR" range="8" rwaccess="RW"/> 
		<bitfield id="CMP5_OV_ERR_MASK" width="1" begin="7" end="7" resetval="0x1" description="VMON Error Mask to INTR" range="7" rwaccess="RW"/> 
		<bitfield id="CMP3_UV_ERR_MASK" width="1" begin="6" end="6" resetval="0x1" description="VMON Error Mask to INTR" range="6" rwaccess="RW"/> 
		<bitfield id="CMP3_OV_ERR_MASK" width="1" begin="5" end="5" resetval="0x1" description="VMON Error Mask to INTR" range="5" rwaccess="RW"/> 
		<bitfield id="CMP2_UV_ERR_MASK" width="1" begin="4" end="4" resetval="0x1" description="VMON Error Mask to INTR" range="4" rwaccess="RW"/> 
		<bitfield id="CMP2_OV_ERR_MASK" width="1" begin="3" end="3" resetval="0x1" description="VMON Error Mask to INTR" range="3" rwaccess="RW"/> 
		<bitfield id="CMP1_UV_ERR_NASK" width="1" begin="2" end="2" resetval="0x1" description="VMON Error Mask to INTR" range="2" rwaccess="RW"/> 
		<bitfield id="CMP1_OV_ERR_MASK" width="1" begin="1" end="1" resetval="0x1" description="VMON Error Mask to INTR" range="1" rwaccess="RW"/> 
		<bitfield id="CMP0_UV_ERR_MASK" width="1" begin="0" end="0" resetval="0x1" description="VMON Error Mask to INTR" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_MASK_ANA_ISO" acronym="TOP_CTRL_MASK_ANA_ISO" offset="0xC30" width="8" description="">
		<bitfield id="MASK" width="3" begin="2" end="0" resetval="0x0" description="Mask the Ana ISO generating SOC reset due to a glitch on VDD OK.Used during Trim updates to the analog or during ADC Refbuf enable" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_VMON_FILTER_CTRL" acronym="TOP_CTRL_VMON_FILTER_CTRL" offset="0xC34" width="8" description="">
		<bitfield id="SELECT_VALUE" width="2" begin="1" end="0" resetval="0x0" description="VMON FILTER control select00 : no filtering (default)01 : filtering for 4.8us10 : filtering for 9.6us11 : filtering for 14.4us" range="1 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_TSENSE_CFG" acronym="TOP_CTRL_TSENSE_CFG" offset="0xD00" width="32" description="">
		<bitfield id="TMPSOFF" width="1" begin="28" end="28" resetval="0x1" description="Temperature sensor off0 : on1 : off" range="28" rwaccess="RW"/> 
		<bitfield id="BGROFF" width="1" begin="24" end="24" resetval="0x1" description="BandGap on/off control 1 : off 0 : on" range="24" rwaccess="RW"/> 
		<bitfield id="AIPOFF" width="1" begin="20" end="20" resetval="0x1" description="1 : iddq mode select 0 : normal mode" range="20" rwaccess="RW"/> 
		<bitfield id="SNSR_MX_HIZ" width="1" begin="16" end="16" resetval="0x1" description="sensor mux hiz control0 : normal operation. Mux will select either one of the anlaog sensor  1 : mux  will be high impedence" range="16" rwaccess="RW"/> 
		<bitfield id="DELAY" width="6" begin="13" end="8" resetval="0x0" description="number of wait clock cycles between each TMPS Readout. Configure a Non zero value as delay value since configuring 0 is not allowed" range="13 - 8" rwaccess="RW"/> 
		<bitfield id="SENSOR_SEL" width="4" begin="7" end="4" resetval="0x0" description="Sensor Selection sensor enable bits for each sensor 0 : sensor disable 1 : sensor enablebit 3: temp_sensor3bit 2: temp_sensor2bit 1: temp_sensor1bit 0: temp_sensor0" range="7 - 4" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Temperature controller enable" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_TSENSE_STATUS" acronym="TOP_CTRL_TSENSE_STATUS" offset="0xD04" width="8" description="">
		<bitfield id="S1_COLD" width="1" begin="6" end="6" resetval="0x0" description="temperature Sensor 1 cold event detect0 : event not occured1 : event occurred" range="6" rwaccess="RO"/> 
		<bitfield id="S1_HOT" width="1" begin="5" end="5" resetval="0x0" description="temperature Sensor 1 hot event detect0 : event not occured1 : event occurred" range="5" rwaccess="RO"/> 
		<bitfield id="S1_LOW_THRHLD" width="1" begin="4" end="4" resetval="0x0" description="temperature Sensor 1 low threshold event detect0 : event not occured1 : event occurred" range="4" rwaccess="RO"/> 
		<bitfield id="S0_COLD" width="1" begin="2" end="2" resetval="0x0" description="temperature Sensor 0 cold event detect0 : event not occured1 : event occurred" range="2" rwaccess="RO"/> 
		<bitfield id="S0_HOT" width="1" begin="1" end="1" resetval="0x0" description="temperature Sensor 0 hot event detect0 : event not occured1 : event occurred" range="1" rwaccess="RO"/> 
		<bitfield id="S0_LOW_THRHLD" width="1" begin="0" end="0" resetval="0x0" description="temperature Sensor 0 low threshold event detect0 : event not occured1 : event occurred" range="0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TSENSE_STATUS_RAW" acronym="TOP_CTRL_TSENSE_STATUS_RAW" offset="0xD08" width="8" description="">
		<bitfield id="S1_COLD" width="1" begin="6" end="6" resetval="0x0" description="temperature Sensor 1 cold event detect0 : event not occured1 : event occurred" range="6" rwaccess="RO"/> 
		<bitfield id="S1_HOT" width="1" begin="5" end="5" resetval="0x0" description="temperature Sensor 1 hot event detect0 : event not occured1 : event occurred" range="5" rwaccess="RO"/> 
		<bitfield id="S1_LOW_THRHLD" width="1" begin="4" end="4" resetval="0x0" description="temperature Sensor 1 low threshold event detect0 : event not occured1 : event occurred" range="4" rwaccess="RO"/> 
		<bitfield id="S0_COLD" width="1" begin="2" end="2" resetval="0x0" description="temperature Sensor 0 cold event detect0 : event not occured1 : event occurred" range="2" rwaccess="RO"/> 
		<bitfield id="S0_HOT" width="1" begin="1" end="1" resetval="0x0" description="temperature Sensor 0 hot event detect0 : event not occured1 : event occurred" range="1" rwaccess="RO"/> 
		<bitfield id="S0_LOW_THRHLD" width="1" begin="0" end="0" resetval="0x0" description="temperature Sensor 0 low threshold event detect0 : event not occured1 : event occurred" range="0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TSENSE0_TSHUT" acronym="TOP_CTRL_TSENSE0_TSHUT" offset="0xD10" width="32" description="">
		<bitfield id="EFUSE_OVERRIDE" width="3" begin="31" end="29" resetval="0x0" description="Efuse override000 -- Value from EFUSE is used as tshut hot and tshut cold thresholds111 - Overide value takes effect" range="31 - 29" rwaccess="RW"/> 
		<bitfield id="TSHUT_THRHLD_HOT" width="8" begin="23" end="16" resetval="0x0" description="tshut hot threshold. Reads efuse value untill overwritten with override = 111" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="TSHUT_THRSHLD_COLD" width="8" begin="7" end="0" resetval="0x0" description="tshut cold threshold. Reads efuse value untill overwritten with override = 111" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_TSENSE0_ALERT" acronym="TOP_CTRL_TSENSE0_ALERT" offset="0xD14" width="24" description="">
		<bitfield id="ALERT_THRHLD_HOT" width="8" begin="23" end="16" resetval="0x0" description="hot threshold/high temp threshold" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="ALERT_THRHLD_COLD" width="8" begin="7" end="0" resetval="0x0" description="cold threshold/low temp threshold" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_TSENSE0_CNTL" acronym="TOP_CTRL_TSENSE0_CNTL" offset="0xD18" width="24" description="">
		<bitfield id="MASK_LOW_THRHLD" width="1" begin="24" end="24" resetval="0x0" description="mask low threshold comparator output" range="24" rwaccess="RW"/> 
		<bitfield id="MASK_COLD" width="1" begin="20" end="20" resetval="0x1" description="mask cold comparator output" range="20" rwaccess="RW"/> 
		<bitfield id="MASK_HOT" width="1" begin="16" end="16" resetval="0x0" description="Mask hot comparator output" range="16" rwaccess="RW"/> 
		<bitfield id="ACCU_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="accumulator clear" range="8" rwaccess="RW"/> 
		<bitfield id="FIFO_FREEZE" width="1" begin="4" end="4" resetval="0x0" description="fifo freeze" range="4" rwaccess="RW"/> 
		<bitfield id="FIFO_CLEAR" width="1" begin="0" end="0" resetval="0x0" description="fifo clear" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_TSENSE0_RESULT" acronym="TOP_CTRL_TSENSE0_RESULT" offset="0xD1C" width="16" description="">
		<bitfield id="ECOZ" width="1" begin="16" end="16" resetval="0x0" description="Conversion in Progress.1 : Conversion on going0 : conversion completed" range="16" rwaccess="RO"/> 
		<bitfield id="DTEMP" width="8" begin="7" end="0" resetval="0x0" description="Temp Code readout" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TSENSE0_DATA0" acronym="TOP_CTRL_TSENSE0_DATA0" offset="0xD20" width="32" description="">
		<bitfield id="TAG" width="24" begin="31" end="8" resetval="0x0" description="tag 0" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="fifo data 0" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TSENSE0_DATA1" acronym="TOP_CTRL_TSENSE0_DATA1" offset="0xD24" width="32" description="">
		<bitfield id="TAG" width="24" begin="31" end="8" resetval="0x0" description="tag 1" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="fifo data 1" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TSENSE0_DATA2" acronym="TOP_CTRL_TSENSE0_DATA2" offset="0xD28" width="32" description="">
		<bitfield id="TAG" width="24" begin="31" end="8" resetval="0x0" description="tag 2" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="fifo data 2" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TSENSE0_DATA3" acronym="TOP_CTRL_TSENSE0_DATA3" offset="0xD2C" width="32" description="">
		<bitfield id="TAG" width="24" begin="31" end="8" resetval="0x0" description="tag 3" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="fifo data 3" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TSENSE0_ACCU" acronym="TOP_CTRL_TSENSE0_ACCU" offset="0xD30" width="32" description="">
		<bitfield id="CUMUL" width="32" begin="31" end="0" resetval="0x0" description="cumulative sum of past DTEMPs" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TSENSE1_TSHUT" acronym="TOP_CTRL_TSENSE1_TSHUT" offset="0xD40" width="32" description="">
		<bitfield id="EFUSE_OVERRIDE" width="3" begin="31" end="29" resetval="0x0" description="Efuse override000 -- Value from EFUSE is used as tshut hot and tshut cold thresholds111 - Overide value takes effect" range="31 - 29" rwaccess="RW"/> 
		<bitfield id="TSHUT_THRHLD_HOT" width="8" begin="23" end="16" resetval="0x0" description="tshut hot threshold. Reads efuse value untill overwritten with override = 111" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="TSHUT_THRSHLD_COLD" width="8" begin="7" end="0" resetval="0x0" description="tshut cold threshold. Reads efuse value untill overwritten with override = 111" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_TSENSE1_ALERT" acronym="TOP_CTRL_TSENSE1_ALERT" offset="0xD44" width="24" description="">
		<bitfield id="ALERT_THRHLD_HOT" width="8" begin="23" end="16" resetval="0x0" description="hot threshold/high temp threshold" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="ALERT_THRHLD_COLD" width="8" begin="7" end="0" resetval="0x0" description="cold threshold/low temp threshold" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_TSENSE1_CNTL" acronym="TOP_CTRL_TSENSE1_CNTL" offset="0xD48" width="24" description="">
		<bitfield id="MASK_LOW_THRHLD" width="1" begin="24" end="24" resetval="0x0" description="mask low threshold comparator output" range="24" rwaccess="RW"/> 
		<bitfield id="MASK_COLD" width="1" begin="20" end="20" resetval="0x1" description="mask cold comparator output" range="20" rwaccess="RW"/> 
		<bitfield id="MASK_HOT" width="1" begin="16" end="16" resetval="0x0" description="Mask hot comparator output" range="16" rwaccess="RW"/> 
		<bitfield id="ACCU_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="accumulator clear" range="8" rwaccess="RW"/> 
		<bitfield id="FIFO_FREEZE" width="1" begin="4" end="4" resetval="0x0" description="fifo freeze" range="4" rwaccess="RW"/> 
		<bitfield id="FIFO_CLEAR" width="1" begin="0" end="0" resetval="0x0" description="fifo clear" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_TSENSE1_RESULT" acronym="TOP_CTRL_TSENSE1_RESULT" offset="0xD4C" width="16" description="">
		<bitfield id="ECOZ" width="1" begin="16" end="16" resetval="0x0" description="Conversion in Progress.1 : Conversion on going0 : conversion completed" range="16" rwaccess="RO"/> 
		<bitfield id="DTEMP" width="8" begin="7" end="0" resetval="0x0" description="Temp Code readout" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TSENSE1_DATA0" acronym="TOP_CTRL_TSENSE1_DATA0" offset="0xD50" width="32" description="">
		<bitfield id="TAG" width="24" begin="31" end="8" resetval="0x0" description="tag 0" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="fifo data 0" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TSENSE1_DATA1" acronym="TOP_CTRL_TSENSE1_DATA1" offset="0xD54" width="32" description="">
		<bitfield id="TAG" width="24" begin="31" end="8" resetval="0x0" description="tag 1" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="fifo data 1" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TSENSE1_DATA2" acronym="TOP_CTRL_TSENSE1_DATA2" offset="0xD58" width="32" description="">
		<bitfield id="TAG" width="24" begin="31" end="8" resetval="0x0" description="tag 2" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="fifo data 2" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TSENSE1_DATA3" acronym="TOP_CTRL_TSENSE1_DATA3" offset="0xD5C" width="32" description="">
		<bitfield id="TAG" width="24" begin="31" end="8" resetval="0x0" description="tag 3" range="31 - 8" rwaccess="RO"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="fifo data 3" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TSENSE1_ACCU" acronym="TOP_CTRL_TSENSE1_ACCU" offset="0xD60" width="32" description="">
		<bitfield id="CUMUL" width="32" begin="31" end="0" resetval="0x0" description="cumulative sum of past DTEMPs" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TSENSE2_RESULT" acronym="TOP_CTRL_TSENSE2_RESULT" offset="0xD7C" width="16" description="">
		<bitfield id="ECOZ" width="1" begin="16" end="16" resetval="0x0" description="Conversion in Progress.1 : Conversion on going0 : conversion completed" range="16" rwaccess="RO"/> 
		<bitfield id="DTEMP" width="8" begin="7" end="0" resetval="0x0" description="Temp Code readout" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_TSENSE3_RESULT" acronym="TOP_CTRL_TSENSE3_RESULT" offset="0xDAC" width="16" description="">
		<bitfield id="ECOZ" width="1" begin="16" end="16" resetval="0x0" description="Conversion in Progress.1 : Conversion on going0 : conversion completed" range="16" rwaccess="RO"/> 
		<bitfield id="DTEMP" width="8" begin="7" end="0" resetval="0x0" description="Temp Code readout" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_DFT_ATB_GLOBALEN_ADC_CSS" acronym="TOP_CTRL_DFT_ATB_GLOBALEN_ADC_CSS" offset="0xE00" width="8" description="">
		<bitfield id="ATB_GLOBALEN_ADC4_CSS" width="1" begin="4" end="4" resetval="0x0" description="ADC does not use 3V ATB This signal is used to enable master 3V &#38; 1.8V switch (gates all cmpss 3V ATB access and cmpss+adc 1.8V atb access)" range="4" rwaccess="RW"/> 
		<bitfield id="ATB_GLOBALEN_ADC3_CSS" width="1" begin="3" end="3" resetval="0x0" description="ADC does not use 3V ATB This signal is used to enable master 3V &#38; 1.8V switch (gates all cmpss 3V ATB access and cmpss+adc 1.8V atb access)" range="3" rwaccess="RW"/> 
		<bitfield id="ATB_GLOBALEN_ADC2_CSS" width="1" begin="2" end="2" resetval="0x0" description="ADC does not use 3V ATB This signal is used to enable master 3V &#38; 1.8V switch (gates all cmpss 3V ATB access and cmpss+adc 1.8V atb access)" range="2" rwaccess="RW"/> 
		<bitfield id="ATB_GLOBALEN_ADC1_CSS" width="1" begin="1" end="1" resetval="0x0" description="ADC does not use 3V ATB This signal is used to enable master 3V &#38; 1.8V switch (gates all cmpss 3V ATB access and cmpss+adc 1.8V atb access)" range="1" rwaccess="RW"/> 
		<bitfield id="ATB_GLOBALEN_ADC0_CSS" width="1" begin="0" end="0" resetval="0x0" description="ADC does not use 3V ATB This signal is used to enable master 3V &#38; 1.8V switch (gates all cmpss 3V ATB access and cmpss+adc 1.8V atb access)" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_DFT_ATB0_MASTEREN_ADC_CSS_DAC" acronym="TOP_CTRL_DFT_ATB0_MASTEREN_ADC_CSS_DAC" offset="0xE04" width="32" description="">
		<bitfield id="DAC_ATB0_MASTEREN" width="1" begin="25" end="25" resetval="0x0" description="Master Enable : atb0 of dac12" range="25" rwaccess="RW"/> 
		<bitfield id="CSS4B1_ATB0_MASTEREN" width="1" begin="24" end="24" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-b1" range="24" rwaccess="RW"/> 
		<bitfield id="CSS3B1_ATB0_MASTEREN" width="1" begin="23" end="23" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-b1" range="23" rwaccess="RW"/> 
		<bitfield id="CSS2B1_ATB0_MASTEREN" width="1" begin="22" end="22" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-b1" range="22" rwaccess="RW"/> 
		<bitfield id="CSS1B1_ATB0_MASTEREN" width="1" begin="21" end="21" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-b1" range="21" rwaccess="RW"/> 
		<bitfield id="CSS0B1_ATB0_MASTEREN" width="1" begin="20" end="20" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-b1" range="20" rwaccess="RW"/> 
		<bitfield id="CSS4B0_ATB0_MASTEREN" width="1" begin="19" end="19" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-b0" range="19" rwaccess="RW"/> 
		<bitfield id="CSS3B0_ATB0_MASTEREN" width="1" begin="18" end="18" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-b0" range="18" rwaccess="RW"/> 
		<bitfield id="CSS2B0_ATB0_MASTEREN" width="1" begin="17" end="17" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-b0" range="17" rwaccess="RW"/> 
		<bitfield id="CSS1B0_ATB0_MASTEREN" width="1" begin="16" end="16" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-b0" range="16" rwaccess="RW"/> 
		<bitfield id="CSS0B0_ATB0_MASTEREN" width="1" begin="15" end="15" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-b0" range="15" rwaccess="RW"/> 
		<bitfield id="CSS4A1_ATB0_MASTEREN" width="1" begin="14" end="14" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-a1" range="14" rwaccess="RW"/> 
		<bitfield id="CSS3A1_ATB0_MASTEREN" width="1" begin="13" end="13" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-a1" range="13" rwaccess="RW"/> 
		<bitfield id="CSS2A1_ATB0_MASTEREN" width="1" begin="12" end="12" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-a1" range="12" rwaccess="RW"/> 
		<bitfield id="CSS1A1_ATB0_MASTEREN" width="1" begin="11" end="11" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-a1" range="11" rwaccess="RW"/> 
		<bitfield id="CSS0A1_ATB0_MASTEREN" width="1" begin="10" end="10" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-a1" range="10" rwaccess="RW"/> 
		<bitfield id="CSS4A0_ATB0_MASTEREN" width="1" begin="9" end="9" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-a0" range="9" rwaccess="RW"/> 
		<bitfield id="CSS3A0_ATB0_MASTEREN" width="1" begin="8" end="8" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-a0" range="8" rwaccess="RW"/> 
		<bitfield id="CSS2A0_ATB0_MASTEREN" width="1" begin="7" end="7" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-a0" range="7" rwaccess="RW"/> 
		<bitfield id="CSS1A0_ATB0_MASTEREN" width="1" begin="6" end="6" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-a0" range="6" rwaccess="RW"/> 
		<bitfield id="CSS0A0_ATB0_MASTEREN" width="1" begin="5" end="5" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-a0" range="5" rwaccess="RW"/> 
		<bitfield id="ADC4_ATB0_MASTEREN" width="1" begin="4" end="4" resetval="0x0" description="Master Enable : atb0 of corresponding adc" range="4" rwaccess="RW"/> 
		<bitfield id="ADC3_ATB0_MASTEREN" width="1" begin="3" end="3" resetval="0x0" description="Master Enable : atb0 of corresponding adc" range="3" rwaccess="RW"/> 
		<bitfield id="ADC2_ATB0_MASTEREN" width="1" begin="2" end="2" resetval="0x0" description="Master Enable : atb0 of corresponding adc" range="2" rwaccess="RW"/> 
		<bitfield id="ADC1_ATB0_MASTEREN" width="1" begin="1" end="1" resetval="0x0" description="Master Enable : atb0 of corresponding adc" range="1" rwaccess="RW"/> 
		<bitfield id="ADC0_ATB0_MASTEREN" width="1" begin="0" end="0" resetval="0x0" description="Master Enable : atb0 of corresponding adc" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_DFT_ATB1_MASTEREN_ADC_CSS_DAC" acronym="TOP_CTRL_DFT_ATB1_MASTEREN_ADC_CSS_DAC" offset="0xE08" width="32" description="">
		<bitfield id="DAC_ATB1_MASTEREN" width="1" begin="25" end="25" resetval="0x0" description="Master Enable : atb0 of dac12" range="25" rwaccess="RW"/> 
		<bitfield id="CSS4B1_ATB1_MASTEREN" width="1" begin="24" end="24" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-b1" range="24" rwaccess="RW"/> 
		<bitfield id="CSS3B1_ATB1_MASTEREN" width="1" begin="23" end="23" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-b1" range="23" rwaccess="RW"/> 
		<bitfield id="CSS2B1_ATB1_MASTEREN" width="1" begin="22" end="22" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-b1" range="22" rwaccess="RW"/> 
		<bitfield id="CSS1B1_ATB1_MASTEREN" width="1" begin="21" end="21" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-b1" range="21" rwaccess="RW"/> 
		<bitfield id="CSS0B1_ATB1_MASTEREN" width="1" begin="20" end="20" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-b1" range="20" rwaccess="RW"/> 
		<bitfield id="CSS4B0_ATB1_MASTEREN" width="1" begin="19" end="19" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-b0" range="19" rwaccess="RW"/> 
		<bitfield id="CSS3B0_ATB1_MASTEREN" width="1" begin="18" end="18" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-b0" range="18" rwaccess="RW"/> 
		<bitfield id="CSS2B0_ATB1_MASTEREN" width="1" begin="17" end="17" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-b0" range="17" rwaccess="RW"/> 
		<bitfield id="CSS1B0_ATB1_MASTEREN" width="1" begin="16" end="16" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-b0" range="16" rwaccess="RW"/> 
		<bitfield id="CSS0B0_ATB1_MASTEREN" width="1" begin="15" end="15" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-b0" range="15" rwaccess="RW"/> 
		<bitfield id="CSS4A1_ATB1_MASTEREN" width="1" begin="14" end="14" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-a1" range="14" rwaccess="RW"/> 
		<bitfield id="CSS3A1_ATB1_MASTEREN" width="1" begin="13" end="13" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-a1" range="13" rwaccess="RW"/> 
		<bitfield id="CSS2A1_ATB1_MASTEREN" width="1" begin="12" end="12" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-a1" range="12" rwaccess="RW"/> 
		<bitfield id="CSS1A1_ATB1_MASTEREN" width="1" begin="11" end="11" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-a1" range="11" rwaccess="RW"/> 
		<bitfield id="CSS0A1_ATB1_MASTEREN" width="1" begin="10" end="10" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-a1" range="10" rwaccess="RW"/> 
		<bitfield id="CSS4A0_ATB1_MASTEREN" width="1" begin="9" end="9" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-a0" range="9" rwaccess="RW"/> 
		<bitfield id="CSS3A0_ATB1_MASTEREN" width="1" begin="8" end="8" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-a0" range="8" rwaccess="RW"/> 
		<bitfield id="CSS2A0_ATB1_MASTEREN" width="1" begin="7" end="7" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-a0" range="7" rwaccess="RW"/> 
		<bitfield id="CSS1A0_ATB1_MASTEREN" width="1" begin="6" end="6" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-a0" range="6" rwaccess="RW"/> 
		<bitfield id="CSS0A0_ATB1_MASTEREN" width="1" begin="5" end="5" resetval="0x0" description="Master Enable : atb0 of corresponding subsystems cmpss-a0" range="5" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_DFT_PMU_REFSYS_SAFETY" acronym="TOP_CTRL_DFT_PMU_REFSYS_SAFETY" offset="0xE0C" width="16" description="">
		<bitfield id="RCOSC_STOP" width="1" begin="15" end="15" resetval="0x0" description="0:rc enabled 1: stops rcosc clock" range="15" rwaccess="RW"/> 
		<bitfield id="BG_DIS" width="1" begin="14" end="14" resetval="0x0" description="Bandgap disable signal.1'b0 = Bandgap enabled. 1'b1 = Badgap disabled" range="14" rwaccess="RW"/> 
		<bitfield id="BG_FLIPEN_CTRL" width="1" begin="13" end="13" resetval="0x0" description="Bandgap flipen control for amplifier offset correction during trimming.1'b0 => normal operation; 1'b1 => AMP inputs flipped." range="13" rwaccess="RW"/> 
		<bitfield id="LDO_DIS" width="1" begin="12" end="12" resetval="0x0" description="Disables LDO if  set '1'" range="12" rwaccess="RW"/> 
		<bitfield id="ATB_MUX_SEL_SAFETYCOMP" width="3" begin="11" end="9" resetval="0x0" description="Selects analog signals for atestoutput for each of the test modes of the safety comparators according to test mode controlled by tb_ctrl_1p1v&#60;83:82> : Test Mode 1 (tb_ctrl_1p1v&#60;83:82>='b01): C5 &#38; C20: HIZ 1: vssa of C5; 2:vth_lo of C5; 3: vth_hi of C5; 4:vssa of C2;5:vth_lo of  C2; 6: vth_hi of  C2; 7:HIZTest Mode 2 (tb_ctrl_1p1v&#60;83:82>='b10): C3 &#38; C80: HIZ 1: vssa of C3; 2:vth_lo of C3; 3: vth_hi of C3; 4:vssa of C8;5:vth_lo of  C8; 6: vref of  C8 (1.2V*0.5); 7:HIZTest Mode 3 (tb_ctrl_1p1v&#60;83:82>='b11): C1 &#38; C00: HIZ 1: vssa of C1; 2:vth_lo of C1; 3: vth_hi of C1; 4:vssa of C0;5:vmon of  C0; 6: vref of  C0 ; 7:HIZSelects Analog Test Signals for Temperature Sensor if tb_ctrl_1p1v&#60;81> is enabled (refer to the spec for details)." range="11 - 9" rwaccess="RW"/> 
		<bitfield id="ATB_EN_SAFETYCOMP" width="2" begin="8" end="7" resetval="0x0" description="Enables three different test modes for safety comparators: 00: HIZ01: Test Mode1 enable10: Test Mode 2 enable11: Test Mode 3 enable" range="8 - 7" rwaccess="RW"/> 
		<bitfield id="ATB_EN_TS" width="1" begin="6" end="6" resetval="0x0" description="Analog test mode enable for temperature sesnsor" range="6" rwaccess="RW"/> 
		<bitfield id="ATB_EN_BG" width="1" begin="5" end="5" resetval="0x0" description="Bandgap atest enabled" range="5" rwaccess="RW"/> 
		<bitfield id="ATB_EN_LDO" width="1" begin="4" end="4" resetval="0x0" description="LDO atest enabled." range="4" rwaccess="RW"/> 
		<bitfield id="ATB_EN_SYSBOOT" width="1" begin="3" end="3" resetval="0x0" description="atest enable pins for PMU. Only one bit should be high at a time.system boot logic atest enabled." range="3" rwaccess="RW"/> 
		<bitfield id="ATB_MUX_SEL_PMU_REFSYS" width="3" begin="2" end="0" resetval="0x0" description="Common atest channel selection bits for bandgap, sysboot and LDO.Decoded to enable 8 channels of each module." range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_DFT_ANA_DTB_ENABLES" acronym="TOP_CTRL_DFT_ANA_DTB_ENABLES" offset="0xE10" width="32" description="">
		<bitfield id="DAC_DTB_MASTEREN" width="1" begin="25" end="25" resetval="0x0" description="Master Enable : dtb0 of dac12" range="25" rwaccess="RW"/> 
		<bitfield id="CSS4B1_DTB_MASTEREN" width="1" begin="24" end="24" resetval="0x0" description="Master Enable : dtb0 of corresponding subsystems cmpss-b1" range="24" rwaccess="RW"/> 
		<bitfield id="CSS3B1_DTB_MASTEREN" width="1" begin="23" end="23" resetval="0x0" description="Master Enable : dtb0 of corresponding subsystems cmpss-b1" range="23" rwaccess="RW"/> 
		<bitfield id="CSS2B1_DTB_MASTEREN" width="1" begin="22" end="22" resetval="0x0" description="Master Enable : dtb0 of corresponding subsystems cmpss-b1" range="22" rwaccess="RW"/> 
		<bitfield id="CSS1B1_DTB_MASTEREN" width="1" begin="21" end="21" resetval="0x0" description="Master Enable : dtb0 of corresponding subsystems cmpss-b1" range="21" rwaccess="RW"/> 
		<bitfield id="CSS0B1_DTB_MASTEREN" width="1" begin="20" end="20" resetval="0x0" description="Master Enable : dtb0 of corresponding subsystems cmpss-b1" range="20" rwaccess="RW"/> 
		<bitfield id="CSS4B0_DTB_MASTEREN" width="1" begin="19" end="19" resetval="0x0" description="Master Enable : dtb0 of corresponding subsystems cmpss-b0" range="19" rwaccess="RW"/> 
		<bitfield id="CSS3B0_DTB_MASTEREN" width="1" begin="18" end="18" resetval="0x0" description="Master Enable : dtb0 of corresponding subsystems cmpss-b0" range="18" rwaccess="RW"/> 
		<bitfield id="CSS2B0_DTB_MASTEREN" width="1" begin="17" end="17" resetval="0x0" description="Master Enable : dtb0 of corresponding subsystems cmpss-b0" range="17" rwaccess="RW"/> 
		<bitfield id="CSS1B0_DTB_MASTEREN" width="1" begin="16" end="16" resetval="0x0" description="Master Enable : dtb0 of corresponding subsystems cmpss-b0" range="16" rwaccess="RW"/> 
		<bitfield id="CSS0B0_DTB_MASTEREN" width="1" begin="15" end="15" resetval="0x0" description="Master Enable : dtb0 of corresponding subsystems cmpss-b0" range="15" rwaccess="RW"/> 
		<bitfield id="CSS4A1_DTB_MASTEREN" width="1" begin="14" end="14" resetval="0x0" description="Master Enable : dtb0 of corresponding subsystems cmpss-a1" range="14" rwaccess="RW"/> 
		<bitfield id="CSS3A1_DTB_MASTEREN" width="1" begin="13" end="13" resetval="0x0" description="Master Enable : dtb0 of corresponding subsystems cmpss-a1" range="13" rwaccess="RW"/> 
		<bitfield id="CSS2A1_DTB_MASTEREN" width="1" begin="12" end="12" resetval="0x0" description="Master Enable : dtb0 of corresponding subsystems cmpss-a1" range="12" rwaccess="RW"/> 
		<bitfield id="CSS1A1_DTB_MASTEREN" width="1" begin="11" end="11" resetval="0x0" description="Master Enable : dtb0 of corresponding subsystems cmpss-a1" range="11" rwaccess="RW"/> 
		<bitfield id="CSS0A1_DTB_MASTEREN" width="1" begin="10" end="10" resetval="0x0" description="Master Enable : dtb0 of corresponding subsystems cmpss-a1" range="10" rwaccess="RW"/> 
		<bitfield id="CSS4A0_DTB_MASTEREN" width="1" begin="9" end="9" resetval="0x0" description="Master Enable : dtb0 of corresponding subsystems cmpss-a0" range="9" rwaccess="RW"/> 
		<bitfield id="CSS3A0_DTB_MASTEREN" width="1" begin="8" end="8" resetval="0x0" description="Master Enable : dtb0 of corresponding subsystems cmpss-a0" range="8" rwaccess="RW"/> 
		<bitfield id="CSS2A0_DTB_MASTEREN" width="1" begin="7" end="7" resetval="0x0" description="Master Enable : dtb0 of corresponding subsystems cmpss-a0" range="7" rwaccess="RW"/> 
		<bitfield id="CSS1A0_DTB_MASTEREN" width="1" begin="6" end="6" resetval="0x0" description="Master Enable : dtb0 of corresponding subsystems cmpss-a0" range="6" rwaccess="RW"/> 
		<bitfield id="CSS0A0_DTB_MASTEREN" width="1" begin="5" end="5" resetval="0x0" description="Master Enable : dtb0 of corresponding subsystems cmpss-a0" range="5" rwaccess="RW"/> 
		<bitfield id="ADC4_DTB_MASTEREN" width="1" begin="4" end="4" resetval="0x0" description="Master Enable : dtb0 of corresponding adc" range="4" rwaccess="RW"/> 
		<bitfield id="ADC3_DTB_MASTEREN" width="1" begin="3" end="3" resetval="0x0" description="Master Enable : dtb0 of corresponding adc" range="3" rwaccess="RW"/> 
		<bitfield id="ADC2_DTB_MASTEREN" width="1" begin="2" end="2" resetval="0x0" description="Master Enable : dtb0 of corresponding adc" range="2" rwaccess="RW"/> 
		<bitfield id="ADC1_DTB_MASTEREN" width="1" begin="1" end="1" resetval="0x0" description="Master Enable : dtb0 of corresponding adc" range="1" rwaccess="RW"/> 
		<bitfield id="ADC0_DTB_MASTEREN" width="1" begin="0" end="0" resetval="0x0" description="Master Enable : dtb0 of corresponding adc" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_DFT_ADC_CHSEL_OV_CTRL_VALUE" acronym="TOP_CTRL_DFT_ADC_CHSEL_OV_CTRL_VALUE" offset="0xE14" width="16" description="">
		<bitfield id="ADC_CHSEL_OV_CTRL" width="1" begin="10" end="10" resetval="0x0" description="1 bit as the override control" range="10" rwaccess="RW"/> 
		<bitfield id="ADC_CHSEL" width="10" begin="9" end="0" resetval="0x0" description="ADC Channel select overrides adcX_ctrl_1p1v signal" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_DFT_DAC_CTRL" acronym="TOP_CTRL_DFT_DAC_CTRL" offset="0xE18" width="8" description="">
		<bitfield id="DFT_LOAD_HIGH_EN" width="1" begin="8" end="8" resetval="0x0" description="Connects 5k resistor between Vout and vdd_3p3v" range="8" rwaccess="RW"/> 
		<bitfield id="DFT_LOAD_LOW_EN" width="1" begin="7" end="7" resetval="0x0" description="Connects 5k resistor between Vout and VSS" range="7" rwaccess="RW"/> 
		<bitfield id="IBIAS_20UA_ATB" width="1" begin="6" end="6" resetval="0x0" description="connects ibias_20uA current sink to test bus" range="6" rwaccess="RW"/> 
		<bitfield id="RDAC_VREF_HI_ATB" width="1" begin="5" end="5" resetval="0x0" description="Connects RDAC VREF_HI to test bus" range="5" rwaccess="RW"/> 
		<bitfield id="RDAC_VREF_LOW_ATB" width="1" begin="4" end="4" resetval="0x0" description="Connects RDAC VREF_LOW to test bus" range="4" rwaccess="RW"/> 
		<bitfield id="VSS_ATB" width="1" begin="3" end="3" resetval="0x0" description="Connects VSS to test bus" range="3" rwaccess="RW"/> 
		<bitfield id="VFEEDBACK_ATB" width="1" begin="2" end="2" resetval="0x0" description="Connects Vfeedback node to test bus" range="2" rwaccess="RW"/> 
		<bitfield id="RDAC_VBOT_ATB" width="1" begin="1" end="1" resetval="0x0" description="Connects RDAC VBOT node to test bus" range="1" rwaccess="RW"/> 
		<bitfield id="RDAC_VTOP_ATB" width="1" begin="0" end="0" resetval="0x0" description="Connects RDAC VTOP node to test bus" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_DFT_CSS01_CTRL" acronym="TOP_CTRL_DFT_CSS01_CTRL" offset="0xE1C" width="32" description="">
		<bitfield id="CSS1_DTB_MUX_CONFIG" width="2" begin="25" end="24" resetval="0x0" description="2   b00 = MSB  (default)2   b01 = LSB2   b10 = Enable2   b11 = compout" range="25 - 24" rwaccess="RW"/> 
		<bitfield id="CSS1_DTB_SELECT" width="1" begin="23" end="23" resetval="0x0" description="1   b0 = dtb connected for compL  (default)1   b1 = dtb connected for compH" range="23" rwaccess="RW"/> 
		<bitfield id="CSS1_ATB_SELECT" width="2" begin="22" end="21" resetval="0x0" description="2   b00 = atb off (default)2   b01 = atb enable for compL2   b10 = atb enable for compH2   b11 = both ATB active" range="22 - 21" rwaccess="RW"/> 
		<bitfield id="CSS1_TESTANA_L_ANA_MUX_CONTROL" width="4" begin="20" end="17" resetval="0x0" description="4   b0000 = 1p8v testana isolated (default)4   b0001 = vref_int4   b0010 = vref_low4   b0011 = vdac&#60;0>4   b0100 = vdac&#60;1>4   b0101 = vss4   b0110 = ibias 10uA ( atleast 1.25v at the pad)4   b0111 = por_ibias 10uA (atleast 1.25v at the pad)4   b1000 = cmp out1_p4   b1001 = cmp_out1_n" range="20 - 17" rwaccess="RW"/> 
		<bitfield id="CSS1_TESTANA_L_SUP_MUX_CONTROL" width="2" begin="16" end="15" resetval="0x0" description="For: compssa_L                       POS IN // NEG IN2   b00 = POS Mux control // DAC (default)2   b01 = ATB // DAC (tb_ctrl_1p1v&#60;1> = 1'b1)2   b10 = POS Mux control // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = POS Mux control // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)For: compssa_H                       POS IN // NEG IN2   b00 = inh // NEG Mux control (default)2   b01 = ATB (tb_ctrl_1p1v&#60;1> = 1'b1) // NEG Mux control2   b10 = inh // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = inh // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)" range="16 - 15" rwaccess="RW"/> 
		<bitfield id="CSS1_COMPOUT_BYPASS_VAL" width="1" begin="14" end="14" resetval="0x0" description="comparator bypass value" range="14" rwaccess="RW"/> 
		<bitfield id="CSS1_COMPOUT_BYPASS_EN" width="1" begin="13" end="13" resetval="0x0" description="1   b0 = compout is connected to internal comparator (default)1   b1 = compout is equal to compout_bypass_val" range="13" rwaccess="RW"/> 
		<bitfield id="CSS0_DTB_MUX_CONFIG" width="2" begin="12" end="11" resetval="0x0" description="2   b00 = MSB  (default)2   b01 = LSB2   b10 = Enable2   b11 = compout" range="12 - 11" rwaccess="RW"/> 
		<bitfield id="CSS0_DTB_SELECT" width="1" begin="10" end="10" resetval="0x0" description="1   b0 = dtb connected for compL  (default)1   b1 = dtb connected for compH" range="10" rwaccess="RW"/> 
		<bitfield id="CSS0_ATB_SELECT" width="2" begin="9" end="8" resetval="0x0" description="2   b00 = atb off (default)2   b01 = atb enable for compL2   b10 = atb enable for compH2   b11 = both ATB active" range="9 - 8" rwaccess="RW"/> 
		<bitfield id="CSS0_TESTANA_L_ANA_MUX_CONTROL" width="4" begin="7" end="4" resetval="0x0" description="4   b0000 = 1p8v testana isolated (default)4   b0001 = vref_int4   b0010 = vref_low4   b0011 = vdac&#60;0>4   b0100 = vdac&#60;1>4   b0101 = vss4   b0110 = ibias 10uA ( atleast 1.25v at the pad)4   b0111 = por_ibias 10uA (atleast 1.25v at the pad)4   b1000 = cmp out1_p4   b1001 = cmp_out1_n" range="7 - 4" rwaccess="RW"/> 
		<bitfield id="CSS0_TESTANA_L_SUP_MUX_CONTROL" width="2" begin="3" end="2" resetval="0x0" description="For: compssa_L                       POS IN // NEG IN2   b00 = POS Mux control // DAC (default)2   b01 = ATB // DAC (tb_ctrl_1p1v&#60;1> = 1'b1)2   b10 = POS Mux control // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = POS Mux control // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)For: compssa_H                       POS IN // NEG IN2   b00 = inh // NEG Mux control (default)2   b01 = ATB (tb_ctrl_1p1v&#60;1> = 1'b1) // NEG Mux control2   b10 = inh // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = inh // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)" range="3 - 2" rwaccess="RW"/> 
		<bitfield id="CSS0_COMPOUT_BYPASS_VAL" width="1" begin="1" end="1" resetval="0x0" description="comparator bypass value" range="1" rwaccess="RW"/> 
		<bitfield id="CSS0_COMPOUT_BYPASS_EN" width="1" begin="0" end="0" resetval="0x0" description="1   b0 = compout is connected to internal comparator (default)1   b1 = compout is equal to compout_bypass_val" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_DFT_CSS23_CTRL" acronym="TOP_CTRL_DFT_CSS23_CTRL" offset="0xE20" width="32" description="">
		<bitfield id="CSS3_DTB_MUX_CONFIG" width="2" begin="25" end="24" resetval="0x0" description="2   b00 = MSB  (default)2   b01 = LSB2   b10 = Enable2   b11 = compout" range="25 - 24" rwaccess="RW"/> 
		<bitfield id="CSS3_DTB_SELECT" width="1" begin="23" end="23" resetval="0x0" description="1   b0 = dtb connected for compL  (default)1   b1 = dtb connected for compH" range="23" rwaccess="RW"/> 
		<bitfield id="CSS3_ATB_SELECT" width="2" begin="22" end="21" resetval="0x0" description="2   b00 = atb off (default)2   b01 = atb enable for compL2   b10 = atb enable for compH2   b11 = both ATB active" range="22 - 21" rwaccess="RW"/> 
		<bitfield id="CSS3_TESTANA_L_ANA_MUX_CONTROL" width="4" begin="20" end="17" resetval="0x0" description="4   b0000 = 1p8v testana isolated (default)4   b0001 = vref_int4   b0010 = vref_low4   b0011 = vdac&#60;0>4   b0100 = vdac&#60;1>4   b0101 = vss4   b0110 = ibias 10uA ( atleast 1.25v at the pad)4   b0111 = por_ibias 10uA (atleast 1.25v at the pad)4   b1000 = cmp out1_p4   b1001 = cmp_out1_n" range="20 - 17" rwaccess="RW"/> 
		<bitfield id="CSS3_TESTANA_L_SUP_MUX_CONTROL" width="2" begin="16" end="15" resetval="0x0" description="For: compssa_L                       POS IN // NEG IN2   b00 = POS Mux control // DAC (default)2   b01 = ATB // DAC (tb_ctrl_1p1v&#60;1> = 1'b1)2   b10 = POS Mux control // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = POS Mux control // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)For: compssa_H                       POS IN // NEG IN2   b00 = inh // NEG Mux control (default)2   b01 = ATB (tb_ctrl_1p1v&#60;1> = 1'b1) // NEG Mux control2   b10 = inh // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = inh // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)" range="16 - 15" rwaccess="RW"/> 
		<bitfield id="CSS3_COMPOUT_BYPASS_VAL" width="1" begin="14" end="14" resetval="0x0" description="comparator bypass value" range="14" rwaccess="RW"/> 
		<bitfield id="CSS3_COMPOUT_BYPASS_EN" width="1" begin="13" end="13" resetval="0x0" description="1   b0 = compout is connected to internal comparator (default)1   b1 = compout is equal to compout_bypass_val" range="13" rwaccess="RW"/> 
		<bitfield id="CSS2_DTB_MUX_CONFIG" width="2" begin="12" end="11" resetval="0x0" description="2   b00 = MSB  (default)2   b01 = LSB2   b10 = Enable2   b11 = compout" range="12 - 11" rwaccess="RW"/> 
		<bitfield id="CSS2_DTB_SELECT" width="1" begin="10" end="10" resetval="0x0" description="1   b0 = dtb connected for compL  (default)1   b1 = dtb connected for compH" range="10" rwaccess="RW"/> 
		<bitfield id="CSS2_ATB_SELECT" width="2" begin="9" end="8" resetval="0x0" description="2   b00 = atb off (default)2   b01 = atb enable for compL2   b10 = atb enable for compH2   b11 = both ATB active" range="9 - 8" rwaccess="RW"/> 
		<bitfield id="CSS2_TESTANA_L_ANA_MUX_CONTROL" width="4" begin="7" end="4" resetval="0x0" description="4   b0000 = 1p8v testana isolated (default)4   b0001 = vref_int4   b0010 = vref_low4   b0011 = vdac&#60;0>4   b0100 = vdac&#60;1>4   b0101 = vss4   b0110 = ibias 10uA ( atleast 1.25v at the pad)4   b0111 = por_ibias 10uA (atleast 1.25v at the pad)4   b1000 = cmp out1_p4   b1001 = cmp_out1_n" range="7 - 4" rwaccess="RW"/> 
		<bitfield id="CSS2_TESTANA_L_SUP_MUX_CONTROL" width="2" begin="3" end="2" resetval="0x0" description="For: compssa_L                       POS IN // NEG IN2   b00 = POS Mux control // DAC (default)2   b01 = ATB // DAC (tb_ctrl_1p1v&#60;1> = 1'b1)2   b10 = POS Mux control // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = POS Mux control // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)For: compssa_H                       POS IN // NEG IN2   b00 = inh // NEG Mux control (default)2   b01 = ATB (tb_ctrl_1p1v&#60;1> = 1'b1) // NEG Mux control2   b10 = inh // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = inh // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)" range="3 - 2" rwaccess="RW"/> 
		<bitfield id="CSS2_COMPOUT_BYPASS_VAL" width="1" begin="1" end="1" resetval="0x0" description="comparator bypass value" range="1" rwaccess="RW"/> 
		<bitfield id="CSS2_COMPOUT_BYPASS_EN" width="1" begin="0" end="0" resetval="0x0" description="1   b0 = compout is connected to internal comparator (default)1   b1 = compout is equal to compout_bypass_val" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_DFT_CSS45_CTRL" acronym="TOP_CTRL_DFT_CSS45_CTRL" offset="0xE24" width="32" description="">
		<bitfield id="CSS5_DTB_MUX_CONFIG" width="2" begin="25" end="24" resetval="0x0" description="2   b00 = MSB  (default)2   b01 = LSB2   b10 = Enable2   b11 = compout" range="25 - 24" rwaccess="RW"/> 
		<bitfield id="CSS5_DTB_SELECT" width="1" begin="23" end="23" resetval="0x0" description="1   b0 = dtb connected for compL  (default)1   b1 = dtb connected for compH" range="23" rwaccess="RW"/> 
		<bitfield id="CSS5_ATB_SELECT" width="2" begin="22" end="21" resetval="0x0" description="2   b00 = atb off (default)2   b01 = atb enable for compL2   b10 = atb enable for compH2   b11 = both ATB active" range="22 - 21" rwaccess="RW"/> 
		<bitfield id="CSS5_TESTANA_L_ANA_MUX_CONTROL" width="4" begin="20" end="17" resetval="0x0" description="4   b0000 = 1p8v testana isolated (default)4   b0001 = vref_int4   b0010 = vref_low4   b0011 = vdac&#60;0>4   b0100 = vdac&#60;1>4   b0101 = vss4   b0110 = ibias 10uA ( atleast 1.25v at the pad)4   b0111 = por_ibias 10uA (atleast 1.25v at the pad)4   b1000 = cmp out1_p4   b1001 = cmp_out1_n" range="20 - 17" rwaccess="RW"/> 
		<bitfield id="CSS5_TESTANA_L_SUP_MUX_CONTROL" width="2" begin="16" end="15" resetval="0x0" description="For: compssa_L                       POS IN // NEG IN2   b00 = POS Mux control // DAC (default)2   b01 = ATB // DAC (tb_ctrl_1p1v&#60;1> = 1'b1)2   b10 = POS Mux control // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = POS Mux control // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)For: compssa_H                       POS IN // NEG IN2   b00 = inh // NEG Mux control (default)2   b01 = ATB (tb_ctrl_1p1v&#60;1> = 1'b1) // NEG Mux control2   b10 = inh // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = inh // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)" range="16 - 15" rwaccess="RW"/> 
		<bitfield id="CSS5_COMPOUT_BYPASS_VAL" width="1" begin="14" end="14" resetval="0x0" description="comparator bypass value" range="14" rwaccess="RW"/> 
		<bitfield id="CSS5_COMPOUT_BYPASS_EN" width="1" begin="13" end="13" resetval="0x0" description="1   b0 = compout is connected to internal comparator (default)1   b1 = compout is equal to compout_bypass_val" range="13" rwaccess="RW"/> 
		<bitfield id="CSS4_DTB_MUX_CONFIG" width="2" begin="12" end="11" resetval="0x0" description="2   b00 = MSB  (default)2   b01 = LSB2   b10 = Enable2   b11 = compout" range="12 - 11" rwaccess="RW"/> 
		<bitfield id="CSS4_DTB_SELECT" width="1" begin="10" end="10" resetval="0x0" description="1   b0 = dtb connected for compL  (default)1   b1 = dtb connected for compH" range="10" rwaccess="RW"/> 
		<bitfield id="CSS4_ATB_SELECT" width="2" begin="9" end="8" resetval="0x0" description="2   b00 = atb off (default)2   b01 = atb enable for compL2   b10 = atb enable for compH2   b11 = both ATB active" range="9 - 8" rwaccess="RW"/> 
		<bitfield id="CSS4_TESTANA_L_ANA_MUX_CONTROL" width="4" begin="7" end="4" resetval="0x0" description="4   b0000 = 1p8v testana isolated (default)4   b0001 = vref_int4   b0010 = vref_low4   b0011 = vdac&#60;0>4   b0100 = vdac&#60;1>4   b0101 = vss4   b0110 = ibias 10uA ( atleast 1.25v at the pad)4   b0111 = por_ibias 10uA (atleast 1.25v at the pad)4   b1000 = cmp out1_p4   b1001 = cmp_out1_n" range="7 - 4" rwaccess="RW"/> 
		<bitfield id="CSS4_TESTANA_L_SUP_MUX_CONTROL" width="2" begin="3" end="2" resetval="0x0" description="For: compssa_L                       POS IN // NEG IN2   b00 = POS Mux control // DAC (default)2   b01 = ATB // DAC (tb_ctrl_1p1v&#60;1> = 1'b1)2   b10 = POS Mux control // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = POS Mux control // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)For: compssa_H                       POS IN // NEG IN2   b00 = inh // NEG Mux control (default)2   b01 = ATB (tb_ctrl_1p1v&#60;1> = 1'b1) // NEG Mux control2   b10 = inh // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = inh // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)" range="3 - 2" rwaccess="RW"/> 
		<bitfield id="CSS4_COMPOUT_BYPASS_VAL" width="1" begin="1" end="1" resetval="0x0" description="comparator bypass value" range="1" rwaccess="RW"/> 
		<bitfield id="CSS4_COMPOUT_BYPASS_EN" width="1" begin="0" end="0" resetval="0x0" description="1   b0 = compout is connected to internal comparator (default)1   b1 = compout is equal to compout_bypass_val" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_DFT_CSS67_CTRL" acronym="TOP_CTRL_DFT_CSS67_CTRL" offset="0xE28" width="32" description="">
		<bitfield id="CSS7_DTB_MUX_CONFIG" width="2" begin="25" end="24" resetval="0x0" description="2   b00 = MSB  (default)2   b01 = LSB2   b10 = Enable2   b11 = compout" range="25 - 24" rwaccess="RW"/> 
		<bitfield id="CSS7_DTB_SELECT" width="1" begin="23" end="23" resetval="0x0" description="1   b0 = dtb connected for compL  (default)1   b1 = dtb connected for compH" range="23" rwaccess="RW"/> 
		<bitfield id="CSS7_ATB_SELECT" width="2" begin="22" end="21" resetval="0x0" description="2   b00 = atb off (default)2   b01 = atb enable for compL2   b10 = atb enable for compH2   b11 = both ATB active" range="22 - 21" rwaccess="RW"/> 
		<bitfield id="CSS7_TESTANA_L_ANA_MUX_CONTROL" width="4" begin="20" end="17" resetval="0x0" description="4   b0000 = 1p8v testana isolated (default)4   b0001 = vref_int4   b0010 = vref_low4   b0011 = vdac&#60;0>4   b0100 = vdac&#60;1>4   b0101 = vss4   b0110 = ibias 10uA ( atleast 1.25v at the pad)4   b0111 = por_ibias 10uA (atleast 1.25v at the pad)4   b1000 = cmp out1_p4   b1001 = cmp_out1_n" range="20 - 17" rwaccess="RW"/> 
		<bitfield id="CSS7_TESTANA_L_SUP_MUX_CONTROL" width="2" begin="16" end="15" resetval="0x0" description="For: compssa_L                       POS IN // NEG IN2   b00 = POS Mux control // DAC (default)2   b01 = ATB // DAC (tb_ctrl_1p1v&#60;1> = 1'b1)2   b10 = POS Mux control // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = POS Mux control // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)For: compssa_H                       POS IN // NEG IN2   b00 = inh // NEG Mux control (default)2   b01 = ATB (tb_ctrl_1p1v&#60;1> = 1'b1) // NEG Mux control2   b10 = inh // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = inh // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)" range="16 - 15" rwaccess="RW"/> 
		<bitfield id="CSS7_COMPOUT_BYPASS_VAL" width="1" begin="14" end="14" resetval="0x0" description="comparator bypass value" range="14" rwaccess="RW"/> 
		<bitfield id="CSS7_COMPOUT_BYPASS_EN" width="1" begin="13" end="13" resetval="0x0" description="1   b0 = compout is connected to internal comparator (default)1   b1 = compout is equal to compout_bypass_val" range="13" rwaccess="RW"/> 
		<bitfield id="CSS6_DTB_MUX_CONFIG" width="2" begin="12" end="11" resetval="0x0" description="2   b00 = MSB  (default)2   b01 = LSB2   b10 = Enable2   b11 = compout" range="12 - 11" rwaccess="RW"/> 
		<bitfield id="CSS6_DTB_SELECT" width="1" begin="10" end="10" resetval="0x0" description="1   b0 = dtb connected for compL  (default)1   b1 = dtb connected for compH" range="10" rwaccess="RW"/> 
		<bitfield id="CSS6_ATB_SELECT" width="2" begin="9" end="8" resetval="0x0" description="2   b00 = atb off (default)2   b01 = atb enable for compL2   b10 = atb enable for compH2   b11 = both ATB active" range="9 - 8" rwaccess="RW"/> 
		<bitfield id="CSS6_TESTANA_L_ANA_MUX_CONTROL" width="4" begin="7" end="4" resetval="0x0" description="4   b0000 = 1p8v testana isolated (default)4   b0001 = vref_int4   b0010 = vref_low4   b0011 = vdac&#60;0>4   b0100 = vdac&#60;1>4   b0101 = vss4   b0110 = ibias 10uA ( atleast 1.25v at the pad)4   b0111 = por_ibias 10uA (atleast 1.25v at the pad)4   b1000 = cmp out1_p4   b1001 = cmp_out1_n" range="7 - 4" rwaccess="RW"/> 
		<bitfield id="CSS6_TESTANA_L_SUP_MUX_CONTROL" width="2" begin="3" end="2" resetval="0x0" description="For: compssa_L                       POS IN // NEG IN2   b00 = POS Mux control // DAC (default)2   b01 = ATB // DAC (tb_ctrl_1p1v&#60;1> = 1'b1)2   b10 = POS Mux control // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = POS Mux control // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)For: compssa_H                       POS IN // NEG IN2   b00 = inh // NEG Mux control (default)2   b01 = ATB (tb_ctrl_1p1v&#60;1> = 1'b1) // NEG Mux control2   b10 = inh // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = inh // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)" range="3 - 2" rwaccess="RW"/> 
		<bitfield id="CSS6_COMPOUT_BYPASS_VAL" width="1" begin="1" end="1" resetval="0x0" description="comparator bypass value" range="1" rwaccess="RW"/> 
		<bitfield id="CSS6_COMPOUT_BYPASS_EN" width="1" begin="0" end="0" resetval="0x0" description="1   b0 = compout is connected to internal comparator (default)1   b1 = compout is equal to compout_bypass_val" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_DFT_CSS89_CTRL" acronym="TOP_CTRL_DFT_CSS89_CTRL" offset="0xE2C" width="32" description="">
		<bitfield id="CSS9_DTB_MUX_CONFIG" width="2" begin="25" end="24" resetval="0x0" description="2   b00 = MSB  (default)2   b01 = LSB2   b10 = Enable2   b11 = compout" range="25 - 24" rwaccess="RW"/> 
		<bitfield id="CSS9_DTB_SELECT" width="1" begin="23" end="23" resetval="0x0" description="1   b0 = dtb connected for compL  (default)1   b1 = dtb connected for compH" range="23" rwaccess="RW"/> 
		<bitfield id="CSS9_ATB_SELECT" width="2" begin="22" end="21" resetval="0x0" description="2   b00 = atb off (default)2   b01 = atb enable for compL2   b10 = atb enable for compH2   b11 = both ATB active" range="22 - 21" rwaccess="RW"/> 
		<bitfield id="CSS9_TESTANA_L_ANA_MUX_CONTROL" width="4" begin="20" end="17" resetval="0x0" description="4   b0000 = 1p8v testana isolated (default)4   b0001 = vref_int4   b0010 = vref_low4   b0011 = vdac&#60;0>4   b0100 = vdac&#60;1>4   b0101 = vss4   b0110 = ibias 10uA ( atleast 1.25v at the pad)4   b0111 = por_ibias 10uA (atleast 1.25v at the pad)4   b1000 = cmp out1_p4   b1001 = cmp_out1_n" range="20 - 17" rwaccess="RW"/> 
		<bitfield id="CSS9_TESTANA_L_SUP_MUX_CONTROL" width="2" begin="16" end="15" resetval="0x0" description="For: compssa_L                       POS IN // NEG IN2   b00 = POS Mux control // DAC (default)2   b01 = ATB // DAC (tb_ctrl_1p1v&#60;1> = 1'b1)2   b10 = POS Mux control // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = POS Mux control // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)For: compssa_H                       POS IN // NEG IN2   b00 = inh // NEG Mux control (default)2   b01 = ATB (tb_ctrl_1p1v&#60;1> = 1'b1) // NEG Mux control2   b10 = inh // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = inh // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)" range="16 - 15" rwaccess="RW"/> 
		<bitfield id="CSS9_COMPOUT_BYPASS_VAL" width="1" begin="14" end="14" resetval="0x0" description="comparator bypass value" range="14" rwaccess="RW"/> 
		<bitfield id="CSS9_COMPOUT_BYPASS_EN" width="1" begin="13" end="13" resetval="0x0" description="1   b0 = compout is connected to internal comparator (default)1   b1 = compout is equal to compout_bypass_val" range="13" rwaccess="RW"/> 
		<bitfield id="CSS8_DTB_MUX_CONFIG" width="2" begin="12" end="11" resetval="0x0" description="2   b00 = MSB  (default)2   b01 = LSB2   b10 = Enable2   b11 = compout" range="12 - 11" rwaccess="RW"/> 
		<bitfield id="CSS8_DTB_SELECT" width="1" begin="10" end="10" resetval="0x0" description="1   b0 = dtb connected for compL  (default)1   b1 = dtb connected for compH" range="10" rwaccess="RW"/> 
		<bitfield id="CSS8_ATB_SELECT" width="2" begin="9" end="8" resetval="0x0" description="2   b00 = atb off (default)2   b01 = atb enable for compL2   b10 = atb enable for compH2   b11 = both ATB active" range="9 - 8" rwaccess="RW"/> 
		<bitfield id="CSS8_TESTANA_L_ANA_MUX_CONTROL" width="4" begin="7" end="4" resetval="0x0" description="4   b0000 = 1p8v testana isolated (default)4   b0001 = vref_int4   b0010 = vref_low4   b0011 = vdac&#60;0>4   b0100 = vdac&#60;1>4   b0101 = vss4   b0110 = ibias 10uA ( atleast 1.25v at the pad)4   b0111 = por_ibias 10uA (atleast 1.25v at the pad)4   b1000 = cmp out1_p4   b1001 = cmp_out1_n" range="7 - 4" rwaccess="RW"/> 
		<bitfield id="CSS8_TESTANA_L_SUP_MUX_CONTROL" width="2" begin="3" end="2" resetval="0x0" description="For: compssa_L                       POS IN // NEG IN2   b00 = POS Mux control // DAC (default)2   b01 = ATB // DAC (tb_ctrl_1p1v&#60;1> = 1'b1)2   b10 = POS Mux control // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = POS Mux control // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)For: compssa_H                       POS IN // NEG IN2   b00 = inh // NEG Mux control (default)2   b01 = ATB (tb_ctrl_1p1v&#60;1> = 1'b1) // NEG Mux control2   b10 = inh // ATB (tb_ctrl_1p1v&#60;1> = 1'b1)2   b11 = inh // DAC - ATB shorted (tb_ctrl_1p1v&#60;1> = 1'b1)" range="3 - 2" rwaccess="RW"/> 
		<bitfield id="CSS8_COMPOUT_BYPASS_VAL" width="1" begin="1" end="1" resetval="0x0" description="comparator bypass value" range="1" rwaccess="RW"/> 
		<bitfield id="CSS8_COMPOUT_BYPASS_EN" width="1" begin="0" end="0" resetval="0x0" description="1   b0 = compout is connected to internal comparator (default)1   b1 = compout is equal to compout_bypass_val" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_DFT_RAMP_DACL" acronym="TOP_CTRL_DFT_RAMP_DACL" offset="0xE30" width="24" description="">
		<bitfield id="RAMP_DACL" width="20" begin="19" end="0" resetval="0x0" description="Fanout internal ramp to DACL of the CMPSS (currently reserved)" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_DFT_REFBUF_CTRL" acronym="TOP_CTRL_DFT_REFBUF_CTRL" offset="0xE34" width="8" description="">
		<bitfield id="REFBUF1_ATB_MUX_SEL" width="2" begin="8" end="7" resetval="0x0" description="Analog test select controls for reference buffer and comparators" range="8 - 7" rwaccess="RW"/> 
		<bitfield id="REFBUF0_ATB_MUX_SEL" width="2" begin="6" end="5" resetval="0x0" description="Analog test select controls for reference buffer and comparators" range="6 - 5" rwaccess="RW"/> 
		<bitfield id="REFBUF1_ATBEN" width="1" begin="4" end="4" resetval="0x0" description="Atest enable REFBUF1" range="4" rwaccess="RW"/> 
		<bitfield id="REFBUF1_ATBEN_ROK1" width="1" begin="3" end="3" resetval="0x0" description="analog test  enable for the comparators ROK1" range="3" rwaccess="RW"/> 
		<bitfield id="REFBUF0_ATBEN" width="1" begin="2" end="2" resetval="0x0" description="Atest enable REFBUF0" range="2" rwaccess="RW"/> 
		<bitfield id="REFBUF0_ATBEN_ROK0" width="1" begin="1" end="1" resetval="0x0" description="analog test  enable for the comparators ROK0" range="1" rwaccess="RW"/> 
		<bitfield id="REFBUF0_ATBEN_ROK0B" width="1" begin="0" end="0" resetval="0x0" description="analog test  enable for the comparators ROK0B" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_DFT_ODP_ATB_LOOPBACK_CTRL" acronym="TOP_CTRL_DFT_ODP_ATB_LOOPBACK_CTRL" offset="0xE38" width="32" description="">
		<bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved bits" range="31 - 3" rwaccess="RW"/> 
		<bitfield id="ATB1_ADCCAL1_LB" width="1" begin="2" end="2" resetval="0x0" description="if '1' connects atestv1 to adc_cal1" range="2" rwaccess="RW"/> 
		<bitfield id="ATB0_ADCCAL0_LB" width="1" begin="1" end="1" resetval="0x0" description="if '1' connects atestv0 to adc_cal0 (must ensure adc_cal0 is not driven)" range="1" rwaccess="RW"/> 
		<bitfield id="ODP_EN" width="1" begin="0" end="0" resetval="0x0" description="must set '1' to test odp module" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_DFT_SOC_DTB_MUX_SEL" acronym="TOP_CTRL_DFT_SOC_DTB_MUX_SEL" offset="0xE3C" width="8" description="">
		<bitfield id="DTB_MUX_SEL" width="8" begin="7" end="0" resetval="0x0" description="Mux selection controls for selecting the DTB lines going out of SOC for debug purpose and for testing." range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_DFT_TEMPSENSE_CTRL" acronym="TOP_CTRL_DFT_TEMPSENSE_CTRL" offset="0xE40" width="0" description="">
		<bitfield id="SENSOR5_SEL" width="1" begin="0" end="0" resetval="0x0" description="Sensor control for 5th local sensor" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_DFT_CTRL_1" acronym="TOP_CTRL_DFT_CTRL_1" offset="0xE44" width="32" description="">
		<bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved bits" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_DFT_CTRL_2" acronym="TOP_CTRL_DFT_CTRL_2" offset="0xE48" width="32" description="">
		<bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved bits" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_DFT_CTRL_3" acronym="TOP_CTRL_DFT_CTRL_3" offset="0xE4C" width="32" description="">
		<bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved bits" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_DFT_CTRL_4" acronym="TOP_CTRL_DFT_CTRL_4" offset="0xE50" width="32" description="">
		<bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved bits" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_PROBE_BUS_SEL0" acronym="TOP_CTRL_PROBE_BUS_SEL0" offset="0xF04" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="Probe Bus 0 Mux Select" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_PROBE_BUS_SEL1" acronym="TOP_CTRL_PROBE_BUS_SEL1" offset="0xF08" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="Probe Bus 1 Mux Select" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_HW_SPARE_RW0" acronym="TOP_CTRL_HW_SPARE_RW0" offset="0xFD0" width="32" description="">
		<bitfield id="HW_SPARE_RW0" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_HW_SPARE_RW1" acronym="TOP_CTRL_HW_SPARE_RW1" offset="0xFD4" width="32" description="">
		<bitfield id="HW_SPARE_RW1" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_HW_SPARE_RW2" acronym="TOP_CTRL_HW_SPARE_RW2" offset="0xFD8" width="32" description="">
		<bitfield id="HW_SPARE_RW2" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_HW_SPARE_RW3" acronym="TOP_CTRL_HW_SPARE_RW3" offset="0xFDC" width="32" description="">
		<bitfield id="HW_SPARE_RW3" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_HW_SPARE_RO0" acronym="TOP_CTRL_HW_SPARE_RO0" offset="0xFE0" width="32" description="">
		<bitfield id="HW_SPARE_RO0" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_HW_SPARE_RO1" acronym="TOP_CTRL_HW_SPARE_RO1" offset="0xFE4" width="32" description="">
		<bitfield id="HW_SPARE_RO1" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_HW_SPARE_RO2" acronym="TOP_CTRL_HW_SPARE_RO2" offset="0xFE8" width="32" description="">
		<bitfield id="HW_SPARE_RO2" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_HW_SPARE_RO3" acronym="TOP_CTRL_HW_SPARE_RO3" offset="0xFEC" width="32" description="">
		<bitfield id="HW_SPARE_RO3" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_HW_SPARE_WPH" acronym="TOP_CTRL_HW_SPARE_WPH" offset="0xFF0" width="32" description="">
		<bitfield id="HW_SPARE_WPH" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_HW_SPARE_REC" acronym="TOP_CTRL_HW_SPARE_REC" offset="0xFF4" width="32" description="">
		<bitfield id="HW_SPARE_REC31" width="1" begin="31" end="31" resetval="0x0" description="Reserved for HW R&#38;D" range="31" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC30" width="1" begin="30" end="30" resetval="0x0" description="Reserved for HW R&#38;D" range="30" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC29" width="1" begin="29" end="29" resetval="0x0" description="Reserved for HW R&#38;D" range="29" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC28" width="1" begin="28" end="28" resetval="0x0" description="Reserved for HW R&#38;D" range="28" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC27" width="1" begin="27" end="27" resetval="0x0" description="Reserved for HW R&#38;D" range="27" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC26" width="1" begin="26" end="26" resetval="0x0" description="Reserved for HW R&#38;D" range="26" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC25" width="1" begin="25" end="25" resetval="0x0" description="Reserved for HW R&#38;D" range="25" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC24" width="1" begin="24" end="24" resetval="0x0" description="Reserved for HW R&#38;D" range="24" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC23" width="1" begin="23" end="23" resetval="0x0" description="Reserved for HW R&#38;D" range="23" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC22" width="1" begin="22" end="22" resetval="0x0" description="Reserved for HW R&#38;D" range="22" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC21" width="1" begin="21" end="21" resetval="0x0" description="Reserved for HW R&#38;D" range="21" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC20" width="1" begin="20" end="20" resetval="0x0" description="Reserved for HW R&#38;D" range="20" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC19" width="1" begin="19" end="19" resetval="0x0" description="Reserved for HW R&#38;D" range="19" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC18" width="1" begin="18" end="18" resetval="0x0" description="Reserved for HW R&#38;D" range="18" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC17" width="1" begin="17" end="17" resetval="0x0" description="Reserved for HW R&#38;D" range="17" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC16" width="1" begin="16" end="16" resetval="0x0" description="Reserved for HW R&#38;D" range="16" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC15" width="1" begin="15" end="15" resetval="0x0" description="Reserved for HW R&#38;D" range="15" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC14" width="1" begin="14" end="14" resetval="0x0" description="Reserved for HW R&#38;D" range="14" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC13" width="1" begin="13" end="13" resetval="0x0" description="Reserved for HW R&#38;D" range="13" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC12" width="1" begin="12" end="12" resetval="0x0" description="Reserved for HW R&#38;D" range="12" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC11" width="1" begin="11" end="11" resetval="0x0" description="Reserved for HW R&#38;D" range="11" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC10" width="1" begin="10" end="10" resetval="0x0" description="Reserved for HW R&#38;D" range="10" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC9" width="1" begin="9" end="9" resetval="0x0" description="Reserved for HW R&#38;D" range="9" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC8" width="1" begin="8" end="8" resetval="0x0" description="Reserved for HW R&#38;D" range="8" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC7" width="1" begin="7" end="7" resetval="0x0" description="Reserved for HW R&#38;D" range="7" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC6" width="1" begin="6" end="6" resetval="0x0" description="Reserved for HW R&#38;D" range="6" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC5" width="1" begin="5" end="5" resetval="0x0" description="Reserved for HW R&#38;D" range="5" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC4" width="1" begin="4" end="4" resetval="0x0" description="Reserved for HW R&#38;D" range="4" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC3" width="1" begin="3" end="3" resetval="0x0" description="Reserved for HW R&#38;D" range="3" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC2" width="1" begin="2" end="2" resetval="0x0" description="Reserved for HW R&#38;D" range="2" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC1" width="1" begin="1" end="1" resetval="0x0" description="Reserved for HW R&#38;D" range="1" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC0" width="1" begin="0" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_HW_SPARE_REC0" acronym="TOP_CTRL_HW_SPARE_REC0" offset="0xFF8" width="32" description="">
		<bitfield id="LOCK0_KICK0" width="32" begin="31" end="0" resetval="0x0" description="- KICK0 component" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_HW_SPARE_REC1" acronym="TOP_CTRL_HW_SPARE_REC1" offset="0xFFC" width="32" description="">
		<bitfield id="LOCK0_KICK1" width="32" begin="31" end="0" resetval="0x0" description="- KICK1 component" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_LOCK0_KICK0" acronym="TOP_CTRL_LOCK0_KICK0" offset="0x1008" width="8" description="">
		<bitfield id="PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="3" rwaccess="RW"/> 
		<bitfield id="KICK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="2" rwaccess="RW"/> 
		<bitfield id="ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="1" rwaccess="RW"/> 
		<bitfield id="PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_LOCK0_KICK1" acronym="TOP_CTRL_LOCK0_KICK1" offset="0x100C" width="8" description="">
		<bitfield id="ENABLED_PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="3" rwaccess="RW"/> 
		<bitfield id="ENABLED_KICK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="2" rwaccess="RW"/> 
		<bitfield id="ENABLED_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="1" rwaccess="RW"/> 
		<bitfield id="ENABLED_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_INTR_RAW_STATUS" acronym="TOP_CTRL_INTR_RAW_STATUS" offset="0x1010" width="8" description="">
		<bitfield id="PROXY_ERR_EN" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="3" rwaccess="RW"/> 
		<bitfield id="KICK_ERR_EN" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="2" rwaccess="RW"/> 
		<bitfield id="ADDR_ERR_EN" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="1" rwaccess="RW"/> 
		<bitfield id="PROT_ERR_EN" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_INTR_ENABLED_STATUS_CLEAR" acronym="TOP_CTRL_INTR_ENABLED_STATUS_CLEAR" offset="0x1014" width="8" description="">
		<bitfield id="PROXY_ERR_EN_CLR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="3" rwaccess="RW"/> 
		<bitfield id="KICK_ERR_EN_CLR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="2" rwaccess="RW"/> 
		<bitfield id="ADDR_ERR_EN_CLR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="1" rwaccess="RW"/> 
		<bitfield id="PROT_ERR_EN_CLR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_INTR_ENABLE" acronym="TOP_CTRL_INTR_ENABLE" offset="0x1018" width="8" description="">
		<bitfield id="EOI_VECTOR" width="8" begin="7" end="0" resetval="0x0" description="EOI vector value. Write this with interrupt distribution value in the chip." range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="TOP_CTRL_INTR_ENABLE_CLEAR" acronym="TOP_CTRL_INTR_ENABLE_CLEAR" offset="0x101C" width="32" description="">
		<bitfield id="FAULT_ADDR" width="32" begin="31" end="0" resetval="0x0" description="Fault Address." range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_EOI" acronym="TOP_CTRL_EOI" offset="0x1020" width="8" description="">
		<bitfield id="FAULT_NS" width="1" begin="6" end="6" resetval="0x0" description="Non-secure access." range="6" rwaccess="RO"/> 
		<bitfield id="FAULT_TYPE" width="6" begin="5" end="0" resetval="0x0" description="Fault Type  10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1   01_0000 = Supervisor write fault  - priv = 1 dir = 0  00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1  00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1  00_0010 = User write fault - priv = 0 dir = 0  00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1  00_0000 = No fault" range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_FAULT_ADDRESS" acronym="TOP_CTRL_FAULT_ADDRESS" offset="0x1024" width="32" description="">
		<bitfield id="FAULT_XID" width="12" begin="31" end="20" resetval="0x0" description="XID." range="31 - 20" rwaccess="RO"/> 
		<bitfield id="FAULT_ROUTEID" width="12" begin="19" end="8" resetval="0x0" description="Route ID." range="19 - 8" rwaccess="RO"/> 
		<bitfield id="FAULT_PRIVID" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID." range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="TOP_CTRL_FAULT_TYPE_STATUS" acronym="TOP_CTRL_FAULT_TYPE_STATUS" offset="0x1028" width="0" description="">
		<bitfield id="FAULT_CLR" width="1" begin="0" end="0" resetval="0x0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." range="0" rwaccess="WO"/>
	</register>
</module>