// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition"

// DATE "12/16/2022 22:01:15"

// 
// Device: Altera EP4CGX150DF31C7 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Lab9Part1 (
	Done,
	Clock,
	Run,
	DIN,
	BusWires);
output 	Done;
input 	Clock;
input 	Run;
input 	[8:0] DIN;
output 	[8:0] BusWires;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Done~output_o ;
wire \BusWires[8]~output_o ;
wire \BusWires[7]~output_o ;
wire \BusWires[6]~output_o ;
wire \BusWires[5]~output_o ;
wire \BusWires[4]~output_o ;
wire \BusWires[3]~output_o ;
wire \BusWires[2]~output_o ;
wire \BusWires[1]~output_o ;
wire \BusWires[0]~output_o ;
wire \Clock~input_o ;
wire \DIN[6]~input_o ;
wire \Run~input_o ;
wire \DIN[8]~input_o ;
wire \DIN[0]~input_o ;
wire \DIN[4]~input_o ;
wire \inst|Mux16~0_combout ;
wire \inst|Rin[1]~0_combout ;
wire \inst|Rin[7]~5_combout ;
wire \inst|Mux16~1_combout ;
wire \inst|Rin[2]~6_combout ;
wire \inst|Rin[1]~7_combout ;
wire \inst|Rin[0]~8_combout ;
wire \inst|Mux16~2_combout ;
wire \inst|Rin[3]~9_combout ;
wire \inst|Mux16~3_combout ;
wire \DIN[2]~input_o ;
wire \inst|Mux17~0_combout ;
wire \inst|Mux17~1_combout ;
wire \inst|Mux17~2_combout ;
wire \inst|Mux17~3_combout ;
wire \inst|Mux17~4_combout ;
wire \inst|Add0~6_combout ;
wire \inst|Add0~10_cout ;
wire \inst|Add0~12 ;
wire \inst|Add0~14 ;
wire \inst|Add0~15_combout ;
wire \inst|Selector4~0_combout ;
wire \inst|Selector4~1_combout ;
wire \inst|Mux8~0_combout ;
wire \inst|Mux8~1_combout ;
wire \inst|Mux8~2_combout ;
wire \inst|Mux8~3_combout ;
wire \inst|Mux8~4_combout ;
wire \inst|Selector4~3_combout ;
wire \inst|Selector4~4_combout ;
wire \inst|Selector11~0_combout ;
wire \inst|Selector11~1_combout ;
wire \inst|Mux16~4_combout ;
wire \inst|Add0~5_combout ;
wire \inst|Add0~16 ;
wire \inst|Add0~17_combout ;
wire \DIN[3]~input_o ;
wire \inst|Mux7~0_combout ;
wire \inst|Mux7~1_combout ;
wire \inst|Mux7~2_combout ;
wire \inst|Mux7~3_combout ;
wire \inst|Mux7~4_combout ;
wire \inst|Selector5~0_combout ;
wire \inst|Selector5~1_combout ;
wire \inst|Rin[0]~2_combout ;
wire \inst|Rin[4]~4_combout ;
wire \inst|Mux18~0_combout ;
wire \inst|Mux18~1_combout ;
wire \inst|Mux18~2_combout ;
wire \inst|Mux18~3_combout ;
wire \inst|Mux18~4_combout ;
wire \inst|Add0~7_combout ;
wire \inst|Add0~13_combout ;
wire \DIN[1]~input_o ;
wire \inst|Mux9~0_combout ;
wire \inst|Mux9~1_combout ;
wire \inst|Mux9~2_combout ;
wire \inst|Mux9~3_combout ;
wire \inst|Mux9~4_combout ;
wire \inst|Selector3~0_combout ;
wire \inst|Selector3~1_combout ;
wire \inst|Mux15~0_combout ;
wire \inst|Mux15~1_combout ;
wire \inst|Mux15~2_combout ;
wire \inst|Mux15~3_combout ;
wire \inst|Mux15~4_combout ;
wire \inst|Add0~4_combout ;
wire \inst|Add0~18 ;
wire \inst|Add0~19_combout ;
wire \inst|Mux6~0_combout ;
wire \inst|Mux6~1_combout ;
wire \inst|Mux6~2_combout ;
wire \inst|Mux6~3_combout ;
wire \inst|Mux6~4_combout ;
wire \inst|Selector6~0_combout ;
wire \inst|Selector6~1_combout ;
wire \inst|Rin[6]~3_combout ;
wire \inst|Mux19~0_combout ;
wire \inst|Mux19~1_combout ;
wire \inst|Mux19~2_combout ;
wire \inst|Mux19~3_combout ;
wire \inst|Mux19~4_combout ;
wire \inst|Add0~8_combout ;
wire \inst|Add0~11_combout ;
wire \inst|Mux10~0_combout ;
wire \inst|Mux10~1_combout ;
wire \inst|Mux10~2_combout ;
wire \inst|Mux10~3_combout ;
wire \inst|Mux10~4_combout ;
wire \inst|Selector0~0_combout ;
wire \inst|Selector0~1_combout ;
wire \inst|Mux14~0_combout ;
wire \inst|Mux14~1_combout ;
wire \inst|Mux14~2_combout ;
wire \inst|Mux14~3_combout ;
wire \inst|Mux14~4_combout ;
wire \inst|Add0~3_combout ;
wire \inst|Add0~20 ;
wire \inst|Add0~21_combout ;
wire \DIN[5]~input_o ;
wire \inst|Mux5~0_combout ;
wire \inst|Mux5~1_combout ;
wire \inst|Mux5~2_combout ;
wire \inst|Mux5~3_combout ;
wire \inst|Mux5~4_combout ;
wire \inst|Selector7~0_combout ;
wire \inst|Selector7~1_combout ;
wire \inst|Rin[5]~1_combout ;
wire \inst|Mux2~0_combout ;
wire \inst|Mux2~1_combout ;
wire \inst|Mux2~2_combout ;
wire \inst|Mux2~3_combout ;
wire \inst|Mux2~4_combout ;
wire \inst|Mux11~0_combout ;
wire \inst|Mux11~1_combout ;
wire \inst|Mux11~2_combout ;
wire \inst|Mux11~3_combout ;
wire \inst|Mux11~4_combout ;
wire \inst|Add0~0_combout ;
wire \inst|Mux13~0_combout ;
wire \inst|Mux13~1_combout ;
wire \inst|Mux13~2_combout ;
wire \inst|Mux13~3_combout ;
wire \inst|Mux13~4_combout ;
wire \inst|Add0~2_combout ;
wire \inst|Add0~22 ;
wire \inst|Add0~24 ;
wire \inst|Add0~26 ;
wire \inst|Add0~27_combout ;
wire \inst|Selector10~0_combout ;
wire \inst|Selector10~1_combout ;
wire \inst|Selector1~0_combout ;
wire \inst|Selector1~1_combout ;
wire \inst|Ystep_Q.T0~q ;
wire \inst|Ystep_D.T1~0_combout ;
wire \inst|Ystep_Q.T1~q ;
wire \inst|Selector4~2_combout ;
wire \inst|Add0~23_combout ;
wire \inst|Mux4~0_combout ;
wire \inst|Mux4~1_combout ;
wire \inst|Mux4~2_combout ;
wire \inst|Mux4~3_combout ;
wire \inst|Mux4~4_combout ;
wire \inst|Selector8~0_combout ;
wire \inst|Selector8~1_combout ;
wire \inst|Mux12~0_combout ;
wire \inst|Mux12~1_combout ;
wire \inst|Mux12~2_combout ;
wire \inst|Mux12~3_combout ;
wire \inst|Mux12~4_combout ;
wire \inst|Add0~1_combout ;
wire \inst|Add0~25_combout ;
wire \DIN[7]~input_o ;
wire \inst|Mux3~0_combout ;
wire \inst|Mux3~1_combout ;
wire \inst|Mux3~2_combout ;
wire \inst|Mux3~3_combout ;
wire \inst|Mux3~4_combout ;
wire \inst|Selector9~0_combout ;
wire \inst|Selector9~1_combout ;
wire \inst|Ystep_D.T2~0_combout ;
wire \inst|Ystep_Q.T2~q ;
wire \inst|Ystep_Q.T3~q ;
wire \inst|Selector2~0_combout ;
wire [8:0] \inst|reg_IR|Q ;
wire [8:0] \inst|reg_R0|Q ;
wire [8:0] \inst|reg_R4|Q ;
wire [8:0] \inst|reg_RA|Q ;
wire [8:0] \inst|reg_R1|Q ;
wire [8:0] \inst|reg_R5|Q ;
wire [8:0] \inst|reg_R2|Q ;
wire [8:0] \inst|reg_R6|Q ;
wire [8:0] \inst|reg_R7|Q ;
wire [8:0] \inst|reg_R3|Q ;
wire [8:0] \inst|BusWire ;
wire [8:0] \inst|Rx ;
wire [8:0] \inst|Ry ;


cycloneiv_io_obuf \Done~output (
	.i(\inst|Selector2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Done~output_o ),
	.obar());
// synopsys translate_off
defparam \Done~output .bus_hold = "false";
defparam \Done~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[8]~output (
	.i(\inst|BusWire [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[8]~output .bus_hold = "false";
defparam \BusWires[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[7]~output (
	.i(\inst|BusWire [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[7]~output .bus_hold = "false";
defparam \BusWires[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[6]~output (
	.i(\inst|BusWire [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[6]~output .bus_hold = "false";
defparam \BusWires[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[5]~output (
	.i(\inst|BusWire [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[5]~output .bus_hold = "false";
defparam \BusWires[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[4]~output (
	.i(\inst|BusWire [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[4]~output .bus_hold = "false";
defparam \BusWires[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[3]~output (
	.i(\inst|BusWire [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[3]~output .bus_hold = "false";
defparam \BusWires[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[2]~output (
	.i(\inst|BusWire [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[2]~output .bus_hold = "false";
defparam \BusWires[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[1]~output (
	.i(\inst|BusWire [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[1]~output .bus_hold = "false";
defparam \BusWires[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[0]~output (
	.i(\inst|BusWire [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[0]~output .bus_hold = "false";
defparam \BusWires[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \DIN[6]~input (
	.i(DIN[6]),
	.ibar(gnd),
	.o(\DIN[6]~input_o ));
// synopsys translate_off
defparam \DIN[6]~input .bus_hold = "false";
defparam \DIN[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \DIN[8]~input (
	.i(DIN[8]),
	.ibar(gnd),
	.o(\DIN[8]~input_o ));
// synopsys translate_off
defparam \DIN[8]~input .bus_hold = "false";
defparam \DIN[8]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst|reg_R5|Q[5] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R5|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_R5|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \DIN[0]~input (
	.i(DIN[0]),
	.ibar(gnd),
	.o(\DIN[0]~input_o ));
// synopsys translate_off
defparam \DIN[0]~input .bus_hold = "false";
defparam \DIN[0]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst|reg_R5|Q[0] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R5|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_R5|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \DIN[4]~input (
	.i(DIN[4]),
	.ibar(gnd),
	.o(\DIN[4]~input_o ));
// synopsys translate_off
defparam \DIN[4]~input .bus_hold = "false";
defparam \DIN[4]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst|reg_R5|Q[4] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R5|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_R5|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R6|Q[4] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R6|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_R6|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R5|Q[1] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R5|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_R5|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R6|Q[1] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R6|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_R6|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R5|Q[3] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R5|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_R5|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R6|Q[3] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R6|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_R6|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R4|Q[3] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R4|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_R4|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux16~0 (
// Equation(s):
// \inst|Mux16~0_combout  = (\inst|reg_IR|Q [0] & (((\inst|reg_IR|Q [1])))) # (!\inst|reg_IR|Q [0] & ((\inst|reg_IR|Q [1] & (\inst|reg_R6|Q [3])) # (!\inst|reg_IR|Q [1] & ((\inst|reg_R4|Q [3])))))

	.dataa(\inst|reg_IR|Q [0]),
	.datab(\inst|reg_R6|Q [3]),
	.datac(\inst|reg_IR|Q [1]),
	.datad(\inst|reg_R4|Q [3]),
	.cin(gnd),
	.combout(\inst|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux16~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rin[1]~0 (
// Equation(s):
// \inst|Rin[1]~0_combout  = (\inst|Ystep_Q.T1~q  & (\inst|reg_IR|Q [3] & (!\inst|reg_IR|Q [8] & !\inst|reg_IR|Q [7])))

	.dataa(\inst|Ystep_Q.T1~q ),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|reg_IR|Q [8]),
	.datad(\inst|reg_IR|Q [7]),
	.cin(gnd),
	.combout(\inst|Rin[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Rin[1]~0 .lut_mask = 16'h0008;
defparam \inst|Rin[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rin[7]~5 (
// Equation(s):
// \inst|Rin[7]~5_combout  = (\inst|reg_IR|Q [5] & (\inst|reg_IR|Q [4] & \inst|Rin[1]~0_combout ))

	.dataa(\inst|reg_IR|Q [5]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Rin[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Rin[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Rin[7]~5 .lut_mask = 16'h8080;
defparam \inst|Rin[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R7|Q[3] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R7|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R7|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_R7|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux16~1 (
// Equation(s):
// \inst|Mux16~1_combout  = (\inst|reg_IR|Q [0] & ((\inst|Mux16~0_combout  & ((\inst|reg_R7|Q [3]))) # (!\inst|Mux16~0_combout  & (\inst|reg_R5|Q [3])))) # (!\inst|reg_IR|Q [0] & (((\inst|Mux16~0_combout ))))

	.dataa(\inst|reg_R5|Q [3]),
	.datab(\inst|reg_IR|Q [0]),
	.datac(\inst|Mux16~0_combout ),
	.datad(\inst|reg_R7|Q [3]),
	.cin(gnd),
	.combout(\inst|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux16~1 .lut_mask = 16'hF838;
defparam \inst|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rin[2]~6 (
// Equation(s):
// \inst|Rin[2]~6_combout  = (\inst|reg_IR|Q [4] & (\inst|Rin[0]~2_combout  & !\inst|reg_IR|Q [5]))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|Rin[0]~2_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Rin[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Rin[2]~6 .lut_mask = 16'h0088;
defparam \inst|Rin[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R2|Q[3] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R2|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_R2|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rin[1]~7 (
// Equation(s):
// \inst|Rin[1]~7_combout  = (\inst|Rin[1]~0_combout  & (!\inst|reg_IR|Q [5] & !\inst|reg_IR|Q [4]))

	.dataa(\inst|Rin[1]~0_combout ),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [5]),
	.datad(\inst|reg_IR|Q [4]),
	.cin(gnd),
	.combout(\inst|Rin[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Rin[1]~7 .lut_mask = 16'h000A;
defparam \inst|Rin[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R1|Q[3] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R1|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_R1|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rin[0]~8 (
// Equation(s):
// \inst|Rin[0]~8_combout  = (\inst|Rin[0]~2_combout  & (!\inst|reg_IR|Q [5] & !\inst|reg_IR|Q [4]))

	.dataa(\inst|Rin[0]~2_combout ),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [5]),
	.datad(\inst|reg_IR|Q [4]),
	.cin(gnd),
	.combout(\inst|Rin[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Rin[0]~8 .lut_mask = 16'h000A;
defparam \inst|Rin[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R0|Q[3] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R0|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_R0|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux16~2 (
// Equation(s):
// \inst|Mux16~2_combout  = (\inst|reg_IR|Q [1] & (((\inst|reg_IR|Q [0])))) # (!\inst|reg_IR|Q [1] & ((\inst|reg_IR|Q [0] & (\inst|reg_R1|Q [3])) # (!\inst|reg_IR|Q [0] & ((\inst|reg_R0|Q [3])))))

	.dataa(\inst|reg_IR|Q [1]),
	.datab(\inst|reg_R1|Q [3]),
	.datac(\inst|reg_IR|Q [0]),
	.datad(\inst|reg_R0|Q [3]),
	.cin(gnd),
	.combout(\inst|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux16~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rin[3]~9 (
// Equation(s):
// \inst|Rin[3]~9_combout  = (\inst|reg_IR|Q [4] & (\inst|Rin[1]~0_combout  & !\inst|reg_IR|Q [5]))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|Rin[1]~0_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Rin[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Rin[3]~9 .lut_mask = 16'h0088;
defparam \inst|Rin[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R3|Q[3] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R3|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_R3|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux16~3 (
// Equation(s):
// \inst|Mux16~3_combout  = (\inst|reg_IR|Q [1] & ((\inst|Mux16~2_combout  & ((\inst|reg_R3|Q [3]))) # (!\inst|Mux16~2_combout  & (\inst|reg_R2|Q [3])))) # (!\inst|reg_IR|Q [1] & (((\inst|Mux16~2_combout ))))

	.dataa(\inst|reg_R2|Q [3]),
	.datab(\inst|reg_IR|Q [1]),
	.datac(\inst|Mux16~2_combout ),
	.datad(\inst|reg_R3|Q [3]),
	.cin(gnd),
	.combout(\inst|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux16~3 .lut_mask = 16'hF838;
defparam \inst|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \DIN[2]~input (
	.i(DIN[2]),
	.ibar(gnd),
	.o(\DIN[2]~input_o ));
// synopsys translate_off
defparam \DIN[2]~input .bus_hold = "false";
defparam \DIN[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst|reg_R5|Q[2] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R5|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_R5|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R6|Q[2] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R6|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_R6|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R4|Q[2] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R4|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_R4|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux17~0 (
// Equation(s):
// \inst|Mux17~0_combout  = (\inst|reg_IR|Q [0] & (((\inst|reg_IR|Q [1])))) # (!\inst|reg_IR|Q [0] & ((\inst|reg_IR|Q [1] & (\inst|reg_R6|Q [2])) # (!\inst|reg_IR|Q [1] & ((\inst|reg_R4|Q [2])))))

	.dataa(\inst|reg_IR|Q [0]),
	.datab(\inst|reg_R6|Q [2]),
	.datac(\inst|reg_IR|Q [1]),
	.datad(\inst|reg_R4|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux17~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R7|Q[2] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R7|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R7|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_R7|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux17~1 (
// Equation(s):
// \inst|Mux17~1_combout  = (\inst|reg_IR|Q [0] & ((\inst|Mux17~0_combout  & ((\inst|reg_R7|Q [2]))) # (!\inst|Mux17~0_combout  & (\inst|reg_R5|Q [2])))) # (!\inst|reg_IR|Q [0] & (((\inst|Mux17~0_combout ))))

	.dataa(\inst|reg_R5|Q [2]),
	.datab(\inst|reg_IR|Q [0]),
	.datac(\inst|Mux17~0_combout ),
	.datad(\inst|reg_R7|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux17~1 .lut_mask = 16'hF838;
defparam \inst|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R2|Q[2] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R2|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_R2|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R1|Q[2] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R1|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_R1|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R0|Q[2] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R0|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_R0|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux17~2 (
// Equation(s):
// \inst|Mux17~2_combout  = (\inst|reg_IR|Q [1] & (((\inst|reg_IR|Q [0])))) # (!\inst|reg_IR|Q [1] & ((\inst|reg_IR|Q [0] & (\inst|reg_R1|Q [2])) # (!\inst|reg_IR|Q [0] & ((\inst|reg_R0|Q [2])))))

	.dataa(\inst|reg_IR|Q [1]),
	.datab(\inst|reg_R1|Q [2]),
	.datac(\inst|reg_IR|Q [0]),
	.datad(\inst|reg_R0|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux17~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R3|Q[2] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R3|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_R3|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux17~3 (
// Equation(s):
// \inst|Mux17~3_combout  = (\inst|reg_IR|Q [1] & ((\inst|Mux17~2_combout  & ((\inst|reg_R3|Q [2]))) # (!\inst|Mux17~2_combout  & (\inst|reg_R2|Q [2])))) # (!\inst|reg_IR|Q [1] & (((\inst|Mux17~2_combout ))))

	.dataa(\inst|reg_R2|Q [2]),
	.datab(\inst|reg_IR|Q [1]),
	.datac(\inst|Mux17~2_combout ),
	.datad(\inst|reg_R3|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux17~3 .lut_mask = 16'hF838;
defparam \inst|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux17~4 (
// Equation(s):
// \inst|Mux17~4_combout  = (\inst|reg_IR|Q [2] & (\inst|Mux17~1_combout )) # (!\inst|reg_IR|Q [2] & ((\inst|Mux17~3_combout )))

	.dataa(\inst|Mux17~1_combout ),
	.datab(\inst|Mux17~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux17~4 .lut_mask = 16'hAACC;
defparam \inst|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Ry[2] (
// Equation(s):
// \inst|Ry [2] = (\inst|Ystep_Q.T0~q  & ((\inst|Ry [2]))) # (!\inst|Ystep_Q.T0~q  & (\inst|Mux17~4_combout ))

	.dataa(gnd),
	.datab(\inst|Mux17~4_combout ),
	.datac(\inst|Ry [2]),
	.datad(\inst|Ystep_Q.T0~q ),
	.cin(gnd),
	.combout(\inst|Ry [2]),
	.cout());
// synopsys translate_off
defparam \inst|Ry[2] .lut_mask = 16'hF0CC;
defparam \inst|Ry[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~6 (
// Equation(s):
// \inst|Add0~6_combout  = \inst|reg_IR|Q [6] $ (\inst|Ry [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [6]),
	.datad(\inst|Ry [2]),
	.cin(gnd),
	.combout(\inst|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~6 .lut_mask = 16'h0FF0;
defparam \inst|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_RA|Q[2] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Ystep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RA|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RA|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_RA|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_RA|Q[1] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Ystep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RA|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RA|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_RA|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_RA|Q[0] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Ystep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RA|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RA|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_RA|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~10 (
// Equation(s):
// \inst|Add0~10_cout  = CARRY(\inst|reg_IR|Q [6])

	.dataa(\inst|reg_IR|Q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|Add0~10_cout ));
// synopsys translate_off
defparam \inst|Add0~10 .lut_mask = 16'h00AA;
defparam \inst|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~11 (
// Equation(s):
// \inst|Add0~11_combout  = (\inst|Add0~8_combout  & ((\inst|reg_RA|Q [0] & (\inst|Add0~10_cout  & VCC)) # (!\inst|reg_RA|Q [0] & (!\inst|Add0~10_cout )))) # (!\inst|Add0~8_combout  & ((\inst|reg_RA|Q [0] & (!\inst|Add0~10_cout )) # (!\inst|reg_RA|Q [0] & 
// ((\inst|Add0~10_cout ) # (GND)))))
// \inst|Add0~12  = CARRY((\inst|Add0~8_combout  & (!\inst|reg_RA|Q [0] & !\inst|Add0~10_cout )) # (!\inst|Add0~8_combout  & ((!\inst|Add0~10_cout ) # (!\inst|reg_RA|Q [0]))))

	.dataa(\inst|Add0~8_combout ),
	.datab(\inst|reg_RA|Q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~10_cout ),
	.combout(\inst|Add0~11_combout ),
	.cout(\inst|Add0~12 ));
// synopsys translate_off
defparam \inst|Add0~11 .lut_mask = 16'h9617;
defparam \inst|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~13 (
// Equation(s):
// \inst|Add0~13_combout  = ((\inst|Add0~7_combout  $ (\inst|reg_RA|Q [1] $ (!\inst|Add0~12 )))) # (GND)
// \inst|Add0~14  = CARRY((\inst|Add0~7_combout  & ((\inst|reg_RA|Q [1]) # (!\inst|Add0~12 ))) # (!\inst|Add0~7_combout  & (\inst|reg_RA|Q [1] & !\inst|Add0~12 )))

	.dataa(\inst|Add0~7_combout ),
	.datab(\inst|reg_RA|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~12 ),
	.combout(\inst|Add0~13_combout ),
	.cout(\inst|Add0~14 ));
// synopsys translate_off
defparam \inst|Add0~13 .lut_mask = 16'h698E;
defparam \inst|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~15 (
// Equation(s):
// \inst|Add0~15_combout  = (\inst|Add0~6_combout  & ((\inst|reg_RA|Q [2] & (\inst|Add0~14  & VCC)) # (!\inst|reg_RA|Q [2] & (!\inst|Add0~14 )))) # (!\inst|Add0~6_combout  & ((\inst|reg_RA|Q [2] & (!\inst|Add0~14 )) # (!\inst|reg_RA|Q [2] & ((\inst|Add0~14 ) 
// # (GND)))))
// \inst|Add0~16  = CARRY((\inst|Add0~6_combout  & (!\inst|reg_RA|Q [2] & !\inst|Add0~14 )) # (!\inst|Add0~6_combout  & ((!\inst|Add0~14 ) # (!\inst|reg_RA|Q [2]))))

	.dataa(\inst|Add0~6_combout ),
	.datab(\inst|reg_RA|Q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~14 ),
	.combout(\inst|Add0~15_combout ),
	.cout(\inst|Add0~16 ));
// synopsys translate_off
defparam \inst|Add0~15 .lut_mask = 16'h9617;
defparam \inst|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector4~0 (
// Equation(s):
// \inst|Selector4~0_combout  = (!\inst|reg_IR|Q [7] & ((\inst|Ystep_Q.T2~q ) # (!\inst|reg_IR|Q [6])))

	.dataa(\inst|Ystep_Q.T2~q ),
	.datab(\inst|reg_IR|Q [6]),
	.datac(\inst|reg_IR|Q [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~0 .lut_mask = 16'h0B0B;
defparam \inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector4~1 (
// Equation(s):
// \inst|Selector4~1_combout  = (\inst|Ystep_Q.T3~q ) # ((\inst|Ystep_Q.T1~q  & ((\inst|Selector4~0_combout ))) # (!\inst|Ystep_Q.T1~q  & (\inst|Ystep_Q.T2~q )))

	.dataa(\inst|Ystep_Q.T3~q ),
	.datab(\inst|Ystep_Q.T2~q ),
	.datac(\inst|Ystep_Q.T1~q ),
	.datad(\inst|Selector4~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~1 .lut_mask = 16'hFEAE;
defparam \inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux8~0 (
// Equation(s):
// \inst|Mux8~0_combout  = (\inst|reg_IR|Q [3] & (((\inst|reg_IR|Q [4])))) # (!\inst|reg_IR|Q [3] & ((\inst|reg_IR|Q [4] & (\inst|reg_R6|Q [2])) # (!\inst|reg_IR|Q [4] & ((\inst|reg_R4|Q [2])))))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_R6|Q [2]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|reg_R4|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux8~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux8~1 (
// Equation(s):
// \inst|Mux8~1_combout  = (\inst|reg_IR|Q [3] & ((\inst|Mux8~0_combout  & ((\inst|reg_R7|Q [2]))) # (!\inst|Mux8~0_combout  & (\inst|reg_R5|Q [2])))) # (!\inst|reg_IR|Q [3] & (((\inst|Mux8~0_combout ))))

	.dataa(\inst|reg_R5|Q [2]),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|Mux8~0_combout ),
	.datad(\inst|reg_R7|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux8~1 .lut_mask = 16'hF838;
defparam \inst|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux8~2 (
// Equation(s):
// \inst|Mux8~2_combout  = (\inst|reg_IR|Q [4] & (((\inst|reg_IR|Q [3])))) # (!\inst|reg_IR|Q [4] & ((\inst|reg_IR|Q [3] & (\inst|reg_R1|Q [2])) # (!\inst|reg_IR|Q [3] & ((\inst|reg_R0|Q [2])))))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|reg_R1|Q [2]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_R0|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux8~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux8~3 (
// Equation(s):
// \inst|Mux8~3_combout  = (\inst|reg_IR|Q [4] & ((\inst|Mux8~2_combout  & ((\inst|reg_R3|Q [2]))) # (!\inst|Mux8~2_combout  & (\inst|reg_R2|Q [2])))) # (!\inst|reg_IR|Q [4] & (((\inst|Mux8~2_combout ))))

	.dataa(\inst|reg_R2|Q [2]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Mux8~2_combout ),
	.datad(\inst|reg_R3|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux8~3 .lut_mask = 16'hF838;
defparam \inst|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux8~4 (
// Equation(s):
// \inst|Mux8~4_combout  = (\inst|reg_IR|Q [5] & (\inst|Mux8~1_combout )) # (!\inst|reg_IR|Q [5] & ((\inst|Mux8~3_combout )))

	.dataa(\inst|Mux8~1_combout ),
	.datab(\inst|Mux8~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux8~4 .lut_mask = 16'hAACC;
defparam \inst|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rx[2] (
// Equation(s):
// \inst|Rx [2] = (\inst|Ystep_Q.T0~q  & ((\inst|Rx [2]))) # (!\inst|Ystep_Q.T0~q  & (\inst|Mux8~4_combout ))

	.dataa(gnd),
	.datab(\inst|Mux8~4_combout ),
	.datac(\inst|Rx [2]),
	.datad(\inst|Ystep_Q.T0~q ),
	.cin(gnd),
	.combout(\inst|Rx [2]),
	.cout());
// synopsys translate_off
defparam \inst|Rx[2] .lut_mask = 16'hF0CC;
defparam \inst|Rx[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector4~3 (
// Equation(s):
// \inst|Selector4~3_combout  = (\inst|Selector4~2_combout  & (((\inst|Selector4~1_combout )))) # (!\inst|Selector4~2_combout  & ((\inst|Selector4~1_combout  & (\inst|Add0~15_combout )) # (!\inst|Selector4~1_combout  & ((\inst|Rx [2])))))

	.dataa(\inst|Selector4~2_combout ),
	.datab(\inst|Add0~15_combout ),
	.datac(\inst|Selector4~1_combout ),
	.datad(\inst|Rx [2]),
	.cin(gnd),
	.combout(\inst|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~3 .lut_mask = 16'hE5E0;
defparam \inst|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector4~4 (
// Equation(s):
// \inst|Selector4~4_combout  = (\inst|Selector4~2_combout  & ((\inst|Selector4~3_combout  & ((\inst|Ry [2]))) # (!\inst|Selector4~3_combout  & (\DIN[2]~input_o )))) # (!\inst|Selector4~2_combout  & (((\inst|Selector4~3_combout ))))

	.dataa(\DIN[2]~input_o ),
	.datab(\inst|Selector4~2_combout ),
	.datac(\inst|Selector4~3_combout ),
	.datad(\inst|Ry [2]),
	.cin(gnd),
	.combout(\inst|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~4 .lut_mask = 16'hF838;
defparam \inst|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector11~0 (
// Equation(s):
// \inst|Selector11~0_combout  = (!\inst|Ystep_Q.T3~q  & (!\inst|Ystep_Q.T2~q  & ((!\inst|Ystep_Q.T1~q ) # (!\inst|reg_IR|Q [8]))))

	.dataa(\inst|reg_IR|Q [8]),
	.datab(\inst|Ystep_Q.T1~q ),
	.datac(\inst|Ystep_Q.T3~q ),
	.datad(\inst|Ystep_Q.T2~q ),
	.cin(gnd),
	.combout(\inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~0 .lut_mask = 16'h0007;
defparam \inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector11~1 (
// Equation(s):
// \inst|Selector11~1_combout  = (\inst|Selector11~0_combout ) # ((\inst|reg_IR|Q [7] & !\inst|reg_IR|Q [8]))

	.dataa(\inst|Selector11~0_combout ),
	.datab(\inst|reg_IR|Q [7]),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\inst|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~1 .lut_mask = 16'hAAEE;
defparam \inst|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWire[2] (
// Equation(s):
// \inst|BusWire [2] = (\inst|Selector11~1_combout  & (\inst|Selector4~4_combout )) # (!\inst|Selector11~1_combout  & ((\inst|BusWire [2])))

	.dataa(gnd),
	.datab(\inst|Selector4~4_combout ),
	.datac(\inst|BusWire [2]),
	.datad(\inst|Selector11~1_combout ),
	.cin(gnd),
	.combout(\inst|BusWire [2]),
	.cout());
// synopsys translate_off
defparam \inst|BusWire[2] .lut_mask = 16'hCCF0;
defparam \inst|BusWire[2] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_IR|Q[2] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|Ystep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux16~4 (
// Equation(s):
// \inst|Mux16~4_combout  = (\inst|reg_IR|Q [2] & (\inst|Mux16~1_combout )) # (!\inst|reg_IR|Q [2] & ((\inst|Mux16~3_combout )))

	.dataa(\inst|Mux16~1_combout ),
	.datab(\inst|Mux16~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux16~4 .lut_mask = 16'hAACC;
defparam \inst|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Ry[3] (
// Equation(s):
// \inst|Ry [3] = (\inst|Ystep_Q.T0~q  & ((\inst|Ry [3]))) # (!\inst|Ystep_Q.T0~q  & (\inst|Mux16~4_combout ))

	.dataa(gnd),
	.datab(\inst|Mux16~4_combout ),
	.datac(\inst|Ry [3]),
	.datad(\inst|Ystep_Q.T0~q ),
	.cin(gnd),
	.combout(\inst|Ry [3]),
	.cout());
// synopsys translate_off
defparam \inst|Ry[3] .lut_mask = 16'hF0CC;
defparam \inst|Ry[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~5 (
// Equation(s):
// \inst|Add0~5_combout  = \inst|reg_IR|Q [6] $ (\inst|Ry [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [6]),
	.datad(\inst|Ry [3]),
	.cin(gnd),
	.combout(\inst|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~5 .lut_mask = 16'h0FF0;
defparam \inst|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_RA|Q[3] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Ystep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RA|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RA|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_RA|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~17 (
// Equation(s):
// \inst|Add0~17_combout  = ((\inst|Add0~5_combout  $ (\inst|reg_RA|Q [3] $ (!\inst|Add0~16 )))) # (GND)
// \inst|Add0~18  = CARRY((\inst|Add0~5_combout  & ((\inst|reg_RA|Q [3]) # (!\inst|Add0~16 ))) # (!\inst|Add0~5_combout  & (\inst|reg_RA|Q [3] & !\inst|Add0~16 )))

	.dataa(\inst|Add0~5_combout ),
	.datab(\inst|reg_RA|Q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~16 ),
	.combout(\inst|Add0~17_combout ),
	.cout(\inst|Add0~18 ));
// synopsys translate_off
defparam \inst|Add0~17 .lut_mask = 16'h698E;
defparam \inst|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_io_ibuf \DIN[3]~input (
	.i(DIN[3]),
	.ibar(gnd),
	.o(\DIN[3]~input_o ));
// synopsys translate_off
defparam \DIN[3]~input .bus_hold = "false";
defparam \DIN[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux7~0 (
// Equation(s):
// \inst|Mux7~0_combout  = (\inst|reg_IR|Q [3] & (((\inst|reg_IR|Q [4])))) # (!\inst|reg_IR|Q [3] & ((\inst|reg_IR|Q [4] & (\inst|reg_R6|Q [3])) # (!\inst|reg_IR|Q [4] & ((\inst|reg_R4|Q [3])))))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_R6|Q [3]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|reg_R4|Q [3]),
	.cin(gnd),
	.combout(\inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux7~1 (
// Equation(s):
// \inst|Mux7~1_combout  = (\inst|reg_IR|Q [3] & ((\inst|Mux7~0_combout  & ((\inst|reg_R7|Q [3]))) # (!\inst|Mux7~0_combout  & (\inst|reg_R5|Q [3])))) # (!\inst|reg_IR|Q [3] & (((\inst|Mux7~0_combout ))))

	.dataa(\inst|reg_R5|Q [3]),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|Mux7~0_combout ),
	.datad(\inst|reg_R7|Q [3]),
	.cin(gnd),
	.combout(\inst|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~1 .lut_mask = 16'hF838;
defparam \inst|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux7~2 (
// Equation(s):
// \inst|Mux7~2_combout  = (\inst|reg_IR|Q [4] & (((\inst|reg_IR|Q [3])))) # (!\inst|reg_IR|Q [4] & ((\inst|reg_IR|Q [3] & (\inst|reg_R1|Q [3])) # (!\inst|reg_IR|Q [3] & ((\inst|reg_R0|Q [3])))))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|reg_R1|Q [3]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_R0|Q [3]),
	.cin(gnd),
	.combout(\inst|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux7~3 (
// Equation(s):
// \inst|Mux7~3_combout  = (\inst|reg_IR|Q [4] & ((\inst|Mux7~2_combout  & ((\inst|reg_R3|Q [3]))) # (!\inst|Mux7~2_combout  & (\inst|reg_R2|Q [3])))) # (!\inst|reg_IR|Q [4] & (((\inst|Mux7~2_combout ))))

	.dataa(\inst|reg_R2|Q [3]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Mux7~2_combout ),
	.datad(\inst|reg_R3|Q [3]),
	.cin(gnd),
	.combout(\inst|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~3 .lut_mask = 16'hF838;
defparam \inst|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux7~4 (
// Equation(s):
// \inst|Mux7~4_combout  = (\inst|reg_IR|Q [5] & (\inst|Mux7~1_combout )) # (!\inst|reg_IR|Q [5] & ((\inst|Mux7~3_combout )))

	.dataa(\inst|Mux7~1_combout ),
	.datab(\inst|Mux7~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~4 .lut_mask = 16'hAACC;
defparam \inst|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rx[3] (
// Equation(s):
// \inst|Rx [3] = (\inst|Ystep_Q.T0~q  & ((\inst|Rx [3]))) # (!\inst|Ystep_Q.T0~q  & (\inst|Mux7~4_combout ))

	.dataa(gnd),
	.datab(\inst|Mux7~4_combout ),
	.datac(\inst|Rx [3]),
	.datad(\inst|Ystep_Q.T0~q ),
	.cin(gnd),
	.combout(\inst|Rx [3]),
	.cout());
// synopsys translate_off
defparam \inst|Rx[3] .lut_mask = 16'hF0CC;
defparam \inst|Rx[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector5~0 (
// Equation(s):
// \inst|Selector5~0_combout  = (\inst|Selector4~1_combout  & (((\inst|Selector4~2_combout )))) # (!\inst|Selector4~1_combout  & ((\inst|Selector4~2_combout  & (\DIN[3]~input_o )) # (!\inst|Selector4~2_combout  & ((\inst|Rx [3])))))

	.dataa(\inst|Selector4~1_combout ),
	.datab(\DIN[3]~input_o ),
	.datac(\inst|Selector4~2_combout ),
	.datad(\inst|Rx [3]),
	.cin(gnd),
	.combout(\inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~0 .lut_mask = 16'hE5E0;
defparam \inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector5~1 (
// Equation(s):
// \inst|Selector5~1_combout  = (\inst|Selector4~1_combout  & ((\inst|Selector5~0_combout  & ((\inst|Ry [3]))) # (!\inst|Selector5~0_combout  & (\inst|Add0~17_combout )))) # (!\inst|Selector4~1_combout  & (((\inst|Selector5~0_combout ))))

	.dataa(\inst|Add0~17_combout ),
	.datab(\inst|Selector4~1_combout ),
	.datac(\inst|Selector5~0_combout ),
	.datad(\inst|Ry [3]),
	.cin(gnd),
	.combout(\inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~1 .lut_mask = 16'hF838;
defparam \inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWire[3] (
// Equation(s):
// \inst|BusWire [3] = (\inst|Selector11~1_combout  & (\inst|Selector5~1_combout )) # (!\inst|Selector11~1_combout  & ((\inst|BusWire [3])))

	.dataa(gnd),
	.datab(\inst|Selector5~1_combout ),
	.datac(\inst|BusWire [3]),
	.datad(\inst|Selector11~1_combout ),
	.cin(gnd),
	.combout(\inst|BusWire [3]),
	.cout());
// synopsys translate_off
defparam \inst|BusWire[3] .lut_mask = 16'hCCF0;
defparam \inst|BusWire[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_IR|Q[3] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|Ystep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rin[0]~2 (
// Equation(s):
// \inst|Rin[0]~2_combout  = (\inst|Ystep_Q.T1~q  & (!\inst|reg_IR|Q [8] & (!\inst|reg_IR|Q [7] & !\inst|reg_IR|Q [3])))

	.dataa(\inst|Ystep_Q.T1~q ),
	.datab(\inst|reg_IR|Q [8]),
	.datac(\inst|reg_IR|Q [7]),
	.datad(\inst|reg_IR|Q [3]),
	.cin(gnd),
	.combout(\inst|Rin[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Rin[0]~2 .lut_mask = 16'h0002;
defparam \inst|Rin[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rin[4]~4 (
// Equation(s):
// \inst|Rin[4]~4_combout  = (\inst|reg_IR|Q [5] & (\inst|Rin[0]~2_combout  & !\inst|reg_IR|Q [4]))

	.dataa(\inst|reg_IR|Q [5]),
	.datab(\inst|Rin[0]~2_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [4]),
	.cin(gnd),
	.combout(\inst|Rin[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Rin[4]~4 .lut_mask = 16'h0088;
defparam \inst|Rin[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R4|Q[1] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R4|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_R4|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux18~0 (
// Equation(s):
// \inst|Mux18~0_combout  = (\inst|reg_IR|Q [0] & (((\inst|reg_IR|Q [1])))) # (!\inst|reg_IR|Q [0] & ((\inst|reg_IR|Q [1] & (\inst|reg_R6|Q [1])) # (!\inst|reg_IR|Q [1] & ((\inst|reg_R4|Q [1])))))

	.dataa(\inst|reg_IR|Q [0]),
	.datab(\inst|reg_R6|Q [1]),
	.datac(\inst|reg_IR|Q [1]),
	.datad(\inst|reg_R4|Q [1]),
	.cin(gnd),
	.combout(\inst|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux18~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R7|Q[1] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R7|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R7|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_R7|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux18~1 (
// Equation(s):
// \inst|Mux18~1_combout  = (\inst|reg_IR|Q [0] & ((\inst|Mux18~0_combout  & ((\inst|reg_R7|Q [1]))) # (!\inst|Mux18~0_combout  & (\inst|reg_R5|Q [1])))) # (!\inst|reg_IR|Q [0] & (((\inst|Mux18~0_combout ))))

	.dataa(\inst|reg_R5|Q [1]),
	.datab(\inst|reg_IR|Q [0]),
	.datac(\inst|Mux18~0_combout ),
	.datad(\inst|reg_R7|Q [1]),
	.cin(gnd),
	.combout(\inst|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux18~1 .lut_mask = 16'hF838;
defparam \inst|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R2|Q[1] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R2|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_R2|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R1|Q[1] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R1|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_R1|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R0|Q[1] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R0|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_R0|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux18~2 (
// Equation(s):
// \inst|Mux18~2_combout  = (\inst|reg_IR|Q [1] & (((\inst|reg_IR|Q [0])))) # (!\inst|reg_IR|Q [1] & ((\inst|reg_IR|Q [0] & (\inst|reg_R1|Q [1])) # (!\inst|reg_IR|Q [0] & ((\inst|reg_R0|Q [1])))))

	.dataa(\inst|reg_IR|Q [1]),
	.datab(\inst|reg_R1|Q [1]),
	.datac(\inst|reg_IR|Q [0]),
	.datad(\inst|reg_R0|Q [1]),
	.cin(gnd),
	.combout(\inst|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux18~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R3|Q[1] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R3|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_R3|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux18~3 (
// Equation(s):
// \inst|Mux18~3_combout  = (\inst|reg_IR|Q [1] & ((\inst|Mux18~2_combout  & ((\inst|reg_R3|Q [1]))) # (!\inst|Mux18~2_combout  & (\inst|reg_R2|Q [1])))) # (!\inst|reg_IR|Q [1] & (((\inst|Mux18~2_combout ))))

	.dataa(\inst|reg_R2|Q [1]),
	.datab(\inst|reg_IR|Q [1]),
	.datac(\inst|Mux18~2_combout ),
	.datad(\inst|reg_R3|Q [1]),
	.cin(gnd),
	.combout(\inst|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux18~3 .lut_mask = 16'hF838;
defparam \inst|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux18~4 (
// Equation(s):
// \inst|Mux18~4_combout  = (\inst|reg_IR|Q [2] & (\inst|Mux18~1_combout )) # (!\inst|reg_IR|Q [2] & ((\inst|Mux18~3_combout )))

	.dataa(\inst|Mux18~1_combout ),
	.datab(\inst|Mux18~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux18~4 .lut_mask = 16'hAACC;
defparam \inst|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Ry[1] (
// Equation(s):
// \inst|Ry [1] = (\inst|Ystep_Q.T0~q  & ((\inst|Ry [1]))) # (!\inst|Ystep_Q.T0~q  & (\inst|Mux18~4_combout ))

	.dataa(gnd),
	.datab(\inst|Mux18~4_combout ),
	.datac(\inst|Ry [1]),
	.datad(\inst|Ystep_Q.T0~q ),
	.cin(gnd),
	.combout(\inst|Ry [1]),
	.cout());
// synopsys translate_off
defparam \inst|Ry[1] .lut_mask = 16'hF0CC;
defparam \inst|Ry[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~7 (
// Equation(s):
// \inst|Add0~7_combout  = \inst|reg_IR|Q [6] $ (\inst|Ry [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [6]),
	.datad(\inst|Ry [1]),
	.cin(gnd),
	.combout(\inst|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~7 .lut_mask = 16'h0FF0;
defparam \inst|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \DIN[1]~input (
	.i(DIN[1]),
	.ibar(gnd),
	.o(\DIN[1]~input_o ));
// synopsys translate_off
defparam \DIN[1]~input .bus_hold = "false";
defparam \DIN[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux9~0 (
// Equation(s):
// \inst|Mux9~0_combout  = (\inst|reg_IR|Q [3] & (((\inst|reg_IR|Q [4])))) # (!\inst|reg_IR|Q [3] & ((\inst|reg_IR|Q [4] & (\inst|reg_R6|Q [1])) # (!\inst|reg_IR|Q [4] & ((\inst|reg_R4|Q [1])))))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_R6|Q [1]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|reg_R4|Q [1]),
	.cin(gnd),
	.combout(\inst|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux9~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux9~1 (
// Equation(s):
// \inst|Mux9~1_combout  = (\inst|reg_IR|Q [3] & ((\inst|Mux9~0_combout  & ((\inst|reg_R7|Q [1]))) # (!\inst|Mux9~0_combout  & (\inst|reg_R5|Q [1])))) # (!\inst|reg_IR|Q [3] & (((\inst|Mux9~0_combout ))))

	.dataa(\inst|reg_R5|Q [1]),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|Mux9~0_combout ),
	.datad(\inst|reg_R7|Q [1]),
	.cin(gnd),
	.combout(\inst|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux9~1 .lut_mask = 16'hF838;
defparam \inst|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux9~2 (
// Equation(s):
// \inst|Mux9~2_combout  = (\inst|reg_IR|Q [4] & (((\inst|reg_IR|Q [3])))) # (!\inst|reg_IR|Q [4] & ((\inst|reg_IR|Q [3] & (\inst|reg_R1|Q [1])) # (!\inst|reg_IR|Q [3] & ((\inst|reg_R0|Q [1])))))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|reg_R1|Q [1]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_R0|Q [1]),
	.cin(gnd),
	.combout(\inst|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux9~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux9~3 (
// Equation(s):
// \inst|Mux9~3_combout  = (\inst|reg_IR|Q [4] & ((\inst|Mux9~2_combout  & ((\inst|reg_R3|Q [1]))) # (!\inst|Mux9~2_combout  & (\inst|reg_R2|Q [1])))) # (!\inst|reg_IR|Q [4] & (((\inst|Mux9~2_combout ))))

	.dataa(\inst|reg_R2|Q [1]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Mux9~2_combout ),
	.datad(\inst|reg_R3|Q [1]),
	.cin(gnd),
	.combout(\inst|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux9~3 .lut_mask = 16'hF838;
defparam \inst|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux9~4 (
// Equation(s):
// \inst|Mux9~4_combout  = (\inst|reg_IR|Q [5] & (\inst|Mux9~1_combout )) # (!\inst|reg_IR|Q [5] & ((\inst|Mux9~3_combout )))

	.dataa(\inst|Mux9~1_combout ),
	.datab(\inst|Mux9~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux9~4 .lut_mask = 16'hAACC;
defparam \inst|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rx[1] (
// Equation(s):
// \inst|Rx [1] = (\inst|Ystep_Q.T0~q  & ((\inst|Rx [1]))) # (!\inst|Ystep_Q.T0~q  & (\inst|Mux9~4_combout ))

	.dataa(gnd),
	.datab(\inst|Mux9~4_combout ),
	.datac(\inst|Rx [1]),
	.datad(\inst|Ystep_Q.T0~q ),
	.cin(gnd),
	.combout(\inst|Rx [1]),
	.cout());
// synopsys translate_off
defparam \inst|Rx[1] .lut_mask = 16'hF0CC;
defparam \inst|Rx[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector3~0 (
// Equation(s):
// \inst|Selector3~0_combout  = (\inst|Selector4~1_combout  & (((\inst|Selector4~2_combout )))) # (!\inst|Selector4~1_combout  & ((\inst|Selector4~2_combout  & (\DIN[1]~input_o )) # (!\inst|Selector4~2_combout  & ((\inst|Rx [1])))))

	.dataa(\inst|Selector4~1_combout ),
	.datab(\DIN[1]~input_o ),
	.datac(\inst|Selector4~2_combout ),
	.datad(\inst|Rx [1]),
	.cin(gnd),
	.combout(\inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~0 .lut_mask = 16'hE5E0;
defparam \inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector3~1 (
// Equation(s):
// \inst|Selector3~1_combout  = (\inst|Selector4~1_combout  & ((\inst|Selector3~0_combout  & ((\inst|Ry [1]))) # (!\inst|Selector3~0_combout  & (\inst|Add0~13_combout )))) # (!\inst|Selector4~1_combout  & (((\inst|Selector3~0_combout ))))

	.dataa(\inst|Add0~13_combout ),
	.datab(\inst|Selector4~1_combout ),
	.datac(\inst|Selector3~0_combout ),
	.datad(\inst|Ry [1]),
	.cin(gnd),
	.combout(\inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~1 .lut_mask = 16'hF838;
defparam \inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWire[1] (
// Equation(s):
// \inst|BusWire [1] = (\inst|Selector11~1_combout  & (\inst|Selector3~1_combout )) # (!\inst|Selector11~1_combout  & ((\inst|BusWire [1])))

	.dataa(gnd),
	.datab(\inst|Selector3~1_combout ),
	.datac(\inst|BusWire [1]),
	.datad(\inst|Selector11~1_combout ),
	.cin(gnd),
	.combout(\inst|BusWire [1]),
	.cout());
// synopsys translate_off
defparam \inst|BusWire[1] .lut_mask = 16'hCCF0;
defparam \inst|BusWire[1] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_IR|Q[1] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|Ystep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R4|Q[4] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R4|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_R4|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux15~0 (
// Equation(s):
// \inst|Mux15~0_combout  = (\inst|reg_IR|Q [0] & (((\inst|reg_IR|Q [1])))) # (!\inst|reg_IR|Q [0] & ((\inst|reg_IR|Q [1] & (\inst|reg_R6|Q [4])) # (!\inst|reg_IR|Q [1] & ((\inst|reg_R4|Q [4])))))

	.dataa(\inst|reg_IR|Q [0]),
	.datab(\inst|reg_R6|Q [4]),
	.datac(\inst|reg_IR|Q [1]),
	.datad(\inst|reg_R4|Q [4]),
	.cin(gnd),
	.combout(\inst|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux15~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R7|Q[4] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R7|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R7|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_R7|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux15~1 (
// Equation(s):
// \inst|Mux15~1_combout  = (\inst|reg_IR|Q [0] & ((\inst|Mux15~0_combout  & ((\inst|reg_R7|Q [4]))) # (!\inst|Mux15~0_combout  & (\inst|reg_R5|Q [4])))) # (!\inst|reg_IR|Q [0] & (((\inst|Mux15~0_combout ))))

	.dataa(\inst|reg_R5|Q [4]),
	.datab(\inst|reg_IR|Q [0]),
	.datac(\inst|Mux15~0_combout ),
	.datad(\inst|reg_R7|Q [4]),
	.cin(gnd),
	.combout(\inst|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux15~1 .lut_mask = 16'hF838;
defparam \inst|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R2|Q[4] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R2|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_R2|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R1|Q[4] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R1|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_R1|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R0|Q[4] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R0|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_R0|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux15~2 (
// Equation(s):
// \inst|Mux15~2_combout  = (\inst|reg_IR|Q [1] & (((\inst|reg_IR|Q [0])))) # (!\inst|reg_IR|Q [1] & ((\inst|reg_IR|Q [0] & (\inst|reg_R1|Q [4])) # (!\inst|reg_IR|Q [0] & ((\inst|reg_R0|Q [4])))))

	.dataa(\inst|reg_IR|Q [1]),
	.datab(\inst|reg_R1|Q [4]),
	.datac(\inst|reg_IR|Q [0]),
	.datad(\inst|reg_R0|Q [4]),
	.cin(gnd),
	.combout(\inst|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux15~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R3|Q[4] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R3|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_R3|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux15~3 (
// Equation(s):
// \inst|Mux15~3_combout  = (\inst|reg_IR|Q [1] & ((\inst|Mux15~2_combout  & ((\inst|reg_R3|Q [4]))) # (!\inst|Mux15~2_combout  & (\inst|reg_R2|Q [4])))) # (!\inst|reg_IR|Q [1] & (((\inst|Mux15~2_combout ))))

	.dataa(\inst|reg_R2|Q [4]),
	.datab(\inst|reg_IR|Q [1]),
	.datac(\inst|Mux15~2_combout ),
	.datad(\inst|reg_R3|Q [4]),
	.cin(gnd),
	.combout(\inst|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux15~3 .lut_mask = 16'hF838;
defparam \inst|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux15~4 (
// Equation(s):
// \inst|Mux15~4_combout  = (\inst|reg_IR|Q [2] & (\inst|Mux15~1_combout )) # (!\inst|reg_IR|Q [2] & ((\inst|Mux15~3_combout )))

	.dataa(\inst|Mux15~1_combout ),
	.datab(\inst|Mux15~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux15~4 .lut_mask = 16'hAACC;
defparam \inst|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Ry[4] (
// Equation(s):
// \inst|Ry [4] = (\inst|Ystep_Q.T0~q  & ((\inst|Ry [4]))) # (!\inst|Ystep_Q.T0~q  & (\inst|Mux15~4_combout ))

	.dataa(gnd),
	.datab(\inst|Mux15~4_combout ),
	.datac(\inst|Ry [4]),
	.datad(\inst|Ystep_Q.T0~q ),
	.cin(gnd),
	.combout(\inst|Ry [4]),
	.cout());
// synopsys translate_off
defparam \inst|Ry[4] .lut_mask = 16'hF0CC;
defparam \inst|Ry[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~4 (
// Equation(s):
// \inst|Add0~4_combout  = \inst|reg_IR|Q [6] $ (\inst|Ry [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [6]),
	.datad(\inst|Ry [4]),
	.cin(gnd),
	.combout(\inst|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~4 .lut_mask = 16'h0FF0;
defparam \inst|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_RA|Q[4] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Ystep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RA|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RA|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_RA|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~19 (
// Equation(s):
// \inst|Add0~19_combout  = (\inst|Add0~4_combout  & ((\inst|reg_RA|Q [4] & (\inst|Add0~18  & VCC)) # (!\inst|reg_RA|Q [4] & (!\inst|Add0~18 )))) # (!\inst|Add0~4_combout  & ((\inst|reg_RA|Q [4] & (!\inst|Add0~18 )) # (!\inst|reg_RA|Q [4] & ((\inst|Add0~18 ) 
// # (GND)))))
// \inst|Add0~20  = CARRY((\inst|Add0~4_combout  & (!\inst|reg_RA|Q [4] & !\inst|Add0~18 )) # (!\inst|Add0~4_combout  & ((!\inst|Add0~18 ) # (!\inst|reg_RA|Q [4]))))

	.dataa(\inst|Add0~4_combout ),
	.datab(\inst|reg_RA|Q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~18 ),
	.combout(\inst|Add0~19_combout ),
	.cout(\inst|Add0~20 ));
// synopsys translate_off
defparam \inst|Add0~19 .lut_mask = 16'h9617;
defparam \inst|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux6~0 (
// Equation(s):
// \inst|Mux6~0_combout  = (\inst|reg_IR|Q [3] & (((\inst|reg_IR|Q [4])))) # (!\inst|reg_IR|Q [3] & ((\inst|reg_IR|Q [4] & (\inst|reg_R6|Q [4])) # (!\inst|reg_IR|Q [4] & ((\inst|reg_R4|Q [4])))))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_R6|Q [4]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|reg_R4|Q [4]),
	.cin(gnd),
	.combout(\inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux6~1 (
// Equation(s):
// \inst|Mux6~1_combout  = (\inst|reg_IR|Q [3] & ((\inst|Mux6~0_combout  & ((\inst|reg_R7|Q [4]))) # (!\inst|Mux6~0_combout  & (\inst|reg_R5|Q [4])))) # (!\inst|reg_IR|Q [3] & (((\inst|Mux6~0_combout ))))

	.dataa(\inst|reg_R5|Q [4]),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|Mux6~0_combout ),
	.datad(\inst|reg_R7|Q [4]),
	.cin(gnd),
	.combout(\inst|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~1 .lut_mask = 16'hF838;
defparam \inst|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux6~2 (
// Equation(s):
// \inst|Mux6~2_combout  = (\inst|reg_IR|Q [4] & (((\inst|reg_IR|Q [3])))) # (!\inst|reg_IR|Q [4] & ((\inst|reg_IR|Q [3] & (\inst|reg_R1|Q [4])) # (!\inst|reg_IR|Q [3] & ((\inst|reg_R0|Q [4])))))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|reg_R1|Q [4]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_R0|Q [4]),
	.cin(gnd),
	.combout(\inst|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux6~3 (
// Equation(s):
// \inst|Mux6~3_combout  = (\inst|reg_IR|Q [4] & ((\inst|Mux6~2_combout  & ((\inst|reg_R3|Q [4]))) # (!\inst|Mux6~2_combout  & (\inst|reg_R2|Q [4])))) # (!\inst|reg_IR|Q [4] & (((\inst|Mux6~2_combout ))))

	.dataa(\inst|reg_R2|Q [4]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Mux6~2_combout ),
	.datad(\inst|reg_R3|Q [4]),
	.cin(gnd),
	.combout(\inst|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~3 .lut_mask = 16'hF838;
defparam \inst|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux6~4 (
// Equation(s):
// \inst|Mux6~4_combout  = (\inst|reg_IR|Q [5] & (\inst|Mux6~1_combout )) # (!\inst|reg_IR|Q [5] & ((\inst|Mux6~3_combout )))

	.dataa(\inst|Mux6~1_combout ),
	.datab(\inst|Mux6~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~4 .lut_mask = 16'hAACC;
defparam \inst|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rx[4] (
// Equation(s):
// \inst|Rx [4] = (\inst|Ystep_Q.T0~q  & ((\inst|Rx [4]))) # (!\inst|Ystep_Q.T0~q  & (\inst|Mux6~4_combout ))

	.dataa(gnd),
	.datab(\inst|Mux6~4_combout ),
	.datac(\inst|Rx [4]),
	.datad(\inst|Ystep_Q.T0~q ),
	.cin(gnd),
	.combout(\inst|Rx [4]),
	.cout());
// synopsys translate_off
defparam \inst|Rx[4] .lut_mask = 16'hF0CC;
defparam \inst|Rx[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector6~0 (
// Equation(s):
// \inst|Selector6~0_combout  = (\inst|Selector4~2_combout  & (((\inst|Selector4~1_combout )))) # (!\inst|Selector4~2_combout  & ((\inst|Selector4~1_combout  & (\inst|Add0~19_combout )) # (!\inst|Selector4~1_combout  & ((\inst|Rx [4])))))

	.dataa(\inst|Selector4~2_combout ),
	.datab(\inst|Add0~19_combout ),
	.datac(\inst|Selector4~1_combout ),
	.datad(\inst|Rx [4]),
	.cin(gnd),
	.combout(\inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~0 .lut_mask = 16'hE5E0;
defparam \inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector6~1 (
// Equation(s):
// \inst|Selector6~1_combout  = (\inst|Selector4~2_combout  & ((\inst|Selector6~0_combout  & ((\inst|Ry [4]))) # (!\inst|Selector6~0_combout  & (\DIN[4]~input_o )))) # (!\inst|Selector4~2_combout  & (((\inst|Selector6~0_combout ))))

	.dataa(\DIN[4]~input_o ),
	.datab(\inst|Selector4~2_combout ),
	.datac(\inst|Selector6~0_combout ),
	.datad(\inst|Ry [4]),
	.cin(gnd),
	.combout(\inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~1 .lut_mask = 16'hF838;
defparam \inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWire[4] (
// Equation(s):
// \inst|BusWire [4] = (\inst|Selector11~1_combout  & (\inst|Selector6~1_combout )) # (!\inst|Selector11~1_combout  & ((\inst|BusWire [4])))

	.dataa(gnd),
	.datab(\inst|Selector6~1_combout ),
	.datac(\inst|BusWire [4]),
	.datad(\inst|Selector11~1_combout ),
	.cin(gnd),
	.combout(\inst|BusWire [4]),
	.cout());
// synopsys translate_off
defparam \inst|BusWire[4] .lut_mask = 16'hCCF0;
defparam \inst|BusWire[4] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_IR|Q[4] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|Ystep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rin[6]~3 (
// Equation(s):
// \inst|Rin[6]~3_combout  = (\inst|reg_IR|Q [5] & (\inst|reg_IR|Q [4] & \inst|Rin[0]~2_combout ))

	.dataa(\inst|reg_IR|Q [5]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Rin[0]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Rin[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Rin[6]~3 .lut_mask = 16'h8080;
defparam \inst|Rin[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R6|Q[0] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R6|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_R6|Q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R4|Q[0] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R4|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_R4|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux19~0 (
// Equation(s):
// \inst|Mux19~0_combout  = (\inst|reg_IR|Q [0] & (((\inst|reg_IR|Q [1])))) # (!\inst|reg_IR|Q [0] & ((\inst|reg_IR|Q [1] & (\inst|reg_R6|Q [0])) # (!\inst|reg_IR|Q [1] & ((\inst|reg_R4|Q [0])))))

	.dataa(\inst|reg_IR|Q [0]),
	.datab(\inst|reg_R6|Q [0]),
	.datac(\inst|reg_IR|Q [1]),
	.datad(\inst|reg_R4|Q [0]),
	.cin(gnd),
	.combout(\inst|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux19~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R7|Q[0] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R7|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R7|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_R7|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux19~1 (
// Equation(s):
// \inst|Mux19~1_combout  = (\inst|reg_IR|Q [0] & ((\inst|Mux19~0_combout  & ((\inst|reg_R7|Q [0]))) # (!\inst|Mux19~0_combout  & (\inst|reg_R5|Q [0])))) # (!\inst|reg_IR|Q [0] & (((\inst|Mux19~0_combout ))))

	.dataa(\inst|reg_R5|Q [0]),
	.datab(\inst|reg_IR|Q [0]),
	.datac(\inst|Mux19~0_combout ),
	.datad(\inst|reg_R7|Q [0]),
	.cin(gnd),
	.combout(\inst|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux19~1 .lut_mask = 16'hF838;
defparam \inst|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R2|Q[0] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R2|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_R2|Q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R1|Q[0] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R1|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_R1|Q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R0|Q[0] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R0|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_R0|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux19~2 (
// Equation(s):
// \inst|Mux19~2_combout  = (\inst|reg_IR|Q [1] & (((\inst|reg_IR|Q [0])))) # (!\inst|reg_IR|Q [1] & ((\inst|reg_IR|Q [0] & (\inst|reg_R1|Q [0])) # (!\inst|reg_IR|Q [0] & ((\inst|reg_R0|Q [0])))))

	.dataa(\inst|reg_IR|Q [1]),
	.datab(\inst|reg_R1|Q [0]),
	.datac(\inst|reg_IR|Q [0]),
	.datad(\inst|reg_R0|Q [0]),
	.cin(gnd),
	.combout(\inst|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux19~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R3|Q[0] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R3|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_R3|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux19~3 (
// Equation(s):
// \inst|Mux19~3_combout  = (\inst|reg_IR|Q [1] & ((\inst|Mux19~2_combout  & ((\inst|reg_R3|Q [0]))) # (!\inst|Mux19~2_combout  & (\inst|reg_R2|Q [0])))) # (!\inst|reg_IR|Q [1] & (((\inst|Mux19~2_combout ))))

	.dataa(\inst|reg_R2|Q [0]),
	.datab(\inst|reg_IR|Q [1]),
	.datac(\inst|Mux19~2_combout ),
	.datad(\inst|reg_R3|Q [0]),
	.cin(gnd),
	.combout(\inst|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux19~3 .lut_mask = 16'hF838;
defparam \inst|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux19~4 (
// Equation(s):
// \inst|Mux19~4_combout  = (\inst|reg_IR|Q [2] & (\inst|Mux19~1_combout )) # (!\inst|reg_IR|Q [2] & ((\inst|Mux19~3_combout )))

	.dataa(\inst|Mux19~1_combout ),
	.datab(\inst|Mux19~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux19~4 .lut_mask = 16'hAACC;
defparam \inst|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Ry[0] (
// Equation(s):
// \inst|Ry [0] = (\inst|Ystep_Q.T0~q  & ((\inst|Ry [0]))) # (!\inst|Ystep_Q.T0~q  & (\inst|Mux19~4_combout ))

	.dataa(gnd),
	.datab(\inst|Mux19~4_combout ),
	.datac(\inst|Ry [0]),
	.datad(\inst|Ystep_Q.T0~q ),
	.cin(gnd),
	.combout(\inst|Ry [0]),
	.cout());
// synopsys translate_off
defparam \inst|Ry[0] .lut_mask = 16'hF0CC;
defparam \inst|Ry[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~8 (
// Equation(s):
// \inst|Add0~8_combout  = \inst|reg_IR|Q [6] $ (\inst|Ry [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [6]),
	.datad(\inst|Ry [0]),
	.cin(gnd),
	.combout(\inst|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~8 .lut_mask = 16'h0FF0;
defparam \inst|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux10~0 (
// Equation(s):
// \inst|Mux10~0_combout  = (\inst|reg_IR|Q [3] & (((\inst|reg_IR|Q [4])))) # (!\inst|reg_IR|Q [3] & ((\inst|reg_IR|Q [4] & (\inst|reg_R6|Q [0])) # (!\inst|reg_IR|Q [4] & ((\inst|reg_R4|Q [0])))))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_R6|Q [0]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|reg_R4|Q [0]),
	.cin(gnd),
	.combout(\inst|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux10~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux10~1 (
// Equation(s):
// \inst|Mux10~1_combout  = (\inst|reg_IR|Q [3] & ((\inst|Mux10~0_combout  & ((\inst|reg_R7|Q [0]))) # (!\inst|Mux10~0_combout  & (\inst|reg_R5|Q [0])))) # (!\inst|reg_IR|Q [3] & (((\inst|Mux10~0_combout ))))

	.dataa(\inst|reg_R5|Q [0]),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|Mux10~0_combout ),
	.datad(\inst|reg_R7|Q [0]),
	.cin(gnd),
	.combout(\inst|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux10~1 .lut_mask = 16'hF838;
defparam \inst|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux10~2 (
// Equation(s):
// \inst|Mux10~2_combout  = (\inst|reg_IR|Q [4] & (((\inst|reg_IR|Q [3])))) # (!\inst|reg_IR|Q [4] & ((\inst|reg_IR|Q [3] & (\inst|reg_R1|Q [0])) # (!\inst|reg_IR|Q [3] & ((\inst|reg_R0|Q [0])))))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|reg_R1|Q [0]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_R0|Q [0]),
	.cin(gnd),
	.combout(\inst|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux10~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux10~3 (
// Equation(s):
// \inst|Mux10~3_combout  = (\inst|reg_IR|Q [4] & ((\inst|Mux10~2_combout  & ((\inst|reg_R3|Q [0]))) # (!\inst|Mux10~2_combout  & (\inst|reg_R2|Q [0])))) # (!\inst|reg_IR|Q [4] & (((\inst|Mux10~2_combout ))))

	.dataa(\inst|reg_R2|Q [0]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Mux10~2_combout ),
	.datad(\inst|reg_R3|Q [0]),
	.cin(gnd),
	.combout(\inst|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux10~3 .lut_mask = 16'hF838;
defparam \inst|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux10~4 (
// Equation(s):
// \inst|Mux10~4_combout  = (\inst|reg_IR|Q [5] & (\inst|Mux10~1_combout )) # (!\inst|reg_IR|Q [5] & ((\inst|Mux10~3_combout )))

	.dataa(\inst|Mux10~1_combout ),
	.datab(\inst|Mux10~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux10~4 .lut_mask = 16'hAACC;
defparam \inst|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rx[0] (
// Equation(s):
// \inst|Rx [0] = (\inst|Ystep_Q.T0~q  & ((\inst|Rx [0]))) # (!\inst|Ystep_Q.T0~q  & (\inst|Mux10~4_combout ))

	.dataa(gnd),
	.datab(\inst|Mux10~4_combout ),
	.datac(\inst|Rx [0]),
	.datad(\inst|Ystep_Q.T0~q ),
	.cin(gnd),
	.combout(\inst|Rx [0]),
	.cout());
// synopsys translate_off
defparam \inst|Rx[0] .lut_mask = 16'hF0CC;
defparam \inst|Rx[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector0~0 (
// Equation(s):
// \inst|Selector0~0_combout  = (\inst|Selector4~2_combout  & (((\inst|Selector4~1_combout )))) # (!\inst|Selector4~2_combout  & ((\inst|Selector4~1_combout  & (\inst|Add0~11_combout )) # (!\inst|Selector4~1_combout  & ((\inst|Rx [0])))))

	.dataa(\inst|Selector4~2_combout ),
	.datab(\inst|Add0~11_combout ),
	.datac(\inst|Selector4~1_combout ),
	.datad(\inst|Rx [0]),
	.cin(gnd),
	.combout(\inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~0 .lut_mask = 16'hE5E0;
defparam \inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector0~1 (
// Equation(s):
// \inst|Selector0~1_combout  = (\inst|Selector4~2_combout  & ((\inst|Selector0~0_combout  & ((\inst|Ry [0]))) # (!\inst|Selector0~0_combout  & (\DIN[0]~input_o )))) # (!\inst|Selector4~2_combout  & (((\inst|Selector0~0_combout ))))

	.dataa(\DIN[0]~input_o ),
	.datab(\inst|Selector4~2_combout ),
	.datac(\inst|Selector0~0_combout ),
	.datad(\inst|Ry [0]),
	.cin(gnd),
	.combout(\inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~1 .lut_mask = 16'hF838;
defparam \inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWire[0] (
// Equation(s):
// \inst|BusWire [0] = (\inst|Selector11~1_combout  & (\inst|Selector0~1_combout )) # (!\inst|Selector11~1_combout  & ((\inst|BusWire [0])))

	.dataa(gnd),
	.datab(\inst|Selector0~1_combout ),
	.datac(\inst|BusWire [0]),
	.datad(\inst|Selector11~1_combout ),
	.cin(gnd),
	.combout(\inst|BusWire [0]),
	.cout());
// synopsys translate_off
defparam \inst|BusWire[0] .lut_mask = 16'hCCF0;
defparam \inst|BusWire[0] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_IR|Q[0] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|Ystep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R6|Q[5] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R6|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_R6|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R4|Q[5] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R4|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_R4|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux14~0 (
// Equation(s):
// \inst|Mux14~0_combout  = (\inst|reg_IR|Q [0] & (((\inst|reg_IR|Q [1])))) # (!\inst|reg_IR|Q [0] & ((\inst|reg_IR|Q [1] & (\inst|reg_R6|Q [5])) # (!\inst|reg_IR|Q [1] & ((\inst|reg_R4|Q [5])))))

	.dataa(\inst|reg_IR|Q [0]),
	.datab(\inst|reg_R6|Q [5]),
	.datac(\inst|reg_IR|Q [1]),
	.datad(\inst|reg_R4|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux14~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R7|Q[5] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R7|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R7|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_R7|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux14~1 (
// Equation(s):
// \inst|Mux14~1_combout  = (\inst|reg_IR|Q [0] & ((\inst|Mux14~0_combout  & ((\inst|reg_R7|Q [5]))) # (!\inst|Mux14~0_combout  & (\inst|reg_R5|Q [5])))) # (!\inst|reg_IR|Q [0] & (((\inst|Mux14~0_combout ))))

	.dataa(\inst|reg_R5|Q [5]),
	.datab(\inst|reg_IR|Q [0]),
	.datac(\inst|Mux14~0_combout ),
	.datad(\inst|reg_R7|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux14~1 .lut_mask = 16'hF838;
defparam \inst|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R2|Q[5] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R2|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_R2|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R1|Q[5] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R1|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_R1|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R0|Q[5] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R0|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_R0|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux14~2 (
// Equation(s):
// \inst|Mux14~2_combout  = (\inst|reg_IR|Q [1] & (((\inst|reg_IR|Q [0])))) # (!\inst|reg_IR|Q [1] & ((\inst|reg_IR|Q [0] & (\inst|reg_R1|Q [5])) # (!\inst|reg_IR|Q [0] & ((\inst|reg_R0|Q [5])))))

	.dataa(\inst|reg_IR|Q [1]),
	.datab(\inst|reg_R1|Q [5]),
	.datac(\inst|reg_IR|Q [0]),
	.datad(\inst|reg_R0|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux14~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R3|Q[5] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R3|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_R3|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux14~3 (
// Equation(s):
// \inst|Mux14~3_combout  = (\inst|reg_IR|Q [1] & ((\inst|Mux14~2_combout  & ((\inst|reg_R3|Q [5]))) # (!\inst|Mux14~2_combout  & (\inst|reg_R2|Q [5])))) # (!\inst|reg_IR|Q [1] & (((\inst|Mux14~2_combout ))))

	.dataa(\inst|reg_R2|Q [5]),
	.datab(\inst|reg_IR|Q [1]),
	.datac(\inst|Mux14~2_combout ),
	.datad(\inst|reg_R3|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux14~3 .lut_mask = 16'hF838;
defparam \inst|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux14~4 (
// Equation(s):
// \inst|Mux14~4_combout  = (\inst|reg_IR|Q [2] & (\inst|Mux14~1_combout )) # (!\inst|reg_IR|Q [2] & ((\inst|Mux14~3_combout )))

	.dataa(\inst|Mux14~1_combout ),
	.datab(\inst|Mux14~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux14~4 .lut_mask = 16'hAACC;
defparam \inst|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Ry[5] (
// Equation(s):
// \inst|Ry [5] = (\inst|Ystep_Q.T0~q  & ((\inst|Ry [5]))) # (!\inst|Ystep_Q.T0~q  & (\inst|Mux14~4_combout ))

	.dataa(gnd),
	.datab(\inst|Mux14~4_combout ),
	.datac(\inst|Ry [5]),
	.datad(\inst|Ystep_Q.T0~q ),
	.cin(gnd),
	.combout(\inst|Ry [5]),
	.cout());
// synopsys translate_off
defparam \inst|Ry[5] .lut_mask = 16'hF0CC;
defparam \inst|Ry[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~3 (
// Equation(s):
// \inst|Add0~3_combout  = \inst|reg_IR|Q [6] $ (\inst|Ry [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [6]),
	.datad(\inst|Ry [5]),
	.cin(gnd),
	.combout(\inst|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~3 .lut_mask = 16'h0FF0;
defparam \inst|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_RA|Q[5] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Ystep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RA|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RA|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_RA|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~21 (
// Equation(s):
// \inst|Add0~21_combout  = ((\inst|Add0~3_combout  $ (\inst|reg_RA|Q [5] $ (!\inst|Add0~20 )))) # (GND)
// \inst|Add0~22  = CARRY((\inst|Add0~3_combout  & ((\inst|reg_RA|Q [5]) # (!\inst|Add0~20 ))) # (!\inst|Add0~3_combout  & (\inst|reg_RA|Q [5] & !\inst|Add0~20 )))

	.dataa(\inst|Add0~3_combout ),
	.datab(\inst|reg_RA|Q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~20 ),
	.combout(\inst|Add0~21_combout ),
	.cout(\inst|Add0~22 ));
// synopsys translate_off
defparam \inst|Add0~21 .lut_mask = 16'h698E;
defparam \inst|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_io_ibuf \DIN[5]~input (
	.i(DIN[5]),
	.ibar(gnd),
	.o(\DIN[5]~input_o ));
// synopsys translate_off
defparam \DIN[5]~input .bus_hold = "false";
defparam \DIN[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux5~0 (
// Equation(s):
// \inst|Mux5~0_combout  = (\inst|reg_IR|Q [3] & (((\inst|reg_IR|Q [4])))) # (!\inst|reg_IR|Q [3] & ((\inst|reg_IR|Q [4] & (\inst|reg_R6|Q [5])) # (!\inst|reg_IR|Q [4] & ((\inst|reg_R4|Q [5])))))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_R6|Q [5]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|reg_R4|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux5~1 (
// Equation(s):
// \inst|Mux5~1_combout  = (\inst|reg_IR|Q [3] & ((\inst|Mux5~0_combout  & ((\inst|reg_R7|Q [5]))) # (!\inst|Mux5~0_combout  & (\inst|reg_R5|Q [5])))) # (!\inst|reg_IR|Q [3] & (((\inst|Mux5~0_combout ))))

	.dataa(\inst|reg_R5|Q [5]),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|Mux5~0_combout ),
	.datad(\inst|reg_R7|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~1 .lut_mask = 16'hF838;
defparam \inst|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux5~2 (
// Equation(s):
// \inst|Mux5~2_combout  = (\inst|reg_IR|Q [4] & (((\inst|reg_IR|Q [3])))) # (!\inst|reg_IR|Q [4] & ((\inst|reg_IR|Q [3] & (\inst|reg_R1|Q [5])) # (!\inst|reg_IR|Q [3] & ((\inst|reg_R0|Q [5])))))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|reg_R1|Q [5]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_R0|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux5~3 (
// Equation(s):
// \inst|Mux5~3_combout  = (\inst|reg_IR|Q [4] & ((\inst|Mux5~2_combout  & ((\inst|reg_R3|Q [5]))) # (!\inst|Mux5~2_combout  & (\inst|reg_R2|Q [5])))) # (!\inst|reg_IR|Q [4] & (((\inst|Mux5~2_combout ))))

	.dataa(\inst|reg_R2|Q [5]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Mux5~2_combout ),
	.datad(\inst|reg_R3|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~3 .lut_mask = 16'hF838;
defparam \inst|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux5~4 (
// Equation(s):
// \inst|Mux5~4_combout  = (\inst|reg_IR|Q [5] & (\inst|Mux5~1_combout )) # (!\inst|reg_IR|Q [5] & ((\inst|Mux5~3_combout )))

	.dataa(\inst|Mux5~1_combout ),
	.datab(\inst|Mux5~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~4 .lut_mask = 16'hAACC;
defparam \inst|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rx[5] (
// Equation(s):
// \inst|Rx [5] = (\inst|Ystep_Q.T0~q  & ((\inst|Rx [5]))) # (!\inst|Ystep_Q.T0~q  & (\inst|Mux5~4_combout ))

	.dataa(gnd),
	.datab(\inst|Mux5~4_combout ),
	.datac(\inst|Rx [5]),
	.datad(\inst|Ystep_Q.T0~q ),
	.cin(gnd),
	.combout(\inst|Rx [5]),
	.cout());
// synopsys translate_off
defparam \inst|Rx[5] .lut_mask = 16'hF0CC;
defparam \inst|Rx[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector7~0 (
// Equation(s):
// \inst|Selector7~0_combout  = (\inst|Selector4~1_combout  & (((\inst|Selector4~2_combout )))) # (!\inst|Selector4~1_combout  & ((\inst|Selector4~2_combout  & (\DIN[5]~input_o )) # (!\inst|Selector4~2_combout  & ((\inst|Rx [5])))))

	.dataa(\inst|Selector4~1_combout ),
	.datab(\DIN[5]~input_o ),
	.datac(\inst|Selector4~2_combout ),
	.datad(\inst|Rx [5]),
	.cin(gnd),
	.combout(\inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~0 .lut_mask = 16'hE5E0;
defparam \inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector7~1 (
// Equation(s):
// \inst|Selector7~1_combout  = (\inst|Selector4~1_combout  & ((\inst|Selector7~0_combout  & ((\inst|Ry [5]))) # (!\inst|Selector7~0_combout  & (\inst|Add0~21_combout )))) # (!\inst|Selector4~1_combout  & (((\inst|Selector7~0_combout ))))

	.dataa(\inst|Add0~21_combout ),
	.datab(\inst|Selector4~1_combout ),
	.datac(\inst|Selector7~0_combout ),
	.datad(\inst|Ry [5]),
	.cin(gnd),
	.combout(\inst|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~1 .lut_mask = 16'hF838;
defparam \inst|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWire[5] (
// Equation(s):
// \inst|BusWire [5] = (\inst|Selector11~1_combout  & (\inst|Selector7~1_combout )) # (!\inst|Selector11~1_combout  & ((\inst|BusWire [5])))

	.dataa(gnd),
	.datab(\inst|Selector7~1_combout ),
	.datac(\inst|BusWire [5]),
	.datad(\inst|Selector11~1_combout ),
	.cin(gnd),
	.combout(\inst|BusWire [5]),
	.cout());
// synopsys translate_off
defparam \inst|BusWire[5] .lut_mask = 16'hCCF0;
defparam \inst|BusWire[5] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_IR|Q[5] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|Ystep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rin[5]~1 (
// Equation(s):
// \inst|Rin[5]~1_combout  = (\inst|reg_IR|Q [5] & (\inst|Rin[1]~0_combout  & !\inst|reg_IR|Q [4]))

	.dataa(\inst|reg_IR|Q [5]),
	.datab(\inst|Rin[1]~0_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [4]),
	.cin(gnd),
	.combout(\inst|Rin[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Rin[5]~1 .lut_mask = 16'h0088;
defparam \inst|Rin[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R5|Q[8] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R5|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_R5|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R6|Q[8] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R6|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_R6|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R4|Q[8] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R4|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_R4|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux2~0 (
// Equation(s):
// \inst|Mux2~0_combout  = (\inst|reg_IR|Q [3] & (((\inst|reg_IR|Q [4])))) # (!\inst|reg_IR|Q [3] & ((\inst|reg_IR|Q [4] & (\inst|reg_R6|Q [8])) # (!\inst|reg_IR|Q [4] & ((\inst|reg_R4|Q [8])))))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_R6|Q [8]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|reg_R4|Q [8]),
	.cin(gnd),
	.combout(\inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R7|Q[8] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R7|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R7|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_R7|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux2~1 (
// Equation(s):
// \inst|Mux2~1_combout  = (\inst|reg_IR|Q [3] & ((\inst|Mux2~0_combout  & ((\inst|reg_R7|Q [8]))) # (!\inst|Mux2~0_combout  & (\inst|reg_R5|Q [8])))) # (!\inst|reg_IR|Q [3] & (((\inst|Mux2~0_combout ))))

	.dataa(\inst|reg_R5|Q [8]),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|Mux2~0_combout ),
	.datad(\inst|reg_R7|Q [8]),
	.cin(gnd),
	.combout(\inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~1 .lut_mask = 16'hF838;
defparam \inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R2|Q[8] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R2|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R2|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_R2|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R1|Q[8] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R1|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_R1|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R0|Q[8] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R0|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_R0|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux2~2 (
// Equation(s):
// \inst|Mux2~2_combout  = (\inst|reg_IR|Q [4] & (((\inst|reg_IR|Q [3])))) # (!\inst|reg_IR|Q [4] & ((\inst|reg_IR|Q [3] & (\inst|reg_R1|Q [8])) # (!\inst|reg_IR|Q [3] & ((\inst|reg_R0|Q [8])))))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|reg_R1|Q [8]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_R0|Q [8]),
	.cin(gnd),
	.combout(\inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R3|Q[8] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R3|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_R3|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux2~3 (
// Equation(s):
// \inst|Mux2~3_combout  = (\inst|reg_IR|Q [4] & ((\inst|Mux2~2_combout  & ((\inst|reg_R3|Q [8]))) # (!\inst|Mux2~2_combout  & (\inst|reg_R2|Q [8])))) # (!\inst|reg_IR|Q [4] & (((\inst|Mux2~2_combout ))))

	.dataa(\inst|reg_R2|Q [8]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Mux2~2_combout ),
	.datad(\inst|reg_R3|Q [8]),
	.cin(gnd),
	.combout(\inst|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~3 .lut_mask = 16'hF838;
defparam \inst|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux2~4 (
// Equation(s):
// \inst|Mux2~4_combout  = (\inst|reg_IR|Q [5] & (\inst|Mux2~1_combout )) # (!\inst|reg_IR|Q [5] & ((\inst|Mux2~3_combout )))

	.dataa(\inst|Mux2~1_combout ),
	.datab(\inst|Mux2~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~4 .lut_mask = 16'hAACC;
defparam \inst|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rx[8] (
// Equation(s):
// \inst|Rx [8] = (\inst|Ystep_Q.T0~q  & ((\inst|Rx [8]))) # (!\inst|Ystep_Q.T0~q  & (\inst|Mux2~4_combout ))

	.dataa(gnd),
	.datab(\inst|Mux2~4_combout ),
	.datac(\inst|Rx [8]),
	.datad(\inst|Ystep_Q.T0~q ),
	.cin(gnd),
	.combout(\inst|Rx [8]),
	.cout());
// synopsys translate_off
defparam \inst|Rx[8] .lut_mask = 16'hF0CC;
defparam \inst|Rx[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux11~0 (
// Equation(s):
// \inst|Mux11~0_combout  = (\inst|reg_IR|Q [0] & (((\inst|reg_IR|Q [1])))) # (!\inst|reg_IR|Q [0] & ((\inst|reg_IR|Q [1] & (\inst|reg_R6|Q [8])) # (!\inst|reg_IR|Q [1] & ((\inst|reg_R4|Q [8])))))

	.dataa(\inst|reg_IR|Q [0]),
	.datab(\inst|reg_R6|Q [8]),
	.datac(\inst|reg_IR|Q [1]),
	.datad(\inst|reg_R4|Q [8]),
	.cin(gnd),
	.combout(\inst|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux11~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux11~1 (
// Equation(s):
// \inst|Mux11~1_combout  = (\inst|reg_IR|Q [0] & ((\inst|Mux11~0_combout  & ((\inst|reg_R7|Q [8]))) # (!\inst|Mux11~0_combout  & (\inst|reg_R5|Q [8])))) # (!\inst|reg_IR|Q [0] & (((\inst|Mux11~0_combout ))))

	.dataa(\inst|reg_R5|Q [8]),
	.datab(\inst|reg_IR|Q [0]),
	.datac(\inst|Mux11~0_combout ),
	.datad(\inst|reg_R7|Q [8]),
	.cin(gnd),
	.combout(\inst|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux11~1 .lut_mask = 16'hF838;
defparam \inst|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux11~2 (
// Equation(s):
// \inst|Mux11~2_combout  = (\inst|reg_IR|Q [1] & (((\inst|reg_IR|Q [0])))) # (!\inst|reg_IR|Q [1] & ((\inst|reg_IR|Q [0] & (\inst|reg_R1|Q [8])) # (!\inst|reg_IR|Q [0] & ((\inst|reg_R0|Q [8])))))

	.dataa(\inst|reg_IR|Q [1]),
	.datab(\inst|reg_R1|Q [8]),
	.datac(\inst|reg_IR|Q [0]),
	.datad(\inst|reg_R0|Q [8]),
	.cin(gnd),
	.combout(\inst|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux11~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux11~3 (
// Equation(s):
// \inst|Mux11~3_combout  = (\inst|reg_IR|Q [1] & ((\inst|Mux11~2_combout  & ((\inst|reg_R3|Q [8]))) # (!\inst|Mux11~2_combout  & (\inst|reg_R2|Q [8])))) # (!\inst|reg_IR|Q [1] & (((\inst|Mux11~2_combout ))))

	.dataa(\inst|reg_R2|Q [8]),
	.datab(\inst|reg_IR|Q [1]),
	.datac(\inst|Mux11~2_combout ),
	.datad(\inst|reg_R3|Q [8]),
	.cin(gnd),
	.combout(\inst|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux11~3 .lut_mask = 16'hF838;
defparam \inst|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux11~4 (
// Equation(s):
// \inst|Mux11~4_combout  = (\inst|reg_IR|Q [2] & (\inst|Mux11~1_combout )) # (!\inst|reg_IR|Q [2] & ((\inst|Mux11~3_combout )))

	.dataa(\inst|Mux11~1_combout ),
	.datab(\inst|Mux11~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux11~4 .lut_mask = 16'hAACC;
defparam \inst|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Ry[8] (
// Equation(s):
// \inst|Ry [8] = (\inst|Ystep_Q.T0~q  & ((\inst|Ry [8]))) # (!\inst|Ystep_Q.T0~q  & (\inst|Mux11~4_combout ))

	.dataa(gnd),
	.datab(\inst|Mux11~4_combout ),
	.datac(\inst|Ry [8]),
	.datad(\inst|Ystep_Q.T0~q ),
	.cin(gnd),
	.combout(\inst|Ry [8]),
	.cout());
// synopsys translate_off
defparam \inst|Ry[8] .lut_mask = 16'hF0CC;
defparam \inst|Ry[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~0 (
// Equation(s):
// \inst|Add0~0_combout  = \inst|Ry [8] $ (\inst|reg_IR|Q [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Ry [8]),
	.datad(\inst|reg_IR|Q [6]),
	.cin(gnd),
	.combout(\inst|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~0 .lut_mask = 16'h0FF0;
defparam \inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_RA|Q[8] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Ystep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RA|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RA|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_RA|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_RA|Q[7] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Ystep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RA|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RA|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_RA|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R5|Q[6] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R5|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_R5|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R6|Q[6] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R6|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_R6|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R4|Q[6] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R4|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_R4|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux13~0 (
// Equation(s):
// \inst|Mux13~0_combout  = (\inst|reg_IR|Q [0] & (((\inst|reg_IR|Q [1])))) # (!\inst|reg_IR|Q [0] & ((\inst|reg_IR|Q [1] & (\inst|reg_R6|Q [6])) # (!\inst|reg_IR|Q [1] & ((\inst|reg_R4|Q [6])))))

	.dataa(\inst|reg_IR|Q [0]),
	.datab(\inst|reg_R6|Q [6]),
	.datac(\inst|reg_IR|Q [1]),
	.datad(\inst|reg_R4|Q [6]),
	.cin(gnd),
	.combout(\inst|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux13~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R7|Q[6] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R7|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R7|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_R7|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux13~1 (
// Equation(s):
// \inst|Mux13~1_combout  = (\inst|reg_IR|Q [0] & ((\inst|Mux13~0_combout  & ((\inst|reg_R7|Q [6]))) # (!\inst|Mux13~0_combout  & (\inst|reg_R5|Q [6])))) # (!\inst|reg_IR|Q [0] & (((\inst|Mux13~0_combout ))))

	.dataa(\inst|reg_R5|Q [6]),
	.datab(\inst|reg_IR|Q [0]),
	.datac(\inst|Mux13~0_combout ),
	.datad(\inst|reg_R7|Q [6]),
	.cin(gnd),
	.combout(\inst|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux13~1 .lut_mask = 16'hF838;
defparam \inst|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R2|Q[6] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R2|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_R2|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R1|Q[6] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R1|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_R1|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R0|Q[6] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R0|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_R0|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux13~2 (
// Equation(s):
// \inst|Mux13~2_combout  = (\inst|reg_IR|Q [1] & (((\inst|reg_IR|Q [0])))) # (!\inst|reg_IR|Q [1] & ((\inst|reg_IR|Q [0] & (\inst|reg_R1|Q [6])) # (!\inst|reg_IR|Q [0] & ((\inst|reg_R0|Q [6])))))

	.dataa(\inst|reg_IR|Q [1]),
	.datab(\inst|reg_R1|Q [6]),
	.datac(\inst|reg_IR|Q [0]),
	.datad(\inst|reg_R0|Q [6]),
	.cin(gnd),
	.combout(\inst|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux13~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R3|Q[6] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R3|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_R3|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux13~3 (
// Equation(s):
// \inst|Mux13~3_combout  = (\inst|reg_IR|Q [1] & ((\inst|Mux13~2_combout  & ((\inst|reg_R3|Q [6]))) # (!\inst|Mux13~2_combout  & (\inst|reg_R2|Q [6])))) # (!\inst|reg_IR|Q [1] & (((\inst|Mux13~2_combout ))))

	.dataa(\inst|reg_R2|Q [6]),
	.datab(\inst|reg_IR|Q [1]),
	.datac(\inst|Mux13~2_combout ),
	.datad(\inst|reg_R3|Q [6]),
	.cin(gnd),
	.combout(\inst|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux13~3 .lut_mask = 16'hF838;
defparam \inst|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux13~4 (
// Equation(s):
// \inst|Mux13~4_combout  = (\inst|reg_IR|Q [2] & (\inst|Mux13~1_combout )) # (!\inst|reg_IR|Q [2] & ((\inst|Mux13~3_combout )))

	.dataa(\inst|Mux13~1_combout ),
	.datab(\inst|Mux13~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux13~4 .lut_mask = 16'hAACC;
defparam \inst|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Ry[6] (
// Equation(s):
// \inst|Ry [6] = (\inst|Ystep_Q.T0~q  & ((\inst|Ry [6]))) # (!\inst|Ystep_Q.T0~q  & (\inst|Mux13~4_combout ))

	.dataa(gnd),
	.datab(\inst|Mux13~4_combout ),
	.datac(\inst|Ry [6]),
	.datad(\inst|Ystep_Q.T0~q ),
	.cin(gnd),
	.combout(\inst|Ry [6]),
	.cout());
// synopsys translate_off
defparam \inst|Ry[6] .lut_mask = 16'hF0CC;
defparam \inst|Ry[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~2 (
// Equation(s):
// \inst|Add0~2_combout  = \inst|reg_IR|Q [6] $ (\inst|Ry [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [6]),
	.datad(\inst|Ry [6]),
	.cin(gnd),
	.combout(\inst|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~2 .lut_mask = 16'h0FF0;
defparam \inst|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_RA|Q[6] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Ystep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RA|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RA|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_RA|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~23 (
// Equation(s):
// \inst|Add0~23_combout  = (\inst|Add0~2_combout  & ((\inst|reg_RA|Q [6] & (\inst|Add0~22  & VCC)) # (!\inst|reg_RA|Q [6] & (!\inst|Add0~22 )))) # (!\inst|Add0~2_combout  & ((\inst|reg_RA|Q [6] & (!\inst|Add0~22 )) # (!\inst|reg_RA|Q [6] & ((\inst|Add0~22 ) 
// # (GND)))))
// \inst|Add0~24  = CARRY((\inst|Add0~2_combout  & (!\inst|reg_RA|Q [6] & !\inst|Add0~22 )) # (!\inst|Add0~2_combout  & ((!\inst|Add0~22 ) # (!\inst|reg_RA|Q [6]))))

	.dataa(\inst|Add0~2_combout ),
	.datab(\inst|reg_RA|Q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~22 ),
	.combout(\inst|Add0~23_combout ),
	.cout(\inst|Add0~24 ));
// synopsys translate_off
defparam \inst|Add0~23 .lut_mask = 16'h9617;
defparam \inst|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~25 (
// Equation(s):
// \inst|Add0~25_combout  = ((\inst|Add0~1_combout  $ (\inst|reg_RA|Q [7] $ (!\inst|Add0~24 )))) # (GND)
// \inst|Add0~26  = CARRY((\inst|Add0~1_combout  & ((\inst|reg_RA|Q [7]) # (!\inst|Add0~24 ))) # (!\inst|Add0~1_combout  & (\inst|reg_RA|Q [7] & !\inst|Add0~24 )))

	.dataa(\inst|Add0~1_combout ),
	.datab(\inst|reg_RA|Q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~24 ),
	.combout(\inst|Add0~25_combout ),
	.cout(\inst|Add0~26 ));
// synopsys translate_off
defparam \inst|Add0~25 .lut_mask = 16'h698E;
defparam \inst|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~27 (
// Equation(s):
// \inst|Add0~27_combout  = \inst|Add0~0_combout  $ (\inst|reg_RA|Q [8] $ (\inst|Add0~26 ))

	.dataa(\inst|Add0~0_combout ),
	.datab(\inst|reg_RA|Q [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add0~26 ),
	.combout(\inst|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~27 .lut_mask = 16'h9696;
defparam \inst|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector10~0 (
// Equation(s):
// \inst|Selector10~0_combout  = (\inst|Selector4~1_combout  & ((\inst|Selector4~2_combout  & (\inst|Ry [8])) # (!\inst|Selector4~2_combout  & ((\inst|Add0~27_combout ))))) # (!\inst|Selector4~1_combout  & (((\inst|Selector4~2_combout ))))

	.dataa(\inst|Ry [8]),
	.datab(\inst|Selector4~1_combout ),
	.datac(\inst|Selector4~2_combout ),
	.datad(\inst|Add0~27_combout ),
	.cin(gnd),
	.combout(\inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~0 .lut_mask = 16'hBCB0;
defparam \inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector10~1 (
// Equation(s):
// \inst|Selector10~1_combout  = (\inst|Selector4~1_combout  & (((\inst|Selector10~0_combout )))) # (!\inst|Selector4~1_combout  & ((\inst|Selector10~0_combout  & (\DIN[8]~input_o )) # (!\inst|Selector10~0_combout  & ((\inst|Rx [8])))))

	.dataa(\DIN[8]~input_o ),
	.datab(\inst|Rx [8]),
	.datac(\inst|Selector4~1_combout ),
	.datad(\inst|Selector10~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~1 .lut_mask = 16'hFA0C;
defparam \inst|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWire[8] (
// Equation(s):
// \inst|BusWire [8] = (\inst|Selector11~1_combout  & (\inst|Selector10~1_combout )) # (!\inst|Selector11~1_combout  & ((\inst|BusWire [8])))

	.dataa(gnd),
	.datab(\inst|Selector10~1_combout ),
	.datac(\inst|BusWire [8]),
	.datad(\inst|Selector11~1_combout ),
	.cin(gnd),
	.combout(\inst|BusWire [8]),
	.cout());
// synopsys translate_off
defparam \inst|BusWire[8] .lut_mask = 16'hCCF0;
defparam \inst|BusWire[8] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_IR|Q[8] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|Ystep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector1~0 (
// Equation(s):
// \inst|Selector1~0_combout  = (\inst|Ystep_Q.T3~q ) # ((\inst|Ystep_Q.T1~q  & ((\inst|reg_IR|Q [8]) # (!\inst|reg_IR|Q [7]))))

	.dataa(\inst|Ystep_Q.T3~q ),
	.datab(\inst|Ystep_Q.T1~q ),
	.datac(\inst|reg_IR|Q [8]),
	.datad(\inst|reg_IR|Q [7]),
	.cin(gnd),
	.combout(\inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~0 .lut_mask = 16'hEAEE;
defparam \inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector1~1 (
// Equation(s):
// \inst|Selector1~1_combout  = (!\inst|Selector1~0_combout  & ((\inst|Ystep_Q.T0~q ) # (\Run~input_o )))

	.dataa(\inst|Selector1~0_combout ),
	.datab(gnd),
	.datac(\inst|Ystep_Q.T0~q ),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~1 .lut_mask = 16'h5550;
defparam \inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|Ystep_Q.T0 (
	.clk(\Clock~input_o ),
	.d(\inst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|Ystep_Q.T0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|Ystep_Q.T0 .is_wysiwyg = "true";
defparam \inst|Ystep_Q.T0 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Ystep_D.T1~0 (
// Equation(s):
// \inst|Ystep_D.T1~0_combout  = (\Run~input_o  & !\inst|Ystep_Q.T0~q )

	.dataa(\Run~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Ystep_Q.T0~q ),
	.cin(gnd),
	.combout(\inst|Ystep_D.T1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Ystep_D.T1~0 .lut_mask = 16'h00AA;
defparam \inst|Ystep_D.T1~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|Ystep_Q.T1 (
	.clk(\Clock~input_o ),
	.d(\inst|Ystep_D.T1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|Ystep_Q.T1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|Ystep_Q.T1 .is_wysiwyg = "true";
defparam \inst|Ystep_Q.T1 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector4~2 (
// Equation(s):
// \inst|Selector4~2_combout  = (!\inst|Ystep_Q.T3~q  & ((!\inst|Ystep_Q.T1~q ) # (!\inst|reg_IR|Q [7])))

	.dataa(gnd),
	.datab(\inst|reg_IR|Q [7]),
	.datac(\inst|Ystep_Q.T1~q ),
	.datad(\inst|Ystep_Q.T3~q ),
	.cin(gnd),
	.combout(\inst|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~2 .lut_mask = 16'h003F;
defparam \inst|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux4~0 (
// Equation(s):
// \inst|Mux4~0_combout  = (\inst|reg_IR|Q [3] & (((\inst|reg_IR|Q [4])))) # (!\inst|reg_IR|Q [3] & ((\inst|reg_IR|Q [4] & (\inst|reg_R6|Q [6])) # (!\inst|reg_IR|Q [4] & ((\inst|reg_R4|Q [6])))))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_R6|Q [6]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|reg_R4|Q [6]),
	.cin(gnd),
	.combout(\inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux4~1 (
// Equation(s):
// \inst|Mux4~1_combout  = (\inst|reg_IR|Q [3] & ((\inst|Mux4~0_combout  & ((\inst|reg_R7|Q [6]))) # (!\inst|Mux4~0_combout  & (\inst|reg_R5|Q [6])))) # (!\inst|reg_IR|Q [3] & (((\inst|Mux4~0_combout ))))

	.dataa(\inst|reg_R5|Q [6]),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|Mux4~0_combout ),
	.datad(\inst|reg_R7|Q [6]),
	.cin(gnd),
	.combout(\inst|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~1 .lut_mask = 16'hF838;
defparam \inst|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux4~2 (
// Equation(s):
// \inst|Mux4~2_combout  = (\inst|reg_IR|Q [4] & (((\inst|reg_IR|Q [3])))) # (!\inst|reg_IR|Q [4] & ((\inst|reg_IR|Q [3] & (\inst|reg_R1|Q [6])) # (!\inst|reg_IR|Q [3] & ((\inst|reg_R0|Q [6])))))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|reg_R1|Q [6]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_R0|Q [6]),
	.cin(gnd),
	.combout(\inst|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux4~3 (
// Equation(s):
// \inst|Mux4~3_combout  = (\inst|reg_IR|Q [4] & ((\inst|Mux4~2_combout  & ((\inst|reg_R3|Q [6]))) # (!\inst|Mux4~2_combout  & (\inst|reg_R2|Q [6])))) # (!\inst|reg_IR|Q [4] & (((\inst|Mux4~2_combout ))))

	.dataa(\inst|reg_R2|Q [6]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Mux4~2_combout ),
	.datad(\inst|reg_R3|Q [6]),
	.cin(gnd),
	.combout(\inst|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~3 .lut_mask = 16'hF838;
defparam \inst|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux4~4 (
// Equation(s):
// \inst|Mux4~4_combout  = (\inst|reg_IR|Q [5] & (\inst|Mux4~1_combout )) # (!\inst|reg_IR|Q [5] & ((\inst|Mux4~3_combout )))

	.dataa(\inst|Mux4~1_combout ),
	.datab(\inst|Mux4~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~4 .lut_mask = 16'hAACC;
defparam \inst|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rx[6] (
// Equation(s):
// \inst|Rx [6] = (\inst|Ystep_Q.T0~q  & ((\inst|Rx [6]))) # (!\inst|Ystep_Q.T0~q  & (\inst|Mux4~4_combout ))

	.dataa(gnd),
	.datab(\inst|Mux4~4_combout ),
	.datac(\inst|Rx [6]),
	.datad(\inst|Ystep_Q.T0~q ),
	.cin(gnd),
	.combout(\inst|Rx [6]),
	.cout());
// synopsys translate_off
defparam \inst|Rx[6] .lut_mask = 16'hF0CC;
defparam \inst|Rx[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector8~0 (
// Equation(s):
// \inst|Selector8~0_combout  = (\inst|Selector4~2_combout  & (((\inst|Selector4~1_combout )))) # (!\inst|Selector4~2_combout  & ((\inst|Selector4~1_combout  & (\inst|Add0~23_combout )) # (!\inst|Selector4~1_combout  & ((\inst|Rx [6])))))

	.dataa(\inst|Selector4~2_combout ),
	.datab(\inst|Add0~23_combout ),
	.datac(\inst|Selector4~1_combout ),
	.datad(\inst|Rx [6]),
	.cin(gnd),
	.combout(\inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~0 .lut_mask = 16'hE5E0;
defparam \inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector8~1 (
// Equation(s):
// \inst|Selector8~1_combout  = (\inst|Selector4~2_combout  & ((\inst|Selector8~0_combout  & ((\inst|Ry [6]))) # (!\inst|Selector8~0_combout  & (\DIN[6]~input_o )))) # (!\inst|Selector4~2_combout  & (((\inst|Selector8~0_combout ))))

	.dataa(\DIN[6]~input_o ),
	.datab(\inst|Selector4~2_combout ),
	.datac(\inst|Selector8~0_combout ),
	.datad(\inst|Ry [6]),
	.cin(gnd),
	.combout(\inst|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~1 .lut_mask = 16'hF838;
defparam \inst|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWire[6] (
// Equation(s):
// \inst|BusWire [6] = (\inst|Selector11~1_combout  & (\inst|Selector8~1_combout )) # (!\inst|Selector11~1_combout  & ((\inst|BusWire [6])))

	.dataa(gnd),
	.datab(\inst|Selector8~1_combout ),
	.datac(\inst|BusWire [6]),
	.datad(\inst|Selector11~1_combout ),
	.cin(gnd),
	.combout(\inst|BusWire [6]),
	.cout());
// synopsys translate_off
defparam \inst|BusWire[6] .lut_mask = 16'hCCF0;
defparam \inst|BusWire[6] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_IR|Q[6] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|Ystep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R5|Q[7] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R5|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_R5|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R6|Q[7] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R6|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_R6|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R4|Q[7] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R4|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_R4|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux12~0 (
// Equation(s):
// \inst|Mux12~0_combout  = (\inst|reg_IR|Q [0] & (((\inst|reg_IR|Q [1])))) # (!\inst|reg_IR|Q [0] & ((\inst|reg_IR|Q [1] & (\inst|reg_R6|Q [7])) # (!\inst|reg_IR|Q [1] & ((\inst|reg_R4|Q [7])))))

	.dataa(\inst|reg_IR|Q [0]),
	.datab(\inst|reg_R6|Q [7]),
	.datac(\inst|reg_IR|Q [1]),
	.datad(\inst|reg_R4|Q [7]),
	.cin(gnd),
	.combout(\inst|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux12~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R7|Q[7] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R7|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R7|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_R7|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux12~1 (
// Equation(s):
// \inst|Mux12~1_combout  = (\inst|reg_IR|Q [0] & ((\inst|Mux12~0_combout  & ((\inst|reg_R7|Q [7]))) # (!\inst|Mux12~0_combout  & (\inst|reg_R5|Q [7])))) # (!\inst|reg_IR|Q [0] & (((\inst|Mux12~0_combout ))))

	.dataa(\inst|reg_R5|Q [7]),
	.datab(\inst|reg_IR|Q [0]),
	.datac(\inst|Mux12~0_combout ),
	.datad(\inst|reg_R7|Q [7]),
	.cin(gnd),
	.combout(\inst|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux12~1 .lut_mask = 16'hF838;
defparam \inst|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R2|Q[7] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R2|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_R2|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R1|Q[7] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R1|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_R1|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R0|Q[7] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R0|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_R0|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux12~2 (
// Equation(s):
// \inst|Mux12~2_combout  = (\inst|reg_IR|Q [1] & (((\inst|reg_IR|Q [0])))) # (!\inst|reg_IR|Q [1] & ((\inst|reg_IR|Q [0] & (\inst|reg_R1|Q [7])) # (!\inst|reg_IR|Q [0] & ((\inst|reg_R0|Q [7])))))

	.dataa(\inst|reg_IR|Q [1]),
	.datab(\inst|reg_R1|Q [7]),
	.datac(\inst|reg_IR|Q [0]),
	.datad(\inst|reg_R0|Q [7]),
	.cin(gnd),
	.combout(\inst|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux12~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R3|Q[7] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R3|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_R3|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux12~3 (
// Equation(s):
// \inst|Mux12~3_combout  = (\inst|reg_IR|Q [1] & ((\inst|Mux12~2_combout  & ((\inst|reg_R3|Q [7]))) # (!\inst|Mux12~2_combout  & (\inst|reg_R2|Q [7])))) # (!\inst|reg_IR|Q [1] & (((\inst|Mux12~2_combout ))))

	.dataa(\inst|reg_R2|Q [7]),
	.datab(\inst|reg_IR|Q [1]),
	.datac(\inst|Mux12~2_combout ),
	.datad(\inst|reg_R3|Q [7]),
	.cin(gnd),
	.combout(\inst|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux12~3 .lut_mask = 16'hF838;
defparam \inst|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux12~4 (
// Equation(s):
// \inst|Mux12~4_combout  = (\inst|reg_IR|Q [2] & (\inst|Mux12~1_combout )) # (!\inst|reg_IR|Q [2] & ((\inst|Mux12~3_combout )))

	.dataa(\inst|Mux12~1_combout ),
	.datab(\inst|Mux12~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux12~4 .lut_mask = 16'hAACC;
defparam \inst|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Ry[7] (
// Equation(s):
// \inst|Ry [7] = (\inst|Ystep_Q.T0~q  & ((\inst|Ry [7]))) # (!\inst|Ystep_Q.T0~q  & (\inst|Mux12~4_combout ))

	.dataa(gnd),
	.datab(\inst|Mux12~4_combout ),
	.datac(\inst|Ry [7]),
	.datad(\inst|Ystep_Q.T0~q ),
	.cin(gnd),
	.combout(\inst|Ry [7]),
	.cout());
// synopsys translate_off
defparam \inst|Ry[7] .lut_mask = 16'hF0CC;
defparam \inst|Ry[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~1 (
// Equation(s):
// \inst|Add0~1_combout  = \inst|reg_IR|Q [6] $ (\inst|Ry [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [6]),
	.datad(\inst|Ry [7]),
	.cin(gnd),
	.combout(\inst|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~1 .lut_mask = 16'h0FF0;
defparam \inst|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \DIN[7]~input (
	.i(DIN[7]),
	.ibar(gnd),
	.o(\DIN[7]~input_o ));
// synopsys translate_off
defparam \DIN[7]~input .bus_hold = "false";
defparam \DIN[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux3~0 (
// Equation(s):
// \inst|Mux3~0_combout  = (\inst|reg_IR|Q [3] & (((\inst|reg_IR|Q [4])))) # (!\inst|reg_IR|Q [3] & ((\inst|reg_IR|Q [4] & (\inst|reg_R6|Q [7])) # (!\inst|reg_IR|Q [4] & ((\inst|reg_R4|Q [7])))))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_R6|Q [7]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|reg_R4|Q [7]),
	.cin(gnd),
	.combout(\inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux3~1 (
// Equation(s):
// \inst|Mux3~1_combout  = (\inst|reg_IR|Q [3] & ((\inst|Mux3~0_combout  & ((\inst|reg_R7|Q [7]))) # (!\inst|Mux3~0_combout  & (\inst|reg_R5|Q [7])))) # (!\inst|reg_IR|Q [3] & (((\inst|Mux3~0_combout ))))

	.dataa(\inst|reg_R5|Q [7]),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|Mux3~0_combout ),
	.datad(\inst|reg_R7|Q [7]),
	.cin(gnd),
	.combout(\inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~1 .lut_mask = 16'hF838;
defparam \inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux3~2 (
// Equation(s):
// \inst|Mux3~2_combout  = (\inst|reg_IR|Q [4] & (((\inst|reg_IR|Q [3])))) # (!\inst|reg_IR|Q [4] & ((\inst|reg_IR|Q [3] & (\inst|reg_R1|Q [7])) # (!\inst|reg_IR|Q [3] & ((\inst|reg_R0|Q [7])))))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|reg_R1|Q [7]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_R0|Q [7]),
	.cin(gnd),
	.combout(\inst|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux3~3 (
// Equation(s):
// \inst|Mux3~3_combout  = (\inst|reg_IR|Q [4] & ((\inst|Mux3~2_combout  & ((\inst|reg_R3|Q [7]))) # (!\inst|Mux3~2_combout  & (\inst|reg_R2|Q [7])))) # (!\inst|reg_IR|Q [4] & (((\inst|Mux3~2_combout ))))

	.dataa(\inst|reg_R2|Q [7]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Mux3~2_combout ),
	.datad(\inst|reg_R3|Q [7]),
	.cin(gnd),
	.combout(\inst|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~3 .lut_mask = 16'hF838;
defparam \inst|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux3~4 (
// Equation(s):
// \inst|Mux3~4_combout  = (\inst|reg_IR|Q [5] & (\inst|Mux3~1_combout )) # (!\inst|reg_IR|Q [5] & ((\inst|Mux3~3_combout )))

	.dataa(\inst|Mux3~1_combout ),
	.datab(\inst|Mux3~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~4 .lut_mask = 16'hAACC;
defparam \inst|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rx[7] (
// Equation(s):
// \inst|Rx [7] = (\inst|Ystep_Q.T0~q  & ((\inst|Rx [7]))) # (!\inst|Ystep_Q.T0~q  & (\inst|Mux3~4_combout ))

	.dataa(gnd),
	.datab(\inst|Mux3~4_combout ),
	.datac(\inst|Rx [7]),
	.datad(\inst|Ystep_Q.T0~q ),
	.cin(gnd),
	.combout(\inst|Rx [7]),
	.cout());
// synopsys translate_off
defparam \inst|Rx[7] .lut_mask = 16'hF0CC;
defparam \inst|Rx[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector9~0 (
// Equation(s):
// \inst|Selector9~0_combout  = (\inst|Selector4~1_combout  & (((\inst|Selector4~2_combout )))) # (!\inst|Selector4~1_combout  & ((\inst|Selector4~2_combout  & (\DIN[7]~input_o )) # (!\inst|Selector4~2_combout  & ((\inst|Rx [7])))))

	.dataa(\inst|Selector4~1_combout ),
	.datab(\DIN[7]~input_o ),
	.datac(\inst|Selector4~2_combout ),
	.datad(\inst|Rx [7]),
	.cin(gnd),
	.combout(\inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~0 .lut_mask = 16'hE5E0;
defparam \inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector9~1 (
// Equation(s):
// \inst|Selector9~1_combout  = (\inst|Selector4~1_combout  & ((\inst|Selector9~0_combout  & ((\inst|Ry [7]))) # (!\inst|Selector9~0_combout  & (\inst|Add0~25_combout )))) # (!\inst|Selector4~1_combout  & (((\inst|Selector9~0_combout ))))

	.dataa(\inst|Add0~25_combout ),
	.datab(\inst|Selector4~1_combout ),
	.datac(\inst|Selector9~0_combout ),
	.datad(\inst|Ry [7]),
	.cin(gnd),
	.combout(\inst|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~1 .lut_mask = 16'hF838;
defparam \inst|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWire[7] (
// Equation(s):
// \inst|BusWire [7] = (\inst|Selector11~1_combout  & (\inst|Selector9~1_combout )) # (!\inst|Selector11~1_combout  & ((\inst|BusWire [7])))

	.dataa(gnd),
	.datab(\inst|Selector9~1_combout ),
	.datac(\inst|BusWire [7]),
	.datad(\inst|Selector11~1_combout ),
	.cin(gnd),
	.combout(\inst|BusWire [7]),
	.cout());
// synopsys translate_off
defparam \inst|BusWire[7] .lut_mask = 16'hCCF0;
defparam \inst|BusWire[7] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_IR|Q[7] (
	.clk(\Clock~input_o ),
	.d(\inst|BusWire [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|Ystep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Ystep_D.T2~0 (
// Equation(s):
// \inst|Ystep_D.T2~0_combout  = (\inst|reg_IR|Q [7] & (\inst|Ystep_Q.T1~q  & !\inst|reg_IR|Q [8]))

	.dataa(\inst|reg_IR|Q [7]),
	.datab(\inst|Ystep_Q.T1~q ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\inst|Ystep_D.T2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Ystep_D.T2~0 .lut_mask = 16'h0088;
defparam \inst|Ystep_D.T2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|Ystep_Q.T2 (
	.clk(\Clock~input_o ),
	.d(\inst|Ystep_D.T2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|Ystep_Q.T2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|Ystep_Q.T2 .is_wysiwyg = "true";
defparam \inst|Ystep_Q.T2 .power_up = "low";
// synopsys translate_on

dffeas \inst|Ystep_Q.T3 (
	.clk(\Clock~input_o ),
	.d(\inst|Ystep_Q.T2~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|Ystep_Q.T3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|Ystep_Q.T3 .is_wysiwyg = "true";
defparam \inst|Ystep_Q.T3 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector2~0 (
// Equation(s):
// \inst|Selector2~0_combout  = (!\inst|reg_IR|Q [8] & ((\inst|reg_IR|Q [7] & (\inst|Ystep_Q.T3~q )) # (!\inst|reg_IR|Q [7] & ((\inst|Ystep_Q.T1~q )))))

	.dataa(\inst|Ystep_Q.T3~q ),
	.datab(\inst|Ystep_Q.T1~q ),
	.datac(\inst|reg_IR|Q [7]),
	.datad(\inst|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~0 .lut_mask = 16'h00AC;
defparam \inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign Done = \Done~output_o ;

assign BusWires[8] = \BusWires[8]~output_o ;

assign BusWires[7] = \BusWires[7]~output_o ;

assign BusWires[6] = \BusWires[6]~output_o ;

assign BusWires[5] = \BusWires[5]~output_o ;

assign BusWires[4] = \BusWires[4]~output_o ;

assign BusWires[3] = \BusWires[3]~output_o ;

assign BusWires[2] = \BusWires[2]~output_o ;

assign BusWires[1] = \BusWires[1]~output_o ;

assign BusWires[0] = \BusWires[0]~output_o ;

endmodule
