<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: atcspi200_arbiter</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_atcspi200_arbiter'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_atcspi200_arbiter')">atcspi200_arbiter</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 26.68</td>
<td class="s4 cl rt"><a href="mod1019.html#Line" > 42.50</a></td>
<td class="s4 cl rt"><a href="mod1019.html#Cond" > 45.83</a></td>
<td class="s1 cl rt"><a href="mod1019.html#Toggle" > 18.40</a></td>
<td class="s0 cl rt"><a href="mod1019.html#FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/users/muhammad.sufyan/dma_work/gemini/design/ip/atcspi200/hdl/atcspi200_arbiter.v')">/home/users/muhammad.sufyan/dma_work/gemini/design/ip/atcspi200/hdl/atcspi200_arbiter.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1019.html#inst_tag_300382"  onclick="showContent('inst_tag_300382')">config_ss_tb.DUT.config_ss.qspi.u_spi_arbiter</a></td>
<td class="s2 cl rt"> 26.68</td>
<td class="s4 cl rt"><a href="mod1019.html#Line" > 42.50</a></td>
<td class="s4 cl rt"><a href="mod1019.html#Cond" > 45.83</a></td>
<td class="s1 cl rt"><a href="mod1019.html#Toggle" > 18.40</a></td>
<td class="s0 cl rt"><a href="mod1019.html#FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_atcspi200_arbiter'>
<hr>
<a name="inst_tag_300382"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_300382" >config_ss_tb.DUT.config_ss.qspi.u_spi_arbiter</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 26.68</td>
<td class="s4 cl rt"><a href="mod1019.html#Line" > 42.50</a></td>
<td class="s4 cl rt"><a href="mod1019.html#Cond" > 45.83</a></td>
<td class="s1 cl rt"><a href="mod1019.html#Toggle" > 18.40</a></td>
<td class="s0 cl rt"><a href="mod1019.html#FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 26.68</td>
<td class="s4 cl rt"> 42.50</td>
<td class="s4 cl rt"> 45.83</td>
<td class="s1 cl rt"> 18.40</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod169.html#inst_tag_27974" >qspi</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_atcspi200_arbiter'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1019.html" >atcspi200_arbiter</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>40</td><td>17</td><td>42.50</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>210</td><td>26</td><td>6</td><td>23.08</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>257</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>285</td><td>9</td><td>6</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
209                     begin
210        1/1          	s1 = s0;
211        1/1          	case(s0)
212                     		AR_AHB_BUSY: begin
213        <font color = "red">0/1     ==>  			if (~ahb_spi_req)</font>
214        <font color = "red">0/1     ==>  				s1 = AR_AHB_END;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
215                     		end
216                     		AR_AHB_END: begin
217        <font color = "red">0/1     ==>  			if (~arb_busy_sysclk)</font>
218        <font color = "red">0/1     ==>  				s1 = AR_WAIT_RXFEM;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
219                     		end
220                     		AR_EILM_BUSY: begin
221        <font color = "red">0/1     ==>  			if (~eilm_spi_req)</font>
222        <font color = "red">0/1     ==>  				s1 = AR_EILM_END;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
223                     		end
224                     		AR_EILM_END: begin
225        <font color = "red">0/1     ==>  			if (~arb_busy_sysclk)</font>
226        <font color = "red">0/1     ==>  				s1 = AR_WAIT_RXFEM;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
227                     		end
228                     		AR_WAIT_RXFEM: begin
229        <font color = "red">0/1     ==>  			if (~rxf_clr_level) begin</font>
230        <font color = "red">0/1     ==>  				if (ahb_spi_req &amp; ~mem_cmd_chg)</font>
231        <font color = "red">0/1     ==>  					s1 = AR_AHB_BUSY;</font>
232        <font color = "red">0/1     ==>  				else if (reg_req_sysclk &amp; reg2sys_clken)</font>
233        <font color = "red">0/1     ==>  					s1 = AR_REG_BUSY;</font>
234        <font color = "red">0/1     ==>  				else if (eilm_spi_req &amp; ~mem_cmd_chg)</font>
235        <font color = "red">0/1     ==>  					s1 = AR_EILM_BUSY;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
236                     			end
                   <font color = "red">==>  MISSING_ELSE</font>
237                     		end
238                     		AR_REG_BUSY: begin
239        <font color = "red">0/1     ==>  			if (arb_trans_end_sysclk)</font>
240        <font color = "red">0/1     ==>  				s1 = AR_REG_END;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
241                     		end
242                     		default : begin
243        1/1          			if (~arb_busy_sysclk &amp; reg2sys_clken) begin
244        1/1          				if (ahb_spi_req &amp; ~mem_cmd_chg &amp; reg2sys_clken)
245        <font color = "red">0/1     ==>  					s1 = AR_WAIT_RXFEM;</font>
246        1/1          				else if (reg_req_sysclk)
247        <font color = "red">0/1     ==>  					s1 = AR_REG_BUSY;</font>
248        1/1          				else if (eilm_spi_req &amp; ~mem_cmd_chg &amp; reg2sys_clken)
249        <font color = "red">0/1     ==>  					s1 = AR_WAIT_RXFEM;</font>
                        MISSING_ELSE
250                     			end
                        MISSING_ELSE
251                     		end
252                     	endcase
253                     end
254                     
255                     always @(negedge sysrstn or posedge sysclk)
256                     begin
257        1/1          	if (~sysrstn)
258        1/1          		s0 &lt;= AR_REG_END;
259        1/1          	else if (spi_reset_sysclk | ~spi_master)
260        1/1          		s0 &lt;= AR_REG_END;
261                     	else
262        1/1          		s0 &lt;= s1;
263                     end
264                     
265                     `ifdef ATCSPI200_AHB_MEM_SUPPORT
266                     	assign s2	= spi_master &amp; ((s0 == AR_AHB_BUSY) | (s0 == AR_AHB_END));
267                     	assign s3	= spi_master &amp;  (s0 == AR_AHB_BUSY);
268                     `else
269                     	assign s2	= 1'b0;
270                     	assign s3 = 1'b0;
271                     `endif
272                     
273                     `ifdef ATCSPI200_EILM_MEM_SUPPORT
274                     	assign s4	= spi_master &amp; ((s0 == AR_EILM_BUSY) | (s0 == AR_EILM_END));
275                     	assign s5= spi_master &amp;  (s0 == AR_EILM_BUSY);
276                     `else
277                     	assign s4	= 1'b0;
278                     	assign s5= 1'b0;
279                     `endif
280                     
281                     assign s6  = spi_master ? ((s0 == AR_REG_BUSY) | (s0 == AR_REG_END)) : 1'b1;
282                     
283                     always @(negedge sysrstn or posedge sysclk)
284                     begin
285        1/1          	if (~sysrstn)
286        1/1          		arb_req_sysclk &lt;= 1'b0;
287        1/1          	else if (s1 == AR_AHB_BUSY)
288        <font color = "red">0/1     ==>  		arb_req_sysclk &lt;= ahb_spi_req;</font>
289        1/1          	else if (s1 == AR_EILM_BUSY)
290        <font color = "red">0/1     ==>  		arb_req_sysclk &lt;= eilm_spi_req;</font>
291        1/1          	else if (s1 == AR_REG_BUSY)
292        <font color = "red">0/1     ==>  		arb_req_sysclk &lt;= reg_req_sysclk;</font>
293                     	else
294        1/1          		arb_req_sysclk &lt;= 1'b0;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1019.html" >atcspi200_arbiter</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>24</td><td>11</td><td>45.83</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>24</td><td>11</td><td>45.83</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       281
 EXPRESSION (spi_master ? (((s0 == AR_REG_BUSY) | (s0 == AR_REG_END))) : 1'b1)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       308
 EXPRESSION (s2 ? ahb_spi_addr : reg_spi_addr)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       309
 EXPRESSION (s2 ? ahb_rxf_rd : ((reg_rxf_rd_sysclk &amp; reg2sys_clken)))
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       331
 EXPRESSION (((s4 | s2)) ? (s7 ? mem_write_trans_ctrl : mem_read_trans_ctrl) : reg_trans_ctrl)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       331
 SUB-EXPRESSION (s7 ? mem_write_trans_ctrl : mem_read_trans_ctrl)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       332
 EXPRESSION (((s4 | s2)) ? (s7 ? mem_write_opcode : mem_read_opcode) : reg_opcode)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       332
 SUB-EXPRESSION (s7 ? mem_write_opcode : mem_read_opcode)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       334
 EXPRESSION (s6 ? reg_addr_len : mem_addr_len)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       342
 EXPRESSION (s6 ? reg_data_merge : 1'b1)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       344
 EXPRESSION (s6 ? rxf_empty : 1'b1)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       345
 EXPRESSION (s6 ? rxf_entries : 5'b0)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       358
 EXPRESSION (s2 ? rxf_empty : 1'b1)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1019.html" >atcspi200_arbiter</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">68</td>
<td class="rt">3</td>
<td class="rt">4.41  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">788</td>
<td class="rt">145</td>
<td class="rt">18.40 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">394</td>
<td class="rt">76</td>
<td class="rt">19.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">394</td>
<td class="rt">69</td>
<td class="rt">17.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">59</td>
<td class="rt">3</td>
<td class="rt">5.08  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">762</td>
<td class="rt">145</td>
<td class="rt">19.03 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">381</td>
<td class="rt">76</td>
<td class="rt">19.95 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">381</td>
<td class="rt">69</td>
<td class="rt">18.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">9</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">26</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">13</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">13</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>sysrstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sysclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg2sys_clken</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_reset_sysclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_master</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ahb_spi_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ahb_rxf_rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ahb_addr_latched</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ahb_other_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ahb_spi_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ahb_rxf_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ahb_spi_busy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ahb_mem_idle_regclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mem_write_trans_ctrl[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_read_trans_ctrl[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_write_opcode[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_read_opcode[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_cmd_chg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_addr_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mem_cmd_chg_window</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_trans_ctrl[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reg_opcode[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reg_spi_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reg_req_sysclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reg_txf_wr_data[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_txf_wr_data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_txf_wr_data[16:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_txf_wr_data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reg_txf_wr_data[19:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_txf_wr_data[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reg_txf_wr_data[31:21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_txf_wr_sysclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_rxf_rd_sysclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reg_rxf_clr_sysclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reg_txf_clr_sysclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reg_data_merge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reg_addr_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reg_busy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_rxf_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_txf_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_rxf_entries[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_txf_entries[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_txf_entries[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_txf_entries[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_busy_sysclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arb_req_sysclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_opcode[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_trans_end_sysclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reg_trans_end_sysclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_mem_req_sysclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_addr_latched_sysclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arb_addr_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_data_merge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_trans_ctrl[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_txf_wr_data[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_txf_wr_data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_txf_wr_data[16:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_txf_wr_data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_txf_wr_data[19:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_txf_wr_data[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_txf_wr_data[31:21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_txf_wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_rxf_rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_rxf_clr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_txf_clr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxf_clr_level</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxf_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>txf_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxf_entries[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>txf_entries[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txf_entries[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txf_entries[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reg_mem_idle_clr_sysclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arb_mem_idle_regclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>s0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>eilm_spi_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod1019.html" >atcspi200_arbiter</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: s0</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">15</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: s0</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>AR_AHB_BUSY</td>
<td class="rt">231</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>AR_AHB_END</td>
<td class="rt">214</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>AR_EILM_BUSY</td>
<td class="rt">235</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>AR_EILM_END</td>
<td class="rt">222</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>AR_REG_BUSY</td>
<td class="rt">233</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>AR_REG_END</td>
<td class="rt">258</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>AR_WAIT_RXFEM</td>
<td class="rt">218</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>AR_AHB_BUSY->AR_AHB_END</td>
<td class="rt">214</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>AR_AHB_BUSY->AR_REG_END</td>
<td class="rt">258</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>AR_AHB_END->AR_REG_END</td>
<td class="rt">258</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>AR_AHB_END->AR_WAIT_RXFEM</td>
<td class="rt">218</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>AR_EILM_BUSY->AR_EILM_END</td>
<td class="rt">222</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>AR_EILM_BUSY->AR_REG_END</td>
<td class="rt">258</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>AR_EILM_END->AR_REG_END</td>
<td class="rt">258</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>AR_EILM_END->AR_WAIT_RXFEM</td>
<td class="rt">226</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>AR_REG_BUSY->AR_REG_END</td>
<td class="rt">258</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>AR_REG_END->AR_REG_BUSY</td>
<td class="rt">247</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>AR_REG_END->AR_WAIT_RXFEM</td>
<td class="rt">245</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>AR_WAIT_RXFEM->AR_AHB_BUSY</td>
<td class="rt">231</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>AR_WAIT_RXFEM->AR_EILM_BUSY</td>
<td class="rt">235</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>AR_WAIT_RXFEM->AR_REG_BUSY</td>
<td class="rt">233</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>AR_WAIT_RXFEM->AR_REG_END</td>
<td class="rt">258</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_300382">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
  </ul>
  <ul name="tag_atcspi200_arbiter">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
