// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_52 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_334_p2;
reg   [0:0] icmp_ln86_reg_1322;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1322_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1322_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1322_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1380_fu_340_p2;
reg   [0:0] icmp_ln86_1380_reg_1333;
wire   [0:0] icmp_ln86_1381_fu_346_p2;
reg   [0:0] icmp_ln86_1381_reg_1338;
reg   [0:0] icmp_ln86_1381_reg_1338_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1381_reg_1338_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1382_fu_352_p2;
reg   [0:0] icmp_ln86_1382_reg_1344;
wire   [0:0] icmp_ln86_1383_fu_358_p2;
reg   [0:0] icmp_ln86_1383_reg_1350;
reg   [0:0] icmp_ln86_1383_reg_1350_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1384_fu_364_p2;
reg   [0:0] icmp_ln86_1384_reg_1356;
reg   [0:0] icmp_ln86_1384_reg_1356_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1384_reg_1356_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1384_reg_1356_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1385_fu_370_p2;
reg   [0:0] icmp_ln86_1385_reg_1362;
reg   [0:0] icmp_ln86_1385_reg_1362_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1385_reg_1362_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1385_reg_1362_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1386_fu_376_p2;
reg   [0:0] icmp_ln86_1386_reg_1368;
wire   [0:0] icmp_ln86_1387_fu_382_p2;
reg   [0:0] icmp_ln86_1387_reg_1374;
reg   [0:0] icmp_ln86_1387_reg_1374_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1388_fu_388_p2;
reg   [0:0] icmp_ln86_1388_reg_1380;
reg   [0:0] icmp_ln86_1388_reg_1380_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1388_reg_1380_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1389_fu_394_p2;
reg   [0:0] icmp_ln86_1389_reg_1386;
reg   [0:0] icmp_ln86_1389_reg_1386_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1389_reg_1386_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1389_reg_1386_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1390_fu_400_p2;
reg   [0:0] icmp_ln86_1390_reg_1392;
reg   [0:0] icmp_ln86_1390_reg_1392_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1390_reg_1392_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1390_reg_1392_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1391_fu_406_p2;
reg   [0:0] icmp_ln86_1391_reg_1398;
reg   [0:0] icmp_ln86_1391_reg_1398_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1391_reg_1398_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1391_reg_1398_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1391_reg_1398_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1392_fu_412_p2;
reg   [0:0] icmp_ln86_1392_reg_1404;
reg   [0:0] icmp_ln86_1392_reg_1404_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1392_reg_1404_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1392_reg_1404_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1392_reg_1404_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1392_reg_1404_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1393_fu_418_p2;
reg   [0:0] icmp_ln86_1393_reg_1410;
reg   [0:0] icmp_ln86_1393_reg_1410_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1393_reg_1410_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1393_reg_1410_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1393_reg_1410_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1393_reg_1410_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1393_reg_1410_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1394_fu_424_p2;
reg   [0:0] icmp_ln86_1394_reg_1416;
reg   [0:0] icmp_ln86_1394_reg_1416_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1395_fu_430_p2;
reg   [0:0] icmp_ln86_1395_reg_1421;
wire   [0:0] icmp_ln86_1396_fu_436_p2;
reg   [0:0] icmp_ln86_1396_reg_1426;
reg   [0:0] icmp_ln86_1396_reg_1426_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1397_fu_442_p2;
reg   [0:0] icmp_ln86_1397_reg_1431;
reg   [0:0] icmp_ln86_1397_reg_1431_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1398_fu_448_p2;
reg   [0:0] icmp_ln86_1398_reg_1436;
reg   [0:0] icmp_ln86_1398_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1398_reg_1436_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1399_fu_454_p2;
reg   [0:0] icmp_ln86_1399_reg_1441;
reg   [0:0] icmp_ln86_1399_reg_1441_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1399_reg_1441_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1400_fu_460_p2;
reg   [0:0] icmp_ln86_1400_reg_1446;
reg   [0:0] icmp_ln86_1400_reg_1446_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1400_reg_1446_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1401_fu_466_p2;
reg   [0:0] icmp_ln86_1401_reg_1451;
reg   [0:0] icmp_ln86_1401_reg_1451_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1401_reg_1451_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1401_reg_1451_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1402_fu_472_p2;
reg   [0:0] icmp_ln86_1402_reg_1456;
reg   [0:0] icmp_ln86_1402_reg_1456_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1402_reg_1456_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1402_reg_1456_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1403_fu_478_p2;
reg   [0:0] icmp_ln86_1403_reg_1461;
reg   [0:0] icmp_ln86_1403_reg_1461_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1403_reg_1461_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1403_reg_1461_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1404_fu_484_p2;
reg   [0:0] icmp_ln86_1404_reg_1466;
reg   [0:0] icmp_ln86_1404_reg_1466_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1404_reg_1466_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1404_reg_1466_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1404_reg_1466_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1405_fu_490_p2;
reg   [0:0] icmp_ln86_1405_reg_1471;
reg   [0:0] icmp_ln86_1405_reg_1471_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1405_reg_1471_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1405_reg_1471_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1405_reg_1471_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1406_fu_496_p2;
reg   [0:0] icmp_ln86_1406_reg_1476;
reg   [0:0] icmp_ln86_1406_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1406_reg_1476_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1406_reg_1476_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1406_reg_1476_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1407_fu_502_p2;
reg   [0:0] icmp_ln86_1407_reg_1481;
reg   [0:0] icmp_ln86_1407_reg_1481_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1407_reg_1481_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1407_reg_1481_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1407_reg_1481_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1407_reg_1481_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1408_fu_508_p2;
reg   [0:0] icmp_ln86_1408_reg_1486;
reg   [0:0] icmp_ln86_1408_reg_1486_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1408_reg_1486_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1408_reg_1486_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1408_reg_1486_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1408_reg_1486_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1409_fu_514_p2;
reg   [0:0] icmp_ln86_1409_reg_1491;
reg   [0:0] icmp_ln86_1409_reg_1491_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1409_reg_1491_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1409_reg_1491_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1409_reg_1491_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1409_reg_1491_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1409_reg_1491_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_520_p2;
reg   [0:0] and_ln102_reg_1496;
reg   [0:0] and_ln102_reg_1496_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1496_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_531_p2;
reg   [0:0] and_ln104_reg_1506;
wire   [0:0] and_ln102_1438_fu_536_p2;
reg   [0:0] and_ln102_1438_reg_1512;
wire   [0:0] and_ln104_246_fu_545_p2;
reg   [0:0] and_ln104_246_reg_1519;
wire   [0:0] and_ln102_1442_fu_550_p2;
reg   [0:0] and_ln102_1442_reg_1524;
wire   [0:0] and_ln102_1443_fu_560_p2;
reg   [0:0] and_ln102_1443_reg_1530;
wire   [0:0] or_ln117_fu_576_p2;
reg   [0:0] or_ln117_reg_1536;
wire   [0:0] xor_ln104_fu_582_p2;
reg   [0:0] xor_ln104_reg_1541;
wire   [0:0] and_ln102_1439_fu_587_p2;
reg   [0:0] and_ln102_1439_reg_1547;
wire   [0:0] and_ln104_247_fu_596_p2;
reg   [0:0] and_ln104_247_reg_1553;
reg   [0:0] and_ln104_247_reg_1553_pp0_iter3_reg;
wire   [0:0] and_ln102_1444_fu_606_p2;
reg   [0:0] and_ln102_1444_reg_1559;
wire   [3:0] select_ln117_1356_fu_707_p3;
reg   [3:0] select_ln117_1356_reg_1564;
wire   [0:0] or_ln117_1209_fu_714_p2;
reg   [0:0] or_ln117_1209_reg_1569;
wire   [0:0] and_ln102_1437_fu_719_p2;
reg   [0:0] and_ln102_1437_reg_1575;
wire   [0:0] and_ln104_245_fu_728_p2;
reg   [0:0] and_ln104_245_reg_1581;
wire   [0:0] and_ln102_1440_fu_733_p2;
reg   [0:0] and_ln102_1440_reg_1587;
wire   [0:0] and_ln102_1446_fu_747_p2;
reg   [0:0] and_ln102_1446_reg_1593;
wire   [0:0] or_ln117_1213_fu_821_p2;
reg   [0:0] or_ln117_1213_reg_1599;
wire   [3:0] select_ln117_1362_fu_835_p3;
reg   [3:0] select_ln117_1362_reg_1604;
wire   [0:0] and_ln104_248_fu_848_p2;
reg   [0:0] and_ln104_248_reg_1609;
wire   [0:0] and_ln102_1441_fu_853_p2;
reg   [0:0] and_ln102_1441_reg_1614;
reg   [0:0] and_ln102_1441_reg_1614_pp0_iter5_reg;
wire   [0:0] and_ln104_249_fu_862_p2;
reg   [0:0] and_ln104_249_reg_1621;
reg   [0:0] and_ln104_249_reg_1621_pp0_iter5_reg;
reg   [0:0] and_ln104_249_reg_1621_pp0_iter6_reg;
wire   [0:0] and_ln102_1447_fu_877_p2;
reg   [0:0] and_ln102_1447_reg_1627;
wire   [0:0] or_ln117_1218_fu_960_p2;
reg   [0:0] or_ln117_1218_reg_1632;
wire   [4:0] select_ln117_1368_fu_972_p3;
reg   [4:0] select_ln117_1368_reg_1637;
wire   [0:0] or_ln117_1220_fu_980_p2;
reg   [0:0] or_ln117_1220_reg_1642;
wire   [0:0] or_ln117_1222_fu_986_p2;
reg   [0:0] or_ln117_1222_reg_1648;
reg   [0:0] or_ln117_1222_reg_1648_pp0_iter5_reg;
wire   [0:0] or_ln117_1224_fu_1062_p2;
reg   [0:0] or_ln117_1224_reg_1656;
wire   [4:0] select_ln117_1374_fu_1075_p3;
reg   [4:0] select_ln117_1374_reg_1661;
wire   [0:0] or_ln117_1228_fu_1137_p2;
reg   [0:0] or_ln117_1228_reg_1666;
wire   [4:0] select_ln117_1378_fu_1151_p3;
reg   [4:0] select_ln117_1378_reg_1671;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_651_fu_526_p2;
wire   [0:0] xor_ln104_653_fu_540_p2;
wire   [0:0] xor_ln104_657_fu_555_p2;
wire   [0:0] and_ln102_1466_fu_565_p2;
wire   [0:0] and_ln102_1451_fu_570_p2;
wire   [0:0] xor_ln104_654_fu_591_p2;
wire   [0:0] xor_ln104_658_fu_601_p2;
wire   [0:0] and_ln102_1467_fu_619_p2;
wire   [0:0] and_ln102_1450_fu_611_p2;
wire   [0:0] xor_ln117_fu_629_p2;
wire   [1:0] zext_ln117_fu_635_p1;
wire   [1:0] select_ln117_fu_639_p3;
wire   [1:0] select_ln117_1351_fu_646_p3;
wire   [0:0] and_ln102_1452_fu_615_p2;
wire   [2:0] zext_ln117_142_fu_653_p1;
wire   [0:0] or_ln117_1205_fu_657_p2;
wire   [2:0] select_ln117_1352_fu_662_p3;
wire   [0:0] or_ln117_1206_fu_669_p2;
wire   [0:0] and_ln102_1453_fu_624_p2;
wire   [2:0] select_ln117_1353_fu_673_p3;
wire   [0:0] or_ln117_1207_fu_681_p2;
wire   [2:0] select_ln117_1354_fu_687_p3;
wire   [2:0] select_ln117_1355_fu_695_p3;
wire   [3:0] zext_ln117_143_fu_703_p1;
wire   [0:0] xor_ln104_652_fu_723_p2;
wire   [0:0] xor_ln104_659_fu_738_p2;
wire   [0:0] and_ln102_1468_fu_756_p2;
wire   [0:0] and_ln102_1445_fu_743_p2;
wire   [0:0] and_ln102_1454_fu_752_p2;
wire   [0:0] or_ln117_1208_fu_771_p2;
wire   [0:0] and_ln102_1455_fu_761_p2;
wire   [3:0] select_ln117_1357_fu_776_p3;
wire   [0:0] or_ln117_1210_fu_783_p2;
wire   [3:0] select_ln117_1358_fu_788_p3;
wire   [0:0] or_ln117_1211_fu_795_p2;
wire   [0:0] and_ln102_1456_fu_766_p2;
wire   [3:0] select_ln117_1359_fu_799_p3;
wire   [0:0] or_ln117_1212_fu_807_p2;
wire   [3:0] select_ln117_1360_fu_813_p3;
wire   [3:0] select_ln117_1361_fu_827_p3;
wire   [0:0] xor_ln104_655_fu_843_p2;
wire   [0:0] xor_ln104_656_fu_857_p2;
wire   [0:0] xor_ln104_660_fu_867_p2;
wire   [0:0] and_ln102_1469_fu_882_p2;
wire   [0:0] xor_ln104_661_fu_872_p2;
wire   [0:0] and_ln102_1470_fu_896_p2;
wire   [0:0] and_ln102_1457_fu_887_p2;
wire   [0:0] or_ln117_1214_fu_906_p2;
wire   [3:0] select_ln117_1363_fu_911_p3;
wire   [0:0] and_ln102_1458_fu_892_p2;
wire   [4:0] zext_ln117_144_fu_918_p1;
wire   [0:0] or_ln117_1215_fu_922_p2;
wire   [4:0] select_ln117_1364_fu_927_p3;
wire   [0:0] or_ln117_1216_fu_934_p2;
wire   [0:0] and_ln102_1459_fu_901_p2;
wire   [4:0] select_ln117_1365_fu_938_p3;
wire   [0:0] or_ln117_1217_fu_946_p2;
wire   [4:0] select_ln117_1366_fu_952_p3;
wire   [4:0] select_ln117_1367_fu_964_p3;
wire   [0:0] xor_ln104_662_fu_990_p2;
wire   [0:0] and_ln102_1471_fu_1003_p2;
wire   [0:0] and_ln102_1448_fu_995_p2;
wire   [0:0] and_ln102_1460_fu_999_p2;
wire   [0:0] or_ln117_1219_fu_1018_p2;
wire   [0:0] and_ln102_1461_fu_1008_p2;
wire   [4:0] select_ln117_1369_fu_1023_p3;
wire   [0:0] or_ln117_1221_fu_1030_p2;
wire   [4:0] select_ln117_1370_fu_1035_p3;
wire   [0:0] and_ln102_1462_fu_1013_p2;
wire   [4:0] select_ln117_1371_fu_1042_p3;
wire   [0:0] or_ln117_1223_fu_1050_p2;
wire   [4:0] select_ln117_1372_fu_1055_p3;
wire   [4:0] select_ln117_1373_fu_1067_p3;
wire   [0:0] xor_ln104_663_fu_1083_p2;
wire   [0:0] and_ln102_1472_fu_1092_p2;
wire   [0:0] and_ln102_1449_fu_1088_p2;
wire   [0:0] and_ln102_1463_fu_1097_p2;
wire   [0:0] or_ln117_1225_fu_1107_p2;
wire   [0:0] or_ln117_1226_fu_1112_p2;
wire   [0:0] and_ln102_1464_fu_1102_p2;
wire   [4:0] select_ln117_1375_fu_1116_p3;
wire   [0:0] or_ln117_1227_fu_1123_p2;
wire   [4:0] select_ln117_1376_fu_1129_p3;
wire   [4:0] select_ln117_1377_fu_1143_p3;
wire   [0:0] xor_ln104_664_fu_1159_p2;
wire   [0:0] and_ln102_1473_fu_1164_p2;
wire   [0:0] and_ln102_1465_fu_1169_p2;
wire   [0:0] or_ln117_1229_fu_1174_p2;
wire   [10:0] agg_result_fu_1186_p65;
wire   [4:0] agg_result_fu_1186_p66;
wire   [10:0] agg_result_fu_1186_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
wire   [4:0] agg_result_fu_1186_p1;
wire   [4:0] agg_result_fu_1186_p3;
wire   [4:0] agg_result_fu_1186_p5;
wire   [4:0] agg_result_fu_1186_p7;
wire   [4:0] agg_result_fu_1186_p9;
wire   [4:0] agg_result_fu_1186_p11;
wire   [4:0] agg_result_fu_1186_p13;
wire   [4:0] agg_result_fu_1186_p15;
wire   [4:0] agg_result_fu_1186_p17;
wire   [4:0] agg_result_fu_1186_p19;
wire   [4:0] agg_result_fu_1186_p21;
wire   [4:0] agg_result_fu_1186_p23;
wire   [4:0] agg_result_fu_1186_p25;
wire   [4:0] agg_result_fu_1186_p27;
wire   [4:0] agg_result_fu_1186_p29;
wire   [4:0] agg_result_fu_1186_p31;
wire  signed [4:0] agg_result_fu_1186_p33;
wire  signed [4:0] agg_result_fu_1186_p35;
wire  signed [4:0] agg_result_fu_1186_p37;
wire  signed [4:0] agg_result_fu_1186_p39;
wire  signed [4:0] agg_result_fu_1186_p41;
wire  signed [4:0] agg_result_fu_1186_p43;
wire  signed [4:0] agg_result_fu_1186_p45;
wire  signed [4:0] agg_result_fu_1186_p47;
wire  signed [4:0] agg_result_fu_1186_p49;
wire  signed [4:0] agg_result_fu_1186_p51;
wire  signed [4:0] agg_result_fu_1186_p53;
wire  signed [4:0] agg_result_fu_1186_p55;
wire  signed [4:0] agg_result_fu_1186_p57;
wire  signed [4:0] agg_result_fu_1186_p59;
wire  signed [4:0] agg_result_fu_1186_p61;
wire  signed [4:0] agg_result_fu_1186_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_11_1_1_x10 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_65_5_11_1_1_x10_U654(
    .din0(11'd9),
    .din1(11'd1976),
    .din2(11'd1808),
    .din3(11'd1999),
    .din4(11'd492),
    .din5(11'd156),
    .din6(11'd157),
    .din7(11'd1931),
    .din8(11'd21),
    .din9(11'd1791),
    .din10(11'd2000),
    .din11(11'd83),
    .din12(11'd412),
    .din13(11'd1809),
    .din14(11'd9),
    .din15(11'd1742),
    .din16(11'd1898),
    .din17(11'd412),
    .din18(11'd1968),
    .din19(11'd2033),
    .din20(11'd13),
    .din21(11'd1530),
    .din22(11'd243),
    .din23(11'd62),
    .din24(11'd1955),
    .din25(11'd2037),
    .din26(11'd2044),
    .din27(11'd38),
    .din28(11'd2002),
    .din29(11'd87),
    .din30(11'd66),
    .din31(11'd187),
    .def(agg_result_fu_1186_p65),
    .sel(agg_result_fu_1186_p66),
    .dout(agg_result_fu_1186_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1437_reg_1575 <= and_ln102_1437_fu_719_p2;
        and_ln102_1438_reg_1512 <= and_ln102_1438_fu_536_p2;
        and_ln102_1439_reg_1547 <= and_ln102_1439_fu_587_p2;
        and_ln102_1440_reg_1587 <= and_ln102_1440_fu_733_p2;
        and_ln102_1441_reg_1614 <= and_ln102_1441_fu_853_p2;
        and_ln102_1441_reg_1614_pp0_iter5_reg <= and_ln102_1441_reg_1614;
        and_ln102_1442_reg_1524 <= and_ln102_1442_fu_550_p2;
        and_ln102_1443_reg_1530 <= and_ln102_1443_fu_560_p2;
        and_ln102_1444_reg_1559 <= and_ln102_1444_fu_606_p2;
        and_ln102_1446_reg_1593 <= and_ln102_1446_fu_747_p2;
        and_ln102_1447_reg_1627 <= and_ln102_1447_fu_877_p2;
        and_ln102_reg_1496 <= and_ln102_fu_520_p2;
        and_ln102_reg_1496_pp0_iter1_reg <= and_ln102_reg_1496;
        and_ln102_reg_1496_pp0_iter2_reg <= and_ln102_reg_1496_pp0_iter1_reg;
        and_ln104_245_reg_1581 <= and_ln104_245_fu_728_p2;
        and_ln104_246_reg_1519 <= and_ln104_246_fu_545_p2;
        and_ln104_247_reg_1553 <= and_ln104_247_fu_596_p2;
        and_ln104_247_reg_1553_pp0_iter3_reg <= and_ln104_247_reg_1553;
        and_ln104_248_reg_1609 <= and_ln104_248_fu_848_p2;
        and_ln104_249_reg_1621 <= and_ln104_249_fu_862_p2;
        and_ln104_249_reg_1621_pp0_iter5_reg <= and_ln104_249_reg_1621;
        and_ln104_249_reg_1621_pp0_iter6_reg <= and_ln104_249_reg_1621_pp0_iter5_reg;
        and_ln104_reg_1506 <= and_ln104_fu_531_p2;
        icmp_ln86_1380_reg_1333 <= icmp_ln86_1380_fu_340_p2;
        icmp_ln86_1381_reg_1338 <= icmp_ln86_1381_fu_346_p2;
        icmp_ln86_1381_reg_1338_pp0_iter1_reg <= icmp_ln86_1381_reg_1338;
        icmp_ln86_1381_reg_1338_pp0_iter2_reg <= icmp_ln86_1381_reg_1338_pp0_iter1_reg;
        icmp_ln86_1382_reg_1344 <= icmp_ln86_1382_fu_352_p2;
        icmp_ln86_1383_reg_1350 <= icmp_ln86_1383_fu_358_p2;
        icmp_ln86_1383_reg_1350_pp0_iter1_reg <= icmp_ln86_1383_reg_1350;
        icmp_ln86_1384_reg_1356 <= icmp_ln86_1384_fu_364_p2;
        icmp_ln86_1384_reg_1356_pp0_iter1_reg <= icmp_ln86_1384_reg_1356;
        icmp_ln86_1384_reg_1356_pp0_iter2_reg <= icmp_ln86_1384_reg_1356_pp0_iter1_reg;
        icmp_ln86_1384_reg_1356_pp0_iter3_reg <= icmp_ln86_1384_reg_1356_pp0_iter2_reg;
        icmp_ln86_1385_reg_1362 <= icmp_ln86_1385_fu_370_p2;
        icmp_ln86_1385_reg_1362_pp0_iter1_reg <= icmp_ln86_1385_reg_1362;
        icmp_ln86_1385_reg_1362_pp0_iter2_reg <= icmp_ln86_1385_reg_1362_pp0_iter1_reg;
        icmp_ln86_1385_reg_1362_pp0_iter3_reg <= icmp_ln86_1385_reg_1362_pp0_iter2_reg;
        icmp_ln86_1386_reg_1368 <= icmp_ln86_1386_fu_376_p2;
        icmp_ln86_1387_reg_1374 <= icmp_ln86_1387_fu_382_p2;
        icmp_ln86_1387_reg_1374_pp0_iter1_reg <= icmp_ln86_1387_reg_1374;
        icmp_ln86_1388_reg_1380 <= icmp_ln86_1388_fu_388_p2;
        icmp_ln86_1388_reg_1380_pp0_iter1_reg <= icmp_ln86_1388_reg_1380;
        icmp_ln86_1388_reg_1380_pp0_iter2_reg <= icmp_ln86_1388_reg_1380_pp0_iter1_reg;
        icmp_ln86_1389_reg_1386 <= icmp_ln86_1389_fu_394_p2;
        icmp_ln86_1389_reg_1386_pp0_iter1_reg <= icmp_ln86_1389_reg_1386;
        icmp_ln86_1389_reg_1386_pp0_iter2_reg <= icmp_ln86_1389_reg_1386_pp0_iter1_reg;
        icmp_ln86_1389_reg_1386_pp0_iter3_reg <= icmp_ln86_1389_reg_1386_pp0_iter2_reg;
        icmp_ln86_1390_reg_1392 <= icmp_ln86_1390_fu_400_p2;
        icmp_ln86_1390_reg_1392_pp0_iter1_reg <= icmp_ln86_1390_reg_1392;
        icmp_ln86_1390_reg_1392_pp0_iter2_reg <= icmp_ln86_1390_reg_1392_pp0_iter1_reg;
        icmp_ln86_1390_reg_1392_pp0_iter3_reg <= icmp_ln86_1390_reg_1392_pp0_iter2_reg;
        icmp_ln86_1391_reg_1398 <= icmp_ln86_1391_fu_406_p2;
        icmp_ln86_1391_reg_1398_pp0_iter1_reg <= icmp_ln86_1391_reg_1398;
        icmp_ln86_1391_reg_1398_pp0_iter2_reg <= icmp_ln86_1391_reg_1398_pp0_iter1_reg;
        icmp_ln86_1391_reg_1398_pp0_iter3_reg <= icmp_ln86_1391_reg_1398_pp0_iter2_reg;
        icmp_ln86_1391_reg_1398_pp0_iter4_reg <= icmp_ln86_1391_reg_1398_pp0_iter3_reg;
        icmp_ln86_1392_reg_1404 <= icmp_ln86_1392_fu_412_p2;
        icmp_ln86_1392_reg_1404_pp0_iter1_reg <= icmp_ln86_1392_reg_1404;
        icmp_ln86_1392_reg_1404_pp0_iter2_reg <= icmp_ln86_1392_reg_1404_pp0_iter1_reg;
        icmp_ln86_1392_reg_1404_pp0_iter3_reg <= icmp_ln86_1392_reg_1404_pp0_iter2_reg;
        icmp_ln86_1392_reg_1404_pp0_iter4_reg <= icmp_ln86_1392_reg_1404_pp0_iter3_reg;
        icmp_ln86_1392_reg_1404_pp0_iter5_reg <= icmp_ln86_1392_reg_1404_pp0_iter4_reg;
        icmp_ln86_1393_reg_1410 <= icmp_ln86_1393_fu_418_p2;
        icmp_ln86_1393_reg_1410_pp0_iter1_reg <= icmp_ln86_1393_reg_1410;
        icmp_ln86_1393_reg_1410_pp0_iter2_reg <= icmp_ln86_1393_reg_1410_pp0_iter1_reg;
        icmp_ln86_1393_reg_1410_pp0_iter3_reg <= icmp_ln86_1393_reg_1410_pp0_iter2_reg;
        icmp_ln86_1393_reg_1410_pp0_iter4_reg <= icmp_ln86_1393_reg_1410_pp0_iter3_reg;
        icmp_ln86_1393_reg_1410_pp0_iter5_reg <= icmp_ln86_1393_reg_1410_pp0_iter4_reg;
        icmp_ln86_1393_reg_1410_pp0_iter6_reg <= icmp_ln86_1393_reg_1410_pp0_iter5_reg;
        icmp_ln86_1394_reg_1416 <= icmp_ln86_1394_fu_424_p2;
        icmp_ln86_1394_reg_1416_pp0_iter1_reg <= icmp_ln86_1394_reg_1416;
        icmp_ln86_1395_reg_1421 <= icmp_ln86_1395_fu_430_p2;
        icmp_ln86_1396_reg_1426 <= icmp_ln86_1396_fu_436_p2;
        icmp_ln86_1396_reg_1426_pp0_iter1_reg <= icmp_ln86_1396_reg_1426;
        icmp_ln86_1397_reg_1431 <= icmp_ln86_1397_fu_442_p2;
        icmp_ln86_1397_reg_1431_pp0_iter1_reg <= icmp_ln86_1397_reg_1431;
        icmp_ln86_1398_reg_1436 <= icmp_ln86_1398_fu_448_p2;
        icmp_ln86_1398_reg_1436_pp0_iter1_reg <= icmp_ln86_1398_reg_1436;
        icmp_ln86_1398_reg_1436_pp0_iter2_reg <= icmp_ln86_1398_reg_1436_pp0_iter1_reg;
        icmp_ln86_1399_reg_1441 <= icmp_ln86_1399_fu_454_p2;
        icmp_ln86_1399_reg_1441_pp0_iter1_reg <= icmp_ln86_1399_reg_1441;
        icmp_ln86_1399_reg_1441_pp0_iter2_reg <= icmp_ln86_1399_reg_1441_pp0_iter1_reg;
        icmp_ln86_1400_reg_1446 <= icmp_ln86_1400_fu_460_p2;
        icmp_ln86_1400_reg_1446_pp0_iter1_reg <= icmp_ln86_1400_reg_1446;
        icmp_ln86_1400_reg_1446_pp0_iter2_reg <= icmp_ln86_1400_reg_1446_pp0_iter1_reg;
        icmp_ln86_1401_reg_1451 <= icmp_ln86_1401_fu_466_p2;
        icmp_ln86_1401_reg_1451_pp0_iter1_reg <= icmp_ln86_1401_reg_1451;
        icmp_ln86_1401_reg_1451_pp0_iter2_reg <= icmp_ln86_1401_reg_1451_pp0_iter1_reg;
        icmp_ln86_1401_reg_1451_pp0_iter3_reg <= icmp_ln86_1401_reg_1451_pp0_iter2_reg;
        icmp_ln86_1402_reg_1456 <= icmp_ln86_1402_fu_472_p2;
        icmp_ln86_1402_reg_1456_pp0_iter1_reg <= icmp_ln86_1402_reg_1456;
        icmp_ln86_1402_reg_1456_pp0_iter2_reg <= icmp_ln86_1402_reg_1456_pp0_iter1_reg;
        icmp_ln86_1402_reg_1456_pp0_iter3_reg <= icmp_ln86_1402_reg_1456_pp0_iter2_reg;
        icmp_ln86_1403_reg_1461 <= icmp_ln86_1403_fu_478_p2;
        icmp_ln86_1403_reg_1461_pp0_iter1_reg <= icmp_ln86_1403_reg_1461;
        icmp_ln86_1403_reg_1461_pp0_iter2_reg <= icmp_ln86_1403_reg_1461_pp0_iter1_reg;
        icmp_ln86_1403_reg_1461_pp0_iter3_reg <= icmp_ln86_1403_reg_1461_pp0_iter2_reg;
        icmp_ln86_1404_reg_1466 <= icmp_ln86_1404_fu_484_p2;
        icmp_ln86_1404_reg_1466_pp0_iter1_reg <= icmp_ln86_1404_reg_1466;
        icmp_ln86_1404_reg_1466_pp0_iter2_reg <= icmp_ln86_1404_reg_1466_pp0_iter1_reg;
        icmp_ln86_1404_reg_1466_pp0_iter3_reg <= icmp_ln86_1404_reg_1466_pp0_iter2_reg;
        icmp_ln86_1404_reg_1466_pp0_iter4_reg <= icmp_ln86_1404_reg_1466_pp0_iter3_reg;
        icmp_ln86_1405_reg_1471 <= icmp_ln86_1405_fu_490_p2;
        icmp_ln86_1405_reg_1471_pp0_iter1_reg <= icmp_ln86_1405_reg_1471;
        icmp_ln86_1405_reg_1471_pp0_iter2_reg <= icmp_ln86_1405_reg_1471_pp0_iter1_reg;
        icmp_ln86_1405_reg_1471_pp0_iter3_reg <= icmp_ln86_1405_reg_1471_pp0_iter2_reg;
        icmp_ln86_1405_reg_1471_pp0_iter4_reg <= icmp_ln86_1405_reg_1471_pp0_iter3_reg;
        icmp_ln86_1406_reg_1476 <= icmp_ln86_1406_fu_496_p2;
        icmp_ln86_1406_reg_1476_pp0_iter1_reg <= icmp_ln86_1406_reg_1476;
        icmp_ln86_1406_reg_1476_pp0_iter2_reg <= icmp_ln86_1406_reg_1476_pp0_iter1_reg;
        icmp_ln86_1406_reg_1476_pp0_iter3_reg <= icmp_ln86_1406_reg_1476_pp0_iter2_reg;
        icmp_ln86_1406_reg_1476_pp0_iter4_reg <= icmp_ln86_1406_reg_1476_pp0_iter3_reg;
        icmp_ln86_1407_reg_1481 <= icmp_ln86_1407_fu_502_p2;
        icmp_ln86_1407_reg_1481_pp0_iter1_reg <= icmp_ln86_1407_reg_1481;
        icmp_ln86_1407_reg_1481_pp0_iter2_reg <= icmp_ln86_1407_reg_1481_pp0_iter1_reg;
        icmp_ln86_1407_reg_1481_pp0_iter3_reg <= icmp_ln86_1407_reg_1481_pp0_iter2_reg;
        icmp_ln86_1407_reg_1481_pp0_iter4_reg <= icmp_ln86_1407_reg_1481_pp0_iter3_reg;
        icmp_ln86_1407_reg_1481_pp0_iter5_reg <= icmp_ln86_1407_reg_1481_pp0_iter4_reg;
        icmp_ln86_1408_reg_1486 <= icmp_ln86_1408_fu_508_p2;
        icmp_ln86_1408_reg_1486_pp0_iter1_reg <= icmp_ln86_1408_reg_1486;
        icmp_ln86_1408_reg_1486_pp0_iter2_reg <= icmp_ln86_1408_reg_1486_pp0_iter1_reg;
        icmp_ln86_1408_reg_1486_pp0_iter3_reg <= icmp_ln86_1408_reg_1486_pp0_iter2_reg;
        icmp_ln86_1408_reg_1486_pp0_iter4_reg <= icmp_ln86_1408_reg_1486_pp0_iter3_reg;
        icmp_ln86_1408_reg_1486_pp0_iter5_reg <= icmp_ln86_1408_reg_1486_pp0_iter4_reg;
        icmp_ln86_1409_reg_1491 <= icmp_ln86_1409_fu_514_p2;
        icmp_ln86_1409_reg_1491_pp0_iter1_reg <= icmp_ln86_1409_reg_1491;
        icmp_ln86_1409_reg_1491_pp0_iter2_reg <= icmp_ln86_1409_reg_1491_pp0_iter1_reg;
        icmp_ln86_1409_reg_1491_pp0_iter3_reg <= icmp_ln86_1409_reg_1491_pp0_iter2_reg;
        icmp_ln86_1409_reg_1491_pp0_iter4_reg <= icmp_ln86_1409_reg_1491_pp0_iter3_reg;
        icmp_ln86_1409_reg_1491_pp0_iter5_reg <= icmp_ln86_1409_reg_1491_pp0_iter4_reg;
        icmp_ln86_1409_reg_1491_pp0_iter6_reg <= icmp_ln86_1409_reg_1491_pp0_iter5_reg;
        icmp_ln86_reg_1322 <= icmp_ln86_fu_334_p2;
        icmp_ln86_reg_1322_pp0_iter1_reg <= icmp_ln86_reg_1322;
        icmp_ln86_reg_1322_pp0_iter2_reg <= icmp_ln86_reg_1322_pp0_iter1_reg;
        icmp_ln86_reg_1322_pp0_iter3_reg <= icmp_ln86_reg_1322_pp0_iter2_reg;
        or_ln117_1209_reg_1569 <= or_ln117_1209_fu_714_p2;
        or_ln117_1213_reg_1599 <= or_ln117_1213_fu_821_p2;
        or_ln117_1218_reg_1632 <= or_ln117_1218_fu_960_p2;
        or_ln117_1220_reg_1642 <= or_ln117_1220_fu_980_p2;
        or_ln117_1222_reg_1648 <= or_ln117_1222_fu_986_p2;
        or_ln117_1222_reg_1648_pp0_iter5_reg <= or_ln117_1222_reg_1648;
        or_ln117_1224_reg_1656 <= or_ln117_1224_fu_1062_p2;
        or_ln117_1228_reg_1666 <= or_ln117_1228_fu_1137_p2;
        or_ln117_reg_1536 <= or_ln117_fu_576_p2;
        select_ln117_1356_reg_1564 <= select_ln117_1356_fu_707_p3;
        select_ln117_1362_reg_1604 <= select_ln117_1362_fu_835_p3;
        select_ln117_1368_reg_1637 <= select_ln117_1368_fu_972_p3;
        select_ln117_1374_reg_1661 <= select_ln117_1374_fu_1075_p3;
        select_ln117_1378_reg_1671 <= select_ln117_1378_fu_1151_p3;
        xor_ln104_reg_1541 <= xor_ln104_fu_582_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1186_p65 = 'bx;

assign agg_result_fu_1186_p66 = ((or_ln117_1229_fu_1174_p2[0:0] == 1'b1) ? select_ln117_1378_reg_1671 : 5'd31);

assign and_ln102_1437_fu_719_p2 = (xor_ln104_reg_1541 & icmp_ln86_1381_reg_1338_pp0_iter2_reg);

assign and_ln102_1438_fu_536_p2 = (icmp_ln86_1382_reg_1344 & and_ln102_reg_1496);

assign and_ln102_1439_fu_587_p2 = (icmp_ln86_1383_reg_1350_pp0_iter1_reg & and_ln104_reg_1506);

assign and_ln102_1440_fu_733_p2 = (icmp_ln86_1384_reg_1356_pp0_iter2_reg & and_ln102_1437_fu_719_p2);

assign and_ln102_1441_fu_853_p2 = (icmp_ln86_1385_reg_1362_pp0_iter3_reg & and_ln104_245_reg_1581);

assign and_ln102_1442_fu_550_p2 = (icmp_ln86_1386_reg_1368 & and_ln102_1438_fu_536_p2);

assign and_ln102_1443_fu_560_p2 = (icmp_ln86_1387_reg_1374 & and_ln104_246_fu_545_p2);

assign and_ln102_1444_fu_606_p2 = (icmp_ln86_1388_reg_1380_pp0_iter1_reg & and_ln102_1439_fu_587_p2);

assign and_ln102_1445_fu_743_p2 = (icmp_ln86_1389_reg_1386_pp0_iter2_reg & and_ln104_247_reg_1553);

assign and_ln102_1446_fu_747_p2 = (icmp_ln86_1390_reg_1392_pp0_iter2_reg & and_ln102_1440_fu_733_p2);

assign and_ln102_1447_fu_877_p2 = (icmp_ln86_1391_reg_1398_pp0_iter3_reg & and_ln104_248_fu_848_p2);

assign and_ln102_1448_fu_995_p2 = (icmp_ln86_1392_reg_1404_pp0_iter4_reg & and_ln102_1441_reg_1614);

assign and_ln102_1449_fu_1088_p2 = (icmp_ln86_1393_reg_1410_pp0_iter5_reg & and_ln104_249_reg_1621_pp0_iter5_reg);

assign and_ln102_1450_fu_611_p2 = (icmp_ln86_1394_reg_1416_pp0_iter1_reg & and_ln102_1442_reg_1524);

assign and_ln102_1451_fu_570_p2 = (and_ln102_1466_fu_565_p2 & and_ln102_1438_fu_536_p2);

assign and_ln102_1452_fu_615_p2 = (icmp_ln86_1396_reg_1426_pp0_iter1_reg & and_ln102_1443_reg_1530);

assign and_ln102_1453_fu_624_p2 = (and_ln104_246_reg_1519 & and_ln102_1467_fu_619_p2);

assign and_ln102_1454_fu_752_p2 = (icmp_ln86_1398_reg_1436_pp0_iter2_reg & and_ln102_1444_reg_1559);

assign and_ln102_1455_fu_761_p2 = (and_ln102_1468_fu_756_p2 & and_ln102_1439_reg_1547);

assign and_ln102_1456_fu_766_p2 = (icmp_ln86_1400_reg_1446_pp0_iter2_reg & and_ln102_1445_fu_743_p2);

assign and_ln102_1457_fu_887_p2 = (and_ln104_247_reg_1553_pp0_iter3_reg & and_ln102_1469_fu_882_p2);

assign and_ln102_1458_fu_892_p2 = (icmp_ln86_1402_reg_1456_pp0_iter3_reg & and_ln102_1446_reg_1593);

assign and_ln102_1459_fu_901_p2 = (and_ln102_1470_fu_896_p2 & and_ln102_1440_reg_1587);

assign and_ln102_1460_fu_999_p2 = (icmp_ln86_1404_reg_1466_pp0_iter4_reg & and_ln102_1447_reg_1627);

assign and_ln102_1461_fu_1008_p2 = (and_ln104_248_reg_1609 & and_ln102_1471_fu_1003_p2);

assign and_ln102_1462_fu_1013_p2 = (icmp_ln86_1406_reg_1476_pp0_iter4_reg & and_ln102_1448_fu_995_p2);

assign and_ln102_1463_fu_1097_p2 = (and_ln102_1472_fu_1092_p2 & and_ln102_1441_reg_1614_pp0_iter5_reg);

assign and_ln102_1464_fu_1102_p2 = (icmp_ln86_1408_reg_1486_pp0_iter5_reg & and_ln102_1449_fu_1088_p2);

assign and_ln102_1465_fu_1169_p2 = (and_ln104_249_reg_1621_pp0_iter6_reg & and_ln102_1473_fu_1164_p2);

assign and_ln102_1466_fu_565_p2 = (xor_ln104_657_fu_555_p2 & icmp_ln86_1395_reg_1421);

assign and_ln102_1467_fu_619_p2 = (xor_ln104_658_fu_601_p2 & icmp_ln86_1397_reg_1431_pp0_iter1_reg);

assign and_ln102_1468_fu_756_p2 = (xor_ln104_659_fu_738_p2 & icmp_ln86_1399_reg_1441_pp0_iter2_reg);

assign and_ln102_1469_fu_882_p2 = (xor_ln104_660_fu_867_p2 & icmp_ln86_1401_reg_1451_pp0_iter3_reg);

assign and_ln102_1470_fu_896_p2 = (xor_ln104_661_fu_872_p2 & icmp_ln86_1403_reg_1461_pp0_iter3_reg);

assign and_ln102_1471_fu_1003_p2 = (xor_ln104_662_fu_990_p2 & icmp_ln86_1405_reg_1471_pp0_iter4_reg);

assign and_ln102_1472_fu_1092_p2 = (xor_ln104_663_fu_1083_p2 & icmp_ln86_1407_reg_1481_pp0_iter5_reg);

assign and_ln102_1473_fu_1164_p2 = (xor_ln104_664_fu_1159_p2 & icmp_ln86_1409_reg_1491_pp0_iter6_reg);

assign and_ln102_fu_520_p2 = (icmp_ln86_fu_334_p2 & icmp_ln86_1380_fu_340_p2);

assign and_ln104_245_fu_728_p2 = (xor_ln104_reg_1541 & xor_ln104_652_fu_723_p2);

assign and_ln104_246_fu_545_p2 = (xor_ln104_653_fu_540_p2 & and_ln102_reg_1496);

assign and_ln104_247_fu_596_p2 = (xor_ln104_654_fu_591_p2 & and_ln104_reg_1506);

assign and_ln104_248_fu_848_p2 = (xor_ln104_655_fu_843_p2 & and_ln102_1437_reg_1575);

assign and_ln104_249_fu_862_p2 = (xor_ln104_656_fu_857_p2 & and_ln104_245_reg_1581);

assign and_ln104_fu_531_p2 = (xor_ln104_651_fu_526_p2 & icmp_ln86_reg_1322);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1186_p67;

assign icmp_ln86_1380_fu_340_p2 = (($signed(p_read10_int_reg) < $signed(18'd261187)) ? 1'b1 : 1'b0);

assign icmp_ln86_1381_fu_346_p2 = (($signed(p_read11_int_reg) < $signed(18'd124)) ? 1'b1 : 1'b0);

assign icmp_ln86_1382_fu_352_p2 = (($signed(p_read5_int_reg) < $signed(18'd518)) ? 1'b1 : 1'b0);

assign icmp_ln86_1383_fu_358_p2 = (($signed(p_read6_int_reg) < $signed(18'd559)) ? 1'b1 : 1'b0);

assign icmp_ln86_1384_fu_364_p2 = (($signed(p_read1_int_reg) < $signed(18'd1974)) ? 1'b1 : 1'b0);

assign icmp_ln86_1385_fu_370_p2 = (($signed(p_read1_int_reg) < $signed(18'd1595)) ? 1'b1 : 1'b0);

assign icmp_ln86_1386_fu_376_p2 = (($signed(p_read9_int_reg) < $signed(18'd261196)) ? 1'b1 : 1'b0);

assign icmp_ln86_1387_fu_382_p2 = (($signed(p_read8_int_reg) < $signed(18'd261234)) ? 1'b1 : 1'b0);

assign icmp_ln86_1388_fu_388_p2 = (($signed(p_read5_int_reg) < $signed(18'd261296)) ? 1'b1 : 1'b0);

assign icmp_ln86_1389_fu_394_p2 = (($signed(p_read13_int_reg) < $signed(18'd501)) ? 1'b1 : 1'b0);

assign icmp_ln86_1390_fu_400_p2 = (($signed(p_read11_int_reg) < $signed(18'd261608)) ? 1'b1 : 1'b0);

assign icmp_ln86_1391_fu_406_p2 = (($signed(p_read2_int_reg) < $signed(18'd259200)) ? 1'b1 : 1'b0);

assign icmp_ln86_1392_fu_412_p2 = (($signed(p_read2_int_reg) < $signed(18'd261054)) ? 1'b1 : 1'b0);

assign icmp_ln86_1393_fu_418_p2 = (($signed(p_read2_int_reg) < $signed(18'd259928)) ? 1'b1 : 1'b0);

assign icmp_ln86_1394_fu_424_p2 = (($signed(p_read8_int_reg) < $signed(18'd261167)) ? 1'b1 : 1'b0);

assign icmp_ln86_1395_fu_430_p2 = (($signed(p_read7_int_reg) < $signed(18'd66)) ? 1'b1 : 1'b0);

assign icmp_ln86_1396_fu_436_p2 = (($signed(p_read12_int_reg) < $signed(18'd1705)) ? 1'b1 : 1'b0);

assign icmp_ln86_1397_fu_442_p2 = (($signed(p_read13_int_reg) < $signed(18'd359)) ? 1'b1 : 1'b0);

assign icmp_ln86_1398_fu_448_p2 = (($signed(p_read12_int_reg) < $signed(18'd261156)) ? 1'b1 : 1'b0);

assign icmp_ln86_1399_fu_454_p2 = (($signed(p_read1_int_reg) < $signed(18'd260942)) ? 1'b1 : 1'b0);

assign icmp_ln86_1400_fu_460_p2 = (($signed(p_read12_int_reg) < $signed(18'd1051)) ? 1'b1 : 1'b0);

assign icmp_ln86_1401_fu_466_p2 = (($signed(p_read12_int_reg) < $signed(18'd2863)) ? 1'b1 : 1'b0);

assign icmp_ln86_1402_fu_472_p2 = (($signed(p_read4_int_reg) < $signed(18'd1847)) ? 1'b1 : 1'b0);

assign icmp_ln86_1403_fu_478_p2 = (($signed(p_read12_int_reg) < $signed(18'd261694)) ? 1'b1 : 1'b0);

assign icmp_ln86_1404_fu_484_p2 = (($signed(p_read2_int_reg) < $signed(18'd259177)) ? 1'b1 : 1'b0);

assign icmp_ln86_1405_fu_490_p2 = (($signed(p_read3_int_reg) < $signed(18'd260858)) ? 1'b1 : 1'b0);

assign icmp_ln86_1406_fu_496_p2 = (($signed(p_read1_int_reg) < $signed(18'd1154)) ? 1'b1 : 1'b0);

assign icmp_ln86_1407_fu_502_p2 = (($signed(p_read1_int_reg) < $signed(18'd628)) ? 1'b1 : 1'b0);

assign icmp_ln86_1408_fu_508_p2 = (($signed(p_read1_int_reg) < $signed(18'd2142)) ? 1'b1 : 1'b0);

assign icmp_ln86_1409_fu_514_p2 = (($signed(p_read13_int_reg) < $signed(18'd261133)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_334_p2 = (($signed(p_read8_int_reg) < $signed(18'd261743)) ? 1'b1 : 1'b0);

assign or_ln117_1205_fu_657_p2 = (and_ln102_1452_fu_615_p2 | and_ln102_1438_reg_1512);

assign or_ln117_1206_fu_669_p2 = (and_ln102_1443_reg_1530 | and_ln102_1438_reg_1512);

assign or_ln117_1207_fu_681_p2 = (or_ln117_1206_fu_669_p2 | and_ln102_1453_fu_624_p2);

assign or_ln117_1208_fu_771_p2 = (and_ln102_reg_1496_pp0_iter2_reg | and_ln102_1454_fu_752_p2);

assign or_ln117_1209_fu_714_p2 = (and_ln102_reg_1496_pp0_iter1_reg | and_ln102_1444_fu_606_p2);

assign or_ln117_1210_fu_783_p2 = (or_ln117_1209_reg_1569 | and_ln102_1455_fu_761_p2);

assign or_ln117_1211_fu_795_p2 = (and_ln102_reg_1496_pp0_iter2_reg | and_ln102_1439_reg_1547);

assign or_ln117_1212_fu_807_p2 = (or_ln117_1211_fu_795_p2 | and_ln102_1456_fu_766_p2);

assign or_ln117_1213_fu_821_p2 = (or_ln117_1211_fu_795_p2 | and_ln102_1445_fu_743_p2);

assign or_ln117_1214_fu_906_p2 = (or_ln117_1213_reg_1599 | and_ln102_1457_fu_887_p2);

assign or_ln117_1215_fu_922_p2 = (icmp_ln86_reg_1322_pp0_iter3_reg | and_ln102_1458_fu_892_p2);

assign or_ln117_1216_fu_934_p2 = (icmp_ln86_reg_1322_pp0_iter3_reg | and_ln102_1446_reg_1593);

assign or_ln117_1217_fu_946_p2 = (or_ln117_1216_fu_934_p2 | and_ln102_1459_fu_901_p2);

assign or_ln117_1218_fu_960_p2 = (icmp_ln86_reg_1322_pp0_iter3_reg | and_ln102_1440_reg_1587);

assign or_ln117_1219_fu_1018_p2 = (or_ln117_1218_reg_1632 | and_ln102_1460_fu_999_p2);

assign or_ln117_1220_fu_980_p2 = (or_ln117_1218_fu_960_p2 | and_ln102_1447_fu_877_p2);

assign or_ln117_1221_fu_1030_p2 = (or_ln117_1220_reg_1642 | and_ln102_1461_fu_1008_p2);

assign or_ln117_1222_fu_986_p2 = (icmp_ln86_reg_1322_pp0_iter3_reg | and_ln102_1437_reg_1575);

assign or_ln117_1223_fu_1050_p2 = (or_ln117_1222_reg_1648 | and_ln102_1462_fu_1013_p2);

assign or_ln117_1224_fu_1062_p2 = (or_ln117_1222_reg_1648 | and_ln102_1448_fu_995_p2);

assign or_ln117_1225_fu_1107_p2 = (or_ln117_1224_reg_1656 | and_ln102_1463_fu_1097_p2);

assign or_ln117_1226_fu_1112_p2 = (or_ln117_1222_reg_1648_pp0_iter5_reg | and_ln102_1441_reg_1614_pp0_iter5_reg);

assign or_ln117_1227_fu_1123_p2 = (or_ln117_1226_fu_1112_p2 | and_ln102_1464_fu_1102_p2);

assign or_ln117_1228_fu_1137_p2 = (or_ln117_1226_fu_1112_p2 | and_ln102_1449_fu_1088_p2);

assign or_ln117_1229_fu_1174_p2 = (or_ln117_1228_reg_1666 | and_ln102_1465_fu_1169_p2);

assign or_ln117_fu_576_p2 = (and_ln102_1451_fu_570_p2 | and_ln102_1442_fu_550_p2);

assign select_ln117_1351_fu_646_p3 = ((or_ln117_reg_1536[0:0] == 1'b1) ? select_ln117_fu_639_p3 : 2'd3);

assign select_ln117_1352_fu_662_p3 = ((and_ln102_1438_reg_1512[0:0] == 1'b1) ? zext_ln117_142_fu_653_p1 : 3'd4);

assign select_ln117_1353_fu_673_p3 = ((or_ln117_1205_fu_657_p2[0:0] == 1'b1) ? select_ln117_1352_fu_662_p3 : 3'd5);

assign select_ln117_1354_fu_687_p3 = ((or_ln117_1206_fu_669_p2[0:0] == 1'b1) ? select_ln117_1353_fu_673_p3 : 3'd6);

assign select_ln117_1355_fu_695_p3 = ((or_ln117_1207_fu_681_p2[0:0] == 1'b1) ? select_ln117_1354_fu_687_p3 : 3'd7);

assign select_ln117_1356_fu_707_p3 = ((and_ln102_reg_1496_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_143_fu_703_p1 : 4'd8);

assign select_ln117_1357_fu_776_p3 = ((or_ln117_1208_fu_771_p2[0:0] == 1'b1) ? select_ln117_1356_reg_1564 : 4'd9);

assign select_ln117_1358_fu_788_p3 = ((or_ln117_1209_reg_1569[0:0] == 1'b1) ? select_ln117_1357_fu_776_p3 : 4'd10);

assign select_ln117_1359_fu_799_p3 = ((or_ln117_1210_fu_783_p2[0:0] == 1'b1) ? select_ln117_1358_fu_788_p3 : 4'd11);

assign select_ln117_1360_fu_813_p3 = ((or_ln117_1211_fu_795_p2[0:0] == 1'b1) ? select_ln117_1359_fu_799_p3 : 4'd12);

assign select_ln117_1361_fu_827_p3 = ((or_ln117_1212_fu_807_p2[0:0] == 1'b1) ? select_ln117_1360_fu_813_p3 : 4'd13);

assign select_ln117_1362_fu_835_p3 = ((or_ln117_1213_fu_821_p2[0:0] == 1'b1) ? select_ln117_1361_fu_827_p3 : 4'd14);

assign select_ln117_1363_fu_911_p3 = ((or_ln117_1214_fu_906_p2[0:0] == 1'b1) ? select_ln117_1362_reg_1604 : 4'd15);

assign select_ln117_1364_fu_927_p3 = ((icmp_ln86_reg_1322_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_144_fu_918_p1 : 5'd16);

assign select_ln117_1365_fu_938_p3 = ((or_ln117_1215_fu_922_p2[0:0] == 1'b1) ? select_ln117_1364_fu_927_p3 : 5'd17);

assign select_ln117_1366_fu_952_p3 = ((or_ln117_1216_fu_934_p2[0:0] == 1'b1) ? select_ln117_1365_fu_938_p3 : 5'd18);

assign select_ln117_1367_fu_964_p3 = ((or_ln117_1217_fu_946_p2[0:0] == 1'b1) ? select_ln117_1366_fu_952_p3 : 5'd19);

assign select_ln117_1368_fu_972_p3 = ((or_ln117_1218_fu_960_p2[0:0] == 1'b1) ? select_ln117_1367_fu_964_p3 : 5'd20);

assign select_ln117_1369_fu_1023_p3 = ((or_ln117_1219_fu_1018_p2[0:0] == 1'b1) ? select_ln117_1368_reg_1637 : 5'd21);

assign select_ln117_1370_fu_1035_p3 = ((or_ln117_1220_reg_1642[0:0] == 1'b1) ? select_ln117_1369_fu_1023_p3 : 5'd22);

assign select_ln117_1371_fu_1042_p3 = ((or_ln117_1221_fu_1030_p2[0:0] == 1'b1) ? select_ln117_1370_fu_1035_p3 : 5'd23);

assign select_ln117_1372_fu_1055_p3 = ((or_ln117_1222_reg_1648[0:0] == 1'b1) ? select_ln117_1371_fu_1042_p3 : 5'd24);

assign select_ln117_1373_fu_1067_p3 = ((or_ln117_1223_fu_1050_p2[0:0] == 1'b1) ? select_ln117_1372_fu_1055_p3 : 5'd25);

assign select_ln117_1374_fu_1075_p3 = ((or_ln117_1224_fu_1062_p2[0:0] == 1'b1) ? select_ln117_1373_fu_1067_p3 : 5'd26);

assign select_ln117_1375_fu_1116_p3 = ((or_ln117_1225_fu_1107_p2[0:0] == 1'b1) ? select_ln117_1374_reg_1661 : 5'd27);

assign select_ln117_1376_fu_1129_p3 = ((or_ln117_1226_fu_1112_p2[0:0] == 1'b1) ? select_ln117_1375_fu_1116_p3 : 5'd28);

assign select_ln117_1377_fu_1143_p3 = ((or_ln117_1227_fu_1123_p2[0:0] == 1'b1) ? select_ln117_1376_fu_1129_p3 : 5'd29);

assign select_ln117_1378_fu_1151_p3 = ((or_ln117_1228_fu_1137_p2[0:0] == 1'b1) ? select_ln117_1377_fu_1143_p3 : 5'd30);

assign select_ln117_fu_639_p3 = ((and_ln102_1442_reg_1524[0:0] == 1'b1) ? zext_ln117_fu_635_p1 : 2'd2);

assign xor_ln104_651_fu_526_p2 = (icmp_ln86_1380_reg_1333 ^ 1'd1);

assign xor_ln104_652_fu_723_p2 = (icmp_ln86_1381_reg_1338_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_653_fu_540_p2 = (icmp_ln86_1382_reg_1344 ^ 1'd1);

assign xor_ln104_654_fu_591_p2 = (icmp_ln86_1383_reg_1350_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_655_fu_843_p2 = (icmp_ln86_1384_reg_1356_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_656_fu_857_p2 = (icmp_ln86_1385_reg_1362_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_657_fu_555_p2 = (icmp_ln86_1386_reg_1368 ^ 1'd1);

assign xor_ln104_658_fu_601_p2 = (icmp_ln86_1387_reg_1374_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_659_fu_738_p2 = (icmp_ln86_1388_reg_1380_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_660_fu_867_p2 = (icmp_ln86_1389_reg_1386_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_661_fu_872_p2 = (icmp_ln86_1390_reg_1392_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_662_fu_990_p2 = (icmp_ln86_1391_reg_1398_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_663_fu_1083_p2 = (icmp_ln86_1392_reg_1404_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_664_fu_1159_p2 = (icmp_ln86_1393_reg_1410_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_582_p2 = (icmp_ln86_reg_1322_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_629_p2 = (1'd1 ^ and_ln102_1450_fu_611_p2);

assign zext_ln117_142_fu_653_p1 = select_ln117_1351_fu_646_p3;

assign zext_ln117_143_fu_703_p1 = select_ln117_1355_fu_695_p3;

assign zext_ln117_144_fu_918_p1 = select_ln117_1363_fu_911_p3;

assign zext_ln117_fu_635_p1 = xor_ln117_fu_629_p2;

endmodule //conifer_jettag_accelerator_decision_function_52
