- V e r i l a t i o n   R e p o r t: Verilator 5.034 2025-02-24 rev fedora-5.034
- Verilator: Built from 0.000 MB sources in 0 modules, into 0.000 MB in 0 C++ files needing 0.000 MB
- Verilator: Walltime 0.001 s (elab=0.000, cvt=0.000, bld=0.000); cpu 0.001 s on 1 threads; alloced 17.066 MB
make: Entering directory '/home/jamie/projects/python/cocotb/cpu/pipelined_from_single_cycle/sim_build'
make: Nothing to be done for 'default'.
make: Leaving directory '/home/jamie/projects/python/cocotb/cpu/pipelined_from_single_cycle/sim_build'
     -.--ns INFO     gpi                                ..mbed/gpi_embed.cpp:79   in set_program_name_in_venv        Did not detect Python virtual environment. Using system-wide Python interpreter
     -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered
     0.00ns INFO     cocotb                             Running on Verilator version 5.034 2025-02-24
     0.00ns INFO     cocotb                             Running tests with cocotb v1.9.2 from /home/jamie/.local/lib/python3.13/site-packages/cocotb
     0.00ns INFO     cocotb                             Seeding Python random module with 1750448456
     0.00ns INFO     cocotb.regression                  Found test top_test.my_first_test
     0.00ns INFO     cocotb.regression                  running my_first_test (1/1)
addi 0x20210002 addi 0x20420003 addi 0x20630004 addi 0x20840005 addi 0x20a50006 addi 0x20c60007 addi 0x20e70008 addi 0x21080009 addi 0x2129000a addi 0x214a000b addi 0x216b000c addi 0x218c000d addi 0x21ad000e addi 0x21ce000f addi 0x21ef0010 addi 0x22100011 addi 0x22310012 addi 0x22520013 addi 0x22730014 addi 0x22940015 addi 0x22b50016 addi 0x22d60017 addi 0x22f70018 addi 0x23180019 addi 0x2339001a addi 0x235a001b addi 0x237b001c addi 0x239c001d addi 0x23bd001e addi 0x23de001f addi 0x23ff0020 addi 0x20210022 addi 0x20420023 addi 0x20630024 addi 0x20840025 addi 0x20a50026 addi 0x20c60027 addi 0x20e70028 addi 0x21080029 addi 0x2129002a addi 0x214a002b addi 0x216b002c addi 0x218c002d addi 0x21ad002e addi 0x21ce002f addi 0x21ef0030 addi 0x22100031 addi 0x22310032 addi 0x22520033 addi 0x22730034 addi 0x22940035 addi 0x22b50036 addi 0x22d60037 addi 0x22f70038 addi 0x23180039 addi 0x2339003a addi 0x235a003b addi 0x237b003c addi 0x239c003d addi 0x23bd003e addi 0x23de003f addi 0x23ff0040 reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 0 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 4 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x20210002
ADDI 1 1 2
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 8 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 1 rt 1 ds 0 dt 0 rd 1 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 1
dm_read_address 0x0 dm_data_out 0

0x20420003
ADDI 2 2 3
reg_busy 000 reg_busy 001 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 12 immediate 1
select 0x8 alu_a 0 alu_b 2
rs 2 rt 2 ds 0 dt 0 rd 2 rd_d2 0 rd_d1 1 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 2 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 2
dm_read_address 0x0 dm_data_out 0

0x20630004
ADDI 3 3 4
reg_busy 000 reg_busy 000 reg_busy 001 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 16 immediate 1
select 0x8 alu_a 0 alu_b 3
rs 3 rt 3 ds 0 dt 0 rd 3 rd_d2 0 rd_d1 2 rd_d 1
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 2 alu_out_pre 3 alu_out 2
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 3
dm_read_address 0x2 dm_data_out 0

0x20840005
ADDI 4 4 5
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 001 reg_busy 000 
reg_values [0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 20 immediate 1
select 0x8 alu_a 0 alu_b 4
rs 4 rt 4 ds 0 dt 0 rd 4 rd_d2 0 rd_d1 3 rd_d 2
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 3 alu_out_pre 4 alu_out 3
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 4
dm_read_address 0x3 dm_data_out 0

0x20a50006
ADDI 5 5 6
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 001 
reg_values [0, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 24 immediate 1
select 0x8 alu_a 0 alu_b 5
rs 5 rt 5 ds 0 dt 0 rd 5 rd_d2 0 rd_d1 4 rd_d 3
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 4 alu_out_pre 5 alu_out 4
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 5
dm_read_address 0x4 dm_data_out 0

0x20c60007
ADDI 6 6 7
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 28 immediate 1
select 0x8 alu_a 0 alu_b 6
rs 6 rt 6 ds 0 dt 0 rd 6 rd_d2 0 rd_d1 5 rd_d 4
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 5 alu_out_pre 6 alu_out 5
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 6
dm_read_address 0x5 dm_data_out 0

0x20e70008
ADDI 7 7 8
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 32 immediate 1
select 0x8 alu_a 0 alu_b 7
rs 7 rt 7 ds 0 dt 0 rd 7 rd_d2 0 rd_d1 6 rd_d 5
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 6 alu_out_pre 7 alu_out 6
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 7
dm_read_address 0x6 dm_data_out 0

0x21080009
ADDI 8 8 9
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 36 immediate 1
select 0x8 alu_a 0 alu_b 8
rs 8 rt 8 ds 0 dt 0 rd 8 rd_d2 0 rd_d1 7 rd_d 6
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 7 alu_out_pre 8 alu_out 7
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 8
dm_read_address 0x7 dm_data_out 0

0x2129000a
ADDI 9 9 10
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 40 immediate 1
select 0x8 alu_a 0 alu_b 9
rs 9 rt 9 ds 0 dt 0 rd 9 rd_d2 0 rd_d1 8 rd_d 7
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 8 alu_out_pre 9 alu_out 8
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 9
dm_read_address 0x8 dm_data_out 0

0x214a000b
ADDI 10 10 11
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 44 immediate 1
select 0x8 alu_a 0 alu_b 10
rs 10 rt 10 ds 0 dt 0 rd 10 rd_d2 0 rd_d1 9 rd_d 8
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 9 alu_out_pre 10 alu_out 9
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 10
dm_read_address 0x9 dm_data_out 0

0x216b000c
ADDI 11 11 12
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 48 immediate 1
select 0x8 alu_a 0 alu_b 11
rs 11 rt 11 ds 0 dt 0 rd 11 rd_d2 0 rd_d1 10 rd_d 9
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 10 alu_out_pre 11 alu_out 10
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 11
dm_read_address 0xa dm_data_out 0

0x218c000d
ADDI 12 12 13
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 52 immediate 1
select 0x8 alu_a 0 alu_b 12
rs 12 rt 12 ds 0 dt 0 rd 12 rd_d2 0 rd_d1 11 rd_d 10
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 11 alu_out_pre 12 alu_out 11
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 12
dm_read_address 0xb dm_data_out 0

0x21ad000e
ADDI 13 13 14
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 56 immediate 1
select 0x8 alu_a 0 alu_b 13
rs 13 rt 13 ds 0 dt 0 rd 13 rd_d2 0 rd_d1 12 rd_d 11
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 12 alu_out_pre 13 alu_out 12
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 13
dm_read_address 0xc dm_data_out 0

0x21ce000f
ADDI 14 14 15
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 60 immediate 1
select 0x8 alu_a 0 alu_b 14
rs 14 rt 14 ds 0 dt 0 rd 14 rd_d2 0 rd_d1 13 rd_d 12
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 13 alu_out_pre 14 alu_out 13
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 14
dm_read_address 0xd dm_data_out 0

0x21ef0010
ADDI 15 15 16
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 64 immediate 1
select 0x8 alu_a 0 alu_b 15
rs 15 rt 15 ds 0 dt 0 rd 15 rd_d2 0 rd_d1 14 rd_d 13
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 14 alu_out_pre 15 alu_out 14
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 15
dm_read_address 0xe dm_data_out 0

0x22100011
ADDI 16 16 17
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 68 immediate 1
select 0x8 alu_a 0 alu_b 16
rs 16 rt 16 ds 0 dt 0 rd 16 rd_d2 0 rd_d1 15 rd_d 14
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 15 alu_out_pre 16 alu_out 15
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 16
dm_read_address 0xf dm_data_out 0

0x22310012
ADDI 17 17 18
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 72 immediate 1
select 0x8 alu_a 0 alu_b 17
rs 17 rt 17 ds 0 dt 0 rd 17 rd_d2 0 rd_d1 16 rd_d 15
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 16 alu_out_pre 17 alu_out 16
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 17
dm_read_address 0x10 dm_data_out 0

0x22520013
ADDI 18 18 19
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 76 immediate 1
select 0x8 alu_a 0 alu_b 18
rs 18 rt 18 ds 0 dt 0 rd 18 rd_d2 0 rd_d1 17 rd_d 16
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 17 alu_out_pre 18 alu_out 17
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 18
dm_read_address 0x11 dm_data_out 0

0x22730014
ADDI 19 19 20
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 80 immediate 1
select 0x8 alu_a 0 alu_b 19
rs 19 rt 19 ds 0 dt 0 rd 19 rd_d2 0 rd_d1 18 rd_d 17
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 18 alu_out_pre 19 alu_out 18
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 19
dm_read_address 0x12 dm_data_out 0

0x22940015
ADDI 20 20 21
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 84 immediate 1
select 0x8 alu_a 0 alu_b 20
rs 20 rt 20 ds 0 dt 0 rd 20 rd_d2 0 rd_d1 19 rd_d 18
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 19 alu_out_pre 20 alu_out 19
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 20
dm_read_address 0x13 dm_data_out 0

0x22b50016
ADDI 21 21 22
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 88 immediate 1
select 0x8 alu_a 0 alu_b 21
rs 21 rt 21 ds 0 dt 0 rd 21 rd_d2 0 rd_d1 20 rd_d 19
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 20 alu_out_pre 21 alu_out 20
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 21
dm_read_address 0x14 dm_data_out 0

0x22d60017
ADDI 22 22 23
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 92 immediate 1
select 0x8 alu_a 0 alu_b 22
rs 22 rt 22 ds 0 dt 0 rd 22 rd_d2 0 rd_d1 21 rd_d 20
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 21 alu_out_pre 22 alu_out 21
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 22
dm_read_address 0x15 dm_data_out 0

0x22f70018
ADDI 23 23 24
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 96 immediate 1
select 0x8 alu_a 0 alu_b 23
rs 23 rt 23 ds 0 dt 0 rd 23 rd_d2 0 rd_d1 22 rd_d 21
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 22 alu_out_pre 23 alu_out 22
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 23
dm_read_address 0x16 dm_data_out 0

0x23180019
ADDI 24 24 25
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 100 immediate 1
select 0x8 alu_a 0 alu_b 24
rs 24 rt 24 ds 0 dt 0 rd 24 rd_d2 0 rd_d1 23 rd_d 22
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 23 alu_out_pre 24 alu_out 23
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 24
dm_read_address 0x17 dm_data_out 0

0x2339001a
ADDI 25 25 26
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 104 immediate 1
select 0x8 alu_a 0 alu_b 25
rs 25 rt 25 ds 0 dt 0 rd 25 rd_d2 0 rd_d1 24 rd_d 23
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 24 alu_out_pre 25 alu_out 24
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 25
dm_read_address 0x18 dm_data_out 0

0x235a001b
ADDI 26 26 27
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 108 immediate 1
select 0x8 alu_a 0 alu_b 26
rs 26 rt 26 ds 0 dt 0 rd 26 rd_d2 0 rd_d1 25 rd_d 24
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 25 alu_out_pre 26 alu_out 25
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 26
dm_read_address 0x19 dm_data_out 0

0x237b001c
ADDI 27 27 28
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 112 immediate 1
select 0x8 alu_a 0 alu_b 27
rs 27 rt 27 ds 0 dt 0 rd 27 rd_d2 0 rd_d1 26 rd_d 25
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 26 alu_out_pre 27 alu_out 26
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 27
dm_read_address 0x1a dm_data_out 0

0x239c001d
ADDI 28 28 29
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 0, 0, 0, 0, 0, 0]
stall 0 pc 116 immediate 1
select 0x8 alu_a 0 alu_b 28
rs 28 rt 28 ds 0 dt 0 rd 28 rd_d2 0 rd_d1 27 rd_d 26
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 27 alu_out_pre 28 alu_out 27
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 28
dm_read_address 0x1b dm_data_out 0

0x23bd001e
ADDI 29 29 30
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 0, 0, 0, 0, 0]
stall 0 pc 120 immediate 1
select 0x8 alu_a 0 alu_b 29
rs 29 rt 29 ds 0 dt 0 rd 29 rd_d2 0 rd_d1 28 rd_d 27
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 28 alu_out_pre 29 alu_out 28
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 29
dm_read_address 0x1c dm_data_out 0

0x23de001f
ADDI 30 30 31
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 0, 0, 0, 0]
stall 0 pc 124 immediate 1
select 0x8 alu_a 0 alu_b 30
rs 30 rt 30 ds 0 dt 0 rd 30 rd_d2 0 rd_d1 29 rd_d 28
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 29 alu_out_pre 30 alu_out 29
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 30
dm_read_address 0x1d dm_data_out 0

0x23ff0020
ADDI 31 31 32
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 0, 0, 0]
stall 0 pc 128 immediate 1
select 0x8 alu_a 0 alu_b 31
rs 31 rt 31 ds 0 dt 0 rd 31 rd_d2 0 rd_d1 30 rd_d 29
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 30 alu_out_pre 31 alu_out 30
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 31
dm_read_address 0x1e dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 0, 0]
stall 0 pc 132 immediate 1
select 0x8 alu_a 0 alu_b 32
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 31 rd_d 30
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 31 alu_out_pre 32 alu_out 31
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x1f dm_data_out 0

0x20210022
ADDI 1 1 34
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0]
stall 0 pc 136 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 1 rt 1 ds 0 dt 0 rd 1 rd_d2 0 rd_d1 0 rd_d 31
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 32 alu_out_pre 0 alu_out 32
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 2 rt 1
dm_read_address 0x20 dm_data_out 0

0x20420023
ADDI 2 2 35
reg_busy 000 reg_busy 001 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
stall 0 pc 140 immediate 1
select 0x8 alu_a 2 alu_b 34
rs 2 rt 2 ds 2 dt 2 rd 2 rd_d2 0 rd_d1 1 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 36 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 2 dt_pre 3 rt 2
dm_read_address 0x0 dm_data_out 0
reg_values [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
reg values correct
pc 0x94 instruction 0 0x20840025 jump 00 zero 0 inst ADDI
ADDI [0, 36, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
reg_a 4 5 immed 37 reg_b 4 5 update 1 rd 00100 alu_out 38

pc 0x98 instruction 1 0x20a50026 jump 00 zero 0 inst ADDI
ADDI [0, 36, 38, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
reg_a 5 6 immed 38 reg_b 5 6 update 1 rd 00101 alu_out 40

pc 0x9c instruction 2 0x20c60027 jump 00 zero 0 inst ADDI
ADDI [0, 36, 38, 40, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
reg_a 6 7 immed 39 reg_b 6 7 update 1 rd 00110 alu_out 42

pc 0xa0 instruction 3 0x20e70028 jump 00 zero 0 inst ADDI
ADDI [0, 36, 38, 40, 42, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
reg_a 7 8 immed 40 reg_b 7 8 update 1 rd 00111 alu_out 44

pc 0xa4 instruction 4 0x21080029 jump 00 zero 0 inst ADDI
ADDI [0, 36, 38, 40, 42, 44, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
reg_a 8 9 immed 41 reg_b 8 9 update 1 rd 01000 alu_out 46

pc 0xa8 instruction 5 0x2129002a jump 00 zero 0 inst ADDI
ADDI [0, 36, 38, 40, 42, 44, 46, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
reg_a 9 10 immed 42 reg_b 9 10 update 1 rd 01001 alu_out 48

pc 0xac instruction 6 0x214a002b jump 00 zero 0 inst ADDI
ADDI [0, 36, 38, 40, 42, 44, 46, 48, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
reg_a 10 11 immed 43 reg_b 10 11 update 1 rd 01010 alu_out 50

pc 0xb0 instruction 7 0x216b002c jump 00 zero 0 inst ADDI
ADDI [0, 36, 38, 40, 42, 44, 46, 48, 50, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
reg_a 11 12 immed 44 reg_b 11 12 update 1 rd 01011 alu_out 52

pc 0xb4 instruction 8 0x218c002d jump 00 zero 0 inst ADDI
ADDI [0, 36, 38, 40, 42, 44, 46, 48, 50, 52, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
reg_a 12 13 immed 45 reg_b 12 13 update 1 rd 01100 alu_out 54

pc 0xb8 instruction 9 0x21ad002e jump 00 zero 0 inst ADDI
ADDI [0, 36, 38, 40, 42, 44, 46, 48, 50, 52, 54, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
reg_a 13 14 immed 46 reg_b 13 14 update 1 rd 01101 alu_out 56

addi 0x20210001 SwInst 0xac210001 rega 1 regb 1 immed 1
addi 0x20420002 SwInst 0xac420002 rega 2 regb 2 immed 2
addi 0x20630003 SwInst 0xac630003 rega 3 regb 3 immed 3
addi 0x20840004 SwInst 0xac840004 rega 4 regb 4 immed 4
addi 0x20a50005 SwInst 0xaca50005 rega 5 regb 5 immed 5
addi 0x20c60006 SwInst 0xacc60006 rega 6 regb 6 immed 6
addi 0x20e70007 SwInst 0xace70007 rega 7 regb 7 immed 7
addi 0x21080008 SwInst 0xad080008 rega 8 regb 8 immed 8
addi 0x21290009 SwInst 0xad290009 rega 9 regb 9 immed 9
addi 0x214a000a SwInst 0xad4a000a rega 10 regb 10 immed 10
addi 0x216b000b SwInst 0xad6b000b rega 11 regb 11 immed 11
addi 0x218c000c SwInst 0xad8c000c rega 12 regb 12 immed 12
addi 0x21ad000d SwInst 0xadad000d rega 13 regb 13 immed 13
addi 0x21ce000e SwInst 0xadce000e rega 14 regb 14 immed 14
addi 0x21ef000f SwInst 0xadef000f rega 15 regb 15 immed 15
addi 0x22100010 SwInst 0xae100010 rega 16 regb 16 immed 16
addi 0x22310011 SwInst 0xae310011 rega 17 regb 17 immed 17
addi 0x22520012 SwInst 0xae520012 rega 18 regb 18 immed 18
addi 0x22730013 SwInst 0xae730013 rega 19 regb 19 immed 19
addi 0x22940014 SwInst 0xae940014 rega 20 regb 20 immed 20
addi 0x22b50015 SwInst 0xaeb50015 rega 21 regb 21 immed 21
addi 0x22d60016 SwInst 0xaed60016 rega 22 regb 22 immed 22
addi 0x22f70017 SwInst 0xaef70017 rega 23 regb 23 immed 23
addi 0x23180018 SwInst 0xaf180018 rega 24 regb 24 immed 24
addi 0x23390019 SwInst 0xaf390019 rega 25 regb 25 immed 25
addi 0x235a001a SwInst 0xaf5a001a rega 26 regb 26 immed 26
addi 0x237b001b SwInst 0xaf7b001b rega 27 regb 27 immed 27
addi 0x239c001c SwInst 0xaf9c001c rega 28 regb 28 immed 28
addi 0x23bd001d SwInst 0xafbd001d rega 29 regb 29 immed 29
addi 0x23de001e SwInst 0xafde001e rega 30 regb 30 immed 30
addi 0x23ff001f SwInst 0xafff001f rega 31 regb 31 immed 31

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 0 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 4 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x20210001
ADDI 1 1 1
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 8 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 1 rt 1 ds 0 dt 0 rd 1 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 1
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 001 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 8 immediate 1
select 0x8 alu_a 0 alu_b 1
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 1 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 1 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 8 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 1
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 1 alu_out_pre 0 alu_out 1
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x1 dm_data_out 0

0xac210001
SW 1 1 1
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 12 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 1 rt 1 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 1 rt 1
dm_read_address 0x0 dm_data_out 0

0x20420002
ADDI 2 2 2
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 16 immediate 1
select 0x2b alu_a 1 alu_b 1
rs 2 rt 2 ds 1 dt 1 rd 2 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 2 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 1 dt_pre 0 rt 2
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 001 reg_busy 000 reg_busy 000 
reg_values [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 16 immediate 1
select 0x8 alu_a 0 alu_b 2
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 2 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 2 alu_out_pre 2 alu_out 2
data_we 1 dm_write_address 2 dm_data_in 1 dt 0 dt_pre 0 rt 0
dm_read_address 0x2 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 16 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 2
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 2 alu_out_pre 0 alu_out 2
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x2 dm_data_out 0

0xac420002
SW 2 2 2
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 20 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 2 rt 2 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 2 rt 2
dm_read_address 0x0 dm_data_out 1

0x20630003
ADDI 3 3 3
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 24 immediate 1
select 0x2b alu_a 2 alu_b 2
rs 3 rt 3 ds 2 dt 2 rd 3 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 4 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 2 dt_pre 0 rt 3
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 001 reg_busy 000 
reg_values [0, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 24 immediate 1
select 0x8 alu_a 0 alu_b 3
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 3 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 4 alu_out_pre 3 alu_out 4
data_we 1 dm_write_address 4 dm_data_in 2 dt 0 dt_pre 0 rt 0
dm_read_address 0x4 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 24 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 3
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 3 alu_out_pre 0 alu_out 3
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x3 dm_data_out 0

0xac630003
SW 3 3 3
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 28 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 3 rt 3 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 3 rt 3
dm_read_address 0x0 dm_data_out 0

0x20840004
ADDI 4 4 4
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 32 immediate 1
select 0x2b alu_a 3 alu_b 3
rs 4 rt 4 ds 3 dt 3 rd 4 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 6 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 3 dt_pre 0 rt 4
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 001 
reg_values [0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 32 immediate 1
select 0x8 alu_a 0 alu_b 4
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 4 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 6 alu_out_pre 4 alu_out 6
data_we 1 dm_write_address 6 dm_data_in 3 dt 0 dt_pre 0 rt 0
dm_read_address 0x6 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 32 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 4
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 4 alu_out_pre 0 alu_out 4
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x4 dm_data_out 0

0xac840004
SW 4 4 4
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 36 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 4 rt 4 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 4 rt 4
dm_read_address 0x0 dm_data_out 2

0x20a50005
ADDI 5 5 5
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 40 immediate 1
select 0x2b alu_a 4 alu_b 4
rs 5 rt 5 ds 4 dt 4 rd 5 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 8 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 4 dt_pre 0 rt 5
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 40 immediate 1
select 0x8 alu_a 0 alu_b 5
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 5 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 8 alu_out_pre 5 alu_out 8
data_we 1 dm_write_address 8 dm_data_in 4 dt 0 dt_pre 0 rt 0
dm_read_address 0x8 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 40 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 5
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 5 alu_out_pre 0 alu_out 5
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x5 dm_data_out 0

0xaca50005
SW 5 5 5
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 44 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 5 rt 5 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 5 rt 5
dm_read_address 0x0 dm_data_out 0

0x20c60006
ADDI 6 6 6
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 48 immediate 1
select 0x2b alu_a 5 alu_b 5
rs 6 rt 6 ds 5 dt 5 rd 6 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 10 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 5 dt_pre 0 rt 6
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 48 immediate 1
select 0x8 alu_a 0 alu_b 6
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 6 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 10 alu_out_pre 6 alu_out 10
data_we 1 dm_write_address 10 dm_data_in 5 dt 0 dt_pre 0 rt 0
dm_read_address 0xa dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 48 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 6
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 6 alu_out_pre 0 alu_out 6
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x6 dm_data_out 0

0xacc60006
SW 6 6 6
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 52 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 6 rt 6 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 6 rt 6
dm_read_address 0x0 dm_data_out 3

0x20e70007
ADDI 7 7 7
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 56 immediate 1
select 0x2b alu_a 6 alu_b 6
rs 7 rt 7 ds 6 dt 6 rd 7 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 12 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 6 dt_pre 0 rt 7
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 56 immediate 1
select 0x8 alu_a 0 alu_b 7
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 7 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 12 alu_out_pre 7 alu_out 12
data_we 1 dm_write_address 12 dm_data_in 6 dt 0 dt_pre 0 rt 0
dm_read_address 0xc dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 56 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 7
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 7 alu_out_pre 0 alu_out 7
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x7 dm_data_out 0

0xace70007
SW 7 7 7
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 60 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 7 rt 7 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 7 rt 7
dm_read_address 0x0 dm_data_out 0

0x21080008
ADDI 8 8 8
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 64 immediate 1
select 0x2b alu_a 7 alu_b 7
rs 8 rt 8 ds 7 dt 7 rd 8 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 14 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 7 dt_pre 0 rt 8
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 64 immediate 1
select 0x8 alu_a 0 alu_b 8
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 8 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 14 alu_out_pre 8 alu_out 14
data_we 1 dm_write_address 14 dm_data_in 7 dt 0 dt_pre 0 rt 0
dm_read_address 0xe dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 64 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 8
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 8 alu_out_pre 0 alu_out 8
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x8 dm_data_out 0

0xad080008
SW 8 8 8
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 68 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 8 rt 8 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 8 rt 8
dm_read_address 0x0 dm_data_out 4

0x21290009
ADDI 9 9 9
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 72 immediate 1
select 0x2b alu_a 8 alu_b 8
rs 9 rt 9 ds 8 dt 8 rd 9 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 16 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 8 dt_pre 0 rt 9
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 72 immediate 1
select 0x8 alu_a 0 alu_b 9
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 9 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 16 alu_out_pre 9 alu_out 16
data_we 1 dm_write_address 16 dm_data_in 8 dt 0 dt_pre 0 rt 0
dm_read_address 0x10 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 72 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 9
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 9 alu_out_pre 0 alu_out 9
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x9 dm_data_out 0

0xad290009
SW 9 9 9
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 76 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 9 rt 9 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 9 rt 9
dm_read_address 0x0 dm_data_out 0

0x214a000a
ADDI 10 10 10
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 80 immediate 1
select 0x2b alu_a 9 alu_b 9
rs 10 rt 10 ds 9 dt 9 rd 10 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 18 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 9 dt_pre 0 rt 10
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 80 immediate 1
select 0x8 alu_a 0 alu_b 10
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 10 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 18 alu_out_pre 10 alu_out 18
data_we 1 dm_write_address 18 dm_data_in 9 dt 0 dt_pre 0 rt 0
dm_read_address 0x12 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 80 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 10
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 10 alu_out_pre 0 alu_out 10
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0xa dm_data_out 0

0xad4a000a
SW 10 10 10
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 84 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 10 rt 10 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 10 rt 10
dm_read_address 0x0 dm_data_out 5

0x216b000b
ADDI 11 11 11
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 88 immediate 1
select 0x2b alu_a 10 alu_b 10
rs 11 rt 11 ds 10 dt 10 rd 11 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 20 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 10 dt_pre 0 rt 11
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 88 immediate 1
select 0x8 alu_a 0 alu_b 11
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 11 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 20 alu_out_pre 11 alu_out 20
data_we 1 dm_write_address 20 dm_data_in 10 dt 0 dt_pre 0 rt 0
dm_read_address 0x14 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 88 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 11
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 11 alu_out_pre 0 alu_out 11
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0xb dm_data_out 0

0xad6b000b
SW 11 11 11
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 92 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 11 rt 11 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 11 rt 11
dm_read_address 0x0 dm_data_out 0

0x218c000c
ADDI 12 12 12
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 96 immediate 1
select 0x2b alu_a 11 alu_b 11
rs 12 rt 12 ds 11 dt 11 rd 12 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 22 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 11 dt_pre 0 rt 12
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 96 immediate 1
select 0x8 alu_a 0 alu_b 12
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 12 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 22 alu_out_pre 12 alu_out 22
data_we 1 dm_write_address 22 dm_data_in 11 dt 0 dt_pre 0 rt 0
dm_read_address 0x16 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 96 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 12
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 12 alu_out_pre 0 alu_out 12
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0xc dm_data_out 0

0xad8c000c
SW 12 12 12
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 100 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 12 rt 12 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 12 rt 12
dm_read_address 0x0 dm_data_out 6

0x21ad000d
ADDI 13 13 13
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 104 immediate 1
select 0x2b alu_a 12 alu_b 12
rs 13 rt 13 ds 12 dt 12 rd 13 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 24 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 12 dt_pre 0 rt 13
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 104 immediate 1
select 0x8 alu_a 0 alu_b 13
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 13 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 24 alu_out_pre 13 alu_out 24
data_we 1 dm_write_address 24 dm_data_in 12 dt 0 dt_pre 0 rt 0
dm_read_address 0x18 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 104 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 13
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 13 alu_out_pre 0 alu_out 13
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0xd dm_data_out 0

0xadad000d
SW 13 13 13
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 108 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 13 rt 13 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 13 rt 13
dm_read_address 0x0 dm_data_out 0

0x21ce000e
ADDI 14 14 14
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 112 immediate 1
select 0x2b alu_a 13 alu_b 13
rs 14 rt 14 ds 13 dt 13 rd 14 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 26 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 13 dt_pre 0 rt 14
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 112 immediate 1
select 0x8 alu_a 0 alu_b 14
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 14 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 26 alu_out_pre 14 alu_out 26
data_we 1 dm_write_address 26 dm_data_in 13 dt 0 dt_pre 0 rt 0
dm_read_address 0x1a dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 112 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 14
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 14 alu_out_pre 0 alu_out 14
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0xe dm_data_out 0

0xadce000e
SW 14 14 14
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 116 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 14 rt 14 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 14 rt 14
dm_read_address 0x0 dm_data_out 7

0x21ef000f
ADDI 15 15 15
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 120 immediate 1
select 0x2b alu_a 14 alu_b 14
rs 15 rt 15 ds 14 dt 14 rd 15 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 28 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 14 dt_pre 0 rt 15
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 120 immediate 1
select 0x8 alu_a 0 alu_b 15
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 15 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 28 alu_out_pre 15 alu_out 28
data_we 1 dm_write_address 28 dm_data_in 14 dt 0 dt_pre 0 rt 0
dm_read_address 0x1c dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 120 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 15
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 15 alu_out_pre 0 alu_out 15
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0xf dm_data_out 0

0xadef000f
SW 15 15 15
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 124 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 15 rt 15 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 15 rt 15
dm_read_address 0x0 dm_data_out 0

0x22100010
ADDI 16 16 16
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 128 immediate 1
select 0x2b alu_a 15 alu_b 15
rs 16 rt 16 ds 15 dt 15 rd 16 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 30 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 15 dt_pre 0 rt 16
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 128 immediate 1
select 0x8 alu_a 0 alu_b 16
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 16 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 30 alu_out_pre 16 alu_out 30
data_we 1 dm_write_address 30 dm_data_in 15 dt 0 dt_pre 0 rt 0
dm_read_address 0x1e dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 128 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 16
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 16 alu_out_pre 0 alu_out 16
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x10 dm_data_out 0

0xae100010
SW 16 16 16
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 132 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 16 rt 16 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 16 rt 16
dm_read_address 0x0 dm_data_out 8

0x22310011
ADDI 17 17 17
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 136 immediate 1
select 0x2b alu_a 16 alu_b 16
rs 17 rt 17 ds 16 dt 16 rd 17 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 32 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 16 dt_pre 0 rt 17
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 136 immediate 1
select 0x8 alu_a 0 alu_b 17
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 17 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 32 alu_out_pre 17 alu_out 32
data_we 1 dm_write_address 32 dm_data_in 16 dt 0 dt_pre 0 rt 0
dm_read_address 0x20 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 136 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 17
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 17 alu_out_pre 0 alu_out 17
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x11 dm_data_out 0

0xae310011
SW 17 17 17
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 140 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 17 rt 17 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 17 rt 17
dm_read_address 0x0 dm_data_out 0

0x22520012
ADDI 18 18 18
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 144 immediate 1
select 0x2b alu_a 17 alu_b 17
rs 18 rt 18 ds 17 dt 17 rd 18 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 34 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 17 dt_pre 0 rt 18
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 144 immediate 1
select 0x8 alu_a 0 alu_b 18
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 18 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 34 alu_out_pre 18 alu_out 34
data_we 1 dm_write_address 34 dm_data_in 17 dt 0 dt_pre 0 rt 0
dm_read_address 0x22 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 144 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 18
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 18 alu_out_pre 0 alu_out 18
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x12 dm_data_out 0

0xae520012
SW 18 18 18
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 148 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 18 rt 18 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 18 rt 18
dm_read_address 0x0 dm_data_out 9

0x22730013
ADDI 19 19 19
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 152 immediate 1
select 0x2b alu_a 18 alu_b 18
rs 19 rt 19 ds 18 dt 18 rd 19 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 36 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 18 dt_pre 0 rt 19
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 152 immediate 1
select 0x8 alu_a 0 alu_b 19
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 19 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 36 alu_out_pre 19 alu_out 36
data_we 1 dm_write_address 36 dm_data_in 18 dt 0 dt_pre 0 rt 0
dm_read_address 0x24 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 152 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 19
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 19 alu_out_pre 0 alu_out 19
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x13 dm_data_out 0

0xae730013
SW 19 19 19
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 156 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 19 rt 19 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 19 rt 19
dm_read_address 0x0 dm_data_out 0

0x22940014
ADDI 20 20 20
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 160 immediate 1
select 0x2b alu_a 19 alu_b 19
rs 20 rt 20 ds 19 dt 19 rd 20 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 38 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 19 dt_pre 0 rt 20
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 160 immediate 1
select 0x8 alu_a 0 alu_b 20
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 20 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 38 alu_out_pre 20 alu_out 38
data_we 1 dm_write_address 38 dm_data_in 19 dt 0 dt_pre 0 rt 0
dm_read_address 0x26 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 160 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 20
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 20 alu_out_pre 0 alu_out 20
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x14 dm_data_out 0

0xae940014
SW 20 20 20
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 164 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 20 rt 20 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 20 rt 20
dm_read_address 0x0 dm_data_out 10

0x22b50015
ADDI 21 21 21
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 168 immediate 1
select 0x2b alu_a 20 alu_b 20
rs 21 rt 21 ds 20 dt 20 rd 21 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 40 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 20 dt_pre 0 rt 21
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 168 immediate 1
select 0x8 alu_a 0 alu_b 21
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 21 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 40 alu_out_pre 21 alu_out 40
data_we 1 dm_write_address 40 dm_data_in 20 dt 0 dt_pre 0 rt 0
dm_read_address 0x28 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 168 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 21
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 21 alu_out_pre 0 alu_out 21
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x15 dm_data_out 0

0xaeb50015
SW 21 21 21
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 172 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 21 rt 21 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 21 rt 21
dm_read_address 0x0 dm_data_out 0

0x22d60016
ADDI 22 22 22
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 176 immediate 1
select 0x2b alu_a 21 alu_b 21
rs 22 rt 22 ds 21 dt 21 rd 22 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 42 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 21 dt_pre 0 rt 22
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 176 immediate 1
select 0x8 alu_a 0 alu_b 22
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 22 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 42 alu_out_pre 22 alu_out 42
data_we 1 dm_write_address 42 dm_data_in 21 dt 0 dt_pre 0 rt 0
dm_read_address 0x2a dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 176 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 22
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 22 alu_out_pre 0 alu_out 22
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x16 dm_data_out 0

0xaed60016
SW 22 22 22
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 180 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 22 rt 22 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 22 rt 22
dm_read_address 0x0 dm_data_out 11

0x22f70017
ADDI 23 23 23
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 184 immediate 1
select 0x2b alu_a 22 alu_b 22
rs 23 rt 23 ds 22 dt 22 rd 23 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 44 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 22 dt_pre 0 rt 23
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 184 immediate 1
select 0x8 alu_a 0 alu_b 23
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 23 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 44 alu_out_pre 23 alu_out 44
data_we 1 dm_write_address 44 dm_data_in 22 dt 0 dt_pre 0 rt 0
dm_read_address 0x2c dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 184 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 23
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 23 alu_out_pre 0 alu_out 23
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x17 dm_data_out 0

0xaef70017
SW 23 23 23
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 188 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 23 rt 23 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 23 rt 23
dm_read_address 0x0 dm_data_out 0

0x23180018
ADDI 24 24 24
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 192 immediate 1
select 0x2b alu_a 23 alu_b 23
rs 24 rt 24 ds 23 dt 23 rd 24 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 46 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 23 dt_pre 0 rt 24
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 192 immediate 1
select 0x8 alu_a 0 alu_b 24
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 24 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 46 alu_out_pre 24 alu_out 46
data_we 1 dm_write_address 46 dm_data_in 23 dt 0 dt_pre 0 rt 0
dm_read_address 0x2e dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 192 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 24
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 24 alu_out_pre 0 alu_out 24
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x18 dm_data_out 0

0xaf180018
SW 24 24 24
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 196 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 24 rt 24 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 24 rt 24
dm_read_address 0x0 dm_data_out 12

0x23390019
ADDI 25 25 25
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 200 immediate 1
select 0x2b alu_a 24 alu_b 24
rs 25 rt 25 ds 24 dt 24 rd 25 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 48 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 24 dt_pre 0 rt 25
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 200 immediate 1
select 0x8 alu_a 0 alu_b 25
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 25 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 48 alu_out_pre 25 alu_out 48
data_we 1 dm_write_address 48 dm_data_in 24 dt 0 dt_pre 0 rt 0
dm_read_address 0x30 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 200 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 25
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 25 alu_out_pre 0 alu_out 25
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x19 dm_data_out 0

0xaf390019
SW 25 25 25
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 0, 0, 0, 0, 0, 0]
stall 0 pc 204 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 25 rt 25 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 25 rt 25
dm_read_address 0x0 dm_data_out 0

0x235a001a
ADDI 26 26 26
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 0, 0, 0, 0, 0, 0]
stall 1 pc 208 immediate 1
select 0x2b alu_a 25 alu_b 25
rs 26 rt 26 ds 25 dt 25 rd 26 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 50 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 25 dt_pre 0 rt 26
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 0, 0, 0, 0, 0, 0]
stall 1 pc 208 immediate 1
select 0x8 alu_a 0 alu_b 26
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 26 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 50 alu_out_pre 26 alu_out 50
data_we 1 dm_write_address 50 dm_data_in 25 dt 0 dt_pre 0 rt 0
dm_read_address 0x32 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 0, 0, 0, 0, 0, 0]
stall 0 pc 208 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 26
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 26 alu_out_pre 0 alu_out 26
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x1a dm_data_out 0

0xaf5a001a
SW 26 26 26
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 0, 0, 0, 0, 0]
stall 0 pc 212 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 26 rt 26 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 26 rt 26
dm_read_address 0x0 dm_data_out 13

0x237b001b
ADDI 27 27 27
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 0, 0, 0, 0, 0]
stall 1 pc 216 immediate 1
select 0x2b alu_a 26 alu_b 26
rs 27 rt 27 ds 26 dt 26 rd 27 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 52 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 26 dt_pre 0 rt 27
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 0, 0, 0, 0, 0]
stall 1 pc 216 immediate 1
select 0x8 alu_a 0 alu_b 27
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 27 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 52 alu_out_pre 27 alu_out 52
data_we 1 dm_write_address 52 dm_data_in 26 dt 0 dt_pre 0 rt 0
dm_read_address 0x34 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 0, 0, 0, 0, 0]
stall 0 pc 216 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 27
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 27 alu_out_pre 0 alu_out 27
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x1b dm_data_out 0

0xaf7b001b
SW 27 27 27
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 0, 0, 0, 0]
stall 0 pc 220 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 27 rt 27 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 27 rt 27
dm_read_address 0x0 dm_data_out 0

0x239c001c
ADDI 28 28 28
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 0, 0, 0, 0]
stall 1 pc 224 immediate 1
select 0x2b alu_a 27 alu_b 27
rs 28 rt 28 ds 27 dt 27 rd 28 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 54 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 27 dt_pre 0 rt 28
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 0, 0, 0, 0]
stall 1 pc 224 immediate 1
select 0x8 alu_a 0 alu_b 28
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 28 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 54 alu_out_pre 28 alu_out 54
data_we 1 dm_write_address 54 dm_data_in 27 dt 0 dt_pre 0 rt 0
dm_read_address 0x36 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 0, 0, 0, 0]
stall 0 pc 224 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 28
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 28 alu_out_pre 0 alu_out 28
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x1c dm_data_out 0

0xaf9c001c
SW 28 28 28
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 0, 0, 0]
stall 0 pc 228 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 28 rt 28 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 28 rt 28
dm_read_address 0x0 dm_data_out 14

0x23bd001d
ADDI 29 29 29
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 0, 0, 0]
stall 1 pc 232 immediate 1
select 0x2b alu_a 28 alu_b 28
rs 29 rt 29 ds 28 dt 28 rd 29 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 56 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 28 dt_pre 0 rt 29
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 0, 0, 0]
stall 1 pc 232 immediate 1
select 0x8 alu_a 0 alu_b 29
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 29 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 56 alu_out_pre 29 alu_out 56
data_we 1 dm_write_address 56 dm_data_in 28 dt 0 dt_pre 0 rt 0
dm_read_address 0x38 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 0, 0, 0]
stall 0 pc 232 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 29
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 29 alu_out_pre 0 alu_out 29
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x1d dm_data_out 0

0xafbd001d
SW 29 29 29
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 0, 0]
stall 0 pc 236 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 29 rt 29 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 29 rt 29
dm_read_address 0x0 dm_data_out 0

0x23de001e
ADDI 30 30 30
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 0, 0]
stall 1 pc 240 immediate 1
select 0x2b alu_a 29 alu_b 29
rs 30 rt 30 ds 29 dt 29 rd 30 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 58 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 29 dt_pre 0 rt 30
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 0, 0]
stall 1 pc 240 immediate 1
select 0x8 alu_a 0 alu_b 30
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 30 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 58 alu_out_pre 30 alu_out 58
data_we 1 dm_write_address 58 dm_data_in 29 dt 0 dt_pre 0 rt 0
dm_read_address 0x3a dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 0, 0]
stall 0 pc 240 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 30
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 30 alu_out_pre 0 alu_out 30
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x1e dm_data_out 0

0xafde001e
SW 30 30 30
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 0]
stall 0 pc 244 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 30 rt 30 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 30 rt 30
dm_read_address 0x0 dm_data_out 15

0x23ff001f
ADDI 31 31 31
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 0]
stall 1 pc 248 immediate 1
select 0x2b alu_a 30 alu_b 30
rs 31 rt 31 ds 30 dt 30 rd 31 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 60 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 30 dt_pre 0 rt 31
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 0]
stall 1 pc 248 immediate 1
select 0x8 alu_a 0 alu_b 31
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 31 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 60 alu_out_pre 31 alu_out 60
data_we 1 dm_write_address 60 dm_data_in 30 dt 0 dt_pre 0 rt 0
dm_read_address 0x3c dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 0]
stall 0 pc 248 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 31
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 31 alu_out_pre 0 alu_out 31
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x1f dm_data_out 0

0xafff001f
SW 31 31 31
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
stall 0 pc 252 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 31 rt 31 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 31 rt 31
dm_read_address 0x0 dm_data_out 0

0x23ff0040
ADDI 31 31 64
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
stall 0 pc 256 immediate 1
select 0x2b alu_a 31 alu_b 31
rs 31 rt 31 ds 31 dt 31 rd 31 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 62 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 31 dt_pre 31 rt 31
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
stall 0 pc 260 immediate 1
select 0x8 alu_a 31 alu_b 64
rs 0 rt 0 ds 31 dt 31 rd 0 rd_d2 0 rd_d1 31 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 62 alu_out_pre 95 alu_out 62
data_we 1 dm_write_address 62 dm_data_in 31 dt 31 dt_pre 0 rt 0
dm_read_address 0x3e dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
stall 0 pc 264 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 31
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 95 alu_out_pre 0 alu_out 95
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x5f dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 268 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 272 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 276 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 280 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 284 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 288 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 292 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 296 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 300 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 304 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 308 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 312 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 316 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 320 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 324 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 328 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 332 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 336 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 340 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 344 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 348 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 352 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 356 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 360 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 364 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 368 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 372 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 376 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 380 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 384 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 95]
stall 0 pc 388 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 0 dm_data_in 0 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
dm_values [0, 0, 1, 0, 2, 0, 3, 0, 4, 0, 5, 0, 6, 0, 7, 0, 8, 0, 9, 0, 10, 0, 11, 0, 12, 0, 13, 0, 14, 0, 15, 0, 16, 0, 17, 0, 18, 0, 19, 0, 20, 0, 21, 0, 22, 0, 23, 0, 24, 0, 25, 0, 26, 0, 27, 0, 28, 0, 29, 0, 30, 0, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
load data
dm_values [10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120, 130, 140, 150, 160, 170, 180, 190, 200, 210, 220, 230, 240, 250, 260, 270, 280, 290, 300]
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
LwInst 0x8c010001 rega 0 regb 1 immed 1
LwInst 0x8c020002 rega 0 regb 2 immed 2
LwInst 0x8c030003 rega 0 regb 3 immed 3
LwInst 0x8c040004 rega 0 regb 4 immed 4
LwInst 0x8c050005 rega 0 regb 5 immed 5
LwInst 0x8c060006 rega 0 regb 6 immed 6
LwInst 0x8c070007 rega 0 regb 7 immed 7
LwInst 0x8c080008 rega 0 regb 8 immed 8
LwInst 0x8c090009 rega 0 regb 9 immed 9
LwInst 0x8c0a000a rega 0 regb 10 immed 10
LwInst 0x8c0b000b rega 0 regb 11 immed 11
LwInst 0x8c0c000c rega 0 regb 12 immed 12
LwInst 0x8c0d000d rega 0 regb 13 immed 13
LwInst 0x8c0e000e rega 0 regb 14 immed 14
LwInst 0x8c0f000f rega 0 regb 15 immed 15
LwInst 0x8c100010 rega 0 regb 16 immed 16
LwInst 0x8c110011 rega 0 regb 17 immed 17
LwInst 0x8c120012 rega 0 regb 18 immed 18
LwInst 0x8c130013 rega 0 regb 19 immed 19
LwInst 0x8c140014 rega 0 regb 20 immed 20
LwInst 0x8c150015 rega 0 regb 21 immed 21
LwInst 0x8c160016 rega 0 regb 22 immed 22
LwInst 0x8c170017 rega 0 regb 23 immed 23
LwInst 0x8c180018 rega 0 regb 24 immed 24
LwInst 0x8c190019 rega 0 regb 25 immed 25
LwInst 0x8c1a001a rega 0 regb 26 immed 26
LwInst 0x8c1b001b rega 0 regb 27 immed 27
LwInst 0x8c1c001c rega 0 regb 28 immed 28
LwInst 0x8c1d001d rega 0 regb 29 immed 29
LwInst 0x8c1e001e rega 0 regb 30 immed 30
LwInst 0x8c1f001f rega 0 regb 31 immed 31

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 0 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 4 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x8c010001
LW 0 1 1
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 8 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 1 ds 0 dt 0 rd 1 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 1
dm_read_address 0x0 dm_data_out 0

0x8c020002
LW 0 2 2
reg_busy 000 reg_busy 001 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 12 immediate 1
select 0x23 alu_a 0 alu_b 1
rs 0 rt 2 ds 0 dt 0 rd 2 rd_d2 1 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 1
din 0 alu_out_pre 1 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 2
dm_read_address 0x0 dm_data_out 0

0x8c030003
LW 0 3 3
reg_busy 000 reg_busy 000 reg_busy 001 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 16 immediate 1
select 0x23 alu_a 0 alu_b 2
rs 0 rt 3 ds 0 dt 0 rd 3 rd_d2 2 rd_d1 1 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 1 alu_out_pre 2 alu_out 1
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 3
dm_read_address 0x1 dm_data_out 0

0x8c040004
LW 0 4 4
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 001 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 20 immediate 1
select 0x23 alu_a 0 alu_b 3
rs 0 rt 4 ds 0 dt 0 rd 4 rd_d2 3 rd_d1 2 rd_d 1
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 10 alu_out_pre 3 alu_out 2
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 4
dm_read_address 0x2 dm_data_out 10

0x8c050005
LW 0 5 5
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 001 
reg_values [0, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 24 immediate 1
select 0x23 alu_a 0 alu_b 4
rs 0 rt 5 ds 0 dt 0 rd 5 rd_d2 4 rd_d1 3 rd_d 2
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 20 alu_out_pre 4 alu_out 3
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 5
dm_read_address 0x3 dm_data_out 20

0x8c060006
LW 0 6 6
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 28 immediate 1
select 0x23 alu_a 0 alu_b 5
rs 0 rt 6 ds 0 dt 0 rd 6 rd_d2 5 rd_d1 4 rd_d 3
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 30 alu_out_pre 5 alu_out 4
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 6
dm_read_address 0x4 dm_data_out 30

0x8c070007
LW 0 7 7
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 32 immediate 1
select 0x23 alu_a 0 alu_b 6
rs 0 rt 7 ds 0 dt 0 rd 7 rd_d2 6 rd_d1 5 rd_d 4
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 40 alu_out_pre 6 alu_out 5
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 7
dm_read_address 0x5 dm_data_out 40

0x8c080008
LW 0 8 8
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 36 immediate 1
select 0x23 alu_a 0 alu_b 7
rs 0 rt 8 ds 0 dt 0 rd 8 rd_d2 7 rd_d1 6 rd_d 5
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 50 alu_out_pre 7 alu_out 6
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 8
dm_read_address 0x6 dm_data_out 50

0x8c090009
LW 0 9 9
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 40 immediate 1
select 0x23 alu_a 0 alu_b 8
rs 0 rt 9 ds 0 dt 0 rd 9 rd_d2 8 rd_d1 7 rd_d 6
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 60 alu_out_pre 8 alu_out 7
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 9
dm_read_address 0x7 dm_data_out 60

0x8c0a000a
LW 0 10 10
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 44 immediate 1
select 0x23 alu_a 0 alu_b 9
rs 0 rt 10 ds 0 dt 0 rd 10 rd_d2 9 rd_d1 8 rd_d 7
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 70 alu_out_pre 9 alu_out 8
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 10
dm_read_address 0x8 dm_data_out 70

0x8c0b000b
LW 0 11 11
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 48 immediate 1
select 0x23 alu_a 0 alu_b 10
rs 0 rt 11 ds 0 dt 0 rd 11 rd_d2 10 rd_d1 9 rd_d 8
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 80 alu_out_pre 10 alu_out 9
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 11
dm_read_address 0x9 dm_data_out 80

0x8c0c000c
LW 0 12 12
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 80, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 52 immediate 1
select 0x23 alu_a 0 alu_b 11
rs 0 rt 12 ds 0 dt 0 rd 12 rd_d2 11 rd_d1 10 rd_d 9
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 90 alu_out_pre 11 alu_out 10
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 12
dm_read_address 0xa dm_data_out 90

0x8c0d000d
LW 0 13 13
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 56 immediate 1
select 0x23 alu_a 0 alu_b 12
rs 0 rt 13 ds 0 dt 0 rd 13 rd_d2 12 rd_d1 11 rd_d 10
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 100 alu_out_pre 12 alu_out 11
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 13
dm_read_address 0xb dm_data_out 100

0x8c0e000e
LW 0 14 14
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 60 immediate 1
select 0x23 alu_a 0 alu_b 13
rs 0 rt 14 ds 0 dt 0 rd 14 rd_d2 13 rd_d1 12 rd_d 11
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 110 alu_out_pre 13 alu_out 12
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 14
dm_read_address 0xc dm_data_out 110

0x8c0f000f
LW 0 15 15
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 64 immediate 1
select 0x23 alu_a 0 alu_b 14
rs 0 rt 15 ds 0 dt 0 rd 15 rd_d2 14 rd_d1 13 rd_d 12
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 120 alu_out_pre 14 alu_out 13
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 15
dm_read_address 0xd dm_data_out 120

0x8c100010
LW 0 16 16
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 68 immediate 1
select 0x23 alu_a 0 alu_b 15
rs 0 rt 16 ds 0 dt 0 rd 16 rd_d2 15 rd_d1 14 rd_d 13
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 130 alu_out_pre 15 alu_out 14
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 16
dm_read_address 0xe dm_data_out 130

0x8c110011
LW 0 17 17
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120, 130, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 72 immediate 1
select 0x23 alu_a 0 alu_b 16
rs 0 rt 17 ds 0 dt 0 rd 17 rd_d2 16 rd_d1 15 rd_d 14
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 140 alu_out_pre 16 alu_out 15
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 17
dm_read_address 0xf dm_data_out 140

0x8c120012
LW 0 18 18
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120, 130, 140, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 76 immediate 1
select 0x23 alu_a 0 alu_b 17
rs 0 rt 18 ds 0 dt 0 rd 18 rd_d2 17 rd_d1 16 rd_d 15
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 150 alu_out_pre 17 alu_out 16
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 18
dm_read_address 0x10 dm_data_out 150

0x8c130013
LW 0 19 19
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120, 130, 140, 150, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 80 immediate 1
select 0x23 alu_a 0 alu_b 18
rs 0 rt 19 ds 0 dt 0 rd 19 rd_d2 18 rd_d1 17 rd_d 16
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 160 alu_out_pre 18 alu_out 17
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 19
dm_read_address 0x11 dm_data_out 160

0x8c140014
LW 0 20 20
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120, 130, 140, 150, 160, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 84 immediate 1
select 0x23 alu_a 0 alu_b 19
rs 0 rt 20 ds 0 dt 0 rd 20 rd_d2 19 rd_d1 18 rd_d 17
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 170 alu_out_pre 19 alu_out 18
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 20
dm_read_address 0x12 dm_data_out 170

0x8c150015
LW 0 21 21
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120, 130, 140, 150, 160, 170, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 88 immediate 1
select 0x23 alu_a 0 alu_b 20
rs 0 rt 21 ds 0 dt 0 rd 21 rd_d2 20 rd_d1 19 rd_d 18
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 180 alu_out_pre 20 alu_out 19
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 21
dm_read_address 0x13 dm_data_out 180

0x8c160016
LW 0 22 22
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120, 130, 140, 150, 160, 170, 180, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 92 immediate 1
select 0x23 alu_a 0 alu_b 21
rs 0 rt 22 ds 0 dt 0 rd 22 rd_d2 21 rd_d1 20 rd_d 19
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 190 alu_out_pre 21 alu_out 20
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 22
dm_read_address 0x14 dm_data_out 190

0x8c170017
LW 0 23 23
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120, 130, 140, 150, 160, 170, 180, 190, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 96 immediate 1
select 0x23 alu_a 0 alu_b 22
rs 0 rt 23 ds 0 dt 0 rd 23 rd_d2 22 rd_d1 21 rd_d 20
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 200 alu_out_pre 22 alu_out 21
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 23
dm_read_address 0x15 dm_data_out 200

0x8c180018
LW 0 24 24
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120, 130, 140, 150, 160, 170, 180, 190, 200, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 100 immediate 1
select 0x23 alu_a 0 alu_b 23
rs 0 rt 24 ds 0 dt 0 rd 24 rd_d2 23 rd_d1 22 rd_d 21
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 210 alu_out_pre 23 alu_out 22
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 24
dm_read_address 0x16 dm_data_out 210

0x8c190019
LW 0 25 25
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120, 130, 140, 150, 160, 170, 180, 190, 200, 210, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 104 immediate 1
select 0x23 alu_a 0 alu_b 24
rs 0 rt 25 ds 0 dt 0 rd 25 rd_d2 24 rd_d1 23 rd_d 22
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 220 alu_out_pre 24 alu_out 23
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 25
dm_read_address 0x17 dm_data_out 220

0x8c1a001a
LW 0 26 26
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120, 130, 140, 150, 160, 170, 180, 190, 200, 210, 220, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 108 immediate 1
select 0x23 alu_a 0 alu_b 25
rs 0 rt 26 ds 0 dt 0 rd 26 rd_d2 25 rd_d1 24 rd_d 23
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 230 alu_out_pre 25 alu_out 24
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 26
dm_read_address 0x18 dm_data_out 230

0x8c1b001b
LW 0 27 27
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120, 130, 140, 150, 160, 170, 180, 190, 200, 210, 220, 230, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 112 immediate 1
select 0x23 alu_a 0 alu_b 26
rs 0 rt 27 ds 0 dt 0 rd 27 rd_d2 26 rd_d1 25 rd_d 24
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 240 alu_out_pre 26 alu_out 25
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 27
dm_read_address 0x19 dm_data_out 240

0x8c1c001c
LW 0 28 28
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120, 130, 140, 150, 160, 170, 180, 190, 200, 210, 220, 230, 240, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 116 immediate 1
select 0x23 alu_a 0 alu_b 27
rs 0 rt 28 ds 0 dt 0 rd 28 rd_d2 27 rd_d1 26 rd_d 25
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 250 alu_out_pre 27 alu_out 26
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 28
dm_read_address 0x1a dm_data_out 250

0x8c1d001d
LW 0 29 29
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120, 130, 140, 150, 160, 170, 180, 190, 200, 210, 220, 230, 240, 250, 0, 0, 0, 0, 0, 0]
stall 0 pc 120 immediate 1
select 0x23 alu_a 0 alu_b 28
rs 0 rt 29 ds 0 dt 0 rd 29 rd_d2 28 rd_d1 27 rd_d 26
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 260 alu_out_pre 28 alu_out 27
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 29
dm_read_address 0x1b dm_data_out 260

0x8c1e001e
LW 0 30 30
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120, 130, 140, 150, 160, 170, 180, 190, 200, 210, 220, 230, 240, 250, 260, 0, 0, 0, 0, 0]
stall 0 pc 124 immediate 1
select 0x23 alu_a 0 alu_b 29
rs 0 rt 30 ds 0 dt 0 rd 30 rd_d2 29 rd_d1 28 rd_d 27
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 270 alu_out_pre 29 alu_out 28
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 30
dm_read_address 0x1c dm_data_out 270

0x8c1f001f
LW 0 31 31
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120, 130, 140, 150, 160, 170, 180, 190, 200, 210, 220, 230, 240, 250, 260, 270, 0, 0, 0, 0]
stall 0 pc 128 immediate 1
select 0x23 alu_a 0 alu_b 30
rs 0 rt 31 ds 0 dt 0 rd 31 rd_d2 30 rd_d1 29 rd_d 28
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 280 alu_out_pre 30 alu_out 29
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 31
dm_read_address 0x1d dm_data_out 280

0xae100010
SW 16 16 16
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120, 130, 140, 150, 160, 170, 180, 190, 200, 210, 220, 230, 240, 250, 260, 270, 280, 0, 0, 0]
stall 0 pc 132 immediate 1
select 0x23 alu_a 0 alu_b 31
rs 16 rt 16 ds 0 dt 0 rd 0 rd_d2 31 rd_d1 30 rd_d 29
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 1
din 290 alu_out_pre 31 alu_out 30
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 160 rt 16
dm_read_address 0x1e dm_data_out 290

0x22310011
ADDI 17 17 17
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120, 130, 140, 150, 160, 170, 180, 190, 200, 210, 220, 230, 240, 250, 260, 270, 280, 290, 0, 0]
stall 1 pc 136 immediate 1
select 0x2b alu_a 160 alu_b 16
rs 17 rt 17 ds 160 dt 160 rd 17 rd_d2 0 rd_d1 31 rd_d 30
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 300 alu_out_pre 176 alu_out 31
data_we 0 dm_write_address 31 dm_data_in 310 dt 160 dt_pre 170 rt 17
dm_read_address 0x1f dm_data_out 300

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120, 130, 140, 150, 160, 170, 180, 190, 200, 210, 220, 230, 240, 250, 260, 270, 280, 290, 300, 0]
stall 1 pc 136 immediate 1
select 0x8 alu_a 170 alu_b 17
rs 0 rt 0 ds 170 dt 170 rd 0 rd_d2 0 rd_d1 17 rd_d 31
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 310 alu_out_pre 187 alu_out 176
data_we 1 dm_write_address 176 dm_data_in 160 dt 170 dt_pre 0 rt 0
dm_read_address 0xb0 dm_data_out 310
reg_values [0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120, 130, 140, 150, 160, 170, 180, 190, 200, 210, 220, 230, 240, 250, 260, 270, 280, 290, 300, 310]
write_jump_tests
jump 0x8000010
jump 0x8000018
jump 0x800000a
jump 0x8000000
check_jump_test

0x1
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 4 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x2
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 8 immediate 0
select 0x1 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x8000010
JUMP
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 12 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
JUMP 64 pc 12

0x4
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 64 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 64
Jumped to 64

0x800000a
JUMP
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 68 immediate 0
select 0x4 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
JUMP 40 pc 68

0x12
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 40 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 40
Jumped to 40

0x8000018
JUMP
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 44 immediate 0
select 0x12 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
JUMP 96 pc 44

0xc
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 96 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 96
Jumped to 96

0x8000000
JUMP
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 100 immediate 0
select 0xc alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
JUMP 0 pc 100

0x1a
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 0 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 0
Jumped to 0

0x1
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 4 immediate 0
select 0x1a alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x2
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 8 immediate 0
select 0x1 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x8000010
JUMP
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 12 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
JUMP 64 pc 12

0x4
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 64 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 64
Jumped to 64

0x800000a
JUMP
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 68 immediate 0
select 0x4 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
JUMP 40 pc 68

0x12
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 40 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 40
Jumped to 40

0x8000018
JUMP
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 44 immediate 0
select 0x12 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
JUMP 96 pc 44

0xc
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 96 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 96
Jumped to 96

0x8000000
JUMP
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 100 immediate 0
select 0xc alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
JUMP 0 pc 100

0x1a
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 0 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 0
Jumped to 0

0x1
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 4 immediate 0
select 0x1a alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x2
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 8 immediate 0
select 0x1 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x8000010
JUMP
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 12 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
JUMP 64 pc 12

0x4
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 64 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 64
Jumped to 64

0x800000a
JUMP
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 68 immediate 0
select 0x4 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
JUMP 40 pc 68

0x12
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 40 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 40
Jumped to 40

0x8000018
JUMP
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 44 immediate 0
select 0x12 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
JUMP 96 pc 44

0xc
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 96 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 96
Jumped to 96

0x8000000
JUMP
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 100 immediate 0
select 0xc alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
JUMP 0 pc 100

0x1a
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 0 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 0
Jumped to 0

0x1
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 4 immediate 0
select 0x1a alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x2
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 8 immediate 0
select 0x1 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x8000010
JUMP
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 12 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
JUMP 64 pc 12

0x4
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 64 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 64
Jumped to 64

0x800000a
JUMP
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 68 immediate 0
select 0x4 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
JUMP 40 pc 68

0x12
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 40 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 40
Jumped to 40

0x8000018
JUMP
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 44 immediate 0
select 0x12 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
JUMP 96 pc 44

0xc
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 96 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 96
Jumped to 96

0x8000000
JUMP
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 100 immediate 0
select 0xc alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
JUMP 0 pc 100

0x1a
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 0 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 0
Jumped to 0

0x1
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 4 immediate 0
select 0x1a alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x2
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 8 immediate 0
select 0x1 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x8000010
JUMP
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 12 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
JUMP 64 pc 12

0x4
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 64 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 64
Jumped to 64

0x800000a
JUMP
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 68 immediate 0
select 0x4 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
JUMP 40 pc 68

0x12
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 40 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 40
Jumped to 40

0x8000018
JUMP
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 44 immediate 0
select 0x12 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
JUMP 96 pc 44

0xc
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 96 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 96
Jumped to 96

0x8000000
JUMP
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 100 immediate 0
select 0xc alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
JUMP 0 pc 100

0x1a
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 0 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 0
Jumped to 0
check_beq_test

0x1
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 4 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x2
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 8 immediate 0
select 0x1 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x3
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 12 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x10000008
BEQ
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 16 immediate 0
select 0x3 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
BEQ 32 pc 16

0x5
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 52 immediate 0
select 0x4 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 52
Jumped to 52

0xe
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 56 immediate 0
select 0x5 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0xf
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 60 immediate 0
select 0xe alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x10
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 64 immediate 0
select 0xf alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x11
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 68 immediate 0
select 0x10 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x12
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 72 immediate 0
select 0x11 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x13
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 76 immediate 0
select 0x12 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x1000ffec
BEQ
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 80 immediate 0
select 0x13 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 31 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
BEQ -80 pc 80

0x15
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 4 immediate 0
select 0x4 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 4
Jumped to 4

0x2
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 8 immediate 0
select 0x15 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x3
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 12 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x10000008
BEQ
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 16 immediate 0
select 0x3 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
BEQ 32 pc 16

0x5
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 52 immediate 0
select 0x4 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 52
Jumped to 52

0xe
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 56 immediate 0
select 0x5 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0xf
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 60 immediate 0
select 0xe alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x10
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 64 immediate 0
select 0xf alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x11
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 68 immediate 0
select 0x10 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x12
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 72 immediate 0
select 0x11 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x13
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 76 immediate 0
select 0x12 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x1000ffec
BEQ
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 80 immediate 0
select 0x13 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 31 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
BEQ -80 pc 80

0x15
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 4 immediate 0
select 0x4 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 4
Jumped to 4

0x2
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 8 immediate 0
select 0x15 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x3
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 12 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x10000008
BEQ
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 16 immediate 0
select 0x3 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
BEQ 32 pc 16

0x5
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 52 immediate 0
select 0x4 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 52
Jumped to 52

0xe
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 56 immediate 0
select 0x5 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0xf
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 60 immediate 0
select 0xe alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x10
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 64 immediate 0
select 0xf alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x11
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 68 immediate 0
select 0x10 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x12
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 72 immediate 0
select 0x11 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x13
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 76 immediate 0
select 0x12 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x1000ffec
BEQ
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 80 immediate 0
select 0x13 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 31 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
BEQ -80 pc 80

0x15
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 4 immediate 0
select 0x4 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 4
Jumped to 4

0x2
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 8 immediate 0
select 0x15 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x3
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 12 immediate 0
select 0x2 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x10000008
BEQ
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 16 immediate 0
select 0x3 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
BEQ 32 pc 16

0x5
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 52 immediate 0
select 0x4 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 52
Jumped to 52

0xe
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 56 immediate 0
select 0x5 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0xf
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 60 immediate 0
select 0xe alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x10
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 64 immediate 0
select 0xf alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x11
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 68 immediate 0
select 0x10 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x12
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 72 immediate 0
select 0x11 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x13
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 76 immediate 0
select 0x12 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x1000ffec
BEQ
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 80 immediate 0
select 0x13 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 31 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
BEQ -80 pc 80

0x15
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 4 immediate 0
select 0x4 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
pc before assert 4
Jumped to 4

0x2
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 8 immediate 0
select 0x15 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0
add 0x432020
sub 0x642822
and 0x853024
or 0xa63825
add 0xc74020
sub 0xe84822
and 0x1095024
or 0x12a5825
add 0x14b6020
sub 0x16c6822
and 0x18d7024
or 0x1ae7825
add 0x1cf8020
sub 0x1f08822
and 0x2119024
or 0x2329825
add 0x253a020
sub 0x274a822
and 0x295b024
or 0x2b6b825
add 0x2d7c020
sub 0x2f8c822
and 0x319d024
or 0x33ad825
add 0x35be020
sub 0x37ce822
and 0x39df024
or 0x3bef825
add 0x3df0820
sub 0x3e11022
and 0x221824
or 0x432025
add 0x642820
sub 0x853022
and 0xa63824
or 0xc74025
add 0xe84820
sub 0x1095022
and 0x12a5824
or 0x14b6025
add 0x16c6820
sub 0x18d7022
and 0x1ae7824
or 0x1cf8025
add 0x1f08820
sub 0x2119022
and 0x2329824
or 0x253a025
add 0x274a820
sub 0x295b022
and 0x2b6b824
or 0x2d7c025
add 0x2f8c820
sub 0x319d022
and 0x33ad824
or 0x35be025
add 0x37ce820
sub 0x39df022
and 0x3bef824
or 0x3df0825
add 0x3e11020
sub 0x221822
and 0x432024
or 0x642825
add 0x853020
sub 0xa63822
and 0xc74024
or 0xe84825
add 0x1095020
sub 0x12a5822
and 0x14b6024
or 0x16c6825
add 0x18d7020
sub 0x1ae7822
and 0x1cf8024
or 0x1f08825
add 0x2119020
sub 0x2329822
and 0x253a024
or 0x274a825
add 0x295b020
sub 0x2b6b822
and 0x2d7c024
or 0x2f8c825
add 0x319d020
sub 0x33ad822
and 0x35be024
or 0x37ce825
add 0x39df020
sub 0x3bef822
and 0x3df0824
or 0x3e11025
add 0x221820
sub 0x432022
and 0x642824
or 0x853025
add 0xa63820
sub 0xc74022
and 0xe84824
or 0x1095025
check_add_sub_and_or_tests
add 0x10020
add 0x20020
add 0x30020
add 0x40020
add 0x50020
add 0x60020
add 0x70020
add 0x80020
add 0x90020
add 0xa0020
add 0xb0020
add 0xc0020
add 0xd0020
add 0xe0020
add 0xf0020
add 0x100020
add 0x110020
add 0x120020
add 0x130020
add 0x140020
add 0x150020
add 0x160020
add 0x170020
add 0x180020
add 0x190020
add 0x1a0020
add 0x1b0020
add 0x1c0020
add 0x1d0020
add 0x1e0020
add 0x1f0020
addi 0x20010001 add 0x211020
add 0x411820
add 0x612020
add 0x812820
add 0xa13020
add 0xc13820
add 0xe14020
add 0x1014820
add 0x1215020
add 0x1415820
add 0x1616020
add 0x1816820
add 0x1a17020
add 0x1c17820
add 0x1e18020
beq 0x10000001 reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 0 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x20010001
ADDI 0 1 1
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 4 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 1 ds 0 dt 0 rd 1 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 1
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 001 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 4 immediate 1
select 0x8 alu_a 0 alu_b 1
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 1 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 1 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 4 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 1
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 1 alu_out_pre 0 alu_out 1
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x1 dm_data_out 0

0x211020
ADD 1 1 2
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 8 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 1 rt 1 ds 0 dt 0 rd 2 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 1 rt 1
dm_read_address 0x0 dm_data_out 10

0x0
reg_busy 000 reg_busy 000 reg_busy 001 reg_busy 000 reg_busy 000 
reg_values [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 8 immediate 0
select 0x20 alu_a 1 alu_b 1
rs 0 rt 0 ds 1 dt 1 rd 0 rd_d2 0 rd_d1 2 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 2 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 1 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 8 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 2
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 2 alu_out_pre 0 alu_out 2
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x2 dm_data_out 0

0x411820
ADD 2 1 3
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 12 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 2 rt 1 ds 0 dt 0 rd 3 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 1 rt 1
dm_read_address 0x0 dm_data_out 20

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 001 reg_busy 000 
reg_values [0, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 12 immediate 0
select 0x20 alu_a 2 alu_b 1
rs 0 rt 0 ds 2 dt 1 rd 0 rd_d2 0 rd_d1 3 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 3 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 1 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 12 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 3
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 3 alu_out_pre 0 alu_out 3
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x3 dm_data_out 0

0x612020
ADD 3 1 4
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 16 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 3 rt 1 ds 0 dt 0 rd 4 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 1 rt 1
dm_read_address 0x0 dm_data_out 30

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 001 
reg_values [0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 16 immediate 0
select 0x20 alu_a 3 alu_b 1
rs 0 rt 0 ds 3 dt 1 rd 0 rd_d2 0 rd_d1 4 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 4 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 1 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 16 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 4
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 4 alu_out_pre 0 alu_out 4
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x4 dm_data_out 0

0x812820
ADD 4 1 5
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 20 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 4 rt 1 ds 0 dt 0 rd 5 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 1 rt 1
dm_read_address 0x0 dm_data_out 40

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 20 immediate 0
select 0x20 alu_a 4 alu_b 1
rs 0 rt 0 ds 4 dt 1 rd 0 rd_d2 0 rd_d1 5 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 5 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 1 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 20 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 5
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 5 alu_out_pre 0 alu_out 5
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x5 dm_data_out 0

0xa13020
ADD 5 1 6
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 24 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 5 rt 1 ds 0 dt 0 rd 6 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 1 rt 1
dm_read_address 0x0 dm_data_out 50

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 24 immediate 0
select 0x20 alu_a 5 alu_b 1
rs 0 rt 0 ds 5 dt 1 rd 0 rd_d2 0 rd_d1 6 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 6 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 1 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 24 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 6
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 6 alu_out_pre 0 alu_out 6
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x6 dm_data_out 0

0xc13820
ADD 6 1 7
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 28 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 6 rt 1 ds 0 dt 0 rd 7 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 1 rt 1
dm_read_address 0x0 dm_data_out 60

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 28 immediate 0
select 0x20 alu_a 6 alu_b 1
rs 0 rt 0 ds 6 dt 1 rd 0 rd_d2 0 rd_d1 7 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 7 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 1 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 28 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 7
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 7 alu_out_pre 0 alu_out 7
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x7 dm_data_out 0

0xe14020
ADD 7 1 8
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 32 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 7 rt 1 ds 0 dt 0 rd 8 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 1 rt 1
dm_read_address 0x0 dm_data_out 70

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 32 immediate 0
select 0x20 alu_a 7 alu_b 1
rs 0 rt 0 ds 7 dt 1 rd 0 rd_d2 0 rd_d1 8 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 8 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 1 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 32 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 8
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 8 alu_out_pre 0 alu_out 8
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x8 dm_data_out 0

0x1014820
ADD 8 1 9
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 36 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 8 rt 1 ds 0 dt 0 rd 9 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 1 rt 1
dm_read_address 0x0 dm_data_out 80

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 36 immediate 0
select 0x20 alu_a 8 alu_b 1
rs 0 rt 0 ds 8 dt 1 rd 0 rd_d2 0 rd_d1 9 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 9 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 1 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 36 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 9
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 9 alu_out_pre 0 alu_out 9
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0x9 dm_data_out 0

0x1215020
ADD 9 1 10
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 40 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 9 rt 1 ds 0 dt 0 rd 10 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 1 rt 1
dm_read_address 0x0 dm_data_out 90

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 40 immediate 0
select 0x20 alu_a 9 alu_b 1
rs 0 rt 0 ds 9 dt 1 rd 0 rd_d2 0 rd_d1 10 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 10 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 1 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 40 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 10
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 10 alu_out_pre 0 alu_out 10
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0xa dm_data_out 0

0x1415820
ADD 10 1 11
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 44 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 10 rt 1 ds 0 dt 0 rd 11 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 1 rt 1
dm_read_address 0x0 dm_data_out 100

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 44 immediate 0
select 0x20 alu_a 10 alu_b 1
rs 0 rt 0 ds 10 dt 1 rd 0 rd_d2 0 rd_d1 11 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 11 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 1 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 44 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 11
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 11 alu_out_pre 0 alu_out 11
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0xb dm_data_out 0

0x1616020
ADD 11 1 12
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 48 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 11 rt 1 ds 0 dt 0 rd 12 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 1 rt 1
dm_read_address 0x0 dm_data_out 110

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 48 immediate 0
select 0x20 alu_a 11 alu_b 1
rs 0 rt 0 ds 11 dt 1 rd 0 rd_d2 0 rd_d1 12 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 12 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 1 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 48 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 12
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 12 alu_out_pre 0 alu_out 12
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0xc dm_data_out 0

0x1816820
ADD 12 1 13
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 52 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 12 rt 1 ds 0 dt 0 rd 13 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 1 rt 1
dm_read_address 0x0 dm_data_out 120

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 52 immediate 0
select 0x20 alu_a 12 alu_b 1
rs 0 rt 0 ds 12 dt 1 rd 0 rd_d2 0 rd_d1 13 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 13 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 1 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 52 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 13
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 13 alu_out_pre 0 alu_out 13
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0xd dm_data_out 0

0x1a17020
ADD 13 1 14
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 56 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 13 rt 1 ds 0 dt 0 rd 14 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 1 rt 1
dm_read_address 0x0 dm_data_out 130

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 56 immediate 0
select 0x20 alu_a 13 alu_b 1
rs 0 rt 0 ds 13 dt 1 rd 0 rd_d2 0 rd_d1 14 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 14 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 1 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 56 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 14
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 14 alu_out_pre 0 alu_out 14
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0xe dm_data_out 0

0x1c17820
ADD 14 1 15
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 60 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 14 rt 1 ds 0 dt 0 rd 15 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 1 rt 1
dm_read_address 0x0 dm_data_out 140

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 1 pc 60 immediate 0
select 0x20 alu_a 14 alu_b 1
rs 0 rt 0 ds 14 dt 1 rd 0 rd_d2 0 rd_d1 15 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 15 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 1 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 60 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 0 rt 0 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 15
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 15 alu_out_pre 0 alu_out 15
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 0
dm_read_address 0xf dm_data_out 0

0x1e18020
ADD 15 1 16
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 64 immediate 0
select 0x0 alu_a 0 alu_b 0
rs 15 rt 1 ds 0 dt 0 rd 16 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 1 rt 1
dm_read_address 0x0 dm_data_out 150

0x10000001
BEQ
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 68 immediate 0
select 0x20 alu_a 15 alu_b 1
rs 0 rt 0 ds 15 dt 1 rd 0 rd_d2 0 rd_d1 16 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 16 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 1 dt_pre 0 rt 0
dm_read_address 0x0 dm_data_out 0

0x120020
ADD 0 18 0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 72 immediate 0
select 0x4 alu_a 0 alu_b 0
rs 0 rt 18 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 16
update 1 update_pre 0 dut_update_pre2 0 dut_update_pre3 0
din 16 alu_out_pre 0 alu_out 16
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 18
dm_read_address 0x10 dm_data_out 0

0x130020
ADD 0 19 0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 76 immediate 0
select 0x20 alu_a 0 alu_b 0
rs 0 rt 19 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 0 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 19
dm_read_address 0x0 dm_data_out 160

0x140020
ADD 0 20 0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 80 immediate 0
select 0x20 alu_a 0 alu_b 0
rs 0 rt 20 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 20
dm_read_address 0x0 dm_data_out 0

0x150020
ADD 0 21 0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 84 immediate 0
select 0x20 alu_a 0 alu_b 0
rs 0 rt 21 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 21
dm_read_address 0x0 dm_data_out 0

0x160020
ADD 0 22 0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 88 immediate 0
select 0x20 alu_a 0 alu_b 0
rs 0 rt 22 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 22
dm_read_address 0x0 dm_data_out 0

0x170020
ADD 0 23 0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 92 immediate 0
select 0x20 alu_a 0 alu_b 0
rs 0 rt 23 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 23
dm_read_address 0x0 dm_data_out 0

0x180020
ADD 0 24 0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 96 immediate 0
select 0x20 alu_a 0 alu_b 0
rs 0 rt 24 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 24
dm_read_address 0x0 dm_data_out 0

0x190020
ADD 0 25 0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 100 immediate 0
select 0x20 alu_a 0 alu_b 0
rs 0 rt 25 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 25
dm_read_address 0x0 dm_data_out 0

0x1a0020
ADD 0 26 0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 104 immediate 0
select 0x20 alu_a 0 alu_b 0
rs 0 rt 26 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 26
dm_read_address 0x0 dm_data_out 0

0x1b0020
ADD 0 27 0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 108 immediate 0
select 0x20 alu_a 0 alu_b 0
rs 0 rt 27 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 27
dm_read_address 0x0 dm_data_out 0

0x1c0020
ADD 0 28 0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 112 immediate 0
select 0x20 alu_a 0 alu_b 0
rs 0 rt 28 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 28
dm_read_address 0x0 dm_data_out 0

0x1d0020
ADD 0 29 0
reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 reg_busy 000 
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
stall 0 pc 116 immediate 0
select 0x20 alu_a 0 alu_b 0
rs 0 rt 29 ds 0 dt 0 rd 0 rd_d2 0 rd_d1 0 rd_d 0
update 1 update_pre 1 dut_update_pre2 0 dut_update_pre3 0
din 0 alu_out_pre 0 alu_out 0
data_we 0 dm_write_address 31 dm_data_in 310 dt 0 dt_pre 0 rt 29
dm_read_address 0x0 dm_data_out 0
reg_values [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
pipeline test passed
  1994.00ns INFO     cocotb.regression                  my_first_test passed
  1994.00ns INFO     cocotb.regression                  **************************************************************************************
                                                        ** TEST                          STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
                                                        **************************************************************************************
                                                        ** top_test.my_first_test         PASS        1994.00           0.19      10753.68  **
                                                        **************************************************************************************
                                                        ** TESTS=1 PASS=1 FAIL=0 SKIP=0               1994.00           0.32       6218.27  **
                                                        **************************************************************************************
                                                        
- :0: Verilog $finish
INFO: Running command perl /usr/bin/verilator -cc --exe -Mdir /home/jamie/projects/python/cocotb/cpu/pipelined_from_single_cycle/sim_build -DCOCOTB_SIM=1 --top-module top --vpi --public-flat-rw --prefix Vtop -o top -LDFLAGS '-Wl,-rpath,/home/jamie/.local/lib/python3.13/site-packages/cocotb/libs -L/home/jamie/.local/lib/python3.13/site-packages/cocotb/libs -lcocotbvpi_verilator' /home/jamie/.local/lib/python3.13/site-packages/cocotb/share/lib/verilator/verilator.cpp /home/jamie/projects/python/cocotb/cpu/pipelined_from_single_cycle/mux.sv /home/jamie/projects/python/cocotb/cpu/pipelined_from_single_cycle/program_counter.sv /home/jamie/projects/python/cocotb/cpu/pipelined_from_single_cycle/alu.sv /home/jamie/projects/python/cocotb/cpu/pipelined_from_single_cycle/unregistered_memory.sv /home/jamie/projects/python/cocotb/cpu/pipelined_from_single_cycle/registers.sv /home/jamie/projects/python/cocotb/cpu/pipelined_from_single_cycle/top.sv in directory /home/jamie/projects/python/cocotb/cpu/pipelined_from_single_cycle/sim_build
INFO: Running command make -C /home/jamie/projects/python/cocotb/cpu/pipelined_from_single_cycle/sim_build -f Vtop.mk VM_TRACE=0 in directory /home/jamie/projects/python/cocotb/cpu/pipelined_from_single_cycle/sim_build
INFO: Running command /home/jamie/projects/python/cocotb/cpu/pipelined_from_single_cycle/sim_build/top in directory /home/jamie/projects/python/cocotb/cpu/pipelined_from_single_cycle/sim_build
INFO: Results file: /home/jamie/projects/python/cocotb/cpu/pipelined_from_single_cycle/sim_build/results.xml
