-- generated by newgenasym Thu Feb 19 14:01:45 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity afct5760nlz is
    port (    
	GND10:     INOUT  STD_LOGIC;    
	GND11:     INOUT  STD_LOGIC;    
	GND12:     INOUT  STD_LOGIC;    
	GND13:     INOUT  STD_LOGIC;    
	GND14:     INOUT  STD_LOGIC;    
	GND15:     INOUT  STD_LOGIC;    
	GND16:     INOUT  STD_LOGIC;    
	GND17:     INOUT  STD_LOGIC;    
	GND18:     INOUT  STD_LOGIC;    
	GND19:     INOUT  STD_LOGIC;    
	GND20:     INOUT  STD_LOGIC;    
	GND21:     INOUT  STD_LOGIC;    
	GND22:     INOUT  STD_LOGIC;    
	GND3:      INOUT  STD_LOGIC;    
	GND4:      INOUT  STD_LOGIC;    
	GND5:      INOUT  STD_LOGIC;    
	GND6:      INOUT  STD_LOGIC;    
	GND7:      INOUT  STD_LOGIC;    
	GND8:      INOUT  STD_LOGIC;    
	GND9:      INOUT  STD_LOGIC;    
	LOS:       INOUT  STD_LOGIC;    
	\mod-def0\: INOUT  STD_LOGIC;    
	\mod-def1\: INOUT  STD_LOGIC;    
	\mod-def2\: INOUT  STD_LOGIC;    
	PAD1:      INOUT  STD_LOGIC;    
	PAD2:      INOUT  STD_LOGIC;    
	RATE_SELECT: INOUT  STD_LOGIC;    
	\rd+\:     INOUT  STD_LOGIC;    
	\rd-\:     INOUT  STD_LOGIC;    
	\td+\:     INOUT  STD_LOGIC;    
	\td-\:     INOUT  STD_LOGIC;    
	TX_DISABLE: INOUT  STD_LOGIC;    
	TX_FAULT:  INOUT  STD_LOGIC;    
	VCCR:      INOUT  STD_LOGIC;    
	VCCT:      INOUT  STD_LOGIC;    
	VEER1:     INOUT  STD_LOGIC;    
	VEER2:     INOUT  STD_LOGIC;    
	VEER3:     INOUT  STD_LOGIC;    
	VEER4:     INOUT  STD_LOGIC;    
	VEET1:     INOUT  STD_LOGIC;    
	VEET2:     INOUT  STD_LOGIC;    
	VEET3:     INOUT  STD_LOGIC);
end afct5760nlz;
