{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735574818924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735574818924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 30 21:36:58 2024 " "Processing started: Mon Dec 30 21:36:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735574818924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735574818924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_BLM -c UART_BLM " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_BLM -c UART_BLM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735574818924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735574819285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735574819285 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx.v(58) " "Verilog HDL information at uart_tx.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Testing Area/Fully_Uart/uart_tx.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1735574827520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Testing Area/Fully_Uart/uart_tx.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735574827520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735574827520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/dell/Desktop/Testing Area/Fully_Uart/uart_rx.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735574827520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735574827520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_scaling.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_scaling.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frequency_Scaling " "Found entity 1: Frequency_Scaling" {  } { { "Frequency_Scaling.v" "" { Text "C:/Users/dell/Desktop/Testing Area/Fully_Uart/Frequency_Scaling.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735574827520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735574827520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_blm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uart_blm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UART_BLM " "Found entity 1: UART_BLM" {  } { { "UART_BLM.bdf" "" { Schematic "C:/Users/dell/Desktop/Testing Area/Fully_Uart/UART_BLM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735574827520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735574827520 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_BLM " "Elaborating entity \"UART_BLM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735574827551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:inst\"" {  } { { "UART_BLM.bdf" "inst" { Schematic "C:/Users/dell/Desktop/Testing Area/Fully_Uart/UART_BLM.bdf" { { 360 944 1120 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735574827551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_tx.v(75) " "Verilog HDL assignment warning at uart_tx.v(75): truncated value with size 32 to match size of target (6)" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Testing Area/Fully_Uart/uart_tx.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735574827566 "|UART_BLM|uart_tx:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(92) " "Verilog HDL assignment warning at uart_tx.v(92): truncated value with size 32 to match size of target (3)" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Testing Area/Fully_Uart/uart_tx.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735574827566 "|UART_BLM|uart_tx:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_tx.v(97) " "Verilog HDL assignment warning at uart_tx.v(97): truncated value with size 32 to match size of target (6)" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Testing Area/Fully_Uart/uart_tx.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735574827566 "|UART_BLM|uart_tx:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_tx.v(107) " "Verilog HDL assignment warning at uart_tx.v(107): truncated value with size 32 to match size of target (6)" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Testing Area/Fully_Uart/uart_tx.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735574827566 "|UART_BLM|uart_tx:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_tx.v(118) " "Verilog HDL assignment warning at uart_tx.v(118): truncated value with size 32 to match size of target (6)" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Testing Area/Fully_Uart/uart_tx.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735574827566 "|UART_BLM|uart_tx:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frequency_Scaling Frequency_Scaling:inst2 " "Elaborating entity \"Frequency_Scaling\" for hierarchy \"Frequency_Scaling:inst2\"" {  } { { "UART_BLM.bdf" "inst2" { Schematic "C:/Users/dell/Desktop/Testing Area/Fully_Uart/UART_BLM.bdf" { { 168 208 392 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735574827566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:inst1 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:inst1\"" {  } { { "UART_BLM.bdf" "inst1" { Schematic "C:/Users/dell/Desktop/Testing Area/Fully_Uart/UART_BLM.bdf" { { 280 640 824 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735574827566 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_rx.v(86) " "Verilog HDL assignment warning at uart_rx.v(86): truncated value with size 32 to match size of target (6)" {  } { { "uart_rx.v" "" { Text "C:/Users/dell/Desktop/Testing Area/Fully_Uart/uart_rx.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735574827566 "|UART_BLM|uart_rx:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(100) " "Verilog HDL assignment warning at uart_rx.v(100): truncated value with size 32 to match size of target (3)" {  } { { "uart_rx.v" "" { Text "C:/Users/dell/Desktop/Testing Area/Fully_Uart/uart_rx.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735574827566 "|UART_BLM|uart_rx:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_rx.v(106) " "Verilog HDL assignment warning at uart_rx.v(106): truncated value with size 32 to match size of target (6)" {  } { { "uart_rx.v" "" { Text "C:/Users/dell/Desktop/Testing Area/Fully_Uart/uart_rx.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735574827566 "|UART_BLM|uart_rx:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_rx.v(127) " "Verilog HDL assignment warning at uart_rx.v(127): truncated value with size 32 to match size of target (6)" {  } { { "uart_rx.v" "" { Text "C:/Users/dell/Desktop/Testing Area/Fully_Uart/uart_rx.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735574827566 "|UART_BLM|uart_rx:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_rx.v(140) " "Verilog HDL assignment warning at uart_rx.v(140): truncated value with size 32 to match size of target (6)" {  } { { "uart_rx.v" "" { Text "C:/Users/dell/Desktop/Testing Area/Fully_Uart/uart_rx.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735574827566 "|UART_BLM|uart_rx:inst1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1735574828100 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735574828461 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dell/Desktop/Testing Area/Fully_Uart/output_files/UART_BLM.map.smsg " "Generated suppressed messages file C:/Users/dell/Desktop/Testing Area/Fully_Uart/output_files/UART_BLM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735574828493 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735574828587 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735574828587 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735574828634 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735574828634 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1735574828634 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735574828634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735574828665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 30 21:37:08 2024 " "Processing ended: Mon Dec 30 21:37:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735574828665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735574828665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735574828665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735574828665 ""}
