

================================================================
== Vitis HLS Report for 'conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9'
================================================================
* Date:           Thu Mar 13 13:04:01 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.362 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     3138|     3138|  31.380 us|  31.380 us|  3137|  3137|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9  |     3136|     3136|         1|          1|          1|  3136|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     206|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      99|    -|
|Register         |        -|     -|      33|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      33|     305|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |add_ln109_1_fu_120_p2         |         +|   0|  0|  19|          12|           1|
    |add_ln109_fu_138_p2           |         +|   0|  0|  14|           7|           1|
    |add_ln111_1_fu_283_p2         |         +|   0|  0|  13|           6|           1|
    |add_ln111_fu_184_p2           |         +|   0|  0|  10|           3|           1|
    |add_ln113_fu_277_p2           |         +|   0|  0|  10|           3|           1|
    |add_ln115_1_fu_266_p2         |         +|   0|  0|  17|          12|          12|
    |add_ln115_fu_234_p2           |         +|   0|  0|  18|          10|          10|
    |sub_ln113_fu_256_p2           |         -|   0|  0|  17|          12|          12|
    |sub_ln115_fu_224_p2           |         -|   0|  0|  18|          10|          10|
    |and_ln109_fu_170_p2           |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_114_p2          |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln111_fu_144_p2          |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln113_fu_164_p2          |      icmp|   0|  0|  10|           3|           2|
    |empty_fu_190_p2               |        or|   0|  0|   2|           1|           1|
    |block_out_w_i_mid2_fu_196_p3  |    select|   0|  0|   3|           1|           1|
    |select_ln109_1_fu_176_p3      |    select|   0|  0|   7|           1|           7|
    |select_ln109_fu_150_p3        |    select|   0|  0|   3|           1|           1|
    |select_ln111_1_fu_289_p3      |    select|   0|  0|   6|           1|           1|
    |select_ln111_fu_204_p3        |    select|   0|  0|   3|           1|           3|
    |xor_ln109_fu_158_p2           |       xor|   0|  0|   2|           1|           2|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0| 206|         104|          84|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_sig_allocacmp_block_out_ch_i_load    |   9|          2|    7|         14|
    |ap_sig_allocacmp_block_out_h_i_load     |   9|          2|    3|          6|
    |ap_sig_allocacmp_block_out_w_i_load     |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten40_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten53_load  |   9|          2|   12|         24|
    |block_out_ch_i_fu_64                    |   9|          2|    7|         14|
    |block_out_h_i_fu_56                     |   9|          2|    3|          6|
    |block_out_w_i_fu_52                     |   9|          2|    3|          6|
    |indvar_flatten40_fu_60                  |   9|          2|    6|         12|
    |indvar_flatten53_fu_68                  |   9|          2|   12|         24|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  99|         22|   63|        126|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   1|   0|    1|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |block_out_ch_i_fu_64    |   7|   0|    7|          0|
    |block_out_h_i_fu_56     |   3|   0|    3|          0|
    |block_out_w_i_fu_52     |   3|   0|    3|          0|
    |indvar_flatten40_fu_60  |   6|   0|    6|          0|
    |indvar_flatten53_fu_68  |  12|   0|   12|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |  33|   0|   33|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9|  return value|
|localOut_address0  |  out|   12|   ap_memory|                                                                     localOut|         array|
|localOut_ce0       |  out|    1|   ap_memory|                                                                     localOut|         array|
|localOut_we0       |  out|    1|   ap_memory|                                                                     localOut|         array|
|localOut_d0        |  out|   32|   ap_memory|                                                                     localOut|         array|
+-------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

