
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Sat Mar  4 20:05:17 2023
Host:		ieng6-ece-06.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ../syn/fullchip.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell fullchip
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sat Mar  4 20:06:36 2023
viaInitial ends at Sat Mar  4 20:06:36 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=37.0M, fe_cpu=0.44min, fe_real=1.37min, fe_mem=741.1M) ***
#% Begin Load netlist data ... (date=03/04 20:06:39, mem=510.9M)
*** Begin netlist parsing (mem=741.1M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../syn/fullchip.out.v'

*** Memory Usage v#1 (Current mem = 751.113M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=751.1M) ***
#% End Load netlist data ... (date=03/04 20:06:39, total cpu=0:00:00.3, real=0:00:00.0, peak res=538.9M, current mem=538.9M)
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1658 modules.
** info: there are 32283 stdCell insts.

*** Memory Usage v#1 (Current mem = 826.539M, initial mem = 283.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../syn/constraints/fullchip.sdc' ...
Current (total cpu=0:00:27.9, real=0:01:24, peak res=770.9M, current mem=770.9M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../syn/constraints/fullchip.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ../syn/constraints/fullchip.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=788.8M, current mem=788.8M)
Current (total cpu=0:00:28.0, real=0:01:24, peak res=788.8M, current mem=788.8M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 1634 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1130.59 CPU=0:00:00.3 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1135.52)
Total number of fetched objects 33992
End delay calculation. (MEM=1282.43 CPU=0:00:03.7 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1255.36 CPU=0:00:04.8 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.4 real=0:00:07.0 totSessionCpu=0:00:45.6 mem=1255.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.046  | -0.046  |  0.000  |
|           TNS (ns):| -51.072 | -51.072 |  0.000  |
|    Violating Paths:|  1879   |  1879   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

Density: 49.999%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 8.84 sec
Total Real time: 9.0 sec
Total Memory Usage: 1185.832031 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
32283 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
32283 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
#% Begin addRing (date=03/04 20:08:58, mem=888.8M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1185.8M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=03/04 20:08:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=890.9M, current mem=890.9M)
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -number_of_sets 2 -spacing 6 -layer M4 -width 2 -nets { VSS VDD }
#% Begin addStripe (date=03/04 20:08:58, mem=890.9M)

Initialize fgc environment(mem: 1185.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1185.8M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1185.8M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1185.8M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1185.8M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 4 wires.
ViaGen created 24 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |        8       |        0       |
|  VIA2  |        8       |        0       |
|  VIA3  |        8       |        0       |
|   M4   |        4       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/04 20:08:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=891.8M, current mem=891.8M)
<CMD> sroute
#% Begin sroute (date=03/04 20:08:58, mem=891.8M)
*** Begin SPECIAL ROUTE on Sat Mar  4 20:08:58 2023 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi23/anijhawan/project/project/Part_1/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-06.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2224.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 130 used
Read in 130 components
  130 core components: 130 unplaced, 0 placed, 0 fixed
Read in 258 logical pins
Read in 258 nets
Read in 2 special nets, 2 routed
Read in 260 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 612
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 306
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2242.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 918 wires.
ViaGen created 2448 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       918      |       NA       |
|  VIA1  |      1224      |        0       |
|  VIA2  |       612      |        0       |
|  VIA3  |       612      |        0       |
+--------+----------------+----------------+
#% End sroute (date=03/04 20:08:58, total cpu=0:00:00.7, real=0:00:00.0, peak res=905.0M, current mem=905.0M)
<CMD> fit
<CMD> zoomBox -138.25050 339.09300 503.81000 575.15150
<CMD> zoomBox -18.51750 442.58000 316.64250 565.80400
<CMD> zoomBox 32.61750 495.02300 207.57400 559.34700
<CMD> zoomBox 46.56550 520.06900 137.89400 553.64650
<CMD> zoomBox 53.93500 533.26950 101.61000 550.79750
<CMD> zoomBox 61.75000 542.20600 79.73150 548.81700
<CMD> zoomBox 49.11050 527.75650 115.10450 552.01950
<CMD> zoomBox -21.75750 446.73750 313.45250 569.98000
<CMD> zoomBox -259.29050 177.40500 970.88400 629.68800
<CMD> zoomBox 139.39950 356.06900 781.55950 592.16400
<CMD> zoomBox 392.60650 486.29800 634.79800 575.34150
<CMD> zoomBox 437.63950 508.66800 612.62300 573.00200
<CMD> zoomBox 470.17550 524.83050 596.60150 571.31200
<CMD> zoomBox 414.93650 488.89950 657.12900 577.94350
<CMD> zoomBox 224.08600 364.76000 866.25100 600.85700
<CMD> zoomBox -56.49300 182.25550 1173.69300 634.54300
<CMD> zoomBox -19.69250 421.86350 444.27200 592.44350
<CMD> zoomBox -1.03850 505.26650 173.94600 569.60100
<CMD> zoomBox 4.96400 529.58850 96.30850 563.17200
<CMD> zoomBox 10.49100 546.62750 44.94200 559.29350
<CMD> zoomBox 7.08100 537.06450 73.08000 561.32950
<CMD> zoomBox -4.93450 504.02550 170.06150 568.36400
<CMD> zoomBox 5.02300 536.74750 71.02500 561.01350
<CMD> zoomBox -0.35200 518.90950 126.08750 565.39600
<CMD> zoomBox -17.73350 420.98950 446.28500 591.58950
<CMD> zoomBox -28.07350 368.90550 614.16800 605.03050
<CMD> zoomBox -451.22200 -120.01050 1905.71350 746.53500
<CMD> zoomBox -3175.25100 -2818.30200 8796.52850 1583.21500
<CMD> fit
<CMD> zoomBox -327.25050 35.61150 902.73300 487.82450
<CMD> zoomBox -155.47650 81.89650 733.18700 408.62050
<CMD> zoomBox -565.00050 -28.45050 1137.39950 597.45000
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> zoomBox -43.67300 302.95400 598.38650 539.01200
<CMD> zoomBox 107.21750 398.87400 442.37700 522.09800
<CMD> zoomBox 185.98300 448.94500 360.93900 513.26900
<CMD> zoomBox 227.09850 475.08200 318.42800 508.66000
<CMD> zoomBox 260.19550 495.17350 285.08550 504.32450
<CMD> zoomBox 267.92950 499.91750 277.31750 503.36900
<CMD> selectWire 10.0000 503.0350 562.4000 503.3650 1 VDD
<CMD> setLayerPreference M1 -isVisible 0
<CMD> setLayerPreference M1 -isVisible 1
<CMD> setLayerPreference M1 -isVisible 0
<CMD> setLayerPreference M1 -isVisible 1
<CMD> setLayerPreference M4 -isVisible 0
<CMD> setLayerPreference M4 -isVisible 1
<CMD> fit
<CMD> setLayerPreference M4 -isVisible 0
<CMD> setLayerPreference M4 -isVisible 1
<CMD> zoomBox 112.77500 328.70100 754.83450 564.75900
<CMD> zoomBox 321.65850 424.39850 656.81800 547.62250
<CMD> zoomBox 433.30150 473.07550 608.25750 537.39950
<CMD> zoomBox 496.12750 496.78700 587.45700 530.36500
<CMD> fit
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
<CMD> timeDesign -preplace -prefix preplace
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1252)
Total number of fetched objects 33992
End delay calculation. (MEM=1311.21 CPU=0:00:03.7 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1311.21 CPU=0:00:04.7 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:02:14 mem=1311.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.046  | -0.046  |  0.000  |
|           TNS (ns):| -51.072 | -51.072 |  0.000  |
|    Violating Paths:|  1879   |  1879   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

Density: 49.999%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 8.12 sec
Total Real time: 8.0 sec
Total Memory Usage: 1234.683594 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
#% Begin addRing (date=03/04 20:16:43, mem=950.5M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
Ring generation is complete.
#% End addRing (date=03/04 20:16:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=950.5M, current mem=950.5M)
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -number_of_sets 20 -spacing 6 -layer M4 -width 2 -nets { VSS VDD }
#% Begin addStripe (date=03/04 20:16:43, mem=950.5M)

Initialize fgc environment(mem: 1234.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1234.7M)
**WARN: (IMPPP-170):	The power planner failed to create a wire at (11.000000, 6.000000) (11.000000, 563.000000) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (19.000000, 1.000000) (19.000000, 568.000000) because same wire already exists.
Stripe generation is complete.
vias are now being generated.
addStripe created 38 wires.
ViaGen created 17670 vias, deleted 930 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |      5890      |       310      |
|  VIA2  |      5890      |       310      |
|  VIA3  |      5890      |       310      |
|   M4   |       38       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/04 20:16:44, total cpu=0:00:00.6, real=0:00:01.0, peak res=952.1M, current mem=952.1M)
<CMD> sroute
#% Begin sroute (date=03/04 20:16:44, mem=952.1M)
*** Begin SPECIAL ROUTE on Sat Mar  4 20:16:44 2023 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi23/anijhawan/project/project/Part_1/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-06.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2280.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 130 used
Read in 130 components
  130 core components: 130 unplaced, 0 placed, 0 fixed
Read in 258 logical pins
Read in 258 nets
Read in 2 special nets, 2 routed
Read in 260 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2285.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 0 wire.
ViaGen created 0 via, deleted 0 via to avoid violation.
#% End sroute (date=03/04 20:16:44, total cpu=0:00:00.4, real=0:00:00.0, peak res=956.6M, current mem=956.6M)
<CMD> deselectAll
<CMD> zoomBox -137.77450 107.27100 750.88900 433.99500
<CMD> zoomBox 152.82350 199.58850 487.98450 322.81300
<CMD> zoomBox 237.97900 228.98050 412.93550 293.30450
<CMD> zoomBox 282.36950 244.38350 373.69900 277.96150
<CMD> zoomBox 237.97600 228.97950 412.93650 293.30500
<CMD> zoomBox 85.22800 175.96850 549.13150 346.52600
<CMD> zoomBox -319.78000 35.41000 910.24850 487.63950
<CMD> zoomBox 17.04050 155.39450 659.12550 391.46200
<CMD> zoomBox 119.11500 191.83100 583.02200 362.39000
<CMD> zoomBox 246.14700 237.17650 488.31100 326.21000
<CMD> zoomBox 312.45900 260.84700 438.87100 307.32350
<CMD> zoomBox 192.85800 218.15450 528.04050 341.38700
<CMD> zoomBox 17.02800 155.39000 659.13400 391.46500
<CMD> zoomBox -319.80600 35.15300 910.26750 487.39900
<CMD> zoomBox 115.47900 162.99650 757.58500 399.07150
<CMD> zoomBox 333.15050 225.31500 668.33450 348.54800
<CMD> zoomBox 477.76100 264.22250 604.17650 310.70000
<CMD> zoomBox 532.21850 278.89650 579.89650 296.42550
<CMD> zoomBox 547.04150 283.11000 571.93150 292.26100
<CMD> zoomBox 554.72500 285.37700 567.71800 290.15400
<CMD> zoomBox 540.89050 281.25300 575.34400 293.92000
<CMD> zoomBox 504.20750 270.31800 595.56300 303.90550
<CMD> zoomBox 406.94450 241.32500 649.17250 330.38200
<CMD> zoomBox 263.95200 198.70050 727.98700 369.30650
<CMD> zoomBox -9.97500 117.04600 878.97050 443.87350
<CMD> zoomBox -534.73300 -39.37850 1168.20750 586.72050
<CMD> zoomBox 120.59500 159.83450 762.85850 395.96750
<CMD> zoomBox 323.18200 199.23850 658.44800 322.50150
<CMD> zoomBox 472.79150 226.94900 599.23950 273.43850
<CMD> zoomBox 529.61800 237.91400 577.30850 255.44800
<CMD> zoomBox 550.04150 243.85850 568.02950 250.47200
<CMD> zoomBox 557.77600 246.12500 564.56100 248.61950
<CMD> zoomBox 548.50750 243.38900 566.50050 250.00450
<CMD> zoomBox 523.96050 236.19100 571.67200 253.73250
<CMD> zoomBox 487.87400 225.60900 579.27600 259.21350
<CMD> zoomBox 522.68350 235.40650 570.39650 252.94850
<CMD> zoomBox 546.25950 242.21600 564.25450 248.83200
<CMD> zoomBox 540.86150 240.23650 565.76800 249.39350
<CMD> zoomBox 522.68350 233.90250 570.39900 251.44550
<CMD> zoomBox 507.06700 229.41050 573.11000 253.69150
<CMD> selectWire 560.4000 1.0000 562.4000 568.0000 4 VDD
<CMD> setLayerPreference M2 -isVisible 0
<CMD> setLayerPreference M2 -isVisible 1
<CMD> setLayerPreference M4 -isVisible 0
<CMD> setLayerPreference M4 -isVisible 1
<CMD> setLayerPreference M4 -isVisible 0
<CMD> setLayerPreference M4 -isVisible 1
<CMD> zoomBox 467.91600 204.02200 643.02700 268.40300
<CMD> fit
<CMD> deselectAll
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.8 -start 0.0 0.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:01.1 real = 0:00:01.0, mem = 1271.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 0 -layer 1 -spreadType start -spacing 0.8 -offsetStart 25 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1272.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox -292.96800 4.59500 595.69550 331.31900
<CMD> zoomBox -150.96700 21.84450 312.92250 192.39700
<CMD> zoomBox -38.14750 35.54850 88.25900 82.02300
<CMD> zoomBox -13.14200 45.99650 21.30450 58.66100
<CMD> zoomBox -23.02450 42.19900 42.96550 66.46050
<CMD> zoomBox -57.16550 29.08000 117.80550 93.40950
<CMD> zoomBox -107.35850 9.79300 227.83400 133.02900
<CMD> zoomBox -201.28550 -34.27700 440.83900 201.80500
<CMD> zoomBox -276.75900 -69.68900 611.99550 257.06850
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 0 -layer 1 -spreadType start -spacing 2.0 -offsetStart 25 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1273.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox -144.29350 -23.96700 319.64350 146.60300
<CMD> zoomBox -75.46700 0.31500 166.71200 89.35400
<CMD> zoomBox -54.60950 7.67350 120.36550 72.00450
<CMD> zoomBox -20.78650 19.60650 45.20700 43.86950
<CMD> zoomBox -54.61450 7.67150 120.36900 72.00550
<CMD> zoomBox -144.30550 -23.97200 319.65900 146.60800
<CMD> zoomBox -276.16550 -70.49250 612.64550 256.28550
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 1.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 0 -layer 1 -spreadType start -spacing 2.0 -offsetStart 25 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1274.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 1.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 0 -layer 1 -spreadType start -spacing 2.0 -offsetStart 25 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1274.4M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox -111.38600 -15.09300 223.82950 108.15150
<CMD> zoomBox -45.00150 7.87400 81.42700 54.35650
<CMD> zoomBox -25.23750 14.92900 40.76000 39.19350
<CMD> zoomBox -10.34600 20.81950 14.54700 29.97150
<CMD> zoomBox -26.04850 15.19650 39.95600 39.46350
<CMD> zoomBox -45.33900 6.71900 81.10750 53.20800
<CMD> zoomBox -114.39300 -23.41650 220.87950 99.84900
<CMD> zoomBox -27.79800 13.84550 63.56150 47.43450
<CMD> zoomBox -12.25000 19.67200 35.44100 37.20600
<CMD> zoomBox -4.52400 22.46650 13.46350 29.07950
<CMD> zoomBox -2.23600 23.40700 7.15450 26.85950
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 1.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 0 -layer 1 -spreadType start -spacing 2.0 -offsetStart 25 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1275.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox -4.98150 22.27850 13.01000 28.89300
<CMD> zoomBox -2.22000 23.59600 7.17300 27.04950
<CMD> zoomBox -5.16850 20.37800 19.73900 29.53550
<CMD> zoomBox -12.08950 11.69750 53.95350 35.97850
<CMD> zoomBox -30.44000 -11.31950 144.67250 53.06200
<CMD> zoomBox -79.09500 -72.34650 385.21350 98.36000
<CMD> zoomBox -208.09950 -234.15750 1023.00200 218.46650
<CMD> zoomBox -472.01450 -538.33950 1886.39100 328.74650
<CMD> zoomBox -971.58000 -1097.41400 3546.38700 563.65150
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 1.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 0 -layer 1 -spreadType center -spacing 2.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1274.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox -3035.93100 -3127.07550 8943.31700 1277.18750
<CMD> fit
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 1.2 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 3 -layer 1 -spreadType center -spacing 2.0 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
Selected [175] pin for spreading. Could not spread (173 out of 175) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pins are not spread:
  pmem_out[0]
  pmem_out[1]
  pmem_out[2]
  pmem_out[3]
  pmem_out[4]
  pmem_out[5]
  pmem_out[6]
  pmem_out[7]
  pmem_out[8]
  pmem_out[9]
  pmem_out[10]
  pmem_out[11]
  pmem_out[12]
  pmem_out[13]
  pmem_out[14]
  pmem_out[15]
  pmem_out[16]
  pmem_out[17]
  pmem_out[18]
  pmem_out[19]
  pmem_out[20]
  pmem_out[21]
  pmem_out[22]
  pmem_out[23]
  pmem_out[24]
  pmem_out[25]
  pmem_out[26]
  pmem_out[27]
  pmem_out[28]
  pmem_out[29]
  pmem_out[30]
  pmem_out[31]
  pmem_out[32]
  pmem_out[33]
  pmem_out[34]
  pmem_out[35]
  pmem_out[36]
  pmem_out[37]
  pmem_out[38]
  pmem_out[39]
  pmem_out[40]
  pmem_out[41]
  pmem_out[42]
  pmem_out[43]
  pmem_out[44]
  pmem_out[45]
  pmem_out[46]
  pmem_out[47]
  pmem_out[48]
  pmem_out[49]
  pmem_out[50]
  pmem_out[51]
  pmem_out[52]
  pmem_out[53]
  pmem_out[54]
  pmem_out[55]
  pmem_out[56]
  pmem_out[57]
  pmem_out[58]
  pmem_out[59]
  pmem_out[60]
  pmem_out[61]
  pmem_out[62]
  pmem_out[63]
  pmem_out[64]
  pmem_out[65]
  pmem_out[66]
  pmem_out[67]
  pmem_out[68]
  pmem_out[69]
  pmem_out[70]
  pmem_out[71]
  pmem_out[72]
  pmem_out[73]
  pmem_out[74]
  pmem_out[75]
  pmem_out[76]
  pmem_out[77]
  pmem_out[78]
  pmem_out[79]
  pmem_out[80]
  pmem_out[81]
  pmem_out[82]
  pmem_out[83]
  pmem_out[84]
  pmem_out[85]
  pmem_out[86]
  pmem_out[89]
  pmem_out[90]
  pmem_out[91]
  pmem_out[92]
  pmem_out[93]
  pmem_out[94]
  pmem_out[95]
  pmem_out[96]
  pmem_out[97]
  pmem_out[98]
  pmem_out[99]
  pmem_out[100]
  pmem_out[101]
  pmem_out[102]
  pmem_out[103]
  pmem_out[104]
  pmem_out[105]
  pmem_out[106]
  pmem_out[107]
  pmem_out[108]
  pmem_out[109]
  pmem_out[110]
  pmem_out[111]
  pmem_out[112]
  pmem_out[113]
  pmem_out[114]
  pmem_out[115]
  pmem_out[116]
  pmem_out[117]
  pmem_out[118]
  pmem_out[119]
  pmem_out[120]
  pmem_out[121]
  pmem_out[122]
  pmem_out[123]
  pmem_out[124]
  pmem_out[125]
  pmem_out[126]
  pmem_out[127]
  pmem_out[128]
  pmem_out[129]
  pmem_out[130]
  pmem_out[131]
  pmem_out[132]
  pmem_out[133]
  pmem_out[134]
  pmem_out[135]
  pmem_out[136]
  pmem_out[137]
  pmem_out[138]
  pmem_out[139]
  pmem_out[140]
  pmem_out[141]
  pmem_out[142]
  pmem_out[143]
  pmem_out[144]
  pmem_out[145]
  pmem_out[146]
  pmem_out[147]
  pmem_out[148]
  pmem_out[149]
  pmem_out[150]
  pmem_out[151]
  sum_out[0]
  sum_out[1]
  sum_out[2]
  sum_out[3]
  sum_out[4]
  sum_out[5]
  sum_out[6]
  sum_out[7]
  sum_out[8]
  sum_out[9]
  sum_out[10]
  sum_out[11]
  sum_out[12]
  sum_out[13]
  sum_out[14]
  sum_out[15]
  sum_out[16]
  sum_out[17]
  sum_out[18]
  sum_out[19]
  sum_out[20]
  sum_out[21]
  sum_out[22]
editPin : finished (cpu = 0:00:05.3 real = 0:00:05.0, mem = 1274.4M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 1.2 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 3 -layer 1 -spreadType center -spacing 2.0 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
Selected [175] pin for spreading. Could not spread (173 out of 175) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pins are not spread:
  pmem_out[0]
  pmem_out[1]
  pmem_out[2]
  pmem_out[3]
  pmem_out[4]
  pmem_out[5]
  pmem_out[6]
  pmem_out[7]
  pmem_out[8]
  pmem_out[9]
  pmem_out[10]
  pmem_out[11]
  pmem_out[12]
  pmem_out[13]
  pmem_out[14]
  pmem_out[15]
  pmem_out[16]
  pmem_out[17]
  pmem_out[18]
  pmem_out[19]
  pmem_out[20]
  pmem_out[21]
  pmem_out[22]
  pmem_out[23]
  pmem_out[24]
  pmem_out[25]
  pmem_out[26]
  pmem_out[27]
  pmem_out[28]
  pmem_out[29]
  pmem_out[30]
  pmem_out[31]
  pmem_out[32]
  pmem_out[33]
  pmem_out[34]
  pmem_out[35]
  pmem_out[36]
  pmem_out[37]
  pmem_out[38]
  pmem_out[39]
  pmem_out[40]
  pmem_out[41]
  pmem_out[42]
  pmem_out[43]
  pmem_out[44]
  pmem_out[45]
  pmem_out[46]
  pmem_out[47]
  pmem_out[48]
  pmem_out[49]
  pmem_out[50]
  pmem_out[51]
  pmem_out[52]
  pmem_out[53]
  pmem_out[54]
  pmem_out[55]
  pmem_out[56]
  pmem_out[57]
  pmem_out[58]
  pmem_out[59]
  pmem_out[60]
  pmem_out[61]
  pmem_out[62]
  pmem_out[63]
  pmem_out[64]
  pmem_out[65]
  pmem_out[66]
  pmem_out[67]
  pmem_out[68]
  pmem_out[69]
  pmem_out[70]
  pmem_out[71]
  pmem_out[72]
  pmem_out[73]
  pmem_out[74]
  pmem_out[75]
  pmem_out[76]
  pmem_out[77]
  pmem_out[78]
  pmem_out[79]
  pmem_out[80]
  pmem_out[81]
  pmem_out[82]
  pmem_out[83]
  pmem_out[84]
  pmem_out[85]
  pmem_out[86]
  pmem_out[89]
  pmem_out[90]
  pmem_out[91]
  pmem_out[92]
  pmem_out[93]
  pmem_out[94]
  pmem_out[95]
  pmem_out[96]
  pmem_out[97]
  pmem_out[98]
  pmem_out[99]
  pmem_out[100]
  pmem_out[101]
  pmem_out[102]
  pmem_out[103]
  pmem_out[104]
  pmem_out[105]
  pmem_out[106]
  pmem_out[107]
  pmem_out[108]
  pmem_out[109]
  pmem_out[110]
  pmem_out[111]
  pmem_out[112]
  pmem_out[113]
  pmem_out[114]
  pmem_out[115]
  pmem_out[116]
  pmem_out[117]
  pmem_out[118]
  pmem_out[119]
  pmem_out[120]
  pmem_out[121]
  pmem_out[122]
  pmem_out[123]
  pmem_out[124]
  pmem_out[125]
  pmem_out[126]
  pmem_out[127]
  pmem_out[128]
  pmem_out[129]
  pmem_out[130]
  pmem_out[131]
  pmem_out[132]
  pmem_out[133]
  pmem_out[134]
  pmem_out[135]
  pmem_out[136]
  pmem_out[137]
  pmem_out[138]
  pmem_out[139]
  pmem_out[140]
  pmem_out[141]
  pmem_out[142]
  pmem_out[143]
  pmem_out[144]
  pmem_out[145]
  pmem_out[146]
  pmem_out[147]
  pmem_out[148]
  pmem_out[149]
  pmem_out[150]
  pmem_out[151]
  sum_out[0]
  sum_out[1]
  sum_out[2]
  sum_out[3]
  sum_out[4]
  sum_out[5]
  sum_out[6]
  sum_out[7]
  sum_out[8]
  sum_out[9]
  sum_out[10]
  sum_out[11]
  sum_out[12]
  sum_out[13]
  sum_out[14]
  sum_out[15]
  sum_out[16]
  sum_out[17]
  sum_out[18]
  sum_out[19]
  sum_out[20]
  sum_out[21]
  sum_out[22]
editPin : finished (cpu = 0:00:05.2 real = 0:00:05.0, mem = 1273.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 1.2 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 3 -layer 1 -spreadType center -spacing 0.6 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
Selected [175] pin for spreading. Could not spread (171 out of 175) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pins are not spread:
  pmem_out[0]
  pmem_out[1]
  pmem_out[2]
  pmem_out[3]
  pmem_out[4]
  pmem_out[5]
  pmem_out[6]
  pmem_out[7]
  pmem_out[8]
  pmem_out[9]
  pmem_out[10]
  pmem_out[11]
  pmem_out[12]
  pmem_out[13]
  pmem_out[14]
  pmem_out[15]
  pmem_out[16]
  pmem_out[17]
  pmem_out[18]
  pmem_out[19]
  pmem_out[20]
  pmem_out[21]
  pmem_out[22]
  pmem_out[23]
  pmem_out[24]
  pmem_out[25]
  pmem_out[26]
  pmem_out[27]
  pmem_out[28]
  pmem_out[29]
  pmem_out[30]
  pmem_out[31]
  pmem_out[32]
  pmem_out[33]
  pmem_out[34]
  pmem_out[35]
  pmem_out[36]
  pmem_out[37]
  pmem_out[38]
  pmem_out[39]
  pmem_out[40]
  pmem_out[41]
  pmem_out[42]
  pmem_out[43]
  pmem_out[44]
  pmem_out[45]
  pmem_out[46]
  pmem_out[47]
  pmem_out[48]
  pmem_out[49]
  pmem_out[50]
  pmem_out[51]
  pmem_out[52]
  pmem_out[53]
  pmem_out[54]
  pmem_out[55]
  pmem_out[56]
  pmem_out[57]
  pmem_out[58]
  pmem_out[59]
  pmem_out[60]
  pmem_out[61]
  pmem_out[62]
  pmem_out[63]
  pmem_out[64]
  pmem_out[65]
  pmem_out[66]
  pmem_out[67]
  pmem_out[68]
  pmem_out[69]
  pmem_out[70]
  pmem_out[71]
  pmem_out[72]
  pmem_out[73]
  pmem_out[74]
  pmem_out[75]
  pmem_out[76]
  pmem_out[77]
  pmem_out[78]
  pmem_out[79]
  pmem_out[80]
  pmem_out[81]
  pmem_out[82]
  pmem_out[83]
  pmem_out[84]
  pmem_out[85]
  pmem_out[90]
  pmem_out[91]
  pmem_out[92]
  pmem_out[93]
  pmem_out[94]
  pmem_out[95]
  pmem_out[96]
  pmem_out[97]
  pmem_out[98]
  pmem_out[99]
  pmem_out[100]
  pmem_out[101]
  pmem_out[102]
  pmem_out[103]
  pmem_out[104]
  pmem_out[105]
  pmem_out[106]
  pmem_out[107]
  pmem_out[108]
  pmem_out[109]
  pmem_out[110]
  pmem_out[111]
  pmem_out[112]
  pmem_out[113]
  pmem_out[114]
  pmem_out[115]
  pmem_out[116]
  pmem_out[117]
  pmem_out[118]
  pmem_out[119]
  pmem_out[120]
  pmem_out[121]
  pmem_out[122]
  pmem_out[123]
  pmem_out[124]
  pmem_out[125]
  pmem_out[126]
  pmem_out[127]
  pmem_out[128]
  pmem_out[129]
  pmem_out[130]
  pmem_out[131]
  pmem_out[132]
  pmem_out[133]
  pmem_out[134]
  pmem_out[135]
  pmem_out[136]
  pmem_out[137]
  pmem_out[138]
  pmem_out[139]
  pmem_out[140]
  pmem_out[141]
  pmem_out[142]
  pmem_out[143]
  pmem_out[144]
  pmem_out[145]
  pmem_out[146]
  pmem_out[147]
  pmem_out[148]
  pmem_out[149]
  pmem_out[150]
  pmem_out[151]
  sum_out[0]
  sum_out[1]
  sum_out[2]
  sum_out[3]
  sum_out[4]
  sum_out[5]
  sum_out[6]
  sum_out[7]
  sum_out[8]
  sum_out[9]
  sum_out[10]
  sum_out[11]
  sum_out[12]
  sum_out[13]
  sum_out[14]
  sum_out[15]
  sum_out[16]
  sum_out[17]
  sum_out[18]
  sum_out[19]
  sum_out[20]
  sum_out[21]
  sum_out[22]
editPin : finished (cpu = 0:00:07.0 real = 0:00:07.0, mem = 1275.1M).
<CMD> setPinAssignMode -pinEditInBatch false
**ERROR: (IMPSYT-16269):	Need to specify 'start location'.
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 1.2 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 3 -layer 1 -spreadType start -spacing 0.6 -offsetStart 25 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
Selected [175] pin for spreading. Could not spread (173 out of 175) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pins are not spread:
  pmem_out[2]
  pmem_out[3]
  pmem_out[4]
  pmem_out[5]
  pmem_out[6]
  pmem_out[7]
  pmem_out[8]
  pmem_out[9]
  pmem_out[10]
  pmem_out[11]
  pmem_out[12]
  pmem_out[13]
  pmem_out[14]
  pmem_out[15]
  pmem_out[16]
  pmem_out[17]
  pmem_out[18]
  pmem_out[19]
  pmem_out[20]
  pmem_out[21]
  pmem_out[22]
  pmem_out[23]
  pmem_out[24]
  pmem_out[25]
  pmem_out[26]
  pmem_out[27]
  pmem_out[28]
  pmem_out[29]
  pmem_out[30]
  pmem_out[31]
  pmem_out[32]
  pmem_out[33]
  pmem_out[34]
  pmem_out[35]
  pmem_out[36]
  pmem_out[37]
  pmem_out[38]
  pmem_out[39]
  pmem_out[40]
  pmem_out[41]
  pmem_out[42]
  pmem_out[43]
  pmem_out[44]
  pmem_out[45]
  pmem_out[46]
  pmem_out[47]
  pmem_out[48]
  pmem_out[49]
  pmem_out[50]
  pmem_out[51]
  pmem_out[52]
  pmem_out[53]
  pmem_out[54]
  pmem_out[55]
  pmem_out[56]
  pmem_out[57]
  pmem_out[58]
  pmem_out[59]
  pmem_out[60]
  pmem_out[61]
  pmem_out[62]
  pmem_out[63]
  pmem_out[64]
  pmem_out[65]
  pmem_out[66]
  pmem_out[67]
  pmem_out[68]
  pmem_out[69]
  pmem_out[70]
  pmem_out[71]
  pmem_out[72]
  pmem_out[73]
  pmem_out[74]
  pmem_out[75]
  pmem_out[76]
  pmem_out[77]
  pmem_out[78]
  pmem_out[79]
  pmem_out[80]
  pmem_out[81]
  pmem_out[82]
  pmem_out[83]
  pmem_out[84]
  pmem_out[85]
  pmem_out[86]
  pmem_out[87]
  pmem_out[88]
  pmem_out[89]
  pmem_out[90]
  pmem_out[91]
  pmem_out[92]
  pmem_out[93]
  pmem_out[94]
  pmem_out[95]
  pmem_out[96]
  pmem_out[97]
  pmem_out[98]
  pmem_out[99]
  pmem_out[100]
  pmem_out[101]
  pmem_out[102]
  pmem_out[103]
  pmem_out[104]
  pmem_out[105]
  pmem_out[106]
  pmem_out[107]
  pmem_out[108]
  pmem_out[109]
  pmem_out[110]
  pmem_out[111]
  pmem_out[112]
  pmem_out[113]
  pmem_out[114]
  pmem_out[115]
  pmem_out[116]
  pmem_out[117]
  pmem_out[118]
  pmem_out[119]
  pmem_out[120]
  pmem_out[121]
  pmem_out[122]
  pmem_out[123]
  pmem_out[124]
  pmem_out[125]
  pmem_out[126]
  pmem_out[127]
  pmem_out[128]
  pmem_out[129]
  pmem_out[130]
  pmem_out[131]
  pmem_out[132]
  pmem_out[133]
  pmem_out[134]
  pmem_out[135]
  pmem_out[136]
  pmem_out[137]
  pmem_out[138]
  pmem_out[139]
  pmem_out[140]
  pmem_out[141]
  pmem_out[142]
  pmem_out[143]
  pmem_out[144]
  pmem_out[145]
  pmem_out[146]
  pmem_out[147]
  pmem_out[148]
  pmem_out[149]
  pmem_out[150]
  pmem_out[151]
  sum_out[0]
  sum_out[1]
  sum_out[2]
  sum_out[3]
  sum_out[4]
  sum_out[5]
  sum_out[6]
  sum_out[7]
  sum_out[8]
  sum_out[9]
  sum_out[10]
  sum_out[11]
  sum_out[12]
  sum_out[13]
  sum_out[14]
  sum_out[15]
  sum_out[16]
  sum_out[17]
  sum_out[18]
  sum_out[19]
  sum_out[20]
  sum_out[21]
  sum_out[22]
editPin : finished (cpu = 0:00:13.2 real = 0:00:13.0, mem = 1275.4M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox -359.79550 -22.28400 870.18800 429.92900
<CMD> zoomBox -150.64050 -13.96350 491.41850 222.09450
<CMD> zoomBox -41.36750 -5.95250 293.79200 117.27150
<CMD> zoomBox 4.23950 4.36800 179.19550 68.69200
<CMD> zoomBox -42.81200 -7.50150 292.35100 115.72400
<CMD> zoomBox -18.18450 -3.96800 156.77450 60.35700
<CMD> zoomBox -4.90450 -0.67750 86.42650 32.90100
<CMD> zoomBox -39.41350 -6.92450 135.54950 57.40200
<CMD> zoomBox -16.64200 -4.17000 74.69000 29.40900
<CMD> zoomBox -2.72150 -2.45950 31.72400 10.20450
<CMD> zoomBox 0.04750 -1.99150 18.02900 4.61950
<CMD> zoomBox -3.06000 -3.75550 31.38900 8.91000
<CMD> zoomBox -12.50850 -7.55350 53.48700 16.71050
<CMD> zoomBox -7.42300 -4.03250 27.02900 8.63400
<CMD> zoomBox -3.18800 -2.39500 9.80800 2.38300
<CMD> zoomBox -1.44250 -1.54850 3.46000 0.25400
<CMD> zoomBox -3.49850 -2.90550 9.50150 1.87400
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 1.2 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 2 -layer 1 -spreadType center -spacing 0.6 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
Successfully spread [175] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1276.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox -40.33650 -17.07250 25.70150 7.20700
<CMD> zoomBox -415.48250 -191.93050 227.11650 44.32600
<CMD> zoomBox -2099.86650 -980.54400 1164.14350 219.49450
<CMD> zoomBox -10567.87350 -4913.73100 6011.28050 1181.72300
<CMD> zoomBox -1491.56250 -882.77950 1772.45050 317.26000
<CMD> zoomBox -112.00800 -243.74400 1119.01450 208.85100
<CMD> zoomBox -2040.14750 -1220.92200 2477.53000 440.03700
<CMD> fit
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 1.2 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 3 -layer 1 -spreadType center -spacing 0.6 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
Selected [175] pin for spreading. Could not spread (171 out of 175) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pins are not spread:
  pmem_out[0]
  pmem_out[1]
  pmem_out[2]
  pmem_out[3]
  pmem_out[4]
  pmem_out[5]
  pmem_out[6]
  pmem_out[7]
  pmem_out[8]
  pmem_out[9]
  pmem_out[10]
  pmem_out[11]
  pmem_out[12]
  pmem_out[13]
  pmem_out[14]
  pmem_out[15]
  pmem_out[16]
  pmem_out[17]
  pmem_out[18]
  pmem_out[19]
  pmem_out[20]
  pmem_out[21]
  pmem_out[22]
  pmem_out[23]
  pmem_out[24]
  pmem_out[25]
  pmem_out[26]
  pmem_out[27]
  pmem_out[28]
  pmem_out[29]
  pmem_out[30]
  pmem_out[31]
  pmem_out[32]
  pmem_out[33]
  pmem_out[34]
  pmem_out[35]
  pmem_out[36]
  pmem_out[37]
  pmem_out[38]
  pmem_out[39]
  pmem_out[40]
  pmem_out[41]
  pmem_out[42]
  pmem_out[43]
  pmem_out[44]
  pmem_out[45]
  pmem_out[46]
  pmem_out[47]
  pmem_out[48]
  pmem_out[49]
  pmem_out[50]
  pmem_out[51]
  pmem_out[52]
  pmem_out[53]
  pmem_out[54]
  pmem_out[55]
  pmem_out[56]
  pmem_out[57]
  pmem_out[58]
  pmem_out[59]
  pmem_out[60]
  pmem_out[61]
  pmem_out[62]
  pmem_out[63]
  pmem_out[64]
  pmem_out[65]
  pmem_out[66]
  pmem_out[67]
  pmem_out[68]
  pmem_out[69]
  pmem_out[70]
  pmem_out[71]
  pmem_out[72]
  pmem_out[73]
  pmem_out[74]
  pmem_out[75]
  pmem_out[76]
  pmem_out[77]
  pmem_out[78]
  pmem_out[79]
  pmem_out[80]
  pmem_out[81]
  pmem_out[82]
  pmem_out[83]
  pmem_out[84]
  pmem_out[85]
  pmem_out[90]
  pmem_out[91]
  pmem_out[92]
  pmem_out[93]
  pmem_out[94]
  pmem_out[95]
  pmem_out[96]
  pmem_out[97]
  pmem_out[98]
  pmem_out[99]
  pmem_out[100]
  pmem_out[101]
  pmem_out[102]
  pmem_out[103]
  pmem_out[104]
  pmem_out[105]
  pmem_out[106]
  pmem_out[107]
  pmem_out[108]
  pmem_out[109]
  pmem_out[110]
  pmem_out[111]
  pmem_out[112]
  pmem_out[113]
  pmem_out[114]
  pmem_out[115]
  pmem_out[116]
  pmem_out[117]
  pmem_out[118]
  pmem_out[119]
  pmem_out[120]
  pmem_out[121]
  pmem_out[122]
  pmem_out[123]
  pmem_out[124]
  pmem_out[125]
  pmem_out[126]
  pmem_out[127]
  pmem_out[128]
  pmem_out[129]
  pmem_out[130]
  pmem_out[131]
  pmem_out[132]
  pmem_out[133]
  pmem_out[134]
  pmem_out[135]
  pmem_out[136]
  pmem_out[137]
  pmem_out[138]
  pmem_out[139]
  pmem_out[140]
  pmem_out[141]
  pmem_out[142]
  pmem_out[143]
  pmem_out[144]
  pmem_out[145]
  pmem_out[146]
  pmem_out[147]
  pmem_out[148]
  pmem_out[149]
  pmem_out[150]
  pmem_out[151]
  sum_out[0]
  sum_out[1]
  sum_out[2]
  sum_out[3]
  sum_out[4]
  sum_out[5]
  sum_out[6]
  sum_out[7]
  sum_out[8]
  sum_out[9]
  sum_out[10]
  sum_out[11]
  sum_out[12]
  sum_out[13]
  sum_out[14]
  sum_out[15]
  sum_out[16]
  sum_out[17]
  sum_out[18]
  sum_out[19]
  sum_out[20]
  sum_out[21]
  sum_out[22]
editPin : finished (cpu = 0:00:07.1 real = 0:00:07.0, mem = 1277.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox -42.76900 -26.68000 845.89450 300.04400
<CMD> zoomBox 245.24050 -19.59550 709.12850 150.95650
<CMD> zoomBox 454.97300 -13.10100 629.92900 51.22300
<CMD> zoomBox 529.88300 -7.88700 595.86850 16.37300
<CMD> zoomBox 557.46800 -5.50350 582.35550 3.64650
<CMD> zoomBox 561.78950 -4.67200 579.77100 1.93900
<CMD> zoomBox 564.79250 -3.81450 577.78450 0.96200
<CMD> zoomBox 568.11100 -1.95500 574.89350 0.53850
<CMD> zoomBox 569.85100 -0.97500 573.39150 0.32650
<CMD> zoomBox 570.77700 -0.47450 572.62550 0.20500
<CMD> zoomBox 571.53550 -0.23850 572.50250 0.11700
<CMD> zoomBox 569.31350 -0.93000 572.86450 0.37550
<CMD> zoomBox 561.15450 -3.46900 574.19250 1.32450
<CMD> zoomBox 550.88550 -6.66450 575.86350 2.51900
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 1.2 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 2 -layer 1 -spreadType center -spacing 0.6 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
Successfully spread [175] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1278.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 1.2 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 2 -layer 1 -spreadType center -spacing 0.6 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
Successfully spread [175] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1276.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox 449.84450 -27.52800 625.45450 37.03650
<CMD> zoomBox -30.69400 -126.75300 861.30600 201.19750
<CMD> zoomBox -2560.23300 -909.54600 1970.58300 756.24350
<CMD> zoomBox -7666.13150 -2591.61700 4347.18600 1825.17200
<CMD> zoomBox -2540.54900 -728.63450 1990.26950 937.15600
<CMD> zoomBox -238.69900 30.91100 995.90850 484.82400
<CMD> zoomBox 388.53450 237.38250 724.95450 361.07000
<CMD> zoomBox 529.08000 286.90900 655.96150 333.55800
<CMD> zoomBox 448.64400 224.21400 785.06950 347.90350
<CMD> zoomBox 239.13500 61.44250 1131.15900 389.40200
<CMD> zoomBox -68.87300 -176.67200 1639.96500 451.59550
<CMD> zoomBox -658.92250 -632.82450 2614.67800 570.74000
<CMD> zoomBox 96.63150 -35.47750 1331.26900 418.44650
<CMD> zoomBox 363.18600 196.43150 828.83000 367.62900
<CMD> zoomBox 414.62850 238.41000 751.05700 362.10050
<CMD> zoomBox 513.08500 306.99300 639.96950 353.64300
<CMD> zoomBox 551.13750 333.18350 598.99300 350.77800
<CMD> zoomBox 561.98500 340.01700 586.96750 349.20200
<CMD> zoomBox 568.49300 344.25750 577.91750 347.72250
<CMD> zoomBox 570.78250 345.63350 574.33800 346.94050
<CMD> zoomBox 565.06900 342.38150 583.13250 349.02250
<CMD> zoomBox 536.06150 325.98800 627.81550 359.72200
<CMD> zoomBox 562.73150 335.37850 587.73500 344.57100
<CMD> zoomBox 568.95400 337.56900 578.38450 341.03600
<CMD> zoomBox 571.25650 338.30450 573.82800 339.25000
<CMD> zoomBox 565.90850 336.62600 584.00100 343.27800
<CMD> zoomBox 540.48250 328.65000 632.38750 362.43950
<CMD> zoomBox 510.84900 322.85150 686.91050 387.58200
<CMD> zoomBox 555.98950 329.44600 603.96500 347.08450
<CMD> zoomBox 564.07100 330.62600 589.11500 339.83350
<CMD> zoomBox 568.98350 332.92050 578.43100 336.39400
<CMD> zoomBox 570.29550 333.52650 575.22800 335.34000
<CMD> zoomBox 561.19850 329.14650 595.88300 341.89850
<CMD> zoomBox 517.89600 308.11150 694.07850 372.88650
<CMD> zoomBox 552.03200 319.17200 618.48100 343.60250
<CMD> zoomBox 565.26750 323.46350 590.32900 332.67750
<CMD> zoomBox 569.37550 325.20850 578.82850 328.68400
<CMD> zoomBox 570.53750 325.97800 575.47350 327.79300
<CMD> zoomBox 568.38250 324.58800 581.47650 329.40200
<CMD> zoomBox 559.12850 318.62950 607.18200 336.29650
<CMD> zoomBox 507.09850 285.22250 751.18450 374.96250
<CMD> zoomBox 447.61500 246.97150 915.20800 418.88550
<CMD> zoomBox 240.42100 114.81500 1480.23050 570.64050
<CMD> zoomBox -310.43250 -235.59350 2976.88550 973.01450
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 2 -layer 1 -spreadType center -spacing 0.2 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
Successfully spread [175] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1276.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 3 -layer 1 -spreadType center -spacing 0.2 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
Successfully spread [175] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1276.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 3 -layer 1 -spreadType center -spacing 2.0 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
Successfully spread [175] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1277.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.8 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 3 -layer 1 -spreadType center -spacing 2.0 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
Successfully spread [175] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1278.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 1.0 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 3 -layer 1 -spreadType center -spacing 2.0 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
Selected [175] pin for spreading. Could not spread (173 out of 175) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pins are not spread:
  pmem_out[0]
  pmem_out[1]
  pmem_out[2]
  pmem_out[3]
  pmem_out[4]
  pmem_out[5]
  pmem_out[6]
  pmem_out[7]
  pmem_out[8]
  pmem_out[9]
  pmem_out[10]
  pmem_out[11]
  pmem_out[12]
  pmem_out[13]
  pmem_out[14]
  pmem_out[15]
  pmem_out[16]
  pmem_out[17]
  pmem_out[18]
  pmem_out[19]
  pmem_out[20]
  pmem_out[21]
  pmem_out[22]
  pmem_out[23]
  pmem_out[24]
  pmem_out[25]
  pmem_out[26]
  pmem_out[27]
  pmem_out[28]
  pmem_out[29]
  pmem_out[30]
  pmem_out[31]
  pmem_out[32]
  pmem_out[33]
  pmem_out[34]
  pmem_out[35]
  pmem_out[36]
  pmem_out[37]
  pmem_out[38]
  pmem_out[39]
  pmem_out[40]
  pmem_out[41]
  pmem_out[42]
  pmem_out[43]
  pmem_out[44]
  pmem_out[45]
  pmem_out[46]
  pmem_out[47]
  pmem_out[48]
  pmem_out[49]
  pmem_out[50]
  pmem_out[51]
  pmem_out[52]
  pmem_out[53]
  pmem_out[54]
  pmem_out[55]
  pmem_out[56]
  pmem_out[57]
  pmem_out[58]
  pmem_out[59]
  pmem_out[60]
  pmem_out[61]
  pmem_out[62]
  pmem_out[63]
  pmem_out[64]
  pmem_out[65]
  pmem_out[66]
  pmem_out[67]
  pmem_out[68]
  pmem_out[69]
  pmem_out[70]
  pmem_out[71]
  pmem_out[72]
  pmem_out[73]
  pmem_out[74]
  pmem_out[75]
  pmem_out[76]
  pmem_out[77]
  pmem_out[78]
  pmem_out[79]
  pmem_out[80]
  pmem_out[81]
  pmem_out[82]
  pmem_out[83]
  pmem_out[84]
  pmem_out[85]
  pmem_out[86]
  pmem_out[89]
  pmem_out[90]
  pmem_out[91]
  pmem_out[92]
  pmem_out[93]
  pmem_out[94]
  pmem_out[95]
  pmem_out[96]
  pmem_out[97]
  pmem_out[98]
  pmem_out[99]
  pmem_out[100]
  pmem_out[101]
  pmem_out[102]
  pmem_out[103]
  pmem_out[104]
  pmem_out[105]
  pmem_out[106]
  pmem_out[107]
  pmem_out[108]
  pmem_out[109]
  pmem_out[110]
  pmem_out[111]
  pmem_out[112]
  pmem_out[113]
  pmem_out[114]
  pmem_out[115]
  pmem_out[116]
  pmem_out[117]
  pmem_out[118]
  pmem_out[119]
  pmem_out[120]
  pmem_out[121]
  pmem_out[122]
  pmem_out[123]
  pmem_out[124]
  pmem_out[125]
  pmem_out[126]
  pmem_out[127]
  pmem_out[128]
  pmem_out[129]
  pmem_out[130]
  pmem_out[131]
  pmem_out[132]
  pmem_out[133]
  pmem_out[134]
  pmem_out[135]
  pmem_out[136]
  pmem_out[137]
  pmem_out[138]
  pmem_out[139]
  pmem_out[140]
  pmem_out[141]
  pmem_out[142]
  pmem_out[143]
  pmem_out[144]
  pmem_out[145]
  pmem_out[146]
  pmem_out[147]
  pmem_out[148]
  pmem_out[149]
  pmem_out[150]
  pmem_out[151]
  sum_out[0]
  sum_out[1]
  sum_out[2]
  sum_out[3]
  sum_out[4]
  sum_out[5]
  sum_out[6]
  sum_out[7]
  sum_out[8]
  sum_out[9]
  sum_out[10]
  sum_out[11]
  sum_out[12]
  sum_out[13]
  sum_out[14]
  sum_out[15]
  sum_out[16]
  sum_out[17]
  sum_out[18]
  sum_out[19]
  sum_out[20]
  sum_out[21]
  sum_out[22]
editPin : finished (cpu = 0:00:05.5 real = 0:00:06.0, mem = 1277.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.8 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 3 -layer 1 -spreadType center -spacing 2.0 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
Successfully spread [175] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1277.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.7 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 3 -layer 1 -spreadType center -spacing 2.0 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
Successfully spread [175] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1277.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.7 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 3 -layer 1 -spreadType center -spacing 2.0 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
Successfully spread [175] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1277.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> fit
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/04 20:52:33, mem=996.1M)
% Begin Save ccopt configuration ... (date=03/04 20:52:33, mem=999.1M)
% End Save ccopt configuration ... (date=03/04 20:52:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=999.3M, current mem=999.3M)
% Begin Save netlist data ... (date=03/04 20:52:33, mem=999.3M)
Writing Binary DB to floorplan.enc.dat/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/04 20:52:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=999.7M, current mem=999.7M)
Saving congestion map file floorplan.enc.dat/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/04 20:52:33, mem=1000.0M)
Saving AAE Data ...
% End Save AAE data ... (date=03/04 20:52:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1000.1M, current mem=1000.1M)
% Begin Save clock tree data ... (date=03/04 20:52:33, mem=1000.5M)
% End Save clock tree data ... (date=03/04 20:52:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1000.5M, current mem=1000.5M)
Saving preference file floorplan.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/04 20:52:34, mem=1000.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/04 20:52:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1000.8M, current mem=1000.8M)
Saving PG file floorplan.enc.dat/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1277.9M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/04 20:52:34, mem=1000.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/04 20:52:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1000.9M, current mem=1000.9M)
% Begin Save routing data ... (date=03/04 20:52:34, mem=1000.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1277.9M) ***
% End Save routing data ... (date=03/04 20:52:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1001.3M, current mem=1001.3M)
Saving property file floorplan.enc.dat/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1280.9M) ***
% Begin Save power constraints data ... (date=03/04 20:52:34, mem=1001.8M)
% End Save power constraints data ... (date=03/04 20:52:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1001.9M, current mem=1001.9M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat
#% End save design ... (date=03/04 20:52:37, total cpu=0:00:02.2, real=0:00:04.0, peak res=1005.4M, current mem=1005.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 151 instances (buffers/inverters) removed
*       :      1 instance  of type 'INVD3' removed
*       :      2 instances of type 'INVD2' removed
*       :     10 instances of type 'INVD1' removed
*       :      1 instance  of type 'INVD0' removed
*       :      2 instances of type 'CKBD6' removed
*       :      5 instances of type 'CKBD4' removed
*       :      1 instance  of type 'CKBD3' removed
*       :      5 instances of type 'CKBD2' removed
*       :     44 instances of type 'CKBD1' removed
*       :      8 instances of type 'BUFFD6' removed
*       :      5 instances of type 'BUFFD4' removed
*       :     17 instances of type 'BUFFD3' removed
*       :     26 instances of type 'BUFFD2' removed
*       :      3 instances of type 'BUFFD12' removed
*       :     21 instances of type 'BUFFD1' removed
*** Finish deleteBufferTree (0:00:01.8) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk(1000MHz) 
Starting Levelizing
2023-Mar-04 20:52:42 (2023-Mar-05 04:52:42 GMT)
2023-Mar-04 20:52:42 (2023-Mar-05 04:52:42 GMT): 10%
2023-Mar-04 20:52:42 (2023-Mar-05 04:52:42 GMT): 20%
2023-Mar-04 20:52:42 (2023-Mar-05 04:52:42 GMT): 30%
2023-Mar-04 20:52:42 (2023-Mar-05 04:52:42 GMT): 40%
2023-Mar-04 20:52:42 (2023-Mar-05 04:52:42 GMT): 50%
2023-Mar-04 20:52:42 (2023-Mar-05 04:52:42 GMT): 60%
2023-Mar-04 20:52:42 (2023-Mar-05 04:52:42 GMT): 70%
2023-Mar-04 20:52:42 (2023-Mar-05 04:52:42 GMT): 80%
2023-Mar-04 20:52:42 (2023-Mar-05 04:52:42 GMT): 90%

Finished Levelizing
2023-Mar-04 20:52:42 (2023-Mar-05 04:52:42 GMT)

Starting Activity Propagation
2023-Mar-04 20:52:42 (2023-Mar-05 04:52:42 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-04 20:52:43 (2023-Mar-05 04:52:43 GMT): 10%
2023-Mar-04 20:52:43 (2023-Mar-05 04:52:43 GMT): 20%

Finished Activity Propagation
2023-Mar-04 20:52:43 (2023-Mar-05 04:52:43 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 22755 (67.2%) nets
3		: 7058 (20.9%) nets
4     -	14	: 3232 (9.6%) nets
15    -	39	: 684 (2.0%) nets
40    -	79	: 61 (0.2%) nets
80    -	159	: 49 (0.1%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 1 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=32134 (0 fixed + 32134 movable) #buf cell=0 #inv cell=2642 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=33840 #term=120878 #term/net=3.57, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=258
stdCell: 32134 single + 0 double + 0 multi
Total standard cell length = 84.0622 (mm), area = 0.1513 (mm^2)
Average module density = 0.501.
Density for the design = 0.501.
       = stdcell_area 420311 sites (151312 um^2) / alloc_area 839559 sites (302241 um^2).
Pin Density = 0.1435.
            = total # of pins 120878 / total area 842410.
=== lastAutoLevel = 9 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.624e+05 (7.67e+04 8.57e+04)
              Est.  stn bbox = 1.935e+05 (1.03e+05 9.09e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1461.5M
Iteration  2: Total net bbox = 1.624e+05 (7.67e+04 8.57e+04)
              Est.  stn bbox = 1.935e+05 (1.03e+05 9.09e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1462.5M
*** Finished SKP initialization (cpu=0:00:10.0, real=0:00:10.0)***
Iteration  3: Total net bbox = 1.669e+05 (6.76e+04 9.93e+04)
              Est.  stn bbox = 2.192e+05 (9.66e+04 1.23e+05)
              cpu = 0:00:24.3 real = 0:00:24.0 mem = 1671.9M
Iteration  4: Total net bbox = 2.816e+05 (1.02e+05 1.80e+05)
              Est.  stn bbox = 3.701e+05 (1.51e+05 2.19e+05)
              cpu = 0:00:46.4 real = 0:00:47.0 mem = 1748.6M
Iteration  5: Total net bbox = 2.816e+05 (1.02e+05 1.80e+05)
              Est.  stn bbox = 3.701e+05 (1.51e+05 2.19e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1748.6M
Iteration  6: Total net bbox = 3.207e+05 (1.28e+05 1.93e+05)
              Est.  stn bbox = 4.498e+05 (1.95e+05 2.55e+05)
              cpu = 0:00:31.0 real = 0:00:31.0 mem = 1681.1M
Iteration  7: Total net bbox = 3.461e+05 (1.52e+05 1.94e+05)
              Est.  stn bbox = 4.747e+05 (2.19e+05 2.56e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1679.9M
Iteration  8: Total net bbox = 3.461e+05 (1.52e+05 1.94e+05)
              Est.  stn bbox = 4.747e+05 (2.19e+05 2.56e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1679.9M
Iteration  9: Total net bbox = 3.819e+05 (1.71e+05 2.11e+05)
              Est.  stn bbox = 5.266e+05 (2.44e+05 2.83e+05)
              cpu = 0:00:31.4 real = 0:00:32.0 mem = 1666.3M
Iteration 10: Total net bbox = 3.819e+05 (1.71e+05 2.11e+05)
              Est.  stn bbox = 5.266e+05 (2.44e+05 2.83e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1666.3M
Iteration 11: Total net bbox = 3.970e+05 (1.78e+05 2.19e+05)
              Est.  stn bbox = 5.452e+05 (2.53e+05 2.93e+05)
              cpu = 0:00:26.1 real = 0:00:26.0 mem = 1666.6M
Iteration 12: Total net bbox = 3.970e+05 (1.78e+05 2.19e+05)
              Est.  stn bbox = 5.452e+05 (2.53e+05 2.93e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1666.6M
Iteration 13: Total net bbox = 4.123e+05 (1.90e+05 2.22e+05)
              Est.  stn bbox = 5.517e+05 (2.62e+05 2.90e+05)
              cpu = 0:01:54 real = 0:01:54 mem = 1677.3M
Iteration 14: Total net bbox = 4.123e+05 (1.90e+05 2.22e+05)
              Est.  stn bbox = 5.517e+05 (2.62e+05 2.90e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1677.3M
Iteration 15: Total net bbox = 4.123e+05 (1.90e+05 2.22e+05)
              Est.  stn bbox = 5.517e+05 (2.62e+05 2.90e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1677.3M
Finished Global Placement (cpu=0:04:36, real=0:04:36, mem=1677.3M)
0 delay mode for cte disabled.
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
net ignore based on current view = 0
*** Starting refinePlace (0:14:16 mem=1677.3M) ***
Total net bbox length = 4.123e+05 (1.905e+05 2.218e+05) (ext = 1.400e+04)
Move report: Detail placement moves 32134 insts, mean move: 1.25 um, max move: 27.51 um
	Max move on inst (core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_9_): (118.86, 209.74) --> (118.40, 236.80)
	Runtime: CPU: 0:00:06.0 REAL: 0:00:06.0 MEM: 1677.3MB
Summary Report:
Instances move: 32134 (out of 32134 movable)
Instances flipped: 0
Mean displacement: 1.25 um
Max displacement: 27.51 um (Instance: core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_9_) (118.855, 209.745) -> (118.4, 236.8)
	Length: 23 sites, height: 1 rows, site name: core, cell type: DFQD4
Total net bbox length = 3.897e+05 (1.660e+05 2.237e+05) (ext = 1.346e+04)
Runtime: CPU: 0:00:06.1 REAL: 0:00:07.0 MEM: 1677.3MB
*** Finished refinePlace (0:14:22 mem=1677.3M) ***
*** Finished Initial Placement (cpu=0:04:43, real=0:04:44, mem=1674.0M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1674.00 MB )
[NR-eGR] Read 31666 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1674.00 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31666
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=33840  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 33840 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 33840 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 5.475762e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       166( 0.17%)        27( 0.03%)         5( 0.01%)   ( 0.20%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        10( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              176( 0.03%)        27( 0.00%)         5( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.63 seconds, mem = 1674.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 120878
[NR-eGR]     M2  (2V) length: 2.536399e+05um, number of vias: 185010
[NR-eGR]     M3  (3H) length: 2.470723e+05um, number of vias: 6111
[NR-eGR]     M4  (4V) length: 5.829733e+04um, number of vias: 1047
[NR-eGR]     M5  (5H) length: 7.597100e+03um, number of vias: 485
[NR-eGR]     M6  (6V) length: 4.644135e+03um, number of vias: 2
[NR-eGR]     M7  (7H) length: 2.000000e-01um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.712510e+05um, number of vias: 313533
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.180370e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.77 seconds, mem = 1551.0M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.5, real=0:00:01.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 4:52, real = 0: 4:53, mem = 1536.0M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1150.0M, totSessionCpu=0:14:24 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Initializing cpe interface
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 1239.3M, totSessionCpu=0:14:31 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1596.65 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1614.52 MB )
[NR-eGR] Read 31666 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.52 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31666
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=33840  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 33840 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 33840 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 5.575986e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       145( 0.15%)        36( 0.04%)         3( 0.00%)   ( 0.19%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        13( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              158( 0.02%)        36( 0.01%)         3( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 120878
[NR-eGR]     M2  (2V) length: 2.549667e+05um, number of vias: 184486
[NR-eGR]     M3  (3H) length: 2.516024e+05um, number of vias: 6731
[NR-eGR]     M4  (4V) length: 6.143899e+04um, number of vias: 1249
[NR-eGR]     M5  (5H) length: 8.656900e+03um, number of vias: 508
[NR-eGR]     M6  (6V) length: 4.909535e+03um, number of vias: 4
[NR-eGR]     M7  (7H) length: 8.000000e-01um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.815753e+05um, number of vias: 313856
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.361270e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.48 sec, Real: 1.48 sec, Curr Mem: 1614.05 MB )
Extraction called for design 'fullchip' of instances=32134 and nets=33855 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1597.047M)
** Profile ** Start :  cpu=0:00:00.0, mem=1597.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=1600.3M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1611.26)
Total number of fetched objects 33843
End delay calculation. (MEM=1678.47 CPU=0:00:04.6 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1678.47 CPU=0:00:06.3 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:08.3 real=0:00:08.0 totSessionCpu=0:14:41 mem=1678.5M)
** Profile ** Overall slacks :  cpu=0:00:08.5, mem=1676.5M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1676.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -17.183 |
|           TNS (ns):|-30687.4 |
|    Violating Paths:|  14091  |
|          All Paths:|  17880  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    267 (267)     |   -0.578   |    267 (267)     |
|   max_tran     |   2442 (19278)   |  -18.593   |   2442 (19331)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.894%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1676.5M
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1292.8M, totSessionCpu=0:14:42 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1627.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1627.5M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1304.25MB/2782.63MB/1355.93MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1304.26MB/2782.63MB/1355.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1304.27MB/2782.63MB/1355.93MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-04 20:57:50 (2023-Mar-05 04:57:50 GMT)
2023-Mar-04 20:57:50 (2023-Mar-05 04:57:50 GMT): 10%
2023-Mar-04 20:57:50 (2023-Mar-05 04:57:50 GMT): 20%
2023-Mar-04 20:57:50 (2023-Mar-05 04:57:50 GMT): 30%
2023-Mar-04 20:57:50 (2023-Mar-05 04:57:50 GMT): 40%
2023-Mar-04 20:57:50 (2023-Mar-05 04:57:50 GMT): 50%
2023-Mar-04 20:57:50 (2023-Mar-05 04:57:50 GMT): 60%
2023-Mar-04 20:57:50 (2023-Mar-05 04:57:50 GMT): 70%
2023-Mar-04 20:57:50 (2023-Mar-05 04:57:50 GMT): 80%
2023-Mar-04 20:57:50 (2023-Mar-05 04:57:50 GMT): 90%

Finished Levelizing
2023-Mar-04 20:57:50 (2023-Mar-05 04:57:50 GMT)

Starting Activity Propagation
2023-Mar-04 20:57:50 (2023-Mar-05 04:57:50 GMT)
2023-Mar-04 20:57:51 (2023-Mar-05 04:57:51 GMT): 10%
2023-Mar-04 20:57:51 (2023-Mar-05 04:57:51 GMT): 20%

Finished Activity Propagation
2023-Mar-04 20:57:51 (2023-Mar-05 04:57:51 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1304.59MB/2782.63MB/1355.93MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-04 20:57:52 (2023-Mar-05 04:57:52 GMT)
 ... Calculating switching power
2023-Mar-04 20:57:52 (2023-Mar-05 04:57:52 GMT): 10%
2023-Mar-04 20:57:52 (2023-Mar-05 04:57:52 GMT): 20%
2023-Mar-04 20:57:52 (2023-Mar-05 04:57:52 GMT): 30%
2023-Mar-04 20:57:52 (2023-Mar-05 04:57:52 GMT): 40%
2023-Mar-04 20:57:52 (2023-Mar-05 04:57:52 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-04 20:57:52 (2023-Mar-05 04:57:52 GMT): 60%
2023-Mar-04 20:57:53 (2023-Mar-05 04:57:53 GMT): 70%
2023-Mar-04 20:57:54 (2023-Mar-05 04:57:54 GMT): 80%
2023-Mar-04 20:57:54 (2023-Mar-05 04:57:54 GMT): 90%

Finished Calculating power
2023-Mar-04 20:57:55 (2023-Mar-05 04:57:55 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1304.93MB/2782.63MB/1355.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1304.93MB/2782.63MB/1355.93MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1304.99MB/2782.63MB/1355.93MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1305.00MB/2782.63MB/1355.93MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-04 20:57:55 (2023-Mar-05 04:57:55 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      102.21805834 	   82.3936%
Total Switching Power:      20.74611063 	   16.7225%
Total Leakage Power:         1.09655874 	    0.8839%
Total Power:               124.06072779
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         85.11       2.872      0.5656       88.55       71.37
Macro                                  0           0           0           0           0
IO                                     0           0   1.748e-05   1.748e-05   1.409e-05
Combinational                      17.11       17.87       0.531       35.51       28.63
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              102.2       20.75       1.097       124.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      102.2       20.75       1.097       124.1         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                    U17074 (XNR2D4):          0.04813
*              Highest Leakage Power:                     U6060 (FA1D4):        0.0002614
*                Total Cap:      1.79248e-10 F
*                Total instances in design: 32134
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1314.32MB/2787.88MB/1355.93MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -17.183 ns

 152 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0        152          0        152

 152 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:10.0 real=0:00:10.0 mem=1680.1M) ***

The useful skew maximum allowed delay is: 0.2
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:54.1/0:52:40.5 (0.3), mem = 1680.1M
(I,S,L,T): WC_VIEW: 101.116, 20.461, 1.07442, 122.652

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1782.0M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1782.0M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1782.0M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1782.0M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1782.0M)
CPU of: netlist preparation :0:00:00.1 (mem :1782.0M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1782.0M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 101.116, 20.461, 1.07442, 122.652
*** AreaOpt [finish] : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:14:58.8/0:52:45.2 (0.3), mem = 1762.9M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:59.8/0:52:46.2 (0.3), mem = 1698.2M
(I,S,L,T): WC_VIEW: 101.116, 20.461, 1.07442, 122.652
(I,S,L,T): WC_VIEW: 101.116, 20.461, 1.07442, 122.652
*** DrvOpt [finish] : cpu/real = 0:00:04.9/0:00:04.9 (1.0), totSession cpu/real = 0:15:04.7/0:52:51.0 (0.3), mem = 1698.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:04.8/0:52:51.1 (0.3), mem = 1698.2M
(I,S,L,T): WC_VIEW: 101.116, 20.461, 1.07442, 122.652
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  2602| 21077|   -18.74|   364|   364|    -0.59|     0|     0|     0|     0|   -17.18|-31036.19|       0|       0|       0|  49.70|          |         |
|     2|    17|    -0.11|     1|     1|    -0.00|     0|     0|     0|     0|    -1.59| -4242.48|     206|       6|     371|  50.01| 0:00:06.0|  1780.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.59| -4182.54|       0|       0|       2|  50.01| 0:00:00.0|  1780.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:06.7 real=0:00:07.0 mem=1780.4M) ***

(I,S,L,T): WC_VIEW: 100.642, 20.5335, 1.08654, 122.262
*** DrvOpt [finish] : cpu/real = 0:00:10.5/0:00:10.5 (1.0), totSession cpu/real = 0:15:15.3/0:53:01.7 (0.3), mem = 1761.3M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:51, real = 0:00:51, mem = 1388.9M, totSessionCpu=0:15:15 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:15.8/0:53:02.2 (0.3), mem = 1723.3M
(I,S,L,T): WC_VIEW: 100.642, 20.5335, 1.08654, 122.262
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.590  TNS Slack -4182.541 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.590|-4182.541|    50.01%|   0:00:00.0| 1758.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_memory1_reg_147_/E |
|  -0.740|-2261.940|    50.23%|   0:00:22.0| 1846.7M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.728|-1429.983|    50.54%|   0:00:14.0| 1876.7M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.728|-1429.983|    50.54%|   0:00:02.0| 1876.7M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.374| -654.600|    51.06%|   0:00:28.0| 1876.7M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_147_/D       |
|  -0.362| -551.887|    51.20%|   0:00:15.0| 1907.9M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.362| -516.777|    51.30%|   0:00:06.0| 1907.9M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.362| -516.777|    51.30%|   0:00:02.0| 1907.9M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.251| -392.398|    51.63%|   0:00:10.0| 1907.9M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.251| -377.497|    51.69%|   0:00:07.0| 1907.9M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.251| -373.846|    51.71%|   0:00:03.0| 1902.9M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.251| -373.846|    51.71%|   0:00:01.0| 1902.9M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.230| -343.359|    51.90%|   0:00:06.0| 1902.9M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.230| -344.412|    51.92%|   0:00:05.0| 1922.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.230| -341.002|    51.93%|   0:00:02.0| 1922.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.230| -341.002|    51.93%|   0:00:01.0| 1922.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.226| -329.698|    52.03%|   0:00:05.0| 1922.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.226| -329.295|    52.03%|   0:00:02.0| 1922.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.226| -329.247|    52.03%|   0:00:02.0| 1922.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.226| -329.247|    52.03%|   0:00:01.0| 1922.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.226| -325.980|    52.08%|   0:00:04.0| 1922.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.226| -325.957|    52.08%|   0:00:02.0| 1922.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.226| -325.885|    52.09%|   0:00:02.0| 1922.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.226| -325.885|    52.09%|   0:00:01.0| 1919.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.226| -322.914|    52.14%|   0:00:03.0| 1919.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.226| -322.737|    52.14%|   0:00:03.0| 1919.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |          |            |        |          |         | q11_reg_14_/D                                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:02:29 real=0:02:29 mem=1919.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:02:29 real=0:02:29 mem=1919.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -0.226  TNS Slack -322.737 
(I,S,L,T): WC_VIEW: 103.623, 22.039, 1.23944, 126.901
*** SetupOpt [finish] : cpu/real = 0:02:39.4/0:02:39.2 (1.0), totSession cpu/real = 0:17:55.2/0:55:41.4 (0.3), mem = 1883.9M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -0.226
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:17:56.9/0:55:43.2 (0.3), mem = 1819.0M
(I,S,L,T): WC_VIEW: 103.623, 22.039, 1.23944, 126.901
Reclaim Optimization WNS Slack -0.226  TNS Slack -322.737 Density 52.14
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    52.14%|        -|  -0.226|-322.737|   0:00:00.0| 1819.0M|
|    52.13%|       56|  -0.226|-322.363|   0:00:06.0| 1857.2M|
|    52.13%|        1|  -0.226|-322.363|   0:00:01.0| 1857.2M|
|    52.13%|        0|  -0.226|-322.363|   0:00:00.0| 1857.2M|
|    52.12%|       11|  -0.226|-322.363|   0:00:01.0| 1857.2M|
|    51.81%|      714|  -0.224|-320.421|   0:00:07.0| 1857.2M|
|    51.78%|      102|  -0.224|-320.375|   0:00:01.0| 1857.2M|
|    51.78%|       10|  -0.224|-320.375|   0:00:01.0| 1857.2M|
|    51.78%|        0|  -0.224|-320.375|   0:00:00.0| 1857.2M|
|    51.78%|        0|  -0.224|-320.375|   0:00:00.0| 1857.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.224  TNS Slack -320.375 Density 51.78
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:19.9) (real = 0:00:20.0) **
(I,S,L,T): WC_VIEW: 103.433, 21.901, 1.22154, 126.556
*** AreaOpt [finish] : cpu/real = 0:00:19.0/0:00:19.0 (1.0), totSession cpu/real = 0:18:16.0/0:56:02.2 (0.3), mem = 1857.2M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:20, real=0:00:21, mem=1784.09M, totSessionCpu=0:18:16).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1808.46 MB )
[NR-eGR] Read 31666 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1808.46 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31666
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=34440  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 34435 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 34435 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 5.525982e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       162( 0.16%)        23( 0.02%)         8( 0.01%)   ( 0.20%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        13( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              175( 0.03%)        23( 0.00%)         8( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.72 seconds, mem = 1820.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:04.1, real=0:00:04.0)***
Iteration  7: Total net bbox = 3.618e+05 (1.60e+05 2.02e+05)
              Est.  stn bbox = 4.996e+05 (2.32e+05 2.68e+05)
              cpu = 0:00:25.2 real = 0:00:25.0 mem = 2014.7M
Iteration  8: Total net bbox = 3.990e+05 (1.78e+05 2.21e+05)
              Est.  stn bbox = 5.469e+05 (2.56e+05 2.91e+05)
              cpu = 0:00:53.6 real = 0:00:53.0 mem = 1989.2M
Iteration  9: Total net bbox = 4.058e+05 (1.82e+05 2.24e+05)
              Est.  stn bbox = 5.588e+05 (2.59e+05 2.99e+05)
              cpu = 0:01:22 real = 0:01:22 mem = 1989.4M
Iteration 10: Total net bbox = 4.177e+05 (1.90e+05 2.27e+05)
              Est.  stn bbox = 5.677e+05 (2.67e+05 3.01e+05)
              cpu = 0:00:35.7 real = 0:00:36.0 mem = 1997.2M
Iteration 11: Total net bbox = 4.382e+05 (2.00e+05 2.38e+05)
              Est.  stn bbox = 5.876e+05 (2.76e+05 3.11e+05)
              cpu = 0:00:18.4 real = 0:00:19.0 mem = 1997.5M
Move report: Timing Driven Placement moves 32734 insts, mean move: 14.48 um, max move: 125.00 um
	Max move on inst (FE_OFC890_core_instance_array_out_38): (194.60, 260.20) --> (201.71, 142.31)

Finished Incremental Placement (cpu=0:03:51, real=0:03:51, mem=1994.2M)
*** Starting refinePlace (0:22:10 mem=1997.5M) ***
Total net bbox length = 4.493e+05 (2.112e+05 2.381e+05) (ext = 1.411e+04)
Move report: Detail placement moves 32734 insts, mean move: 0.96 um, max move: 17.75 um
	Max move on inst (FE_OFC339_n22448): (81.92, 71.83) --> (64.80, 71.20)
	Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 1997.5MB
Summary Report:
Instances move: 32734 (out of 32734 movable)
Instances flipped: 0
Mean displacement: 0.96 um
Max displacement: 17.75 um (Instance: FE_OFC339_n22448) (81.9185, 71.8285) -> (64.8, 71.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 4.246e+05 (1.843e+05 2.404e+05) (ext = 1.367e+04)
Runtime: CPU: 0:00:05.1 REAL: 0:00:05.0 MEM: 1997.5MB
*** Finished refinePlace (0:22:15 mem=1997.5M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1997.52 MB )
[NR-eGR] Read 31666 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1997.52 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31666
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=34440  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 34440 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 34440 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 5.571360e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       167( 0.17%)        59( 0.06%)        10( 0.01%)   ( 0.24%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        11( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              179( 0.03%)        59( 0.01%)        10( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.64 seconds, mem = 1997.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 122077
[NR-eGR]     M2  (2V) length: 2.532452e+05um, number of vias: 186064
[NR-eGR]     M3  (3H) length: 2.499500e+05um, number of vias: 6287
[NR-eGR]     M4  (4V) length: 6.369518e+04um, number of vias: 1131
[NR-eGR]     M5  (5H) length: 8.293200e+03um, number of vias: 501
[NR-eGR]     M6  (6V) length: 4.683160e+03um, number of vias: 64
[NR-eGR]     M7  (7H) length: 4.484000e+02um, number of vias: 97
[NR-eGR]     M8  (8V) length: 2.536000e+02um, number of vias: 0
[NR-eGR] Total length: 5.805687e+05um, number of vias: 316221
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.239170e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.86 seconds, mem = 1931.5M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:04:00, real=0:04:00)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1928.2M)
Extraction called for design 'fullchip' of instances=32734 and nets=34455 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1928.238M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:07:54, real = 0:07:53, mem = 1384.3M, totSessionCpu=0:22:18 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1821.27)
Total number of fetched objects 34443
End delay calculation. (MEM=1880.48 CPU=0:00:04.6 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1880.48 CPU=0:00:06.2 REAL=0:00:06.0)
*** Timing NOT met, worst failing slack is -0.223
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:30.6/1:00:16.7 (0.4), mem = 1880.5M
(I,S,L,T): WC_VIEW: 103.435, 21.8512, 1.22154, 126.508
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.223 TNS Slack -349.642 Density 51.78
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.069| -19.338|
|reg2reg   |-0.223|-330.304|
|HEPG      |-0.223|-330.304|
|All Paths |-0.223|-349.642|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.223|   -0.223|-330.304| -349.642|    51.78%|   0:00:00.0| 1918.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -0.203|   -0.203|-325.986| -345.324|    51.78%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.195|   -0.195|-316.688| -336.026|    51.80%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.187|   -0.187|-310.270| -329.608|    51.81%|   0:00:02.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.187|   -0.187|-304.569| -323.907|    51.82%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.187|   -0.187|-304.321| -323.659|    51.82%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.178|   -0.178|-298.650| -317.988|    51.86%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.178|   -0.178|-295.071| -314.409|    51.87%|   0:00:02.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.175|   -0.175|-292.579| -311.917|    51.91%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.175|   -0.175|-290.565| -309.903|    51.91%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.175|   -0.175|-288.655| -307.993|    51.93%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.175|   -0.175|-288.546| -307.884|    51.93%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.175|   -0.175|-287.645| -306.983|    51.94%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.175|   -0.175|-279.992| -299.330|    51.98%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.175|   -0.175|-277.871| -297.209|    52.01%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.175|   -0.175|-277.612| -296.949|    52.01%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.175|   -0.175|-277.456| -296.794|    52.02%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.175|   -0.175|-275.259| -294.597|    52.02%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -0.175|   -0.175|-274.310| -293.648|    52.03%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -0.175|   -0.175|-273.887| -293.225|    52.03%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -0.175|   -0.175|-270.495| -289.833|    52.04%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.175|   -0.175|-269.217| -288.555|    52.07%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.175|   -0.175|-269.161| -288.499|    52.07%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.175|   -0.175|-268.517| -287.855|    52.07%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.175|   -0.175|-268.517| -287.855|    52.08%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.175|   -0.175|-267.253| -286.591|    52.08%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.175|   -0.175|-266.790| -286.128|    52.10%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.175|   -0.175|-266.152| -285.490|    52.11%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.175|   -0.175|-265.961| -285.299|    52.11%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.175|   -0.175|-265.833| -285.172|    52.11%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.175|   -0.175|-265.821| -285.159|    52.11%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.175|   -0.175|-263.647| -282.985|    52.12%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.175|   -0.175|-263.297| -282.635|    52.12%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.175|   -0.175|-260.026| -279.365|    52.14%|   0:00:02.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.175|   -0.175|-259.366| -278.704|    52.14%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -0.175|   -0.175|-258.326| -277.664|    52.14%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -0.175|   -0.175|-257.379| -276.717|    52.17%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -0.175|   -0.175|-257.091| -276.429|    52.17%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.175|   -0.175|-255.980| -275.318|    52.18%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.175|   -0.175|-255.551| -274.889|    52.19%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.175|   -0.175|-255.545| -274.883|    52.19%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.175|   -0.175|-255.539| -274.877|    52.19%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.175|   -0.175|-252.519| -271.864|    52.22%|   0:00:02.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.175|   -0.175|-252.506| -271.851|    52.22%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.175|   -0.175|-251.289| -270.634|    52.24%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.175|   -0.175|-251.278| -270.623|    52.24%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.175|   -0.175|-251.059| -270.404|    52.25%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.175|   -0.175|-251.058| -270.403|    52.25%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.175|   -0.175|-250.914| -270.259|    52.26%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.175|   -0.175|-248.032| -267.393|    52.28%|   0:00:02.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.175|   -0.175|-247.261| -266.622|    52.29%|   0:00:02.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product5_reg_reg_12_/D     |
|  -0.175|   -0.175|-245.710| -265.071|    52.32%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.175|   -0.175|-245.702| -265.063|    52.32%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.175|   -0.175|-245.631| -264.992|    52.33%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.175|   -0.175|-245.501| -264.862|    52.34%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.175|   -0.175|-243.296| -262.658|    52.37%|   0:00:03.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product5_reg_reg_13_/D     |
|  -0.175|   -0.175|-242.056| -261.418|    52.38%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_12_/D     |
|  -0.175|   -0.175|-242.029| -261.390|    52.38%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_12_/D     |
|  -0.175|   -0.175|-241.897| -261.273|    52.38%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_12_/D     |
|  -0.175|   -0.175|-240.883| -260.259|    52.43%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product2_reg_reg_12_/D     |
|  -0.175|   -0.175|-240.601| -259.977|    52.44%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_10_/D     |
|  -0.175|   -0.175|-240.529| -259.905|    52.44%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_10_/D     |
|  -0.175|   -0.175|-240.066| -259.443|    52.46%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_12_/D     |
|  -0.175|   -0.175|-239.495| -258.871|    52.46%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product5_reg_reg_12_/D     |
|  -0.175|   -0.175|-239.052| -258.429|    52.49%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_11_/D     |
|  -0.175|   -0.175|-238.833| -258.209|    52.49%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_11_/D     |
|  -0.175|   -0.175|-238.598| -257.974|    52.50%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_10_/D     |
|  -0.175|   -0.175|-238.453| -257.829|    52.51%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product3_reg_reg_10_/D     |
|  -0.175|   -0.175|-238.428| -257.805|    52.51%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_12_/D     |
|  -0.175|   -0.175|-237.824| -257.200|    52.51%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_12_/D     |
|  -0.175|   -0.175|-237.786| -257.163|    52.51%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_12_/D     |
|  -0.175|   -0.175|-237.513| -256.889|    52.53%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product5_reg_reg_13_/D     |
|  -0.175|   -0.175|-237.217| -256.593|    52.53%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product2_reg_reg_14_/D     |
|  -0.175|   -0.175|-236.960| -256.336|    52.54%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_13_/D     |
|  -0.175|   -0.175|-236.930| -256.307|    52.54%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_10_/D     |
|  -0.175|   -0.175|-236.548| -255.924|    52.58%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -0.175|   -0.175|-236.511| -255.887|    52.58%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -0.175|   -0.175|-236.441| -255.817|    52.58%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -0.175|   -0.175|-236.204| -255.595|    52.58%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product5_reg_reg_12_/D     |
|  -0.175|   -0.175|-236.182| -255.573|    52.58%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product5_reg_reg_12_/D     |
|  -0.175|   -0.175|-236.021| -255.413|    52.59%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product5_reg_reg_12_/D     |
|  -0.175|   -0.175|-235.604| -254.995|    52.60%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.175|   -0.175|-235.589| -254.980|    52.61%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.175|   -0.175|-235.562| -254.953|    52.61%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.175|   -0.175|-235.481| -254.872|    52.62%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.175|   -0.175|-235.470| -254.862|    52.62%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.175|   -0.175|-235.439| -254.831|    52.62%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.175|   -0.175|-233.664| -253.056|    52.64%|   0:00:03.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product3_reg_reg_13_/D     |
|  -0.175|   -0.175|-233.253| -252.645|    52.65%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_15_/D     |
|  -0.175|   -0.175|-233.235| -252.626|    52.65%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_15_/D     |
|  -0.175|   -0.175|-232.950| -252.342|    52.68%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.175|   -0.175|-232.898| -252.289|    52.68%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.175|   -0.175|-232.868| -252.259|    52.68%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.175|   -0.175|-232.721| -252.113|    52.69%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.175|   -0.175|-230.465| -249.856|    52.72%|   0:00:02.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
|  -0.175|   -0.175|-230.432| -249.824|    52.72%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_13_/D     |
|  -0.175|   -0.175|-229.977| -249.368|    52.75%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product5_reg_reg_8_/D      |
|  -0.175|   -0.175|-229.937| -249.329|    52.75%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_14_/D     |
|  -0.175|   -0.175|-229.822| -249.214|    52.75%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_14_/D     |
|  -0.175|   -0.175|-229.788| -249.179|    52.75%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_14_/D     |
|  -0.175|   -0.175|-229.547| -248.938|    52.78%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_14_/D     |
|  -0.175|   -0.175|-229.485| -248.876|    52.78%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_12_/D     |
|  -0.175|   -0.175|-229.406| -248.798|    52.78%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_12_/D     |
|  -0.175|   -0.175|-229.282| -248.673|    52.80%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_14_/D     |
|  -0.175|   -0.175|-229.138| -248.530|    52.80%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_14_/D     |
|  -0.175|   -0.175|-229.128| -248.550|    52.80%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_14_/D     |
|  -0.175|   -0.175|-228.942| -248.364|    52.82%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_14_/D     |
|  -0.175|   -0.175|-228.624| -248.055|    52.83%|   0:00:04.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_13_/D     |
|  -0.175|   -0.175|-228.607| -248.039|    52.83%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_13_/D     |
|  -0.175|   -0.175|-227.781| -247.213|    52.91%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_13_/D     |
|  -0.175|   -0.175|-227.680| -247.112|    52.92%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_13_/D     |
|  -0.175|   -0.175|-227.546| -246.991|    52.92%|   0:00:02.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_13_/D     |
|  -0.175|   -0.175|-227.532| -246.977|    52.92%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_13_/D     |
|  -0.175|   -0.175|-227.286| -246.730|    52.95%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_13_/D     |
|  -0.175|   -0.175|-227.172| -246.616|    52.96%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product2_reg_reg_9_/D      |
|  -0.175|   -0.175|-226.979| -246.423|    52.98%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_12_/D     |
|  -0.175|   -0.175|-226.824| -246.269|    53.00%|   0:00:02.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_15_/D     |
|  -0.175|   -0.175|-226.757| -246.202|    53.00%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_15_/D     |
|  -0.175|   -0.175|-226.551| -245.996|    53.02%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_12_/D     |
|  -0.175|   -0.175|-226.527| -245.972|    53.02%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_12_/D     |
|  -0.175|   -0.175|-226.524| -245.968|    53.02%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_12_/D     |
|  -0.175|   -0.175|-226.422| -245.867|    53.03%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_13_/D     |
|  -0.175|   -0.175|-226.395| -245.839|    53.03%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_13_/D     |
|  -0.175|   -0.175|-226.251| -245.695|    53.04%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_13_/D     |
|  -0.175|   -0.175|-226.167| -245.612|    53.05%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_13_/D     |
|  -0.175|   -0.175|-226.126| -245.571|    53.05%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_13_/D     |
|  -0.175|   -0.175|-226.109| -245.554|    53.05%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_13_/D     |
|  -0.175|   -0.175|-225.946| -245.391|    53.06%|   0:00:03.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_13_/D     |
|  -0.175|   -0.175|-225.364| -244.808|    53.14%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_13_/D     |
|  -0.175|   -0.175|-225.073| -244.518|    53.18%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_13_/D     |
|  -0.175|   -0.175|-225.059| -244.504|    53.19%|   0:00:01.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_10_/D     |
|  -0.175|   -0.175|-225.046| -244.490|    53.19%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_14_/D     |
|  -0.175|   -0.175|-225.013| -244.458|    53.20%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_14_/D     |
|  -0.175|   -0.175|-225.007| -244.451|    53.20%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_14_/D     |
|  -0.175|   -0.175|-225.002| -244.447|    53.20%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_14_/D     |
|  -0.175|   -0.175|-225.002| -244.447|    53.20%|   0:00:00.0| 1926.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:28 real=0:01:28 mem=1926.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:28 real=0:01:28 mem=1926.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.069| -19.445|
|reg2reg   |-0.175|-225.002|
|HEPG      |-0.175|-225.002|
|All Paths |-0.175|-244.447|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.175 TNS Slack -244.447 Density 53.20
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:09.9/1:01:55.9 (0.4), mem = 1926.8M
(I,S,L,T): WC_VIEW: 105.042, 23.2706, 1.28883, 129.602
Reclaim Optimization WNS Slack -0.175  TNS Slack -244.447 Density 53.20
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    53.20%|        -|  -0.175|-244.447|   0:00:00.0| 1926.8M|
|    53.17%|       30|  -0.175|-244.334|   0:00:02.0| 1926.8M|
|    52.98%|      543|  -0.175|-243.630|   0:00:06.0| 1926.8M|
|    52.97%|       37|  -0.175|-243.627|   0:00:01.0| 1926.8M|
|    52.97%|        0|  -0.175|-243.627|   0:00:00.0| 1926.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.175  TNS Slack -243.627 Density 52.97
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:11.0) (real = 0:00:11.0) **
(I,S,L,T): WC_VIEW: 104.753, 23.1508, 1.27616, 129.18
*** AreaOpt [finish] : cpu/real = 0:00:11.2/0:00:11.2 (1.0), totSession cpu/real = 0:24:21.1/1:02:07.1 (0.4), mem = 1926.8M
End: Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1909.84M, totSessionCpu=0:24:21).
** GigaOpt Optimizer WNS Slack -0.175 TNS Slack -243.627 Density 52.97
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.069| -19.352|
|reg2reg   |-0.175|-224.276|
|HEPG      |-0.175|-224.276|
|All Paths |-0.175|-243.627|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:40 real=0:01:41 mem=1909.8M) ***

(I,S,L,T): WC_VIEW: 104.753, 23.1508, 1.27616, 129.18
*** SetupOpt [finish] : cpu/real = 0:01:51.3/0:01:51.3 (1.0), totSession cpu/real = 0:24:21.9/1:02:07.9 (0.4), mem = 1874.8M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1856.13 MB )
[NR-eGR] Read 31666 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1856.13 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31666
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=35128  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 35122 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 35122 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 5.608116e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-6)            (7-13)           (14-19)           (20-26)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       137( 0.14%)         4( 0.00%)         5( 0.01%)         2( 0.00%)   ( 0.15%) 
[NR-eGR]      M3  (3)         6( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)        12( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              155( 0.02%)         4( 0.00%)         5( 0.00%)         2( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 0.77 seconds, mem = 1863.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:04.7, real=0:00:05.0)***
Iteration  7: Total net bbox = 3.705e+05 (1.62e+05 2.08e+05)
              Est.  stn bbox = 5.082e+05 (2.34e+05 2.74e+05)
              cpu = 0:00:23.6 real = 0:00:23.0 mem = 2041.1M
Iteration  8: Total net bbox = 4.053e+05 (1.80e+05 2.25e+05)
              Est.  stn bbox = 5.526e+05 (2.56e+05 2.97e+05)
              cpu = 0:00:51.7 real = 0:00:51.0 mem = 2012.6M
Iteration  9: Total net bbox = 4.123e+05 (1.84e+05 2.28e+05)
              Est.  stn bbox = 5.644e+05 (2.61e+05 3.04e+05)
              cpu = 0:01:24 real = 0:01:24 mem = 2015.5M
Iteration 10: Total net bbox = 4.222e+05 (1.92e+05 2.30e+05)
              Est.  stn bbox = 5.709e+05 (2.67e+05 3.04e+05)
              cpu = 0:00:40.2 real = 0:00:40.0 mem = 2018.5M
Iteration 11: Total net bbox = 4.440e+05 (2.02e+05 2.42e+05)
              Est.  stn bbox = 5.923e+05 (2.77e+05 3.15e+05)
              cpu = 0:00:19.2 real = 0:00:19.0 mem = 2022.3M
Move report: Timing Driven Placement moves 33436 insts, mean move: 7.62 um, max move: 64.84 um
	Max move on inst (core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_60_): (378.80, 384.40) --> (322.92, 393.36)

Finished Incremental Placement (cpu=0:03:56, real=0:03:55, mem=2019.0M)
*** Starting refinePlace (0:28:19 mem=2022.3M) ***
Total net bbox length = 4.551e+05 (2.132e+05 2.420e+05) (ext = 1.426e+04)
Move report: Detail placement moves 33435 insts, mean move: 0.94 um, max move: 31.58 um
	Max move on inst (FE_OFC1415_n22370): (460.19, 53.57) --> (491.40, 53.20)
	Runtime: CPU: 0:00:05.3 REAL: 0:00:05.0 MEM: 2022.3MB
Summary Report:
Instances move: 33435 (out of 33436 movable)
Instances flipped: 1
Mean displacement: 0.94 um
Max displacement: 31.58 um (Instance: FE_OFC1415_n22370) (460.19, 53.5665) -> (491.4, 53.2)
	Length: 9 sites, height: 1 rows, site name: core, cell type: CKBD4
Total net bbox length = 4.301e+05 (1.860e+05 2.441e+05) (ext = 1.376e+04)
Runtime: CPU: 0:00:05.4 REAL: 0:00:06.0 MEM: 2022.3MB
*** Finished refinePlace (0:28:25 mem=2022.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2022.28 MB )
[NR-eGR] Read 31666 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2022.28 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31666
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=35128  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 35128 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 35128 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 5.607000e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       146( 0.15%)        58( 0.06%)         5( 0.01%)   ( 0.21%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        11( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              157( 0.02%)        58( 0.01%)         5( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.67 seconds, mem = 2022.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 123905
[NR-eGR]     M2  (2V) length: 2.566387e+05um, number of vias: 188449
[NR-eGR]     M3  (3H) length: 2.503912e+05um, number of vias: 6212
[NR-eGR]     M4  (4V) length: 6.333515e+04um, number of vias: 1143
[NR-eGR]     M5  (5H) length: 8.026400e+03um, number of vias: 507
[NR-eGR]     M6  (6V) length: 5.243200e+03um, number of vias: 65
[NR-eGR]     M7  (7H) length: 4.484000e+02um, number of vias: 88
[NR-eGR]     M8  (8V) length: 2.516000e+02um, number of vias: 0
[NR-eGR] Total length: 5.843346e+05um, number of vias: 320369
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.235870e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.89 seconds, mem = 1960.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:04:04, real=0:04:04)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1957.0M)
Extraction called for design 'fullchip' of instances=33436 and nets=35143 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1957.004M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:14:04, real = 0:14:03, mem = 1406.4M, totSessionCpu=0:28:28 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1859.14)
Total number of fetched objects 35130
End delay calculation. (MEM=1918.36 CPU=0:00:05.0 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1918.36 CPU=0:00:06.6 REAL=0:00:07.0)
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -0.201
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:28:39.6/1:06:25.4 (0.4), mem = 1918.4M
(I,S,L,T): WC_VIEW: 104.758, 23.2513, 1.27616, 129.286
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.201 TNS Slack -275.014 Density 52.97
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.068| -17.544|
|reg2reg   |-0.201|-257.470|
|HEPG      |-0.201|-257.470|
|All Paths |-0.201|-275.014|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.201|   -0.201|-257.470| -275.014|    52.97%|   0:00:00.0| 1956.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.190|   -0.190|-255.516| -273.061|    52.97%|   0:00:01.0| 1956.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -0.182|   -0.182|-253.193| -270.737|    52.97%|   0:00:03.0| 1964.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.178|   -0.178|-251.294| -268.838|    52.98%|   0:00:02.0| 1964.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.173|   -0.173|-250.332| -267.876|    52.98%|   0:00:02.0| 1964.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.168|   -0.168|-242.416| -259.960|    52.99%|   0:00:07.0| 1964.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
**INFO (INTERRUPT): The current script will stop before next command.
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
Innovus terminated by user interrupt.

*** Memory Usage v#1 (Current mem = 1952.715M, initial mem = 283.785M) ***
Innovus terminated by internal (SEGV) error/signal...
*** Stack trace:
*** Message Summary: 1656 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:29:13, real=1:07:01, mem=1952.7M) ---
