<?xml version="1.0" encoding="ISO-8859-1"?>

<node fwinfo="endpoint; width=8">

  <!-- NOTE: Since the lower nine bits of the address are passed
       straigh to the DRP side of the sysmon, one should not
       instantiate the IPBus sysmon entity below address 0x200. -->

  <!-- More details about the actual register contents can be found in
       Xilinx UG480. -->

  <node id="temp"
        description="FPGA die temperature. Conversion: (ADC_code x 503.975 / 4096.) - 273.15 [C]."
        address="0x00000000"
        mask="0x0000fff0"
        tags="conversion=(val * 503.975 / 4096.) - 273.15;C" />

  <node id="vccint"
        description="VCCINT. Conversion: (ADC_code / 4096.) * 3 [V]."
        address="0x00000001"
        mask="0x0000fff0"
        tags="conversion=(val / 4096.) * 3.;V" />

  <node id="vccaux"
        description="VCCAUX. Conversion: (ADC_code / 4096.) * 3 [V]."
        address="0x00000002"
        mask="0x0000fff0"
        tags="conversion=(val / 4096.) * 3.;V" />

  <!-- NOTE: At address 0x3 lives the VP/VN measurement, which is
       disabled on the VHDL side. -->

  <node id="vrefp"
        description="VREFP. Conversion: (ADC_code / 4096.) * 3 [V]."
        address="0x00000004"
        mask="0x0000fff0"
        tags="conversion=(val / 4096.) * 3.;V" />

  <node id="vrefn"
        description="VREFN. Conversion: (ADC_code / 4096.) * 3 [V]."
        address="0x00000005"
        mask="0x0000fff0"
        tags="conversion=(val / 4096.) * 3.;V" />

  <node id="vccbram"
        description="VCCBRAM. Conversion: (ADC_code / 4096.) * 3 [V]."
        address="0x00000006"
        mask="0x0000fff0"
        tags="conversion=(val / 4096.) * 3.;V" />

</node>
