// Seed: 195409817
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_12[1 : 1 'h0];
  ;
  specify
    (id_13 => id_14) = 1;
    (id_15 => id_16) = 1;
  endspecify
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    output tri id_2,
    input supply1 id_3,
    input uwire id_4,
    output tri0 id_5,
    input tri0 id_6,
    input tri1 id_7,
    output wire id_8,
    input wire id_9,
    output tri0 id_10,
    output logic id_11
);
  assign id_8 = -1;
  logic id_13;
  always @(posedge -1 + id_9 or posedge id_3)
    if (1) begin : LABEL_0
      id_11 <= id_9;
    end else id_11 <= -1'd0;
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14,
      id_14,
      id_14,
      id_13,
      id_13,
      id_13
  );
  assign id_0 = id_9 ^ id_9 - 1;
  wire  id_15;
  logic id_16;
  ;
endmodule
