`include "pyc_reg.v"
`include "pyc_fifo.v"

`include "pyc_byte_mem.v"

`include "pyc_sync_mem.v"
`include "pyc_sync_mem_dp.v"
`include "pyc_async_fifo.v"
`include "pyc_cdc_sync.v"

// Generated by pyc-compile (pyCircuit)
// Module: JitControlFlow

module JitControlFlow (
  input [7:0] a,
  input [7:0] b,
  output [7:0] out
);

wire [7:0] a__jit_control_flow__L7; // pyc.name="a__jit_control_flow__L7"
wire [7:0] acc__jit_control_flow__L16; // pyc.name="acc__jit_control_flow__L16"
wire [7:0] acc__jit_control_flow__L17; // pyc.name="acc__jit_control_flow__L17"
wire [7:0] acc__jit_control_flow__L18; // pyc.name="acc__jit_control_flow__L18"
wire [7:0] acc__jit_control_flow__L18_2; // pyc.name="acc__jit_control_flow__L18"
wire [7:0] acc__jit_control_flow__L18_3; // pyc.name="acc__jit_control_flow__L18"
wire [7:0] acc__jit_control_flow__L18_4; // pyc.name="acc__jit_control_flow__L18"
wire [7:0] b__jit_control_flow__L8; // pyc.name="b__jit_control_flow__L8"
wire [7:0] pyc_add_10; // op=pyc.add
wire [7:0] pyc_add_11; // op=pyc.add
wire [7:0] pyc_add_12; // op=pyc.add
wire [7:0] pyc_add_3; // op=pyc.add
wire [7:0] pyc_add_6; // op=pyc.add
wire [7:0] pyc_add_7; // op=pyc.add
wire [7:0] pyc_add_9; // op=pyc.add
wire [7:0] pyc_comb_13; // op=pyc.comb
wire [7:0] pyc_constant_1; // op=pyc.constant
wire [7:0] pyc_constant_2; // op=pyc.constant
wire [7:0] pyc_lshri_4; // op=pyc.lshri
wire [7:0] pyc_mux_8; // op=pyc.mux
wire pyc_ult_5; // op=pyc.ult
wire [7:0] x__jit_control_flow__L10; // pyc.name="x__jit_control_flow__L10"
wire [7:0] x__jit_control_flow__L11; // pyc.name="x__jit_control_flow__L11"
wire [7:0] x__jit_control_flow__L12; // pyc.name="x__jit_control_flow__L12"
wire [7:0] x__jit_control_flow__L14; // pyc.name="x__jit_control_flow__L14"

// --- Combinational (netlist)
assign pyc_constant_1 = 8'd2;
assign pyc_constant_2 = 8'd1;
assign a__jit_control_flow__L7 = a;
assign b__jit_control_flow__L8 = b;
assign pyc_add_3 = (a__jit_control_flow__L7 + b__jit_control_flow__L8);
assign pyc_lshri_4 = (pyc_add_3 >> 1);
assign x__jit_control_flow__L10 = pyc_lshri_4;
assign pyc_ult_5 = (a__jit_control_flow__L7 < b__jit_control_flow__L8);
assign pyc_add_6 = (x__jit_control_flow__L10 + pyc_constant_2);
assign x__jit_control_flow__L12 = pyc_add_6;
assign pyc_add_7 = (x__jit_control_flow__L10 + pyc_constant_1);
assign x__jit_control_flow__L14 = pyc_add_7;
assign pyc_mux_8 = (pyc_ult_5 ? x__jit_control_flow__L12 : x__jit_control_flow__L14);
assign x__jit_control_flow__L11 = pyc_mux_8;
assign acc__jit_control_flow__L16 = x__jit_control_flow__L11;
assign pyc_add_9 = (acc__jit_control_flow__L16 + pyc_constant_2);
assign acc__jit_control_flow__L18 = pyc_add_9;
assign pyc_add_10 = (acc__jit_control_flow__L18 + pyc_constant_2);
assign acc__jit_control_flow__L18_2 = pyc_add_10;
assign pyc_add_11 = (acc__jit_control_flow__L18_2 + pyc_constant_2);
assign acc__jit_control_flow__L18_3 = pyc_add_11;
assign pyc_add_12 = (acc__jit_control_flow__L18_3 + pyc_constant_2);
assign acc__jit_control_flow__L18_4 = pyc_add_12;
assign acc__jit_control_flow__L17 = acc__jit_control_flow__L18_4;
assign pyc_comb_13 = acc__jit_control_flow__L17;

assign out = pyc_comb_13;

endmodule

