// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module EnqEntry(
  input         clock,
  input         reset,
  input         io_commonIn_flush_valid,
  input         io_commonIn_flush_bits_robIdx_flag,
  input  [7:0]  io_commonIn_flush_bits_robIdx_value,
  input         io_commonIn_flush_bits_level,
  input         io_commonIn_enq_valid,
  input         io_commonIn_enq_bits_status_robIdx_flag,
  input  [7:0]  io_commonIn_enq_bits_status_robIdx_value,
  input         io_commonIn_enq_bits_status_fuType_0,
  input         io_commonIn_enq_bits_status_fuType_1,
  input         io_commonIn_enq_bits_status_fuType_6,
  input         io_commonIn_enq_bits_status_fuType_7,
  input         io_commonIn_enq_bits_status_fuType_10,
  input  [7:0]  io_commonIn_enq_bits_status_srcStatus_0_psrc,
  input  [3:0]  io_commonIn_enq_bits_status_srcStatus_0_srcType,
  input         io_commonIn_enq_bits_status_srcStatus_0_srcState,
  input  [3:0]  io_commonIn_enq_bits_status_srcStatus_0_dataSources_value,
  input  [1:0]  io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_0,
  input  [1:0]  io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_1,
  input  [1:0]  io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_2,
  input         io_commonIn_enq_bits_status_srcStatus_0_useRegCache,
  input  [4:0]  io_commonIn_enq_bits_status_srcStatus_0_regCacheIdx,
  input  [7:0]  io_commonIn_enq_bits_status_srcStatus_1_psrc,
  input  [3:0]  io_commonIn_enq_bits_status_srcStatus_1_srcType,
  input         io_commonIn_enq_bits_status_srcStatus_1_srcState,
  input  [3:0]  io_commonIn_enq_bits_status_srcStatus_1_dataSources_value,
  input  [1:0]  io_commonIn_enq_bits_status_srcStatus_1_srcLoadDependency_0,
  input  [1:0]  io_commonIn_enq_bits_status_srcStatus_1_srcLoadDependency_1,
  input  [1:0]  io_commonIn_enq_bits_status_srcStatus_1_srcLoadDependency_2,
  input         io_commonIn_enq_bits_status_srcStatus_1_useRegCache,
  input  [4:0]  io_commonIn_enq_bits_status_srcStatus_1_regCacheIdx,
  input  [31:0] io_commonIn_enq_bits_imm,
  input         io_commonIn_enq_bits_payload_preDecodeInfo_isRVC,
  input         io_commonIn_enq_bits_payload_pred_taken,
  input         io_commonIn_enq_bits_payload_ftqPtr_flag,
  input  [5:0]  io_commonIn_enq_bits_payload_ftqPtr_value,
  input  [3:0]  io_commonIn_enq_bits_payload_ftqOffset,
  input  [8:0]  io_commonIn_enq_bits_payload_fuOpType,
  input         io_commonIn_enq_bits_payload_rfWen,
  input  [3:0]  io_commonIn_enq_bits_payload_selImm,
  input  [7:0]  io_commonIn_enq_bits_payload_pdest,
  input         io_commonIn_wakeUpFromWB_3_valid,
  input         io_commonIn_wakeUpFromWB_3_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_3_bits_pdest,
  input         io_commonIn_wakeUpFromWB_2_valid,
  input         io_commonIn_wakeUpFromWB_2_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_2_bits_pdest,
  input         io_commonIn_wakeUpFromWB_1_valid,
  input         io_commonIn_wakeUpFromWB_1_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_1_bits_pdest,
  input         io_commonIn_wakeUpFromWB_0_valid,
  input         io_commonIn_wakeUpFromWB_0_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_0_bits_pdest,
  input         io_commonIn_wakeUpFromIQ_6_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_6_bits_pdest,
  input  [4:0]  io_commonIn_wakeUpFromIQ_6_bits_rcDest,
  input         io_commonIn_wakeUpFromIQ_5_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_5_bits_pdest,
  input  [4:0]  io_commonIn_wakeUpFromIQ_5_bits_rcDest,
  input         io_commonIn_wakeUpFromIQ_4_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_4_bits_pdest,
  input  [4:0]  io_commonIn_wakeUpFromIQ_4_bits_rcDest,
  input         io_commonIn_wakeUpFromIQ_3_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_3_bits_pdest,
  input  [1:0]  io_commonIn_wakeUpFromIQ_3_bits_loadDependency_0,
  input  [1:0]  io_commonIn_wakeUpFromIQ_3_bits_loadDependency_1,
  input  [1:0]  io_commonIn_wakeUpFromIQ_3_bits_loadDependency_2,
  input  [4:0]  io_commonIn_wakeUpFromIQ_3_bits_rcDest,
  input         io_commonIn_wakeUpFromIQ_2_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_2_bits_pdest,
  input  [1:0]  io_commonIn_wakeUpFromIQ_2_bits_loadDependency_0,
  input  [1:0]  io_commonIn_wakeUpFromIQ_2_bits_loadDependency_1,
  input  [1:0]  io_commonIn_wakeUpFromIQ_2_bits_loadDependency_2,
  input  [4:0]  io_commonIn_wakeUpFromIQ_2_bits_rcDest,
  input         io_commonIn_wakeUpFromIQ_1_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_1_bits_pdest,
  input  [1:0]  io_commonIn_wakeUpFromIQ_1_bits_loadDependency_0,
  input  [1:0]  io_commonIn_wakeUpFromIQ_1_bits_loadDependency_1,
  input  [1:0]  io_commonIn_wakeUpFromIQ_1_bits_loadDependency_2,
  input         io_commonIn_wakeUpFromIQ_1_bits_is0Lat,
  input  [4:0]  io_commonIn_wakeUpFromIQ_1_bits_rcDest,
  input         io_commonIn_wakeUpFromIQ_0_bits_rfWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_0_bits_pdest,
  input  [1:0]  io_commonIn_wakeUpFromIQ_0_bits_loadDependency_0,
  input  [1:0]  io_commonIn_wakeUpFromIQ_0_bits_loadDependency_1,
  input  [1:0]  io_commonIn_wakeUpFromIQ_0_bits_loadDependency_2,
  input         io_commonIn_wakeUpFromIQ_0_bits_is0Lat,
  input  [4:0]  io_commonIn_wakeUpFromIQ_0_bits_rcDest,
  input         io_commonIn_og0Cancel_0,
  input         io_commonIn_og0Cancel_2,
  input         io_commonIn_og0Cancel_4,
  input         io_commonIn_og0Cancel_6,
  input         io_commonIn_ldCancel_0_ld2Cancel,
  input         io_commonIn_ldCancel_1_ld2Cancel,
  input         io_commonIn_ldCancel_2_ld2Cancel,
  input         io_commonIn_deqSel,
  input         io_commonIn_deqPortIdxWrite,
  input         io_commonIn_issueResp_valid,
  input  [1:0]  io_commonIn_issueResp_bits_resp,
  input         io_commonIn_transSel,
  input         io_enqDelayIn1_wakeUpFromWB_3_valid,
  input         io_enqDelayIn1_wakeUpFromWB_3_bits_rfWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromWB_3_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromWB_2_valid,
  input         io_enqDelayIn1_wakeUpFromWB_2_bits_rfWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromWB_2_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromWB_1_valid,
  input         io_enqDelayIn1_wakeUpFromWB_1_bits_rfWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromWB_1_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromWB_0_valid,
  input         io_enqDelayIn1_wakeUpFromWB_0_bits_rfWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromWB_0_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromIQ_6_bits_rfWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromIQ_6_bits_pdest,
  input  [4:0]  io_enqDelayIn1_wakeUpFromIQ_6_bits_rcDest,
  input         io_enqDelayIn1_wakeUpFromIQ_5_bits_rfWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromIQ_5_bits_pdest,
  input  [4:0]  io_enqDelayIn1_wakeUpFromIQ_5_bits_rcDest,
  input         io_enqDelayIn1_wakeUpFromIQ_4_bits_rfWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromIQ_4_bits_pdest,
  input  [4:0]  io_enqDelayIn1_wakeUpFromIQ_4_bits_rcDest,
  input         io_enqDelayIn1_wakeUpFromIQ_3_bits_rfWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromIQ_3_bits_pdest,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_0,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_1,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_2,
  input  [4:0]  io_enqDelayIn1_wakeUpFromIQ_3_bits_rcDest,
  input         io_enqDelayIn1_wakeUpFromIQ_2_bits_rfWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromIQ_2_bits_pdest,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_0,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_1,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_2,
  input  [4:0]  io_enqDelayIn1_wakeUpFromIQ_2_bits_rcDest,
  input         io_enqDelayIn1_wakeUpFromIQ_1_bits_rfWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromIQ_1_bits_pdest,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_0,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_1,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_2,
  input         io_enqDelayIn1_wakeUpFromIQ_1_bits_is0Lat,
  input  [4:0]  io_enqDelayIn1_wakeUpFromIQ_1_bits_rcDest,
  input         io_enqDelayIn1_wakeUpFromIQ_0_bits_rfWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromIQ_0_bits_pdest,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_0,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_1,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_2,
  input         io_enqDelayIn1_wakeUpFromIQ_0_bits_is0Lat,
  input  [4:0]  io_enqDelayIn1_wakeUpFromIQ_0_bits_rcDest,
  input  [1:0]  io_enqDelayIn1_srcLoadDependency_0_0,
  input  [1:0]  io_enqDelayIn1_srcLoadDependency_0_1,
  input  [1:0]  io_enqDelayIn1_srcLoadDependency_0_2,
  input  [1:0]  io_enqDelayIn1_srcLoadDependency_1_0,
  input  [1:0]  io_enqDelayIn1_srcLoadDependency_1_1,
  input  [1:0]  io_enqDelayIn1_srcLoadDependency_1_2,
  input         io_enqDelayIn1_og0Cancel_0,
  input         io_enqDelayIn1_og0Cancel_2,
  input         io_enqDelayIn1_og0Cancel_4,
  input         io_enqDelayIn1_og0Cancel_6,
  input         io_enqDelayIn1_ldCancel_0_ld2Cancel,
  input         io_enqDelayIn1_ldCancel_1_ld2Cancel,
  input         io_enqDelayIn1_ldCancel_2_ld2Cancel,
  output        io_commonOut_valid,
  output        io_commonOut_issued,
  output        io_commonOut_canIssue,
  output [34:0] io_commonOut_fuType,
  output [3:0]  io_commonOut_dataSources_0_value,
  output [3:0]  io_commonOut_dataSources_1_value,
  output [2:0]  io_commonOut_exuSources_0_value,
  output [2:0]  io_commonOut_exuSources_1_value,
  output        io_commonOut_entry_bits_status_robIdx_flag,
  output [7:0]  io_commonOut_entry_bits_status_robIdx_value,
  output        io_commonOut_entry_bits_status_fuType_0,
  output        io_commonOut_entry_bits_status_fuType_1,
  output        io_commonOut_entry_bits_status_fuType_6,
  output        io_commonOut_entry_bits_status_fuType_7,
  output        io_commonOut_entry_bits_status_fuType_10,
  output [7:0]  io_commonOut_entry_bits_status_srcStatus_0_psrc,
  output [1:0]  io_commonOut_entry_bits_status_srcStatus_0_srcLoadDependency_0,
  output [1:0]  io_commonOut_entry_bits_status_srcStatus_0_srcLoadDependency_1,
  output [1:0]  io_commonOut_entry_bits_status_srcStatus_0_srcLoadDependency_2,
  output [4:0]  io_commonOut_entry_bits_status_srcStatus_0_regCacheIdx,
  output [7:0]  io_commonOut_entry_bits_status_srcStatus_1_psrc,
  output [1:0]  io_commonOut_entry_bits_status_srcStatus_1_srcLoadDependency_0,
  output [1:0]  io_commonOut_entry_bits_status_srcStatus_1_srcLoadDependency_1,
  output [1:0]  io_commonOut_entry_bits_status_srcStatus_1_srcLoadDependency_2,
  output [4:0]  io_commonOut_entry_bits_status_srcStatus_1_regCacheIdx,
  output [31:0] io_commonOut_entry_bits_imm,
  output        io_commonOut_entry_bits_payload_preDecodeInfo_isRVC,
  output        io_commonOut_entry_bits_payload_pred_taken,
  output        io_commonOut_entry_bits_payload_ftqPtr_flag,
  output [5:0]  io_commonOut_entry_bits_payload_ftqPtr_value,
  output [3:0]  io_commonOut_entry_bits_payload_ftqOffset,
  output [8:0]  io_commonOut_entry_bits_payload_fuOpType,
  output        io_commonOut_entry_bits_payload_rfWen,
  output [3:0]  io_commonOut_entry_bits_payload_selImm,
  output [7:0]  io_commonOut_entry_bits_payload_pdest,
  output        io_commonOut_cancelBypass,
  output        io_commonOut_deqPortIdxRead,
  output [1:0]  io_commonOut_issueTimerRead,
  output        io_commonOut_transEntry_valid,
  output        io_commonOut_transEntry_bits_status_robIdx_flag,
  output [7:0]  io_commonOut_transEntry_bits_status_robIdx_value,
  output        io_commonOut_transEntry_bits_status_fuType_0,
  output        io_commonOut_transEntry_bits_status_fuType_1,
  output        io_commonOut_transEntry_bits_status_fuType_6,
  output        io_commonOut_transEntry_bits_status_fuType_7,
  output        io_commonOut_transEntry_bits_status_fuType_10,
  output [7:0]  io_commonOut_transEntry_bits_status_srcStatus_0_psrc,
  output [3:0]  io_commonOut_transEntry_bits_status_srcStatus_0_srcType,
  output        io_commonOut_transEntry_bits_status_srcStatus_0_srcState,
  output [3:0]  io_commonOut_transEntry_bits_status_srcStatus_0_dataSources_value,
  output [1:0]  io_commonOut_transEntry_bits_status_srcStatus_0_srcLoadDependency_0,
  output [1:0]  io_commonOut_transEntry_bits_status_srcStatus_0_srcLoadDependency_1,
  output [1:0]  io_commonOut_transEntry_bits_status_srcStatus_0_srcLoadDependency_2,
  output [2:0]  io_commonOut_transEntry_bits_status_srcStatus_0_exuSources_value,
  output        io_commonOut_transEntry_bits_status_srcStatus_0_useRegCache,
  output [4:0]  io_commonOut_transEntry_bits_status_srcStatus_0_regCacheIdx,
  output [7:0]  io_commonOut_transEntry_bits_status_srcStatus_1_psrc,
  output [3:0]  io_commonOut_transEntry_bits_status_srcStatus_1_srcType,
  output        io_commonOut_transEntry_bits_status_srcStatus_1_srcState,
  output [3:0]  io_commonOut_transEntry_bits_status_srcStatus_1_dataSources_value,
  output [1:0]  io_commonOut_transEntry_bits_status_srcStatus_1_srcLoadDependency_0,
  output [1:0]  io_commonOut_transEntry_bits_status_srcStatus_1_srcLoadDependency_1,
  output [1:0]  io_commonOut_transEntry_bits_status_srcStatus_1_srcLoadDependency_2,
  output [2:0]  io_commonOut_transEntry_bits_status_srcStatus_1_exuSources_value,
  output        io_commonOut_transEntry_bits_status_srcStatus_1_useRegCache,
  output [4:0]  io_commonOut_transEntry_bits_status_srcStatus_1_regCacheIdx,
  output        io_commonOut_transEntry_bits_status_issued,
  output [1:0]  io_commonOut_transEntry_bits_status_issueTimer,
  output        io_commonOut_transEntry_bits_status_deqPortIdx,
  output [31:0] io_commonOut_transEntry_bits_imm,
  output        io_commonOut_transEntry_bits_payload_preDecodeInfo_isRVC,
  output        io_commonOut_transEntry_bits_payload_pred_taken,
  output        io_commonOut_transEntry_bits_payload_ftqPtr_flag,
  output [5:0]  io_commonOut_transEntry_bits_payload_ftqPtr_value,
  output [3:0]  io_commonOut_transEntry_bits_payload_ftqOffset,
  output [8:0]  io_commonOut_transEntry_bits_payload_fuOpType,
  output        io_commonOut_transEntry_bits_payload_rfWen,
  output [3:0]  io_commonOut_transEntry_bits_payload_selImm,
  output [7:0]  io_commonOut_transEntry_bits_payload_pdest
);

  wire [1:0]  currentStatus_srcStatus_1_srcLoadDependency_2;
  wire [1:0]  currentStatus_srcStatus_1_srcLoadDependency_1;
  wire [1:0]  currentStatus_srcStatus_1_srcLoadDependency_0;
  wire        currentStatus_srcStatus_1_srcState;
  wire [1:0]  currentStatus_srcStatus_0_srcLoadDependency_2;
  wire [1:0]  currentStatus_srcStatus_0_srcLoadDependency_1;
  wire [1:0]  currentStatus_srcStatus_0_srcLoadDependency_0;
  wire        currentStatus_srcStatus_0_srcState;
  wire        wakeupVec_1_3;
  wire        wakeupVec_0_3;
  wire        wakeupVec_1_2;
  wire        wakeupVec_0_2;
  wire        wakeupVec_1_1;
  wire        wakeupVec_0_1;
  wire        wakeupVec_1_0;
  wire        wakeupVec_0_0;
  wire        common_srcLoadCancelVec_1;
  wire        common_srcLoadCancelVec_0;
  wire [6:0]  _io_commonOut_exuSources_1_value_comp_io_out;
  wire [6:0]  _io_commonOut_exuSources_0_value_comp_io_out;
  wire [6:0]  _entryUpdate_status_srcStatus_1_exuSources_value_comp_io_out;
  wire [6:0]  _entryUpdate_status_srcStatus_0_exuSources_value_comp_io_out;
  wire [6:0]  _enqDelayExuSources_1_value_comp_io_out;
  wire [6:0]  _enqDelayExuSources_0_value_comp_io_out;
  reg         validReg_last_REG;
  reg         entryReg_status_robIdx_flag;
  reg  [7:0]  entryReg_status_robIdx_value;
  reg         entryReg_status_fuType_0;
  reg         entryReg_status_fuType_1;
  reg         entryReg_status_fuType_6;
  reg         entryReg_status_fuType_7;
  reg         entryReg_status_fuType_10;
  reg  [7:0]  entryReg_status_srcStatus_0_psrc;
  reg  [3:0]  entryReg_status_srcStatus_0_srcType;
  reg         entryReg_status_srcStatus_0_srcState;
  reg  [3:0]  entryReg_status_srcStatus_0_dataSources_value;
  reg  [1:0]  entryReg_status_srcStatus_0_srcLoadDependency_0;
  reg  [1:0]  entryReg_status_srcStatus_0_srcLoadDependency_1;
  reg  [1:0]  entryReg_status_srcStatus_0_srcLoadDependency_2;
  reg  [2:0]  entryReg_status_srcStatus_0_exuSources_value;
  reg         entryReg_status_srcStatus_0_useRegCache;
  reg  [4:0]  entryReg_status_srcStatus_0_regCacheIdx;
  reg  [7:0]  entryReg_status_srcStatus_1_psrc;
  reg  [3:0]  entryReg_status_srcStatus_1_srcType;
  reg         entryReg_status_srcStatus_1_srcState;
  reg  [3:0]  entryReg_status_srcStatus_1_dataSources_value;
  reg  [1:0]  entryReg_status_srcStatus_1_srcLoadDependency_0;
  reg  [1:0]  entryReg_status_srcStatus_1_srcLoadDependency_1;
  reg  [1:0]  entryReg_status_srcStatus_1_srcLoadDependency_2;
  reg  [2:0]  entryReg_status_srcStatus_1_exuSources_value;
  reg         entryReg_status_srcStatus_1_useRegCache;
  reg  [4:0]  entryReg_status_srcStatus_1_regCacheIdx;
  reg         entryReg_status_issued;
  reg  [1:0]  entryReg_status_issueTimer;
  reg         entryReg_status_deqPortIdx;
  reg  [31:0] entryReg_imm;
  reg         entryReg_payload_preDecodeInfo_isRVC;
  reg         entryReg_payload_pred_taken;
  reg         entryReg_payload_ftqPtr_flag;
  reg  [5:0]  entryReg_payload_ftqPtr_value;
  reg  [3:0]  entryReg_payload_ftqOffset;
  reg  [8:0]  entryReg_payload_fuOpType;
  reg         entryReg_payload_rfWen;
  reg  [3:0]  entryReg_payload_selImm;
  reg  [7:0]  entryReg_payload_pdest;
  reg         enqDelayValidReg_last_REG;
  wire        common_flushed =
    io_commonIn_flush_valid
    & (io_commonIn_flush_bits_level
       & {entryReg_status_robIdx_flag,
          entryReg_status_robIdx_value} == {io_commonIn_flush_bits_robIdx_flag,
                                            io_commonIn_flush_bits_robIdx_value}
       | entryReg_status_robIdx_flag ^ io_commonIn_flush_bits_robIdx_flag
       ^ entryReg_status_robIdx_value > io_commonIn_flush_bits_robIdx_value);
  wire [1:0]  _srcCancelByLoad_T = {common_srcLoadCancelVec_1, common_srcLoadCancelVec_0};
  wire        _common_srcLoadTransCancelVec_0_T_16 =
    wakeupVec_0_0
    & (io_commonIn_ldCancel_0_ld2Cancel
       & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_0[1]
       | io_commonIn_ldCancel_1_ld2Cancel
       & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_1[1]
       | io_commonIn_ldCancel_2_ld2Cancel
       & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_2[1]) | wakeupVec_0_1
    & (io_commonIn_ldCancel_0_ld2Cancel
       & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_0[1]
       | io_commonIn_ldCancel_1_ld2Cancel
       & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_1[1]
       | io_commonIn_ldCancel_2_ld2Cancel
       & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_2[1]) | wakeupVec_0_2
    & (io_commonIn_ldCancel_0_ld2Cancel
       & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_0[1]
       | io_commonIn_ldCancel_1_ld2Cancel
       & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_1[1]
       | io_commonIn_ldCancel_2_ld2Cancel
       & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_2[1]) | wakeupVec_0_3
    & (io_commonIn_ldCancel_0_ld2Cancel
       & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_0[1]
       | io_commonIn_ldCancel_1_ld2Cancel
       & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_1[1]
       | io_commonIn_ldCancel_2_ld2Cancel
       & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_2[1]);
  assign common_srcLoadCancelVec_0 =
    io_commonIn_ldCancel_0_ld2Cancel & currentStatus_srcStatus_0_srcLoadDependency_0[1]
    | io_commonIn_ldCancel_1_ld2Cancel & currentStatus_srcStatus_0_srcLoadDependency_1[1]
    | io_commonIn_ldCancel_2_ld2Cancel & currentStatus_srcStatus_0_srcLoadDependency_2[1];
  wire        _common_srcLoadTransCancelVec_1_T_16 =
    wakeupVec_1_0
    & (io_commonIn_ldCancel_0_ld2Cancel
       & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_0[1]
       | io_commonIn_ldCancel_1_ld2Cancel
       & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_1[1]
       | io_commonIn_ldCancel_2_ld2Cancel
       & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_2[1]) | wakeupVec_1_1
    & (io_commonIn_ldCancel_0_ld2Cancel
       & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_0[1]
       | io_commonIn_ldCancel_1_ld2Cancel
       & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_1[1]
       | io_commonIn_ldCancel_2_ld2Cancel
       & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_2[1]) | wakeupVec_1_2
    & (io_commonIn_ldCancel_0_ld2Cancel
       & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_0[1]
       | io_commonIn_ldCancel_1_ld2Cancel
       & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_1[1]
       | io_commonIn_ldCancel_2_ld2Cancel
       & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_2[1]) | wakeupVec_1_3
    & (io_commonIn_ldCancel_0_ld2Cancel
       & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_0[1]
       | io_commonIn_ldCancel_1_ld2Cancel
       & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_1[1]
       | io_commonIn_ldCancel_2_ld2Cancel
       & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_2[1]);
  assign common_srcLoadCancelVec_1 =
    io_commonIn_ldCancel_0_ld2Cancel & currentStatus_srcStatus_1_srcLoadDependency_0[1]
    | io_commonIn_ldCancel_1_ld2Cancel & currentStatus_srcStatus_1_srcLoadDependency_1[1]
    | io_commonIn_ldCancel_2_ld2Cancel & currentStatus_srcStatus_1_srcLoadDependency_2[1];
  wire [1:0]  common_srcLoadDependencyNext_0_0 =
    {currentStatus_srcStatus_0_srcLoadDependency_0[0], 1'h0};
  wire [1:0]  common_srcLoadDependencyNext_0_1 =
    {currentStatus_srcStatus_0_srcLoadDependency_1[0], 1'h0};
  wire [1:0]  common_srcLoadDependencyNext_0_2 =
    {currentStatus_srcStatus_0_srcLoadDependency_2[0], 1'h0};
  wire [1:0]  common_srcLoadDependencyNext_1_0 =
    {currentStatus_srcStatus_1_srcLoadDependency_0[0], 1'h0};
  wire [1:0]  common_srcLoadDependencyNext_1_1 =
    {currentStatus_srcStatus_1_srcLoadDependency_1[0], 1'h0};
  wire [1:0]  common_srcLoadDependencyNext_1_2 =
    {currentStatus_srcStatus_1_srcLoadDependency_2[0], 1'h0};
  wire        enqDelayValidRegNext =
    io_commonIn_enq_valid & (~validReg_last_REG | io_commonIn_transSel);
  wire [1:0]  hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_0 =
    {io_commonIn_wakeUpFromIQ_0_bits_loadDependency_0[0], 1'h0};
  wire [1:0]  hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_1 =
    {io_commonIn_wakeUpFromIQ_0_bits_loadDependency_1[0], 1'h0};
  wire [1:0]  hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_2 =
    {io_commonIn_wakeUpFromIQ_0_bits_loadDependency_2[0], 1'h0};
  wire [1:0]  hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_0 =
    {io_commonIn_wakeUpFromIQ_1_bits_loadDependency_0[0], 1'h0};
  wire [1:0]  hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_1 =
    {io_commonIn_wakeUpFromIQ_1_bits_loadDependency_1[0], 1'h0};
  wire [1:0]  hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_2 =
    {io_commonIn_wakeUpFromIQ_1_bits_loadDependency_2[0], 1'h0};
  wire [1:0]  hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_0 =
    {io_commonIn_wakeUpFromIQ_2_bits_loadDependency_0[0], 1'h0};
  wire [1:0]  hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_1 =
    {io_commonIn_wakeUpFromIQ_2_bits_loadDependency_1[0], 1'h0};
  wire [1:0]  hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_2 =
    {io_commonIn_wakeUpFromIQ_2_bits_loadDependency_2[0], 1'h0};
  wire [1:0]  hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_0 =
    {io_commonIn_wakeUpFromIQ_3_bits_loadDependency_0[0], 1'h0};
  wire [1:0]  hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_1 =
    {io_commonIn_wakeUpFromIQ_3_bits_loadDependency_1[0], 1'h0};
  wire [1:0]  hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_2 =
    {io_commonIn_wakeUpFromIQ_3_bits_loadDependency_2[0], 1'h0};
  assign wakeupVec_0_0 =
    io_commonIn_wakeUpFromIQ_0_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_commonIn_wakeUpFromIQ_0_bits_rfWen;
  assign wakeupVec_1_0 =
    io_commonIn_wakeUpFromIQ_0_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[0] & io_commonIn_wakeUpFromIQ_0_bits_rfWen;
  assign wakeupVec_0_1 =
    io_commonIn_wakeUpFromIQ_1_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_commonIn_wakeUpFromIQ_1_bits_rfWen;
  assign wakeupVec_1_1 =
    io_commonIn_wakeUpFromIQ_1_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[0] & io_commonIn_wakeUpFromIQ_1_bits_rfWen;
  assign wakeupVec_0_2 =
    io_commonIn_wakeUpFromIQ_2_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_commonIn_wakeUpFromIQ_2_bits_rfWen;
  assign wakeupVec_1_2 =
    io_commonIn_wakeUpFromIQ_2_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[0] & io_commonIn_wakeUpFromIQ_2_bits_rfWen;
  assign wakeupVec_0_3 =
    io_commonIn_wakeUpFromIQ_3_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_commonIn_wakeUpFromIQ_3_bits_rfWen;
  assign wakeupVec_1_3 =
    io_commonIn_wakeUpFromIQ_3_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[0] & io_commonIn_wakeUpFromIQ_3_bits_rfWen;
  wire        wakeupVec_0_4 =
    io_commonIn_wakeUpFromIQ_4_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_commonIn_wakeUpFromIQ_4_bits_rfWen;
  wire        wakeupVec_1_4 =
    io_commonIn_wakeUpFromIQ_4_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[0] & io_commonIn_wakeUpFromIQ_4_bits_rfWen;
  wire        wakeupVec_0_5 =
    io_commonIn_wakeUpFromIQ_5_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_commonIn_wakeUpFromIQ_5_bits_rfWen;
  wire        wakeupVec_1_5 =
    io_commonIn_wakeUpFromIQ_5_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[0] & io_commonIn_wakeUpFromIQ_5_bits_rfWen;
  wire        wakeupVec_0_6 =
    io_commonIn_wakeUpFromIQ_6_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_commonIn_wakeUpFromIQ_6_bits_rfWen;
  wire        wakeupVec_1_6 =
    io_commonIn_wakeUpFromIQ_6_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[0] & io_commonIn_wakeUpFromIQ_6_bits_rfWen;
  wire        cancelSel_0 =
    io_commonIn_og0Cancel_0 & io_commonIn_wakeUpFromIQ_0_bits_is0Lat;
  wire        cancelSel_1 =
    io_commonIn_og0Cancel_2 & io_commonIn_wakeUpFromIQ_1_bits_is0Lat;
  wire        hasWakeupIQ_srcWakeupByIQ_0_0 = wakeupVec_0_0 & ~cancelSel_0;
  wire        hasWakeupIQ_srcWakeupByIQ_0_1 = wakeupVec_0_1 & ~cancelSel_1;
  wire        hasWakeupIQ_srcWakeupByIQ_0_2 = wakeupVec_0_2 & ~io_commonIn_og0Cancel_4;
  wire        hasWakeupIQ_srcWakeupByIQ_0_3 = wakeupVec_0_3 & ~io_commonIn_og0Cancel_6;
  wire        hasWakeupIQ_srcWakeupByIQ_1_0 = wakeupVec_1_0 & ~cancelSel_0;
  wire        hasWakeupIQ_srcWakeupByIQ_1_1 = wakeupVec_1_1 & ~cancelSel_1;
  wire        hasWakeupIQ_srcWakeupByIQ_1_2 = wakeupVec_1_2 & ~io_commonIn_og0Cancel_4;
  wire        hasWakeupIQ_srcWakeupByIQ_1_3 = wakeupVec_1_3 & ~io_commonIn_og0Cancel_6;
  wire        wakeupVec_0_4_1 =
    io_enqDelayIn1_wakeUpFromIQ_4_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_enqDelayIn1_wakeUpFromIQ_4_bits_rfWen;
  wire        wakeupVec_1_4_1 =
    io_enqDelayIn1_wakeUpFromIQ_4_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[0] & io_enqDelayIn1_wakeUpFromIQ_4_bits_rfWen;
  wire        wakeupVec_0_5_1 =
    io_enqDelayIn1_wakeUpFromIQ_5_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_enqDelayIn1_wakeUpFromIQ_5_bits_rfWen;
  wire        wakeupVec_1_5_1 =
    io_enqDelayIn1_wakeUpFromIQ_5_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[0] & io_enqDelayIn1_wakeUpFromIQ_5_bits_rfWen;
  wire        wakeupVec_0_6_1 =
    io_enqDelayIn1_wakeUpFromIQ_6_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_enqDelayIn1_wakeUpFromIQ_6_bits_rfWen;
  wire        wakeupVec_1_6_1 =
    io_enqDelayIn1_wakeUpFromIQ_6_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[0] & io_enqDelayIn1_wakeUpFromIQ_6_bits_rfWen;
  wire        cancelSel_0_1 =
    io_enqDelayIn1_og0Cancel_0 & io_enqDelayIn1_wakeUpFromIQ_0_bits_is0Lat;
  wire        cancelSel_1_1 =
    io_enqDelayIn1_og0Cancel_2 & io_enqDelayIn1_wakeUpFromIQ_1_bits_is0Lat;
  wire        enqDelayOut1_srcWakeUpByIQVec_0_0 =
    io_enqDelayIn1_wakeUpFromIQ_0_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_enqDelayIn1_wakeUpFromIQ_0_bits_rfWen
    & ~cancelSel_0_1;
  wire        enqDelayOut1_srcWakeUpByIQVec_0_1 =
    io_enqDelayIn1_wakeUpFromIQ_1_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_enqDelayIn1_wakeUpFromIQ_1_bits_rfWen
    & ~cancelSel_1_1;
  wire        enqDelayOut1_srcWakeUpByIQVec_0_2 =
    io_enqDelayIn1_wakeUpFromIQ_2_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_enqDelayIn1_wakeUpFromIQ_2_bits_rfWen
    & ~io_enqDelayIn1_og0Cancel_4;
  wire        enqDelayOut1_srcWakeUpByIQVec_0_3 =
    io_enqDelayIn1_wakeUpFromIQ_3_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[0] & io_enqDelayIn1_wakeUpFromIQ_3_bits_rfWen
    & ~io_enqDelayIn1_og0Cancel_6;
  wire        enqDelayOut1_srcWakeUpByIQVec_1_0 =
    io_enqDelayIn1_wakeUpFromIQ_0_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[0] & io_enqDelayIn1_wakeUpFromIQ_0_bits_rfWen
    & ~cancelSel_0_1;
  wire        enqDelayOut1_srcWakeUpByIQVec_1_1 =
    io_enqDelayIn1_wakeUpFromIQ_1_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[0] & io_enqDelayIn1_wakeUpFromIQ_1_bits_rfWen
    & ~cancelSel_1_1;
  wire        enqDelayOut1_srcWakeUpByIQVec_1_2 =
    io_enqDelayIn1_wakeUpFromIQ_2_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[0] & io_enqDelayIn1_wakeUpFromIQ_2_bits_rfWen
    & ~io_enqDelayIn1_og0Cancel_4;
  wire        enqDelayOut1_srcWakeUpByIQVec_1_3 =
    io_enqDelayIn1_wakeUpFromIQ_3_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[0] & io_enqDelayIn1_wakeUpFromIQ_3_bits_rfWen
    & ~io_enqDelayIn1_og0Cancel_6;
  wire        enqDelayOut1_srcWakeUpByIQ_0 =
    (|{wakeupVec_0_6_1,
       wakeupVec_0_5_1,
       wakeupVec_0_4_1,
       enqDelayOut1_srcWakeUpByIQVec_0_3,
       enqDelayOut1_srcWakeUpByIQVec_0_2,
       enqDelayOut1_srcWakeUpByIQVec_0_1,
       enqDelayOut1_srcWakeUpByIQVec_0_0})
    & ~(enqDelayOut1_srcWakeUpByIQVec_0_0
        & (io_enqDelayIn1_ldCancel_0_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_0[1]
           | io_enqDelayIn1_ldCancel_1_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_1[1]
           | io_enqDelayIn1_ldCancel_2_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_2[1])
        | enqDelayOut1_srcWakeUpByIQVec_0_1
        & (io_enqDelayIn1_ldCancel_0_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_0[1]
           | io_enqDelayIn1_ldCancel_1_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_1[1]
           | io_enqDelayIn1_ldCancel_2_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_2[1])
        | enqDelayOut1_srcWakeUpByIQVec_0_2
        & (io_enqDelayIn1_ldCancel_0_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_0[1]
           | io_enqDelayIn1_ldCancel_1_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_1[1]
           | io_enqDelayIn1_ldCancel_2_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_2[1])
        | enqDelayOut1_srcWakeUpByIQVec_0_3
        & (io_enqDelayIn1_ldCancel_0_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_0[1]
           | io_enqDelayIn1_ldCancel_1_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_1[1]
           | io_enqDelayIn1_ldCancel_2_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_2[1]));
  wire        enqDelayOut1_srcWakeUpByIQ_1 =
    (|{wakeupVec_1_6_1,
       wakeupVec_1_5_1,
       wakeupVec_1_4_1,
       enqDelayOut1_srcWakeUpByIQVec_1_3,
       enqDelayOut1_srcWakeUpByIQVec_1_2,
       enqDelayOut1_srcWakeUpByIQVec_1_1,
       enqDelayOut1_srcWakeUpByIQVec_1_0})
    & ~(enqDelayOut1_srcWakeUpByIQVec_1_0
        & (io_enqDelayIn1_ldCancel_0_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_0[1]
           | io_enqDelayIn1_ldCancel_1_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_1[1]
           | io_enqDelayIn1_ldCancel_2_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_2[1])
        | enqDelayOut1_srcWakeUpByIQVec_1_1
        & (io_enqDelayIn1_ldCancel_0_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_0[1]
           | io_enqDelayIn1_ldCancel_1_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_1[1]
           | io_enqDelayIn1_ldCancel_2_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_2[1])
        | enqDelayOut1_srcWakeUpByIQVec_1_2
        & (io_enqDelayIn1_ldCancel_0_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_0[1]
           | io_enqDelayIn1_ldCancel_1_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_1[1]
           | io_enqDelayIn1_ldCancel_2_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_2[1])
        | enqDelayOut1_srcWakeUpByIQVec_1_3
        & (io_enqDelayIn1_ldCancel_0_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_0[1]
           | io_enqDelayIn1_ldCancel_1_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_1[1]
           | io_enqDelayIn1_ldCancel_2_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_2[1]));
  wire        enqDelayOut1_srcCancelByLoad_0 =
    io_enqDelayIn1_ldCancel_0_ld2Cancel & io_enqDelayIn1_srcLoadDependency_0_0[1]
    | io_enqDelayIn1_ldCancel_1_ld2Cancel & io_enqDelayIn1_srcLoadDependency_0_1[1]
    | io_enqDelayIn1_ldCancel_2_ld2Cancel & io_enqDelayIn1_srcLoadDependency_0_2[1];
  wire        enqDelayOut1_srcCancelByLoad_1 =
    io_enqDelayIn1_ldCancel_0_ld2Cancel & io_enqDelayIn1_srcLoadDependency_1_0[1]
    | io_enqDelayIn1_ldCancel_1_ld2Cancel & io_enqDelayIn1_srcLoadDependency_1_1[1]
    | io_enqDelayIn1_ldCancel_2_ld2Cancel & io_enqDelayIn1_srcLoadDependency_1_2[1];
  wire [1:0]  enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_0_0 =
    {io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_0[0], 1'h0};
  wire [1:0]  enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_0_1 =
    {io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_1[0], 1'h0};
  wire [1:0]  enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_0_2 =
    {io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_2[0], 1'h0};
  wire [1:0]  enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_1_0 =
    {io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_0[0], 1'h0};
  wire [1:0]  enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_1_1 =
    {io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_1[0], 1'h0};
  wire [1:0]  enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_1_2 =
    {io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_2[0], 1'h0};
  wire [1:0]  enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_2_0 =
    {io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_0[0], 1'h0};
  wire [1:0]  enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_2_1 =
    {io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_1[0], 1'h0};
  wire [1:0]  enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_2_2 =
    {io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_2[0], 1'h0};
  wire [1:0]  enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_3_0 =
    {io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_0[0], 1'h0};
  wire [1:0]  enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_3_1 =
    {io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_1[0], 1'h0};
  wire [1:0]  enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_3_2 =
    {io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_2[0], 1'h0};
  wire [2:0]  _enqDelayExuSources_0_value_T_15 =
    _enqDelayExuSources_0_value_comp_io_out[6:4]
    | _enqDelayExuSources_0_value_comp_io_out[2:0];
  wire [2:0]  enqDelayExuSources_0_value =
    {|(_enqDelayExuSources_0_value_comp_io_out[6:3]),
     |(_enqDelayExuSources_0_value_T_15[2:1]),
     _enqDelayExuSources_0_value_T_15[2] | _enqDelayExuSources_0_value_T_15[0]};
  wire        enqDelay1WakeupRC =
    (enqDelayOut1_srcWakeUpByIQVec_0_0 | enqDelayOut1_srcWakeUpByIQVec_0_1
     | enqDelayOut1_srcWakeUpByIQVec_0_2 | enqDelayOut1_srcWakeUpByIQVec_0_3
     | wakeupVec_0_4_1 | wakeupVec_0_5_1 | wakeupVec_0_6_1)
    & entryReg_status_srcStatus_0_srcType[0];
  wire [4:0]  enqDelay1WakeupRCIdx =
    (enqDelayOut1_srcWakeUpByIQVec_0_0 ? io_enqDelayIn1_wakeUpFromIQ_0_bits_rcDest : 5'h0)
    | (enqDelayOut1_srcWakeUpByIQVec_0_1
         ? io_enqDelayIn1_wakeUpFromIQ_1_bits_rcDest
         : 5'h0)
    | (enqDelayOut1_srcWakeUpByIQVec_0_2
         ? io_enqDelayIn1_wakeUpFromIQ_2_bits_rcDest
         : 5'h0)
    | (enqDelayOut1_srcWakeUpByIQVec_0_3
         ? io_enqDelayIn1_wakeUpFromIQ_3_bits_rcDest
         : 5'h0) | (wakeupVec_0_4_1 ? io_enqDelayIn1_wakeUpFromIQ_4_bits_rcDest : 5'h0)
    | (wakeupVec_0_5_1 ? io_enqDelayIn1_wakeUpFromIQ_5_bits_rcDest : 5'h0)
    | (wakeupVec_0_6_1 ? io_enqDelayIn1_wakeUpFromIQ_6_bits_rcDest : 5'h0);
  wire [2:0]  _enqDelayExuSources_1_value_T_15 =
    _enqDelayExuSources_1_value_comp_io_out[6:4]
    | _enqDelayExuSources_1_value_comp_io_out[2:0];
  wire [2:0]  enqDelayExuSources_1_value =
    {|(_enqDelayExuSources_1_value_comp_io_out[6:3]),
     |(_enqDelayExuSources_1_value_T_15[2:1]),
     _enqDelayExuSources_1_value_T_15[2] | _enqDelayExuSources_1_value_T_15[0]};
  wire        enqDelay1WakeupRC_1 =
    (enqDelayOut1_srcWakeUpByIQVec_1_0 | enqDelayOut1_srcWakeUpByIQVec_1_1
     | enqDelayOut1_srcWakeUpByIQVec_1_2 | enqDelayOut1_srcWakeUpByIQVec_1_3
     | wakeupVec_1_4_1 | wakeupVec_1_5_1 | wakeupVec_1_6_1)
    & entryReg_status_srcStatus_1_srcType[0];
  wire [4:0]  enqDelay1WakeupRCIdx_1 =
    (enqDelayOut1_srcWakeUpByIQVec_1_0 ? io_enqDelayIn1_wakeUpFromIQ_0_bits_rcDest : 5'h0)
    | (enqDelayOut1_srcWakeUpByIQVec_1_1
         ? io_enqDelayIn1_wakeUpFromIQ_1_bits_rcDest
         : 5'h0)
    | (enqDelayOut1_srcWakeUpByIQVec_1_2
         ? io_enqDelayIn1_wakeUpFromIQ_2_bits_rcDest
         : 5'h0)
    | (enqDelayOut1_srcWakeUpByIQVec_1_3
         ? io_enqDelayIn1_wakeUpFromIQ_3_bits_rcDest
         : 5'h0) | (wakeupVec_1_4_1 ? io_enqDelayIn1_wakeUpFromIQ_4_bits_rcDest : 5'h0)
    | (wakeupVec_1_5_1 ? io_enqDelayIn1_wakeUpFromIQ_5_bits_rcDest : 5'h0)
    | (wakeupVec_1_6_1 ? io_enqDelayIn1_wakeUpFromIQ_6_bits_rcDest : 5'h0);
  assign currentStatus_srcStatus_0_srcState =
    enqDelayValidReg_last_REG
      ? ~enqDelayOut1_srcCancelByLoad_0 & entryReg_status_srcStatus_0_srcState
        | io_enqDelayIn1_wakeUpFromWB_0_bits_pdest == entryReg_status_srcStatus_0_psrc
        & entryReg_status_srcStatus_0_srcType[0]
        & io_enqDelayIn1_wakeUpFromWB_0_bits_rfWen & io_enqDelayIn1_wakeUpFromWB_0_valid
        | io_enqDelayIn1_wakeUpFromWB_1_bits_pdest == entryReg_status_srcStatus_0_psrc
        & entryReg_status_srcStatus_0_srcType[0]
        & io_enqDelayIn1_wakeUpFromWB_1_bits_rfWen & io_enqDelayIn1_wakeUpFromWB_1_valid
        | io_enqDelayIn1_wakeUpFromWB_2_bits_pdest == entryReg_status_srcStatus_0_psrc
        & entryReg_status_srcStatus_0_srcType[0]
        & io_enqDelayIn1_wakeUpFromWB_2_bits_rfWen & io_enqDelayIn1_wakeUpFromWB_2_valid
        | io_enqDelayIn1_wakeUpFromWB_3_bits_pdest == entryReg_status_srcStatus_0_psrc
        & entryReg_status_srcStatus_0_srcType[0]
        & io_enqDelayIn1_wakeUpFromWB_3_bits_rfWen & io_enqDelayIn1_wakeUpFromWB_3_valid
        | enqDelayOut1_srcWakeUpByIQ_0
      : entryReg_status_srcStatus_0_srcState;
  wire        _GEN = enqDelayValidReg_last_REG & enqDelayOut1_srcWakeUpByIQ_0;
  wire [3:0]  currentStatus_srcStatus_0_dataSources_value =
    _GEN ? 4'h2 : entryReg_status_srcStatus_0_dataSources_value;
  wire        _GEN_0 =
    enqDelayValidReg_last_REG
    & (|{wakeupVec_0_6_1,
         wakeupVec_0_5_1,
         wakeupVec_0_4_1,
         enqDelayOut1_srcWakeUpByIQVec_0_3,
         enqDelayOut1_srcWakeUpByIQVec_0_2,
         enqDelayOut1_srcWakeUpByIQVec_0_1,
         enqDelayOut1_srcWakeUpByIQVec_0_0});
  assign currentStatus_srcStatus_0_srcLoadDependency_0 =
    _GEN_0
      ? (enqDelayOut1_srcWakeUpByIQVec_0_0
           ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_0_0
           : 2'h0)
        | (enqDelayOut1_srcWakeUpByIQVec_0_1
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_1_0
             : 2'h0)
        | (enqDelayOut1_srcWakeUpByIQVec_0_2
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_2_0
             : 2'h0)
        | (enqDelayOut1_srcWakeUpByIQVec_0_3
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_3_0
             : 2'h0) | {1'h0, wakeupVec_0_4_1}
      : entryReg_status_srcStatus_0_srcLoadDependency_0;
  assign currentStatus_srcStatus_0_srcLoadDependency_1 =
    _GEN_0
      ? (enqDelayOut1_srcWakeUpByIQVec_0_0
           ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_0_1
           : 2'h0)
        | (enqDelayOut1_srcWakeUpByIQVec_0_1
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_1_1
             : 2'h0)
        | (enqDelayOut1_srcWakeUpByIQVec_0_2
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_2_1
             : 2'h0)
        | (enqDelayOut1_srcWakeUpByIQVec_0_3
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_3_1
             : 2'h0) | {1'h0, wakeupVec_0_5_1}
      : entryReg_status_srcStatus_0_srcLoadDependency_1;
  assign currentStatus_srcStatus_0_srcLoadDependency_2 =
    _GEN_0
      ? (enqDelayOut1_srcWakeUpByIQVec_0_0
           ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_0_2
           : 2'h0)
        | (enqDelayOut1_srcWakeUpByIQVec_0_1
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_1_2
             : 2'h0)
        | (enqDelayOut1_srcWakeUpByIQVec_0_2
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_2_2
             : 2'h0)
        | (enqDelayOut1_srcWakeUpByIQVec_0_3
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_3_2
             : 2'h0) | {1'h0, wakeupVec_0_6_1}
      : entryReg_status_srcStatus_0_srcLoadDependency_2;
  wire        currentStatus_srcStatus_0_useRegCache =
    enqDelayValidReg_last_REG
      ? entryReg_status_srcStatus_0_useRegCache
        & ~(enqDelayOut1_srcCancelByLoad_0 | io_enqDelayIn1_wakeUpFromIQ_0_bits_rfWen
            & io_enqDelayIn1_wakeUpFromIQ_0_bits_rcDest == entryReg_status_srcStatus_0_regCacheIdx
            | io_enqDelayIn1_wakeUpFromIQ_1_bits_rfWen
            & io_enqDelayIn1_wakeUpFromIQ_1_bits_rcDest == entryReg_status_srcStatus_0_regCacheIdx
            | io_enqDelayIn1_wakeUpFromIQ_2_bits_rfWen
            & io_enqDelayIn1_wakeUpFromIQ_2_bits_rcDest == entryReg_status_srcStatus_0_regCacheIdx
            | io_enqDelayIn1_wakeUpFromIQ_3_bits_rfWen
            & io_enqDelayIn1_wakeUpFromIQ_3_bits_rcDest == entryReg_status_srcStatus_0_regCacheIdx
            | io_enqDelayIn1_wakeUpFromIQ_4_bits_rfWen
            & io_enqDelayIn1_wakeUpFromIQ_4_bits_rcDest == entryReg_status_srcStatus_0_regCacheIdx
            | io_enqDelayIn1_wakeUpFromIQ_5_bits_rfWen
            & io_enqDelayIn1_wakeUpFromIQ_5_bits_rcDest == entryReg_status_srcStatus_0_regCacheIdx
            | io_enqDelayIn1_wakeUpFromIQ_6_bits_rfWen
            & io_enqDelayIn1_wakeUpFromIQ_6_bits_rcDest == entryReg_status_srcStatus_0_regCacheIdx)
        | enqDelay1WakeupRC
      : entryReg_status_srcStatus_0_useRegCache;
  wire        _GEN_1 = enqDelayValidReg_last_REG & enqDelay1WakeupRC;
  wire [4:0]  currentStatus_srcStatus_0_regCacheIdx =
    _GEN_1 ? enqDelay1WakeupRCIdx : entryReg_status_srcStatus_0_regCacheIdx;
  assign currentStatus_srcStatus_1_srcState =
    enqDelayValidReg_last_REG
      ? ~enqDelayOut1_srcCancelByLoad_1 & entryReg_status_srcStatus_1_srcState
        | io_enqDelayIn1_wakeUpFromWB_0_bits_pdest == entryReg_status_srcStatus_1_psrc
        & entryReg_status_srcStatus_1_srcType[0]
        & io_enqDelayIn1_wakeUpFromWB_0_bits_rfWen & io_enqDelayIn1_wakeUpFromWB_0_valid
        | io_enqDelayIn1_wakeUpFromWB_1_bits_pdest == entryReg_status_srcStatus_1_psrc
        & entryReg_status_srcStatus_1_srcType[0]
        & io_enqDelayIn1_wakeUpFromWB_1_bits_rfWen & io_enqDelayIn1_wakeUpFromWB_1_valid
        | io_enqDelayIn1_wakeUpFromWB_2_bits_pdest == entryReg_status_srcStatus_1_psrc
        & entryReg_status_srcStatus_1_srcType[0]
        & io_enqDelayIn1_wakeUpFromWB_2_bits_rfWen & io_enqDelayIn1_wakeUpFromWB_2_valid
        | io_enqDelayIn1_wakeUpFromWB_3_bits_pdest == entryReg_status_srcStatus_1_psrc
        & entryReg_status_srcStatus_1_srcType[0]
        & io_enqDelayIn1_wakeUpFromWB_3_bits_rfWen & io_enqDelayIn1_wakeUpFromWB_3_valid
        | enqDelayOut1_srcWakeUpByIQ_1
      : entryReg_status_srcStatus_1_srcState;
  wire        _GEN_2 = enqDelayValidReg_last_REG & enqDelayOut1_srcWakeUpByIQ_1;
  wire [3:0]  currentStatus_srcStatus_1_dataSources_value =
    _GEN_2 ? 4'h2 : entryReg_status_srcStatus_1_dataSources_value;
  wire        _GEN_3 =
    enqDelayValidReg_last_REG
    & (|{wakeupVec_1_6_1,
         wakeupVec_1_5_1,
         wakeupVec_1_4_1,
         enqDelayOut1_srcWakeUpByIQVec_1_3,
         enqDelayOut1_srcWakeUpByIQVec_1_2,
         enqDelayOut1_srcWakeUpByIQVec_1_1,
         enqDelayOut1_srcWakeUpByIQVec_1_0});
  assign currentStatus_srcStatus_1_srcLoadDependency_0 =
    _GEN_3
      ? (enqDelayOut1_srcWakeUpByIQVec_1_0
           ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_0_0
           : 2'h0)
        | (enqDelayOut1_srcWakeUpByIQVec_1_1
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_1_0
             : 2'h0)
        | (enqDelayOut1_srcWakeUpByIQVec_1_2
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_2_0
             : 2'h0)
        | (enqDelayOut1_srcWakeUpByIQVec_1_3
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_3_0
             : 2'h0) | {1'h0, wakeupVec_1_4_1}
      : entryReg_status_srcStatus_1_srcLoadDependency_0;
  assign currentStatus_srcStatus_1_srcLoadDependency_1 =
    _GEN_3
      ? (enqDelayOut1_srcWakeUpByIQVec_1_0
           ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_0_1
           : 2'h0)
        | (enqDelayOut1_srcWakeUpByIQVec_1_1
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_1_1
             : 2'h0)
        | (enqDelayOut1_srcWakeUpByIQVec_1_2
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_2_1
             : 2'h0)
        | (enqDelayOut1_srcWakeUpByIQVec_1_3
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_3_1
             : 2'h0) | {1'h0, wakeupVec_1_5_1}
      : entryReg_status_srcStatus_1_srcLoadDependency_1;
  assign currentStatus_srcStatus_1_srcLoadDependency_2 =
    _GEN_3
      ? (enqDelayOut1_srcWakeUpByIQVec_1_0
           ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_0_2
           : 2'h0)
        | (enqDelayOut1_srcWakeUpByIQVec_1_1
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_1_2
             : 2'h0)
        | (enqDelayOut1_srcWakeUpByIQVec_1_2
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_2_2
             : 2'h0)
        | (enqDelayOut1_srcWakeUpByIQVec_1_3
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_3_2
             : 2'h0) | {1'h0, wakeupVec_1_6_1}
      : entryReg_status_srcStatus_1_srcLoadDependency_2;
  wire        currentStatus_srcStatus_1_useRegCache =
    enqDelayValidReg_last_REG
      ? entryReg_status_srcStatus_1_useRegCache
        & ~(enqDelayOut1_srcCancelByLoad_1 | io_enqDelayIn1_wakeUpFromIQ_0_bits_rfWen
            & io_enqDelayIn1_wakeUpFromIQ_0_bits_rcDest == entryReg_status_srcStatus_1_regCacheIdx
            | io_enqDelayIn1_wakeUpFromIQ_1_bits_rfWen
            & io_enqDelayIn1_wakeUpFromIQ_1_bits_rcDest == entryReg_status_srcStatus_1_regCacheIdx
            | io_enqDelayIn1_wakeUpFromIQ_2_bits_rfWen
            & io_enqDelayIn1_wakeUpFromIQ_2_bits_rcDest == entryReg_status_srcStatus_1_regCacheIdx
            | io_enqDelayIn1_wakeUpFromIQ_3_bits_rfWen
            & io_enqDelayIn1_wakeUpFromIQ_3_bits_rcDest == entryReg_status_srcStatus_1_regCacheIdx
            | io_enqDelayIn1_wakeUpFromIQ_4_bits_rfWen
            & io_enqDelayIn1_wakeUpFromIQ_4_bits_rcDest == entryReg_status_srcStatus_1_regCacheIdx
            | io_enqDelayIn1_wakeUpFromIQ_5_bits_rfWen
            & io_enqDelayIn1_wakeUpFromIQ_5_bits_rcDest == entryReg_status_srcStatus_1_regCacheIdx
            | io_enqDelayIn1_wakeUpFromIQ_6_bits_rfWen
            & io_enqDelayIn1_wakeUpFromIQ_6_bits_rcDest == entryReg_status_srcStatus_1_regCacheIdx)
        | enqDelay1WakeupRC_1
      : entryReg_status_srcStatus_1_useRegCache;
  wire        _GEN_4 = enqDelayValidReg_last_REG & enqDelay1WakeupRC_1;
  wire [4:0]  currentStatus_srcStatus_1_regCacheIdx =
    _GEN_4 ? enqDelay1WakeupRCIdx_1 : entryReg_status_srcStatus_1_regCacheIdx;
  wire [2:0]  currentStatus_srcStatus_0_exuSources_value =
    enqDelayValidReg_last_REG
      ? enqDelayExuSources_0_value
      : entryReg_status_srcStatus_0_exuSources_value;
  wire [2:0]  currentStatus_srcStatus_1_exuSources_value =
    enqDelayValidReg_last_REG
      ? enqDelayExuSources_1_value
      : entryReg_status_srcStatus_1_exuSources_value;
  wire        wakeupByIQ =
    (|{wakeupVec_0_6,
       wakeupVec_0_5,
       wakeupVec_0_4,
       hasWakeupIQ_srcWakeupByIQ_0_3,
       hasWakeupIQ_srcWakeupByIQ_0_2,
       hasWakeupIQ_srcWakeupByIQ_0_1,
       hasWakeupIQ_srcWakeupByIQ_0_0}) & ~_common_srcLoadTransCancelVec_0_T_16;
  wire        entryUpdate_status_srcStatus_0_srcState =
    currentStatus_srcStatus_0_srcState & ~common_srcLoadCancelVec_0
    | (|{io_commonIn_wakeUpFromWB_3_bits_pdest == entryReg_status_srcStatus_0_psrc
           & entryReg_status_srcStatus_0_srcType[0]
           & io_commonIn_wakeUpFromWB_3_bits_rfWen & io_commonIn_wakeUpFromWB_3_valid,
         io_commonIn_wakeUpFromWB_2_bits_pdest == entryReg_status_srcStatus_0_psrc
           & entryReg_status_srcStatus_0_srcType[0]
           & io_commonIn_wakeUpFromWB_2_bits_rfWen & io_commonIn_wakeUpFromWB_2_valid,
         io_commonIn_wakeUpFromWB_1_bits_pdest == entryReg_status_srcStatus_0_psrc
           & entryReg_status_srcStatus_0_srcType[0]
           & io_commonIn_wakeUpFromWB_1_bits_rfWen & io_commonIn_wakeUpFromWB_1_valid,
         io_commonIn_wakeUpFromWB_0_bits_pdest == entryReg_status_srcStatus_0_psrc
           & entryReg_status_srcStatus_0_srcType[0]
           & io_commonIn_wakeUpFromWB_0_bits_rfWen & io_commonIn_wakeUpFromWB_0_valid})
    | wakeupByIQ;
  wire        _entryUpdate_status_srcStatus_0_dataSources_value_T =
    currentStatus_srcStatus_0_dataSources_value == 4'h2;
  wire [6:0]  _entryUpdate_status_srcStatus_0_exuSources_value_T =
    {wakeupVec_0_6,
     wakeupVec_0_5,
     wakeupVec_0_4,
     hasWakeupIQ_srcWakeupByIQ_0_3,
     hasWakeupIQ_srcWakeupByIQ_0_2,
     hasWakeupIQ_srcWakeupByIQ_0_1,
     hasWakeupIQ_srcWakeupByIQ_0_0};
  wire [2:0]  _entryUpdate_status_srcStatus_0_exuSources_value_T_17 =
    _entryUpdate_status_srcStatus_0_exuSources_value_comp_io_out[6:4]
    | _entryUpdate_status_srcStatus_0_exuSources_value_comp_io_out[2:0];
  wire [2:0]  _entryUpdate_status_srcStatus_0_exuSources_value_T_22 =
    {|(_entryUpdate_status_srcStatus_0_exuSources_value_comp_io_out[6:3]),
     |(_entryUpdate_status_srcStatus_0_exuSources_value_T_17[2:1]),
     _entryUpdate_status_srcStatus_0_exuSources_value_T_17[2]
       | _entryUpdate_status_srcStatus_0_exuSources_value_T_17[0]};
  wire [1:0]  _GEN_5 =
    (hasWakeupIQ_srcWakeupByIQ_0_0
       ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_0
       : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_1
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_0
         : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_2
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_0
         : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_3
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_0
         : 2'h0) | {1'h0, wakeupVec_0_4};
  wire [1:0]  _GEN_6 =
    (hasWakeupIQ_srcWakeupByIQ_0_0
       ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_1
       : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_1
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_1
         : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_2
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_1
         : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_3
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_1
         : 2'h0) | {1'h0, wakeupVec_0_5};
  wire [1:0]  _GEN_7 =
    (hasWakeupIQ_srcWakeupByIQ_0_0
       ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_2
       : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_1
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_2
         : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_2
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_2
         : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_3
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_2
         : 2'h0) | {1'h0, wakeupVec_0_6};
  wire        wakeupRC =
    (hasWakeupIQ_srcWakeupByIQ_0_0 | hasWakeupIQ_srcWakeupByIQ_0_1
     | hasWakeupIQ_srcWakeupByIQ_0_2 | hasWakeupIQ_srcWakeupByIQ_0_3 | wakeupVec_0_4
     | wakeupVec_0_5 | wakeupVec_0_6) & entryReg_status_srcStatus_0_srcType[0];
  wire [4:0]  wakeupRCIdx =
    (hasWakeupIQ_srcWakeupByIQ_0_0 ? io_commonIn_wakeUpFromIQ_0_bits_rcDest : 5'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_1 ? io_commonIn_wakeUpFromIQ_1_bits_rcDest : 5'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_2 ? io_commonIn_wakeUpFromIQ_2_bits_rcDest : 5'h0)
    | (hasWakeupIQ_srcWakeupByIQ_0_3 ? io_commonIn_wakeUpFromIQ_3_bits_rcDest : 5'h0)
    | (wakeupVec_0_4 ? io_commonIn_wakeUpFromIQ_4_bits_rcDest : 5'h0)
    | (wakeupVec_0_5 ? io_commonIn_wakeUpFromIQ_5_bits_rcDest : 5'h0)
    | (wakeupVec_0_6 ? io_commonIn_wakeUpFromIQ_6_bits_rcDest : 5'h0);
  wire        entryUpdate_status_srcStatus_0_useRegCache =
    currentStatus_srcStatus_0_useRegCache
    & ~(common_srcLoadCancelVec_0 | io_commonIn_wakeUpFromIQ_0_bits_rfWen
        & io_commonIn_wakeUpFromIQ_0_bits_rcDest == currentStatus_srcStatus_0_regCacheIdx
        | io_commonIn_wakeUpFromIQ_1_bits_rfWen
        & io_commonIn_wakeUpFromIQ_1_bits_rcDest == currentStatus_srcStatus_0_regCacheIdx
        | io_commonIn_wakeUpFromIQ_2_bits_rfWen
        & io_commonIn_wakeUpFromIQ_2_bits_rcDest == currentStatus_srcStatus_0_regCacheIdx
        | io_commonIn_wakeUpFromIQ_3_bits_rfWen
        & io_commonIn_wakeUpFromIQ_3_bits_rcDest == currentStatus_srcStatus_0_regCacheIdx
        | io_commonIn_wakeUpFromIQ_4_bits_rfWen
        & io_commonIn_wakeUpFromIQ_4_bits_rcDest == currentStatus_srcStatus_0_regCacheIdx
        | io_commonIn_wakeUpFromIQ_5_bits_rfWen
        & io_commonIn_wakeUpFromIQ_5_bits_rcDest == currentStatus_srcStatus_0_regCacheIdx
        | io_commonIn_wakeUpFromIQ_6_bits_rfWen
        & io_commonIn_wakeUpFromIQ_6_bits_rcDest == currentStatus_srcStatus_0_regCacheIdx)
    | wakeupRC;
  wire        wakeupByIQ_1 =
    (|{wakeupVec_1_6,
       wakeupVec_1_5,
       wakeupVec_1_4,
       hasWakeupIQ_srcWakeupByIQ_1_3,
       hasWakeupIQ_srcWakeupByIQ_1_2,
       hasWakeupIQ_srcWakeupByIQ_1_1,
       hasWakeupIQ_srcWakeupByIQ_1_0}) & ~_common_srcLoadTransCancelVec_1_T_16;
  wire        entryUpdate_status_srcStatus_1_srcState =
    currentStatus_srcStatus_1_srcState & ~common_srcLoadCancelVec_1
    | (|{io_commonIn_wakeUpFromWB_3_bits_pdest == entryReg_status_srcStatus_1_psrc
           & entryReg_status_srcStatus_1_srcType[0]
           & io_commonIn_wakeUpFromWB_3_bits_rfWen & io_commonIn_wakeUpFromWB_3_valid,
         io_commonIn_wakeUpFromWB_2_bits_pdest == entryReg_status_srcStatus_1_psrc
           & entryReg_status_srcStatus_1_srcType[0]
           & io_commonIn_wakeUpFromWB_2_bits_rfWen & io_commonIn_wakeUpFromWB_2_valid,
         io_commonIn_wakeUpFromWB_1_bits_pdest == entryReg_status_srcStatus_1_psrc
           & entryReg_status_srcStatus_1_srcType[0]
           & io_commonIn_wakeUpFromWB_1_bits_rfWen & io_commonIn_wakeUpFromWB_1_valid,
         io_commonIn_wakeUpFromWB_0_bits_pdest == entryReg_status_srcStatus_1_psrc
           & entryReg_status_srcStatus_1_srcType[0]
           & io_commonIn_wakeUpFromWB_0_bits_rfWen & io_commonIn_wakeUpFromWB_0_valid})
    | wakeupByIQ_1;
  wire        _entryUpdate_status_srcStatus_1_dataSources_value_T =
    currentStatus_srcStatus_1_dataSources_value == 4'h2;
  wire [6:0]  _entryUpdate_status_srcStatus_1_exuSources_value_T =
    {wakeupVec_1_6,
     wakeupVec_1_5,
     wakeupVec_1_4,
     hasWakeupIQ_srcWakeupByIQ_1_3,
     hasWakeupIQ_srcWakeupByIQ_1_2,
     hasWakeupIQ_srcWakeupByIQ_1_1,
     hasWakeupIQ_srcWakeupByIQ_1_0};
  wire [2:0]  _entryUpdate_status_srcStatus_1_exuSources_value_T_17 =
    _entryUpdate_status_srcStatus_1_exuSources_value_comp_io_out[6:4]
    | _entryUpdate_status_srcStatus_1_exuSources_value_comp_io_out[2:0];
  wire [2:0]  _entryUpdate_status_srcStatus_1_exuSources_value_T_22 =
    {|(_entryUpdate_status_srcStatus_1_exuSources_value_comp_io_out[6:3]),
     |(_entryUpdate_status_srcStatus_1_exuSources_value_T_17[2:1]),
     _entryUpdate_status_srcStatus_1_exuSources_value_T_17[2]
       | _entryUpdate_status_srcStatus_1_exuSources_value_T_17[0]};
  wire [1:0]  _GEN_8 =
    (hasWakeupIQ_srcWakeupByIQ_1_0
       ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_0
       : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_1_1
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_0
         : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_1_2
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_0
         : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_1_3
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_0
         : 2'h0) | {1'h0, wakeupVec_1_4};
  wire [1:0]  _GEN_9 =
    (hasWakeupIQ_srcWakeupByIQ_1_0
       ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_1
       : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_1_1
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_1
         : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_1_2
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_1
         : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_1_3
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_1
         : 2'h0) | {1'h0, wakeupVec_1_5};
  wire [1:0]  _GEN_10 =
    (hasWakeupIQ_srcWakeupByIQ_1_0
       ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_2
       : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_1_1
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_2
         : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_1_2
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_2
         : 2'h0)
    | (hasWakeupIQ_srcWakeupByIQ_1_3
         ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_2
         : 2'h0) | {1'h0, wakeupVec_1_6};
  wire        wakeupRC_1 =
    (hasWakeupIQ_srcWakeupByIQ_1_0 | hasWakeupIQ_srcWakeupByIQ_1_1
     | hasWakeupIQ_srcWakeupByIQ_1_2 | hasWakeupIQ_srcWakeupByIQ_1_3 | wakeupVec_1_4
     | wakeupVec_1_5 | wakeupVec_1_6) & entryReg_status_srcStatus_1_srcType[0];
  wire [4:0]  wakeupRCIdx_1 =
    (hasWakeupIQ_srcWakeupByIQ_1_0 ? io_commonIn_wakeUpFromIQ_0_bits_rcDest : 5'h0)
    | (hasWakeupIQ_srcWakeupByIQ_1_1 ? io_commonIn_wakeUpFromIQ_1_bits_rcDest : 5'h0)
    | (hasWakeupIQ_srcWakeupByIQ_1_2 ? io_commonIn_wakeUpFromIQ_2_bits_rcDest : 5'h0)
    | (hasWakeupIQ_srcWakeupByIQ_1_3 ? io_commonIn_wakeUpFromIQ_3_bits_rcDest : 5'h0)
    | (wakeupVec_1_4 ? io_commonIn_wakeUpFromIQ_4_bits_rcDest : 5'h0)
    | (wakeupVec_1_5 ? io_commonIn_wakeUpFromIQ_5_bits_rcDest : 5'h0)
    | (wakeupVec_1_6 ? io_commonIn_wakeUpFromIQ_6_bits_rcDest : 5'h0);
  wire        entryUpdate_status_srcStatus_1_useRegCache =
    currentStatus_srcStatus_1_useRegCache
    & ~(common_srcLoadCancelVec_1 | io_commonIn_wakeUpFromIQ_0_bits_rfWen
        & io_commonIn_wakeUpFromIQ_0_bits_rcDest == currentStatus_srcStatus_1_regCacheIdx
        | io_commonIn_wakeUpFromIQ_1_bits_rfWen
        & io_commonIn_wakeUpFromIQ_1_bits_rcDest == currentStatus_srcStatus_1_regCacheIdx
        | io_commonIn_wakeUpFromIQ_2_bits_rfWen
        & io_commonIn_wakeUpFromIQ_2_bits_rcDest == currentStatus_srcStatus_1_regCacheIdx
        | io_commonIn_wakeUpFromIQ_3_bits_rfWen
        & io_commonIn_wakeUpFromIQ_3_bits_rcDest == currentStatus_srcStatus_1_regCacheIdx
        | io_commonIn_wakeUpFromIQ_4_bits_rfWen
        & io_commonIn_wakeUpFromIQ_4_bits_rcDest == currentStatus_srcStatus_1_regCacheIdx
        | io_commonIn_wakeUpFromIQ_5_bits_rfWen
        & io_commonIn_wakeUpFromIQ_5_bits_rcDest == currentStatus_srcStatus_1_regCacheIdx
        | io_commonIn_wakeUpFromIQ_6_bits_rfWen
        & io_commonIn_wakeUpFromIQ_6_bits_rcDest == currentStatus_srcStatus_1_regCacheIdx)
    | wakeupRC_1;
  wire        entryUpdate_status_issued =
    io_commonIn_deqSel
    & {(|{wakeupVec_1_6,
          wakeupVec_1_5,
          wakeupVec_1_4,
          wakeupVec_1_3,
          wakeupVec_1_2,
          wakeupVec_1_1,
          wakeupVec_1_0})
         ? _common_srcLoadTransCancelVec_1_T_16
         : common_srcLoadCancelVec_1,
       (|{wakeupVec_0_6,
          wakeupVec_0_5,
          wakeupVec_0_4,
          wakeupVec_0_3,
          wakeupVec_0_2,
          wakeupVec_0_1,
          wakeupVec_0_0})
         ? _common_srcLoadTransCancelVec_0_T_16
         : common_srcLoadCancelVec_0} == 2'h0
    | ~((|_srcCancelByLoad_T) | io_commonIn_issueResp_valid
        & io_commonIn_issueResp_bits_resp == 2'h0) & entryReg_status_issued;
  wire [1:0]  _entryUpdate_status_issueTimer_T_1 = 2'(entryReg_status_issueTimer + 2'h1);
  wire        entryUpdate_status_deqPortIdx =
    io_commonIn_deqSel
      ? io_commonIn_deqPortIdxWrite
      : entryReg_status_issued & entryReg_status_deqPortIdx;
  wire [2:0]  _io_commonOut_exuSources_0_value_T_17 =
    _io_commonOut_exuSources_0_value_comp_io_out[6:4]
    | _io_commonOut_exuSources_0_value_comp_io_out[2:0];
  wire [2:0]  _io_commonOut_exuSources_1_value_T_17 =
    _io_commonOut_exuSources_1_value_comp_io_out[6:4]
    | _io_commonOut_exuSources_1_value_comp_io_out[2:0];
  wire [6:0]  _GEN_11 =
    {wakeupVec_0_6,
     wakeupVec_0_5,
     wakeupVec_0_4,
     wakeupVec_0_3,
     wakeupVec_0_2,
     wakeupVec_0_1,
     wakeupVec_0_0};
  wire [6:0]  _GEN_12 =
    {wakeupVec_1_6,
     wakeupVec_1_5,
     wakeupVec_1_4,
     wakeupVec_1_3,
     wakeupVec_1_2,
     wakeupVec_1_1,
     wakeupVec_1_0};
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      validReg_last_REG <= 1'h0;
      enqDelayValidReg_last_REG <= 1'h0;
    end
    else begin
      validReg_last_REG <=
        enqDelayValidRegNext
        | ~(common_flushed | io_commonIn_issueResp_valid
            & (&io_commonIn_issueResp_bits_resp) & _srcCancelByLoad_T == 2'h0
            | io_commonIn_transSel) & validReg_last_REG;
      enqDelayValidReg_last_REG <= enqDelayValidRegNext;
    end
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    if (enqDelayValidRegNext) begin
      entryReg_status_robIdx_flag <= io_commonIn_enq_bits_status_robIdx_flag;
      entryReg_status_robIdx_value <= io_commonIn_enq_bits_status_robIdx_value;
      entryReg_status_fuType_0 <= io_commonIn_enq_bits_status_fuType_0;
      entryReg_status_fuType_1 <= io_commonIn_enq_bits_status_fuType_1;
      entryReg_status_fuType_6 <= io_commonIn_enq_bits_status_fuType_6;
      entryReg_status_fuType_7 <= io_commonIn_enq_bits_status_fuType_7;
      entryReg_status_fuType_10 <= io_commonIn_enq_bits_status_fuType_10;
      entryReg_status_srcStatus_0_psrc <= io_commonIn_enq_bits_status_srcStatus_0_psrc;
      entryReg_status_srcStatus_0_srcType <=
        io_commonIn_enq_bits_status_srcStatus_0_srcType;
      entryReg_status_srcStatus_0_srcState <=
        io_commonIn_enq_bits_status_srcStatus_0_srcState;
      entryReg_status_srcStatus_0_dataSources_value <=
        io_commonIn_enq_bits_status_srcStatus_0_dataSources_value;
      entryReg_status_srcStatus_0_srcLoadDependency_0 <=
        io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_0;
      entryReg_status_srcStatus_0_srcLoadDependency_1 <=
        io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_1;
      entryReg_status_srcStatus_0_srcLoadDependency_2 <=
        io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_2;
      entryReg_status_srcStatus_0_exuSources_value <= 3'h0;
      entryReg_status_srcStatus_0_useRegCache <=
        io_commonIn_enq_bits_status_srcStatus_0_useRegCache;
      entryReg_status_srcStatus_0_regCacheIdx <=
        io_commonIn_enq_bits_status_srcStatus_0_regCacheIdx;
      entryReg_status_srcStatus_1_psrc <= io_commonIn_enq_bits_status_srcStatus_1_psrc;
      entryReg_status_srcStatus_1_srcType <=
        io_commonIn_enq_bits_status_srcStatus_1_srcType;
      entryReg_status_srcStatus_1_srcState <=
        io_commonIn_enq_bits_status_srcStatus_1_srcState;
      entryReg_status_srcStatus_1_dataSources_value <=
        io_commonIn_enq_bits_status_srcStatus_1_dataSources_value;
      entryReg_status_srcStatus_1_srcLoadDependency_0 <=
        io_commonIn_enq_bits_status_srcStatus_1_srcLoadDependency_0;
      entryReg_status_srcStatus_1_srcLoadDependency_1 <=
        io_commonIn_enq_bits_status_srcStatus_1_srcLoadDependency_1;
      entryReg_status_srcStatus_1_srcLoadDependency_2 <=
        io_commonIn_enq_bits_status_srcStatus_1_srcLoadDependency_2;
      entryReg_status_srcStatus_1_exuSources_value <= 3'h0;
      entryReg_status_srcStatus_1_useRegCache <=
        io_commonIn_enq_bits_status_srcStatus_1_useRegCache;
      entryReg_status_srcStatus_1_regCacheIdx <=
        io_commonIn_enq_bits_status_srcStatus_1_regCacheIdx;
      entryReg_status_issueTimer <= 2'h3;
      entryReg_imm <= io_commonIn_enq_bits_imm;
      entryReg_payload_preDecodeInfo_isRVC <=
        io_commonIn_enq_bits_payload_preDecodeInfo_isRVC;
      entryReg_payload_pred_taken <= io_commonIn_enq_bits_payload_pred_taken;
      entryReg_payload_ftqPtr_flag <= io_commonIn_enq_bits_payload_ftqPtr_flag;
      entryReg_payload_ftqPtr_value <= io_commonIn_enq_bits_payload_ftqPtr_value;
      entryReg_payload_ftqOffset <= io_commonIn_enq_bits_payload_ftqOffset;
      entryReg_payload_fuOpType <= io_commonIn_enq_bits_payload_fuOpType;
      entryReg_payload_rfWen <= io_commonIn_enq_bits_payload_rfWen;
      entryReg_payload_selImm <= io_commonIn_enq_bits_payload_selImm;
      entryReg_payload_pdest <= io_commonIn_enq_bits_payload_pdest;
    end
    else begin
      entryReg_status_srcStatus_0_srcState <= entryUpdate_status_srcStatus_0_srcState;
      if (wakeupByIQ) begin
        entryReg_status_srcStatus_0_dataSources_value <= 4'h2;
        entryReg_status_srcStatus_0_srcLoadDependency_0 <= _GEN_5;
        entryReg_status_srcStatus_0_srcLoadDependency_1 <= _GEN_6;
        entryReg_status_srcStatus_0_srcLoadDependency_2 <= _GEN_7;
      end
      else begin
        if (_entryUpdate_status_srcStatus_0_dataSources_value_T)
          entryReg_status_srcStatus_0_dataSources_value <= 4'h8;
        else if (_GEN)
          entryReg_status_srcStatus_0_dataSources_value <= 4'h2;
        entryReg_status_srcStatus_0_srcLoadDependency_0 <=
          common_srcLoadDependencyNext_0_0;
        entryReg_status_srcStatus_0_srcLoadDependency_1 <=
          common_srcLoadDependencyNext_0_1;
        entryReg_status_srcStatus_0_srcLoadDependency_2 <=
          common_srcLoadDependencyNext_0_2;
      end
      if (|_entryUpdate_status_srcStatus_0_exuSources_value_T)
        entryReg_status_srcStatus_0_exuSources_value <=
          _entryUpdate_status_srcStatus_0_exuSources_value_T_22;
      else if (enqDelayValidReg_last_REG)
        entryReg_status_srcStatus_0_exuSources_value <= enqDelayExuSources_0_value;
      entryReg_status_srcStatus_0_useRegCache <=
        entryUpdate_status_srcStatus_0_useRegCache;
      if (wakeupRC)
        entryReg_status_srcStatus_0_regCacheIdx <= wakeupRCIdx;
      else if (_GEN_1)
        entryReg_status_srcStatus_0_regCacheIdx <= enqDelay1WakeupRCIdx;
      entryReg_status_srcStatus_1_srcState <= entryUpdate_status_srcStatus_1_srcState;
      if (wakeupByIQ_1) begin
        entryReg_status_srcStatus_1_dataSources_value <= 4'h2;
        entryReg_status_srcStatus_1_srcLoadDependency_0 <= _GEN_8;
        entryReg_status_srcStatus_1_srcLoadDependency_1 <= _GEN_9;
        entryReg_status_srcStatus_1_srcLoadDependency_2 <= _GEN_10;
      end
      else begin
        if (_entryUpdate_status_srcStatus_1_dataSources_value_T)
          entryReg_status_srcStatus_1_dataSources_value <= 4'h8;
        else if (_GEN_2)
          entryReg_status_srcStatus_1_dataSources_value <= 4'h2;
        entryReg_status_srcStatus_1_srcLoadDependency_0 <=
          common_srcLoadDependencyNext_1_0;
        entryReg_status_srcStatus_1_srcLoadDependency_1 <=
          common_srcLoadDependencyNext_1_1;
        entryReg_status_srcStatus_1_srcLoadDependency_2 <=
          common_srcLoadDependencyNext_1_2;
      end
      if (|_entryUpdate_status_srcStatus_1_exuSources_value_T)
        entryReg_status_srcStatus_1_exuSources_value <=
          _entryUpdate_status_srcStatus_1_exuSources_value_T_22;
      else if (enqDelayValidReg_last_REG)
        entryReg_status_srcStatus_1_exuSources_value <= enqDelayExuSources_1_value;
      entryReg_status_srcStatus_1_useRegCache <=
        entryUpdate_status_srcStatus_1_useRegCache;
      if (wakeupRC_1)
        entryReg_status_srcStatus_1_regCacheIdx <= wakeupRCIdx_1;
      else if (_GEN_4)
        entryReg_status_srcStatus_1_regCacheIdx <= enqDelay1WakeupRCIdx_1;
      if (io_commonIn_deqSel)
        entryReg_status_issueTimer <= 2'h0;
      else if (entryReg_status_issued) begin
        if (~(&entryReg_status_issueTimer))
          entryReg_status_issueTimer <= _entryUpdate_status_issueTimer_T_1;
      end
      else
        entryReg_status_issueTimer <= 2'h3;
    end
    entryReg_status_issued <= ~enqDelayValidRegNext & entryUpdate_status_issued;
    entryReg_status_deqPortIdx <= ~enqDelayValidRegNext & entryUpdate_status_deqPortIdx;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:43];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h2C; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        validReg_last_REG = _RANDOM[6'h0][0];
        entryReg_status_robIdx_flag = _RANDOM[6'h0][1];
        entryReg_status_robIdx_value = _RANDOM[6'h0][9:2];
        entryReg_status_fuType_0 = _RANDOM[6'h0][10];
        entryReg_status_fuType_1 = _RANDOM[6'h0][11];
        entryReg_status_fuType_6 = _RANDOM[6'h0][16];
        entryReg_status_fuType_7 = _RANDOM[6'h0][17];
        entryReg_status_fuType_10 = _RANDOM[6'h0][20];
        entryReg_status_srcStatus_0_psrc = _RANDOM[6'h1][20:13];
        entryReg_status_srcStatus_0_srcType = _RANDOM[6'h1][24:21];
        entryReg_status_srcStatus_0_srcState = _RANDOM[6'h1][25];
        entryReg_status_srcStatus_0_dataSources_value = _RANDOM[6'h1][29:26];
        entryReg_status_srcStatus_0_srcLoadDependency_0 = _RANDOM[6'h1][31:30];
        entryReg_status_srcStatus_0_srcLoadDependency_1 = _RANDOM[6'h2][1:0];
        entryReg_status_srcStatus_0_srcLoadDependency_2 = _RANDOM[6'h2][3:2];
        entryReg_status_srcStatus_0_exuSources_value = _RANDOM[6'h2][6:4];
        entryReg_status_srcStatus_0_useRegCache = _RANDOM[6'h2][7];
        entryReg_status_srcStatus_0_regCacheIdx = _RANDOM[6'h2][12:8];
        entryReg_status_srcStatus_1_psrc = _RANDOM[6'h2][20:13];
        entryReg_status_srcStatus_1_srcType = _RANDOM[6'h2][24:21];
        entryReg_status_srcStatus_1_srcState = _RANDOM[6'h2][25];
        entryReg_status_srcStatus_1_dataSources_value = _RANDOM[6'h2][29:26];
        entryReg_status_srcStatus_1_srcLoadDependency_0 = _RANDOM[6'h2][31:30];
        entryReg_status_srcStatus_1_srcLoadDependency_1 = _RANDOM[6'h3][1:0];
        entryReg_status_srcStatus_1_srcLoadDependency_2 = _RANDOM[6'h3][3:2];
        entryReg_status_srcStatus_1_exuSources_value = _RANDOM[6'h3][6:4];
        entryReg_status_srcStatus_1_useRegCache = _RANDOM[6'h3][7];
        entryReg_status_srcStatus_1_regCacheIdx = _RANDOM[6'h3][12:8];
        entryReg_status_issued = _RANDOM[6'h3][14];
        entryReg_status_issueTimer = _RANDOM[6'h3][17:16];
        entryReg_status_deqPortIdx = _RANDOM[6'h3][18];
        entryReg_imm = {_RANDOM[6'h3][31:19], _RANDOM[6'h4][18:0]};
        entryReg_payload_preDecodeInfo_isRVC = _RANDOM[6'h8][14];
        entryReg_payload_pred_taken = _RANDOM[6'h8][19];
        entryReg_payload_ftqPtr_flag = _RANDOM[6'h8][21];
        entryReg_payload_ftqPtr_value = _RANDOM[6'h8][27:22];
        entryReg_payload_ftqOffset = _RANDOM[6'h8][31:28];
        entryReg_payload_fuOpType = {_RANDOM[6'hA][31:29], _RANDOM[6'hB][5:0]};
        entryReg_payload_rfWen = _RANDOM[6'hB][6];
        entryReg_payload_selImm = _RANDOM[6'hB][19:16];
        entryReg_payload_pdest = _RANDOM[6'h16][18:11];
        enqDelayValidReg_last_REG = _RANDOM[6'h2B][0];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        validReg_last_REG = 1'h0;
        enqDelayValidReg_last_REG = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  UIntCompressor_27_000011100000000000001010101 enqDelayExuSources_0_value_comp (
    .io_in
      ({4'h0,
        wakeupVec_0_6_1,
        wakeupVec_0_5_1,
        wakeupVec_0_4_1,
        13'h0,
        enqDelayOut1_srcWakeUpByIQVec_0_3,
        1'h0,
        enqDelayOut1_srcWakeUpByIQVec_0_2,
        1'h0,
        enqDelayOut1_srcWakeUpByIQVec_0_1,
        1'h0,
        enqDelayOut1_srcWakeUpByIQVec_0_0}),
    .io_out (_enqDelayExuSources_0_value_comp_io_out)
  );
  UIntCompressor_27_000011100000000000001010101 enqDelayExuSources_1_value_comp (
    .io_in
      ({4'h0,
        wakeupVec_1_6_1,
        wakeupVec_1_5_1,
        wakeupVec_1_4_1,
        13'h0,
        enqDelayOut1_srcWakeUpByIQVec_1_3,
        1'h0,
        enqDelayOut1_srcWakeUpByIQVec_1_2,
        1'h0,
        enqDelayOut1_srcWakeUpByIQVec_1_1,
        1'h0,
        enqDelayOut1_srcWakeUpByIQVec_1_0}),
    .io_out (_enqDelayExuSources_1_value_comp_io_out)
  );
  UIntCompressor_27_000011100000000000001010101 entryUpdate_status_srcStatus_0_exuSources_value_comp (
    .io_in
      ({4'h0,
        wakeupVec_0_6,
        wakeupVec_0_5,
        wakeupVec_0_4,
        13'h0,
        hasWakeupIQ_srcWakeupByIQ_0_3,
        1'h0,
        hasWakeupIQ_srcWakeupByIQ_0_2,
        1'h0,
        hasWakeupIQ_srcWakeupByIQ_0_1,
        1'h0,
        hasWakeupIQ_srcWakeupByIQ_0_0}),
    .io_out (_entryUpdate_status_srcStatus_0_exuSources_value_comp_io_out)
  );
  UIntCompressor_27_000011100000000000001010101 entryUpdate_status_srcStatus_1_exuSources_value_comp (
    .io_in
      ({4'h0,
        wakeupVec_1_6,
        wakeupVec_1_5,
        wakeupVec_1_4,
        13'h0,
        hasWakeupIQ_srcWakeupByIQ_1_3,
        1'h0,
        hasWakeupIQ_srcWakeupByIQ_1_2,
        1'h0,
        hasWakeupIQ_srcWakeupByIQ_1_1,
        1'h0,
        hasWakeupIQ_srcWakeupByIQ_1_0}),
    .io_out (_entryUpdate_status_srcStatus_1_exuSources_value_comp_io_out)
  );
  UIntCompressor_27_000011100000000000001010101 io_commonOut_exuSources_0_value_comp (
    .io_in
      ({4'h0,
        wakeupVec_0_6,
        wakeupVec_0_5,
        wakeupVec_0_4,
        13'h0,
        wakeupVec_0_3,
        1'h0,
        wakeupVec_0_2,
        1'h0,
        wakeupVec_0_1,
        1'h0,
        wakeupVec_0_0}),
    .io_out (_io_commonOut_exuSources_0_value_comp_io_out)
  );
  UIntCompressor_27_000011100000000000001010101 io_commonOut_exuSources_1_value_comp (
    .io_in
      ({4'h0,
        wakeupVec_1_6,
        wakeupVec_1_5,
        wakeupVec_1_4,
        13'h0,
        wakeupVec_1_3,
        1'h0,
        wakeupVec_1_2,
        1'h0,
        wakeupVec_1_1,
        1'h0,
        wakeupVec_1_0}),
    .io_out (_io_commonOut_exuSources_1_value_comp_io_out)
  );
  assign io_commonOut_valid = validReg_last_REG;
  assign io_commonOut_issued = entryReg_status_issued;
  assign io_commonOut_canIssue =
    (validReg_last_REG
     & (&{currentStatus_srcStatus_1_srcState, currentStatus_srcStatus_0_srcState})
     & ~entryReg_status_issued | validReg_last_REG & ~entryReg_status_issued
     & (&{(|{wakeupVec_1_6,
             wakeupVec_1_5,
             wakeupVec_1_4,
             wakeupVec_1_3,
             wakeupVec_1_2,
             wakeupVec_1_1,
             wakeupVec_1_0}) | currentStatus_srcStatus_1_srcState,
          (|{wakeupVec_0_6,
             wakeupVec_0_5,
             wakeupVec_0_4,
             wakeupVec_0_3,
             wakeupVec_0_2,
             wakeupVec_0_1,
             wakeupVec_0_0}) | currentStatus_srcStatus_0_srcState})) & ~common_flushed;
  assign io_commonOut_fuType =
    {24'h0,
     entryReg_status_fuType_10,
     2'h0,
     entryReg_status_fuType_7,
     entryReg_status_fuType_6,
     4'h0,
     entryReg_status_fuType_1,
     entryReg_status_fuType_0};
  assign io_commonOut_dataSources_0_value =
    (|{wakeupVec_0_6,
       wakeupVec_0_5,
       wakeupVec_0_4,
       wakeupVec_0_3,
       wakeupVec_0_2,
       wakeupVec_0_1,
       wakeupVec_0_0})
      ? 4'h1
      : currentStatus_srcStatus_0_useRegCache
        & currentStatus_srcStatus_0_dataSources_value[3]
          ? 4'h6
          : currentStatus_srcStatus_0_dataSources_value;
  assign io_commonOut_dataSources_1_value =
    (|{wakeupVec_1_6,
       wakeupVec_1_5,
       wakeupVec_1_4,
       wakeupVec_1_3,
       wakeupVec_1_2,
       wakeupVec_1_1,
       wakeupVec_1_0})
      ? 4'h1
      : currentStatus_srcStatus_1_useRegCache
        & currentStatus_srcStatus_1_dataSources_value[3]
          ? 4'h6
          : currentStatus_srcStatus_1_dataSources_value;
  assign io_commonOut_exuSources_0_value =
    (|{wakeupVec_0_6,
       wakeupVec_0_5,
       wakeupVec_0_4,
       wakeupVec_0_3,
       wakeupVec_0_2,
       wakeupVec_0_1,
       wakeupVec_0_0})
      ? {|(_io_commonOut_exuSources_0_value_comp_io_out[6:3]),
         |(_io_commonOut_exuSources_0_value_T_17[2:1]),
         _io_commonOut_exuSources_0_value_T_17[2]
           | _io_commonOut_exuSources_0_value_T_17[0]}
      : currentStatus_srcStatus_0_exuSources_value;
  assign io_commonOut_exuSources_1_value =
    (|{wakeupVec_1_6,
       wakeupVec_1_5,
       wakeupVec_1_4,
       wakeupVec_1_3,
       wakeupVec_1_2,
       wakeupVec_1_1,
       wakeupVec_1_0})
      ? {|(_io_commonOut_exuSources_1_value_comp_io_out[6:3]),
         |(_io_commonOut_exuSources_1_value_T_17[2:1]),
         _io_commonOut_exuSources_1_value_T_17[2]
           | _io_commonOut_exuSources_1_value_T_17[0]}
      : currentStatus_srcStatus_1_exuSources_value;
  assign io_commonOut_entry_bits_status_robIdx_flag = entryReg_status_robIdx_flag;
  assign io_commonOut_entry_bits_status_robIdx_value = entryReg_status_robIdx_value;
  assign io_commonOut_entry_bits_status_fuType_0 = entryReg_status_fuType_0;
  assign io_commonOut_entry_bits_status_fuType_1 = entryReg_status_fuType_1;
  assign io_commonOut_entry_bits_status_fuType_6 = entryReg_status_fuType_6;
  assign io_commonOut_entry_bits_status_fuType_7 = entryReg_status_fuType_7;
  assign io_commonOut_entry_bits_status_fuType_10 = entryReg_status_fuType_10;
  assign io_commonOut_entry_bits_status_srcStatus_0_psrc =
    entryReg_status_srcStatus_0_psrc;
  assign io_commonOut_entry_bits_status_srcStatus_0_srcLoadDependency_0 =
    (|_GEN_11)
      ? (wakeupVec_0_0 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_0 : 2'h0)
        | (wakeupVec_0_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_0 : 2'h0)
        | (wakeupVec_0_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_0 : 2'h0)
        | (wakeupVec_0_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_0 : 2'h0)
        | {1'h0, wakeupVec_0_4}
      : common_srcLoadDependencyNext_0_0;
  assign io_commonOut_entry_bits_status_srcStatus_0_srcLoadDependency_1 =
    (|_GEN_11)
      ? (wakeupVec_0_0 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_1 : 2'h0)
        | (wakeupVec_0_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_1 : 2'h0)
        | (wakeupVec_0_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_1 : 2'h0)
        | (wakeupVec_0_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_1 : 2'h0)
        | {1'h0, wakeupVec_0_5}
      : common_srcLoadDependencyNext_0_1;
  assign io_commonOut_entry_bits_status_srcStatus_0_srcLoadDependency_2 =
    (|_GEN_11)
      ? (wakeupVec_0_0 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_2 : 2'h0)
        | (wakeupVec_0_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_2 : 2'h0)
        | (wakeupVec_0_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_2 : 2'h0)
        | (wakeupVec_0_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_2 : 2'h0)
        | {1'h0, wakeupVec_0_6}
      : common_srcLoadDependencyNext_0_2;
  assign io_commonOut_entry_bits_status_srcStatus_0_regCacheIdx =
    currentStatus_srcStatus_0_regCacheIdx;
  assign io_commonOut_entry_bits_status_srcStatus_1_psrc =
    entryReg_status_srcStatus_1_psrc;
  assign io_commonOut_entry_bits_status_srcStatus_1_srcLoadDependency_0 =
    (|_GEN_12)
      ? (wakeupVec_1_0 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_0 : 2'h0)
        | (wakeupVec_1_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_0 : 2'h0)
        | (wakeupVec_1_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_0 : 2'h0)
        | (wakeupVec_1_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_0 : 2'h0)
        | {1'h0, wakeupVec_1_4}
      : common_srcLoadDependencyNext_1_0;
  assign io_commonOut_entry_bits_status_srcStatus_1_srcLoadDependency_1 =
    (|_GEN_12)
      ? (wakeupVec_1_0 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_1 : 2'h0)
        | (wakeupVec_1_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_1 : 2'h0)
        | (wakeupVec_1_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_1 : 2'h0)
        | (wakeupVec_1_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_1 : 2'h0)
        | {1'h0, wakeupVec_1_5}
      : common_srcLoadDependencyNext_1_1;
  assign io_commonOut_entry_bits_status_srcStatus_1_srcLoadDependency_2 =
    (|_GEN_12)
      ? (wakeupVec_1_0 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_2 : 2'h0)
        | (wakeupVec_1_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_2 : 2'h0)
        | (wakeupVec_1_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_2 : 2'h0)
        | (wakeupVec_1_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_2 : 2'h0)
        | {1'h0, wakeupVec_1_6}
      : common_srcLoadDependencyNext_1_2;
  assign io_commonOut_entry_bits_status_srcStatus_1_regCacheIdx =
    currentStatus_srcStatus_1_regCacheIdx;
  assign io_commonOut_entry_bits_imm = entryReg_imm;
  assign io_commonOut_entry_bits_payload_preDecodeInfo_isRVC =
    entryReg_payload_preDecodeInfo_isRVC;
  assign io_commonOut_entry_bits_payload_pred_taken = entryReg_payload_pred_taken;
  assign io_commonOut_entry_bits_payload_ftqPtr_flag = entryReg_payload_ftqPtr_flag;
  assign io_commonOut_entry_bits_payload_ftqPtr_value = entryReg_payload_ftqPtr_value;
  assign io_commonOut_entry_bits_payload_ftqOffset = entryReg_payload_ftqOffset;
  assign io_commonOut_entry_bits_payload_fuOpType = entryReg_payload_fuOpType;
  assign io_commonOut_entry_bits_payload_rfWen = entryReg_payload_rfWen;
  assign io_commonOut_entry_bits_payload_selImm = entryReg_payload_selImm;
  assign io_commonOut_entry_bits_payload_pdest = entryReg_payload_pdest;
  assign io_commonOut_cancelBypass =
    |{(|{wakeupVec_1_6,
         wakeupVec_1_5,
         wakeupVec_1_4,
         wakeupVec_1_3,
         wakeupVec_1_2,
         wakeupVec_1_1,
         wakeupVec_1_0})
        ? _common_srcLoadTransCancelVec_1_T_16
        : common_srcLoadCancelVec_1,
      (|{wakeupVec_0_6,
         wakeupVec_0_5,
         wakeupVec_0_4,
         wakeupVec_0_3,
         wakeupVec_0_2,
         wakeupVec_0_1,
         wakeupVec_0_0})
        ? _common_srcLoadTransCancelVec_0_T_16
        : common_srcLoadCancelVec_0};
  assign io_commonOut_deqPortIdxRead = entryReg_status_deqPortIdx;
  assign io_commonOut_issueTimerRead = entryReg_status_issueTimer;
  assign io_commonOut_transEntry_valid =
    validReg_last_REG & ~common_flushed & ~entryReg_status_issued;
  assign io_commonOut_transEntry_bits_status_robIdx_flag = entryReg_status_robIdx_flag;
  assign io_commonOut_transEntry_bits_status_robIdx_value = entryReg_status_robIdx_value;
  assign io_commonOut_transEntry_bits_status_fuType_0 = entryReg_status_fuType_0;
  assign io_commonOut_transEntry_bits_status_fuType_1 = entryReg_status_fuType_1;
  assign io_commonOut_transEntry_bits_status_fuType_6 = entryReg_status_fuType_6;
  assign io_commonOut_transEntry_bits_status_fuType_7 = entryReg_status_fuType_7;
  assign io_commonOut_transEntry_bits_status_fuType_10 = entryReg_status_fuType_10;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_psrc =
    entryReg_status_srcStatus_0_psrc;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcType =
    entryReg_status_srcStatus_0_srcType;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcState =
    entryUpdate_status_srcStatus_0_srcState;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_dataSources_value =
    wakeupByIQ
      ? 4'h2
      : _entryUpdate_status_srcStatus_0_dataSources_value_T
          ? 4'h8
          : currentStatus_srcStatus_0_dataSources_value;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcLoadDependency_0 =
    wakeupByIQ ? _GEN_5 : common_srcLoadDependencyNext_0_0;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcLoadDependency_1 =
    wakeupByIQ ? _GEN_6 : common_srcLoadDependencyNext_0_1;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcLoadDependency_2 =
    wakeupByIQ ? _GEN_7 : common_srcLoadDependencyNext_0_2;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_exuSources_value =
    (|_entryUpdate_status_srcStatus_0_exuSources_value_T)
      ? _entryUpdate_status_srcStatus_0_exuSources_value_T_22
      : currentStatus_srcStatus_0_exuSources_value;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_useRegCache =
    entryUpdate_status_srcStatus_0_useRegCache;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_regCacheIdx =
    wakeupRC ? wakeupRCIdx : currentStatus_srcStatus_0_regCacheIdx;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_psrc =
    entryReg_status_srcStatus_1_psrc;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_srcType =
    entryReg_status_srcStatus_1_srcType;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_srcState =
    entryUpdate_status_srcStatus_1_srcState;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_dataSources_value =
    wakeupByIQ_1
      ? 4'h2
      : _entryUpdate_status_srcStatus_1_dataSources_value_T
          ? 4'h8
          : currentStatus_srcStatus_1_dataSources_value;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_srcLoadDependency_0 =
    wakeupByIQ_1 ? _GEN_8 : common_srcLoadDependencyNext_1_0;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_srcLoadDependency_1 =
    wakeupByIQ_1 ? _GEN_9 : common_srcLoadDependencyNext_1_1;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_srcLoadDependency_2 =
    wakeupByIQ_1 ? _GEN_10 : common_srcLoadDependencyNext_1_2;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_exuSources_value =
    (|_entryUpdate_status_srcStatus_1_exuSources_value_T)
      ? _entryUpdate_status_srcStatus_1_exuSources_value_T_22
      : currentStatus_srcStatus_1_exuSources_value;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_useRegCache =
    entryUpdate_status_srcStatus_1_useRegCache;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_regCacheIdx =
    wakeupRC_1 ? wakeupRCIdx_1 : currentStatus_srcStatus_1_regCacheIdx;
  assign io_commonOut_transEntry_bits_status_issued = entryUpdate_status_issued;
  assign io_commonOut_transEntry_bits_status_issueTimer =
    io_commonIn_deqSel
      ? 2'h0
      : entryReg_status_issued
          ? ((&entryReg_status_issueTimer)
               ? entryReg_status_issueTimer
               : _entryUpdate_status_issueTimer_T_1)
          : 2'h3;
  assign io_commonOut_transEntry_bits_status_deqPortIdx = entryUpdate_status_deqPortIdx;
  assign io_commonOut_transEntry_bits_imm = entryReg_imm;
  assign io_commonOut_transEntry_bits_payload_preDecodeInfo_isRVC =
    entryReg_payload_preDecodeInfo_isRVC;
  assign io_commonOut_transEntry_bits_payload_pred_taken = entryReg_payload_pred_taken;
  assign io_commonOut_transEntry_bits_payload_ftqPtr_flag = entryReg_payload_ftqPtr_flag;
  assign io_commonOut_transEntry_bits_payload_ftqPtr_value =
    entryReg_payload_ftqPtr_value;
  assign io_commonOut_transEntry_bits_payload_ftqOffset = entryReg_payload_ftqOffset;
  assign io_commonOut_transEntry_bits_payload_fuOpType = entryReg_payload_fuOpType;
  assign io_commonOut_transEntry_bits_payload_rfWen = entryReg_payload_rfWen;
  assign io_commonOut_transEntry_bits_payload_selImm = entryReg_payload_selImm;
  assign io_commonOut_transEntry_bits_payload_pdest = entryReg_payload_pdest;
endmodule

