library ieee ;
use ieee . std_logic_1164 . all ;
entity AND_GATE is
	port ( A , B : in std_logic ;
		   F : out std_logic ) ;
end AND_GATE ;
architecture FUNC of AND_GATE is
begin
	F <= A and B ;
end FUNC ;