   1               		.file	"main.c"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__tmp_reg__ = 0
   6               	__zero_reg__ = 1
   7               		.text
   8               	.Ltext0:
   9               		.cfi_sections	.debug_frame
  10               	.global	SPI_MasterInit
  12               	SPI_MasterInit:
  13               	.LFB13:
  14               		.file 1 "main.c"
   1:main.c        **** /*
   2:main.c        ****  * Altitude logger for rubber powered models
   3:main.c        ****  * 
   4:main.c        ****  * grn Dec/20
   5:main.c        ****  * 
   6:main.c        ****  * avrdude: safemode: Fuses OK (E:F7, H:D9, L:62)
   7:main.c        ****  * */
   8:main.c        **** #define F_CPU 8000000UL// set the CPU clock
   9:main.c        **** #include <util/delay.h>
  10:main.c        **** #include <avr/interrupt.h>
  11:main.c        **** #include <stdlib.h>
  12:main.c        **** #include <avr/io.h>
  13:main.c        **** #include <stdio.h>                 
  14:main.c        **** #include <avr/pgmspace.h>
  15:main.c        **** #include "fonts.h"
  16:main.c        **** #include "grn_TWI.h"
  17:main.c        **** #include "grn_sht21.h"
  18:main.c        **** 
  19:main.c        **** #define BUTTON	(!(PIND & (1<<PD3))) && (entprell==0) //read button input
  20:main.c        **** #define RELOAD_ENTPRELL 40
  21:main.c        **** #define TOGGLEMAX 4
  22:main.c        **** 
  23:main.c        **** //OLED Controling
  24:main.c        **** #define CS_DISP_0 	PORTB &= ~(1<<PB0)	//select chip select display
  25:main.c        **** #define CS_DISP_1 	PORTB |= (1<<PB0)	//deselect chip select display
  26:main.c        **** #define DISP_DATA	PORTB |= (1<<PB2)	//set D/C to data
  27:main.c        **** #define DISP_COMM	PORTB &= ~(1<<PB2)	//set D/C to command
  28:main.c        **** #define DISP_RST_0	PORTB &= ~(1<<PB1)	//set Reset to 0
  29:main.c        **** #define DISP_RST_1	PORTB |= (1<<PB1)	//set Reset to 1
  30:main.c        **** #define 	Start_column	0x00
  31:main.c        **** #define 	Start_page		0x00
  32:main.c        **** #define	StartLine_set	0x00
  33:main.c        **** /*
  34:main.c        ****  * RES		PB1
  35:main.c        ****  * CS_DISP	PB0
  36:main.c        ****  * SCK		PB5
  37:main.c        ****  * MISO		PB4
  38:main.c        ****  * D/C		PB2
  39:main.c        ****  * SDO		PD2
  40:main.c        ****  * MOSI		PB3
  41:main.c        ****  * SDA		PC4
  42:main.c        ****  * SCL		PC5
  43:main.c        ****  * 
  44:main.c        ****  * */
  45:main.c        ****  
  46:main.c        **** //SPI
  47:main.c        **** void SPI_MasterInit(void);
  48:main.c        **** void SPI_MasterTransmit(char cData);
  49:main.c        **** //SSD1306
  50:main.c        **** void send_data(char data);
  51:main.c        **** void send_command(char command);
  52:main.c        **** void Set_Page_Address(unsigned char add);
  53:main.c        **** void Set_Column_Address(unsigned char add);
  54:main.c        **** void Set_Contrast_Control_Register(unsigned char mod);
  55:main.c        **** void Display_Picture(const unsigned char pic[]);
  56:main.c        **** void Display_Init(void);
  57:main.c        **** void Display_Clear(void);
  58:main.c        **** void Write_Char(uint8_t fontsize, char n);
  59:main.c        **** void Char_Position(uint8_t fontsize, uint8_t row, uint8_t pos);
  60:main.c        **** void Write_Char(uint8_t fontsize, char n);
  61:main.c        **** void Write_String(uint8_t fontsize, uint8_t row, uint8_t pos, const char str[]); 
  62:main.c        **** //TIMER
  63:main.c        **** ISR (TIMER1_COMPA_vect);
  64:main.c        **** 
  65:main.c        **** enum state {START, MEASURE};
  66:main.c        **** uint8_t state;
  67:main.c        **** 
  68:main.c        **** 
  69:main.c        **** volatile uint8_t ms10,ms100,sec,min, entprell;
  70:main.c        **** volatile uint8_t screentoggle, toggle;
  71:main.c        **** char buffer[20]; // buffer to store string
  72:main.c        **** 
  73:main.c        **** int main(void)
  74:main.c        **** {
  75:main.c        **** 	DDRB 	|= (1<<PB0) | (1<<PB1) | (1<<PB2) | (1<<PB3) | (1<<PB5);//set CS_DISP and RES and D/C output
  76:main.c        **** 	PORTB	|= (1<<PB0) | (1<<PB1) | (1<<PB2) | (1<<PB3) | (1<<PB5);//set CS_DISP and RES and D/C high
  77:main.c        **** 		
  78:main.c        **** 	DDRC |= (1<<PC5);	//SCL
  79:main.c        **** 	PORTC |= (1<<PC5);
  80:main.c        **** 	PORTC &= ~(1<<PC5);
  81:main.c        **** 	
  82:main.c        **** 	DDRD &= ~(1<<PD3);	//Button
  83:main.c        **** 	PORTD |= (1<<PD3);	//activate Pullup
  84:main.c        **** 	
  85:main.c        **** 	//init SPI as master without interrupt
  86:main.c        **** 	SPI_MasterInit();
  87:main.c        ****     //Timer 1 Configuration
  88:main.c        **** 	OCR1A = 1249;	//OCR1A = 0x3D08;==1sec
  89:main.c        **** 	
  90:main.c        ****     TCCR1B |= (1 << WGM12);
  91:main.c        ****     // Mode 4, CTC on OCR1A
  92:main.c        **** 
  93:main.c        ****     TIMSK1 |= (1 << OCIE1A);
  94:main.c        ****     //Set interrupt on compare match
  95:main.c        **** 
  96:main.c        ****     TCCR1B |= (1 << CS11) | (1 << CS10);
  97:main.c        ****     // set prescaler to 64 and start the timer
  98:main.c        **** 
  99:main.c        ****     sei();
 100:main.c        ****     // enable interrupts
 101:main.c        ****     
 102:main.c        ****     ms10=0;
 103:main.c        ****     ms100=0;
 104:main.c        ****     sec=0;
 105:main.c        ****     min=0;
 106:main.c        ****     entprell=0;
 107:main.c        ****     screentoggle=3;
 108:main.c        ****     toggle=0;
 109:main.c        **** 		
 110:main.c        **** 	Display_Init();
 111:main.c        **** 	Display_Clear();
 112:main.c        **** 	Set_Page_Address(0);
 113:main.c        ****     Set_Column_Address(0);
 114:main.c        ****     
 115:main.c        ****    char test=0;
 116:main.c        ****    state = START;
 117:main.c        ****  
 118:main.c        **** 	//sprintf(buffer,"sec=%d",sec);
 119:main.c        **** 	
 120:main.c        **** 	
 121:main.c        **** 
 122:main.c        **** 	while(1)
 123:main.c        **** 	{ 	
 124:main.c        **** 		
 125:main.c        **** 		switch(state)
 126:main.c        **** 		{
 127:main.c        **** 			case START: if(toggle)
 128:main.c        **** 						{
 129:main.c        **** 							Write_String(14,0,0,"If found");
 130:main.c        **** 							Write_String(14,1,0,"please  ");
 131:main.c        **** 							Write_String(14,2,0, "contact ");
 132:main.c        **** 						}else
 133:main.c        **** 						{
 134:main.c        **** 							Write_String(14,0,0,"rgroener");
 135:main.c        **** 							Write_String(14,1,0,"@mailbox");
 136:main.c        **** 							Write_String(14,2,0, ".org    ");	
 137:main.c        **** 						}
 138:main.c        **** 						break;
 139:main.c        **** 			
 140:main.c        **** 			
 141:main.c        **** 		}	
 142:main.c        **** 		if(BUTTON)
 143:main.c        **** 		{
 144:main.c        **** 			test++;
 145:main.c        **** 			entprell= RELOAD_ENTPRELL; 
 146:main.c        **** 		}
 147:main.c        **** 		
 148:main.c        **** 		//sprintf(buffer,"sec=%d",test);
 149:main.c        **** 		//Write_String(14,1,0,buffer);
 150:main.c        **** 	} //end while
 151:main.c        **** }//end of main
 152:main.c        **** 
 153:main.c        **** 
 154:main.c        **** void SPI_MasterInit(void)
 155:main.c        **** {
  15               		.loc 1 155 1 view -0
  16               		.cfi_startproc
  17               	/* prologue: function */
  18               	/* frame size = 0 */
  19               	/* stack size = 0 */
  20               	.L__stack_usage = 0
 156:main.c        **** 	/* Set MOSI and SCK output, all others input */
 157:main.c        **** 	//DDRB = (1<<MOSI)|(1<<SCK);
 158:main.c        **** 	/* Enable SPI, Master, set clock rate fck/16 */
 159:main.c        **** 	SPCR0 = (1<<SPE)|(1<<MSTR)|(1<<SPR0);
  21               		.loc 1 159 2 view .LVU1
  22               		.loc 1 159 8 is_stmt 0 view .LVU2
  23 0000 81E5      		ldi r24,lo8(81)
  24 0002 8CBD      		out 0x2c,r24
  25               	/* epilogue start */
 160:main.c        **** }
  26               		.loc 1 160 1 view .LVU3
  27 0004 0895      		ret
  28               		.cfi_endproc
  29               	.LFE13:
  31               	.global	SPI_MasterTransmit
  33               	SPI_MasterTransmit:
  34               	.LVL0:
  35               	.LFB14:
 161:main.c        **** void SPI_MasterTransmit(char cData)
 162:main.c        **** {
  36               		.loc 1 162 1 is_stmt 1 view -0
  37               		.cfi_startproc
  38               	/* prologue: function */
  39               	/* frame size = 0 */
  40               	/* stack size = 0 */
  41               	.L__stack_usage = 0
 163:main.c        **** 	/* Start transmission */
 164:main.c        **** 	SPDR0 = cData;
  42               		.loc 1 164 2 view .LVU5
  43               		.loc 1 164 8 is_stmt 0 view .LVU6
  44 0006 8EBD      		out 0x2e,r24
 165:main.c        **** 	/* Wait for transmission complete */
 166:main.c        **** 	while(!(SPSR0 & (1<<SPIF)));
  45               		.loc 1 166 2 is_stmt 1 view .LVU7
  46               	.L4:
  47               		.loc 1 166 29 discriminator 1 view .LVU8
  48               		.loc 1 166 7 discriminator 1 view .LVU9
  49 0008 0DB4      		in __tmp_reg__,0x2d
  50 000a 07FE      		sbrs __tmp_reg__,7
  51 000c 00C0      		rjmp .L4
  52               	/* epilogue start */
 167:main.c        **** }
  53               		.loc 1 167 1 is_stmt 0 view .LVU10
  54 000e 0895      		ret
  55               		.cfi_endproc
  56               	.LFE14:
  58               	.global	send_data
  60               	send_data:
  61               	.LVL1:
  62               	.LFB15:
 168:main.c        **** void send_data(char data)
 169:main.c        **** {
  63               		.loc 1 169 1 is_stmt 1 view -0
  64               		.cfi_startproc
  65               	/* prologue: function */
  66               	/* frame size = 0 */
  67               	/* stack size = 0 */
  68               	.L__stack_usage = 0
 170:main.c        **** 	DISP_DATA;
  69               		.loc 1 170 2 view .LVU12
  70 0010 2A9A      		sbi 0x5,2
 171:main.c        **** 	CS_DISP_0;
  71               		.loc 1 171 2 view .LVU13
  72 0012 2898      		cbi 0x5,0
 172:main.c        **** 	SPI_MasterTransmit(data);
  73               		.loc 1 172 2 view .LVU14
  74               	.LVL2:
  75               	.LBB55:
  76               	.LBI55:
 161:main.c        **** {
  77               		.loc 1 161 6 view .LVU15
  78               	.LBB56:
 164:main.c        **** 	/* Wait for transmission complete */
  79               		.loc 1 164 2 view .LVU16
 164:main.c        **** 	/* Wait for transmission complete */
  80               		.loc 1 164 8 is_stmt 0 view .LVU17
  81 0014 8EBD      		out 0x2e,r24
 166:main.c        **** }
  82               		.loc 1 166 2 is_stmt 1 view .LVU18
  83               	.L7:
 166:main.c        **** }
  84               		.loc 1 166 29 view .LVU19
 166:main.c        **** }
  85               		.loc 1 166 7 view .LVU20
  86 0016 0DB4      		in __tmp_reg__,0x2d
  87 0018 07FE      		sbrs __tmp_reg__,7
  88 001a 00C0      		rjmp .L7
  89               	.LVL3:
 166:main.c        **** }
  90               		.loc 1 166 7 is_stmt 0 view .LVU21
  91               	.LBE56:
  92               	.LBE55:
 173:main.c        **** 	CS_DISP_1;
  93               		.loc 1 173 2 is_stmt 1 view .LVU22
  94 001c 289A      		sbi 0x5,0
  95               	/* epilogue start */
 174:main.c        **** }
  96               		.loc 1 174 1 is_stmt 0 view .LVU23
  97 001e 0895      		ret
  98               		.cfi_endproc
  99               	.LFE15:
 101               	.global	send_command
 103               	send_command:
 104               	.LVL4:
 105               	.LFB16:
 175:main.c        **** void send_command(char command)
 176:main.c        **** {
 106               		.loc 1 176 1 is_stmt 1 view -0
 107               		.cfi_startproc
 108               	/* prologue: function */
 109               	/* frame size = 0 */
 110               	/* stack size = 0 */
 111               	.L__stack_usage = 0
 177:main.c        **** 	DISP_COMM;
 112               		.loc 1 177 2 view .LVU25
 113 0020 2A98      		cbi 0x5,2
 178:main.c        **** 	CS_DISP_0;
 114               		.loc 1 178 2 view .LVU26
 115 0022 2898      		cbi 0x5,0
 179:main.c        **** 	SPI_MasterTransmit(command);
 116               		.loc 1 179 2 view .LVU27
 117               	.LVL5:
 118               	.LBB59:
 119               	.LBI59:
 161:main.c        **** {
 120               		.loc 1 161 6 view .LVU28
 121               	.LBB60:
 164:main.c        **** 	/* Wait for transmission complete */
 122               		.loc 1 164 2 view .LVU29
 164:main.c        **** 	/* Wait for transmission complete */
 123               		.loc 1 164 8 is_stmt 0 view .LVU30
 124 0024 8EBD      		out 0x2e,r24
 166:main.c        **** }
 125               		.loc 1 166 2 is_stmt 1 view .LVU31
 126               	.L10:
 166:main.c        **** }
 127               		.loc 1 166 29 view .LVU32
 166:main.c        **** }
 128               		.loc 1 166 7 view .LVU33
 129 0026 0DB4      		in __tmp_reg__,0x2d
 130 0028 07FE      		sbrs __tmp_reg__,7
 131 002a 00C0      		rjmp .L10
 132               	.LVL6:
 166:main.c        **** }
 133               		.loc 1 166 7 is_stmt 0 view .LVU34
 134               	.LBE60:
 135               	.LBE59:
 180:main.c        **** 	CS_DISP_1;
 136               		.loc 1 180 2 is_stmt 1 view .LVU35
 137 002c 289A      		sbi 0x5,0
 138               	/* epilogue start */
 181:main.c        **** }
 139               		.loc 1 181 1 is_stmt 0 view .LVU36
 140 002e 0895      		ret
 141               		.cfi_endproc
 142               	.LFE16:
 144               	.global	Set_Page_Address
 146               	Set_Page_Address:
 147               	.LVL7:
 148               	.LFB17:
 182:main.c        **** void Set_Page_Address(unsigned char add)
 183:main.c        **** {
 149               		.loc 1 183 1 is_stmt 1 view -0
 150               		.cfi_startproc
 151               	/* prologue: function */
 152               	/* frame size = 0 */
 153               	/* stack size = 0 */
 154               	.L__stack_usage = 0
 184:main.c        ****     add=0xb0|add;
 155               		.loc 1 184 5 view .LVU38
 156               		.loc 1 184 8 is_stmt 0 view .LVU39
 157 0030 806B      		ori r24,lo8(-80)
 158               	.LVL8:
 185:main.c        ****     send_command(add);
 159               		.loc 1 185 5 is_stmt 1 view .LVU40
 160               	.LBB65:
 161               	.LBI65:
 175:main.c        **** {
 162               		.loc 1 175 6 view .LVU41
 163               	.LBB66:
 177:main.c        **** 	CS_DISP_0;
 164               		.loc 1 177 2 view .LVU42
 165 0032 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 166               		.loc 1 178 2 view .LVU43
 167 0034 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 168               		.loc 1 179 2 view .LVU44
 169               	.LVL9:
 170               	.LBB67:
 171               	.LBI67:
 161:main.c        **** {
 172               		.loc 1 161 6 view .LVU45
 173               	.LBB68:
 164:main.c        **** 	/* Wait for transmission complete */
 174               		.loc 1 164 2 view .LVU46
 164:main.c        **** 	/* Wait for transmission complete */
 175               		.loc 1 164 8 is_stmt 0 view .LVU47
 176 0036 8EBD      		out 0x2e,r24
 166:main.c        **** }
 177               		.loc 1 166 2 is_stmt 1 view .LVU48
 178               	.L13:
 166:main.c        **** }
 179               		.loc 1 166 29 view .LVU49
 166:main.c        **** }
 180               		.loc 1 166 7 view .LVU50
 181 0038 0DB4      		in __tmp_reg__,0x2d
 182 003a 07FE      		sbrs __tmp_reg__,7
 183 003c 00C0      		rjmp .L13
 184               	.LVL10:
 166:main.c        **** }
 185               		.loc 1 166 7 is_stmt 0 view .LVU51
 186               	.LBE68:
 187               	.LBE67:
 180:main.c        **** }
 188               		.loc 1 180 2 is_stmt 1 view .LVU52
 189 003e 289A      		sbi 0x5,0
 190               	.LVL11:
 180:main.c        **** }
 191               		.loc 1 180 2 is_stmt 0 view .LVU53
 192               	.LBE66:
 193               	.LBE65:
 186:main.c        **** 	return;
 194               		.loc 1 186 2 is_stmt 1 view .LVU54
 195               	/* epilogue start */
 187:main.c        **** }
 196               		.loc 1 187 1 is_stmt 0 view .LVU55
 197 0040 0895      		ret
 198               		.cfi_endproc
 199               	.LFE17:
 201               	.global	Set_Column_Address
 203               	Set_Column_Address:
 204               	.LVL12:
 205               	.LFB18:
 188:main.c        **** void Set_Column_Address(unsigned char add)
 189:main.c        **** {	 add+=40;
 206               		.loc 1 189 1 is_stmt 1 view -0
 207               		.cfi_startproc
 208               	/* prologue: function */
 209               	/* frame size = 0 */
 210               	/* stack size = 0 */
 211               	.L__stack_usage = 0
 212               		.loc 1 189 4 view .LVU57
 213               		.loc 1 189 7 is_stmt 0 view .LVU58
 214 0042 885D      		subi r24,lo8(-(40))
 215               	.LVL13:
 190:main.c        ****     send_command((0x10|(add>>4)));
 216               		.loc 1 190 5 is_stmt 1 view .LVU59
 217 0044 982F      		mov r25,r24
 218 0046 9295      		swap r25
 219 0048 9F70      		andi r25,lo8(15)
 220 004a 9061      		ori r25,lo8(16)
 221               	.LVL14:
 222               	.LBB77:
 223               	.LBI77:
 175:main.c        **** {
 224               		.loc 1 175 6 view .LVU60
 225               	.LBB78:
 177:main.c        **** 	CS_DISP_0;
 226               		.loc 1 177 2 view .LVU61
 227 004c 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 228               		.loc 1 178 2 view .LVU62
 229 004e 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 230               		.loc 1 179 2 view .LVU63
 231               	.LVL15:
 232               	.LBB79:
 233               	.LBI79:
 161:main.c        **** {
 234               		.loc 1 161 6 view .LVU64
 235               	.LBB80:
 164:main.c        **** 	/* Wait for transmission complete */
 236               		.loc 1 164 2 view .LVU65
 164:main.c        **** 	/* Wait for transmission complete */
 237               		.loc 1 164 8 is_stmt 0 view .LVU66
 238 0050 9EBD      		out 0x2e,r25
 166:main.c        **** }
 239               		.loc 1 166 2 is_stmt 1 view .LVU67
 240               	.L16:
 166:main.c        **** }
 241               		.loc 1 166 29 view .LVU68
 166:main.c        **** }
 242               		.loc 1 166 7 view .LVU69
 243 0052 0DB4      		in __tmp_reg__,0x2d
 244 0054 07FE      		sbrs __tmp_reg__,7
 245 0056 00C0      		rjmp .L16
 246               	.LVL16:
 166:main.c        **** }
 247               		.loc 1 166 7 is_stmt 0 view .LVU70
 248               	.LBE80:
 249               	.LBE79:
 180:main.c        **** }
 250               		.loc 1 180 2 is_stmt 1 view .LVU71
 251 0058 289A      		sbi 0x5,0
 252               	.LVL17:
 180:main.c        **** }
 253               		.loc 1 180 2 is_stmt 0 view .LVU72
 254               	.LBE78:
 255               	.LBE77:
 191:main.c        **** 	send_command((0x0f&add));
 256               		.loc 1 191 2 is_stmt 1 view .LVU73
 257 005a 8F70      		andi r24,lo8(15)
 258               	.LVL18:
 259               	.LBB81:
 260               	.LBI81:
 175:main.c        **** {
 261               		.loc 1 175 6 view .LVU74
 262               	.LBB82:
 177:main.c        **** 	CS_DISP_0;
 263               		.loc 1 177 2 view .LVU75
 264 005c 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 265               		.loc 1 178 2 view .LVU76
 266 005e 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 267               		.loc 1 179 2 view .LVU77
 268               	.LVL19:
 269               	.LBB83:
 270               	.LBI83:
 161:main.c        **** {
 271               		.loc 1 161 6 view .LVU78
 272               	.LBB84:
 164:main.c        **** 	/* Wait for transmission complete */
 273               		.loc 1 164 2 view .LVU79
 164:main.c        **** 	/* Wait for transmission complete */
 274               		.loc 1 164 8 is_stmt 0 view .LVU80
 275 0060 8EBD      		out 0x2e,r24
 166:main.c        **** }
 276               		.loc 1 166 2 is_stmt 1 view .LVU81
 277               	.L17:
 166:main.c        **** }
 278               		.loc 1 166 29 view .LVU82
 166:main.c        **** }
 279               		.loc 1 166 7 view .LVU83
 280 0062 0DB4      		in __tmp_reg__,0x2d
 281 0064 07FE      		sbrs __tmp_reg__,7
 282 0066 00C0      		rjmp .L17
 283               	.LVL20:
 166:main.c        **** }
 284               		.loc 1 166 7 is_stmt 0 view .LVU84
 285               	.LBE84:
 286               	.LBE83:
 180:main.c        **** }
 287               		.loc 1 180 2 is_stmt 1 view .LVU85
 288 0068 289A      		sbi 0x5,0
 289               	.LVL21:
 180:main.c        **** }
 290               		.loc 1 180 2 is_stmt 0 view .LVU86
 291               	.LBE82:
 292               	.LBE81:
 192:main.c        **** 	return;
 293               		.loc 1 192 2 is_stmt 1 view .LVU87
 294               	/* epilogue start */
 193:main.c        **** }
 295               		.loc 1 193 1 is_stmt 0 view .LVU88
 296 006a 0895      		ret
 297               		.cfi_endproc
 298               	.LFE18:
 300               	.global	Set_Contrast_Control_Register
 302               	Set_Contrast_Control_Register:
 303               	.LVL22:
 304               	.LFB19:
 194:main.c        **** void Set_Contrast_Control_Register(unsigned char mod)
 195:main.c        **** {
 305               		.loc 1 195 1 is_stmt 1 view -0
 306               		.cfi_startproc
 307               	/* prologue: function */
 308               	/* frame size = 0 */
 309               	/* stack size = 0 */
 310               	.L__stack_usage = 0
 196:main.c        ****     send_command(0x81);
 311               		.loc 1 196 5 view .LVU90
 312               	.LBB93:
 313               	.LBI93:
 175:main.c        **** {
 314               		.loc 1 175 6 view .LVU91
 315               	.LBB94:
 177:main.c        **** 	CS_DISP_0;
 316               		.loc 1 177 2 view .LVU92
 317 006c 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 318               		.loc 1 178 2 view .LVU93
 319 006e 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 320               		.loc 1 179 2 view .LVU94
 321               	.LVL23:
 322               	.LBB95:
 323               	.LBI95:
 161:main.c        **** {
 324               		.loc 1 161 6 view .LVU95
 325               	.LBB96:
 164:main.c        **** 	/* Wait for transmission complete */
 326               		.loc 1 164 2 view .LVU96
 164:main.c        **** 	/* Wait for transmission complete */
 327               		.loc 1 164 8 is_stmt 0 view .LVU97
 328 0070 91E8      		ldi r25,lo8(-127)
 329 0072 9EBD      		out 0x2e,r25
 166:main.c        **** }
 330               		.loc 1 166 2 is_stmt 1 view .LVU98
 331               	.L21:
 166:main.c        **** }
 332               		.loc 1 166 29 view .LVU99
 166:main.c        **** }
 333               		.loc 1 166 7 view .LVU100
 334 0074 0DB4      		in __tmp_reg__,0x2d
 335 0076 07FE      		sbrs __tmp_reg__,7
 336 0078 00C0      		rjmp .L21
 337               	.LVL24:
 166:main.c        **** }
 338               		.loc 1 166 7 is_stmt 0 view .LVU101
 339               	.LBE96:
 340               	.LBE95:
 180:main.c        **** }
 341               		.loc 1 180 2 is_stmt 1 view .LVU102
 342 007a 289A      		sbi 0x5,0
 343               	.LVL25:
 180:main.c        **** }
 344               		.loc 1 180 2 is_stmt 0 view .LVU103
 345               	.LBE94:
 346               	.LBE93:
 197:main.c        **** 	send_command(mod);
 347               		.loc 1 197 2 is_stmt 1 view .LVU104
 348               	.LBB97:
 349               	.LBI97:
 175:main.c        **** {
 350               		.loc 1 175 6 view .LVU105
 351               	.LBB98:
 177:main.c        **** 	CS_DISP_0;
 352               		.loc 1 177 2 view .LVU106
 353 007c 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 354               		.loc 1 178 2 view .LVU107
 355 007e 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 356               		.loc 1 179 2 view .LVU108
 357               	.LVL26:
 358               	.LBB99:
 359               	.LBI99:
 161:main.c        **** {
 360               		.loc 1 161 6 view .LVU109
 361               	.LBB100:
 164:main.c        **** 	/* Wait for transmission complete */
 362               		.loc 1 164 2 view .LVU110
 164:main.c        **** 	/* Wait for transmission complete */
 363               		.loc 1 164 8 is_stmt 0 view .LVU111
 364 0080 8EBD      		out 0x2e,r24
 166:main.c        **** }
 365               		.loc 1 166 2 is_stmt 1 view .LVU112
 366               	.L22:
 166:main.c        **** }
 367               		.loc 1 166 29 view .LVU113
 166:main.c        **** }
 368               		.loc 1 166 7 view .LVU114
 369 0082 0DB4      		in __tmp_reg__,0x2d
 370 0084 07FE      		sbrs __tmp_reg__,7
 371 0086 00C0      		rjmp .L22
 372               	.LVL27:
 166:main.c        **** }
 373               		.loc 1 166 7 is_stmt 0 view .LVU115
 374               	.LBE100:
 375               	.LBE99:
 180:main.c        **** }
 376               		.loc 1 180 2 is_stmt 1 view .LVU116
 377 0088 289A      		sbi 0x5,0
 378               	.LVL28:
 180:main.c        **** }
 379               		.loc 1 180 2 is_stmt 0 view .LVU117
 380               	.LBE98:
 381               	.LBE97:
 198:main.c        **** 	return;
 382               		.loc 1 198 2 is_stmt 1 view .LVU118
 383               	/* epilogue start */
 199:main.c        **** }
 384               		.loc 1 199 1 is_stmt 0 view .LVU119
 385 008a 0895      		ret
 386               		.cfi_endproc
 387               	.LFE19:
 389               	.global	Display_Picture
 391               	Display_Picture:
 392               	.LVL29:
 393               	.LFB20:
 200:main.c        **** void Display_Picture(const unsigned char pic[])
 201:main.c        **** {
 394               		.loc 1 201 1 is_stmt 1 view -0
 395               		.cfi_startproc
 396               	/* prologue: function */
 397               	/* frame size = 0 */
 398               	/* stack size = 0 */
 399               	.L__stack_usage = 0
 202:main.c        **** 	//Display picture 48x64
 203:main.c        ****     unsigned char i,j;
 400               		.loc 1 203 5 view .LVU121
 204:main.c        **** 	for(i=0;i<0x08;i++)
 401               		.loc 1 204 2 view .LVU122
 402               		.loc 1 204 10 view .LVU123
 403 008c 9C01      		movw r18,r24
 404 008e 205D      		subi r18,-48
 405 0090 3F4F      		sbci r19,-1
 406               		.loc 1 204 7 is_stmt 0 view .LVU124
 407 0092 90E0      		ldi r25,0
 408               	.LBB122:
 409               	.LBB123:
 410               	.LBB124:
 411               	.LBB125:
 412               	.LBB126:
 164:main.c        **** 	/* Wait for transmission complete */
 413               		.loc 1 164 8 view .LVU125
 414 0094 52E1      		ldi r21,lo8(18)
 415               	.LBE126:
 416               	.LBE125:
 417               	.LBE124:
 418               	.LBE123:
 419               	.LBB130:
 420               	.LBB131:
 421               	.LBB132:
 422               	.LBB133:
 423 0096 48E0      		ldi r20,lo8(8)
 424               	.LVL30:
 425               	.L31:
 164:main.c        **** 	/* Wait for transmission complete */
 426               		.loc 1 164 8 view .LVU126
 427               	.LBE133:
 428               	.LBE132:
 429               	.LBE131:
 430               	.LBE130:
 431               	.LBE122:
 205:main.c        **** 	{
 206:main.c        **** 	Set_Page_Address(i);
 432               		.loc 1 206 2 is_stmt 1 view .LVU127
 433               	.LBB139:
 434               	.LBI139:
 182:main.c        **** {
 435               		.loc 1 182 6 view .LVU128
 436               	.LBB140:
 184:main.c        ****     send_command(add);
 437               		.loc 1 184 5 view .LVU129
 185:main.c        **** 	return;
 438               		.loc 1 185 5 view .LVU130
 439               	.LBB141:
 440               	.LBI141:
 175:main.c        **** {
 441               		.loc 1 175 6 view .LVU131
 442               	.LBB142:
 177:main.c        **** 	CS_DISP_0;
 443               		.loc 1 177 2 view .LVU132
 444 0098 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 445               		.loc 1 178 2 view .LVU133
 446 009a 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 447               		.loc 1 179 2 view .LVU134
 448               	.LBB143:
 449               	.LBI143:
 161:main.c        **** {
 450               		.loc 1 161 6 view .LVU135
 451               	.LBB144:
 164:main.c        **** 	/* Wait for transmission complete */
 452               		.loc 1 164 2 view .LVU136
 164:main.c        **** 	/* Wait for transmission complete */
 453               		.loc 1 164 8 is_stmt 0 view .LVU137
 454 009c 892F      		mov r24,r25
 455 009e 806B      		ori r24,lo8(-80)
 456 00a0 8EBD      		out 0x2e,r24
 166:main.c        **** }
 457               		.loc 1 166 2 is_stmt 1 view .LVU138
 458               	.L26:
 166:main.c        **** }
 459               		.loc 1 166 29 view .LVU139
 166:main.c        **** }
 460               		.loc 1 166 7 view .LVU140
 461 00a2 0DB4      		in __tmp_reg__,0x2d
 462 00a4 07FE      		sbrs __tmp_reg__,7
 463 00a6 00C0      		rjmp .L26
 464               	.LBE144:
 465               	.LBE143:
 180:main.c        **** }
 466               		.loc 1 180 2 view .LVU141
 467 00a8 289A      		sbi 0x5,0
 468               	.LBE142:
 469               	.LBE141:
 186:main.c        **** }
 470               		.loc 1 186 2 view .LVU142
 471               	.LBE140:
 472               	.LBE139:
 207:main.c        ****     Set_Column_Address(0x00);
 473               		.loc 1 207 5 view .LVU143
 474               	.LVL31:
 475               	.LBB145:
 476               	.LBI122:
 188:main.c        **** {	 add+=40;
 477               		.loc 1 188 6 view .LVU144
 478               	.LBE145:
 189:main.c        ****     send_command((0x10|(add>>4)));
 479               		.loc 1 189 4 view .LVU145
 190:main.c        **** 	send_command((0x0f&add));
 480               		.loc 1 190 5 view .LVU146
 481               	.LBB146:
 482               	.LBB137:
 483               	.LBI123:
 175:main.c        **** {
 484               		.loc 1 175 6 view .LVU147
 485               	.LBB129:
 177:main.c        **** 	CS_DISP_0;
 486               		.loc 1 177 2 view .LVU148
 487 00aa 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 488               		.loc 1 178 2 view .LVU149
 489 00ac 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 490               		.loc 1 179 2 view .LVU150
 491               	.LVL32:
 492               	.LBB128:
 493               	.LBI125:
 161:main.c        **** {
 494               		.loc 1 161 6 view .LVU151
 495               	.LBB127:
 164:main.c        **** 	/* Wait for transmission complete */
 496               		.loc 1 164 2 view .LVU152
 164:main.c        **** 	/* Wait for transmission complete */
 497               		.loc 1 164 8 is_stmt 0 view .LVU153
 498 00ae 5EBD      		out 0x2e,r21
 166:main.c        **** }
 499               		.loc 1 166 2 is_stmt 1 view .LVU154
 500               	.L27:
 166:main.c        **** }
 501               		.loc 1 166 29 view .LVU155
 166:main.c        **** }
 502               		.loc 1 166 7 view .LVU156
 503 00b0 0DB4      		in __tmp_reg__,0x2d
 504 00b2 07FE      		sbrs __tmp_reg__,7
 505 00b4 00C0      		rjmp .L27
 506               	.LVL33:
 166:main.c        **** }
 507               		.loc 1 166 7 is_stmt 0 view .LVU157
 508               	.LBE127:
 509               	.LBE128:
 180:main.c        **** }
 510               		.loc 1 180 2 is_stmt 1 view .LVU158
 511 00b6 289A      		sbi 0x5,0
 512               	.LVL34:
 180:main.c        **** }
 513               		.loc 1 180 2 is_stmt 0 view .LVU159
 514               	.LBE129:
 515               	.LBE137:
 516               	.LBE146:
 191:main.c        **** 	return;
 517               		.loc 1 191 2 is_stmt 1 view .LVU160
 518               	.LBB147:
 519               	.LBB138:
 520               	.LBI130:
 175:main.c        **** {
 521               		.loc 1 175 6 view .LVU161
 522               	.LBB136:
 177:main.c        **** 	CS_DISP_0;
 523               		.loc 1 177 2 view .LVU162
 524 00b8 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 525               		.loc 1 178 2 view .LVU163
 526 00ba 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 527               		.loc 1 179 2 view .LVU164
 528               	.LVL35:
 529               	.LBB135:
 530               	.LBI132:
 161:main.c        **** {
 531               		.loc 1 161 6 view .LVU165
 532               	.LBB134:
 164:main.c        **** 	/* Wait for transmission complete */
 533               		.loc 1 164 2 view .LVU166
 164:main.c        **** 	/* Wait for transmission complete */
 534               		.loc 1 164 8 is_stmt 0 view .LVU167
 535 00bc 4EBD      		out 0x2e,r20
 166:main.c        **** }
 536               		.loc 1 166 2 is_stmt 1 view .LVU168
 537               	.L28:
 166:main.c        **** }
 538               		.loc 1 166 29 view .LVU169
 166:main.c        **** }
 539               		.loc 1 166 7 view .LVU170
 540 00be 0DB4      		in __tmp_reg__,0x2d
 541 00c0 07FE      		sbrs __tmp_reg__,7
 542 00c2 00C0      		rjmp .L28
 543               	.LVL36:
 166:main.c        **** }
 544               		.loc 1 166 7 is_stmt 0 view .LVU171
 545               	.LBE134:
 546               	.LBE135:
 180:main.c        **** }
 547               		.loc 1 180 2 is_stmt 1 view .LVU172
 548 00c4 289A      		sbi 0x5,0
 549               	.LVL37:
 180:main.c        **** }
 550               		.loc 1 180 2 is_stmt 0 view .LVU173
 551               	.LBE136:
 552               	.LBE138:
 553               	.LBE147:
 208:main.c        ****         for(j=0;j<0x30;j++)
 554               		.loc 1 208 17 is_stmt 1 view .LVU174
 555 00c6 F901      		movw r30,r18
 556 00c8 F097      		sbiw r30,48
 557               	.LVL38:
 558               	.L30:
 209:main.c        **** 		{
 210:main.c        **** 		    send_data(pgm_read_byte(&pic[i*0x30+j]));
 559               		.loc 1 210 7 discriminator 3 view .LVU175
 560               	.LBB148:
 561               		.loc 1 210 17 discriminator 3 view .LVU176
 562               		.loc 1 210 17 discriminator 3 view .LVU177
 563               		.loc 1 210 17 discriminator 3 view .LVU178
 564               	/* #APP */
 565               	 ;  210 "main.c" 1
 566 00ca 8491      		lpm r24, Z
 567               		
 568               	 ;  0 "" 2
 569               	.LVL39:
 570               		.loc 1 210 17 discriminator 3 view .LVU179
 571               		.loc 1 210 17 is_stmt 0 discriminator 3 view .LVU180
 572               	/* #NOAPP */
 573               	.LBE148:
 574               	.LBB149:
 575               	.LBI149:
 168:main.c        **** {
 576               		.loc 1 168 6 is_stmt 1 discriminator 3 view .LVU181
 577               	.LBB150:
 170:main.c        **** 	CS_DISP_0;
 578               		.loc 1 170 2 discriminator 3 view .LVU182
 579 00cc 2A9A      		sbi 0x5,2
 171:main.c        **** 	SPI_MasterTransmit(data);
 580               		.loc 1 171 2 discriminator 3 view .LVU183
 581 00ce 2898      		cbi 0x5,0
 172:main.c        **** 	CS_DISP_1;
 582               		.loc 1 172 2 discriminator 3 view .LVU184
 583               	.LVL40:
 584               	.LBB151:
 585               	.LBI151:
 161:main.c        **** {
 586               		.loc 1 161 6 discriminator 3 view .LVU185
 587               	.LBB152:
 164:main.c        **** 	/* Wait for transmission complete */
 588               		.loc 1 164 2 discriminator 3 view .LVU186
 164:main.c        **** 	/* Wait for transmission complete */
 589               		.loc 1 164 8 is_stmt 0 discriminator 3 view .LVU187
 590 00d0 8EBD      		out 0x2e,r24
 166:main.c        **** }
 591               		.loc 1 166 2 is_stmt 1 discriminator 3 view .LVU188
 592               	.L29:
 166:main.c        **** }
 593               		.loc 1 166 29 view .LVU189
 166:main.c        **** }
 594               		.loc 1 166 7 view .LVU190
 595 00d2 0DB4      		in __tmp_reg__,0x2d
 596 00d4 07FE      		sbrs __tmp_reg__,7
 597 00d6 00C0      		rjmp .L29
 598               	.LVL41:
 166:main.c        **** }
 599               		.loc 1 166 7 is_stmt 0 view .LVU191
 600               	.LBE152:
 601               	.LBE151:
 173:main.c        **** }
 602               		.loc 1 173 2 is_stmt 1 view .LVU192
 603 00d8 289A      		sbi 0x5,0
 604               	.LVL42:
 173:main.c        **** }
 605               		.loc 1 173 2 is_stmt 0 view .LVU193
 606               	.LBE150:
 607               	.LBE149:
 208:main.c        **** 		{
 608               		.loc 1 208 24 is_stmt 1 view .LVU194
 208:main.c        **** 		{
 609               		.loc 1 208 17 view .LVU195
 208:main.c        **** 		{
 610               		.loc 1 208 9 is_stmt 0 view .LVU196
 611 00da 3196      		adiw r30,1
 612               	.LVL43:
 208:main.c        **** 		{
 613               		.loc 1 208 9 view .LVU197
 614 00dc E217      		cp r30,r18
 615 00de F307      		cpc r31,r19
 616 00e0 01F4      		brne .L30
 204:main.c        **** 	{
 617               		.loc 1 204 17 is_stmt 1 discriminator 2 view .LVU198
 204:main.c        **** 	{
 618               		.loc 1 204 18 is_stmt 0 discriminator 2 view .LVU199
 619 00e2 9F5F      		subi r25,lo8(-(1))
 620               	.LVL44:
 204:main.c        **** 	{
 621               		.loc 1 204 10 is_stmt 1 discriminator 2 view .LVU200
 204:main.c        **** 	{
 622               		.loc 1 204 2 is_stmt 0 discriminator 2 view .LVU201
 623 00e4 9F01      		movw r18,r30
 624               	.LVL45:
 204:main.c        **** 	{
 625               		.loc 1 204 2 discriminator 2 view .LVU202
 626 00e6 205D      		subi r18,-48
 627 00e8 3F4F      		sbci r19,-1
 628 00ea 9830      		cpi r25,lo8(8)
 629 00ec 01F4      		brne .L31
 630               	/* epilogue start */
 211:main.c        **** 		}
 212:main.c        **** 	}
 213:main.c        ****     return;
 214:main.c        **** }
 631               		.loc 1 214 1 view .LVU203
 632 00ee 0895      		ret
 633               		.cfi_endproc
 634               	.LFE20:
 636               	.global	Display_Clear
 638               	Display_Clear:
 639               	.LFB21:
 215:main.c        **** void Display_Clear(void)
 216:main.c        **** {
 640               		.loc 1 216 1 is_stmt 1 view -0
 641               		.cfi_startproc
 642               	/* prologue: function */
 643               	/* frame size = 0 */
 644               	/* stack size = 0 */
 645               	.L__stack_usage = 0
 217:main.c        **** 	//clear whole display
 218:main.c        **** 	unsigned char i,j;
 646               		.loc 1 218 2 view .LVU205
 219:main.c        **** 	for(i=0;i<0x08;i++)
 647               		.loc 1 219 2 view .LVU206
 648               	.LVL46:
 649               		.loc 1 219 10 view .LVU207
 650               		.loc 1 219 7 is_stmt 0 view .LVU208
 651 00f0 90E0      		ldi r25,0
 652               	.LBB173:
 653               	.LBB174:
 654               	.LBB175:
 655               	.LBB176:
 656               	.LBB177:
 164:main.c        **** 	/* Wait for transmission complete */
 657               		.loc 1 164 8 view .LVU209
 658 00f2 32E1      		ldi r19,lo8(18)
 659               	.LBE177:
 660               	.LBE176:
 661               	.LBE175:
 662               	.LBE174:
 663               	.LBB181:
 664               	.LBB182:
 665               	.LBB183:
 666               	.LBB184:
 667 00f4 28E0      		ldi r18,lo8(8)
 668               	.LVL47:
 669               	.L44:
 164:main.c        **** 	/* Wait for transmission complete */
 670               		.loc 1 164 8 view .LVU210
 671               	.LBE184:
 672               	.LBE183:
 673               	.LBE182:
 674               	.LBE181:
 675               	.LBE173:
 220:main.c        **** 	{
 221:main.c        **** 	Set_Page_Address(i);
 676               		.loc 1 221 2 is_stmt 1 view .LVU211
 677               	.LBB192:
 678               	.LBI192:
 182:main.c        **** {
 679               		.loc 1 182 6 view .LVU212
 680               	.LBB193:
 184:main.c        ****     send_command(add);
 681               		.loc 1 184 5 view .LVU213
 185:main.c        **** 	return;
 682               		.loc 1 185 5 view .LVU214
 683               	.LBB194:
 684               	.LBI194:
 175:main.c        **** {
 685               		.loc 1 175 6 view .LVU215
 686               	.LBB195:
 177:main.c        **** 	CS_DISP_0;
 687               		.loc 1 177 2 view .LVU216
 688 00f6 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 689               		.loc 1 178 2 view .LVU217
 690 00f8 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 691               		.loc 1 179 2 view .LVU218
 692               	.LBB196:
 693               	.LBI196:
 161:main.c        **** {
 694               		.loc 1 161 6 view .LVU219
 695               	.LBB197:
 164:main.c        **** 	/* Wait for transmission complete */
 696               		.loc 1 164 2 view .LVU220
 164:main.c        **** 	/* Wait for transmission complete */
 697               		.loc 1 164 8 is_stmt 0 view .LVU221
 698 00fa 892F      		mov r24,r25
 699 00fc 806B      		ori r24,lo8(-80)
 700 00fe 8EBD      		out 0x2e,r24
 166:main.c        **** }
 701               		.loc 1 166 2 is_stmt 1 view .LVU222
 702               	.L39:
 166:main.c        **** }
 703               		.loc 1 166 29 view .LVU223
 166:main.c        **** }
 704               		.loc 1 166 7 view .LVU224
 705 0100 0DB4      		in __tmp_reg__,0x2d
 706 0102 07FE      		sbrs __tmp_reg__,7
 707 0104 00C0      		rjmp .L39
 708               	.LBE197:
 709               	.LBE196:
 180:main.c        **** }
 710               		.loc 1 180 2 view .LVU225
 711 0106 289A      		sbi 0x5,0
 712               	.LBE195:
 713               	.LBE194:
 186:main.c        **** }
 714               		.loc 1 186 2 view .LVU226
 715               	.LBE193:
 716               	.LBE192:
 222:main.c        ****     Set_Column_Address(0x00);
 717               		.loc 1 222 5 view .LVU227
 718               	.LVL48:
 719               	.LBB198:
 720               	.LBI173:
 188:main.c        **** {	 add+=40;
 721               		.loc 1 188 6 view .LVU228
 722               	.LBE198:
 189:main.c        ****     send_command((0x10|(add>>4)));
 723               		.loc 1 189 4 view .LVU229
 190:main.c        **** 	send_command((0x0f&add));
 724               		.loc 1 190 5 view .LVU230
 725               	.LBB199:
 726               	.LBB189:
 727               	.LBI174:
 175:main.c        **** {
 728               		.loc 1 175 6 view .LVU231
 729               	.LBB180:
 177:main.c        **** 	CS_DISP_0;
 730               		.loc 1 177 2 view .LVU232
 731 0108 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 732               		.loc 1 178 2 view .LVU233
 733 010a 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 734               		.loc 1 179 2 view .LVU234
 735               	.LVL49:
 736               	.LBB179:
 737               	.LBI176:
 161:main.c        **** {
 738               		.loc 1 161 6 view .LVU235
 739               	.LBB178:
 164:main.c        **** 	/* Wait for transmission complete */
 740               		.loc 1 164 2 view .LVU236
 164:main.c        **** 	/* Wait for transmission complete */
 741               		.loc 1 164 8 is_stmt 0 view .LVU237
 742 010c 3EBD      		out 0x2e,r19
 166:main.c        **** }
 743               		.loc 1 166 2 is_stmt 1 view .LVU238
 744               	.L40:
 166:main.c        **** }
 745               		.loc 1 166 29 view .LVU239
 166:main.c        **** }
 746               		.loc 1 166 7 view .LVU240
 747 010e 0DB4      		in __tmp_reg__,0x2d
 748 0110 07FE      		sbrs __tmp_reg__,7
 749 0112 00C0      		rjmp .L40
 750               	.LVL50:
 166:main.c        **** }
 751               		.loc 1 166 7 is_stmt 0 view .LVU241
 752               	.LBE178:
 753               	.LBE179:
 180:main.c        **** }
 754               		.loc 1 180 2 is_stmt 1 view .LVU242
 755 0114 289A      		sbi 0x5,0
 756               	.LVL51:
 180:main.c        **** }
 757               		.loc 1 180 2 is_stmt 0 view .LVU243
 758               	.LBE180:
 759               	.LBE189:
 760               	.LBE199:
 191:main.c        **** 	return;
 761               		.loc 1 191 2 is_stmt 1 view .LVU244
 762               	.LBB200:
 763               	.LBB190:
 764               	.LBI181:
 175:main.c        **** {
 765               		.loc 1 175 6 view .LVU245
 766               	.LBB187:
 177:main.c        **** 	CS_DISP_0;
 767               		.loc 1 177 2 view .LVU246
 768 0116 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 769               		.loc 1 178 2 view .LVU247
 770 0118 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 771               		.loc 1 179 2 view .LVU248
 772               	.LVL52:
 773               	.LBB186:
 774               	.LBI183:
 161:main.c        **** {
 775               		.loc 1 161 6 view .LVU249
 776               	.LBB185:
 164:main.c        **** 	/* Wait for transmission complete */
 777               		.loc 1 164 2 view .LVU250
 164:main.c        **** 	/* Wait for transmission complete */
 778               		.loc 1 164 8 is_stmt 0 view .LVU251
 779 011a 2EBD      		out 0x2e,r18
 166:main.c        **** }
 780               		.loc 1 166 2 is_stmt 1 view .LVU252
 781               	.L41:
 166:main.c        **** }
 782               		.loc 1 166 29 view .LVU253
 166:main.c        **** }
 783               		.loc 1 166 7 view .LVU254
 784 011c 0DB4      		in __tmp_reg__,0x2d
 785 011e 07FE      		sbrs __tmp_reg__,7
 786 0120 00C0      		rjmp .L41
 787               	.LVL53:
 166:main.c        **** }
 788               		.loc 1 166 7 is_stmt 0 view .LVU255
 789               	.LBE185:
 790               	.LBE186:
 180:main.c        **** }
 791               		.loc 1 180 2 is_stmt 1 view .LVU256
 792 0122 289A      		sbi 0x5,0
 793               	.LVL54:
 180:main.c        **** }
 794               		.loc 1 180 2 is_stmt 0 view .LVU257
 795               	.LBE187:
 796               	.LBE190:
 797               	.LBE200:
 223:main.c        ****         for(j=0;j<0x30;j++)
 798               		.loc 1 223 17 is_stmt 1 view .LVU258
 799               	.LBB201:
 800               	.LBB191:
 801               	.LBB188:
 180:main.c        **** }
 802               		.loc 1 180 2 is_stmt 0 view .LVU259
 803 0124 80E3      		ldi r24,lo8(48)
 804               	.LVL55:
 805               	.L43:
 180:main.c        **** }
 806               		.loc 1 180 2 view .LVU260
 807               	.LBE188:
 808               	.LBE191:
 809               	.LBE201:
 224:main.c        **** 		{
 225:main.c        **** 		    send_data(0x00);
 810               		.loc 1 225 7 is_stmt 1 view .LVU261
 811               	.LBB202:
 812               	.LBI202:
 168:main.c        **** {
 813               		.loc 1 168 6 view .LVU262
 814               	.LBB203:
 170:main.c        **** 	CS_DISP_0;
 815               		.loc 1 170 2 view .LVU263
 816 0126 2A9A      		sbi 0x5,2
 171:main.c        **** 	SPI_MasterTransmit(data);
 817               		.loc 1 171 2 view .LVU264
 818 0128 2898      		cbi 0x5,0
 172:main.c        **** 	CS_DISP_1;
 819               		.loc 1 172 2 view .LVU265
 820               	.LVL56:
 821               	.LBB204:
 822               	.LBI204:
 161:main.c        **** {
 823               		.loc 1 161 6 view .LVU266
 824               	.LBB205:
 164:main.c        **** 	/* Wait for transmission complete */
 825               		.loc 1 164 2 view .LVU267
 164:main.c        **** 	/* Wait for transmission complete */
 826               		.loc 1 164 8 is_stmt 0 view .LVU268
 827 012a 1EBC      		out 0x2e,__zero_reg__
 166:main.c        **** }
 828               		.loc 1 166 2 is_stmt 1 view .LVU269
 829               	.L42:
 166:main.c        **** }
 830               		.loc 1 166 29 view .LVU270
 166:main.c        **** }
 831               		.loc 1 166 7 view .LVU271
 832 012c 0DB4      		in __tmp_reg__,0x2d
 833 012e 07FE      		sbrs __tmp_reg__,7
 834 0130 00C0      		rjmp .L42
 835               	.LVL57:
 166:main.c        **** }
 836               		.loc 1 166 7 is_stmt 0 view .LVU272
 837               	.LBE205:
 838               	.LBE204:
 173:main.c        **** }
 839               		.loc 1 173 2 is_stmt 1 view .LVU273
 840 0132 289A      		sbi 0x5,0
 841               	.LVL58:
 173:main.c        **** }
 842               		.loc 1 173 2 is_stmt 0 view .LVU274
 843               	.LBE203:
 844               	.LBE202:
 223:main.c        **** 		{
 845               		.loc 1 223 24 is_stmt 1 view .LVU275
 223:main.c        **** 		{
 846               		.loc 1 223 17 view .LVU276
 223:main.c        **** 		{
 847               		.loc 1 223 9 is_stmt 0 view .LVU277
 848 0134 8150      		subi r24,lo8(-(-1))
 849               	.LVL59:
 223:main.c        **** 		{
 850               		.loc 1 223 9 view .LVU278
 851 0136 01F4      		brne .L43
 219:main.c        **** 	{
 852               		.loc 1 219 17 is_stmt 1 discriminator 2 view .LVU279
 219:main.c        **** 	{
 853               		.loc 1 219 18 is_stmt 0 discriminator 2 view .LVU280
 854 0138 9F5F      		subi r25,lo8(-(1))
 855               	.LVL60:
 219:main.c        **** 	{
 856               		.loc 1 219 10 is_stmt 1 discriminator 2 view .LVU281
 219:main.c        **** 	{
 857               		.loc 1 219 2 is_stmt 0 discriminator 2 view .LVU282
 858 013a 9830      		cpi r25,lo8(8)
 859 013c 01F4      		brne .L44
 860               	/* epilogue start */
 226:main.c        **** 		}
 227:main.c        **** 	}
 228:main.c        ****     return;
 229:main.c        **** }
 861               		.loc 1 229 1 view .LVU283
 862 013e 0895      		ret
 863               		.cfi_endproc
 864               	.LFE21:
 866               	.global	Char_Position
 868               	Char_Position:
 869               	.LVL61:
 870               	.LFB22:
 230:main.c        **** void Char_Position(uint8_t fontsize, uint8_t row, uint8_t pos)
 231:main.c        **** {
 871               		.loc 1 231 1 is_stmt 1 view -0
 872               		.cfi_startproc
 873               	/* prologue: function */
 874               	/* frame size = 0 */
 875               	/* stack size = 0 */
 876               	.L__stack_usage = 0
 232:main.c        **** 	//set position for new char (font size 8x14)
 233:main.c        **** 	Set_Page_Address(7-pos);	//0-7 	(* 8 bit)
 877               		.loc 1 233 2 view .LVU285
 878               	.LBB222:
 879               	.LBI222:
 182:main.c        **** {
 880               		.loc 1 182 6 view .LVU286
 881               	.LBB223:
 184:main.c        ****     send_command(add);
 882               		.loc 1 184 5 view .LVU287
 883               	.LBE223:
 884               	.LBE222:
 885               		.loc 1 233 2 is_stmt 0 view .LVU288
 886 0140 97E0      		ldi r25,lo8(7)
 887 0142 941B      		sub r25,r20
 888               	.LVL62:
 889               	.LBB229:
 890               	.LBB228:
 184:main.c        ****     send_command(add);
 891               		.loc 1 184 8 view .LVU289
 892 0144 906B      		ori r25,lo8(-80)
 893               	.LVL63:
 185:main.c        **** 	return;
 894               		.loc 1 185 5 is_stmt 1 view .LVU290
 895               	.LBB224:
 896               	.LBI224:
 175:main.c        **** {
 897               		.loc 1 175 6 view .LVU291
 898               	.LBB225:
 177:main.c        **** 	CS_DISP_0;
 899               		.loc 1 177 2 view .LVU292
 900 0146 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 901               		.loc 1 178 2 view .LVU293
 902 0148 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 903               		.loc 1 179 2 view .LVU294
 904               	.LVL64:
 905               	.LBB226:
 906               	.LBI226:
 161:main.c        **** {
 907               		.loc 1 161 6 view .LVU295
 908               	.LBB227:
 164:main.c        **** 	/* Wait for transmission complete */
 909               		.loc 1 164 2 view .LVU296
 164:main.c        **** 	/* Wait for transmission complete */
 910               		.loc 1 164 8 is_stmt 0 view .LVU297
 911 014a 9EBD      		out 0x2e,r25
 166:main.c        **** }
 912               		.loc 1 166 2 is_stmt 1 view .LVU298
 913               	.L52:
 166:main.c        **** }
 914               		.loc 1 166 29 view .LVU299
 166:main.c        **** }
 915               		.loc 1 166 7 view .LVU300
 916 014c 0DB4      		in __tmp_reg__,0x2d
 917 014e 07FE      		sbrs __tmp_reg__,7
 918 0150 00C0      		rjmp .L52
 919               	.LVL65:
 166:main.c        **** }
 920               		.loc 1 166 7 is_stmt 0 view .LVU301
 921               	.LBE227:
 922               	.LBE226:
 180:main.c        **** }
 923               		.loc 1 180 2 is_stmt 1 view .LVU302
 924 0152 289A      		sbi 0x5,0
 925               	.LVL66:
 180:main.c        **** }
 926               		.loc 1 180 2 is_stmt 0 view .LVU303
 927               	.LBE225:
 928               	.LBE224:
 186:main.c        **** }
 929               		.loc 1 186 2 is_stmt 1 view .LVU304
 186:main.c        **** }
 930               		.loc 1 186 2 is_stmt 0 view .LVU305
 931               	.LBE228:
 932               	.LBE229:
 234:main.c        **** 	Set_Column_Address(row*fontsize);	//0-3	(* 14 collums / char)
 933               		.loc 1 234 2 is_stmt 1 view .LVU306
 934               	.LBB230:
 935               	.LBI230:
 188:main.c        **** {	 add+=40;
 936               		.loc 1 188 6 view .LVU307
 937               	.LBB231:
 189:main.c        ****     send_command((0x10|(add>>4)));
 938               		.loc 1 189 4 view .LVU308
 939               	.LBE231:
 940               	.LBE230:
 941               		.loc 1 234 2 is_stmt 0 view .LVU309
 942 0154 689F      		mul r22,r24
 943 0156 802D      		mov r24,r0
 944 0158 1124      		clr r1
 945               	.LVL67:
 946               	.LBB241:
 947               	.LBB240:
 189:main.c        ****     send_command((0x10|(add>>4)));
 948               		.loc 1 189 7 view .LVU310
 949 015a 885D      		subi r24,lo8(-(40))
 950               	.LVL68:
 190:main.c        **** 	send_command((0x0f&add));
 951               		.loc 1 190 5 is_stmt 1 view .LVU311
 952 015c 982F      		mov r25,r24
 953 015e 9295      		swap r25
 954 0160 9F70      		andi r25,lo8(15)
 955 0162 9061      		ori r25,lo8(16)
 956               	.LVL69:
 957               	.LBB232:
 958               	.LBI232:
 175:main.c        **** {
 959               		.loc 1 175 6 view .LVU312
 960               	.LBB233:
 177:main.c        **** 	CS_DISP_0;
 961               		.loc 1 177 2 view .LVU313
 962 0164 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 963               		.loc 1 178 2 view .LVU314
 964 0166 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 965               		.loc 1 179 2 view .LVU315
 966               	.LVL70:
 967               	.LBB234:
 968               	.LBI234:
 161:main.c        **** {
 969               		.loc 1 161 6 view .LVU316
 970               	.LBB235:
 164:main.c        **** 	/* Wait for transmission complete */
 971               		.loc 1 164 2 view .LVU317
 164:main.c        **** 	/* Wait for transmission complete */
 972               		.loc 1 164 8 is_stmt 0 view .LVU318
 973 0168 9EBD      		out 0x2e,r25
 166:main.c        **** }
 974               		.loc 1 166 2 is_stmt 1 view .LVU319
 975               	.L53:
 166:main.c        **** }
 976               		.loc 1 166 29 view .LVU320
 166:main.c        **** }
 977               		.loc 1 166 7 view .LVU321
 978 016a 0DB4      		in __tmp_reg__,0x2d
 979 016c 07FE      		sbrs __tmp_reg__,7
 980 016e 00C0      		rjmp .L53
 981               	.LVL71:
 166:main.c        **** }
 982               		.loc 1 166 7 is_stmt 0 view .LVU322
 983               	.LBE235:
 984               	.LBE234:
 180:main.c        **** }
 985               		.loc 1 180 2 is_stmt 1 view .LVU323
 986 0170 289A      		sbi 0x5,0
 987               	.LVL72:
 180:main.c        **** }
 988               		.loc 1 180 2 is_stmt 0 view .LVU324
 989               	.LBE233:
 990               	.LBE232:
 191:main.c        **** 	return;
 991               		.loc 1 191 2 is_stmt 1 view .LVU325
 992 0172 8F70      		andi r24,lo8(15)
 993               	.LVL73:
 994               	.LBB236:
 995               	.LBI236:
 175:main.c        **** {
 996               		.loc 1 175 6 view .LVU326
 997               	.LBB237:
 177:main.c        **** 	CS_DISP_0;
 998               		.loc 1 177 2 view .LVU327
 999 0174 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 1000               		.loc 1 178 2 view .LVU328
 1001 0176 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 1002               		.loc 1 179 2 view .LVU329
 1003               	.LVL74:
 1004               	.LBB238:
 1005               	.LBI238:
 161:main.c        **** {
 1006               		.loc 1 161 6 view .LVU330
 1007               	.LBB239:
 164:main.c        **** 	/* Wait for transmission complete */
 1008               		.loc 1 164 2 view .LVU331
 164:main.c        **** 	/* Wait for transmission complete */
 1009               		.loc 1 164 8 is_stmt 0 view .LVU332
 1010 0178 8EBD      		out 0x2e,r24
 166:main.c        **** }
 1011               		.loc 1 166 2 is_stmt 1 view .LVU333
 1012               	.L54:
 166:main.c        **** }
 1013               		.loc 1 166 29 view .LVU334
 166:main.c        **** }
 1014               		.loc 1 166 7 view .LVU335
 1015 017a 0DB4      		in __tmp_reg__,0x2d
 1016 017c 07FE      		sbrs __tmp_reg__,7
 1017 017e 00C0      		rjmp .L54
 1018               	.LVL75:
 166:main.c        **** }
 1019               		.loc 1 166 7 is_stmt 0 view .LVU336
 1020               	.LBE239:
 1021               	.LBE238:
 180:main.c        **** }
 1022               		.loc 1 180 2 is_stmt 1 view .LVU337
 1023 0180 289A      		sbi 0x5,0
 1024               	.LVL76:
 180:main.c        **** }
 1025               		.loc 1 180 2 is_stmt 0 view .LVU338
 1026               	.LBE237:
 1027               	.LBE236:
 192:main.c        **** }
 1028               		.loc 1 192 2 is_stmt 1 view .LVU339
 1029               	/* epilogue start */
 192:main.c        **** }
 1030               		.loc 1 192 2 is_stmt 0 view .LVU340
 1031               	.LBE240:
 1032               	.LBE241:
 235:main.c        **** }
 1033               		.loc 1 235 1 view .LVU341
 1034 0182 0895      		ret
 1035               		.cfi_endproc
 1036               	.LFE22:
 1038               	.global	Display_Init
 1040               	Display_Init:
 1041               	.LFB23:
 236:main.c        **** void Display_Init(void)
 237:main.c        **** {
 1042               		.loc 1 237 1 is_stmt 1 view -0
 1043               		.cfi_startproc
 1044               	/* prologue: function */
 1045               	/* frame size = 0 */
 1046               	/* stack size = 0 */
 1047               	.L__stack_usage = 0
 238:main.c        **** 	/*Init session according datasheet and sample code:
 239:main.c        **** 	 *https://www.buydisplay.com/serial-spi-0-71-inch-white-48x64-graphic-oled-display-ssd1306
 240:main.c        **** 	 * */
 241:main.c        **** 	DISP_RST_1;
 1048               		.loc 1 241 2 view .LVU343
 1049 0184 299A      		sbi 0x5,1
 242:main.c        **** 	_delay_ms(10);
 1050               		.loc 1 242 2 view .LVU344
 1051               	.LVL77:
 1052               	.LBB342:
 1053               	.LBI342:
 1054               		.file 2 "/usr/avr/include/util/delay.h"
   1:/usr/avr/include/util/delay.h **** /* Copyright (c) 2002, Marek Michalkiewicz
   2:/usr/avr/include/util/delay.h ****    Copyright (c) 2004,2005,2007 Joerg Wunsch
   3:/usr/avr/include/util/delay.h ****    Copyright (c) 2007  Florin-Viorel Petrov
   4:/usr/avr/include/util/delay.h ****    All rights reserved.
   5:/usr/avr/include/util/delay.h **** 
   6:/usr/avr/include/util/delay.h ****    Redistribution and use in source and binary forms, with or without
   7:/usr/avr/include/util/delay.h ****    modification, are permitted provided that the following conditions are met:
   8:/usr/avr/include/util/delay.h **** 
   9:/usr/avr/include/util/delay.h ****    * Redistributions of source code must retain the above copyright
  10:/usr/avr/include/util/delay.h ****      notice, this list of conditions and the following disclaimer.
  11:/usr/avr/include/util/delay.h **** 
  12:/usr/avr/include/util/delay.h ****    * Redistributions in binary form must reproduce the above copyright
  13:/usr/avr/include/util/delay.h ****      notice, this list of conditions and the following disclaimer in
  14:/usr/avr/include/util/delay.h ****      the documentation and/or other materials provided with the
  15:/usr/avr/include/util/delay.h ****      distribution.
  16:/usr/avr/include/util/delay.h **** 
  17:/usr/avr/include/util/delay.h ****    * Neither the name of the copyright holders nor the names of
  18:/usr/avr/include/util/delay.h ****      contributors may be used to endorse or promote products derived
  19:/usr/avr/include/util/delay.h ****      from this software without specific prior written permission.
  20:/usr/avr/include/util/delay.h **** 
  21:/usr/avr/include/util/delay.h ****   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:/usr/avr/include/util/delay.h ****   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:/usr/avr/include/util/delay.h ****   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:/usr/avr/include/util/delay.h ****   ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
  25:/usr/avr/include/util/delay.h ****   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:/usr/avr/include/util/delay.h ****   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:/usr/avr/include/util/delay.h ****   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:/usr/avr/include/util/delay.h ****   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:/usr/avr/include/util/delay.h ****   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:/usr/avr/include/util/delay.h ****   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:/usr/avr/include/util/delay.h ****   POSSIBILITY OF SUCH DAMAGE. */
  32:/usr/avr/include/util/delay.h **** 
  33:/usr/avr/include/util/delay.h **** /* $Id: delay.h.in 2506 2016-02-08 10:05:45Z joerg_wunsch $ */
  34:/usr/avr/include/util/delay.h **** 
  35:/usr/avr/include/util/delay.h **** #ifndef _UTIL_DELAY_H_
  36:/usr/avr/include/util/delay.h **** #define _UTIL_DELAY_H_ 1
  37:/usr/avr/include/util/delay.h **** 
  38:/usr/avr/include/util/delay.h **** #ifndef __DOXYGEN__
  39:/usr/avr/include/util/delay.h **** #  ifndef __HAS_DELAY_CYCLES
  40:/usr/avr/include/util/delay.h **** #    define __HAS_DELAY_CYCLES 1
  41:/usr/avr/include/util/delay.h **** #  endif
  42:/usr/avr/include/util/delay.h **** #endif  /* __DOXYGEN__ */
  43:/usr/avr/include/util/delay.h **** 
  44:/usr/avr/include/util/delay.h **** #include <inttypes.h>
  45:/usr/avr/include/util/delay.h **** #include <util/delay_basic.h>
  46:/usr/avr/include/util/delay.h **** #include <math.h>
  47:/usr/avr/include/util/delay.h **** 
  48:/usr/avr/include/util/delay.h **** /** \file */
  49:/usr/avr/include/util/delay.h **** /** \defgroup util_delay <util/delay.h>: Convenience functions for busy-wait delay loops
  50:/usr/avr/include/util/delay.h ****     \code
  51:/usr/avr/include/util/delay.h ****     #define F_CPU 1000000UL  // 1 MHz
  52:/usr/avr/include/util/delay.h ****     //#define F_CPU 14.7456E6
  53:/usr/avr/include/util/delay.h ****     #include <util/delay.h>
  54:/usr/avr/include/util/delay.h ****     \endcode
  55:/usr/avr/include/util/delay.h **** 
  56:/usr/avr/include/util/delay.h ****     \note As an alternative method, it is possible to pass the
  57:/usr/avr/include/util/delay.h ****     F_CPU macro down to the compiler from the Makefile.
  58:/usr/avr/include/util/delay.h ****     Obviously, in that case, no \c \#define statement should be
  59:/usr/avr/include/util/delay.h ****     used.
  60:/usr/avr/include/util/delay.h **** 
  61:/usr/avr/include/util/delay.h ****     The functions in this header file are wrappers around the basic
  62:/usr/avr/include/util/delay.h ****     busy-wait functions from <util/delay_basic.h>.  They are meant as
  63:/usr/avr/include/util/delay.h ****     convenience functions where actual time values can be specified
  64:/usr/avr/include/util/delay.h ****     rather than a number of cycles to wait for.  The idea behind is
  65:/usr/avr/include/util/delay.h ****     that compile-time constant expressions will be eliminated by
  66:/usr/avr/include/util/delay.h ****     compiler optimization so floating-point expressions can be used
  67:/usr/avr/include/util/delay.h ****     to calculate the number of delay cycles needed based on the CPU
  68:/usr/avr/include/util/delay.h ****     frequency passed by the macro F_CPU.
  69:/usr/avr/include/util/delay.h **** 
  70:/usr/avr/include/util/delay.h ****     \note In order for these functions to work as intended, compiler
  71:/usr/avr/include/util/delay.h ****     optimizations <em>must</em> be enabled, and the delay time
  72:/usr/avr/include/util/delay.h ****     <em>must</em> be an expression that is a known constant at
  73:/usr/avr/include/util/delay.h ****     compile-time.  If these requirements are not met, the resulting
  74:/usr/avr/include/util/delay.h ****     delay will be much longer (and basically unpredictable), and
  75:/usr/avr/include/util/delay.h ****     applications that otherwise do not use floating-point calculations
  76:/usr/avr/include/util/delay.h ****     will experience severe code bloat by the floating-point library
  77:/usr/avr/include/util/delay.h ****     routines linked into the application.
  78:/usr/avr/include/util/delay.h **** 
  79:/usr/avr/include/util/delay.h ****     The functions available allow the specification of microsecond, and
  80:/usr/avr/include/util/delay.h ****     millisecond delays directly, using the application-supplied macro
  81:/usr/avr/include/util/delay.h ****     F_CPU as the CPU clock frequency (in Hertz).
  82:/usr/avr/include/util/delay.h **** 
  83:/usr/avr/include/util/delay.h **** */
  84:/usr/avr/include/util/delay.h **** 
  85:/usr/avr/include/util/delay.h **** #if !defined(__DOXYGEN__)
  86:/usr/avr/include/util/delay.h **** static __inline__ void _delay_us(double __us) __attribute__((__always_inline__));
  87:/usr/avr/include/util/delay.h **** static __inline__ void _delay_ms(double __ms) __attribute__((__always_inline__));
  88:/usr/avr/include/util/delay.h **** #endif
  89:/usr/avr/include/util/delay.h **** 
  90:/usr/avr/include/util/delay.h **** #ifndef F_CPU
  91:/usr/avr/include/util/delay.h **** /* prevent compiler error by supplying a default */
  92:/usr/avr/include/util/delay.h **** # warning "F_CPU not defined for <util/delay.h>"
  93:/usr/avr/include/util/delay.h **** /** \ingroup util_delay
  94:/usr/avr/include/util/delay.h ****     \def F_CPU
  95:/usr/avr/include/util/delay.h ****     \brief CPU frequency in Hz
  96:/usr/avr/include/util/delay.h **** 
  97:/usr/avr/include/util/delay.h ****     The macro F_CPU specifies the CPU frequency to be considered by
  98:/usr/avr/include/util/delay.h ****     the delay macros.  This macro is normally supplied by the
  99:/usr/avr/include/util/delay.h ****     environment (e.g. from within a project header, or the project's
 100:/usr/avr/include/util/delay.h ****     Makefile).  The value 1 MHz here is only provided as a "vanilla"
 101:/usr/avr/include/util/delay.h ****     fallback if no such user-provided definition could be found.
 102:/usr/avr/include/util/delay.h **** 
 103:/usr/avr/include/util/delay.h ****     In terms of the delay functions, the CPU frequency can be given as
 104:/usr/avr/include/util/delay.h ****     a floating-point constant (e.g. 3.6864E6 for 3.6864 MHz).
 105:/usr/avr/include/util/delay.h ****     However, the macros in <util/setbaud.h> require it to be an
 106:/usr/avr/include/util/delay.h ****     integer value.
 107:/usr/avr/include/util/delay.h ****  */
 108:/usr/avr/include/util/delay.h **** # define F_CPU 1000000UL
 109:/usr/avr/include/util/delay.h **** #endif
 110:/usr/avr/include/util/delay.h **** 
 111:/usr/avr/include/util/delay.h **** #ifndef __OPTIMIZE__
 112:/usr/avr/include/util/delay.h **** # warning "Compiler optimizations disabled; functions from <util/delay.h> won't work as designed"
 113:/usr/avr/include/util/delay.h **** #endif
 114:/usr/avr/include/util/delay.h **** 
 115:/usr/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 116:/usr/avr/include/util/delay.h ****   !defined(__DELAY_BACKWARD_COMPATIBLE__) &&	   \
 117:/usr/avr/include/util/delay.h ****   __STDC_HOSTED__
 118:/usr/avr/include/util/delay.h **** #  include <math.h>
 119:/usr/avr/include/util/delay.h **** #endif
 120:/usr/avr/include/util/delay.h **** 
 121:/usr/avr/include/util/delay.h **** /**
 122:/usr/avr/include/util/delay.h ****    \ingroup util_delay
 123:/usr/avr/include/util/delay.h **** 
 124:/usr/avr/include/util/delay.h ****    Perform a delay of \c __ms milliseconds, using _delay_loop_2().
 125:/usr/avr/include/util/delay.h **** 
 126:/usr/avr/include/util/delay.h ****    The macro F_CPU is supposed to be defined to a
 127:/usr/avr/include/util/delay.h ****    constant defining the CPU clock frequency (in Hertz).
 128:/usr/avr/include/util/delay.h **** 
 129:/usr/avr/include/util/delay.h ****    The maximal possible delay is 262.14 ms / F_CPU in MHz.
 130:/usr/avr/include/util/delay.h **** 
 131:/usr/avr/include/util/delay.h ****    When the user request delay which exceed the maximum possible one,
 132:/usr/avr/include/util/delay.h ****    _delay_ms() provides a decreased resolution functionality. In this
 133:/usr/avr/include/util/delay.h ****    mode _delay_ms() will work with a resolution of 1/10 ms, providing
 134:/usr/avr/include/util/delay.h ****    delays up to 6.5535 seconds (independent from CPU frequency).  The
 135:/usr/avr/include/util/delay.h ****    user will not be informed about decreased resolution.
 136:/usr/avr/include/util/delay.h **** 
 137:/usr/avr/include/util/delay.h ****    If the avr-gcc toolchain has __builtin_avr_delay_cycles()
 138:/usr/avr/include/util/delay.h ****    support, maximal possible delay is 4294967.295 ms/ F_CPU in MHz. For
 139:/usr/avr/include/util/delay.h ****    values greater than the maximal possible delay, overflows results in
 140:/usr/avr/include/util/delay.h ****    no delay i.e., 0ms.
 141:/usr/avr/include/util/delay.h **** 
 142:/usr/avr/include/util/delay.h ****    Conversion of \c __ms into clock cycles may not always result in
 143:/usr/avr/include/util/delay.h ****    integer.  By default, the clock cycles rounded up to next
 144:/usr/avr/include/util/delay.h ****    integer. This ensures that the user gets at least \c __ms
 145:/usr/avr/include/util/delay.h ****    microseconds of delay.
 146:/usr/avr/include/util/delay.h **** 
 147:/usr/avr/include/util/delay.h ****    Alternatively, by defining the macro \c __DELAY_ROUND_DOWN__, or
 148:/usr/avr/include/util/delay.h ****    \c __DELAY_ROUND_CLOSEST__, before including this header file, the
 149:/usr/avr/include/util/delay.h ****    algorithm can be made to round down, or round to closest integer,
 150:/usr/avr/include/util/delay.h ****    respectively.
 151:/usr/avr/include/util/delay.h **** 
 152:/usr/avr/include/util/delay.h ****    \note
 153:/usr/avr/include/util/delay.h **** 
 154:/usr/avr/include/util/delay.h ****    The implementation of _delay_ms() based on
 155:/usr/avr/include/util/delay.h ****    __builtin_avr_delay_cycles() is not backward compatible with older
 156:/usr/avr/include/util/delay.h ****    implementations.  In order to get functionality backward compatible
 157:/usr/avr/include/util/delay.h ****    with previous versions, the macro \c "__DELAY_BACKWARD_COMPATIBLE__"
 158:/usr/avr/include/util/delay.h ****    must be defined before including this header file. Also, the
 159:/usr/avr/include/util/delay.h ****    backward compatible algorithm will be chosen if the code is
 160:/usr/avr/include/util/delay.h ****    compiled in a <em>freestanding environment</em> (GCC option
 161:/usr/avr/include/util/delay.h ****    \c -ffreestanding), as the math functions required for rounding are
 162:/usr/avr/include/util/delay.h ****    not available to the compiler then.
 163:/usr/avr/include/util/delay.h **** 
 164:/usr/avr/include/util/delay.h ****  */
 165:/usr/avr/include/util/delay.h **** void
 166:/usr/avr/include/util/delay.h **** _delay_ms(double __ms)
 1055               		.loc 2 166 1 view .LVU345
 1056               	.LBB343:
 167:/usr/avr/include/util/delay.h **** {
 168:/usr/avr/include/util/delay.h **** 	double __tmp ;
 1057               		.loc 2 168 2 view .LVU346
 169:/usr/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 170:/usr/avr/include/util/delay.h ****   !defined(__DELAY_BACKWARD_COMPATIBLE__) &&	   \
 171:/usr/avr/include/util/delay.h ****   __STDC_HOSTED__
 172:/usr/avr/include/util/delay.h **** 	uint32_t __ticks_dc;
 173:/usr/avr/include/util/delay.h **** 	extern void __builtin_avr_delay_cycles(unsigned long);
 174:/usr/avr/include/util/delay.h **** 	__tmp = ((F_CPU) / 1e3) * __ms;
 175:/usr/avr/include/util/delay.h **** 
 176:/usr/avr/include/util/delay.h **** 	#if defined(__DELAY_ROUND_DOWN__)
 177:/usr/avr/include/util/delay.h **** 		__ticks_dc = (uint32_t)fabs(__tmp);
 178:/usr/avr/include/util/delay.h **** 
 179:/usr/avr/include/util/delay.h **** 	#elif defined(__DELAY_ROUND_CLOSEST__)
 180:/usr/avr/include/util/delay.h **** 		__ticks_dc = (uint32_t)(fabs(__tmp)+0.5);
 181:/usr/avr/include/util/delay.h **** 
 182:/usr/avr/include/util/delay.h **** 	#else
 183:/usr/avr/include/util/delay.h **** 		//round up by default
 184:/usr/avr/include/util/delay.h **** 		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
 185:/usr/avr/include/util/delay.h **** 	#endif
 186:/usr/avr/include/util/delay.h **** 
 187:/usr/avr/include/util/delay.h **** 	__builtin_avr_delay_cycles(__ticks_dc);
 188:/usr/avr/include/util/delay.h **** 
 189:/usr/avr/include/util/delay.h **** #else
 190:/usr/avr/include/util/delay.h **** 	uint16_t __ticks;
 1058               		.loc 2 190 2 view .LVU347
 191:/usr/avr/include/util/delay.h **** 	__tmp = ((F_CPU) / 4e3) * __ms;
 1059               		.loc 2 191 2 view .LVU348
 192:/usr/avr/include/util/delay.h **** 	if (__tmp < 1.0)
 1060               		.loc 2 192 2 view .LVU349
 193:/usr/avr/include/util/delay.h **** 		__ticks = 1;
 194:/usr/avr/include/util/delay.h **** 	else if (__tmp > 65535)
 1061               		.loc 2 194 7 view .LVU350
 195:/usr/avr/include/util/delay.h **** 	{
 196:/usr/avr/include/util/delay.h **** 		//	__ticks = requested delay in 1/10 ms
 197:/usr/avr/include/util/delay.h **** 		__ticks = (uint16_t) (__ms * 10.0);
 198:/usr/avr/include/util/delay.h **** 		while(__ticks)
 199:/usr/avr/include/util/delay.h **** 		{
 200:/usr/avr/include/util/delay.h **** 			// wait 1/10 ms
 201:/usr/avr/include/util/delay.h **** 			_delay_loop_2(((F_CPU) / 4e3) / 10);
 202:/usr/avr/include/util/delay.h **** 			__ticks --;
 203:/usr/avr/include/util/delay.h **** 		}
 204:/usr/avr/include/util/delay.h **** 		return;
 205:/usr/avr/include/util/delay.h **** 	}
 206:/usr/avr/include/util/delay.h **** 	else
 207:/usr/avr/include/util/delay.h **** 		__ticks = (uint16_t)__tmp;
 1062               		.loc 2 207 3 view .LVU351
 208:/usr/avr/include/util/delay.h **** 	_delay_loop_2(__ticks);
 1063               		.loc 2 208 2 view .LVU352
 1064               	.LBB344:
 1065               	.LBI344:
 1066               		.file 3 "/usr/avr/include/util/delay_basic.h"
   1:/usr/avr/include/util/delay_basic.h **** /* Copyright (c) 2002, Marek Michalkiewicz
   2:/usr/avr/include/util/delay_basic.h ****    Copyright (c) 2007 Joerg Wunsch
   3:/usr/avr/include/util/delay_basic.h ****    All rights reserved.
   4:/usr/avr/include/util/delay_basic.h **** 
   5:/usr/avr/include/util/delay_basic.h ****    Redistribution and use in source and binary forms, with or without
   6:/usr/avr/include/util/delay_basic.h ****    modification, are permitted provided that the following conditions are met:
   7:/usr/avr/include/util/delay_basic.h **** 
   8:/usr/avr/include/util/delay_basic.h ****    * Redistributions of source code must retain the above copyright
   9:/usr/avr/include/util/delay_basic.h ****      notice, this list of conditions and the following disclaimer.
  10:/usr/avr/include/util/delay_basic.h **** 
  11:/usr/avr/include/util/delay_basic.h ****    * Redistributions in binary form must reproduce the above copyright
  12:/usr/avr/include/util/delay_basic.h ****      notice, this list of conditions and the following disclaimer in
  13:/usr/avr/include/util/delay_basic.h ****      the documentation and/or other materials provided with the
  14:/usr/avr/include/util/delay_basic.h ****      distribution.
  15:/usr/avr/include/util/delay_basic.h **** 
  16:/usr/avr/include/util/delay_basic.h ****    * Neither the name of the copyright holders nor the names of
  17:/usr/avr/include/util/delay_basic.h ****      contributors may be used to endorse or promote products derived
  18:/usr/avr/include/util/delay_basic.h ****      from this software without specific prior written permission.
  19:/usr/avr/include/util/delay_basic.h **** 
  20:/usr/avr/include/util/delay_basic.h ****   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21:/usr/avr/include/util/delay_basic.h ****   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22:/usr/avr/include/util/delay_basic.h ****   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  23:/usr/avr/include/util/delay_basic.h ****   ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
  24:/usr/avr/include/util/delay_basic.h ****   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  25:/usr/avr/include/util/delay_basic.h ****   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  26:/usr/avr/include/util/delay_basic.h ****   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  27:/usr/avr/include/util/delay_basic.h ****   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  28:/usr/avr/include/util/delay_basic.h ****   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  29:/usr/avr/include/util/delay_basic.h ****   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  30:/usr/avr/include/util/delay_basic.h ****   POSSIBILITY OF SUCH DAMAGE. */
  31:/usr/avr/include/util/delay_basic.h **** 
  32:/usr/avr/include/util/delay_basic.h **** /* $Id: delay_basic.h 2453 2014-10-19 08:18:11Z saaadhu $ */
  33:/usr/avr/include/util/delay_basic.h **** 
  34:/usr/avr/include/util/delay_basic.h **** #ifndef _UTIL_DELAY_BASIC_H_
  35:/usr/avr/include/util/delay_basic.h **** #define _UTIL_DELAY_BASIC_H_ 1
  36:/usr/avr/include/util/delay_basic.h **** 
  37:/usr/avr/include/util/delay_basic.h **** #include <inttypes.h>
  38:/usr/avr/include/util/delay_basic.h **** 
  39:/usr/avr/include/util/delay_basic.h **** #if !defined(__DOXYGEN__)
  40:/usr/avr/include/util/delay_basic.h **** static __inline__ void _delay_loop_1(uint8_t __count) __attribute__((__always_inline__));
  41:/usr/avr/include/util/delay_basic.h **** static __inline__ void _delay_loop_2(uint16_t __count) __attribute__((__always_inline__));
  42:/usr/avr/include/util/delay_basic.h **** #endif
  43:/usr/avr/include/util/delay_basic.h **** 
  44:/usr/avr/include/util/delay_basic.h **** /** \file */
  45:/usr/avr/include/util/delay_basic.h **** /** \defgroup util_delay_basic <util/delay_basic.h>: Basic busy-wait delay loops
  46:/usr/avr/include/util/delay_basic.h ****     \code
  47:/usr/avr/include/util/delay_basic.h ****     #include <util/delay_basic.h>
  48:/usr/avr/include/util/delay_basic.h ****     \endcode
  49:/usr/avr/include/util/delay_basic.h **** 
  50:/usr/avr/include/util/delay_basic.h ****     The functions in this header file implement simple delay loops
  51:/usr/avr/include/util/delay_basic.h ****     that perform a busy-waiting.  They are typically used to
  52:/usr/avr/include/util/delay_basic.h ****     facilitate short delays in the program execution.  They are
  53:/usr/avr/include/util/delay_basic.h ****     implemented as count-down loops with a well-known CPU cycle
  54:/usr/avr/include/util/delay_basic.h ****     count per loop iteration.  As such, no other processing can
  55:/usr/avr/include/util/delay_basic.h ****     occur simultaneously.  It should be kept in mind that the
  56:/usr/avr/include/util/delay_basic.h ****     functions described here do not disable interrupts.
  57:/usr/avr/include/util/delay_basic.h **** 
  58:/usr/avr/include/util/delay_basic.h ****     In general, for long delays, the use of hardware timers is
  59:/usr/avr/include/util/delay_basic.h ****     much preferrable, as they free the CPU, and allow for
  60:/usr/avr/include/util/delay_basic.h ****     concurrent processing of other events while the timer is
  61:/usr/avr/include/util/delay_basic.h ****     running.  However, in particular for very short delays, the
  62:/usr/avr/include/util/delay_basic.h ****     overhead of setting up a hardware timer is too much compared
  63:/usr/avr/include/util/delay_basic.h ****     to the overall delay time.
  64:/usr/avr/include/util/delay_basic.h **** 
  65:/usr/avr/include/util/delay_basic.h ****     Two inline functions are provided for the actual delay algorithms.
  66:/usr/avr/include/util/delay_basic.h **** 
  67:/usr/avr/include/util/delay_basic.h **** */
  68:/usr/avr/include/util/delay_basic.h **** 
  69:/usr/avr/include/util/delay_basic.h **** /** \ingroup util_delay_basic
  70:/usr/avr/include/util/delay_basic.h **** 
  71:/usr/avr/include/util/delay_basic.h ****     Delay loop using an 8-bit counter \c __count, so up to 256
  72:/usr/avr/include/util/delay_basic.h ****     iterations are possible.  (The value 256 would have to be passed
  73:/usr/avr/include/util/delay_basic.h ****     as 0.)  The loop executes three CPU cycles per iteration, not
  74:/usr/avr/include/util/delay_basic.h ****     including the overhead the compiler needs to setup the counter
  75:/usr/avr/include/util/delay_basic.h ****     register.
  76:/usr/avr/include/util/delay_basic.h **** 
  77:/usr/avr/include/util/delay_basic.h ****     Thus, at a CPU speed of 1 MHz, delays of up to 768 microseconds
  78:/usr/avr/include/util/delay_basic.h ****     can be achieved.
  79:/usr/avr/include/util/delay_basic.h **** */
  80:/usr/avr/include/util/delay_basic.h **** void
  81:/usr/avr/include/util/delay_basic.h **** _delay_loop_1(uint8_t __count)
  82:/usr/avr/include/util/delay_basic.h **** {
  83:/usr/avr/include/util/delay_basic.h **** 	__asm__ volatile (
  84:/usr/avr/include/util/delay_basic.h **** 		"1: dec %0" "\n\t"
  85:/usr/avr/include/util/delay_basic.h **** 		"brne 1b"
  86:/usr/avr/include/util/delay_basic.h **** 		: "=r" (__count)
  87:/usr/avr/include/util/delay_basic.h **** 		: "0" (__count)
  88:/usr/avr/include/util/delay_basic.h **** 	);
  89:/usr/avr/include/util/delay_basic.h **** }
  90:/usr/avr/include/util/delay_basic.h **** 
  91:/usr/avr/include/util/delay_basic.h **** /** \ingroup util_delay_basic
  92:/usr/avr/include/util/delay_basic.h **** 
  93:/usr/avr/include/util/delay_basic.h ****     Delay loop using a 16-bit counter \c __count, so up to 65536
  94:/usr/avr/include/util/delay_basic.h ****     iterations are possible.  (The value 65536 would have to be
  95:/usr/avr/include/util/delay_basic.h ****     passed as 0.)  The loop executes four CPU cycles per iteration,
  96:/usr/avr/include/util/delay_basic.h ****     not including the overhead the compiler requires to setup the
  97:/usr/avr/include/util/delay_basic.h ****     counter register pair.
  98:/usr/avr/include/util/delay_basic.h **** 
  99:/usr/avr/include/util/delay_basic.h ****     Thus, at a CPU speed of 1 MHz, delays of up to about 262.1
 100:/usr/avr/include/util/delay_basic.h ****     milliseconds can be achieved.
 101:/usr/avr/include/util/delay_basic.h ****  */
 102:/usr/avr/include/util/delay_basic.h **** void
 103:/usr/avr/include/util/delay_basic.h **** _delay_loop_2(uint16_t __count)
 1067               		.loc 3 103 1 view .LVU353
 1068               	.LBB345:
 104:/usr/avr/include/util/delay_basic.h **** {
 105:/usr/avr/include/util/delay_basic.h **** 	__asm__ volatile (
 1069               		.loc 3 105 2 view .LVU354
 1070 0186 80E2      		ldi r24,lo8(32)
 1071 0188 9EE4      		ldi r25,lo8(78)
 1072 018a FC01      		movw r30,r24
 1073               	/* #APP */
 1074               	 ;  105 "/usr/avr/include/util/delay_basic.h" 1
 1075 018c 3197      		1: sbiw r30,1
 1076 018e 01F4      		brne 1b
 1077               	 ;  0 "" 2
 1078               	.LVL78:
 1079               		.loc 3 105 2 is_stmt 0 view .LVU355
 1080               	/* #NOAPP */
 1081               	.LBE345:
 1082               	.LBE344:
 1083               	.LBE343:
 1084               	.LBE342:
 243:main.c        **** 	DISP_RST_0;
 1085               		.loc 1 243 2 is_stmt 1 view .LVU356
 1086 0190 2998      		cbi 0x5,1
 244:main.c        **** 	_delay_ms(20);
 1087               		.loc 1 244 2 view .LVU357
 1088               	.LVL79:
 1089               	.LBB346:
 1090               	.LBI346:
 166:/usr/avr/include/util/delay.h **** {
 1091               		.loc 2 166 1 view .LVU358
 1092               	.LBB347:
 168:/usr/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 1093               		.loc 2 168 2 view .LVU359
 190:/usr/avr/include/util/delay.h **** 	__tmp = ((F_CPU) / 4e3) * __ms;
 1094               		.loc 2 190 2 view .LVU360
 191:/usr/avr/include/util/delay.h **** 	if (__tmp < 1.0)
 1095               		.loc 2 191 2 view .LVU361
 192:/usr/avr/include/util/delay.h **** 		__ticks = 1;
 1096               		.loc 2 192 2 view .LVU362
 194:/usr/avr/include/util/delay.h **** 	{
 1097               		.loc 2 194 7 view .LVU363
 207:/usr/avr/include/util/delay.h **** 	_delay_loop_2(__ticks);
 1098               		.loc 2 207 3 view .LVU364
 1099               		.loc 2 208 2 view .LVU365
 1100               	.LBB348:
 1101               	.LBI348:
 103:/usr/avr/include/util/delay_basic.h **** {
 1102               		.loc 3 103 1 view .LVU366
 1103               	.LBB349:
 1104               		.loc 3 105 2 view .LVU367
 1105 0192 E0E4      		ldi r30,lo8(64)
 1106 0194 FCE9      		ldi r31,lo8(-100)
 1107               	/* #APP */
 1108               	 ;  105 "/usr/avr/include/util/delay_basic.h" 1
 1109 0196 3197      		1: sbiw r30,1
 1110 0198 01F4      		brne 1b
 1111               	 ;  0 "" 2
 1112               	.LVL80:
 1113               		.loc 3 105 2 is_stmt 0 view .LVU368
 1114               	/* #NOAPP */
 1115               	.LBE349:
 1116               	.LBE348:
 1117               	.LBE347:
 1118               	.LBE346:
 245:main.c        **** 	DISP_RST_1;
 1119               		.loc 1 245 2 is_stmt 1 view .LVU369
 1120 019a 299A      		sbi 0x5,1
 246:main.c        **** 	_delay_ms(10);
 1121               		.loc 1 246 2 view .LVU370
 1122               	.LVL81:
 1123               	.LBB350:
 1124               	.LBI350:
 166:/usr/avr/include/util/delay.h **** {
 1125               		.loc 2 166 1 view .LVU371
 1126               	.LBB351:
 168:/usr/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 1127               		.loc 2 168 2 view .LVU372
 190:/usr/avr/include/util/delay.h **** 	__tmp = ((F_CPU) / 4e3) * __ms;
 1128               		.loc 2 190 2 view .LVU373
 191:/usr/avr/include/util/delay.h **** 	if (__tmp < 1.0)
 1129               		.loc 2 191 2 view .LVU374
 192:/usr/avr/include/util/delay.h **** 		__ticks = 1;
 1130               		.loc 2 192 2 view .LVU375
 194:/usr/avr/include/util/delay.h **** 	{
 1131               		.loc 2 194 7 view .LVU376
 207:/usr/avr/include/util/delay.h **** 	_delay_loop_2(__ticks);
 1132               		.loc 2 207 3 view .LVU377
 1133               		.loc 2 208 2 view .LVU378
 1134               	.LBB352:
 1135               	.LBI352:
 103:/usr/avr/include/util/delay_basic.h **** {
 1136               		.loc 3 103 1 view .LVU379
 1137               	.LBB353:
 1138               		.loc 3 105 2 view .LVU380
 1139               	/* #APP */
 1140               	 ;  105 "/usr/avr/include/util/delay_basic.h" 1
 1141 019c 0197      		1: sbiw r24,1
 1142 019e 01F4      		brne 1b
 1143               	 ;  0 "" 2
 1144               	.LVL82:
 1145               		.loc 3 105 2 is_stmt 0 view .LVU381
 1146               	/* #NOAPP */
 1147               	.LBE353:
 1148               	.LBE352:
 1149               	.LBE351:
 1150               	.LBE350:
 247:main.c        **** 	DISP_COMM;
 1151               		.loc 1 247 2 is_stmt 1 view .LVU382
 1152 01a0 2A98      		cbi 0x5,2
 248:main.c        **** 	CS_DISP_0;		
 1153               		.loc 1 248 2 view .LVU383
 1154 01a2 2898      		cbi 0x5,0
 249:main.c        **** 	send_command(0xae);//--turn off oled panel
 1155               		.loc 1 249 2 view .LVU384
 1156               	.LVL83:
 1157               	.LBB354:
 1158               	.LBI354:
 175:main.c        **** {
 1159               		.loc 1 175 6 view .LVU385
 1160               	.LBB355:
 177:main.c        **** 	CS_DISP_0;
 1161               		.loc 1 177 2 view .LVU386
 1162 01a4 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 1163               		.loc 1 178 2 view .LVU387
 1164 01a6 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 1165               		.loc 1 179 2 view .LVU388
 1166               	.LVL84:
 1167               	.LBB356:
 1168               	.LBI356:
 161:main.c        **** {
 1169               		.loc 1 161 6 view .LVU389
 1170               	.LBB357:
 164:main.c        **** 	/* Wait for transmission complete */
 1171               		.loc 1 164 2 view .LVU390
 164:main.c        **** 	/* Wait for transmission complete */
 1172               		.loc 1 164 8 is_stmt 0 view .LVU391
 1173 01a8 8EEA      		ldi r24,lo8(-82)
 1174 01aa 8EBD      		out 0x2e,r24
 166:main.c        **** }
 1175               		.loc 1 166 2 is_stmt 1 view .LVU392
 1176               	.L59:
 166:main.c        **** }
 1177               		.loc 1 166 29 view .LVU393
 166:main.c        **** }
 1178               		.loc 1 166 7 view .LVU394
 1179 01ac 0DB4      		in __tmp_reg__,0x2d
 1180 01ae 07FE      		sbrs __tmp_reg__,7
 1181 01b0 00C0      		rjmp .L59
 1182               	.LVL85:
 166:main.c        **** }
 1183               		.loc 1 166 7 is_stmt 0 view .LVU395
 1184               	.LBE357:
 1185               	.LBE356:
 180:main.c        **** }
 1186               		.loc 1 180 2 is_stmt 1 view .LVU396
 1187 01b2 289A      		sbi 0x5,0
 1188               	.LVL86:
 180:main.c        **** }
 1189               		.loc 1 180 2 is_stmt 0 view .LVU397
 1190               	.LBE355:
 1191               	.LBE354:
 250:main.c        **** 	send_command(0xd5);//--set display clock divide ratio/oscillator frequency
 1192               		.loc 1 250 2 is_stmt 1 view .LVU398
 1193               	.LBB358:
 1194               	.LBI358:
 175:main.c        **** {
 1195               		.loc 1 175 6 view .LVU399
 1196               	.LBB359:
 177:main.c        **** 	CS_DISP_0;
 1197               		.loc 1 177 2 view .LVU400
 1198 01b4 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 1199               		.loc 1 178 2 view .LVU401
 1200 01b6 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 1201               		.loc 1 179 2 view .LVU402
 1202               	.LVL87:
 1203               	.LBB360:
 1204               	.LBI360:
 161:main.c        **** {
 1205               		.loc 1 161 6 view .LVU403
 1206               	.LBB361:
 164:main.c        **** 	/* Wait for transmission complete */
 1207               		.loc 1 164 2 view .LVU404
 164:main.c        **** 	/* Wait for transmission complete */
 1208               		.loc 1 164 8 is_stmt 0 view .LVU405
 1209 01b8 85ED      		ldi r24,lo8(-43)
 1210 01ba 8EBD      		out 0x2e,r24
 166:main.c        **** }
 1211               		.loc 1 166 2 is_stmt 1 view .LVU406
 1212               	.L60:
 166:main.c        **** }
 1213               		.loc 1 166 29 view .LVU407
 166:main.c        **** }
 1214               		.loc 1 166 7 view .LVU408
 1215 01bc 0DB4      		in __tmp_reg__,0x2d
 1216 01be 07FE      		sbrs __tmp_reg__,7
 1217 01c0 00C0      		rjmp .L60
 1218               	.LVL88:
 166:main.c        **** }
 1219               		.loc 1 166 7 is_stmt 0 view .LVU409
 1220               	.LBE361:
 1221               	.LBE360:
 180:main.c        **** }
 1222               		.loc 1 180 2 is_stmt 1 view .LVU410
 1223 01c2 289A      		sbi 0x5,0
 1224               	.LVL89:
 180:main.c        **** }
 1225               		.loc 1 180 2 is_stmt 0 view .LVU411
 1226               	.LBE359:
 1227               	.LBE358:
 251:main.c        **** 	send_command(0x80);//--set divide ratio
 1228               		.loc 1 251 2 is_stmt 1 view .LVU412
 1229               	.LBB362:
 1230               	.LBI362:
 175:main.c        **** {
 1231               		.loc 1 175 6 view .LVU413
 1232               	.LBB363:
 177:main.c        **** 	CS_DISP_0;
 1233               		.loc 1 177 2 view .LVU414
 1234 01c4 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 1235               		.loc 1 178 2 view .LVU415
 1236 01c6 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 1237               		.loc 1 179 2 view .LVU416
 1238               	.LVL90:
 1239               	.LBB364:
 1240               	.LBI364:
 161:main.c        **** {
 1241               		.loc 1 161 6 view .LVU417
 1242               	.LBB365:
 164:main.c        **** 	/* Wait for transmission complete */
 1243               		.loc 1 164 2 view .LVU418
 164:main.c        **** 	/* Wait for transmission complete */
 1244               		.loc 1 164 8 is_stmt 0 view .LVU419
 1245 01c8 80E8      		ldi r24,lo8(-128)
 1246 01ca 8EBD      		out 0x2e,r24
 166:main.c        **** }
 1247               		.loc 1 166 2 is_stmt 1 view .LVU420
 1248               	.L61:
 166:main.c        **** }
 1249               		.loc 1 166 29 view .LVU421
 166:main.c        **** }
 1250               		.loc 1 166 7 view .LVU422
 1251 01cc 0DB4      		in __tmp_reg__,0x2d
 1252 01ce 07FE      		sbrs __tmp_reg__,7
 1253 01d0 00C0      		rjmp .L61
 1254               	.LVL91:
 166:main.c        **** }
 1255               		.loc 1 166 7 is_stmt 0 view .LVU423
 1256               	.LBE365:
 1257               	.LBE364:
 180:main.c        **** }
 1258               		.loc 1 180 2 is_stmt 1 view .LVU424
 1259 01d2 289A      		sbi 0x5,0
 1260               	.LVL92:
 180:main.c        **** }
 1261               		.loc 1 180 2 is_stmt 0 view .LVU425
 1262               	.LBE363:
 1263               	.LBE362:
 252:main.c        **** 	send_command(0xa8);//--set multiplex ratio(1 to 64)
 1264               		.loc 1 252 2 is_stmt 1 view .LVU426
 1265               	.LBB366:
 1266               	.LBI366:
 175:main.c        **** {
 1267               		.loc 1 175 6 view .LVU427
 1268               	.LBB367:
 177:main.c        **** 	CS_DISP_0;
 1269               		.loc 1 177 2 view .LVU428
 1270 01d4 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 1271               		.loc 1 178 2 view .LVU429
 1272 01d6 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 1273               		.loc 1 179 2 view .LVU430
 1274               	.LVL93:
 1275               	.LBB368:
 1276               	.LBI368:
 161:main.c        **** {
 1277               		.loc 1 161 6 view .LVU431
 1278               	.LBB369:
 164:main.c        **** 	/* Wait for transmission complete */
 1279               		.loc 1 164 2 view .LVU432
 164:main.c        **** 	/* Wait for transmission complete */
 1280               		.loc 1 164 8 is_stmt 0 view .LVU433
 1281 01d8 88EA      		ldi r24,lo8(-88)
 1282 01da 8EBD      		out 0x2e,r24
 166:main.c        **** }
 1283               		.loc 1 166 2 is_stmt 1 view .LVU434
 1284               	.L62:
 166:main.c        **** }
 1285               		.loc 1 166 29 view .LVU435
 166:main.c        **** }
 1286               		.loc 1 166 7 view .LVU436
 1287 01dc 0DB4      		in __tmp_reg__,0x2d
 1288 01de 07FE      		sbrs __tmp_reg__,7
 1289 01e0 00C0      		rjmp .L62
 1290               	.LVL94:
 166:main.c        **** }
 1291               		.loc 1 166 7 is_stmt 0 view .LVU437
 1292               	.LBE369:
 1293               	.LBE368:
 180:main.c        **** }
 1294               		.loc 1 180 2 is_stmt 1 view .LVU438
 1295 01e2 289A      		sbi 0x5,0
 1296               	.LVL95:
 180:main.c        **** }
 1297               		.loc 1 180 2 is_stmt 0 view .LVU439
 1298               	.LBE367:
 1299               	.LBE366:
 253:main.c        **** 	send_command(0x3f);//--1/64 duty orig 3f
 1300               		.loc 1 253 2 is_stmt 1 view .LVU440
 1301               	.LBB370:
 1302               	.LBI370:
 175:main.c        **** {
 1303               		.loc 1 175 6 view .LVU441
 1304               	.LBB371:
 177:main.c        **** 	CS_DISP_0;
 1305               		.loc 1 177 2 view .LVU442
 1306 01e4 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 1307               		.loc 1 178 2 view .LVU443
 1308 01e6 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 1309               		.loc 1 179 2 view .LVU444
 1310               	.LVL96:
 1311               	.LBB372:
 1312               	.LBI372:
 161:main.c        **** {
 1313               		.loc 1 161 6 view .LVU445
 1314               	.LBB373:
 164:main.c        **** 	/* Wait for transmission complete */
 1315               		.loc 1 164 2 view .LVU446
 164:main.c        **** 	/* Wait for transmission complete */
 1316               		.loc 1 164 8 is_stmt 0 view .LVU447
 1317 01e8 8FE3      		ldi r24,lo8(63)
 1318 01ea 8EBD      		out 0x2e,r24
 166:main.c        **** }
 1319               		.loc 1 166 2 is_stmt 1 view .LVU448
 1320               	.L63:
 166:main.c        **** }
 1321               		.loc 1 166 29 view .LVU449
 166:main.c        **** }
 1322               		.loc 1 166 7 view .LVU450
 1323 01ec 0DB4      		in __tmp_reg__,0x2d
 1324 01ee 07FE      		sbrs __tmp_reg__,7
 1325 01f0 00C0      		rjmp .L63
 1326               	.LVL97:
 166:main.c        **** }
 1327               		.loc 1 166 7 is_stmt 0 view .LVU451
 1328               	.LBE373:
 1329               	.LBE372:
 180:main.c        **** }
 1330               		.loc 1 180 2 is_stmt 1 view .LVU452
 1331 01f2 289A      		sbi 0x5,0
 1332               	.LVL98:
 180:main.c        **** }
 1333               		.loc 1 180 2 is_stmt 0 view .LVU453
 1334               	.LBE371:
 1335               	.LBE370:
 254:main.c        **** 	send_command(0xd3);//-set display offset
 1336               		.loc 1 254 2 is_stmt 1 view .LVU454
 1337               	.LBB374:
 1338               	.LBI374:
 175:main.c        **** {
 1339               		.loc 1 175 6 view .LVU455
 1340               	.LBB375:
 177:main.c        **** 	CS_DISP_0;
 1341               		.loc 1 177 2 view .LVU456
 1342 01f4 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 1343               		.loc 1 178 2 view .LVU457
 1344 01f6 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 1345               		.loc 1 179 2 view .LVU458
 1346               	.LVL99:
 1347               	.LBB376:
 1348               	.LBI376:
 161:main.c        **** {
 1349               		.loc 1 161 6 view .LVU459
 1350               	.LBB377:
 164:main.c        **** 	/* Wait for transmission complete */
 1351               		.loc 1 164 2 view .LVU460
 164:main.c        **** 	/* Wait for transmission complete */
 1352               		.loc 1 164 8 is_stmt 0 view .LVU461
 1353 01f8 83ED      		ldi r24,lo8(-45)
 1354 01fa 8EBD      		out 0x2e,r24
 166:main.c        **** }
 1355               		.loc 1 166 2 is_stmt 1 view .LVU462
 1356               	.L64:
 166:main.c        **** }
 1357               		.loc 1 166 29 view .LVU463
 166:main.c        **** }
 1358               		.loc 1 166 7 view .LVU464
 1359 01fc 0DB4      		in __tmp_reg__,0x2d
 1360 01fe 07FE      		sbrs __tmp_reg__,7
 1361 0200 00C0      		rjmp .L64
 1362               	.LVL100:
 166:main.c        **** }
 1363               		.loc 1 166 7 is_stmt 0 view .LVU465
 1364               	.LBE377:
 1365               	.LBE376:
 180:main.c        **** }
 1366               		.loc 1 180 2 is_stmt 1 view .LVU466
 1367 0202 289A      		sbi 0x5,0
 1368               	.LVL101:
 180:main.c        **** }
 1369               		.loc 1 180 2 is_stmt 0 view .LVU467
 1370               	.LBE375:
 1371               	.LBE374:
 255:main.c        **** 	send_command(0x00);//-not offset
 1372               		.loc 1 255 2 is_stmt 1 view .LVU468
 1373               	.LBB378:
 1374               	.LBI378:
 175:main.c        **** {
 1375               		.loc 1 175 6 view .LVU469
 1376               	.LBB379:
 177:main.c        **** 	CS_DISP_0;
 1377               		.loc 1 177 2 view .LVU470
 1378 0204 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 1379               		.loc 1 178 2 view .LVU471
 1380 0206 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 1381               		.loc 1 179 2 view .LVU472
 1382               	.LVL102:
 1383               	.LBB380:
 1384               	.LBI380:
 161:main.c        **** {
 1385               		.loc 1 161 6 view .LVU473
 1386               	.LBB381:
 164:main.c        **** 	/* Wait for transmission complete */
 1387               		.loc 1 164 2 view .LVU474
 164:main.c        **** 	/* Wait for transmission complete */
 1388               		.loc 1 164 8 is_stmt 0 view .LVU475
 1389 0208 1EBC      		out 0x2e,__zero_reg__
 166:main.c        **** }
 1390               		.loc 1 166 2 is_stmt 1 view .LVU476
 1391               	.L65:
 166:main.c        **** }
 1392               		.loc 1 166 29 view .LVU477
 166:main.c        **** }
 1393               		.loc 1 166 7 view .LVU478
 1394 020a 0DB4      		in __tmp_reg__,0x2d
 1395 020c 07FE      		sbrs __tmp_reg__,7
 1396 020e 00C0      		rjmp .L65
 1397               	.LVL103:
 166:main.c        **** }
 1398               		.loc 1 166 7 is_stmt 0 view .LVU479
 1399               	.LBE381:
 1400               	.LBE380:
 180:main.c        **** }
 1401               		.loc 1 180 2 is_stmt 1 view .LVU480
 1402 0210 289A      		sbi 0x5,0
 1403               	.LVL104:
 180:main.c        **** }
 1404               		.loc 1 180 2 is_stmt 0 view .LVU481
 1405               	.LBE379:
 1406               	.LBE378:
 256:main.c        **** 	send_command(0x8d);//--set Charge Pump enable/disable
 1407               		.loc 1 256 2 is_stmt 1 view .LVU482
 1408               	.LBB382:
 1409               	.LBI382:
 175:main.c        **** {
 1410               		.loc 1 175 6 view .LVU483
 1411               	.LBB383:
 177:main.c        **** 	CS_DISP_0;
 1412               		.loc 1 177 2 view .LVU484
 1413 0212 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 1414               		.loc 1 178 2 view .LVU485
 1415 0214 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 1416               		.loc 1 179 2 view .LVU486
 1417               	.LVL105:
 1418               	.LBB384:
 1419               	.LBI384:
 161:main.c        **** {
 1420               		.loc 1 161 6 view .LVU487
 1421               	.LBB385:
 164:main.c        **** 	/* Wait for transmission complete */
 1422               		.loc 1 164 2 view .LVU488
 164:main.c        **** 	/* Wait for transmission complete */
 1423               		.loc 1 164 8 is_stmt 0 view .LVU489
 1424 0216 8DE8      		ldi r24,lo8(-115)
 1425 0218 8EBD      		out 0x2e,r24
 166:main.c        **** }
 1426               		.loc 1 166 2 is_stmt 1 view .LVU490
 1427               	.L66:
 166:main.c        **** }
 1428               		.loc 1 166 29 view .LVU491
 166:main.c        **** }
 1429               		.loc 1 166 7 view .LVU492
 1430 021a 0DB4      		in __tmp_reg__,0x2d
 1431 021c 07FE      		sbrs __tmp_reg__,7
 1432 021e 00C0      		rjmp .L66
 1433               	.LVL106:
 166:main.c        **** }
 1434               		.loc 1 166 7 is_stmt 0 view .LVU493
 1435               	.LBE385:
 1436               	.LBE384:
 180:main.c        **** }
 1437               		.loc 1 180 2 is_stmt 1 view .LVU494
 1438 0220 289A      		sbi 0x5,0
 1439               	.LVL107:
 180:main.c        **** }
 1440               		.loc 1 180 2 is_stmt 0 view .LVU495
 1441               	.LBE383:
 1442               	.LBE382:
 257:main.c        **** 	send_command(0x14);//--set(0x10) disable
 1443               		.loc 1 257 2 is_stmt 1 view .LVU496
 1444               	.LBB386:
 1445               	.LBI386:
 175:main.c        **** {
 1446               		.loc 1 175 6 view .LVU497
 1447               	.LBB387:
 177:main.c        **** 	CS_DISP_0;
 1448               		.loc 1 177 2 view .LVU498
 1449 0222 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 1450               		.loc 1 178 2 view .LVU499
 1451 0224 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 1452               		.loc 1 179 2 view .LVU500
 1453               	.LVL108:
 1454               	.LBB388:
 1455               	.LBI388:
 161:main.c        **** {
 1456               		.loc 1 161 6 view .LVU501
 1457               	.LBB389:
 164:main.c        **** 	/* Wait for transmission complete */
 1458               		.loc 1 164 2 view .LVU502
 164:main.c        **** 	/* Wait for transmission complete */
 1459               		.loc 1 164 8 is_stmt 0 view .LVU503
 1460 0226 84E1      		ldi r24,lo8(20)
 1461 0228 8EBD      		out 0x2e,r24
 166:main.c        **** }
 1462               		.loc 1 166 2 is_stmt 1 view .LVU504
 1463               	.L67:
 166:main.c        **** }
 1464               		.loc 1 166 29 view .LVU505
 166:main.c        **** }
 1465               		.loc 1 166 7 view .LVU506
 1466 022a 0DB4      		in __tmp_reg__,0x2d
 1467 022c 07FE      		sbrs __tmp_reg__,7
 1468 022e 00C0      		rjmp .L67
 1469               	.LVL109:
 166:main.c        **** }
 1470               		.loc 1 166 7 is_stmt 0 view .LVU507
 1471               	.LBE389:
 1472               	.LBE388:
 180:main.c        **** }
 1473               		.loc 1 180 2 is_stmt 1 view .LVU508
 1474 0230 289A      		sbi 0x5,0
 1475               	.LVL110:
 180:main.c        **** }
 1476               		.loc 1 180 2 is_stmt 0 view .LVU509
 1477               	.LBE387:
 1478               	.LBE386:
 258:main.c        **** 	send_command(0xa6);//--set normal display
 1479               		.loc 1 258 2 is_stmt 1 view .LVU510
 1480               	.LBB390:
 1481               	.LBI390:
 175:main.c        **** {
 1482               		.loc 1 175 6 view .LVU511
 1483               	.LBB391:
 177:main.c        **** 	CS_DISP_0;
 1484               		.loc 1 177 2 view .LVU512
 1485 0232 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 1486               		.loc 1 178 2 view .LVU513
 1487 0234 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 1488               		.loc 1 179 2 view .LVU514
 1489               	.LVL111:
 1490               	.LBB392:
 1491               	.LBI392:
 161:main.c        **** {
 1492               		.loc 1 161 6 view .LVU515
 1493               	.LBB393:
 164:main.c        **** 	/* Wait for transmission complete */
 1494               		.loc 1 164 2 view .LVU516
 164:main.c        **** 	/* Wait for transmission complete */
 1495               		.loc 1 164 8 is_stmt 0 view .LVU517
 1496 0236 86EA      		ldi r24,lo8(-90)
 1497 0238 8EBD      		out 0x2e,r24
 166:main.c        **** }
 1498               		.loc 1 166 2 is_stmt 1 view .LVU518
 1499               	.L68:
 166:main.c        **** }
 1500               		.loc 1 166 29 view .LVU519
 166:main.c        **** }
 1501               		.loc 1 166 7 view .LVU520
 1502 023a 0DB4      		in __tmp_reg__,0x2d
 1503 023c 07FE      		sbrs __tmp_reg__,7
 1504 023e 00C0      		rjmp .L68
 1505               	.LVL112:
 166:main.c        **** }
 1506               		.loc 1 166 7 is_stmt 0 view .LVU521
 1507               	.LBE393:
 1508               	.LBE392:
 180:main.c        **** }
 1509               		.loc 1 180 2 is_stmt 1 view .LVU522
 1510 0240 289A      		sbi 0x5,0
 1511               	.LVL113:
 180:main.c        **** }
 1512               		.loc 1 180 2 is_stmt 0 view .LVU523
 1513               	.LBE391:
 1514               	.LBE390:
 259:main.c        **** 	send_command(0xa4);// Disable Entire Display On orig a4
 1515               		.loc 1 259 2 is_stmt 1 view .LVU524
 1516               	.LBB394:
 1517               	.LBI394:
 175:main.c        **** {
 1518               		.loc 1 175 6 view .LVU525
 1519               	.LBB395:
 177:main.c        **** 	CS_DISP_0;
 1520               		.loc 1 177 2 view .LVU526
 1521 0242 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 1522               		.loc 1 178 2 view .LVU527
 1523 0244 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 1524               		.loc 1 179 2 view .LVU528
 1525               	.LVL114:
 1526               	.LBB396:
 1527               	.LBI396:
 161:main.c        **** {
 1528               		.loc 1 161 6 view .LVU529
 1529               	.LBB397:
 164:main.c        **** 	/* Wait for transmission complete */
 1530               		.loc 1 164 2 view .LVU530
 164:main.c        **** 	/* Wait for transmission complete */
 1531               		.loc 1 164 8 is_stmt 0 view .LVU531
 1532 0246 84EA      		ldi r24,lo8(-92)
 1533 0248 8EBD      		out 0x2e,r24
 166:main.c        **** }
 1534               		.loc 1 166 2 is_stmt 1 view .LVU532
 1535               	.L69:
 166:main.c        **** }
 1536               		.loc 1 166 29 view .LVU533
 166:main.c        **** }
 1537               		.loc 1 166 7 view .LVU534
 1538 024a 0DB4      		in __tmp_reg__,0x2d
 1539 024c 07FE      		sbrs __tmp_reg__,7
 1540 024e 00C0      		rjmp .L69
 1541               	.LVL115:
 166:main.c        **** }
 1542               		.loc 1 166 7 is_stmt 0 view .LVU535
 1543               	.LBE397:
 1544               	.LBE396:
 180:main.c        **** }
 1545               		.loc 1 180 2 is_stmt 1 view .LVU536
 1546 0250 289A      		sbi 0x5,0
 1547               	.LVL116:
 180:main.c        **** }
 1548               		.loc 1 180 2 is_stmt 0 view .LVU537
 1549               	.LBE395:
 1550               	.LBE394:
 260:main.c        **** 	send_command(0xa1);//--set segment re-map 128 to 0
 1551               		.loc 1 260 2 is_stmt 1 view .LVU538
 1552               	.LBB398:
 1553               	.LBI398:
 175:main.c        **** {
 1554               		.loc 1 175 6 view .LVU539
 1555               	.LBB399:
 177:main.c        **** 	CS_DISP_0;
 1556               		.loc 1 177 2 view .LVU540
 1557 0252 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 1558               		.loc 1 178 2 view .LVU541
 1559 0254 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 1560               		.loc 1 179 2 view .LVU542
 1561               	.LVL117:
 1562               	.LBB400:
 1563               	.LBI400:
 161:main.c        **** {
 1564               		.loc 1 161 6 view .LVU543
 1565               	.LBB401:
 164:main.c        **** 	/* Wait for transmission complete */
 1566               		.loc 1 164 2 view .LVU544
 164:main.c        **** 	/* Wait for transmission complete */
 1567               		.loc 1 164 8 is_stmt 0 view .LVU545
 1568 0256 81EA      		ldi r24,lo8(-95)
 1569 0258 8EBD      		out 0x2e,r24
 166:main.c        **** }
 1570               		.loc 1 166 2 is_stmt 1 view .LVU546
 1571               	.L70:
 166:main.c        **** }
 1572               		.loc 1 166 29 view .LVU547
 166:main.c        **** }
 1573               		.loc 1 166 7 view .LVU548
 1574 025a 0DB4      		in __tmp_reg__,0x2d
 1575 025c 07FE      		sbrs __tmp_reg__,7
 1576 025e 00C0      		rjmp .L70
 1577               	.LVL118:
 166:main.c        **** }
 1578               		.loc 1 166 7 is_stmt 0 view .LVU549
 1579               	.LBE401:
 1580               	.LBE400:
 180:main.c        **** }
 1581               		.loc 1 180 2 is_stmt 1 view .LVU550
 1582 0260 289A      		sbi 0x5,0
 1583               	.LVL119:
 180:main.c        **** }
 1584               		.loc 1 180 2 is_stmt 0 view .LVU551
 1585               	.LBE399:
 1586               	.LBE398:
 261:main.c        **** 	send_command(0xC8);//--Set COM Output Scan Direction 64 to 0
 1587               		.loc 1 261 2 is_stmt 1 view .LVU552
 1588               	.LBB402:
 1589               	.LBI402:
 175:main.c        **** {
 1590               		.loc 1 175 6 view .LVU553
 1591               	.LBB403:
 177:main.c        **** 	CS_DISP_0;
 1592               		.loc 1 177 2 view .LVU554
 1593 0262 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 1594               		.loc 1 178 2 view .LVU555
 1595 0264 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 1596               		.loc 1 179 2 view .LVU556
 1597               	.LVL120:
 1598               	.LBB404:
 1599               	.LBI404:
 161:main.c        **** {
 1600               		.loc 1 161 6 view .LVU557
 1601               	.LBB405:
 164:main.c        **** 	/* Wait for transmission complete */
 1602               		.loc 1 164 2 view .LVU558
 164:main.c        **** 	/* Wait for transmission complete */
 1603               		.loc 1 164 8 is_stmt 0 view .LVU559
 1604 0266 88EC      		ldi r24,lo8(-56)
 1605 0268 8EBD      		out 0x2e,r24
 166:main.c        **** }
 1606               		.loc 1 166 2 is_stmt 1 view .LVU560
 1607               	.L71:
 166:main.c        **** }
 1608               		.loc 1 166 29 view .LVU561
 166:main.c        **** }
 1609               		.loc 1 166 7 view .LVU562
 1610 026a 0DB4      		in __tmp_reg__,0x2d
 1611 026c 07FE      		sbrs __tmp_reg__,7
 1612 026e 00C0      		rjmp .L71
 1613               	.LVL121:
 166:main.c        **** }
 1614               		.loc 1 166 7 is_stmt 0 view .LVU563
 1615               	.LBE405:
 1616               	.LBE404:
 180:main.c        **** }
 1617               		.loc 1 180 2 is_stmt 1 view .LVU564
 1618 0270 289A      		sbi 0x5,0
 1619               	.LVL122:
 180:main.c        **** }
 1620               		.loc 1 180 2 is_stmt 0 view .LVU565
 1621               	.LBE403:
 1622               	.LBE402:
 262:main.c        **** 	send_command(0xda);//--set com pins hardware configuration
 1623               		.loc 1 262 2 is_stmt 1 view .LVU566
 1624               	.LBB406:
 1625               	.LBI406:
 175:main.c        **** {
 1626               		.loc 1 175 6 view .LVU567
 1627               	.LBB407:
 177:main.c        **** 	CS_DISP_0;
 1628               		.loc 1 177 2 view .LVU568
 1629 0272 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 1630               		.loc 1 178 2 view .LVU569
 1631 0274 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 1632               		.loc 1 179 2 view .LVU570
 1633               	.LVL123:
 1634               	.LBB408:
 1635               	.LBI408:
 161:main.c        **** {
 1636               		.loc 1 161 6 view .LVU571
 1637               	.LBB409:
 164:main.c        **** 	/* Wait for transmission complete */
 1638               		.loc 1 164 2 view .LVU572
 164:main.c        **** 	/* Wait for transmission complete */
 1639               		.loc 1 164 8 is_stmt 0 view .LVU573
 1640 0276 8AED      		ldi r24,lo8(-38)
 1641 0278 8EBD      		out 0x2e,r24
 166:main.c        **** }
 1642               		.loc 1 166 2 is_stmt 1 view .LVU574
 1643               	.L72:
 166:main.c        **** }
 1644               		.loc 1 166 29 view .LVU575
 166:main.c        **** }
 1645               		.loc 1 166 7 view .LVU576
 1646 027a 0DB4      		in __tmp_reg__,0x2d
 1647 027c 07FE      		sbrs __tmp_reg__,7
 1648 027e 00C0      		rjmp .L72
 1649               	.LVL124:
 166:main.c        **** }
 1650               		.loc 1 166 7 is_stmt 0 view .LVU577
 1651               	.LBE409:
 1652               	.LBE408:
 180:main.c        **** }
 1653               		.loc 1 180 2 is_stmt 1 view .LVU578
 1654 0280 289A      		sbi 0x5,0
 1655               	.LVL125:
 180:main.c        **** }
 1656               		.loc 1 180 2 is_stmt 0 view .LVU579
 1657               	.LBE407:
 1658               	.LBE406:
 263:main.c        **** 	send_command(0x12);
 1659               		.loc 1 263 2 is_stmt 1 view .LVU580
 1660               	.LBB410:
 1661               	.LBI410:
 175:main.c        **** {
 1662               		.loc 1 175 6 view .LVU581
 1663               	.LBB411:
 177:main.c        **** 	CS_DISP_0;
 1664               		.loc 1 177 2 view .LVU582
 1665 0282 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 1666               		.loc 1 178 2 view .LVU583
 1667 0284 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 1668               		.loc 1 179 2 view .LVU584
 1669               	.LVL126:
 1670               	.LBB412:
 1671               	.LBI412:
 161:main.c        **** {
 1672               		.loc 1 161 6 view .LVU585
 1673               	.LBB413:
 164:main.c        **** 	/* Wait for transmission complete */
 1674               		.loc 1 164 2 view .LVU586
 164:main.c        **** 	/* Wait for transmission complete */
 1675               		.loc 1 164 8 is_stmt 0 view .LVU587
 1676 0286 82E1      		ldi r24,lo8(18)
 1677 0288 8EBD      		out 0x2e,r24
 166:main.c        **** }
 1678               		.loc 1 166 2 is_stmt 1 view .LVU588
 1679               	.L73:
 166:main.c        **** }
 1680               		.loc 1 166 29 view .LVU589
 166:main.c        **** }
 1681               		.loc 1 166 7 view .LVU590
 1682 028a 0DB4      		in __tmp_reg__,0x2d
 1683 028c 07FE      		sbrs __tmp_reg__,7
 1684 028e 00C0      		rjmp .L73
 1685               	.LVL127:
 166:main.c        **** }
 1686               		.loc 1 166 7 is_stmt 0 view .LVU591
 1687               	.LBE413:
 1688               	.LBE412:
 180:main.c        **** }
 1689               		.loc 1 180 2 is_stmt 1 view .LVU592
 1690 0290 289A      		sbi 0x5,0
 1691               	.LVL128:
 180:main.c        **** }
 1692               		.loc 1 180 2 is_stmt 0 view .LVU593
 1693               	.LBE411:
 1694               	.LBE410:
 264:main.c        **** 	send_command(0x81);//--set contrast control register
 1695               		.loc 1 264 2 is_stmt 1 view .LVU594
 1696               	.LBB414:
 1697               	.LBI414:
 175:main.c        **** {
 1698               		.loc 1 175 6 view .LVU595
 1699               	.LBB415:
 177:main.c        **** 	CS_DISP_0;
 1700               		.loc 1 177 2 view .LVU596
 1701 0292 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 1702               		.loc 1 178 2 view .LVU597
 1703 0294 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 1704               		.loc 1 179 2 view .LVU598
 1705               	.LVL129:
 1706               	.LBB416:
 1707               	.LBI416:
 161:main.c        **** {
 1708               		.loc 1 161 6 view .LVU599
 1709               	.LBB417:
 164:main.c        **** 	/* Wait for transmission complete */
 1710               		.loc 1 164 2 view .LVU600
 164:main.c        **** 	/* Wait for transmission complete */
 1711               		.loc 1 164 8 is_stmt 0 view .LVU601
 1712 0296 81E8      		ldi r24,lo8(-127)
 1713 0298 8EBD      		out 0x2e,r24
 166:main.c        **** }
 1714               		.loc 1 166 2 is_stmt 1 view .LVU602
 1715               	.L74:
 166:main.c        **** }
 1716               		.loc 1 166 29 view .LVU603
 166:main.c        **** }
 1717               		.loc 1 166 7 view .LVU604
 1718 029a 0DB4      		in __tmp_reg__,0x2d
 1719 029c 07FE      		sbrs __tmp_reg__,7
 1720 029e 00C0      		rjmp .L74
 1721               	.LVL130:
 166:main.c        **** }
 1722               		.loc 1 166 7 is_stmt 0 view .LVU605
 1723               	.LBE417:
 1724               	.LBE416:
 180:main.c        **** }
 1725               		.loc 1 180 2 is_stmt 1 view .LVU606
 1726 02a0 289A      		sbi 0x5,0
 1727               	.LVL131:
 180:main.c        **** }
 1728               		.loc 1 180 2 is_stmt 0 view .LVU607
 1729               	.LBE415:
 1730               	.LBE414:
 265:main.c        **** 	send_command(0x01);//orig 80
 1731               		.loc 1 265 2 is_stmt 1 view .LVU608
 1732               	.LBB418:
 1733               	.LBI418:
 175:main.c        **** {
 1734               		.loc 1 175 6 view .LVU609
 1735               	.LBB419:
 177:main.c        **** 	CS_DISP_0;
 1736               		.loc 1 177 2 view .LVU610
 1737 02a2 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 1738               		.loc 1 178 2 view .LVU611
 1739 02a4 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 1740               		.loc 1 179 2 view .LVU612
 1741               	.LVL132:
 1742               	.LBB420:
 1743               	.LBI420:
 161:main.c        **** {
 1744               		.loc 1 161 6 view .LVU613
 1745               	.LBB421:
 164:main.c        **** 	/* Wait for transmission complete */
 1746               		.loc 1 164 2 view .LVU614
 164:main.c        **** 	/* Wait for transmission complete */
 1747               		.loc 1 164 8 is_stmt 0 view .LVU615
 1748 02a6 81E0      		ldi r24,lo8(1)
 1749 02a8 8EBD      		out 0x2e,r24
 166:main.c        **** }
 1750               		.loc 1 166 2 is_stmt 1 view .LVU616
 1751               	.L75:
 166:main.c        **** }
 1752               		.loc 1 166 29 view .LVU617
 166:main.c        **** }
 1753               		.loc 1 166 7 view .LVU618
 1754 02aa 0DB4      		in __tmp_reg__,0x2d
 1755 02ac 07FE      		sbrs __tmp_reg__,7
 1756 02ae 00C0      		rjmp .L75
 1757               	.LVL133:
 166:main.c        **** }
 1758               		.loc 1 166 7 is_stmt 0 view .LVU619
 1759               	.LBE421:
 1760               	.LBE420:
 180:main.c        **** }
 1761               		.loc 1 180 2 is_stmt 1 view .LVU620
 1762 02b0 289A      		sbi 0x5,0
 1763               	.LVL134:
 180:main.c        **** }
 1764               		.loc 1 180 2 is_stmt 0 view .LVU621
 1765               	.LBE419:
 1766               	.LBE418:
 266:main.c        **** 	send_command(0xd9);//--set pre-charge period
 1767               		.loc 1 266 2 is_stmt 1 view .LVU622
 1768               	.LBB422:
 1769               	.LBI422:
 175:main.c        **** {
 1770               		.loc 1 175 6 view .LVU623
 1771               	.LBB423:
 177:main.c        **** 	CS_DISP_0;
 1772               		.loc 1 177 2 view .LVU624
 1773 02b2 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 1774               		.loc 1 178 2 view .LVU625
 1775 02b4 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 1776               		.loc 1 179 2 view .LVU626
 1777               	.LVL135:
 1778               	.LBB424:
 1779               	.LBI424:
 161:main.c        **** {
 1780               		.loc 1 161 6 view .LVU627
 1781               	.LBB425:
 164:main.c        **** 	/* Wait for transmission complete */
 1782               		.loc 1 164 2 view .LVU628
 164:main.c        **** 	/* Wait for transmission complete */
 1783               		.loc 1 164 8 is_stmt 0 view .LVU629
 1784 02b6 89ED      		ldi r24,lo8(-39)
 1785 02b8 8EBD      		out 0x2e,r24
 166:main.c        **** }
 1786               		.loc 1 166 2 is_stmt 1 view .LVU630
 1787               	.L76:
 166:main.c        **** }
 1788               		.loc 1 166 29 view .LVU631
 166:main.c        **** }
 1789               		.loc 1 166 7 view .LVU632
 1790 02ba 0DB4      		in __tmp_reg__,0x2d
 1791 02bc 07FE      		sbrs __tmp_reg__,7
 1792 02be 00C0      		rjmp .L76
 1793               	.LVL136:
 166:main.c        **** }
 1794               		.loc 1 166 7 is_stmt 0 view .LVU633
 1795               	.LBE425:
 1796               	.LBE424:
 180:main.c        **** }
 1797               		.loc 1 180 2 is_stmt 1 view .LVU634
 1798 02c0 289A      		sbi 0x5,0
 1799               	.LVL137:
 180:main.c        **** }
 1800               		.loc 1 180 2 is_stmt 0 view .LVU635
 1801               	.LBE423:
 1802               	.LBE422:
 267:main.c        **** 	send_command(0xf1);
 1803               		.loc 1 267 2 is_stmt 1 view .LVU636
 1804               	.LBB426:
 1805               	.LBI426:
 175:main.c        **** {
 1806               		.loc 1 175 6 view .LVU637
 1807               	.LBB427:
 177:main.c        **** 	CS_DISP_0;
 1808               		.loc 1 177 2 view .LVU638
 1809 02c2 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 1810               		.loc 1 178 2 view .LVU639
 1811 02c4 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 1812               		.loc 1 179 2 view .LVU640
 1813               	.LVL138:
 1814               	.LBB428:
 1815               	.LBI428:
 161:main.c        **** {
 1816               		.loc 1 161 6 view .LVU641
 1817               	.LBB429:
 164:main.c        **** 	/* Wait for transmission complete */
 1818               		.loc 1 164 2 view .LVU642
 164:main.c        **** 	/* Wait for transmission complete */
 1819               		.loc 1 164 8 is_stmt 0 view .LVU643
 1820 02c6 81EF      		ldi r24,lo8(-15)
 1821 02c8 8EBD      		out 0x2e,r24
 166:main.c        **** }
 1822               		.loc 1 166 2 is_stmt 1 view .LVU644
 1823               	.L77:
 166:main.c        **** }
 1824               		.loc 1 166 29 view .LVU645
 166:main.c        **** }
 1825               		.loc 1 166 7 view .LVU646
 1826 02ca 0DB4      		in __tmp_reg__,0x2d
 1827 02cc 07FE      		sbrs __tmp_reg__,7
 1828 02ce 00C0      		rjmp .L77
 1829               	.LVL139:
 166:main.c        **** }
 1830               		.loc 1 166 7 is_stmt 0 view .LVU647
 1831               	.LBE429:
 1832               	.LBE428:
 180:main.c        **** }
 1833               		.loc 1 180 2 is_stmt 1 view .LVU648
 1834 02d0 289A      		sbi 0x5,0
 1835               	.LVL140:
 180:main.c        **** }
 1836               		.loc 1 180 2 is_stmt 0 view .LVU649
 1837               	.LBE427:
 1838               	.LBE426:
 268:main.c        **** 	send_command(0xdb);//--set vcomh
 1839               		.loc 1 268 2 is_stmt 1 view .LVU650
 1840               	.LBB430:
 1841               	.LBI430:
 175:main.c        **** {
 1842               		.loc 1 175 6 view .LVU651
 1843               	.LBB431:
 177:main.c        **** 	CS_DISP_0;
 1844               		.loc 1 177 2 view .LVU652
 1845 02d2 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 1846               		.loc 1 178 2 view .LVU653
 1847 02d4 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 1848               		.loc 1 179 2 view .LVU654
 1849               	.LVL141:
 1850               	.LBB432:
 1851               	.LBI432:
 161:main.c        **** {
 1852               		.loc 1 161 6 view .LVU655
 1853               	.LBB433:
 164:main.c        **** 	/* Wait for transmission complete */
 1854               		.loc 1 164 2 view .LVU656
 164:main.c        **** 	/* Wait for transmission complete */
 1855               		.loc 1 164 8 is_stmt 0 view .LVU657
 1856 02d6 8BED      		ldi r24,lo8(-37)
 1857 02d8 8EBD      		out 0x2e,r24
 166:main.c        **** }
 1858               		.loc 1 166 2 is_stmt 1 view .LVU658
 1859               	.L78:
 166:main.c        **** }
 1860               		.loc 1 166 29 view .LVU659
 166:main.c        **** }
 1861               		.loc 1 166 7 view .LVU660
 1862 02da 0DB4      		in __tmp_reg__,0x2d
 1863 02dc 07FE      		sbrs __tmp_reg__,7
 1864 02de 00C0      		rjmp .L78
 1865               	.LVL142:
 166:main.c        **** }
 1866               		.loc 1 166 7 is_stmt 0 view .LVU661
 1867               	.LBE433:
 1868               	.LBE432:
 180:main.c        **** }
 1869               		.loc 1 180 2 is_stmt 1 view .LVU662
 1870 02e0 289A      		sbi 0x5,0
 1871               	.LVL143:
 180:main.c        **** }
 1872               		.loc 1 180 2 is_stmt 0 view .LVU663
 1873               	.LBE431:
 1874               	.LBE430:
 269:main.c        **** 	send_command(0x40);//--set start line address orig 40
 1875               		.loc 1 269 2 is_stmt 1 view .LVU664
 1876               	.LBB434:
 1877               	.LBI434:
 175:main.c        **** {
 1878               		.loc 1 175 6 view .LVU665
 1879               	.LBB435:
 177:main.c        **** 	CS_DISP_0;
 1880               		.loc 1 177 2 view .LVU666
 1881 02e2 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 1882               		.loc 1 178 2 view .LVU667
 1883 02e4 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 1884               		.loc 1 179 2 view .LVU668
 1885               	.LVL144:
 1886               	.LBB436:
 1887               	.LBI436:
 161:main.c        **** {
 1888               		.loc 1 161 6 view .LVU669
 1889               	.LBB437:
 164:main.c        **** 	/* Wait for transmission complete */
 1890               		.loc 1 164 2 view .LVU670
 164:main.c        **** 	/* Wait for transmission complete */
 1891               		.loc 1 164 8 is_stmt 0 view .LVU671
 1892 02e6 80E4      		ldi r24,lo8(64)
 1893 02e8 8EBD      		out 0x2e,r24
 166:main.c        **** }
 1894               		.loc 1 166 2 is_stmt 1 view .LVU672
 1895               	.L79:
 166:main.c        **** }
 1896               		.loc 1 166 29 view .LVU673
 166:main.c        **** }
 1897               		.loc 1 166 7 view .LVU674
 1898 02ea 0DB4      		in __tmp_reg__,0x2d
 1899 02ec 07FE      		sbrs __tmp_reg__,7
 1900 02ee 00C0      		rjmp .L79
 1901               	.LVL145:
 166:main.c        **** }
 1902               		.loc 1 166 7 is_stmt 0 view .LVU675
 1903               	.LBE437:
 1904               	.LBE436:
 180:main.c        **** }
 1905               		.loc 1 180 2 is_stmt 1 view .LVU676
 1906 02f0 289A      		sbi 0x5,0
 1907               	.LVL146:
 180:main.c        **** }
 1908               		.loc 1 180 2 is_stmt 0 view .LVU677
 1909               	.LBE435:
 1910               	.LBE434:
 270:main.c        **** 	send_command(0xaf);//--turn on oled panel
 1911               		.loc 1 270 2 is_stmt 1 view .LVU678
 1912               	.LBB438:
 1913               	.LBI438:
 175:main.c        **** {
 1914               		.loc 1 175 6 view .LVU679
 1915               	.LBB439:
 177:main.c        **** 	CS_DISP_0;
 1916               		.loc 1 177 2 view .LVU680
 1917 02f2 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 1918               		.loc 1 178 2 view .LVU681
 1919 02f4 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 1920               		.loc 1 179 2 view .LVU682
 1921               	.LVL147:
 1922               	.LBB440:
 1923               	.LBI440:
 161:main.c        **** {
 1924               		.loc 1 161 6 view .LVU683
 1925               	.LBB441:
 164:main.c        **** 	/* Wait for transmission complete */
 1926               		.loc 1 164 2 view .LVU684
 164:main.c        **** 	/* Wait for transmission complete */
 1927               		.loc 1 164 8 is_stmt 0 view .LVU685
 1928 02f6 8FEA      		ldi r24,lo8(-81)
 1929 02f8 8EBD      		out 0x2e,r24
 166:main.c        **** }
 1930               		.loc 1 166 2 is_stmt 1 view .LVU686
 1931               	.L80:
 166:main.c        **** }
 1932               		.loc 1 166 29 view .LVU687
 166:main.c        **** }
 1933               		.loc 1 166 7 view .LVU688
 1934 02fa 0DB4      		in __tmp_reg__,0x2d
 1935 02fc 07FE      		sbrs __tmp_reg__,7
 1936 02fe 00C0      		rjmp .L80
 1937               	.LVL148:
 166:main.c        **** }
 1938               		.loc 1 166 7 is_stmt 0 view .LVU689
 1939               	.LBE441:
 1940               	.LBE440:
 180:main.c        **** }
 1941               		.loc 1 180 2 is_stmt 1 view .LVU690
 1942 0300 289A      		sbi 0x5,0
 1943               	.LVL149:
 180:main.c        **** }
 1944               		.loc 1 180 2 is_stmt 0 view .LVU691
 1945               	.LBE439:
 1946               	.LBE438:
 271:main.c        **** 	CS_DISP_1;		   //release chip select
 1947               		.loc 1 271 2 is_stmt 1 view .LVU692
 1948 0302 289A      		sbi 0x5,0
 272:main.c        **** 	DISP_DATA;
 1949               		.loc 1 272 2 view .LVU693
 1950 0304 2A9A      		sbi 0x5,2
 1951               	/* epilogue start */
 273:main.c        **** }
 1952               		.loc 1 273 1 is_stmt 0 view .LVU694
 1953 0306 0895      		ret
 1954               		.cfi_endproc
 1955               	.LFE23:
 1957               	.global	Write_Char
 1959               	Write_Char:
 1960               	.LVL150:
 1961               	.LFB24:
 274:main.c        **** void Write_Char(uint8_t fontsize, char n)
 275:main.c        **** {
 1962               		.loc 1 275 1 is_stmt 1 view -0
 1963               		.cfi_startproc
 1964               	/* prologue: function */
 1965               	/* frame size = 0 */
 1966               	/* stack size = 0 */
 1967               	.L__stack_usage = 0
 276:main.c        **** 	const char *fontpointer=0;
 1968               		.loc 1 276 2 view .LVU696
 277:main.c        **** 	uint8_t x;
 1969               		.loc 1 277 2 view .LVU697
 278:main.c        **** 	
 279:main.c        **** 	switch(fontsize)		//variable height and fixed width (8 Pixel)
 1970               		.loc 1 279 2 view .LVU698
 280:main.c        **** 	{
 281:main.c        **** 		case 8:fontpointer=font8;break;
 282:main.c        **** 		case 14:fontpointer=font14;break;
 283:main.c        **** 	}
 284:main.c        **** 	n-=0x20;			//jump to position in asci table
 1971               		.loc 1 284 3 is_stmt 0 view .LVU699
 1972 0308 6052      		subi r22,lo8(-(-32))
 1973               	.LVL151:
 279:main.c        **** 	{
 1974               		.loc 1 279 2 view .LVU700
 1975 030a 8830      		cpi r24,lo8(8)
 1976 030c 01F0      		breq .L108
 1977 030e 8E30      		cpi r24,lo8(14)
 1978 0310 01F0      		breq .L109
 1979               		.loc 1 284 2 is_stmt 1 view .LVU701
 1980               	.LVL152:
 285:main.c        **** 	for(x=0;x<fontsize;x++) 
 1981               		.loc 1 285 2 view .LVU702
 1982               		.loc 1 285 10 view .LVU703
 1983               		.loc 1 285 2 is_stmt 0 view .LVU704
 1984 0312 F0E0      		ldi r31,0
 1985 0314 E0E0      		ldi r30,0
 1986 0316 8823      		tst r24
 1987 0318 01F0      		breq .L113
 1988               	.LVL153:
 1989               	.L104:
 1990               		.loc 1 285 2 view .LVU705
 1991 031a 869F      		mul r24,r22
 1992 031c E00D      		add r30,r0
 1993 031e F11D      		adc r31,r1
 1994 0320 1124      		clr __zero_reg__
 1995               	.LBB448:
 286:main.c        **** 	{
 287:main.c        **** 		send_data(pgm_read_byte(&fontpointer[(n*fontsize)+x]));
 1996               		.loc 1 287 13 discriminator 3 view .LVU706
 1997 0322 90E0      		ldi r25,0
 1998               	.L106:
 1999               	.LVL154:
 2000               		.loc 1 287 13 discriminator 3 view .LVU707
 2001               	.LBE448:
 2002               		.loc 1 287 3 is_stmt 1 discriminator 3 view .LVU708
 2003               	.LBB449:
 2004               		.loc 1 287 13 discriminator 3 view .LVU709
 2005               		.loc 1 287 13 discriminator 3 view .LVU710
 2006               		.loc 1 287 13 discriminator 3 view .LVU711
 2007               	/* #APP */
 2008               	 ;  287 "main.c" 1
 2009 0324 2491      		lpm r18, Z
 2010               		
 2011               	 ;  0 "" 2
 2012               	.LVL155:
 2013               		.loc 1 287 13 discriminator 3 view .LVU712
 2014               		.loc 1 287 13 is_stmt 0 discriminator 3 view .LVU713
 2015               	/* #NOAPP */
 2016               	.LBE449:
 2017               	.LBB450:
 2018               	.LBI450:
 168:main.c        **** {
 2019               		.loc 1 168 6 is_stmt 1 discriminator 3 view .LVU714
 2020               	.LBB451:
 170:main.c        **** 	CS_DISP_0;
 2021               		.loc 1 170 2 discriminator 3 view .LVU715
 2022 0326 2A9A      		sbi 0x5,2
 171:main.c        **** 	SPI_MasterTransmit(data);
 2023               		.loc 1 171 2 discriminator 3 view .LVU716
 2024 0328 2898      		cbi 0x5,0
 172:main.c        **** 	CS_DISP_1;
 2025               		.loc 1 172 2 discriminator 3 view .LVU717
 2026               	.LVL156:
 2027               	.LBB452:
 2028               	.LBI452:
 161:main.c        **** {
 2029               		.loc 1 161 6 discriminator 3 view .LVU718
 2030               	.LBB453:
 164:main.c        **** 	/* Wait for transmission complete */
 2031               		.loc 1 164 2 discriminator 3 view .LVU719
 164:main.c        **** 	/* Wait for transmission complete */
 2032               		.loc 1 164 8 is_stmt 0 discriminator 3 view .LVU720
 2033 032a 2EBD      		out 0x2e,r18
 166:main.c        **** }
 2034               		.loc 1 166 2 is_stmt 1 discriminator 3 view .LVU721
 2035               	.L105:
 166:main.c        **** }
 2036               		.loc 1 166 29 view .LVU722
 166:main.c        **** }
 2037               		.loc 1 166 7 view .LVU723
 2038 032c 0DB4      		in __tmp_reg__,0x2d
 2039 032e 07FE      		sbrs __tmp_reg__,7
 2040 0330 00C0      		rjmp .L105
 2041               	.LVL157:
 166:main.c        **** }
 2042               		.loc 1 166 7 is_stmt 0 view .LVU724
 2043               	.LBE453:
 2044               	.LBE452:
 173:main.c        **** }
 2045               		.loc 1 173 2 is_stmt 1 view .LVU725
 2046 0332 289A      		sbi 0x5,0
 2047               	.LVL158:
 173:main.c        **** }
 2048               		.loc 1 173 2 is_stmt 0 view .LVU726
 2049               	.LBE451:
 2050               	.LBE450:
 285:main.c        **** 	{
 2051               		.loc 1 285 21 is_stmt 1 view .LVU727
 285:main.c        **** 	{
 2052               		.loc 1 285 22 is_stmt 0 view .LVU728
 2053 0334 9F5F      		subi r25,lo8(-(1))
 2054               	.LVL159:
 285:main.c        **** 	{
 2055               		.loc 1 285 10 is_stmt 1 view .LVU729
 285:main.c        **** 	{
 2056               		.loc 1 285 2 is_stmt 0 view .LVU730
 2057 0336 3196      		adiw r30,1
 2058               	.LVL160:
 285:main.c        **** 	{
 2059               		.loc 1 285 2 view .LVU731
 2060 0338 9817      		cp r25,r24
 2061 033a 00F0      		brlo .L106
 2062               	/* epilogue start */
 288:main.c        **** 	}
 289:main.c        **** 	
 290:main.c        **** }
 2063               		.loc 1 290 1 view .LVU732
 2064 033c 0895      		ret
 2065               	.LVL161:
 2066               	.L109:
 279:main.c        **** 	{
 2067               		.loc 1 279 2 view .LVU733
 2068 033e E0E0      		ldi r30,lo8(font14)
 2069 0340 F0E0      		ldi r31,hi8(font14)
 2070 0342 00C0      		rjmp .L104
 2071               	.L108:
 281:main.c        **** 		case 14:fontpointer=font14;break;
 2072               		.loc 1 281 21 view .LVU734
 2073 0344 E0E0      		ldi r30,lo8(font8)
 2074 0346 F0E0      		ldi r31,hi8(font8)
 2075 0348 00C0      		rjmp .L104
 2076               	.LVL162:
 2077               	.L113:
 281:main.c        **** 		case 14:fontpointer=font14;break;
 2078               		.loc 1 281 21 view .LVU735
 2079 034a 0895      		ret
 2080               		.cfi_endproc
 2081               	.LFE24:
 2083               	.global	Write_String
 2085               	Write_String:
 2086               	.LVL163:
 2087               	.LFB25:
 291:main.c        **** void Write_String(uint8_t fontsize, uint8_t row, uint8_t pos, const char str[]) 
 292:main.c        **** {
 2088               		.loc 1 292 1 is_stmt 1 view -0
 2089               		.cfi_startproc
 2090               		.loc 1 292 1 is_stmt 0 view .LVU737
 2091 034c CF92      		push r12
 2092               	.LCFI0:
 2093               		.cfi_def_cfa_offset 3
 2094               		.cfi_offset 12, -2
 2095 034e DF92      		push r13
 2096               	.LCFI1:
 2097               		.cfi_def_cfa_offset 4
 2098               		.cfi_offset 13, -3
 2099 0350 EF92      		push r14
 2100               	.LCFI2:
 2101               		.cfi_def_cfa_offset 5
 2102               		.cfi_offset 14, -4
 2103 0352 FF92      		push r15
 2104               	.LCFI3:
 2105               		.cfi_def_cfa_offset 6
 2106               		.cfi_offset 15, -5
 2107 0354 0F93      		push r16
 2108               	.LCFI4:
 2109               		.cfi_def_cfa_offset 7
 2110               		.cfi_offset 16, -6
 2111 0356 1F93      		push r17
 2112               	.LCFI5:
 2113               		.cfi_def_cfa_offset 8
 2114               		.cfi_offset 17, -7
 2115 0358 CF93      		push r28
 2116               	.LCFI6:
 2117               		.cfi_def_cfa_offset 9
 2118               		.cfi_offset 28, -8
 2119 035a DF93      		push r29
 2120               	.LCFI7:
 2121               		.cfi_def_cfa_offset 10
 2122               		.cfi_offset 29, -9
 2123               	/* prologue: function */
 2124               	/* frame size = 0 */
 2125               	/* stack size = 8 */
 2126               	.L__stack_usage = 8
 2127 035c E82E      		mov r14,r24
 2128 035e E901      		movw r28,r18
 293:main.c        **** 	if(fontsize==26)
 2129               		.loc 1 293 2 is_stmt 1 view .LVU738
 294:main.c        **** 	{
 295:main.c        **** 		while(*str)
 296:main.c        **** 		{
 297:main.c        **** 			Set_Page_Address(7-pos*2);			//0-7 	(* 8 bit)
 298:main.c        **** 			Set_Column_Address(row*fontsize);	//0-3	(* 14 collums / char)
 299:main.c        **** 			Write_Char(fontsize, *str++);
 300:main.c        **** 			pos++;
 301:main.c        **** 		 }
 302:main.c        **** 	}else
 303:main.c        **** 	{
 304:main.c        **** 		while(*str)
 2130               		.loc 1 304 9 is_stmt 0 view .LVU739
 2131 0360 8881      		ld r24,Y
 2132               	.LVL164:
 293:main.c        **** 	if(fontsize==26)
 2133               		.loc 1 293 4 view .LVU740
 2134 0362 9AE1      		ldi r25,lo8(26)
 2135 0364 E916      		cp r14,r25
 2136 0366 01F0      		breq .L115
 2137               		.loc 1 304 8 is_stmt 1 view .LVU741
 2138 0368 8823      		tst r24
 2139 036a 01F4      		brne .+2
 2140 036c 00C0      		rjmp .L114
 305:main.c        **** 		{
 306:main.c        **** 			Set_Page_Address(7-pos);			//0-7 	(* 8 bit)
 307:main.c        **** 			Set_Column_Address(row*fontsize);	//0-3	(* 14 collums / char)
 2141               		.loc 1 307 4 is_stmt 0 view .LVU742
 2142 036e E69E      		mul r14,r22
 2143 0370 602D      		mov r22,r0
 2144 0372 1124      		clr r1
 2145               	.LVL165:
 2146               	.LBB497:
 2147               	.LBB498:
 189:main.c        ****     send_command((0x10|(add>>4)));
 2148               		.loc 1 189 7 view .LVU743
 2149 0374 685D      		subi r22,lo8(-(40))
 190:main.c        **** 	send_command((0x0f&add));
 2150               		.loc 1 190 5 view .LVU744
 2151 0376 862F      		mov r24,r22
 2152 0378 8295      		swap r24
 2153 037a 8F70      		andi r24,lo8(15)
 2154 037c C82E      		mov r12,r24
 2155 037e 6894      		set
 2156 0380 C4F8      		bld r12,4
 191:main.c        **** 	return;
 2157               		.loc 1 191 2 view .LVU745
 2158 0382 6F70      		andi r22,lo8(15)
 2159 0384 F62E      		mov r15,r22
 2160 0386 822F      		mov r24,r18
 2161 0388 895F      		subi r24,lo8(-(7))
 2162               	.LBE498:
 2163               	.LBE497:
 2164               	.LBB508:
 2165               	.LBB509:
 184:main.c        ****     send_command(add);
 2166               		.loc 1 184 8 view .LVU746
 2167 038a D82E      		mov r13,r24
 2168 038c D41A      		sub r13,r20
 2169               	.LVL166:
 2170               	.L127:
 184:main.c        ****     send_command(add);
 2171               		.loc 1 184 8 view .LVU747
 2172               	.LBE509:
 2173               	.LBE508:
 306:main.c        **** 			Set_Column_Address(row*fontsize);	//0-3	(* 14 collums / char)
 2174               		.loc 1 306 4 is_stmt 1 view .LVU748
 2175               	.LBB515:
 2176               	.LBI508:
 182:main.c        **** {
 2177               		.loc 1 182 6 view .LVU749
 2178               	.LBB514:
 184:main.c        ****     send_command(add);
 2179               		.loc 1 184 5 view .LVU750
 184:main.c        ****     send_command(add);
 2180               		.loc 1 184 8 is_stmt 0 view .LVU751
 2181 038e 9D2D      		mov r25,r13
 2182 0390 9C1B      		sub r25,r28
 2183 0392 906B      		ori r25,lo8(-80)
 2184               	.LVL167:
 185:main.c        **** 	return;
 2185               		.loc 1 185 5 is_stmt 1 view .LVU752
 2186               	.LBB510:
 2187               	.LBI510:
 175:main.c        **** {
 2188               		.loc 1 175 6 view .LVU753
 2189               	.LBB511:
 177:main.c        **** 	CS_DISP_0;
 2190               		.loc 1 177 2 view .LVU754
 2191 0394 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 2192               		.loc 1 178 2 view .LVU755
 2193 0396 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 2194               		.loc 1 179 2 view .LVU756
 2195               	.LVL168:
 2196               	.LBB512:
 2197               	.LBI512:
 161:main.c        **** {
 2198               		.loc 1 161 6 view .LVU757
 2199               	.LBB513:
 164:main.c        **** 	/* Wait for transmission complete */
 2200               		.loc 1 164 2 view .LVU758
 164:main.c        **** 	/* Wait for transmission complete */
 2201               		.loc 1 164 8 is_stmt 0 view .LVU759
 2202 0398 9EBD      		out 0x2e,r25
 166:main.c        **** }
 2203               		.loc 1 166 2 is_stmt 1 view .LVU760
 2204               	.L124:
 166:main.c        **** }
 2205               		.loc 1 166 29 view .LVU761
 166:main.c        **** }
 2206               		.loc 1 166 7 view .LVU762
 2207 039a 0DB4      		in __tmp_reg__,0x2d
 2208 039c 07FE      		sbrs __tmp_reg__,7
 2209 039e 00C0      		rjmp .L124
 2210               	.LVL169:
 166:main.c        **** }
 2211               		.loc 1 166 7 is_stmt 0 view .LVU763
 2212               	.LBE513:
 2213               	.LBE512:
 180:main.c        **** }
 2214               		.loc 1 180 2 is_stmt 1 view .LVU764
 2215 03a0 289A      		sbi 0x5,0
 2216               	.LVL170:
 180:main.c        **** }
 2217               		.loc 1 180 2 is_stmt 0 view .LVU765
 2218               	.LBE511:
 2219               	.LBE510:
 186:main.c        **** }
 2220               		.loc 1 186 2 is_stmt 1 view .LVU766
 186:main.c        **** }
 2221               		.loc 1 186 2 is_stmt 0 view .LVU767
 2222               	.LBE514:
 2223               	.LBE515:
 2224               		.loc 1 307 4 is_stmt 1 view .LVU768
 2225               	.LBB516:
 2226               	.LBI497:
 188:main.c        **** {	 add+=40;
 2227               		.loc 1 188 6 view .LVU769
 2228               	.LBB507:
 189:main.c        ****     send_command((0x10|(add>>4)));
 2229               		.loc 1 189 4 view .LVU770
 190:main.c        **** 	send_command((0x0f&add));
 2230               		.loc 1 190 5 view .LVU771
 2231               	.LBB499:
 2232               	.LBI499:
 175:main.c        **** {
 2233               		.loc 1 175 6 view .LVU772
 2234               	.LBB500:
 177:main.c        **** 	CS_DISP_0;
 2235               		.loc 1 177 2 view .LVU773
 2236 03a2 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 2237               		.loc 1 178 2 view .LVU774
 2238 03a4 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 2239               		.loc 1 179 2 view .LVU775
 2240               	.LVL171:
 2241               	.LBB501:
 2242               	.LBI501:
 161:main.c        **** {
 2243               		.loc 1 161 6 view .LVU776
 2244               	.LBB502:
 164:main.c        **** 	/* Wait for transmission complete */
 2245               		.loc 1 164 2 view .LVU777
 164:main.c        **** 	/* Wait for transmission complete */
 2246               		.loc 1 164 8 is_stmt 0 view .LVU778
 2247 03a6 CEBC      		out 0x2e,r12
 166:main.c        **** }
 2248               		.loc 1 166 2 is_stmt 1 view .LVU779
 2249               	.L125:
 166:main.c        **** }
 2250               		.loc 1 166 29 view .LVU780
 166:main.c        **** }
 2251               		.loc 1 166 7 view .LVU781
 2252 03a8 0DB4      		in __tmp_reg__,0x2d
 2253 03aa 07FE      		sbrs __tmp_reg__,7
 2254 03ac 00C0      		rjmp .L125
 2255               	.LVL172:
 166:main.c        **** }
 2256               		.loc 1 166 7 is_stmt 0 view .LVU782
 2257               	.LBE502:
 2258               	.LBE501:
 180:main.c        **** }
 2259               		.loc 1 180 2 is_stmt 1 view .LVU783
 2260 03ae 289A      		sbi 0x5,0
 2261               	.LVL173:
 180:main.c        **** }
 2262               		.loc 1 180 2 is_stmt 0 view .LVU784
 2263               	.LBE500:
 2264               	.LBE499:
 191:main.c        **** 	return;
 2265               		.loc 1 191 2 is_stmt 1 view .LVU785
 2266               	.LBB503:
 2267               	.LBI503:
 175:main.c        **** {
 2268               		.loc 1 175 6 view .LVU786
 2269               	.LBB504:
 177:main.c        **** 	CS_DISP_0;
 2270               		.loc 1 177 2 view .LVU787
 2271 03b0 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 2272               		.loc 1 178 2 view .LVU788
 2273 03b2 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 2274               		.loc 1 179 2 view .LVU789
 2275               	.LVL174:
 2276               	.LBB505:
 2277               	.LBI505:
 161:main.c        **** {
 2278               		.loc 1 161 6 view .LVU790
 2279               	.LBB506:
 164:main.c        **** 	/* Wait for transmission complete */
 2280               		.loc 1 164 2 view .LVU791
 164:main.c        **** 	/* Wait for transmission complete */
 2281               		.loc 1 164 8 is_stmt 0 view .LVU792
 2282 03b4 FEBC      		out 0x2e,r15
 166:main.c        **** }
 2283               		.loc 1 166 2 is_stmt 1 view .LVU793
 2284               	.L126:
 166:main.c        **** }
 2285               		.loc 1 166 29 view .LVU794
 166:main.c        **** }
 2286               		.loc 1 166 7 view .LVU795
 2287 03b6 0DB4      		in __tmp_reg__,0x2d
 2288 03b8 07FE      		sbrs __tmp_reg__,7
 2289 03ba 00C0      		rjmp .L126
 2290               	.LVL175:
 166:main.c        **** }
 2291               		.loc 1 166 7 is_stmt 0 view .LVU796
 2292               	.LBE506:
 2293               	.LBE505:
 180:main.c        **** }
 2294               		.loc 1 180 2 is_stmt 1 view .LVU797
 2295 03bc 289A      		sbi 0x5,0
 2296               	.LVL176:
 180:main.c        **** }
 2297               		.loc 1 180 2 is_stmt 0 view .LVU798
 2298               	.LBE504:
 2299               	.LBE503:
 192:main.c        **** }
 2300               		.loc 1 192 2 is_stmt 1 view .LVU799
 192:main.c        **** }
 2301               		.loc 1 192 2 is_stmt 0 view .LVU800
 2302               	.LBE507:
 2303               	.LBE516:
 308:main.c        **** 			Write_Char(fontsize, *str++);
 2304               		.loc 1 308 4 is_stmt 1 view .LVU801
 2305               		.loc 1 308 4 is_stmt 0 view .LVU802
 2306 03be FE01      		movw r30,r28
 2307 03c0 6191      		ld r22,Z+
 2308               	.LVL177:
 2309               		.loc 1 308 4 view .LVU803
 2310 03c2 8F01      		movw r16,r30
 2311 03c4 8E2D      		mov r24,r14
 2312 03c6 0E94 0000 		call Write_Char
 2313               	.LVL178:
 309:main.c        **** 			pos++;
 2314               		.loc 1 309 4 is_stmt 1 view .LVU804
 304:main.c        **** 		{
 2315               		.loc 1 304 8 view .LVU805
 2316 03ca 9981      		ldd r25,Y+1
 2317 03cc 9923      		tst r25
 2318 03ce 01F4      		brne .+2
 2319 03d0 00C0      		rjmp .L114
 308:main.c        **** 			Write_Char(fontsize, *str++);
 2320               		.loc 1 308 29 is_stmt 0 view .LVU806
 2321 03d2 E801      		movw r28,r16
 2322 03d4 00C0      		rjmp .L127
 2323               	.LVL179:
 2324               	.L115:
 2325               	.LBB517:
 2326               	.LBB518:
 295:main.c        **** 		{
 2327               		.loc 1 295 8 is_stmt 1 view .LVU807
 2328 03d6 8823      		tst r24
 2329 03d8 01F4      		brne .+2
 2330 03da 00C0      		rjmp .L114
 298:main.c        **** 			Write_Char(fontsize, *str++);
 2331               		.loc 1 298 4 is_stmt 0 view .LVU808
 2332 03dc 6E9D      		mul r22,r14
 2333 03de 902D      		mov r25,r0
 2334 03e0 1124      		clr r1
 2335               	.LBB519:
 2336               	.LBB520:
 189:main.c        ****     send_command((0x10|(add>>4)));
 2337               		.loc 1 189 7 view .LVU809
 2338 03e2 985D      		subi r25,lo8(-(40))
 190:main.c        **** 	send_command((0x0f&add));
 2339               		.loc 1 190 5 view .LVU810
 2340 03e4 592F      		mov r21,r25
 2341 03e6 5295      		swap r21
 2342 03e8 5F70      		andi r21,lo8(15)
 2343 03ea 5061      		ori r21,lo8(16)
 191:main.c        **** 	return;
 2344               		.loc 1 191 2 view .LVU811
 2345 03ec 9F70      		andi r25,lo8(15)
 2346 03ee 842F      		mov r24,r20
 2347 03f0 880F      		lsl r24
 2348 03f2 47E0      		ldi r20,lo8(7)
 2349               	.LVL180:
 191:main.c        **** 	return;
 2350               		.loc 1 191 2 view .LVU812
 2351 03f4 481B      		sub r20,r24
 2352               	.LBE520:
 2353               	.LBE519:
 2354               	.LBB530:
 2355               	.LBB531:
 2356               	.LBB532:
 287:main.c        **** 	}
 2357               		.loc 1 287 13 view .LVU813
 2358 03f6 6AE1      		ldi r22,lo8(26)
 2359               	.LVL181:
 2360               	.L123:
 287:main.c        **** 	}
 2361               		.loc 1 287 13 view .LVU814
 2362               	.LBE532:
 2363               	.LBE531:
 2364               	.LBE530:
 297:main.c        **** 			Set_Column_Address(row*fontsize);	//0-3	(* 14 collums / char)
 2365               		.loc 1 297 4 is_stmt 1 view .LVU815
 2366               	.LBB540:
 2367               	.LBI540:
 182:main.c        **** {
 2368               		.loc 1 182 6 view .LVU816
 2369               	.LBB541:
 184:main.c        ****     send_command(add);
 2370               		.loc 1 184 5 view .LVU817
 185:main.c        **** 	return;
 2371               		.loc 1 185 5 view .LVU818
 2372               	.LBB542:
 2373               	.LBI542:
 175:main.c        **** {
 2374               		.loc 1 175 6 view .LVU819
 2375               	.LBB543:
 177:main.c        **** 	CS_DISP_0;
 2376               		.loc 1 177 2 view .LVU820
 2377 03f8 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 2378               		.loc 1 178 2 view .LVU821
 2379 03fa 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 2380               		.loc 1 179 2 view .LVU822
 2381               	.LBB544:
 2382               	.LBI544:
 161:main.c        **** {
 2383               		.loc 1 161 6 view .LVU823
 2384               	.LBB545:
 164:main.c        **** 	/* Wait for transmission complete */
 2385               		.loc 1 164 2 view .LVU824
 164:main.c        **** 	/* Wait for transmission complete */
 2386               		.loc 1 164 8 is_stmt 0 view .LVU825
 2387 03fc 842F      		mov r24,r20
 2388 03fe 806B      		ori r24,lo8(-80)
 2389 0400 8EBD      		out 0x2e,r24
 166:main.c        **** }
 2390               		.loc 1 166 2 is_stmt 1 view .LVU826
 2391               	.L118:
 166:main.c        **** }
 2392               		.loc 1 166 29 view .LVU827
 166:main.c        **** }
 2393               		.loc 1 166 7 view .LVU828
 2394 0402 0DB4      		in __tmp_reg__,0x2d
 2395 0404 07FE      		sbrs __tmp_reg__,7
 2396 0406 00C0      		rjmp .L118
 2397               	.LBE545:
 2398               	.LBE544:
 180:main.c        **** }
 2399               		.loc 1 180 2 view .LVU829
 2400 0408 289A      		sbi 0x5,0
 2401               	.LBE543:
 2402               	.LBE542:
 186:main.c        **** }
 2403               		.loc 1 186 2 view .LVU830
 2404               	.LBE541:
 2405               	.LBE540:
 298:main.c        **** 			Write_Char(fontsize, *str++);
 2406               		.loc 1 298 4 view .LVU831
 2407               	.LVL182:
 2408               	.LBB546:
 2409               	.LBI519:
 188:main.c        **** {	 add+=40;
 2410               		.loc 1 188 6 view .LVU832
 2411               	.LBB529:
 189:main.c        ****     send_command((0x10|(add>>4)));
 2412               		.loc 1 189 4 view .LVU833
 190:main.c        **** 	send_command((0x0f&add));
 2413               		.loc 1 190 5 view .LVU834
 2414               	.LBB521:
 2415               	.LBI521:
 175:main.c        **** {
 2416               		.loc 1 175 6 view .LVU835
 2417               	.LBB522:
 177:main.c        **** 	CS_DISP_0;
 2418               		.loc 1 177 2 view .LVU836
 2419 040a 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 2420               		.loc 1 178 2 view .LVU837
 2421 040c 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 2422               		.loc 1 179 2 view .LVU838
 2423               	.LVL183:
 2424               	.LBB523:
 2425               	.LBI523:
 161:main.c        **** {
 2426               		.loc 1 161 6 view .LVU839
 2427               	.LBB524:
 164:main.c        **** 	/* Wait for transmission complete */
 2428               		.loc 1 164 2 view .LVU840
 164:main.c        **** 	/* Wait for transmission complete */
 2429               		.loc 1 164 8 is_stmt 0 view .LVU841
 2430 040e 5EBD      		out 0x2e,r21
 166:main.c        **** }
 2431               		.loc 1 166 2 is_stmt 1 view .LVU842
 2432               	.L119:
 166:main.c        **** }
 2433               		.loc 1 166 29 view .LVU843
 166:main.c        **** }
 2434               		.loc 1 166 7 view .LVU844
 2435 0410 0DB4      		in __tmp_reg__,0x2d
 2436 0412 07FE      		sbrs __tmp_reg__,7
 2437 0414 00C0      		rjmp .L119
 2438               	.LVL184:
 166:main.c        **** }
 2439               		.loc 1 166 7 is_stmt 0 view .LVU845
 2440               	.LBE524:
 2441               	.LBE523:
 180:main.c        **** }
 2442               		.loc 1 180 2 is_stmt 1 view .LVU846
 2443 0416 289A      		sbi 0x5,0
 2444               	.LVL185:
 180:main.c        **** }
 2445               		.loc 1 180 2 is_stmt 0 view .LVU847
 2446               	.LBE522:
 2447               	.LBE521:
 191:main.c        **** 	return;
 2448               		.loc 1 191 2 is_stmt 1 view .LVU848
 2449               	.LBB525:
 2450               	.LBI525:
 175:main.c        **** {
 2451               		.loc 1 175 6 view .LVU849
 2452               	.LBB526:
 177:main.c        **** 	CS_DISP_0;
 2453               		.loc 1 177 2 view .LVU850
 2454 0418 2A98      		cbi 0x5,2
 178:main.c        **** 	SPI_MasterTransmit(command);
 2455               		.loc 1 178 2 view .LVU851
 2456 041a 2898      		cbi 0x5,0
 179:main.c        **** 	CS_DISP_1;
 2457               		.loc 1 179 2 view .LVU852
 2458               	.LVL186:
 2459               	.LBB527:
 2460               	.LBI527:
 161:main.c        **** {
 2461               		.loc 1 161 6 view .LVU853
 2462               	.LBB528:
 164:main.c        **** 	/* Wait for transmission complete */
 2463               		.loc 1 164 2 view .LVU854
 164:main.c        **** 	/* Wait for transmission complete */
 2464               		.loc 1 164 8 is_stmt 0 view .LVU855
 2465 041c 9EBD      		out 0x2e,r25
 166:main.c        **** }
 2466               		.loc 1 166 2 is_stmt 1 view .LVU856
 2467               	.L120:
 166:main.c        **** }
 2468               		.loc 1 166 29 view .LVU857
 166:main.c        **** }
 2469               		.loc 1 166 7 view .LVU858
 2470 041e 0DB4      		in __tmp_reg__,0x2d
 2471 0420 07FE      		sbrs __tmp_reg__,7
 2472 0422 00C0      		rjmp .L120
 2473               	.LVL187:
 166:main.c        **** }
 2474               		.loc 1 166 7 is_stmt 0 view .LVU859
 2475               	.LBE528:
 2476               	.LBE527:
 180:main.c        **** }
 2477               		.loc 1 180 2 is_stmt 1 view .LVU860
 2478 0424 289A      		sbi 0x5,0
 2479               	.LVL188:
 180:main.c        **** }
 2480               		.loc 1 180 2 is_stmt 0 view .LVU861
 2481               	.LBE526:
 2482               	.LBE525:
 192:main.c        **** }
 2483               		.loc 1 192 2 is_stmt 1 view .LVU862
 192:main.c        **** }
 2484               		.loc 1 192 2 is_stmt 0 view .LVU863
 2485               	.LBE529:
 2486               	.LBE546:
 299:main.c        **** 			pos++;
 2487               		.loc 1 299 4 is_stmt 1 view .LVU864
 2488               	.LBB547:
 2489               	.LBI530:
 274:main.c        **** {
 2490               		.loc 1 274 6 view .LVU865
 2491               	.LBB539:
 276:main.c        **** 	uint8_t x;
 2492               		.loc 1 276 2 view .LVU866
 277:main.c        **** 	
 2493               		.loc 1 277 2 view .LVU867
 279:main.c        **** 	{
 2494               		.loc 1 279 2 view .LVU868
 284:main.c        **** 	for(x=0;x<fontsize;x++) 
 2495               		.loc 1 284 2 view .LVU869
 285:main.c        **** 	{
 2496               		.loc 1 285 2 view .LVU870
 285:main.c        **** 	{
 2497               		.loc 1 285 10 view .LVU871
 284:main.c        **** 	for(x=0;x<fontsize;x++) 
 2498               		.loc 1 284 3 is_stmt 0 view .LVU872
 2499 0426 E991      		ld r30,Y+
 2500               	.LVL189:
 284:main.c        **** 	for(x=0;x<fontsize;x++) 
 2501               		.loc 1 284 3 view .LVU873
 2502 0428 E052      		subi r30,lo8(-(-32))
 2503               	.LBB533:
 287:main.c        **** 	}
 2504               		.loc 1 287 13 view .LVU874
 2505 042a E69F      		mul r30,r22
 2506 042c F001      		movw r30,r0
 2507 042e 1124      		clr __zero_reg__
 2508 0430 9F01      		movw r18,r30
 2509 0432 265E      		subi r18,-26
 2510 0434 3F4F      		sbci r19,-1
 2511               	.LVL190:
 2512               	.L122:
 287:main.c        **** 	}
 2513               		.loc 1 287 13 view .LVU875
 2514               	.LBE533:
 287:main.c        **** 	}
 2515               		.loc 1 287 3 is_stmt 1 view .LVU876
 2516               	.LBB534:
 287:main.c        **** 	}
 2517               		.loc 1 287 13 view .LVU877
 287:main.c        **** 	}
 2518               		.loc 1 287 13 view .LVU878
 287:main.c        **** 	}
 2519               		.loc 1 287 13 view .LVU879
 2520               	/* #APP */
 2521               	 ;  287 "main.c" 1
 2522 0436 8491      		lpm r24, Z
 2523               		
 2524               	 ;  0 "" 2
 2525               	.LVL191:
 287:main.c        **** 	}
 2526               		.loc 1 287 13 view .LVU880
 287:main.c        **** 	}
 2527               		.loc 1 287 13 is_stmt 0 view .LVU881
 2528               	/* #NOAPP */
 2529               	.LBE534:
 2530               	.LBB535:
 2531               	.LBI535:
 168:main.c        **** {
 2532               		.loc 1 168 6 is_stmt 1 view .LVU882
 2533               	.LBB536:
 170:main.c        **** 	CS_DISP_0;
 2534               		.loc 1 170 2 view .LVU883
 2535 0438 2A9A      		sbi 0x5,2
 171:main.c        **** 	SPI_MasterTransmit(data);
 2536               		.loc 1 171 2 view .LVU884
 2537 043a 2898      		cbi 0x5,0
 172:main.c        **** 	CS_DISP_1;
 2538               		.loc 1 172 2 view .LVU885
 2539               	.LVL192:
 2540               	.LBB537:
 2541               	.LBI537:
 161:main.c        **** {
 2542               		.loc 1 161 6 view .LVU886
 2543               	.LBB538:
 164:main.c        **** 	/* Wait for transmission complete */
 2544               		.loc 1 164 2 view .LVU887
 164:main.c        **** 	/* Wait for transmission complete */
 2545               		.loc 1 164 8 is_stmt 0 view .LVU888
 2546 043c 8EBD      		out 0x2e,r24
 166:main.c        **** }
 2547               		.loc 1 166 2 is_stmt 1 view .LVU889
 2548               	.L121:
 166:main.c        **** }
 2549               		.loc 1 166 29 view .LVU890
 166:main.c        **** }
 2550               		.loc 1 166 7 view .LVU891
 2551 043e 0DB4      		in __tmp_reg__,0x2d
 2552 0440 07FE      		sbrs __tmp_reg__,7
 2553 0442 00C0      		rjmp .L121
 2554               	.LVL193:
 166:main.c        **** }
 2555               		.loc 1 166 7 is_stmt 0 view .LVU892
 2556               	.LBE538:
 2557               	.LBE537:
 173:main.c        **** }
 2558               		.loc 1 173 2 is_stmt 1 view .LVU893
 2559 0444 289A      		sbi 0x5,0
 2560               	.LVL194:
 173:main.c        **** }
 2561               		.loc 1 173 2 is_stmt 0 view .LVU894
 2562               	.LBE536:
 2563               	.LBE535:
 285:main.c        **** 	{
 2564               		.loc 1 285 21 is_stmt 1 view .LVU895
 285:main.c        **** 	{
 2565               		.loc 1 285 10 view .LVU896
 285:main.c        **** 	{
 2566               		.loc 1 285 2 is_stmt 0 view .LVU897
 2567 0446 3196      		adiw r30,1
 2568               	.LVL195:
 285:main.c        **** 	{
 2569               		.loc 1 285 2 view .LVU898
 2570 0448 2E17      		cp r18,r30
 2571 044a 3F07      		cpc r19,r31
 2572 044c 01F4      		brne .L122
 2573               	.LVL196:
 285:main.c        **** 	{
 2574               		.loc 1 285 2 view .LVU899
 2575               	.LBE539:
 2576               	.LBE547:
 300:main.c        **** 		 }
 2577               		.loc 1 300 4 is_stmt 1 view .LVU900
 295:main.c        **** 		{
 2578               		.loc 1 295 8 view .LVU901
 2579 044e 4250      		subi r20,lo8(-(-2))
 2580 0450 8881      		ld r24,Y
 2581 0452 8111      		cpse r24,__zero_reg__
 2582 0454 00C0      		rjmp .L123
 2583               	.LVL197:
 2584               	.L114:
 2585               	/* epilogue start */
 295:main.c        **** 		{
 2586               		.loc 1 295 8 is_stmt 0 view .LVU902
 2587               	.LBE518:
 2588               	.LBE517:
 310:main.c        **** 		 }
 311:main.c        **** 	}
 312:main.c        **** }
 2589               		.loc 1 312 1 view .LVU903
 2590 0456 DF91      		pop r29
 2591 0458 CF91      		pop r28
 2592 045a 1F91      		pop r17
 2593 045c 0F91      		pop r16
 2594 045e FF90      		pop r15
 2595 0460 EF90      		pop r14
 2596               	.LVL198:
 2597               		.loc 1 312 1 view .LVU904
 2598 0462 DF90      		pop r13
 2599 0464 CF90      		pop r12
 2600 0466 0895      		ret
 2601               		.cfi_endproc
 2602               	.LFE25:
 2604               		.section	.rodata.str1.1,"aMS",@progbits,1
 2605               	.LC0:
 2606 0000 4966 2066 		.string	"If found"
 2606      6F75 6E64 
 2606      00
 2607               	.LC1:
 2608 0009 706C 6561 		.string	"please  "
 2608      7365 2020 
 2608      00
 2609               	.LC2:
 2610 0012 636F 6E74 		.string	"contact "
 2610      6163 7420 
 2610      00
 2611               	.LC3:
 2612 001b 7267 726F 		.string	"rgroener"
 2612      656E 6572 
 2612      00
 2613               	.LC4:
 2614 0024 406D 6169 		.string	"@mailbox"
 2614      6C62 6F78 
 2614      00
 2615               	.LC5:
 2616 002d 2E6F 7267 		.string	".org    "
 2616      2020 2020 
 2616      00
 2617               		.section	.text.startup,"ax",@progbits
 2618               	.global	main
 2620               	main:
 2621               	.LFB12:
  74:main.c        **** 	DDRB 	|= (1<<PB0) | (1<<PB1) | (1<<PB2) | (1<<PB3) | (1<<PB5);//set CS_DISP and RES and D/C output
 2622               		.loc 1 74 1 is_stmt 1 view -0
 2623               		.cfi_startproc
 2624               	/* prologue: function */
 2625               	/* frame size = 0 */
 2626               	/* stack size = 0 */
 2627               	.L__stack_usage = 0
  75:main.c        **** 	PORTB	|= (1<<PB0) | (1<<PB1) | (1<<PB2) | (1<<PB3) | (1<<PB5);//set CS_DISP and RES and D/C high
 2628               		.loc 1 75 2 view .LVU906
  75:main.c        **** 	PORTB	|= (1<<PB0) | (1<<PB1) | (1<<PB2) | (1<<PB3) | (1<<PB5);//set CS_DISP and RES and D/C high
 2629               		.loc 1 75 8 is_stmt 0 view .LVU907
 2630 0000 84B1      		in r24,0x4
 2631 0002 8F62      		ori r24,lo8(47)
 2632 0004 84B9      		out 0x4,r24
  76:main.c        **** 		
 2633               		.loc 1 76 2 is_stmt 1 view .LVU908
  76:main.c        **** 		
 2634               		.loc 1 76 8 is_stmt 0 view .LVU909
 2635 0006 85B1      		in r24,0x5
 2636 0008 8F62      		ori r24,lo8(47)
 2637 000a 85B9      		out 0x5,r24
  78:main.c        **** 	PORTC |= (1<<PC5);
 2638               		.loc 1 78 2 is_stmt 1 view .LVU910
  78:main.c        **** 	PORTC |= (1<<PC5);
 2639               		.loc 1 78 7 is_stmt 0 view .LVU911
 2640 000c 3D9A      		sbi 0x7,5
  79:main.c        **** 	PORTC &= ~(1<<PC5);
 2641               		.loc 1 79 2 is_stmt 1 view .LVU912
  79:main.c        **** 	PORTC &= ~(1<<PC5);
 2642               		.loc 1 79 8 is_stmt 0 view .LVU913
 2643 000e 459A      		sbi 0x8,5
  80:main.c        **** 	
 2644               		.loc 1 80 2 is_stmt 1 view .LVU914
  80:main.c        **** 	
 2645               		.loc 1 80 8 is_stmt 0 view .LVU915
 2646 0010 4598      		cbi 0x8,5
  82:main.c        **** 	PORTD |= (1<<PD3);	//activate Pullup
 2647               		.loc 1 82 2 is_stmt 1 view .LVU916
  82:main.c        **** 	PORTD |= (1<<PD3);	//activate Pullup
 2648               		.loc 1 82 7 is_stmt 0 view .LVU917
 2649 0012 5398      		cbi 0xa,3
  83:main.c        **** 	
 2650               		.loc 1 83 2 is_stmt 1 view .LVU918
  83:main.c        **** 	
 2651               		.loc 1 83 8 is_stmt 0 view .LVU919
 2652 0014 5B9A      		sbi 0xb,3
  86:main.c        ****     //Timer 1 Configuration
 2653               		.loc 1 86 2 is_stmt 1 view .LVU920
 2654               	.LBB548:
 2655               	.LBI548:
 154:main.c        **** {
 2656               		.loc 1 154 6 view .LVU921
 2657               	.LBB549:
 159:main.c        **** }
 2658               		.loc 1 159 2 view .LVU922
 159:main.c        **** }
 2659               		.loc 1 159 8 is_stmt 0 view .LVU923
 2660 0016 81E5      		ldi r24,lo8(81)
 2661 0018 8CBD      		out 0x2c,r24
 2662               	.LBE549:
 2663               	.LBE548:
  88:main.c        **** 	
 2664               		.loc 1 88 2 is_stmt 1 view .LVU924
  88:main.c        **** 	
 2665               		.loc 1 88 8 is_stmt 0 view .LVU925
 2666 001a 81EE      		ldi r24,lo8(-31)
 2667 001c 94E0      		ldi r25,lo8(4)
 2668 001e 9093 8900 		sts 136+1,r25
 2669 0022 8093 8800 		sts 136,r24
  90:main.c        ****     // Mode 4, CTC on OCR1A
 2670               		.loc 1 90 5 is_stmt 1 view .LVU926
  90:main.c        ****     // Mode 4, CTC on OCR1A
 2671               		.loc 1 90 12 is_stmt 0 view .LVU927
 2672 0026 8091 8100 		lds r24,129
 2673 002a 8860      		ori r24,lo8(8)
 2674 002c 8093 8100 		sts 129,r24
  93:main.c        ****     //Set interrupt on compare match
 2675               		.loc 1 93 5 is_stmt 1 view .LVU928
  93:main.c        ****     //Set interrupt on compare match
 2676               		.loc 1 93 12 is_stmt 0 view .LVU929
 2677 0030 8091 6F00 		lds r24,111
 2678 0034 8260      		ori r24,lo8(2)
 2679 0036 8093 6F00 		sts 111,r24
  96:main.c        ****     // set prescaler to 64 and start the timer
 2680               		.loc 1 96 5 is_stmt 1 view .LVU930
  96:main.c        ****     // set prescaler to 64 and start the timer
 2681               		.loc 1 96 12 is_stmt 0 view .LVU931
 2682 003a 8091 8100 		lds r24,129
 2683 003e 8360      		ori r24,lo8(3)
 2684 0040 8093 8100 		sts 129,r24
  99:main.c        ****     // enable interrupts
 2685               		.loc 1 99 5 is_stmt 1 view .LVU932
 2686               	/* #APP */
 2687               	 ;  99 "main.c" 1
 2688 0044 7894      		sei
 2689               	 ;  0 "" 2
 102:main.c        ****     ms100=0;
 2690               		.loc 1 102 5 view .LVU933
 102:main.c        ****     ms100=0;
 2691               		.loc 1 102 9 is_stmt 0 view .LVU934
 2692               	/* #NOAPP */
 2693 0046 1092 0000 		sts ms10,__zero_reg__
 103:main.c        ****     sec=0;
 2694               		.loc 1 103 5 is_stmt 1 view .LVU935
 103:main.c        ****     sec=0;
 2695               		.loc 1 103 10 is_stmt 0 view .LVU936
 2696 004a 1092 0000 		sts ms100,__zero_reg__
 104:main.c        ****     min=0;
 2697               		.loc 1 104 5 is_stmt 1 view .LVU937
 104:main.c        ****     min=0;
 2698               		.loc 1 104 8 is_stmt 0 view .LVU938
 2699 004e 1092 0000 		sts sec,__zero_reg__
 105:main.c        ****     entprell=0;
 2700               		.loc 1 105 5 is_stmt 1 view .LVU939
 105:main.c        ****     entprell=0;
 2701               		.loc 1 105 8 is_stmt 0 view .LVU940
 2702 0052 1092 0000 		sts min,__zero_reg__
 106:main.c        ****     screentoggle=3;
 2703               		.loc 1 106 5 is_stmt 1 view .LVU941
 106:main.c        ****     screentoggle=3;
 2704               		.loc 1 106 13 is_stmt 0 view .LVU942
 2705 0056 1092 0000 		sts entprell,__zero_reg__
 107:main.c        ****     toggle=0;
 2706               		.loc 1 107 5 is_stmt 1 view .LVU943
 107:main.c        ****     toggle=0;
 2707               		.loc 1 107 17 is_stmt 0 view .LVU944
 2708 005a 83E0      		ldi r24,lo8(3)
 2709 005c 8093 0000 		sts screentoggle,r24
 108:main.c        **** 		
 2710               		.loc 1 108 5 is_stmt 1 view .LVU945
 108:main.c        **** 		
 2711               		.loc 1 108 11 is_stmt 0 view .LVU946
 2712 0060 1092 0000 		sts toggle,__zero_reg__
 110:main.c        **** 	Display_Clear();
 2713               		.loc 1 110 2 is_stmt 1 view .LVU947
 2714 0064 0E94 0000 		call Display_Init
 2715               	.LVL199:
 111:main.c        **** 	Set_Page_Address(0);
 2716               		.loc 1 111 2 view .LVU948
 2717 0068 0E94 0000 		call Display_Clear
 2718               	.LVL200:
 112:main.c        ****     Set_Column_Address(0);
 2719               		.loc 1 112 2 view .LVU949
 2720               	.LBB550:
 2721               	.LBI550:
 182:main.c        **** {
 2722               		.loc 1 182 6 view .LVU950
 2723               	.LBB551:
 184:main.c        ****     send_command(add);
 2724               		.loc 1 184 5 view .LVU951
 185:main.c        **** 	return;
 2725               		.loc 1 185 5 view .LVU952
 2726 006c 80EB      		ldi r24,lo8(-80)
 2727 006e 0E94 0000 		call send_command
 2728               	.LVL201:
 186:main.c        **** }
 2729               		.loc 1 186 2 view .LVU953
 186:main.c        **** }
 2730               		.loc 1 186 2 is_stmt 0 view .LVU954
 2731               	.LBE551:
 2732               	.LBE550:
 113:main.c        ****     
 2733               		.loc 1 113 5 is_stmt 1 view .LVU955
 2734               	.LBB552:
 2735               	.LBI552:
 188:main.c        **** {	 add+=40;
 2736               		.loc 1 188 6 view .LVU956
 2737               	.LBB553:
 189:main.c        ****     send_command((0x10|(add>>4)));
 2738               		.loc 1 189 4 view .LVU957
 190:main.c        **** 	send_command((0x0f&add));
 2739               		.loc 1 190 5 view .LVU958
 2740 0072 82E1      		ldi r24,lo8(18)
 2741 0074 0E94 0000 		call send_command
 2742               	.LVL202:
 191:main.c        **** 	return;
 2743               		.loc 1 191 2 view .LVU959
 2744 0078 88E0      		ldi r24,lo8(8)
 2745 007a 0E94 0000 		call send_command
 2746               	.LVL203:
 192:main.c        **** }
 2747               		.loc 1 192 2 view .LVU960
 192:main.c        **** }
 2748               		.loc 1 192 2 is_stmt 0 view .LVU961
 2749               	.LBE553:
 2750               	.LBE552:
 115:main.c        ****    state = START;
 2751               		.loc 1 115 4 is_stmt 1 view .LVU962
 116:main.c        ****  
 2752               		.loc 1 116 4 view .LVU963
 116:main.c        ****  
 2753               		.loc 1 116 10 is_stmt 0 view .LVU964
 2754 007e 1092 0000 		sts state,__zero_reg__
 2755 0082 80E0      		ldi r24,0
 145:main.c        **** 		}
 2756               		.loc 1 145 12 view .LVU965
 2757 0084 C8E2      		ldi r28,lo8(40)
 2758 0086 00C0      		rjmp .L142
 2759               	.LVL204:
 2760               	.L146:
 129:main.c        **** 							Write_String(14,1,0,"please  ");
 2761               		.loc 1 129 8 is_stmt 1 view .LVU966
 2762 0088 20E0      		ldi r18,lo8(.LC0)
 2763 008a 30E0      		ldi r19,hi8(.LC0)
 2764 008c 40E0      		ldi r20,0
 2765 008e 60E0      		ldi r22,0
 2766 0090 8EE0      		ldi r24,lo8(14)
 2767 0092 0E94 0000 		call Write_String
 2768               	.LVL205:
 130:main.c        **** 							Write_String(14,2,0, "contact ");
 2769               		.loc 1 130 8 view .LVU967
 2770 0096 20E0      		ldi r18,lo8(.LC1)
 2771 0098 30E0      		ldi r19,hi8(.LC1)
 2772 009a 40E0      		ldi r20,0
 2773 009c 61E0      		ldi r22,lo8(1)
 2774 009e 8EE0      		ldi r24,lo8(14)
 2775 00a0 0E94 0000 		call Write_String
 2776               	.LVL206:
 131:main.c        **** 						}else
 2777               		.loc 1 131 8 view .LVU968
 2778 00a4 20E0      		ldi r18,lo8(.LC2)
 2779 00a6 30E0      		ldi r19,hi8(.LC2)
 2780 00a8 40E0      		ldi r20,0
 2781 00aa 62E0      		ldi r22,lo8(2)
 2782 00ac 8EE0      		ldi r24,lo8(14)
 2783 00ae 0E94 0000 		call Write_String
 2784               	.LVL207:
 2785               	.L143:
 142:main.c        **** 		{
 2786               		.loc 1 142 3 view .LVU969
 142:main.c        **** 		{
 2787               		.loc 1 142 5 is_stmt 0 view .LVU970
 2788 00b2 4B99      		sbic 0x9,3
 2789 00b4 00C0      		rjmp .L145
 142:main.c        **** 		{
 2790               		.loc 1 142 6 discriminator 1 view .LVU971
 2791 00b6 8091 0000 		lds r24,entprell
 2792 00ba 8111      		cpse r24,__zero_reg__
 2793 00bc 00C0      		rjmp .L145
 144:main.c        **** 			entprell= RELOAD_ENTPRELL; 
 2794               		.loc 1 144 4 is_stmt 1 view .LVU972
 145:main.c        **** 		}
 2795               		.loc 1 145 4 view .LVU973
 145:main.c        **** 		}
 2796               		.loc 1 145 12 is_stmt 0 view .LVU974
 2797 00be C093 0000 		sts entprell,r28
 2798               	.L145:
 125:main.c        **** 		{
 2799               		.loc 1 125 3 view .LVU975
 2800 00c2 8091 0000 		lds r24,state
 2801               	.L142:
 122:main.c        **** 	{ 	
 2802               		.loc 1 122 2 is_stmt 1 view .LVU976
 125:main.c        **** 		{
 2803               		.loc 1 125 3 view .LVU977
 2804 00c6 8111      		cpse r24,__zero_reg__
 2805 00c8 00C0      		rjmp .L143
 127:main.c        **** 						{
 2806               		.loc 1 127 16 view .LVU978
 127:main.c        **** 						{
 2807               		.loc 1 127 19 is_stmt 0 view .LVU979
 2808 00ca 8091 0000 		lds r24,toggle
 127:main.c        **** 						{
 2809               		.loc 1 127 18 view .LVU980
 2810 00ce 8111      		cpse r24,__zero_reg__
 2811 00d0 00C0      		rjmp .L146
 134:main.c        **** 							Write_String(14,1,0,"@mailbox");
 2812               		.loc 1 134 8 is_stmt 1 view .LVU981
 2813 00d2 20E0      		ldi r18,lo8(.LC3)
 2814 00d4 30E0      		ldi r19,hi8(.LC3)
 2815 00d6 40E0      		ldi r20,0
 2816 00d8 60E0      		ldi r22,0
 2817 00da 8EE0      		ldi r24,lo8(14)
 2818 00dc 0E94 0000 		call Write_String
 2819               	.LVL208:
 135:main.c        **** 							Write_String(14,2,0, ".org    ");	
 2820               		.loc 1 135 8 view .LVU982
 2821 00e0 20E0      		ldi r18,lo8(.LC4)
 2822 00e2 30E0      		ldi r19,hi8(.LC4)
 2823 00e4 40E0      		ldi r20,0
 2824 00e6 61E0      		ldi r22,lo8(1)
 2825 00e8 8EE0      		ldi r24,lo8(14)
 2826 00ea 0E94 0000 		call Write_String
 2827               	.LVL209:
 136:main.c        **** 						}
 2828               		.loc 1 136 8 view .LVU983
 2829 00ee 20E0      		ldi r18,lo8(.LC5)
 2830 00f0 30E0      		ldi r19,hi8(.LC5)
 2831 00f2 40E0      		ldi r20,0
 2832 00f4 62E0      		ldi r22,lo8(2)
 2833 00f6 8EE0      		ldi r24,lo8(14)
 2834 00f8 0E94 0000 		call Write_String
 2835               	.LVL210:
 2836 00fc 00C0      		rjmp .L143
 2837               		.cfi_endproc
 2838               	.LFE12:
 2840               		.text
 2841               	.global	__vector_11
 2843               	__vector_11:
 2844               	.LFB26:
 313:main.c        **** 
 314:main.c        **** ISR (TIMER1_COMPA_vect)
 315:main.c        **** {
 2845               		.loc 1 315 1 view -0
 2846               		.cfi_startproc
 2847 0468 1F92 1FB6 		__gcc_isr 1
 2847      1F92 1124 
 2847      8F93 
 2848               	/* prologue: Signal */
 2849               	/* frame size = 0 */
 2850               	/* stack size = 0...4 */
 2851               	.L__stack_usage = 0 + __gcc_isr.n_pushed
 316:main.c        **** 	
 317:main.c        **** 		ms10++;
 2852               		.loc 1 317 3 view .LVU985
 2853               		.loc 1 317 7 is_stmt 0 view .LVU986
 2854 0472 8091 0000 		lds r24,ms10
 2855 0476 8F5F      		subi r24,lo8(-(1))
 2856 0478 8093 0000 		sts ms10,r24
 318:main.c        **** 		if(entprell)entprell--;
 2857               		.loc 1 318 3 is_stmt 1 view .LVU987
 2858               		.loc 1 318 6 is_stmt 0 view .LVU988
 2859 047c 8091 0000 		lds r24,entprell
 2860               		.loc 1 318 5 view .LVU989
 2861 0480 8823      		tst r24
 2862 0482 01F0      		breq .L148
 2863               		.loc 1 318 15 is_stmt 1 discriminator 1 view .LVU990
 2864               		.loc 1 318 23 is_stmt 0 discriminator 1 view .LVU991
 2865 0484 8091 0000 		lds r24,entprell
 2866 0488 8150      		subi r24,lo8(-(-1))
 2867 048a 8093 0000 		sts entprell,r24
 2868               	.L148:
 319:main.c        **** 			
 320:main.c        **** 	if(ms10==10)	//100ms
 2869               		.loc 1 320 2 is_stmt 1 view .LVU992
 2870               		.loc 1 320 9 is_stmt 0 view .LVU993
 2871 048e 8091 0000 		lds r24,ms10
 2872               		.loc 1 320 4 view .LVU994
 2873 0492 8A30      		cpi r24,lo8(10)
 2874 0494 01F4      		brne .L149
 321:main.c        **** 	{
 322:main.c        **** 		ms10=0;
 2875               		.loc 1 322 3 is_stmt 1 view .LVU995
 2876               		.loc 1 322 7 is_stmt 0 view .LVU996
 2877 0496 1092 0000 		sts ms10,__zero_reg__
 323:main.c        **** 		ms100++;
 2878               		.loc 1 323 3 is_stmt 1 view .LVU997
 2879               		.loc 1 323 8 is_stmt 0 view .LVU998
 2880 049a 8091 0000 		lds r24,ms100
 2881 049e 8F5F      		subi r24,lo8(-(1))
 2882 04a0 8093 0000 		sts ms100,r24
 2883               	.L149:
 324:main.c        **** 	
 325:main.c        **** 		
 326:main.c        **** 	}
 327:main.c        ****     if(ms100==10)	//sec
 2884               		.loc 1 327 5 is_stmt 1 view .LVU999
 2885               		.loc 1 327 13 is_stmt 0 view .LVU1000
 2886 04a4 8091 0000 		lds r24,ms100
 2887               		.loc 1 327 7 view .LVU1001
 2888 04a8 8A30      		cpi r24,lo8(10)
 2889 04aa 01F0      		breq .L158
 2890               	.L151:
 328:main.c        **** 	{
 329:main.c        **** 		ms100=0;
 330:main.c        **** 		sec++;
 331:main.c        **** 		//change display screen in fixed time
 332:main.c        **** 		screentoggle++;
 333:main.c        **** 		if(screentoggle==TOGGLEMAX)
 334:main.c        **** 		{
 335:main.c        **** 			screentoggle=0;
 336:main.c        **** 			if(toggle==0)
 337:main.c        **** 			{
 338:main.c        **** 				toggle = 1;
 339:main.c        **** 			}else toggle =0;
 340:main.c        **** 		}
 341:main.c        **** 	}
 342:main.c        **** 	if(sec==60)	//Minute
 2891               		.loc 1 342 2 is_stmt 1 view .LVU1002
 2892               		.loc 1 342 8 is_stmt 0 view .LVU1003
 2893 04ac 8091 0000 		lds r24,sec
 2894               		.loc 1 342 4 view .LVU1004
 2895 04b0 8C33      		cpi r24,lo8(60)
 2896 04b2 01F4      		brne .L147
 343:main.c        **** 	{
 344:main.c        **** 		sec=0;
 2897               		.loc 1 344 3 is_stmt 1 view .LVU1005
 2898               		.loc 1 344 6 is_stmt 0 view .LVU1006
 2899 04b4 1092 0000 		sts sec,__zero_reg__
 345:main.c        **** 		min++;
 2900               		.loc 1 345 3 is_stmt 1 view .LVU1007
 2901               		.loc 1 345 6 is_stmt 0 view .LVU1008
 2902 04b8 8091 0000 		lds r24,min
 2903 04bc 8F5F      		subi r24,lo8(-(1))
 2904 04be 8093 0000 		sts min,r24
 2905               	.L147:
 2906               	/* epilogue start */
 346:main.c        **** 	}
 347:main.c        **** }
 2907               		.loc 1 347 1 view .LVU1009
 2908 04c2 8F91 1F90 		__gcc_isr 2
 2908      1FBE 1F90 
 2909 04ca 1895      		reti
 2910               	.L158:
 329:main.c        **** 		sec++;
 2911               		.loc 1 329 3 is_stmt 1 view .LVU1010
 329:main.c        **** 		sec++;
 2912               		.loc 1 329 8 is_stmt 0 view .LVU1011
 2913 04cc 1092 0000 		sts ms100,__zero_reg__
 330:main.c        **** 		//change display screen in fixed time
 2914               		.loc 1 330 3 is_stmt 1 view .LVU1012
 330:main.c        **** 		//change display screen in fixed time
 2915               		.loc 1 330 6 is_stmt 0 view .LVU1013
 2916 04d0 8091 0000 		lds r24,sec
 2917 04d4 8F5F      		subi r24,lo8(-(1))
 2918 04d6 8093 0000 		sts sec,r24
 332:main.c        **** 		if(screentoggle==TOGGLEMAX)
 2919               		.loc 1 332 3 is_stmt 1 view .LVU1014
 332:main.c        **** 		if(screentoggle==TOGGLEMAX)
 2920               		.loc 1 332 15 is_stmt 0 view .LVU1015
 2921 04da 8091 0000 		lds r24,screentoggle
 2922 04de 8F5F      		subi r24,lo8(-(1))
 2923 04e0 8093 0000 		sts screentoggle,r24
 333:main.c        **** 		{
 2924               		.loc 1 333 3 is_stmt 1 view .LVU1016
 333:main.c        **** 		{
 2925               		.loc 1 333 18 is_stmt 0 view .LVU1017
 2926 04e4 8091 0000 		lds r24,screentoggle
 333:main.c        **** 		{
 2927               		.loc 1 333 5 view .LVU1018
 2928 04e8 8430      		cpi r24,lo8(4)
 2929 04ea 01F4      		brne .L151
 335:main.c        **** 			if(toggle==0)
 2930               		.loc 1 335 4 is_stmt 1 view .LVU1019
 335:main.c        **** 			if(toggle==0)
 2931               		.loc 1 335 16 is_stmt 0 view .LVU1020
 2932 04ec 1092 0000 		sts screentoggle,__zero_reg__
 336:main.c        **** 			{
 2933               		.loc 1 336 4 is_stmt 1 view .LVU1021
 336:main.c        **** 			{
 2934               		.loc 1 336 13 is_stmt 0 view .LVU1022
 2935 04f0 8091 0000 		lds r24,toggle
 336:main.c        **** 			{
 2936               		.loc 1 336 6 view .LVU1023
 2937 04f4 8111      		cpse r24,__zero_reg__
 2938 04f6 00C0      		rjmp .L153
 338:main.c        **** 			}else toggle =0;
 2939               		.loc 1 338 5 is_stmt 1 view .LVU1024
 338:main.c        **** 			}else toggle =0;
 2940               		.loc 1 338 12 is_stmt 0 view .LVU1025
 2941 04f8 81E0      		ldi r24,lo8(1)
 2942 04fa 8093 0000 		sts toggle,r24
 2943 04fe 00C0      		rjmp .L151
 2944               	.L153:
 339:main.c        **** 		}
 2945               		.loc 1 339 10 is_stmt 1 view .LVU1026
 339:main.c        **** 		}
 2946               		.loc 1 339 17 is_stmt 0 view .LVU1027
 2947 0500 1092 0000 		sts toggle,__zero_reg__
 2948 0504 00C0      		rjmp .L151
 2949               		__gcc_isr 0,r24
 2950               		.cfi_endproc
 2951               	.LFE26:
 2953               	.global	buffer
 2954               		.section .bss
 2957               	buffer:
 2958 0000 0000 0000 		.zero	20
 2958      0000 0000 
 2958      0000 0000 
 2958      0000 0000 
 2958      0000 0000 
 2959               	.global	toggle
 2962               	toggle:
 2963 0014 00        		.zero	1
 2964               	.global	screentoggle
 2967               	screentoggle:
 2968 0015 00        		.zero	1
 2969               	.global	entprell
 2972               	entprell:
 2973 0016 00        		.zero	1
 2974               	.global	min
 2977               	min:
 2978 0017 00        		.zero	1
 2979               	.global	sec
 2982               	sec:
 2983 0018 00        		.zero	1
 2984               	.global	ms100
 2987               	ms100:
 2988 0019 00        		.zero	1
 2989               	.global	ms10
 2992               	ms10:
 2993 001a 00        		.zero	1
 2994               	.global	state
 2997               	state:
 2998 001b 00        		.zero	1
 2999               	.global	font14
 3000               		.section	.progmem.data,"a",@progbits
 3003               	font14:
 3004 0000 00        		.string	""
 3005 0001 00        		.string	""
 3006 0002 00        		.string	""
 3007 0003 00        		.string	""
 3008 0004 00        		.string	""
 3009 0005 00        		.string	""
 3010 0006 00        		.string	""
 3011 0007 00        		.string	""
 3012 0008 00        		.string	""
 3013 0009 00        		.string	""
 3014 000a 00        		.string	""
 3015 000b 00        		.string	""
 3016 000c 00        		.string	""
 3017 000d 00        		.string	""
 3018 000e 00        		.string	""
 3019 000f 1010 1010 		.string	"\020\020\020\020\020\020\020"
 3019      1010 1000 
 3020 0017 1010 00   		.string	"\020\020"
 3021 001a 00        		.string	""
 3022 001b 00        		.string	""
 3023 001c 2424 2424 		.string	"$$$$"
 3023      00
 3024 0021 00        		.string	""
 3025 0022 00        		.string	""
 3026 0023 00        		.string	""
 3027 0024 00        		.string	""
 3028 0025 00        		.string	""
 3029 0026 00        		.string	""
 3030 0027 00        		.string	""
 3031 0028 00        		.string	""
 3032 0029 00        		.string	""
 3033 002a 00        		.string	""
 3034 002b 0909 127F 		.string	"\t\t\022\177\022$\377$HH"
 3034      1224 FF24 
 3034      4848 00
 3035 0036 00        		.string	""
 3036 0037 00        		.string	""
 3037 0038 103C 5050 		.string	"\020<PPP0\030\024\024\024x\020"
 3037      5030 1814 
 3037      1414 7810 
 3037      00
 3038 0045 00        		.string	""
 3039 0046 00        		.string	""
 3040 0047 6192 9494 		.string	"a\222\224\224h\026))I\206"
 3040      6816 2929 
 3040      4986 00
 3041 0052 00        		.string	""
 3042 0053 00        		.string	""
 3043 0054 00        		.string	""
 3044 0055 1824 2428 		.string	"\030$$(0\321\211\216\306\177"
 3044      30D1 898E 
 3044      C67F 00
 3045 0060 00        		.string	""
 3046 0061 00        		.string	""
 3047 0062 1010 1010 		.string	"\020\020\020\020"
 3047      00
 3048 0067 00        		.string	""
 3049 0068 00        		.string	""
 3050 0069 00        		.string	""
 3051 006a 00        		.string	""
 3052 006b 00        		.string	""
 3053 006c 00        		.string	""
 3054 006d 00        		.string	""
 3055 006e 00        		.string	""
 3056 006f 00        		.string	""
 3057 0070 060C 1010 		.string	"\006\f\020\020     \020\020\f\006"
 3057      2020 2020 
 3057      2010 100C 
 3057      0600 
 3058 007e 6030 0808 		.string	"`0\b\b\004\004\004\004\004\b\b0`"
 3058      0404 0404 
 3058      0408 0830 
 3058      6000 
 3059 008c 00        		.string	""
 3060 008d 1010 6628 		.string	"\020\020f(4$"
 3060      3424 00
 3061 0094 00        		.string	""
 3062 0095 00        		.string	""
 3063 0096 00        		.string	""
 3064 0097 00        		.string	""
 3065 0098 00        		.string	""
 3066 0099 00        		.string	""
 3067 009a 00        		.string	""
 3068 009b 00        		.string	""
 3069 009c 00        		.string	""
 3070 009d 00        		.string	""
 3071 009e 1010 10FE 		.string	"\020\020\020\376\020\020\020"
 3071      1010 1000 
 3072 00a6 00        		.string	""
 3073 00a7 00        		.string	""
 3074 00a8 00        		.string	""
 3075 00a9 00        		.string	""
 3076 00aa 00        		.string	""
 3077 00ab 00        		.string	""
 3078 00ac 00        		.string	""
 3079 00ad 00        		.string	""
 3080 00ae 00        		.string	""
 3081 00af 00        		.string	""
 3082 00b0 00        		.string	""
 3083 00b1 1818 0810 		.string	"\030\030\b\020"
 3083      00
 3084 00b6 00        		.string	""
 3085 00b7 00        		.string	""
 3086 00b8 00        		.string	""
 3087 00b9 00        		.string	""
 3088 00ba 00        		.string	""
 3089 00bb 00        		.string	""
 3090 00bc 7E00      		.string	"~"
 3091 00be 00        		.string	""
 3092 00bf 00        		.string	""
 3093 00c0 00        		.string	""
 3094 00c1 00        		.string	""
 3095 00c2 00        		.string	""
 3096 00c3 00        		.string	""
 3097 00c4 00        		.string	""
 3098 00c5 00        		.string	""
 3099 00c6 00        		.string	""
 3100 00c7 00        		.string	""
 3101 00c8 00        		.string	""
 3102 00c9 00        		.string	""
 3103 00ca 00        		.string	""
 3104 00cb 00        		.string	""
 3105 00cc 00        		.string	""
 3106 00cd 1818 00   		.string	"\030\030"
 3107 00d0 00        		.string	""
 3108 00d1 00        		.string	""
 3109 00d2 0204 0404 		.string	"\002\004\004\004\b\b\030\020\020   @"
 3109      0808 1810 
 3109      1020 2020 
 3109      4000 
 3110 00e0 00        		.string	""
 3111 00e1 1824 4242 		.string	"\030$BBBBBB$\030"
 3111      4242 4242 
 3111      2418 00
 3112 00ec 00        		.string	""
 3113 00ed 00        		.string	""
 3114 00ee 00        		.string	""
 3115 00ef 0878 0808 		.string	"\bx\b\b\b\b\b\b\b\177"
 3115      0808 0808 
 3115      087F 00
 3116 00fa 00        		.string	""
 3117 00fb 00        		.string	""
 3118 00fc 00        		.string	""
 3119 00fd 7804 0404 		.string	"x\004\004\004\b\b\020 @|"
 3119      0808 1020 
 3119      407C 00
 3120 0108 00        		.string	""
 3121 0109 00        		.string	""
 3122 010a 00        		.string	""
 3123 010b 3C02 0202 		.string	"<\002\002\002\034\002\002\002\002<"
 3123      1C02 0202 
 3123      023C 00
 3124 0116 00        		.string	""
 3125 0117 00        		.string	""
 3126 0118 00        		.string	""
 3127 0119 040C 1414 		.string	"\004\f\024\024$D~\004\004\004"
 3127      2444 7E04 
 3127      0404 00
 3128 0124 00        		.string	""
 3129 0125 00        		.string	""
 3130 0126 00        		.string	""
 3131 0127 3E20 2020 		.string	">   8\006\002\002\002<"
 3131      3806 0202 
 3131      023C 00
 3132 0132 00        		.string	""
 3133 0133 00        		.string	""
 3134 0134 00        		.string	""
 3135 0135 1C20 4040 		.string	"\034 @@\\bBB\"\034"
 3135      5C62 4242 
 3135      221C 00
 3136 0140 00        		.string	""
 3137 0141 00        		.string	""
 3138 0142 00        		.string	""
 3139 0143 7E02 0404 		.string	"~\002\004\004\b\020\020\020  "
 3139      0810 1010 
 3139      2020 00
 3140 014e 00        		.string	""
 3141 014f 00        		.string	""
 3142 0150 00        		.string	""
 3143 0151 3C42 4244 		.string	"<BBD8$BBB<"
 3143      3824 4242 
 3143      423C 00
 3144 015c 00        		.string	""
 3145 015d 00        		.string	""
 3146 015e 00        		.string	""
 3147 015f 3844 4242 		.string	"8DBBF:\002\002\0048"
 3147      463A 0202 
 3147      0438 00
 3148 016a 00        		.string	""
 3149 016b 00        		.string	""
 3150 016c 00        		.string	""
 3151 016d 00        		.string	""
 3152 016e 00        		.string	""
 3153 016f 00        		.string	""
 3154 0170 1818 00   		.string	"\030\030"
 3155 0173 00        		.string	""
 3156 0174 00        		.string	""
 3157 0175 1818 00   		.string	"\030\030"
 3158 0178 00        		.string	""
 3159 0179 00        		.string	""
 3160 017a 00        		.string	""
 3161 017b 00        		.string	""
 3162 017c 00        		.string	""
 3163 017d 00        		.string	""
 3164 017e 1818 00   		.string	"\030\030"
 3165 0181 00        		.string	""
 3166 0182 00        		.string	""
 3167 0183 1818 0810 		.string	"\030\030\b\020"
 3167      00
 3168 0188 00        		.string	""
 3169 0189 00        		.string	""
 3170 018a 00        		.string	""
 3171 018b 00        		.string	""
 3172 018c 020C 1060 		.string	"\002\f\020`\020\f\002"
 3172      100C 0200 
 3173 0194 00        		.string	""
 3174 0195 00        		.string	""
 3175 0196 00        		.string	""
 3176 0197 00        		.string	""
 3177 0198 00        		.string	""
 3178 0199 00        		.string	""
 3179 019a 00        		.string	""
 3180 019b 7E00      		.string	"~"
 3181 019d 00        		.string	""
 3182 019e 7E00      		.string	"~"
 3183 01a0 00        		.string	""
 3184 01a1 00        		.string	""
 3185 01a2 00        		.string	""
 3186 01a3 00        		.string	""
 3187 01a4 00        		.string	""
 3188 01a5 00        		.string	""
 3189 01a6 00        		.string	""
 3190 01a7 00        		.string	""
 3191 01a8 4030 0806 		.string	"@0\b\006\b0@"
 3191      0830 4000 
 3192 01b0 00        		.string	""
 3193 01b1 00        		.string	""
 3194 01b2 00        		.string	""
 3195 01b3 7C42 0204 		.string	"|B\002\004\b\020\020"
 3195      0810 1000 
 3196 01bb 1010 00   		.string	"\020\020"
 3197 01be 00        		.string	""
 3198 01bf 00        		.string	""
 3199 01c0 00        		.string	""
 3200 01c1 3C62 4E92 		.string	"<bN\222\222\222\226\333D<"
 3200      9292 96DB 
 3200      443C 00
 3201 01cc 00        		.string	""
 3202 01cd 00        		.string	""
 3203 01ce 00        		.string	""
 3204 01cf 00        		.string	""
 3205 01d0 0818 1424 		.string	"\b\030\024$$B~B\201"
 3205      2442 7E42 
 3205      8100 
 3206 01da 00        		.string	""
 3207 01db 00        		.string	""
 3208 01dc 00        		.string	""
 3209 01dd 00        		.string	""
 3210 01de 7C42 4244 		.string	"|BBDxDBB|"
 3210      7844 4242 
 3210      7C00 
 3211 01e8 00        		.string	""
 3212 01e9 00        		.string	""
 3213 01ea 00        		.string	""
 3214 01eb 00        		.string	""
 3215 01ec 3E40 8080 		.string	">@\200\200\200\200\200@>"
 3215      8080 8040 
 3215      3E00 
 3216 01f6 00        		.string	""
 3217 01f7 00        		.string	""
 3218 01f8 00        		.string	""
 3219 01f9 00        		.string	""
 3220 01fa F884 8282 		.string	"\370\204\202\202\202\202\202\204\370"
 3220      8282 8284 
 3220      F800 
 3221 0204 00        		.string	""
 3222 0205 00        		.string	""
 3223 0206 00        		.string	""
 3224 0207 00        		.string	""
 3225 0208 7E40 4040 		.string	"~@@@|@@@~"
 3225      7C40 4040 
 3225      7E00 
 3226 0212 00        		.string	""
 3227 0213 00        		.string	""
 3228 0214 00        		.string	""
 3229 0215 00        		.string	""
 3230 0216 7E40 4040 		.string	"~@@@|@@@@"
 3230      7C40 4040 
 3230      4000 
 3231 0220 00        		.string	""
 3232 0221 00        		.string	""
 3233 0222 00        		.string	""
 3234 0223 00        		.string	""
 3235 0224 3E40 8080 		.string	">@\200\200\200\216\202B>"
 3235      808E 8242 
 3235      3E00 
 3236 022e 00        		.string	""
 3237 022f 00        		.string	""
 3238 0230 00        		.string	""
 3239 0231 00        		.string	""
 3240 0232 4242 4242 		.string	"BBBB~BBBB"
 3240      7E42 4242 
 3240      4200 
 3241 023c 00        		.string	""
 3242 023d 00        		.string	""
 3243 023e 00        		.string	""
 3244 023f 00        		.string	""
 3245 0240 7C10 1010 		.string	"|\020\020\020\020\020\020\020|"
 3245      1010 1010 
 3245      7C00 
 3246 024a 00        		.string	""
 3247 024b 00        		.string	""
 3248 024c 00        		.string	""
 3249 024d 00        		.string	""
 3250 024e 3C04 0404 		.string	"<\004\004\004\004\004\004\004x"
 3250      0404 0404 
 3250      7800 
 3251 0258 00        		.string	""
 3252 0259 00        		.string	""
 3253 025a 00        		.string	""
 3254 025b 00        		.string	""
 3255 025c 4244 4850 		.string	"BDHP`PHDB"
 3255      6050 4844 
 3255      4200 
 3256 0266 00        		.string	""
 3257 0267 00        		.string	""
 3258 0268 00        		.string	""
 3259 0269 00        		.string	""
 3260 026a 4040 4040 		.string	"@@@@@@@@~"
 3260      4040 4040 
 3260      7E00 
 3261 0274 00        		.string	""
 3262 0275 00        		.string	""
 3263 0276 00        		.string	""
 3264 0277 00        		.string	""
 3265 0278 C6C6 C6AA 		.string	"\306\306\306\252\252\252\222\202\202"
 3265      AAAA 9282 
 3265      8200 
 3266 0282 00        		.string	""
 3267 0283 00        		.string	""
 3268 0284 00        		.string	""
 3269 0285 00        		.string	""
 3270 0286 4262 6252 		.string	"BbbRRJJFB"
 3270      524A 4A46 
 3270      4200 
 3271 0290 00        		.string	""
 3272 0291 00        		.string	""
 3273 0292 00        		.string	""
 3274 0293 00        		.string	""
 3275 0294 3844 8282 		.string	"8D\202\202\202\202\202D8"
 3275      8282 8244 
 3275      3800 
 3276 029e 00        		.string	""
 3277 029f 00        		.string	""
 3278 02a0 00        		.string	""
 3279 02a1 00        		.string	""
 3280 02a2 7C42 4242 		.string	"|BBBFx@@@"
 3280      4678 4040 
 3280      4000 
 3281 02ac 00        		.string	""
 3282 02ad 00        		.string	""
 3283 02ae 00        		.string	""
 3284 02af 00        		.string	""
 3285 02b0 3844 8282 		.string	"8D\202\202\202\202\202D8\006\003"
 3285      8282 8244 
 3285      3806 0300 
 3286 02bc 00        		.string	""
 3287 02bd 00        		.string	""
 3288 02be 7844 4444 		.string	"xDDDxHLDB"
 3288      7848 4C44 
 3288      4200 
 3289 02c8 00        		.string	""
 3290 02c9 00        		.string	""
 3291 02ca 00        		.string	""
 3292 02cb 00        		.string	""
 3293 02cc 3E40 4060 		.string	">@@`\030\006\002\002|"
 3293      1806 0202 
 3293      7C00 
 3294 02d6 00        		.string	""
 3295 02d7 00        		.string	""
 3296 02d8 00        		.string	""
 3297 02d9 00        		.string	""
 3298 02da FE10 1010 		.string	"\376\020\020\020\020\020\020\020\020"
 3298      1010 1010 
 3298      1000 
 3299 02e4 00        		.string	""
 3300 02e5 00        		.string	""
 3301 02e6 00        		.string	""
 3302 02e7 00        		.string	""
 3303 02e8 4242 4242 		.string	"BBBBBBBB<"
 3303      4242 4242 
 3303      3C00 
 3304 02f2 00        		.string	""
 3305 02f3 00        		.string	""
 3306 02f4 00        		.string	""
 3307 02f5 00        		.string	""
 3308 02f6 8142 4244 		.string	"\201BBD$((\020\020"
 3308      2428 2810 
 3308      1000 
 3309 0300 00        		.string	""
 3310 0301 00        		.string	""
 3311 0302 00        		.string	""
 3312 0303 00        		.string	""
 3313 0304 8181 939A 		.string	"\201\201\223\232ZZff$"
 3313      5A5A 6666 
 3313      2400 
 3314 030e 00        		.string	""
 3315 030f 00        		.string	""
 3316 0310 00        		.string	""
 3317 0311 00        		.string	""
 3318 0312 8142 2418 		.string	"\201B$\030\030\030$B\201"
 3318      1818 2442 
 3318      8100 
 3319 031c 00        		.string	""
 3320 031d 00        		.string	""
 3321 031e 00        		.string	""
 3322 031f 00        		.string	""
 3323 0320 8142 4428 		.string	"\201BD(\030\020\020\020\020"
 3323      1810 1010 
 3323      1000 
 3324 032a 00        		.string	""
 3325 032b 00        		.string	""
 3326 032c 00        		.string	""
 3327 032d 00        		.string	""
 3328 032e FE02 0408 		.string	"\376\002\004\b\020 @\200\376"
 3328      1020 4080 
 3328      FE00 
 3329 0338 00        		.string	""
 3330 0339 00        		.string	""
 3331 033a 1E10 1010 		.string	"\036\020\020\020\020\020\020\020\020\020\020\020\036"
 3331      1010 1010 
 3331      1010 1010 
 3331      1E00 
 3332 0348 4020 2020 		.string	"@   \020\020\030\b\b\004\004\004\002"
 3332      1010 1808 
 3332      0804 0404 
 3332      0200 
 3333 0356 7808 0808 		.string	"x\b\b\b\b\b\b\b\b\b\b\bx"
 3333      0808 0808 
 3333      0808 0808 
 3333      7800 
 3334 0364 00        		.string	""
 3335 0365 0808 1814 		.string	"\b\b\030\024\024$\"B"
 3335      1424 2242 
 3335      00
 3336 036e 00        		.string	""
 3337 036f 00        		.string	""
 3338 0370 00        		.string	""
 3339 0371 00        		.string	""
 3340 0372 00        		.string	""
 3341 0373 00        		.string	""
 3342 0374 00        		.string	""
 3343 0375 00        		.string	""
 3344 0376 00        		.string	""
 3345 0377 00        		.string	""
 3346 0378 00        		.string	""
 3347 0379 00        		.string	""
 3348 037a 00        		.string	""
 3349 037b 00        		.string	""
 3350 037c 00        		.string	""
 3351 037d FF00      		.string	"\377"
 3352 037f 00        		.string	""
 3353 0380 0804 00   		.string	"\b\004"
 3354 0383 00        		.string	""
 3355 0384 00        		.string	""
 3356 0385 00        		.string	""
 3357 0386 00        		.string	""
 3358 0387 00        		.string	""
 3359 0388 00        		.string	""
 3360 0389 00        		.string	""
 3361 038a 00        		.string	""
 3362 038b 00        		.string	""
 3363 038c 00        		.string	""
 3364 038d 00        		.string	""
 3365 038e 00        		.string	""
 3366 038f 00        		.string	""
 3367 0390 00        		.string	""
 3368 0391 00        		.string	""
 3369 0392 3C02 023E 		.string	"<\002\002>BB?"
 3369      4242 3F00 
 3370 039a 00        		.string	""
 3371 039b 00        		.string	""
 3372 039c 4040 4040 		.string	"@@@@\\bBBBb\\"
 3372      5C62 4242 
 3372      4262 5C00 
 3373 03a8 00        		.string	""
 3374 03a9 00        		.string	""
 3375 03aa 00        		.string	""
 3376 03ab 00        		.string	""
 3377 03ac 00        		.string	""
 3378 03ad 00        		.string	""
 3379 03ae 1E20 4040 		.string	"\036 @@@ \036"
 3379      4020 1E00 
 3380 03b6 00        		.string	""
 3381 03b7 00        		.string	""
 3382 03b8 0202 0202 		.string	"\002\002\002\002:FBBBF:"
 3382      3A46 4242 
 3382      4246 3A00 
 3383 03c4 00        		.string	""
 3384 03c5 00        		.string	""
 3385 03c6 00        		.string	""
 3386 03c7 00        		.string	""
 3387 03c8 00        		.string	""
 3388 03c9 00        		.string	""
 3389 03ca 3C22 427E 		.string	"<\"B~@@>"
 3389      4040 3E00 
 3390 03d2 00        		.string	""
 3391 03d3 00        		.string	""
 3392 03d4 0E10 1010 		.string	"\016\020\020\020~\020\020\020\020\020\020"
 3392      7E10 1010 
 3392      1010 1000 
 3393 03e0 00        		.string	""
 3394 03e1 00        		.string	""
 3395 03e2 00        		.string	""
 3396 03e3 00        		.string	""
 3397 03e4 00        		.string	""
 3398 03e5 00        		.string	""
 3399 03e6 3E46 4242 		.string	">FBBBF:\002\002<@@@@\\bBBBBB"
 3399      4246 3A02 
 3399      023C 4040 
 3399      4040 5C62 
 3399      4242 4242 
 3400 03fc 00        		.string	""
 3401 03fd 00        		.string	""
 3402 03fe 1818 00   		.string	"\030\030"
 3403 0401 00        		.string	""
 3404 0402 7808 0808 		.string	"x\b\b\b\b\b\b"
 3404      0808 0800 
 3405 040a 00        		.string	""
 3406 040b 00        		.string	""
 3407 040c 0C0C 00   		.string	"\f\f"
 3408 040f 00        		.string	""
 3409 0410 3C04 0404 		.string	"<\004\004\004\004\004\004\004\004x@@@@DHP`XDB"
 3409      0404 0404 
 3409      0478 4040 
 3409      4040 4448 
 3409      5060 5844 
 3410 0426 00        		.string	""
 3411 0427 00        		.string	""
 3412 0428 7808 0808 		.string	"x\b\b\b\b\b\b\b\b\b\b"
 3412      0808 0808 
 3412      0808 0800 
 3413 0434 00        		.string	""
 3414 0435 00        		.string	""
 3415 0436 00        		.string	""
 3416 0437 00        		.string	""
 3417 0438 00        		.string	""
 3418 0439 00        		.string	""
 3419 043a B6DA 9292 		.string	"\266\332\222\222\222\222\222"
 3419      9292 9200 
 3420 0442 00        		.string	""
 3421 0443 00        		.string	""
 3422 0444 00        		.string	""
 3423 0445 00        		.string	""
 3424 0446 00        		.string	""
 3425 0447 00        		.string	""
 3426 0448 5C62 4242 		.string	"\\bBBBBB"
 3426      4242 4200 
 3427 0450 00        		.string	""
 3428 0451 00        		.string	""
 3429 0452 00        		.string	""
 3430 0453 00        		.string	""
 3431 0454 00        		.string	""
 3432 0455 00        		.string	""
 3433 0456 3844 8282 		.string	"8D\202\202\202D8"
 3433      8244 3800 
 3434 045e 00        		.string	""
 3435 045f 00        		.string	""
 3436 0460 00        		.string	""
 3437 0461 00        		.string	""
 3438 0462 00        		.string	""
 3439 0463 00        		.string	""
 3440 0464 5C62 4242 		.string	"\\bBBBb\\@@@"
 3440      4262 5C40 
 3440      4040 00
 3441 046f 00        		.string	""
 3442 0470 00        		.string	""
 3443 0471 00        		.string	""
 3444 0472 3A46 4242 		.string	":FBBBF:\002\002\002"
 3444      4246 3A02 
 3444      0202 00
 3445 047d 00        		.string	""
 3446 047e 00        		.string	""
 3447 047f 00        		.string	""
 3448 0480 5C64 4040 		.string	"\\d@@@@@"
 3448      4040 4000 
 3449 0488 00        		.string	""
 3450 0489 00        		.string	""
 3451 048a 00        		.string	""
 3452 048b 00        		.string	""
 3453 048c 00        		.string	""
 3454 048d 00        		.string	""
 3455 048e 3C40 6018 		.string	"<@`\030\004\004x"
 3455      0404 7800 
 3456 0496 00        		.string	""
 3457 0497 00        		.string	""
 3458 0498 00        		.string	""
 3459 0499 00        		.string	""
 3460 049a 2020 FE20 		.string	"  \376     \036"
 3460      2020 2020 
 3460      1E00 
 3461 04a4 00        		.string	""
 3462 04a5 00        		.string	""
 3463 04a6 00        		.string	""
 3464 04a7 00        		.string	""
 3465 04a8 00        		.string	""
 3466 04a9 00        		.string	""
 3467 04aa 4242 4242 		.string	"BBBBBF:"
 3467      4246 3A00 
 3468 04b2 00        		.string	""
 3469 04b3 00        		.string	""
 3470 04b4 00        		.string	""
 3471 04b5 00        		.string	""
 3472 04b6 00        		.string	""
 3473 04b7 00        		.string	""
 3474 04b8 8142 4244 		.string	"\201BBD((\020"
 3474      2828 1000 
 3475 04c0 00        		.string	""
 3476 04c1 00        		.string	""
 3477 04c2 00        		.string	""
 3478 04c3 00        		.string	""
 3479 04c4 00        		.string	""
 3480 04c5 00        		.string	""
 3481 04c6 8189 5A5A 		.string	"\201\211ZZf$$"
 3481      6624 2400 
 3482 04ce 00        		.string	""
 3483 04cf 00        		.string	""
 3484 04d0 00        		.string	""
 3485 04d1 00        		.string	""
 3486 04d2 00        		.string	""
 3487 04d3 00        		.string	""
 3488 04d4 4224 1818 		.string	"B$\030\030\030$B"
 3488      1824 4200 
 3489 04dc 00        		.string	""
 3490 04dd 00        		.string	""
 3491 04de 00        		.string	""
 3492 04df 00        		.string	""
 3493 04e0 00        		.string	""
 3494 04e1 00        		.string	""
 3495 04e2 8142 4224 		.string	"\201BB$$\030\030\0200\340"
 3495      2418 1810 
 3495      30E0 00
 3496 04ed 00        		.string	""
 3497 04ee 00        		.string	""
 3498 04ef 00        		.string	""
 3499 04f0 FE04 0810 		.string	"\376\004\b\020 @\376"
 3499      2040 FE00 
 3500 04f8 00        		.string	""
 3501 04f9 00        		.string	""
 3502               	.global	font8
 3505               	font8:
 3506 04fa 00        		.string	""
 3507 04fb 00        		.string	""
 3508 04fc 00        		.string	""
 3509 04fd 00        		.string	""
 3510 04fe 00        		.string	""
 3511 04ff 00        		.string	""
 3512 0500 00        		.string	""
 3513 0501 00        		.string	""
 3514 0502 3078 7830 		.string	"0xx00"
 3514      3000 
 3515 0508 3000      		.string	"0"
 3516 050a 6C6C 6C00 		.string	"lll"
 3517 050e 00        		.string	""
 3518 050f 00        		.string	""
 3519 0510 00        		.string	""
 3520 0511 00        		.string	""
 3521 0512 6C6C FE6C 		.string	"ll\376l\376ll"
 3521      FE6C 6C00 
 3522 051a 307C C078 		.string	"0|\300x\f\3700"
 3522      0CF8 3000 
 3523 0522 00        		.string	""
 3524 0523 C6CC 1830 		.string	"\306\314\0300f\306"
 3524      66C6 00
 3525 052a 386C 3876 		.string	"8l8v\334\314v"
 3525      DCCC 7600 
 3526 0532 6060 C000 		.string	"``\300"
 3527 0536 00        		.string	""
 3528 0537 00        		.string	""
 3529 0538 00        		.string	""
 3530 0539 00        		.string	""
 3531 053a 1830 6060 		.string	"\0300```0\030"
 3531      6030 1800 
 3532 0542 6030 1818 		.string	"`0\030\030\0300`"
 3532      1830 6000 
 3533 054a 00        		.string	""
 3534 054b 663C FF3C 		.string	"f<\377<f"
 3534      6600 
 3535 0551 00        		.string	""
 3536 0552 00        		.string	""
 3537 0553 3030 FC30 		.string	"00\37400"
 3537      3000 
 3538 0559 00        		.string	""
 3539 055a 00        		.string	""
 3540 055b 00        		.string	""
 3541 055c 00        		.string	""
 3542 055d 00        		.string	""
 3543 055e 00        		.string	""
 3544 055f 7030 6000 		.string	"p0`"
 3545 0563 00        		.string	""
 3546 0564 00        		.string	""
 3547 0565 FC00      		.string	"\374"
 3548 0567 00        		.string	""
 3549 0568 00        		.string	""
 3550 0569 00        		.string	""
 3551 056a 00        		.string	""
 3552 056b 00        		.string	""
 3553 056c 00        		.string	""
 3554 056d 00        		.string	""
 3555 056e 00        		.string	""
 3556 056f 3030 00   		.string	"00"
 3557 0572 060C 1830 		.string	"\006\f\0300`\300\200"
 3557      60C0 8000 
 3558 057a 78CC DCFC 		.string	"x\314\334\374\354\314x"
 3558      ECCC 7800 
 3559 0582 30F0 3030 		.string	"0\3600000\374"
 3559      3030 FC00 
 3560 058a 78CC 0C38 		.string	"x\314\f8`\314\374"
 3560      60CC FC00 
 3561 0592 78CC 0C38 		.string	"x\314\f8\f\314x"
 3561      0CCC 7800 
 3562 059a 1C3C 6CCC 		.string	"\034<l\314\376\f\f"
 3562      FE0C 0C00 
 3563 05a2 FCC0 F80C 		.string	"\374\300\370\f\f\314x"
 3563      0CCC 7800 
 3564 05aa 3860 C0F8 		.string	"8`\300\370\314\314x"
 3564      CCCC 7800 
 3565 05b2 FCCC 0C18 		.string	"\374\314\f\0300``"
 3565      3060 6000 
 3566 05ba 78CC CC78 		.string	"x\314\314x\314\314x"
 3566      CCCC 7800 
 3567 05c2 78CC CC7C 		.string	"x\314\314|\f\030p"
 3567      0C18 7000 
 3568 05ca 00        		.string	""
 3569 05cb 00        		.string	""
 3570 05cc 3030 00   		.string	"00"
 3571 05cf 3030 00   		.string	"00"
 3572 05d2 00        		.string	""
 3573 05d3 00        		.string	""
 3574 05d4 3030 00   		.string	"00"
 3575 05d7 7030 6018 		.string	"p0`\0300`\300`0\030"
 3575      3060 C060 
 3575      3018 00
 3576 05e2 00        		.string	""
 3577 05e3 00        		.string	""
 3578 05e4 FC00      		.string	"\374"
 3579 05e6 FC00      		.string	"\374"
 3580 05e8 00        		.string	""
 3581 05e9 00        		.string	""
 3582 05ea 6030 180C 		.string	"`0\030\f\0300`"
 3582      1830 6000 
 3583 05f2 78CC 0C18 		.string	"x\314\f\0300"
 3583      3000 
 3584 05f8 3000      		.string	"0"
 3585 05fa 7CC6 DEDE 		.string	"|\306\336\336\336\300x"
 3585      DEC0 7800 
 3586 0602 3078 CCCC 		.string	"0x\314\314\374\314\314"
 3586      FCCC CC00 
 3587 060a FC66 667C 		.string	"\374ff|ff\374"
 3587      6666 FC00 
 3588 0612 3C66 C0C0 		.string	"<f\300\300\300f<"
 3588      C066 3C00 
 3589 061a FC6C 6666 		.string	"\374lfffl\374"
 3589      666C FC00 
 3590 0622 FE62 6878 		.string	"\376bhxhb\376"
 3590      6862 FE00 
 3591 062a FE62 6878 		.string	"\376bhxh`\360"
 3591      6860 F000 
 3592 0632 3C66 C0C0 		.string	"<f\300\300\316f>"
 3592      CE66 3E00 
 3593 063a CCCC CCFC 		.string	"\314\314\314\374\314\314\314"
 3593      CCCC CC00 
 3594 0642 7830 3030 		.string	"x00000x"
 3594      3030 7800 
 3595 064a 1E0C 0C0C 		.string	"\036\f\f\f\314\314x"
 3595      CCCC 7800 
 3596 0652 E666 6C78 		.string	"\346flxlf\346"
 3596      6C66 E600 
 3597 065a F060 6060 		.string	"\360```bf\376"
 3597      6266 FE00 
 3598 0662 C6EE FED6 		.string	"\306\356\376\326\306\306\306"
 3598      C6C6 C600 
 3599 066a C6E6 F6DE 		.string	"\306\346\366\336\316\306\306"
 3599      CEC6 C600 
 3600 0672 386C C6C6 		.string	"8l\306\306\306l8"
 3600      C66C 3800 
 3601 067a FC66 667C 		.string	"\374ff|``\360"
 3601      6060 F000 
 3602 0682 78CC CCCC 		.string	"x\314\314\314\334x\034"
 3602      DC78 1C00 
 3603 068a FC66 667C 		.string	"\374ff|xl\346"
 3603      786C E600 
 3604 0692 78CC E038 		.string	"x\314\3408\034\314x"
 3604      1CCC 7800 
 3605 069a FCB4 3030 		.string	"\374\2640000x"
 3605      3030 7800 
 3606 06a2 CCCC CCCC 		.string	"\314\314\314\314\314\314\374"
 3606      CCCC FC00 
 3607 06aa CCCC CCCC 		.string	"\314\314\314\314\314x0"
 3607      CC78 3000 
 3608 06b2 C6C6 C6D6 		.string	"\306\306\306\326\376\356\306"
 3608      FEEE C600 
 3609 06ba C6C6 6C38 		.string	"\306\306l8l\306\306"
 3609      6CC6 C600 
 3610 06c2 CCCC CC78 		.string	"\314\314\314x00x"
 3610      3030 7800 
 3611 06ca FECC 9830 		.string	"\376\314\2300b\306\376"
 3611      62C6 FE00 
 3612 06d2 7860 6060 		.string	"x`````x"
 3612      6060 7800 
 3613 06da C060 3018 		.string	"\300`0\030\f\006\002"
 3613      0C06 0200 
 3614 06e2 7818 1818 		.string	"x\030\030\030\030\030x"
 3614      1818 7800 
 3615 06ea 1038 6CC6 		.string	"\0208l\306"
 3615      00
 3616 06ef 00        		.string	""
 3617 06f0 00        		.string	""
 3618 06f1 00        		.string	""
 3619 06f2 00        		.string	""
 3620 06f3 00        		.string	""
 3621 06f4 00        		.string	""
 3622 06f5 00        		.string	""
 3623 06f6 00        		.string	""
 3624 06f7 00        		.string	""
 3625 06f8 00        		.string	""
 3626 06f9 FF30 3018 		.string	"\37700\030"
 3626      00
 3627 06fe 00        		.string	""
 3628 06ff 00        		.string	""
 3629 0700 00        		.string	""
 3630 0701 00        		.string	""
 3631 0702 00        		.string	""
 3632 0703 00        		.string	""
 3633 0704 780C 7CCC 		.string	"x\f|\314v"
 3633      7600 
 3634 070a E060 7C66 		.string	"\340`|fff\274"
 3634      6666 BC00 
 3635 0712 00        		.string	""
 3636 0713 00        		.string	""
 3637 0714 78CC C0CC 		.string	"x\314\300\314x"
 3637      7800 
 3638 071a 1C0C 0C7C 		.string	"\034\f\f|\314\314v"
 3638      CCCC 7600 
 3639 0722 00        		.string	""
 3640 0723 00        		.string	""
 3641 0724 78CC FCC0 		.string	"x\314\374\300x"
 3641      7800 
 3642 072a 386C 60F0 		.string	"8l`\360``\360"
 3642      6060 F000 
 3643 0732 00        		.string	""
 3644 0733 00        		.string	""
 3645 0734 76CC CC7C 		.string	"v\314\314|\f\370\340`lvff\346"
 3645      0CF8 E060 
 3645      6C76 6666 
 3645      E600 
 3646 0742 3000      		.string	"0"
 3647 0744 7030 3030 		.string	"p000x"
 3647      7800 
 3648 074a 1800      		.string	"\030"
 3649 074c 7818 1818 		.string	"x\030\030\030\330p\340`flxl\346"
 3649      D870 E060 
 3649      666C 786C 
 3649      E600 
 3650 075a 7030 3030 		.string	"p00000x"
 3650      3030 7800 
 3651 0762 00        		.string	""
 3652 0763 00        		.string	""
 3653 0764 ECFE D6C6 		.string	"\354\376\326\306\306"
 3653      C600 
 3654 076a 00        		.string	""
 3655 076b 00        		.string	""
 3656 076c F8CC CCCC 		.string	"\370\314\314\314\314"
 3656      CC00 
 3657 0772 00        		.string	""
 3658 0773 00        		.string	""
 3659 0774 78CC CCCC 		.string	"x\314\314\314x"
 3659      7800 
 3660 077a 00        		.string	""
 3661 077b 00        		.string	""
 3662 077c DC66 667C 		.string	"\334ff|`\360"
 3662      60F0 00
 3663 0783 00        		.string	""
 3664 0784 76CC CC7C 		.string	"v\314\314|\f\036"
 3664      0C1E 00
 3665 078b 00        		.string	""
 3666 078c D86C 6C60 		.string	"\330ll`\360"
 3666      F000 
 3667 0792 00        		.string	""
 3668 0793 00        		.string	""
 3669 0794 7CC0 780C 		.string	"|\300x\f\370"
 3669      F800 
 3670 079a 1030 7C30 		.string	"\0200|004\030"
 3670      3034 1800 
 3671 07a2 00        		.string	""
 3672 07a3 00        		.string	""
 3673 07a4 CCCC CCCC 		.string	"\314\314\314\314v"
 3673      7600 
 3674 07aa 00        		.string	""
 3675 07ab 00        		.string	""
 3676 07ac CCCC CC78 		.string	"\314\314\314x0"
 3676      3000 
 3677 07b2 00        		.string	""
 3678 07b3 00        		.string	""
 3679 07b4 C6C6 D6FE 		.string	"\306\306\326\376l"
 3679      6C00 
 3680 07ba 00        		.string	""
 3681 07bb 00        		.string	""
 3682 07bc C66C 386C 		.string	"\306l8l\306"
 3682      C600 
 3683 07c2 00        		.string	""
 3684 07c3 00        		.string	""
 3685 07c4 CCCC CC7C 		.string	"\314\314\314|\f\370"
 3685      0CF8 00
 3686 07cb 00        		.string	""
 3687 07cc FC98 3064 		.string	"\374\2300d\374"
 3687      FC00 
 3688               	.global	pic
 3691               	pic:
 3692 07d2 00        		.string	""
 3693 07d3 00        		.string	""
 3694 07d4 00        		.string	""
 3695 07d5 00        		.string	""
 3696 07d6 00        		.string	""
 3697 07d7 C000      		.string	"\300"
 3698 07d9 E000      		.string	"\340"
 3699 07db F000      		.string	"\360"
 3700 07dd FC00      		.string	"\374"
 3701 07df 00        		.string	""
 3702 07e0 00        		.string	""
 3703 07e1 00        		.string	""
 3704 07e2 0406 1212 		.string	"\004\006\022\022\376\354"
 3704      FEEC 00
 3705 07e9 F8FC 0602 		.string	"\370\374\006\002\"\346\344"
 3705      22E6 E400 
 3706 07f1 00        		.string	""
 3707 07f2 00        		.string	""
 3708 07f3 F090 9C04 		.string	"\360\220\234\004\364\004\364\364\004\364\364\004\004\374"
 3708      F404 F4F4 
 3708      04F4 F404 
 3708      04FC 00
 3709 0802 00        		.string	""
 3710 0803 00        		.string	""
 3711 0804 00        		.string	""
 3712 0805 0300      		.string	"\003"
 3713 0807 0300      		.string	"\003"
 3714 0809 0300      		.string	"\003"
 3715 080b 0300      		.string	"\003"
 3716 080d 0300      		.string	"\003"
 3717 080f 00        		.string	""
 3718 0810 00        		.string	""
 3719 0811 00        		.string	""
 3720 0812 0103 0202 		.string	"\001\003\002\002\003\001"
 3720      0301 00
 3721 0819 00        		.string	""
 3722 081a 0103 0202 		.string	"\001\003\002\002\003\001"
 3722      0301 00
 3723 0821 00        		.string	""
 3724 0822 00        		.string	""
 3725 0823 00        		.string	""
 3726 0824 00        		.string	""
 3727 0825 0302 0202 		.string	"\003\002\002\002\002\002\002\002\002\002\002\003"
 3727      0202 0202 
 3727      0202 0203 
 3727      00
 3728 0832 00        		.string	""
 3729 0833 00        		.string	""
 3730 0834 0C06 FFFF 		.string	"\f\006\377\377"
 3730      00
 3731 0839 00        		.string	""
 3732 083a 00        		.string	""
 3733 083b 0C06 FFFF 		.string	"\f\006\377\377"
 3733      00
 3734 0840 00        		.string	""
 3735 0841 00        		.string	""
 3736 0842 1818 00   		.string	"\030\030"
 3737 0845 FEFF 0101 		.string	"\376\377\001\001\377\376"
 3737      FFFE 00
 3738 084c 1C1F 0B09 		.string	"\034\037\013\t\371\361"
 3738      F9F1 00
 3739 0853 F848 4878 		.string	"\370HHx"
 3739      00
 3740 0858 F830 C000 		.string	"\3700\300"
 3741 085c C030 F800 		.string	"\3000\370"
 3742 0860 00        		.string	""
 3743 0861 00        		.string	""
 3744 0862 00        		.string	""
 3745 0863 00        		.string	""
 3746 0864 C020 2323 		.string	"\300 ## @"
 3746      2040 00
 3747 086b 00        		.string	""
 3748 086c 8083 8300 		.string	"\200\203\203"
 3749 0870 80E0 8303 		.string	"\200\340\203\003\200\001\003\002\202\003\201"
 3749      8001 0302 
 3749      8203 8100 
 3750 087c 8103 0282 		.string	"\201\003\002\202\203\001\340\003"
 3750      8301 E003 
 3750      00
 3751 0885 8080 8003 		.string	"\200\200\200\003"
 3751      00
 3752 088a 8102 0100 		.string	"\201\002\001"
 3753 088e 8300      		.string	"\203"
 3754 0890 00        		.string	""
 3755 0891 00        		.string	""
 3756 0892 00        		.string	""
 3757 0893 00        		.string	""
 3758 0894 0811 1112 		.string	"\b\021\021\022\022\f"
 3758      120C 00
 3759 089b 0D12 120A 		.string	"\r\022\022\n\037"
 3759      1F00 
 3760 08a1 1F10 00   		.string	"\037\020"
 3761 08a4 0F10 1008 		.string	"\017\020\020\b\037"
 3761      1F00 
 3762 08aa 1F01 00   		.string	"\037\001"
 3763 08ad 00        		.string	""
 3764 08ae 0F10 1009 		.string	"\017\020\020\t\037"
 3764      1F00 
 3765 08b4 0D12 120A 		.string	"\r\022\022\n\037"
 3765      1F00 
 3766 08ba 0146 3806 		.string	"\001F8\006\001"
 3766      0100 
 3767 08c0 00        		.string	""
 3768 08c1 00        		.string	""
 3769 08c2 F804 0404 		.string	"\370\004\004\004\210"
 3769      8800 
 3770 08c8 FC10 10E0 		.string	"\374\020\020\340"
 3770      00
 3771 08cd F400      		.string	"\364"
 3772 08cf F010 10E0 		.string	"\360\020\020\340"
 3772      00
 3773 08d4 9050 50F0 		.string	"\220PP\360"
 3773      00
 3774 08d9 FC18 E000 		.string	"\374\030\340"
 3775 08dd E018 FCE0 		.string	"\340\030\374\340\020\020\340"
 3775      1010 E000 
 3776 08e5 FC10 10E0 		.string	"\374\020\020\340"
 3776      00
 3777 08ea F400      		.string	"\364"
 3778 08ec FC00      		.string	"\374"
 3779 08ee E050 5060 		.string	"\340PP`"
 3779      00
 3780 08f3 0101 01C0 		.string	"\001\001\001\300"
 3780      00
 3781 08f8 0100      		.string	"\001"
 3782 08fa 00        		.string	""
 3783 08fb 0100      		.string	"\001"
 3784 08fd 0100      		.string	"\001"
 3785 08ff 0100      		.string	"\001"
 3786 0901 00        		.string	""
 3787 0902 0100      		.string	"\001"
 3788 0904 8141 4141 		.string	"\201AAA\200\001"
 3788      8001 00
 3789 090b 00        		.string	""
 3790 090c 8140 4041 		.string	"\201@@A\200\001\201@@A\201\001"
 3790      8001 8140 
 3790      4041 8101 
 3790      00
 3791 0919 80C1 00   		.string	"\200\301"
 3792 091c 8140 4041 		.string	"\201@@A\201\001"
 3792      8101 00
 3793 0923 1820 201F 		.string	"\030  \037"
 3793      00
 3794 0928 1A25 2515 		.string	"\032%%\025>"
 3794      3E00 
 3795 092e 3F01 0101 		.string	"?\001\001\001>"
 3795      3E00 
 3796 0934 1D22 2222 		.string	"\035\"\"\"\035"
 3796      1D00 
 3797 093a 00        		.string	""
 3798 093b 00        		.string	""
 3799 093c 2030 2824 		.string	" 0($#"
 3799      2300 
 3800 0942 1F20 2020 		.string	"\037   \037"
 3800      1F00 
 3801 0948 0100      		.string	"\001"
 3802 094a 3F00      		.string	"?"
 3803 094c 1D22 2222 		.string	"\035\"\"\"\035"
 3803      1D00 
 3804               		.text
 3805               	.Letext0:
 3806               		.file 4 "/usr/avr/include/stdint.h"
 3807               		.file 5 "fonts.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccBt4zu4.s:2      *ABS*:000000000000003e __SP_H__
     /tmp/ccBt4zu4.s:3      *ABS*:000000000000003d __SP_L__
     /tmp/ccBt4zu4.s:4      *ABS*:000000000000003f __SREG__
     /tmp/ccBt4zu4.s:5      *ABS*:0000000000000000 __tmp_reg__
     /tmp/ccBt4zu4.s:6      *ABS*:0000000000000001 __zero_reg__
     /tmp/ccBt4zu4.s:12     .text:0000000000000000 SPI_MasterInit
     /tmp/ccBt4zu4.s:33     .text:0000000000000006 SPI_MasterTransmit
     /tmp/ccBt4zu4.s:60     .text:0000000000000010 send_data
     /tmp/ccBt4zu4.s:103    .text:0000000000000020 send_command
     /tmp/ccBt4zu4.s:146    .text:0000000000000030 Set_Page_Address
     /tmp/ccBt4zu4.s:203    .text:0000000000000042 Set_Column_Address
     /tmp/ccBt4zu4.s:302    .text:000000000000006c Set_Contrast_Control_Register
     /tmp/ccBt4zu4.s:391    .text:000000000000008c Display_Picture
     /tmp/ccBt4zu4.s:638    .text:00000000000000f0 Display_Clear
     /tmp/ccBt4zu4.s:868    .text:0000000000000140 Char_Position
     /tmp/ccBt4zu4.s:1040   .text:0000000000000184 Display_Init
     /tmp/ccBt4zu4.s:1959   .text:0000000000000308 Write_Char
     /tmp/ccBt4zu4.s:3003   .progmem.data:0000000000000000 font14
     /tmp/ccBt4zu4.s:3505   .progmem.data:00000000000004fa font8
     /tmp/ccBt4zu4.s:2085   .text:000000000000034c Write_String
     /tmp/ccBt4zu4.s:2620   .text.startup:0000000000000000 main
     /tmp/ccBt4zu4.s:2992   .bss:000000000000001a ms10
     /tmp/ccBt4zu4.s:2987   .bss:0000000000000019 ms100
     /tmp/ccBt4zu4.s:2982   .bss:0000000000000018 sec
     /tmp/ccBt4zu4.s:2977   .bss:0000000000000017 min
     /tmp/ccBt4zu4.s:2972   .bss:0000000000000016 entprell
     /tmp/ccBt4zu4.s:2967   .bss:0000000000000015 screentoggle
     /tmp/ccBt4zu4.s:2962   .bss:0000000000000014 toggle
     /tmp/ccBt4zu4.s:2997   .bss:000000000000001b state
     /tmp/ccBt4zu4.s:2843   .text:0000000000000468 __vector_11
                            *ABS*:0000000000000003 __gcc_isr.n_pushed.001
     /tmp/ccBt4zu4.s:2957   .bss:0000000000000000 buffer
     /tmp/ccBt4zu4.s:3691   .progmem.data:00000000000007d2 pic

UNDEFINED SYMBOLS
__do_copy_data
__do_clear_bss
