Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Jul 21 00:51:51 2018
| Host         : Acer-Aspire running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Galaga_timing_summary_routed.rpt -rpx Galaga_timing_summary_routed.rpx
| Design       : Galaga
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/bee1/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/bee1/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/bee10/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/bee10/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/bee11/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/bee11/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/bee12/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/bee12/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/bee13/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/bee13/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/bee14/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/bee14/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/bee15/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/bee15/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/bee16/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/bee16/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/bee17/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/bee17/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/bee18/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/bee18/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/bee19/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/bee19/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/bee2/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/bee2/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/bee20/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/bee20/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/bee3/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/bee3/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/bee4/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/bee4/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/bee5/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/bee5/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/bee6/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/bee6/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/bee7/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/bee7/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/bee8/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/bee8/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/bee9/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/bee9/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/boss1/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/boss1/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/boss2/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/boss2/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/boss3/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/boss3/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/boss4/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/boss4/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/butterfly1/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/butterfly1/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/butterfly10/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/butterfly10/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/butterfly11/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/butterfly11/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/butterfly12/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/butterfly12/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/butterfly13/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/butterfly13/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/butterfly14/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/butterfly14/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/butterfly15/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/butterfly15/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/butterfly16/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/butterfly16/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/butterfly2/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/butterfly2/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/butterfly3/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/butterfly3/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/butterfly4/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/butterfly4/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/butterfly5/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/butterfly5/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/butterfly6/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/butterfly6/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/butterfly7/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/butterfly7/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/butterfly8/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/butterfly8/timer_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: level_inst/butterfly9/timer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: level_inst/butterfly9/timer_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: level_inst/timer_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: menu_inst/buffer_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: player_inst/ship1/timer_reg[23]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 423 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.223       -0.764                      6                 5150        0.091        0.000                      0                 5150        2.000        0.000                       0                  2470  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
sys_clk_pin        {0.000 4.000}        8.000           125.000         
  Clk75MHz_unbuff  {0.000 6.667}        13.333          75.000          
  feedback         {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                          2.000        0.000                       0                     1  
  Clk75MHz_unbuff       -0.223       -0.764                      6                 5150        0.091        0.000                      0                 5150        6.167        0.000                       0                  2467  
  feedback                                                                                                                                                          38.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  CLKTree_inst/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  CLKTree_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  CLKTree_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  CLKTree_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  CLKTree_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  CLKTree_inst/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Clk75MHz_unbuff
  To Clock:  Clk75MHz_unbuff

Setup :            6  Failing Endpoints,  Worst Slack       -0.223ns,  Total Violation       -0.764ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.223ns  (required time - arrival time)
  Source:                 level_inst/dead_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            score_inst/hundret_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             Clk75MHz_unbuff
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (Clk75MHz_unbuff rise@13.333ns - Clk75MHz_unbuff rise@0.000ns)
  Data Path Delay:        12.822ns  (logic 5.374ns (41.914%)  route 7.448ns (58.086%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 19.176 - 13.333 ) 
    Source Clock Delay      (SCD):    6.385ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        1.660     6.385    level_inst/Clk75MHz
    SLICE_X26Y50         FDRE                                         r  level_inst/dead_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.456     6.841 r  level_inst/dead_reg[31]/Q
                         net (fo=25, routed)          0.974     7.815    level_inst/p_0_in9_in
    SLICE_X21Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.939 r  level_inst/oldpoint[3]_i_27/O
                         net (fo=1, routed)           0.149     8.088    level_inst/oldpoint[3]_i_27_n_0
    SLICE_X21Y49         LUT4 (Prop_lut4_I3_O)        0.124     8.212 f  level_inst/oldpoint[3]_i_17/O
                         net (fo=9, routed)           1.019     9.231    level_inst/oldpoint[3]_i_17_n_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.355 r  level_inst/oldpoint[3]_i_31/O
                         net (fo=2, routed)           0.428     9.782    level_inst/oldpoint[3]_i_31_n_0
    SLICE_X22Y49         LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  level_inst/oldpoint[3]_i_20/O
                         net (fo=6, routed)           0.703    10.609    level_inst/A[2]
    SLICE_X22Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.733 r  level_inst/oldpoint[11]_i_13/O
                         net (fo=2, routed)           0.631    11.365    level_inst/point2[5]
    SLICE_X22Y51         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.961 r  level_inst/oldpoint_reg[11]_i_8/O[3]
                         net (fo=2, routed)           0.484    12.445    level_inst/C__0[7]
    SLICE_X23Y52         LUT5 (Prop_lut5_I4_O)        0.306    12.751 r  level_inst/oldpoint[11]_i_10/O
                         net (fo=1, routed)           0.000    12.751    level_inst/oldpoint[11]_i_10_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.331 r  level_inst/oldpoint_reg[11]_i_7/O[2]
                         net (fo=1, routed)           0.423    13.754    level_inst/point0[8]
    SLICE_X24Y53         LUT2 (Prop_lut2_I1_O)        0.302    14.056 r  level_inst/oldpoint[11]_i_6/O
                         net (fo=1, routed)           0.000    14.056    level_inst/oldpoint[11]_i_6_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.569 r  level_inst/oldpoint_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.569    level_inst/oldpoint_reg[11]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.686 r  level_inst/oldpoint_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.686    level_inst/oldpoint_reg[15]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.009 r  level_inst/oldpoint_reg[17]_i_3/O[1]
                         net (fo=3, routed)           0.716    15.724    menu_inst/A[1][1]
    SLICE_X22Y55         LUT3 (Prop_lut3_I0_O)        0.306    16.030 r  menu_inst/oldpoint[17]_i_2/O
                         net (fo=2, routed)           0.436    16.466    score_inst/point[14]
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.590 r  score_inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    16.590    score_inst/i__carry__0_i_2_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.160 r  score_inst/newpoint1_inferred__0/i__carry__0/CO[2]
                         net (fo=8, routed)           0.453    17.613    score_inst/newpoint1
    SLICE_X25Y55         LUT6 (Prop_lut6_I4_O)        0.313    17.926 f  score_inst/hundret[3]_i_4/O
                         net (fo=3, routed)           0.456    18.383    menu_inst/ten_reg[2]
    SLICE_X22Y54         LUT5 (Prop_lut5_I2_O)        0.124    18.507 r  menu_inst/hundret[3]_i_2/O
                         net (fo=5, routed)           0.182    18.689    score_inst/hundret
    SLICE_X22Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.813 r  score_inst/hundret[3]_i_1/O
                         net (fo=4, routed)           0.394    19.207    score_inst/hundret[3]_i_1_n_0
    SLICE_X17Y54         FDRE                                         r  score_inst/hundret_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk75MHz_unbuff rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.916    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.999 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.598    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.689 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        1.487    19.176    score_inst/Clk75MHz
    SLICE_X17Y54         FDRE                                         r  score_inst/hundret_reg[0]/C
                         clock pessimism              0.384    19.559    
                         clock uncertainty           -0.146    19.413    
    SLICE_X17Y54         FDRE (Setup_fdre_C_R)       -0.429    18.984    score_inst/hundret_reg[0]
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                         -19.207    
  -------------------------------------------------------------------
                         slack                                 -0.223    

Slack (VIOLATED) :        -0.223ns  (required time - arrival time)
  Source:                 level_inst/dead_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            score_inst/hundret_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             Clk75MHz_unbuff
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (Clk75MHz_unbuff rise@13.333ns - Clk75MHz_unbuff rise@0.000ns)
  Data Path Delay:        12.822ns  (logic 5.374ns (41.914%)  route 7.448ns (58.086%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 19.176 - 13.333 ) 
    Source Clock Delay      (SCD):    6.385ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        1.660     6.385    level_inst/Clk75MHz
    SLICE_X26Y50         FDRE                                         r  level_inst/dead_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.456     6.841 r  level_inst/dead_reg[31]/Q
                         net (fo=25, routed)          0.974     7.815    level_inst/p_0_in9_in
    SLICE_X21Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.939 r  level_inst/oldpoint[3]_i_27/O
                         net (fo=1, routed)           0.149     8.088    level_inst/oldpoint[3]_i_27_n_0
    SLICE_X21Y49         LUT4 (Prop_lut4_I3_O)        0.124     8.212 f  level_inst/oldpoint[3]_i_17/O
                         net (fo=9, routed)           1.019     9.231    level_inst/oldpoint[3]_i_17_n_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.355 r  level_inst/oldpoint[3]_i_31/O
                         net (fo=2, routed)           0.428     9.782    level_inst/oldpoint[3]_i_31_n_0
    SLICE_X22Y49         LUT5 (Prop_lut5_I3_O)        0.124     9.906 r  level_inst/oldpoint[3]_i_20/O
                         net (fo=6, routed)           0.703    10.609    level_inst/A[2]
    SLICE_X22Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.733 r  level_inst/oldpoint[11]_i_13/O
                         net (fo=2, routed)           0.631    11.365    level_inst/point2[5]
    SLICE_X22Y51         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.961 r  level_inst/oldpoint_reg[11]_i_8/O[3]
                         net (fo=2, routed)           0.484    12.445    level_inst/C__0[7]
    SLICE_X23Y52         LUT5 (Prop_lut5_I4_O)        0.306    12.751 r  level_inst/oldpoint[11]_i_10/O
                         net (fo=1, routed)           0.000    12.751    level_inst/oldpoint[11]_i_10_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.331 r  level_inst/oldpoint_reg[11]_i_7/O[2]
                         net (fo=1, routed)           0.423    13.754    level_inst/point0[8]
    SLICE_X24Y53         LUT2 (Prop_lut2_I1_O)        0.302    14.056 r  level_inst/oldpoint[11]_i_6/O
                         net (fo=1, routed)           0.000    14.056    level_inst/oldpoint[11]_i_6_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.569 r  level_inst/oldpoint_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.569    level_inst/oldpoint_reg[11]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.686 r  level_inst/oldpoint_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.686    level_inst/oldpoint_reg[15]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.009 r  level_inst/oldpoint_reg[17]_i_3/O[1]
                         net (fo=3, routed)           0.716    15.724    menu_inst/A[1][1]
    SLICE_X22Y55         LUT3 (Prop_lut3_I0_O)        0.306    16.030 r  menu_inst/oldpoint[17]_i_2/O
                         net (fo=2, routed)           0.436    16.466    score_inst/point[14]
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.590 r  score_inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    16.590    score_inst/i__carry__0_i_2_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.160 r  score_inst/newpoint1_inferred__0/i__carry__0/CO[2]
                         net (fo=8, routed)           0.453    17.613    score_inst/newpoint1
    SLICE_X25Y55         LUT6 (Prop_lut6_I4_O)        0.313    17.926 f  score_inst/hundret[3]_i_4/O
                         net (fo=3, routed)           0.456    18.383    menu_inst/ten_reg[2]
    SLICE_X22Y54         LUT5 (Prop_lut5_I2_O)        0.124    18.507 r  menu_inst/hundret[3]_i_2/O
                         net (fo=5, routed)           0.182    18.689    score_inst/hundret
    SLICE_X22Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.813 r  score_inst/hundret[3]_i_1/O
                         net (fo=4, routed)           0.394    19.207    score_inst/hundret[3]_i_1_n_0
    SLICE_X17Y54         FDRE                                         r  score_inst/hundret_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk75MHz_unbuff rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.916    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.999 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.598    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.689 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        1.487    19.176    score_inst/Clk75MHz
    SLICE_X17Y54         FDRE                                         r  score_inst/hundret_reg[1]/C
                         clock pessimism              0.384    19.559    
                         clock uncertainty           -0.146    19.413    
    SLICE_X17Y54         FDRE (Setup_fdre_C_R)       -0.429    18.984    score_inst/hundret_reg[1]
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                         -19.207    
  -------------------------------------------------------------------
                         slack                                 -0.223    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 level_inst/dead_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            score_inst/hundret_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             Clk75MHz_unbuff
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (Clk75MHz_unbuff rise@13.333ns - Clk75MHz_unbuff rise@0.000ns)
  Data Path Delay:        12.689ns  (logic 5.374ns (42.353%)  route 7.315ns (57.647%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns = ( 19.171 - 13.333 ) 
    Source Clock Delay      (SCD):    6.402ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        1.677     6.402    level_inst/Clk75MHz
    SLICE_X21Y49         FDRE                                         r  level_inst/dead_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.456     6.858 r  level_inst/dead_reg[30]/Q
                         net (fo=24, routed)          0.882     7.740    level_inst/p_0_in8_in
    SLICE_X21Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.864 r  level_inst/oldpoint[3]_i_27/O
                         net (fo=1, routed)           0.149     8.013    level_inst/oldpoint[3]_i_27_n_0
    SLICE_X21Y49         LUT4 (Prop_lut4_I3_O)        0.124     8.137 f  level_inst/oldpoint[3]_i_17/O
                         net (fo=9, routed)           1.019     9.155    level_inst/oldpoint[3]_i_17_n_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.279 r  level_inst/oldpoint[3]_i_31/O
                         net (fo=2, routed)           0.428     9.707    level_inst/oldpoint[3]_i_31_n_0
    SLICE_X22Y49         LUT5 (Prop_lut5_I3_O)        0.124     9.831 r  level_inst/oldpoint[3]_i_20/O
                         net (fo=6, routed)           0.703    10.534    level_inst/A[2]
    SLICE_X22Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.658 r  level_inst/oldpoint[11]_i_13/O
                         net (fo=2, routed)           0.631    11.289    level_inst/point2[5]
    SLICE_X22Y51         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.885 r  level_inst/oldpoint_reg[11]_i_8/O[3]
                         net (fo=2, routed)           0.484    12.370    level_inst/C__0[7]
    SLICE_X23Y52         LUT5 (Prop_lut5_I4_O)        0.306    12.676 r  level_inst/oldpoint[11]_i_10/O
                         net (fo=1, routed)           0.000    12.676    level_inst/oldpoint[11]_i_10_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.256 r  level_inst/oldpoint_reg[11]_i_7/O[2]
                         net (fo=1, routed)           0.423    13.678    level_inst/point0[8]
    SLICE_X24Y53         LUT2 (Prop_lut2_I1_O)        0.302    13.980 r  level_inst/oldpoint[11]_i_6/O
                         net (fo=1, routed)           0.000    13.980    level_inst/oldpoint[11]_i_6_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.493 r  level_inst/oldpoint_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    level_inst/oldpoint_reg[11]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  level_inst/oldpoint_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    level_inst/oldpoint_reg[15]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.933 r  level_inst/oldpoint_reg[17]_i_3/O[1]
                         net (fo=3, routed)           0.716    15.649    menu_inst/A[1][1]
    SLICE_X22Y55         LUT3 (Prop_lut3_I0_O)        0.306    15.955 r  menu_inst/oldpoint[17]_i_2/O
                         net (fo=2, routed)           0.436    16.391    score_inst/point[14]
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.515 r  score_inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    16.515    score_inst/i__carry__0_i_2_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.085 r  score_inst/newpoint1_inferred__0/i__carry__0/CO[2]
                         net (fo=8, routed)           0.453    17.538    score_inst/newpoint1
    SLICE_X25Y55         LUT6 (Prop_lut6_I4_O)        0.313    17.851 f  score_inst/hundret[3]_i_4/O
                         net (fo=3, routed)           0.456    18.307    menu_inst/ten_reg[2]
    SLICE_X22Y54         LUT5 (Prop_lut5_I2_O)        0.124    18.431 r  menu_inst/hundret[3]_i_2/O
                         net (fo=5, routed)           0.182    18.613    score_inst/hundret
    SLICE_X22Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.737 r  score_inst/hundret[3]_i_1/O
                         net (fo=4, routed)           0.354    19.091    score_inst/hundret[3]_i_1_n_0
    SLICE_X23Y55         FDRE                                         r  score_inst/hundret_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk75MHz_unbuff rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.916    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.999 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.598    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.689 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        1.482    19.171    score_inst/Clk75MHz
    SLICE_X23Y55         FDRE                                         r  score_inst/hundret_reg[2]/C
                         clock pessimism              0.370    19.540    
                         clock uncertainty           -0.146    19.394    
    SLICE_X23Y55         FDRE (Setup_fdre_C_R)       -0.429    18.965    score_inst/hundret_reg[2]
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -19.091    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 level_inst/dead_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            score_inst/hundret_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             Clk75MHz_unbuff
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (Clk75MHz_unbuff rise@13.333ns - Clk75MHz_unbuff rise@0.000ns)
  Data Path Delay:        12.689ns  (logic 5.374ns (42.353%)  route 7.315ns (57.647%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns = ( 19.171 - 13.333 ) 
    Source Clock Delay      (SCD):    6.402ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        1.677     6.402    level_inst/Clk75MHz
    SLICE_X21Y49         FDRE                                         r  level_inst/dead_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.456     6.858 r  level_inst/dead_reg[30]/Q
                         net (fo=24, routed)          0.882     7.740    level_inst/p_0_in8_in
    SLICE_X21Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.864 r  level_inst/oldpoint[3]_i_27/O
                         net (fo=1, routed)           0.149     8.013    level_inst/oldpoint[3]_i_27_n_0
    SLICE_X21Y49         LUT4 (Prop_lut4_I3_O)        0.124     8.137 f  level_inst/oldpoint[3]_i_17/O
                         net (fo=9, routed)           1.019     9.155    level_inst/oldpoint[3]_i_17_n_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.279 r  level_inst/oldpoint[3]_i_31/O
                         net (fo=2, routed)           0.428     9.707    level_inst/oldpoint[3]_i_31_n_0
    SLICE_X22Y49         LUT5 (Prop_lut5_I3_O)        0.124     9.831 r  level_inst/oldpoint[3]_i_20/O
                         net (fo=6, routed)           0.703    10.534    level_inst/A[2]
    SLICE_X22Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.658 r  level_inst/oldpoint[11]_i_13/O
                         net (fo=2, routed)           0.631    11.289    level_inst/point2[5]
    SLICE_X22Y51         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.885 r  level_inst/oldpoint_reg[11]_i_8/O[3]
                         net (fo=2, routed)           0.484    12.370    level_inst/C__0[7]
    SLICE_X23Y52         LUT5 (Prop_lut5_I4_O)        0.306    12.676 r  level_inst/oldpoint[11]_i_10/O
                         net (fo=1, routed)           0.000    12.676    level_inst/oldpoint[11]_i_10_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.256 r  level_inst/oldpoint_reg[11]_i_7/O[2]
                         net (fo=1, routed)           0.423    13.678    level_inst/point0[8]
    SLICE_X24Y53         LUT2 (Prop_lut2_I1_O)        0.302    13.980 r  level_inst/oldpoint[11]_i_6/O
                         net (fo=1, routed)           0.000    13.980    level_inst/oldpoint[11]_i_6_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.493 r  level_inst/oldpoint_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    level_inst/oldpoint_reg[11]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  level_inst/oldpoint_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    level_inst/oldpoint_reg[15]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.933 r  level_inst/oldpoint_reg[17]_i_3/O[1]
                         net (fo=3, routed)           0.716    15.649    menu_inst/A[1][1]
    SLICE_X22Y55         LUT3 (Prop_lut3_I0_O)        0.306    15.955 r  menu_inst/oldpoint[17]_i_2/O
                         net (fo=2, routed)           0.436    16.391    score_inst/point[14]
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.515 r  score_inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    16.515    score_inst/i__carry__0_i_2_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.085 r  score_inst/newpoint1_inferred__0/i__carry__0/CO[2]
                         net (fo=8, routed)           0.453    17.538    score_inst/newpoint1
    SLICE_X25Y55         LUT6 (Prop_lut6_I4_O)        0.313    17.851 f  score_inst/hundret[3]_i_4/O
                         net (fo=3, routed)           0.456    18.307    menu_inst/ten_reg[2]
    SLICE_X22Y54         LUT5 (Prop_lut5_I2_O)        0.124    18.431 r  menu_inst/hundret[3]_i_2/O
                         net (fo=5, routed)           0.182    18.613    score_inst/hundret
    SLICE_X22Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.737 r  score_inst/hundret[3]_i_1/O
                         net (fo=4, routed)           0.354    19.091    score_inst/hundret[3]_i_1_n_0
    SLICE_X23Y55         FDRE                                         r  score_inst/hundret_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk75MHz_unbuff rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.916    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.999 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.598    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.689 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        1.482    19.171    score_inst/Clk75MHz
    SLICE_X23Y55         FDRE                                         r  score_inst/hundret_reg[3]/C
                         clock pessimism              0.370    19.540    
                         clock uncertainty           -0.146    19.394    
    SLICE_X23Y55         FDRE (Setup_fdre_C_R)       -0.429    18.965    score_inst/hundret_reg[3]
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -19.091    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.033ns  (required time - arrival time)
  Source:                 level_inst/dead_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            score_inst/tenT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             Clk75MHz_unbuff
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (Clk75MHz_unbuff rise@13.333ns - Clk75MHz_unbuff rise@0.000ns)
  Data Path Delay:        12.824ns  (logic 5.250ns (40.938%)  route 7.574ns (59.062%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns = ( 19.175 - 13.333 ) 
    Source Clock Delay      (SCD):    6.402ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        1.677     6.402    level_inst/Clk75MHz
    SLICE_X21Y49         FDRE                                         r  level_inst/dead_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.456     6.858 r  level_inst/dead_reg[30]/Q
                         net (fo=24, routed)          0.882     7.740    level_inst/p_0_in8_in
    SLICE_X21Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.864 r  level_inst/oldpoint[3]_i_27/O
                         net (fo=1, routed)           0.149     8.013    level_inst/oldpoint[3]_i_27_n_0
    SLICE_X21Y49         LUT4 (Prop_lut4_I3_O)        0.124     8.137 f  level_inst/oldpoint[3]_i_17/O
                         net (fo=9, routed)           1.019     9.155    level_inst/oldpoint[3]_i_17_n_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.279 r  level_inst/oldpoint[3]_i_31/O
                         net (fo=2, routed)           0.428     9.707    level_inst/oldpoint[3]_i_31_n_0
    SLICE_X22Y49         LUT5 (Prop_lut5_I3_O)        0.124     9.831 r  level_inst/oldpoint[3]_i_20/O
                         net (fo=6, routed)           0.703    10.534    level_inst/A[2]
    SLICE_X22Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.658 r  level_inst/oldpoint[11]_i_13/O
                         net (fo=2, routed)           0.631    11.289    level_inst/point2[5]
    SLICE_X22Y51         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.885 r  level_inst/oldpoint_reg[11]_i_8/O[3]
                         net (fo=2, routed)           0.484    12.370    level_inst/C__0[7]
    SLICE_X23Y52         LUT5 (Prop_lut5_I4_O)        0.306    12.676 r  level_inst/oldpoint[11]_i_10/O
                         net (fo=1, routed)           0.000    12.676    level_inst/oldpoint[11]_i_10_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.256 r  level_inst/oldpoint_reg[11]_i_7/O[2]
                         net (fo=1, routed)           0.423    13.678    level_inst/point0[8]
    SLICE_X24Y53         LUT2 (Prop_lut2_I1_O)        0.302    13.980 r  level_inst/oldpoint[11]_i_6/O
                         net (fo=1, routed)           0.000    13.980    level_inst/oldpoint[11]_i_6_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.493 r  level_inst/oldpoint_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    level_inst/oldpoint_reg[11]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  level_inst/oldpoint_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    level_inst/oldpoint_reg[15]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.933 r  level_inst/oldpoint_reg[17]_i_3/O[1]
                         net (fo=3, routed)           0.716    15.649    menu_inst/A[1][1]
    SLICE_X22Y55         LUT3 (Prop_lut3_I0_O)        0.306    15.955 r  menu_inst/oldpoint[17]_i_2/O
                         net (fo=2, routed)           0.436    16.391    score_inst/point[14]
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.515 r  score_inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    16.515    score_inst/i__carry__0_i_2_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.085 r  score_inst/newpoint1_inferred__0/i__carry__0/CO[2]
                         net (fo=8, routed)           0.615    17.700    score_inst/newpoint1
    SLICE_X22Y55         LUT6 (Prop_lut6_I0_O)        0.313    18.013 r  score_inst/tenT[3]_i_3/O
                         net (fo=6, routed)           0.699    18.712    score_inst/tenT[3]_i_3_n_0
    SLICE_X27Y54         LUT5 (Prop_lut5_I4_O)        0.124    18.836 r  score_inst/tenT[3]_i_1/O
                         net (fo=4, routed)           0.391    19.227    score_inst/tenT
    SLICE_X27Y54         FDRE                                         r  score_inst/tenT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk75MHz_unbuff rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.916    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.999 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.598    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.689 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        1.486    19.175    score_inst/Clk75MHz
    SLICE_X27Y54         FDRE                                         r  score_inst/tenT_reg[0]/C
                         clock pessimism              0.370    19.544    
                         clock uncertainty           -0.146    19.398    
    SLICE_X27Y54         FDRE (Setup_fdre_C_CE)      -0.205    19.193    score_inst/tenT_reg[0]
  -------------------------------------------------------------------
                         required time                         19.193    
                         arrival time                         -19.227    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (VIOLATED) :        -0.033ns  (required time - arrival time)
  Source:                 level_inst/dead_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            score_inst/tenT_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             Clk75MHz_unbuff
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (Clk75MHz_unbuff rise@13.333ns - Clk75MHz_unbuff rise@0.000ns)
  Data Path Delay:        12.824ns  (logic 5.250ns (40.938%)  route 7.574ns (59.062%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns = ( 19.175 - 13.333 ) 
    Source Clock Delay      (SCD):    6.402ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        1.677     6.402    level_inst/Clk75MHz
    SLICE_X21Y49         FDRE                                         r  level_inst/dead_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.456     6.858 r  level_inst/dead_reg[30]/Q
                         net (fo=24, routed)          0.882     7.740    level_inst/p_0_in8_in
    SLICE_X21Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.864 r  level_inst/oldpoint[3]_i_27/O
                         net (fo=1, routed)           0.149     8.013    level_inst/oldpoint[3]_i_27_n_0
    SLICE_X21Y49         LUT4 (Prop_lut4_I3_O)        0.124     8.137 f  level_inst/oldpoint[3]_i_17/O
                         net (fo=9, routed)           1.019     9.155    level_inst/oldpoint[3]_i_17_n_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.279 r  level_inst/oldpoint[3]_i_31/O
                         net (fo=2, routed)           0.428     9.707    level_inst/oldpoint[3]_i_31_n_0
    SLICE_X22Y49         LUT5 (Prop_lut5_I3_O)        0.124     9.831 r  level_inst/oldpoint[3]_i_20/O
                         net (fo=6, routed)           0.703    10.534    level_inst/A[2]
    SLICE_X22Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.658 r  level_inst/oldpoint[11]_i_13/O
                         net (fo=2, routed)           0.631    11.289    level_inst/point2[5]
    SLICE_X22Y51         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.885 r  level_inst/oldpoint_reg[11]_i_8/O[3]
                         net (fo=2, routed)           0.484    12.370    level_inst/C__0[7]
    SLICE_X23Y52         LUT5 (Prop_lut5_I4_O)        0.306    12.676 r  level_inst/oldpoint[11]_i_10/O
                         net (fo=1, routed)           0.000    12.676    level_inst/oldpoint[11]_i_10_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.256 r  level_inst/oldpoint_reg[11]_i_7/O[2]
                         net (fo=1, routed)           0.423    13.678    level_inst/point0[8]
    SLICE_X24Y53         LUT2 (Prop_lut2_I1_O)        0.302    13.980 r  level_inst/oldpoint[11]_i_6/O
                         net (fo=1, routed)           0.000    13.980    level_inst/oldpoint[11]_i_6_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.493 r  level_inst/oldpoint_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    level_inst/oldpoint_reg[11]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  level_inst/oldpoint_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    level_inst/oldpoint_reg[15]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.933 r  level_inst/oldpoint_reg[17]_i_3/O[1]
                         net (fo=3, routed)           0.716    15.649    menu_inst/A[1][1]
    SLICE_X22Y55         LUT3 (Prop_lut3_I0_O)        0.306    15.955 r  menu_inst/oldpoint[17]_i_2/O
                         net (fo=2, routed)           0.436    16.391    score_inst/point[14]
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.515 r  score_inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    16.515    score_inst/i__carry__0_i_2_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.085 r  score_inst/newpoint1_inferred__0/i__carry__0/CO[2]
                         net (fo=8, routed)           0.615    17.700    score_inst/newpoint1
    SLICE_X22Y55         LUT6 (Prop_lut6_I0_O)        0.313    18.013 r  score_inst/tenT[3]_i_3/O
                         net (fo=6, routed)           0.699    18.712    score_inst/tenT[3]_i_3_n_0
    SLICE_X27Y54         LUT5 (Prop_lut5_I4_O)        0.124    18.836 r  score_inst/tenT[3]_i_1/O
                         net (fo=4, routed)           0.391    19.227    score_inst/tenT
    SLICE_X27Y54         FDRE                                         r  score_inst/tenT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk75MHz_unbuff rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.916    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.999 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.598    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.689 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        1.486    19.175    score_inst/Clk75MHz
    SLICE_X27Y54         FDRE                                         r  score_inst/tenT_reg[3]/C
                         clock pessimism              0.370    19.544    
                         clock uncertainty           -0.146    19.398    
    SLICE_X27Y54         FDRE (Setup_fdre_C_CE)      -0.205    19.193    score_inst/tenT_reg[3]
  -------------------------------------------------------------------
                         required time                         19.193    
                         arrival time                         -19.227    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 level_inst/dead_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            score_inst/tenT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             Clk75MHz_unbuff
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (Clk75MHz_unbuff rise@13.333ns - Clk75MHz_unbuff rise@0.000ns)
  Data Path Delay:        12.779ns  (logic 5.250ns (41.084%)  route 7.529ns (58.916%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns = ( 19.175 - 13.333 ) 
    Source Clock Delay      (SCD):    6.402ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        1.677     6.402    level_inst/Clk75MHz
    SLICE_X21Y49         FDRE                                         r  level_inst/dead_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.456     6.858 r  level_inst/dead_reg[30]/Q
                         net (fo=24, routed)          0.882     7.740    level_inst/p_0_in8_in
    SLICE_X21Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.864 r  level_inst/oldpoint[3]_i_27/O
                         net (fo=1, routed)           0.149     8.013    level_inst/oldpoint[3]_i_27_n_0
    SLICE_X21Y49         LUT4 (Prop_lut4_I3_O)        0.124     8.137 f  level_inst/oldpoint[3]_i_17/O
                         net (fo=9, routed)           1.019     9.155    level_inst/oldpoint[3]_i_17_n_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.279 r  level_inst/oldpoint[3]_i_31/O
                         net (fo=2, routed)           0.428     9.707    level_inst/oldpoint[3]_i_31_n_0
    SLICE_X22Y49         LUT5 (Prop_lut5_I3_O)        0.124     9.831 r  level_inst/oldpoint[3]_i_20/O
                         net (fo=6, routed)           0.703    10.534    level_inst/A[2]
    SLICE_X22Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.658 r  level_inst/oldpoint[11]_i_13/O
                         net (fo=2, routed)           0.631    11.289    level_inst/point2[5]
    SLICE_X22Y51         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.885 r  level_inst/oldpoint_reg[11]_i_8/O[3]
                         net (fo=2, routed)           0.484    12.370    level_inst/C__0[7]
    SLICE_X23Y52         LUT5 (Prop_lut5_I4_O)        0.306    12.676 r  level_inst/oldpoint[11]_i_10/O
                         net (fo=1, routed)           0.000    12.676    level_inst/oldpoint[11]_i_10_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.256 r  level_inst/oldpoint_reg[11]_i_7/O[2]
                         net (fo=1, routed)           0.423    13.678    level_inst/point0[8]
    SLICE_X24Y53         LUT2 (Prop_lut2_I1_O)        0.302    13.980 r  level_inst/oldpoint[11]_i_6/O
                         net (fo=1, routed)           0.000    13.980    level_inst/oldpoint[11]_i_6_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.493 r  level_inst/oldpoint_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    level_inst/oldpoint_reg[11]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  level_inst/oldpoint_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    level_inst/oldpoint_reg[15]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.933 r  level_inst/oldpoint_reg[17]_i_3/O[1]
                         net (fo=3, routed)           0.716    15.649    menu_inst/A[1][1]
    SLICE_X22Y55         LUT3 (Prop_lut3_I0_O)        0.306    15.955 r  menu_inst/oldpoint[17]_i_2/O
                         net (fo=2, routed)           0.436    16.391    score_inst/point[14]
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.515 r  score_inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    16.515    score_inst/i__carry__0_i_2_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.085 r  score_inst/newpoint1_inferred__0/i__carry__0/CO[2]
                         net (fo=8, routed)           0.615    17.700    score_inst/newpoint1
    SLICE_X22Y55         LUT6 (Prop_lut6_I0_O)        0.313    18.013 r  score_inst/tenT[3]_i_3/O
                         net (fo=6, routed)           0.699    18.712    score_inst/tenT[3]_i_3_n_0
    SLICE_X27Y54         LUT5 (Prop_lut5_I4_O)        0.124    18.836 r  score_inst/tenT[3]_i_1/O
                         net (fo=4, routed)           0.345    19.181    score_inst/tenT
    SLICE_X28Y54         FDRE                                         r  score_inst/tenT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk75MHz_unbuff rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.916    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.999 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.598    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.689 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        1.486    19.175    score_inst/Clk75MHz
    SLICE_X28Y54         FDRE                                         r  score_inst/tenT_reg[1]/C
                         clock pessimism              0.370    19.544    
                         clock uncertainty           -0.146    19.398    
    SLICE_X28Y54         FDRE (Setup_fdre_C_CE)      -0.169    19.229    score_inst/tenT_reg[1]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -19.181    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 level_inst/dead_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            score_inst/tenT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             Clk75MHz_unbuff
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (Clk75MHz_unbuff rise@13.333ns - Clk75MHz_unbuff rise@0.000ns)
  Data Path Delay:        12.779ns  (logic 5.250ns (41.084%)  route 7.529ns (58.916%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns = ( 19.175 - 13.333 ) 
    Source Clock Delay      (SCD):    6.402ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        1.677     6.402    level_inst/Clk75MHz
    SLICE_X21Y49         FDRE                                         r  level_inst/dead_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.456     6.858 r  level_inst/dead_reg[30]/Q
                         net (fo=24, routed)          0.882     7.740    level_inst/p_0_in8_in
    SLICE_X21Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.864 r  level_inst/oldpoint[3]_i_27/O
                         net (fo=1, routed)           0.149     8.013    level_inst/oldpoint[3]_i_27_n_0
    SLICE_X21Y49         LUT4 (Prop_lut4_I3_O)        0.124     8.137 f  level_inst/oldpoint[3]_i_17/O
                         net (fo=9, routed)           1.019     9.155    level_inst/oldpoint[3]_i_17_n_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.279 r  level_inst/oldpoint[3]_i_31/O
                         net (fo=2, routed)           0.428     9.707    level_inst/oldpoint[3]_i_31_n_0
    SLICE_X22Y49         LUT5 (Prop_lut5_I3_O)        0.124     9.831 r  level_inst/oldpoint[3]_i_20/O
                         net (fo=6, routed)           0.703    10.534    level_inst/A[2]
    SLICE_X22Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.658 r  level_inst/oldpoint[11]_i_13/O
                         net (fo=2, routed)           0.631    11.289    level_inst/point2[5]
    SLICE_X22Y51         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.885 r  level_inst/oldpoint_reg[11]_i_8/O[3]
                         net (fo=2, routed)           0.484    12.370    level_inst/C__0[7]
    SLICE_X23Y52         LUT5 (Prop_lut5_I4_O)        0.306    12.676 r  level_inst/oldpoint[11]_i_10/O
                         net (fo=1, routed)           0.000    12.676    level_inst/oldpoint[11]_i_10_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.256 r  level_inst/oldpoint_reg[11]_i_7/O[2]
                         net (fo=1, routed)           0.423    13.678    level_inst/point0[8]
    SLICE_X24Y53         LUT2 (Prop_lut2_I1_O)        0.302    13.980 r  level_inst/oldpoint[11]_i_6/O
                         net (fo=1, routed)           0.000    13.980    level_inst/oldpoint[11]_i_6_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.493 r  level_inst/oldpoint_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    level_inst/oldpoint_reg[11]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  level_inst/oldpoint_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    level_inst/oldpoint_reg[15]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.933 r  level_inst/oldpoint_reg[17]_i_3/O[1]
                         net (fo=3, routed)           0.716    15.649    menu_inst/A[1][1]
    SLICE_X22Y55         LUT3 (Prop_lut3_I0_O)        0.306    15.955 r  menu_inst/oldpoint[17]_i_2/O
                         net (fo=2, routed)           0.436    16.391    score_inst/point[14]
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.515 r  score_inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    16.515    score_inst/i__carry__0_i_2_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.085 r  score_inst/newpoint1_inferred__0/i__carry__0/CO[2]
                         net (fo=8, routed)           0.615    17.700    score_inst/newpoint1
    SLICE_X22Y55         LUT6 (Prop_lut6_I0_O)        0.313    18.013 r  score_inst/tenT[3]_i_3/O
                         net (fo=6, routed)           0.699    18.712    score_inst/tenT[3]_i_3_n_0
    SLICE_X27Y54         LUT5 (Prop_lut5_I4_O)        0.124    18.836 r  score_inst/tenT[3]_i_1/O
                         net (fo=4, routed)           0.345    19.181    score_inst/tenT
    SLICE_X28Y54         FDRE                                         r  score_inst/tenT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk75MHz_unbuff rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.916    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.999 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.598    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.689 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        1.486    19.175    score_inst/Clk75MHz
    SLICE_X28Y54         FDRE                                         r  score_inst/tenT_reg[2]/C
                         clock pessimism              0.370    19.544    
                         clock uncertainty           -0.146    19.398    
    SLICE_X28Y54         FDRE (Setup_fdre_C_CE)      -0.169    19.229    score_inst/tenT_reg[2]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -19.181    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 level_inst/dead_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            score_inst/hundretT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             Clk75MHz_unbuff
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (Clk75MHz_unbuff rise@13.333ns - Clk75MHz_unbuff rise@0.000ns)
  Data Path Delay:        12.700ns  (logic 5.250ns (41.338%)  route 7.450ns (58.662%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns = ( 19.171 - 13.333 ) 
    Source Clock Delay      (SCD):    6.402ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        1.677     6.402    level_inst/Clk75MHz
    SLICE_X21Y49         FDRE                                         r  level_inst/dead_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.456     6.858 r  level_inst/dead_reg[30]/Q
                         net (fo=24, routed)          0.882     7.740    level_inst/p_0_in8_in
    SLICE_X21Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.864 r  level_inst/oldpoint[3]_i_27/O
                         net (fo=1, routed)           0.149     8.013    level_inst/oldpoint[3]_i_27_n_0
    SLICE_X21Y49         LUT4 (Prop_lut4_I3_O)        0.124     8.137 f  level_inst/oldpoint[3]_i_17/O
                         net (fo=9, routed)           1.019     9.155    level_inst/oldpoint[3]_i_17_n_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.279 r  level_inst/oldpoint[3]_i_31/O
                         net (fo=2, routed)           0.428     9.707    level_inst/oldpoint[3]_i_31_n_0
    SLICE_X22Y49         LUT5 (Prop_lut5_I3_O)        0.124     9.831 r  level_inst/oldpoint[3]_i_20/O
                         net (fo=6, routed)           0.703    10.534    level_inst/A[2]
    SLICE_X22Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.658 r  level_inst/oldpoint[11]_i_13/O
                         net (fo=2, routed)           0.631    11.289    level_inst/point2[5]
    SLICE_X22Y51         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.885 r  level_inst/oldpoint_reg[11]_i_8/O[3]
                         net (fo=2, routed)           0.484    12.370    level_inst/C__0[7]
    SLICE_X23Y52         LUT5 (Prop_lut5_I4_O)        0.306    12.676 r  level_inst/oldpoint[11]_i_10/O
                         net (fo=1, routed)           0.000    12.676    level_inst/oldpoint[11]_i_10_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.256 r  level_inst/oldpoint_reg[11]_i_7/O[2]
                         net (fo=1, routed)           0.423    13.678    level_inst/point0[8]
    SLICE_X24Y53         LUT2 (Prop_lut2_I1_O)        0.302    13.980 r  level_inst/oldpoint[11]_i_6/O
                         net (fo=1, routed)           0.000    13.980    level_inst/oldpoint[11]_i_6_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.493 r  level_inst/oldpoint_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    level_inst/oldpoint_reg[11]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  level_inst/oldpoint_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    level_inst/oldpoint_reg[15]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.933 r  level_inst/oldpoint_reg[17]_i_3/O[1]
                         net (fo=3, routed)           0.716    15.649    menu_inst/A[1][1]
    SLICE_X22Y55         LUT3 (Prop_lut3_I0_O)        0.306    15.955 r  menu_inst/oldpoint[17]_i_2/O
                         net (fo=2, routed)           0.436    16.391    score_inst/point[14]
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.515 r  score_inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    16.515    score_inst/i__carry__0_i_2_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.085 r  score_inst/newpoint1_inferred__0/i__carry__0/CO[2]
                         net (fo=8, routed)           0.615    17.700    score_inst/newpoint1
    SLICE_X22Y55         LUT6 (Prop_lut6_I0_O)        0.313    18.013 r  score_inst/tenT[3]_i_3/O
                         net (fo=6, routed)           0.475    18.488    score_inst/tenT[3]_i_3_n_0
    SLICE_X20Y55         LUT5 (Prop_lut5_I4_O)        0.124    18.612 r  score_inst/hundretT[3]_i_1/O
                         net (fo=4, routed)           0.491    19.103    score_inst/hundretT
    SLICE_X22Y54         FDRE                                         r  score_inst/hundretT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk75MHz_unbuff rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.916    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.999 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.598    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.689 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        1.482    19.171    score_inst/Clk75MHz
    SLICE_X22Y54         FDRE                                         r  score_inst/hundretT_reg[0]/C
                         clock pessimism              0.370    19.540    
                         clock uncertainty           -0.146    19.394    
    SLICE_X22Y54         FDRE (Setup_fdre_C_CE)      -0.205    19.189    score_inst/hundretT_reg[0]
  -------------------------------------------------------------------
                         required time                         19.189    
                         arrival time                         -19.103    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 level_inst/dead_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            score_inst/hundretT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             Clk75MHz_unbuff
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (Clk75MHz_unbuff rise@13.333ns - Clk75MHz_unbuff rise@0.000ns)
  Data Path Delay:        12.700ns  (logic 5.250ns (41.338%)  route 7.450ns (58.662%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns = ( 19.171 - 13.333 ) 
    Source Clock Delay      (SCD):    6.402ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        1.677     6.402    level_inst/Clk75MHz
    SLICE_X21Y49         FDRE                                         r  level_inst/dead_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.456     6.858 r  level_inst/dead_reg[30]/Q
                         net (fo=24, routed)          0.882     7.740    level_inst/p_0_in8_in
    SLICE_X21Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.864 r  level_inst/oldpoint[3]_i_27/O
                         net (fo=1, routed)           0.149     8.013    level_inst/oldpoint[3]_i_27_n_0
    SLICE_X21Y49         LUT4 (Prop_lut4_I3_O)        0.124     8.137 f  level_inst/oldpoint[3]_i_17/O
                         net (fo=9, routed)           1.019     9.155    level_inst/oldpoint[3]_i_17_n_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.279 r  level_inst/oldpoint[3]_i_31/O
                         net (fo=2, routed)           0.428     9.707    level_inst/oldpoint[3]_i_31_n_0
    SLICE_X22Y49         LUT5 (Prop_lut5_I3_O)        0.124     9.831 r  level_inst/oldpoint[3]_i_20/O
                         net (fo=6, routed)           0.703    10.534    level_inst/A[2]
    SLICE_X22Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.658 r  level_inst/oldpoint[11]_i_13/O
                         net (fo=2, routed)           0.631    11.289    level_inst/point2[5]
    SLICE_X22Y51         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.885 r  level_inst/oldpoint_reg[11]_i_8/O[3]
                         net (fo=2, routed)           0.484    12.370    level_inst/C__0[7]
    SLICE_X23Y52         LUT5 (Prop_lut5_I4_O)        0.306    12.676 r  level_inst/oldpoint[11]_i_10/O
                         net (fo=1, routed)           0.000    12.676    level_inst/oldpoint[11]_i_10_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.256 r  level_inst/oldpoint_reg[11]_i_7/O[2]
                         net (fo=1, routed)           0.423    13.678    level_inst/point0[8]
    SLICE_X24Y53         LUT2 (Prop_lut2_I1_O)        0.302    13.980 r  level_inst/oldpoint[11]_i_6/O
                         net (fo=1, routed)           0.000    13.980    level_inst/oldpoint[11]_i_6_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.493 r  level_inst/oldpoint_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.493    level_inst/oldpoint_reg[11]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  level_inst/oldpoint_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.610    level_inst/oldpoint_reg[15]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.933 r  level_inst/oldpoint_reg[17]_i_3/O[1]
                         net (fo=3, routed)           0.716    15.649    menu_inst/A[1][1]
    SLICE_X22Y55         LUT3 (Prop_lut3_I0_O)        0.306    15.955 r  menu_inst/oldpoint[17]_i_2/O
                         net (fo=2, routed)           0.436    16.391    score_inst/point[14]
    SLICE_X25Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.515 r  score_inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    16.515    score_inst/i__carry__0_i_2_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.085 r  score_inst/newpoint1_inferred__0/i__carry__0/CO[2]
                         net (fo=8, routed)           0.615    17.700    score_inst/newpoint1
    SLICE_X22Y55         LUT6 (Prop_lut6_I0_O)        0.313    18.013 r  score_inst/tenT[3]_i_3/O
                         net (fo=6, routed)           0.475    18.488    score_inst/tenT[3]_i_3_n_0
    SLICE_X20Y55         LUT5 (Prop_lut5_I4_O)        0.124    18.612 r  score_inst/hundretT[3]_i_1/O
                         net (fo=4, routed)           0.491    19.103    score_inst/hundretT
    SLICE_X22Y54         FDRE                                         r  score_inst/hundretT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk75MHz_unbuff rise edge)
                                                     13.333    13.333 r  
    L16                                               0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    14.754 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.916    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.999 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.598    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.689 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        1.482    19.171    score_inst/Clk75MHz
    SLICE_X22Y54         FDRE                                         r  score_inst/hundretT_reg[1]/C
                         clock pessimism              0.370    19.540    
                         clock uncertainty           -0.146    19.394    
    SLICE_X22Y54         FDRE (Setup_fdre_C_CE)      -0.205    19.189    score_inst/hundretT_reg[1]
  -------------------------------------------------------------------
                         required time                         19.189    
                         arrival time                         -19.103    
  -------------------------------------------------------------------
                         slack                                  0.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 level_inst/butterfly14/timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            level_inst/butterfly14/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             Clk75MHz_unbuff
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk75MHz_unbuff rise@0.000ns - Clk75MHz_unbuff rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        0.586     1.843    level_inst/butterfly14/Clk75MHz
    SLICE_X0Y49          FDRE                                         r  level_inst/butterfly14/timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.164     2.007 r  level_inst/butterfly14/timer_reg[22]/Q
                         net (fo=1, routed)           0.114     2.121    level_inst/butterfly14/timer_reg_n_0_[22]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.277 r  level_inst/butterfly14/timer_reg[20]_i_1__16/CO[3]
                         net (fo=1, routed)           0.001     2.278    level_inst/butterfly14/timer_reg[20]_i_1__16_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.331 r  level_inst/butterfly14/timer_reg[24]_i_1__16/O[0]
                         net (fo=1, routed)           0.000     2.331    level_inst/butterfly14/timer_reg[24]_i_1__16_n_7
    SLICE_X0Y50          FDRE                                         r  level_inst/butterfly14/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        0.849     2.386    level_inst/butterfly14/Clk75MHz
    SLICE_X0Y50          FDRE                                         r  level_inst/butterfly14/timer_reg[24]/C
                         clock pessimism             -0.280     2.106    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.134     2.240    level_inst/butterfly14/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 level_inst/bee15/timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            level_inst/bee15/timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             Clk75MHz_unbuff
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk75MHz_unbuff rise@0.000ns - Clk75MHz_unbuff rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        0.593     1.850    level_inst/bee15/Clk75MHz
    SLICE_X39Y49         FDRE                                         r  level_inst/bee15/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.991 r  level_inst/bee15/timer_reg[11]/Q
                         net (fo=1, routed)           0.108     2.099    level_inst/bee15/timer_reg_n_0_[11]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.259 r  level_inst/bee15/timer_reg[8]_i_1__33/CO[3]
                         net (fo=1, routed)           0.001     2.260    level_inst/bee15/timer_reg[8]_i_1__33_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.314 r  level_inst/bee15/timer_reg[12]_i_1__33/O[0]
                         net (fo=1, routed)           0.000     2.314    level_inst/bee15/timer_reg[12]_i_1__33_n_7
    SLICE_X39Y50         FDRE                                         r  level_inst/bee15/timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        0.857     2.394    level_inst/bee15/Clk75MHz
    SLICE_X39Y50         FDRE                                         r  level_inst/bee15/timer_reg[12]/C
                         clock pessimism             -0.280     2.114    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     2.219    level_inst/bee15/timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 level_inst/bee16/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            level_inst/bee16/timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             Clk75MHz_unbuff
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk75MHz_unbuff rise@0.000ns - Clk75MHz_unbuff rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        0.566     1.823    level_inst/bee16/Clk75MHz
    SLICE_X35Y49         FDRE                                         r  level_inst/bee16/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  level_inst/bee16/timer_reg[3]/Q
                         net (fo=1, routed)           0.108     2.072    level_inst/bee16/timer_reg_n_0_[3]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.232 r  level_inst/bee16/timer_reg[0]_i_1__34/CO[3]
                         net (fo=1, routed)           0.001     2.233    level_inst/bee16/timer_reg[0]_i_1__34_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.287 r  level_inst/bee16/timer_reg[4]_i_1__34/O[0]
                         net (fo=1, routed)           0.000     2.287    level_inst/bee16/timer_reg[4]_i_1__34_n_7
    SLICE_X35Y50         FDRE                                         r  level_inst/bee16/timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        0.830     2.367    level_inst/bee16/Clk75MHz
    SLICE_X35Y50         FDRE                                         r  level_inst/bee16/timer_reg[4]/C
                         clock pessimism             -0.280     2.087    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     2.192    level_inst/bee16/timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 level_inst/bee11/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            level_inst/bee11/timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             Clk75MHz_unbuff
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk75MHz_unbuff rise@0.000ns - Clk75MHz_unbuff rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        0.588     1.845    level_inst/bee11/Clk75MHz
    SLICE_X3Y49          FDRE                                         r  level_inst/bee11/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.986 r  level_inst/bee11/timer_reg[3]/Q
                         net (fo=1, routed)           0.108     2.094    level_inst/bee11/timer_reg_n_0_[3]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.254 r  level_inst/bee11/timer_reg[0]_i_1__29/CO[3]
                         net (fo=1, routed)           0.001     2.255    level_inst/bee11/timer_reg[0]_i_1__29_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.309 r  level_inst/bee11/timer_reg[4]_i_1__29/O[0]
                         net (fo=1, routed)           0.000     2.309    level_inst/bee11/timer_reg[4]_i_1__29_n_7
    SLICE_X3Y50          FDRE                                         r  level_inst/bee11/timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        0.851     2.388    level_inst/bee11/Clk75MHz
    SLICE_X3Y50          FDRE                                         r  level_inst/bee11/timer_reg[4]/C
                         clock pessimism             -0.280     2.108    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     2.213    level_inst/bee11/timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 level_inst/bee12/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            level_inst/bee12/timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             Clk75MHz_unbuff
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk75MHz_unbuff rise@0.000ns - Clk75MHz_unbuff rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        0.588     1.845    level_inst/bee12/Clk75MHz
    SLICE_X5Y49          FDRE                                         r  level_inst/bee12/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.986 r  level_inst/bee12/timer_reg[3]/Q
                         net (fo=1, routed)           0.108     2.094    level_inst/bee12/timer_reg_n_0_[3]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.254 r  level_inst/bee12/timer_reg[0]_i_1__30/CO[3]
                         net (fo=1, routed)           0.001     2.255    level_inst/bee12/timer_reg[0]_i_1__30_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.309 r  level_inst/bee12/timer_reg[4]_i_1__30/O[0]
                         net (fo=1, routed)           0.000     2.309    level_inst/bee12/timer_reg[4]_i_1__30_n_7
    SLICE_X5Y50          FDRE                                         r  level_inst/bee12/timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        0.851     2.388    level_inst/bee12/Clk75MHz
    SLICE_X5Y50          FDRE                                         r  level_inst/bee12/timer_reg[4]/C
                         clock pessimism             -0.280     2.108    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     2.213    level_inst/bee12/timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 level_inst/dead_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            level_inst/olddead_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             Clk75MHz_unbuff
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk75MHz_unbuff rise@0.000ns - Clk75MHz_unbuff rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.231%)  route 0.296ns (67.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        0.557     1.814    level_inst/Clk75MHz
    SLICE_X21Y51         FDRE                                         r  level_inst/dead_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.955 r  level_inst/dead_reg[4]/Q
                         net (fo=22, routed)          0.296     2.251    level_inst/p_1_in33_in
    SLICE_X20Y48         FDRE                                         r  level_inst/olddead_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        0.833     2.370    level_inst/Clk75MHz
    SLICE_X20Y48         FDRE                                         r  level_inst/olddead_reg[4]/C
                         clock pessimism             -0.280     2.090    
    SLICE_X20Y48         FDRE (Hold_fdre_C_D)         0.059     2.149    level_inst/olddead_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 level_inst/bee15/timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            level_inst/bee15/timer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             Clk75MHz_unbuff
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk75MHz_unbuff rise@0.000ns - Clk75MHz_unbuff rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        0.593     1.850    level_inst/bee15/Clk75MHz
    SLICE_X39Y49         FDRE                                         r  level_inst/bee15/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.991 r  level_inst/bee15/timer_reg[11]/Q
                         net (fo=1, routed)           0.108     2.099    level_inst/bee15/timer_reg_n_0_[11]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.259 r  level_inst/bee15/timer_reg[8]_i_1__33/CO[3]
                         net (fo=1, routed)           0.001     2.260    level_inst/bee15/timer_reg[8]_i_1__33_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.325 r  level_inst/bee15/timer_reg[12]_i_1__33/O[2]
                         net (fo=1, routed)           0.000     2.325    level_inst/bee15/timer_reg[12]_i_1__33_n_5
    SLICE_X39Y50         FDRE                                         r  level_inst/bee15/timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        0.857     2.394    level_inst/bee15/Clk75MHz
    SLICE_X39Y50         FDRE                                         r  level_inst/bee15/timer_reg[14]/C
                         clock pessimism             -0.280     2.114    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     2.219    level_inst/bee15/timer_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 level_inst/bee16/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            level_inst/bee16/timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             Clk75MHz_unbuff
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk75MHz_unbuff rise@0.000ns - Clk75MHz_unbuff rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        0.566     1.823    level_inst/bee16/Clk75MHz
    SLICE_X35Y49         FDRE                                         r  level_inst/bee16/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  level_inst/bee16/timer_reg[3]/Q
                         net (fo=1, routed)           0.108     2.072    level_inst/bee16/timer_reg_n_0_[3]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.232 r  level_inst/bee16/timer_reg[0]_i_1__34/CO[3]
                         net (fo=1, routed)           0.001     2.233    level_inst/bee16/timer_reg[0]_i_1__34_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.298 r  level_inst/bee16/timer_reg[4]_i_1__34/O[2]
                         net (fo=1, routed)           0.000     2.298    level_inst/bee16/timer_reg[4]_i_1__34_n_5
    SLICE_X35Y50         FDRE                                         r  level_inst/bee16/timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        0.830     2.367    level_inst/bee16/Clk75MHz
    SLICE_X35Y50         FDRE                                         r  level_inst/bee16/timer_reg[6]/C
                         clock pessimism             -0.280     2.087    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     2.192    level_inst/bee16/timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 level_inst/bee11/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            level_inst/bee11/timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             Clk75MHz_unbuff
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk75MHz_unbuff rise@0.000ns - Clk75MHz_unbuff rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        0.588     1.845    level_inst/bee11/Clk75MHz
    SLICE_X3Y49          FDRE                                         r  level_inst/bee11/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.986 r  level_inst/bee11/timer_reg[3]/Q
                         net (fo=1, routed)           0.108     2.094    level_inst/bee11/timer_reg_n_0_[3]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.254 r  level_inst/bee11/timer_reg[0]_i_1__29/CO[3]
                         net (fo=1, routed)           0.001     2.255    level_inst/bee11/timer_reg[0]_i_1__29_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.320 r  level_inst/bee11/timer_reg[4]_i_1__29/O[2]
                         net (fo=1, routed)           0.000     2.320    level_inst/bee11/timer_reg[4]_i_1__29_n_5
    SLICE_X3Y50          FDRE                                         r  level_inst/bee11/timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        0.851     2.388    level_inst/bee11/Clk75MHz
    SLICE_X3Y50          FDRE                                         r  level_inst/bee11/timer_reg[6]/C
                         clock pessimism             -0.280     2.108    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     2.213    level_inst/bee11/timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 level_inst/bee12/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            level_inst/bee12/timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk75MHz_unbuff  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             Clk75MHz_unbuff
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk75MHz_unbuff rise@0.000ns - Clk75MHz_unbuff rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        0.588     1.845    level_inst/bee12/Clk75MHz
    SLICE_X5Y49          FDRE                                         r  level_inst/bee12/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.986 r  level_inst/bee12/timer_reg[3]/Q
                         net (fo=1, routed)           0.108     2.094    level_inst/bee12/timer_reg_n_0_[3]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.254 r  level_inst/bee12/timer_reg[0]_i_1__30/CO[3]
                         net (fo=1, routed)           0.001     2.255    level_inst/bee12/timer_reg[0]_i_1__30_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.320 r  level_inst/bee12/timer_reg[4]_i_1__30/O[2]
                         net (fo=1, routed)           0.000     2.320    level_inst/bee12/timer_reg[4]_i_1__30_n_5
    SLICE_X5Y50          FDRE                                         r  level_inst/bee12/timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk75MHz_unbuff rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    CLKTree_inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    CLKTree_inst/Clk75MHz_unbuff
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  CLKTree_inst/BUFG_inst/O
                         net (fo=2465, routed)        0.851     2.388    level_inst/bee12/Clk75MHz
    SLICE_X5Y50          FDRE                                         r  level_inst/bee12/timer_reg[6]/C
                         clock pessimism             -0.280     2.108    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     2.213    level_inst/bee12/timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk75MHz_unbuff
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { CLKTree_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.333      10.441     RAMB36_X1Y1      menu_inst/logoRGB_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.333      10.441     RAMB36_X2Y13     menu_inst/logoRGB_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.333      10.441     RAMB36_X0Y14     menu_inst/logoRGB_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.333      10.441     RAMB36_X1Y10     menu_inst/logoRGB_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.333      10.441     RAMB36_X2Y12     menu_inst/logoRGB_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.333      10.441     RAMB36_X1Y2      menu_inst/logoRGB_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.333      10.441     RAMB36_X0Y13     menu_inst/logoRGB_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.333      10.441     RAMB36_X1Y9      menu_inst/logoRGB_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y33     ebene_inst/stage5RGB_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y0      menu_inst/letterA2/row_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X0Y1  CLKTree_inst/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X20Y36     level_inst/butterfly12/enemyshoot_inst/Xmove_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X22Y48     level_inst/dead_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X24Y49     level_inst/dead_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X24Y48     level_inst/dead_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X22Y48     level_inst/dead_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X23Y47     level_inst/dead_reg[34]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X23Y47     level_inst/dead_reg[35]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X24Y48     level_inst/dead_reg[36]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X23Y49     level_inst/dead_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X16Y12     level_inst/bee20/timer_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y20      level_inst/boss4/enemyshoot_inst/RGB_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y20      level_inst/boss4/enemyshoot_inst/RGB_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y20      level_inst/boss4/enemyshoot_inst/RGB_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y20      level_inst/boss4/enemyshoot_inst/RGB_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X2Y20      level_inst/boss4/enemyshoot_inst/Ymove_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y29      level_inst/bee12/enemyshoot_inst/Xmove_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y29      level_inst/bee12/enemyshoot_inst/Xmove_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y29      level_inst/bee12/enemyshoot_inst/Xmove_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X6Y29      level_inst/bee12/enemyshoot_inst/Xmove_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X3Y29      level_inst/bee12/enemyshoot_inst/Ymove_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  feedback
  To Clock:  feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         feedback
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLKTree_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  CLKTree_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  CLKTree_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  CLKTree_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  CLKTree_inst/MMCME2_BASE_inst/CLKFBOUT



