
BTL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004928  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08004a34  08004a34  00014a34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ac4  08004ac4  000200a8  2**0
                  CONTENTS
  4 .ARM          00000000  08004ac4  08004ac4  000200a8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004ac4  08004ac4  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ac4  08004ac4  00014ac4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004ac8  08004ac8  00014ac8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  08004acc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000188  200000a8  08004b74  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000230  08004b74  00020230  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bcaf  00000000  00000000  000200d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020d8  00000000  00000000  0002bd80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d90  00000000  00000000  0002de58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c88  00000000  00000000  0002ebe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019037  00000000  00000000  0002f870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010b2d  00000000  00000000  000488a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ae5b  00000000  00000000  000593d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e422f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a4c  00000000  00000000  000e4280  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000a8 	.word	0x200000a8
 8000128:	00000000 	.word	0x00000000
 800012c:	08004a1c 	.word	0x08004a1c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000ac 	.word	0x200000ac
 8000148:	08004a1c 	.word	0x08004a1c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <setGreenLed1>:
#define LED1_EN0_Pin       L1_EN0_Pin
#define LED1_EN1_GPIO_Port L1_EN1_GPIO_Port
#define LED1_EN1_Pin       L1_EN1_Pin
#endif

void setGreenLed1(){
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
#ifndef HARDWARE
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, RESET);
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
#else
	HAL_GPIO_WritePin(LED0_EN0_GPIO_Port, LED0_EN0_Pin, RESET);
 8000160:	2200      	movs	r2, #0
 8000162:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000166:	4805      	ldr	r0, [pc, #20]	; (800017c <setGreenLed1+0x20>)
 8000168:	f002 fa63 	bl	8002632 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED0_EN1_GPIO_Port, LED0_EN1_Pin, SET);
 800016c:	2201      	movs	r2, #1
 800016e:	2108      	movs	r1, #8
 8000170:	4803      	ldr	r0, [pc, #12]	; (8000180 <setGreenLed1+0x24>)
 8000172:	f002 fa5e 	bl	8002632 <HAL_GPIO_WritePin>
#endif
}
 8000176:	bf00      	nop
 8000178:	bd80      	pop	{r7, pc}
 800017a:	bf00      	nop
 800017c:	40010800 	.word	0x40010800
 8000180:	40010c00 	.word	0x40010c00

08000184 <setYellowLed1>:

void setYellowLed1(){
 8000184:	b580      	push	{r7, lr}
 8000186:	af00      	add	r7, sp, #0
#ifndef HARDWARE
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, RESET);
#else
	HAL_GPIO_WritePin(LED0_EN1_GPIO_Port, LED0_EN1_Pin, SET);
 8000188:	2201      	movs	r2, #1
 800018a:	2108      	movs	r1, #8
 800018c:	4805      	ldr	r0, [pc, #20]	; (80001a4 <setYellowLed1+0x20>)
 800018e:	f002 fa50 	bl	8002632 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED0_EN0_GPIO_Port, LED0_EN0_Pin, SET);
 8000192:	2201      	movs	r2, #1
 8000194:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000198:	4803      	ldr	r0, [pc, #12]	; (80001a8 <setYellowLed1+0x24>)
 800019a:	f002 fa4a 	bl	8002632 <HAL_GPIO_WritePin>
#endif
}
 800019e:	bf00      	nop
 80001a0:	bd80      	pop	{r7, pc}
 80001a2:	bf00      	nop
 80001a4:	40010c00 	.word	0x40010c00
 80001a8:	40010800 	.word	0x40010800

080001ac <setRedLed1>:

void setRedLed1(){
 80001ac:	b580      	push	{r7, lr}
 80001ae:	af00      	add	r7, sp, #0
#ifndef HARDWARE
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, RESET);
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
#else
	HAL_GPIO_WritePin(LED0_EN1_GPIO_Port, LED0_EN1_Pin, RESET);
 80001b0:	2200      	movs	r2, #0
 80001b2:	2108      	movs	r1, #8
 80001b4:	4805      	ldr	r0, [pc, #20]	; (80001cc <setRedLed1+0x20>)
 80001b6:	f002 fa3c 	bl	8002632 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED0_EN0_GPIO_Port, LED0_EN0_Pin, SET);
 80001ba:	2201      	movs	r2, #1
 80001bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <setRedLed1+0x24>)
 80001c2:	f002 fa36 	bl	8002632 <HAL_GPIO_WritePin>
#endif
}
 80001c6:	bf00      	nop
 80001c8:	bd80      	pop	{r7, pc}
 80001ca:	bf00      	nop
 80001cc:	40010c00 	.word	0x40010c00
 80001d0:	40010800 	.word	0x40010800

080001d4 <setGreenLed2>:

void setGreenLed2(){
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
#ifndef HARDWARE
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, RESET);
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
#else
	HAL_GPIO_WritePin(LED1_EN0_GPIO_Port, LED1_EN0_Pin, RESET);
 80001d8:	2200      	movs	r2, #0
 80001da:	2120      	movs	r1, #32
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <setGreenLed2+0x1c>)
 80001de:	f002 fa28 	bl	8002632 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED1_EN1_GPIO_Port, LED1_EN1_Pin, SET);
 80001e2:	2201      	movs	r2, #1
 80001e4:	2110      	movs	r1, #16
 80001e6:	4802      	ldr	r0, [pc, #8]	; (80001f0 <setGreenLed2+0x1c>)
 80001e8:	f002 fa23 	bl	8002632 <HAL_GPIO_WritePin>
#endif
}
 80001ec:	bf00      	nop
 80001ee:	bd80      	pop	{r7, pc}
 80001f0:	40010c00 	.word	0x40010c00

080001f4 <setYellowLed2>:

void setYellowLed2(){
 80001f4:	b580      	push	{r7, lr}
 80001f6:	af00      	add	r7, sp, #0
#ifndef HARDWARE
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, RESET);
#else
	HAL_GPIO_WritePin(LED1_EN1_GPIO_Port, LED1_EN1_Pin, SET);
 80001f8:	2201      	movs	r2, #1
 80001fa:	2110      	movs	r1, #16
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <setYellowLed2+0x1c>)
 80001fe:	f002 fa18 	bl	8002632 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED1_EN0_GPIO_Port, LED1_EN0_Pin, SET);
 8000202:	2201      	movs	r2, #1
 8000204:	2120      	movs	r1, #32
 8000206:	4802      	ldr	r0, [pc, #8]	; (8000210 <setYellowLed2+0x1c>)
 8000208:	f002 fa13 	bl	8002632 <HAL_GPIO_WritePin>
#endif
}
 800020c:	bf00      	nop
 800020e:	bd80      	pop	{r7, pc}
 8000210:	40010c00 	.word	0x40010c00

08000214 <setRedLed2>:

void setRedLed2(){
 8000214:	b580      	push	{r7, lr}
 8000216:	af00      	add	r7, sp, #0
#ifndef HARDWARE
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, RESET);
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
#else
	HAL_GPIO_WritePin(LED1_EN1_GPIO_Port, LED1_EN1_Pin, RESET);
 8000218:	2200      	movs	r2, #0
 800021a:	2110      	movs	r1, #16
 800021c:	4804      	ldr	r0, [pc, #16]	; (8000230 <setRedLed2+0x1c>)
 800021e:	f002 fa08 	bl	8002632 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED1_EN0_GPIO_Port, LED1_EN0_Pin, SET);
 8000222:	2201      	movs	r2, #1
 8000224:	2120      	movs	r1, #32
 8000226:	4802      	ldr	r0, [pc, #8]	; (8000230 <setRedLed2+0x1c>)
 8000228:	f002 fa03 	bl	8002632 <HAL_GPIO_WritePin>
#endif
}
 800022c:	bf00      	nop
 800022e:	bd80      	pop	{r7, pc}
 8000230:	40010c00 	.word	0x40010c00

08000234 <clearAllLed>:

void clearAllLed(){
 8000234:	b580      	push	{r7, lr}
 8000236:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED0_EN1_GPIO_Port, LED0_EN1_Pin, RESET);
 8000238:	2200      	movs	r2, #0
 800023a:	2108      	movs	r1, #8
 800023c:	480a      	ldr	r0, [pc, #40]	; (8000268 <clearAllLed+0x34>)
 800023e:	f002 f9f8 	bl	8002632 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED0_EN0_GPIO_Port, LED0_EN0_Pin, RESET);
 8000242:	2200      	movs	r2, #0
 8000244:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000248:	4808      	ldr	r0, [pc, #32]	; (800026c <clearAllLed+0x38>)
 800024a:	f002 f9f2 	bl	8002632 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED1_EN1_GPIO_Port, LED1_EN1_Pin, RESET);
 800024e:	2200      	movs	r2, #0
 8000250:	2110      	movs	r1, #16
 8000252:	4805      	ldr	r0, [pc, #20]	; (8000268 <clearAllLed+0x34>)
 8000254:	f002 f9ed 	bl	8002632 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED1_EN0_GPIO_Port, LED1_EN0_Pin, RESET);
 8000258:	2200      	movs	r2, #0
 800025a:	2120      	movs	r1, #32
 800025c:	4802      	ldr	r0, [pc, #8]	; (8000268 <clearAllLed+0x34>)
 800025e:	f002 f9e8 	bl	8002632 <HAL_GPIO_WritePin>
}
 8000262:	bf00      	nop
 8000264:	bd80      	pop	{r7, pc}
 8000266:	bf00      	nop
 8000268:	40010c00 	.word	0x40010c00
 800026c:	40010800 	.word	0x40010800

08000270 <toggleRed1>:

void toggleRed1(){
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
	if(state == 1){
 8000274:	4b06      	ldr	r3, [pc, #24]	; (8000290 <toggleRed1+0x20>)
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	2b01      	cmp	r3, #1
 800027a:	d105      	bne.n	8000288 <toggleRed1+0x18>
		setRedLed1();
 800027c:	f7ff ff96 	bl	80001ac <setRedLed1>
		state = 0;
 8000280:	4b03      	ldr	r3, [pc, #12]	; (8000290 <toggleRed1+0x20>)
 8000282:	2200      	movs	r2, #0
 8000284:	601a      	str	r2, [r3, #0]
		return;
 8000286:	e002      	b.n	800028e <toggleRed1+0x1e>
	}
	state = 1;
 8000288:	4b01      	ldr	r3, [pc, #4]	; (8000290 <toggleRed1+0x20>)
 800028a:	2201      	movs	r2, #1
 800028c:	601a      	str	r2, [r3, #0]
}
 800028e:	bd80      	pop	{r7, pc}
 8000290:	200000d4 	.word	0x200000d4

08000294 <toggleYellow1>:
void toggleYellow1(){
 8000294:	b580      	push	{r7, lr}
 8000296:	af00      	add	r7, sp, #0
	if(state == 1){
 8000298:	4b06      	ldr	r3, [pc, #24]	; (80002b4 <toggleYellow1+0x20>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	2b01      	cmp	r3, #1
 800029e:	d105      	bne.n	80002ac <toggleYellow1+0x18>
		setYellowLed1();
 80002a0:	f7ff ff70 	bl	8000184 <setYellowLed1>
		state = 0;
 80002a4:	4b03      	ldr	r3, [pc, #12]	; (80002b4 <toggleYellow1+0x20>)
 80002a6:	2200      	movs	r2, #0
 80002a8:	601a      	str	r2, [r3, #0]
		return;
 80002aa:	e002      	b.n	80002b2 <toggleYellow1+0x1e>
	}
	state = 1;
 80002ac:	4b01      	ldr	r3, [pc, #4]	; (80002b4 <toggleYellow1+0x20>)
 80002ae:	2201      	movs	r2, #1
 80002b0:	601a      	str	r2, [r3, #0]
}
 80002b2:	bd80      	pop	{r7, pc}
 80002b4:	200000d4 	.word	0x200000d4

080002b8 <toggleGreen1>:
void toggleGreen1(){
 80002b8:	b580      	push	{r7, lr}
 80002ba:	af00      	add	r7, sp, #0
	if(state == 1){
 80002bc:	4b06      	ldr	r3, [pc, #24]	; (80002d8 <toggleGreen1+0x20>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	2b01      	cmp	r3, #1
 80002c2:	d105      	bne.n	80002d0 <toggleGreen1+0x18>
		setGreenLed1();
 80002c4:	f7ff ff4a 	bl	800015c <setGreenLed1>
		state = 0;
 80002c8:	4b03      	ldr	r3, [pc, #12]	; (80002d8 <toggleGreen1+0x20>)
 80002ca:	2200      	movs	r2, #0
 80002cc:	601a      	str	r2, [r3, #0]
		return;
 80002ce:	e002      	b.n	80002d6 <toggleGreen1+0x1e>
	}
	state = 1;
 80002d0:	4b01      	ldr	r3, [pc, #4]	; (80002d8 <toggleGreen1+0x20>)
 80002d2:	2201      	movs	r2, #1
 80002d4:	601a      	str	r2, [r3, #0]
}
 80002d6:	bd80      	pop	{r7, pc}
 80002d8:	200000d4 	.word	0x200000d4

080002dc <toggleRed2>:

void toggleRed2(){
 80002dc:	b580      	push	{r7, lr}
 80002de:	af00      	add	r7, sp, #0
	if(state2 == 1){
 80002e0:	4b06      	ldr	r3, [pc, #24]	; (80002fc <toggleRed2+0x20>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	2b01      	cmp	r3, #1
 80002e6:	d105      	bne.n	80002f4 <toggleRed2+0x18>
		setRedLed2();
 80002e8:	f7ff ff94 	bl	8000214 <setRedLed2>
		state2 = 0;
 80002ec:	4b03      	ldr	r3, [pc, #12]	; (80002fc <toggleRed2+0x20>)
 80002ee:	2200      	movs	r2, #0
 80002f0:	601a      	str	r2, [r3, #0]
		return;
 80002f2:	e002      	b.n	80002fa <toggleRed2+0x1e>
	}
	state2 = 1;
 80002f4:	4b01      	ldr	r3, [pc, #4]	; (80002fc <toggleRed2+0x20>)
 80002f6:	2201      	movs	r2, #1
 80002f8:	601a      	str	r2, [r3, #0]
}
 80002fa:	bd80      	pop	{r7, pc}
 80002fc:	200000d8 	.word	0x200000d8

08000300 <toggleYellow2>:
void toggleYellow2(){
 8000300:	b580      	push	{r7, lr}
 8000302:	af00      	add	r7, sp, #0
	if(state2 == 1){
 8000304:	4b06      	ldr	r3, [pc, #24]	; (8000320 <toggleYellow2+0x20>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	2b01      	cmp	r3, #1
 800030a:	d105      	bne.n	8000318 <toggleYellow2+0x18>
		setYellowLed2();
 800030c:	f7ff ff72 	bl	80001f4 <setYellowLed2>
		state2 = 0;
 8000310:	4b03      	ldr	r3, [pc, #12]	; (8000320 <toggleYellow2+0x20>)
 8000312:	2200      	movs	r2, #0
 8000314:	601a      	str	r2, [r3, #0]
		return;
 8000316:	e002      	b.n	800031e <toggleYellow2+0x1e>
	}
	state2 = 1;
 8000318:	4b01      	ldr	r3, [pc, #4]	; (8000320 <toggleYellow2+0x20>)
 800031a:	2201      	movs	r2, #1
 800031c:	601a      	str	r2, [r3, #0]
}
 800031e:	bd80      	pop	{r7, pc}
 8000320:	200000d8 	.word	0x200000d8

08000324 <toggleGreen2>:
void toggleGreen2(){
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0
	if(state2 == 1){
 8000328:	4b06      	ldr	r3, [pc, #24]	; (8000344 <toggleGreen2+0x20>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	2b01      	cmp	r3, #1
 800032e:	d105      	bne.n	800033c <toggleGreen2+0x18>
		setGreenLed2();
 8000330:	f7ff ff50 	bl	80001d4 <setGreenLed2>
		state2 = 0;
 8000334:	4b03      	ldr	r3, [pc, #12]	; (8000344 <toggleGreen2+0x20>)
 8000336:	2200      	movs	r2, #0
 8000338:	601a      	str	r2, [r3, #0]
		return;
 800033a:	e002      	b.n	8000342 <toggleGreen2+0x1e>
	}
	state2 = 1;
 800033c:	4b01      	ldr	r3, [pc, #4]	; (8000344 <toggleGreen2+0x20>)
 800033e:	2201      	movs	r2, #1
 8000340:	601a      	str	r2, [r3, #0]
}
 8000342:	bd80      	pop	{r7, pc}
 8000344:	200000d8 	.word	0x200000d8

08000348 <fsm1_automatic_run>:
 *      Author: PC
 */

#include "fsm_automatic.h"

void fsm1_automatic_run() {
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0
	switch (status1) {
 800034c:	4b8d      	ldr	r3, [pc, #564]	; (8000584 <fsm1_automatic_run+0x23c>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	3b01      	subs	r3, #1
 8000352:	2b11      	cmp	r3, #17
 8000354:	f200 81fe 	bhi.w	8000754 <fsm1_automatic_run+0x40c>
 8000358:	a201      	add	r2, pc, #4	; (adr r2, 8000360 <fsm1_automatic_run+0x18>)
 800035a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800035e:	bf00      	nop
 8000360:	080003a9 	.word	0x080003a9
 8000364:	080003e7 	.word	0x080003e7
 8000368:	080005b5 	.word	0x080005b5
 800036c:	080004b5 	.word	0x080004b5
 8000370:	08000755 	.word	0x08000755
 8000374:	08000755 	.word	0x08000755
 8000378:	08000755 	.word	0x08000755
 800037c:	08000755 	.word	0x08000755
 8000380:	08000755 	.word	0x08000755
 8000384:	08000755 	.word	0x08000755
 8000388:	08000755 	.word	0x08000755
 800038c:	08000755 	.word	0x08000755
 8000390:	08000755 	.word	0x08000755
 8000394:	08000755 	.word	0x08000755
 8000398:	08000755 	.word	0x08000755
 800039c:	08000755 	.word	0x08000755
 80003a0:	08000755 	.word	0x08000755
 80003a4:	08000681 	.word	0x08000681
	case INIT:
		//TODO
		setRedLed1();
 80003a8:	f7ff ff00 	bl	80001ac <setRedLed1>
		status1 = AUTO_RED;
 80003ac:	4b75      	ldr	r3, [pc, #468]	; (8000584 <fsm1_automatic_run+0x23c>)
 80003ae:	2202      	movs	r2, #2
 80003b0:	601a      	str	r2, [r3, #0]
		lastState1 = status1;
 80003b2:	4b74      	ldr	r3, [pc, #464]	; (8000584 <fsm1_automatic_run+0x23c>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	4a74      	ldr	r2, [pc, #464]	; (8000588 <fsm1_automatic_run+0x240>)
 80003b8:	6013      	str	r3, [r2, #0]
		setTimer1(red_duration1);
 80003ba:	4b74      	ldr	r3, [pc, #464]	; (800058c <fsm1_automatic_run+0x244>)
 80003bc:	681b      	ldr	r3, [r3, #0]
 80003be:	4618      	mov	r0, r3
 80003c0:	f001 fc50 	bl	8001c64 <setTimer1>
		setTimer3(100);
 80003c4:	2064      	movs	r0, #100	; 0x64
 80003c6:	f001 fc75 	bl	8001cb4 <setTimer3>
		timeCountdown1 = red_duration1 / 100;
 80003ca:	4b70      	ldr	r3, [pc, #448]	; (800058c <fsm1_automatic_run+0x244>)
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	4a70      	ldr	r2, [pc, #448]	; (8000590 <fsm1_automatic_run+0x248>)
 80003d0:	fb82 1203 	smull	r1, r2, r2, r3
 80003d4:	1152      	asrs	r2, r2, #5
 80003d6:	17db      	asrs	r3, r3, #31
 80003d8:	1ad3      	subs	r3, r2, r3
 80003da:	4a6e      	ldr	r2, [pc, #440]	; (8000594 <fsm1_automatic_run+0x24c>)
 80003dc:	6013      	str	r3, [r2, #0]
		mode = 1;
 80003de:	4b6e      	ldr	r3, [pc, #440]	; (8000598 <fsm1_automatic_run+0x250>)
 80003e0:	2201      	movs	r2, #1
 80003e2:	601a      	str	r2, [r3, #0]
		break;
 80003e4:	e1bf      	b.n	8000766 <fsm1_automatic_run+0x41e>

	case AUTO_RED:
		//TODO
		setRedLed1();
 80003e6:	f7ff fee1 	bl	80001ac <setRedLed1>
		mode = 1;
 80003ea:	4b6b      	ldr	r3, [pc, #428]	; (8000598 <fsm1_automatic_run+0x250>)
 80003ec:	2201      	movs	r2, #1
 80003ee:	601a      	str	r2, [r3, #0]
		if (isTimer3Expired()) {
 80003f0:	f001 fda6 	bl	8001f40 <isTimer3Expired>
 80003f4:	4603      	mov	r3, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d00c      	beq.n	8000414 <fsm1_automatic_run+0xcc>
			setTimer3(100);
 80003fa:	2064      	movs	r0, #100	; 0x64
 80003fc:	f001 fc5a 	bl	8001cb4 <setTimer3>
			timeCountdown1--;
 8000400:	4b64      	ldr	r3, [pc, #400]	; (8000594 <fsm1_automatic_run+0x24c>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	3b01      	subs	r3, #1
 8000406:	4a63      	ldr	r2, [pc, #396]	; (8000594 <fsm1_automatic_run+0x24c>)
 8000408:	6013      	str	r3, [r2, #0]
			writeMess(timeCountdown1);
 800040a:	4b62      	ldr	r3, [pc, #392]	; (8000594 <fsm1_automatic_run+0x24c>)
 800040c:	681b      	ldr	r3, [r3, #0]
 800040e:	4618      	mov	r0, r3
 8000410:	f000 ff2e 	bl	8001270 <writeMess>
		}
		if (isTimer1Expired() == 1) {
 8000414:	f001 fd70 	bl	8001ef8 <isTimer1Expired>
 8000418:	4603      	mov	r3, r0
 800041a:	2b01      	cmp	r3, #1
 800041c:	d114      	bne.n	8000448 <fsm1_automatic_run+0x100>
			setTimer1(green_duration1);
 800041e:	4b5f      	ldr	r3, [pc, #380]	; (800059c <fsm1_automatic_run+0x254>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	4618      	mov	r0, r3
 8000424:	f001 fc1e 	bl	8001c64 <setTimer1>
			status1 = AUTO_GREEN;
 8000428:	4b56      	ldr	r3, [pc, #344]	; (8000584 <fsm1_automatic_run+0x23c>)
 800042a:	2204      	movs	r2, #4
 800042c:	601a      	str	r2, [r3, #0]
			setTimer3(100);
 800042e:	2064      	movs	r0, #100	; 0x64
 8000430:	f001 fc40 	bl	8001cb4 <setTimer3>
			timeCountdown1 = green_duration1 / 100;
 8000434:	4b59      	ldr	r3, [pc, #356]	; (800059c <fsm1_automatic_run+0x254>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	4a55      	ldr	r2, [pc, #340]	; (8000590 <fsm1_automatic_run+0x248>)
 800043a:	fb82 1203 	smull	r1, r2, r2, r3
 800043e:	1152      	asrs	r2, r2, #5
 8000440:	17db      	asrs	r3, r3, #31
 8000442:	1ad3      	subs	r3, r2, r3
 8000444:	4a53      	ldr	r2, [pc, #332]	; (8000594 <fsm1_automatic_run+0x24c>)
 8000446:	6013      	str	r3, [r2, #0]
		}

		if (isButtonPressed(0)) {
 8000448:	2000      	movs	r0, #0
 800044a:	f000 fff9 	bl	8001440 <isButtonPressed>
 800044e:	4603      	mov	r3, r0
 8000450:	2b00      	cmp	r3, #0
 8000452:	d01d      	beq.n	8000490 <fsm1_automatic_run+0x148>
			clearAllLed();
 8000454:	f7ff feee 	bl	8000234 <clearAllLed>
			lastState1 = status1;
 8000458:	4b4a      	ldr	r3, [pc, #296]	; (8000584 <fsm1_automatic_run+0x23c>)
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	4a4a      	ldr	r2, [pc, #296]	; (8000588 <fsm1_automatic_run+0x240>)
 800045e:	6013      	str	r3, [r2, #0]
			lastState2 = status2;
 8000460:	4b4f      	ldr	r3, [pc, #316]	; (80005a0 <fsm1_automatic_run+0x258>)
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	4a4f      	ldr	r2, [pc, #316]	; (80005a4 <fsm1_automatic_run+0x25c>)
 8000466:	6013      	str	r3, [r2, #0]
			status1 = WAIT;
 8000468:	4b46      	ldr	r3, [pc, #280]	; (8000584 <fsm1_automatic_run+0x23c>)
 800046a:	2212      	movs	r2, #18
 800046c:	601a      	str	r2, [r3, #0]
			status2 = WAIT;
 800046e:	4b4c      	ldr	r3, [pc, #304]	; (80005a0 <fsm1_automatic_run+0x258>)
 8000470:	2212      	movs	r2, #18
 8000472:	601a      	str	r2, [r3, #0]
			status3 = MODIFY_RED1;
 8000474:	4b4c      	ldr	r3, [pc, #304]	; (80005a8 <fsm1_automatic_run+0x260>)
 8000476:	220c      	movs	r2, #12
 8000478:	601a      	str	r2, [r3, #0]
			clearTimer1();
 800047a:	f001 fc6b 	bl	8001d54 <clearTimer1>
			clearTimer2();
 800047e:	f001 fc79 	bl	8001d74 <clearTimer2>
			clearTimer3();
 8000482:	f001 fc87 	bl	8001d94 <clearTimer3>
			clearTimer4();
 8000486:	f001 fc95 	bl	8001db4 <clearTimer4>
			setTimer1(100);
 800048a:	2064      	movs	r0, #100	; 0x64
 800048c:	f001 fbea 	bl	8001c64 <setTimer1>
		}
		if (isButtonPressed(3)) {
 8000490:	2003      	movs	r0, #3
 8000492:	f000 ffd5 	bl	8001440 <isButtonPressed>
 8000496:	4603      	mov	r3, r0
 8000498:	2b00      	cmp	r3, #0
 800049a:	f000 815d 	beq.w	8000758 <fsm1_automatic_run+0x410>
			status4 = PEDESTRIAN_RUN_ALLOW;
 800049e:	4b43      	ldr	r3, [pc, #268]	; (80005ac <fsm1_automatic_run+0x264>)
 80004a0:	2213      	movs	r2, #19
 80004a2:	601a      	str	r2, [r3, #0]
			setTimer5(1000);
 80004a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004a8:	f001 fc2c 	bl	8001d04 <setTimer5>
//			writeMessage("go to buzzer");
			setTimer6(1);
 80004ac:	2001      	movs	r0, #1
 80004ae:	f001 fc3d 	bl	8001d2c <setTimer6>
		}
		break;
 80004b2:	e151      	b.n	8000758 <fsm1_automatic_run+0x410>

	case AUTO_GREEN:
		//TODO
		mode = 1;
 80004b4:	4b38      	ldr	r3, [pc, #224]	; (8000598 <fsm1_automatic_run+0x250>)
 80004b6:	2201      	movs	r2, #1
 80004b8:	601a      	str	r2, [r3, #0]
		setGreenLed1();
 80004ba:	f7ff fe4f 	bl	800015c <setGreenLed1>
		if (isTimer3Expired()) {
 80004be:	f001 fd3f 	bl	8001f40 <isTimer3Expired>
 80004c2:	4603      	mov	r3, r0
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d00c      	beq.n	80004e2 <fsm1_automatic_run+0x19a>
			setTimer3(100);
 80004c8:	2064      	movs	r0, #100	; 0x64
 80004ca:	f001 fbf3 	bl	8001cb4 <setTimer3>
			timeCountdown1--;
 80004ce:	4b31      	ldr	r3, [pc, #196]	; (8000594 <fsm1_automatic_run+0x24c>)
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	3b01      	subs	r3, #1
 80004d4:	4a2f      	ldr	r2, [pc, #188]	; (8000594 <fsm1_automatic_run+0x24c>)
 80004d6:	6013      	str	r3, [r2, #0]
			writeMess(timeCountdown1);
 80004d8:	4b2e      	ldr	r3, [pc, #184]	; (8000594 <fsm1_automatic_run+0x24c>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	4618      	mov	r0, r3
 80004de:	f000 fec7 	bl	8001270 <writeMess>
		}
		if (isTimer1Expired() == 1) {
 80004e2:	f001 fd09 	bl	8001ef8 <isTimer1Expired>
 80004e6:	4603      	mov	r3, r0
 80004e8:	2b01      	cmp	r3, #1
 80004ea:	d114      	bne.n	8000516 <fsm1_automatic_run+0x1ce>
			setTimer1(yellow_duration1);
 80004ec:	4b30      	ldr	r3, [pc, #192]	; (80005b0 <fsm1_automatic_run+0x268>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	4618      	mov	r0, r3
 80004f2:	f001 fbb7 	bl	8001c64 <setTimer1>
			status1 = AUTO_YELLOW;
 80004f6:	4b23      	ldr	r3, [pc, #140]	; (8000584 <fsm1_automatic_run+0x23c>)
 80004f8:	2203      	movs	r2, #3
 80004fa:	601a      	str	r2, [r3, #0]
			setTimer3(100);
 80004fc:	2064      	movs	r0, #100	; 0x64
 80004fe:	f001 fbd9 	bl	8001cb4 <setTimer3>
			timeCountdown1 = yellow_duration1 / 100;
 8000502:	4b2b      	ldr	r3, [pc, #172]	; (80005b0 <fsm1_automatic_run+0x268>)
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	4a22      	ldr	r2, [pc, #136]	; (8000590 <fsm1_automatic_run+0x248>)
 8000508:	fb82 1203 	smull	r1, r2, r2, r3
 800050c:	1152      	asrs	r2, r2, #5
 800050e:	17db      	asrs	r3, r3, #31
 8000510:	1ad3      	subs	r3, r2, r3
 8000512:	4a20      	ldr	r2, [pc, #128]	; (8000594 <fsm1_automatic_run+0x24c>)
 8000514:	6013      	str	r3, [r2, #0]
		}

		if (isButtonPressed(0)) {
 8000516:	2000      	movs	r0, #0
 8000518:	f000 ff92 	bl	8001440 <isButtonPressed>
 800051c:	4603      	mov	r3, r0
 800051e:	2b00      	cmp	r3, #0
 8000520:	d01d      	beq.n	800055e <fsm1_automatic_run+0x216>
			clearAllLed();
 8000522:	f7ff fe87 	bl	8000234 <clearAllLed>
			lastState1 = status1;
 8000526:	4b17      	ldr	r3, [pc, #92]	; (8000584 <fsm1_automatic_run+0x23c>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	4a17      	ldr	r2, [pc, #92]	; (8000588 <fsm1_automatic_run+0x240>)
 800052c:	6013      	str	r3, [r2, #0]
			lastState2 = status2;
 800052e:	4b1c      	ldr	r3, [pc, #112]	; (80005a0 <fsm1_automatic_run+0x258>)
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	4a1c      	ldr	r2, [pc, #112]	; (80005a4 <fsm1_automatic_run+0x25c>)
 8000534:	6013      	str	r3, [r2, #0]
			status1 = WAIT;
 8000536:	4b13      	ldr	r3, [pc, #76]	; (8000584 <fsm1_automatic_run+0x23c>)
 8000538:	2212      	movs	r2, #18
 800053a:	601a      	str	r2, [r3, #0]
			status2 = WAIT;
 800053c:	4b18      	ldr	r3, [pc, #96]	; (80005a0 <fsm1_automatic_run+0x258>)
 800053e:	2212      	movs	r2, #18
 8000540:	601a      	str	r2, [r3, #0]
			status3 = MODIFY_RED1;
 8000542:	4b19      	ldr	r3, [pc, #100]	; (80005a8 <fsm1_automatic_run+0x260>)
 8000544:	220c      	movs	r2, #12
 8000546:	601a      	str	r2, [r3, #0]
			clearTimer1();
 8000548:	f001 fc04 	bl	8001d54 <clearTimer1>
			clearTimer2();
 800054c:	f001 fc12 	bl	8001d74 <clearTimer2>
			clearTimer3();
 8000550:	f001 fc20 	bl	8001d94 <clearTimer3>
			clearTimer4();
 8000554:	f001 fc2e 	bl	8001db4 <clearTimer4>
			setTimer1(100);
 8000558:	2064      	movs	r0, #100	; 0x64
 800055a:	f001 fb83 	bl	8001c64 <setTimer1>
		}
		if (isButtonPressed(3)) {
 800055e:	2003      	movs	r0, #3
 8000560:	f000 ff6e 	bl	8001440 <isButtonPressed>
 8000564:	4603      	mov	r3, r0
 8000566:	2b00      	cmp	r3, #0
 8000568:	f000 80f8 	beq.w	800075c <fsm1_automatic_run+0x414>
			status4 = PEDESTRIAN_RUN_NOT_ALLOW;
 800056c:	4b0f      	ldr	r3, [pc, #60]	; (80005ac <fsm1_automatic_run+0x264>)
 800056e:	2214      	movs	r2, #20
 8000570:	601a      	str	r2, [r3, #0]
			setTimer5(1000);
 8000572:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000576:	f001 fbc5 	bl	8001d04 <setTimer5>
//			writeMessage("go to buzzer");
			setTimer6(1);
 800057a:	2001      	movs	r0, #1
 800057c:	f001 fbd6 	bl	8001d2c <setTimer6>
		}
		break;
 8000580:	e0ec      	b.n	800075c <fsm1_automatic_run+0x414>
 8000582:	bf00      	nop
 8000584:	20000000 	.word	0x20000000
 8000588:	20000004 	.word	0x20000004
 800058c:	20000014 	.word	0x20000014
 8000590:	51eb851f 	.word	0x51eb851f
 8000594:	200000c4 	.word	0x200000c4
 8000598:	20000030 	.word	0x20000030
 800059c:	2000001c 	.word	0x2000001c
 80005a0:	20000008 	.word	0x20000008
 80005a4:	2000000c 	.word	0x2000000c
 80005a8:	20000010 	.word	0x20000010
 80005ac:	20000034 	.word	0x20000034
 80005b0:	20000018 	.word	0x20000018

	case AUTO_YELLOW:
		//TODO
		mode = 1;
 80005b4:	4b6d      	ldr	r3, [pc, #436]	; (800076c <fsm1_automatic_run+0x424>)
 80005b6:	2201      	movs	r2, #1
 80005b8:	601a      	str	r2, [r3, #0]
		setYellowLed1();
 80005ba:	f7ff fde3 	bl	8000184 <setYellowLed1>
		if (isTimer3Expired()) {
 80005be:	f001 fcbf 	bl	8001f40 <isTimer3Expired>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d00c      	beq.n	80005e2 <fsm1_automatic_run+0x29a>
			setTimer3(100);
 80005c8:	2064      	movs	r0, #100	; 0x64
 80005ca:	f001 fb73 	bl	8001cb4 <setTimer3>
			timeCountdown1--;
 80005ce:	4b68      	ldr	r3, [pc, #416]	; (8000770 <fsm1_automatic_run+0x428>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	3b01      	subs	r3, #1
 80005d4:	4a66      	ldr	r2, [pc, #408]	; (8000770 <fsm1_automatic_run+0x428>)
 80005d6:	6013      	str	r3, [r2, #0]
			writeMess(timeCountdown1);
 80005d8:	4b65      	ldr	r3, [pc, #404]	; (8000770 <fsm1_automatic_run+0x428>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4618      	mov	r0, r3
 80005de:	f000 fe47 	bl	8001270 <writeMess>
		}
		if (isTimer1Expired() == 1) {
 80005e2:	f001 fc89 	bl	8001ef8 <isTimer1Expired>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b01      	cmp	r3, #1
 80005ea:	d114      	bne.n	8000616 <fsm1_automatic_run+0x2ce>
			setTimer1(red_duration1);
 80005ec:	4b61      	ldr	r3, [pc, #388]	; (8000774 <fsm1_automatic_run+0x42c>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	4618      	mov	r0, r3
 80005f2:	f001 fb37 	bl	8001c64 <setTimer1>
			status1 = AUTO_RED;
 80005f6:	4b60      	ldr	r3, [pc, #384]	; (8000778 <fsm1_automatic_run+0x430>)
 80005f8:	2202      	movs	r2, #2
 80005fa:	601a      	str	r2, [r3, #0]
			setTimer3(100);
 80005fc:	2064      	movs	r0, #100	; 0x64
 80005fe:	f001 fb59 	bl	8001cb4 <setTimer3>
			timeCountdown1 = red_duration1 / 100;
 8000602:	4b5c      	ldr	r3, [pc, #368]	; (8000774 <fsm1_automatic_run+0x42c>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	4a5d      	ldr	r2, [pc, #372]	; (800077c <fsm1_automatic_run+0x434>)
 8000608:	fb82 1203 	smull	r1, r2, r2, r3
 800060c:	1152      	asrs	r2, r2, #5
 800060e:	17db      	asrs	r3, r3, #31
 8000610:	1ad3      	subs	r3, r2, r3
 8000612:	4a57      	ldr	r2, [pc, #348]	; (8000770 <fsm1_automatic_run+0x428>)
 8000614:	6013      	str	r3, [r2, #0]
		}

		if (isButtonPressed(0)) {
 8000616:	2000      	movs	r0, #0
 8000618:	f000 ff12 	bl	8001440 <isButtonPressed>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d01d      	beq.n	800065e <fsm1_automatic_run+0x316>
			clearAllLed();
 8000622:	f7ff fe07 	bl	8000234 <clearAllLed>
			lastState1 = status1;
 8000626:	4b54      	ldr	r3, [pc, #336]	; (8000778 <fsm1_automatic_run+0x430>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	4a55      	ldr	r2, [pc, #340]	; (8000780 <fsm1_automatic_run+0x438>)
 800062c:	6013      	str	r3, [r2, #0]
			lastState2 = status2;
 800062e:	4b55      	ldr	r3, [pc, #340]	; (8000784 <fsm1_automatic_run+0x43c>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4a55      	ldr	r2, [pc, #340]	; (8000788 <fsm1_automatic_run+0x440>)
 8000634:	6013      	str	r3, [r2, #0]
			status1 = WAIT;
 8000636:	4b50      	ldr	r3, [pc, #320]	; (8000778 <fsm1_automatic_run+0x430>)
 8000638:	2212      	movs	r2, #18
 800063a:	601a      	str	r2, [r3, #0]
			status2 = WAIT;
 800063c:	4b51      	ldr	r3, [pc, #324]	; (8000784 <fsm1_automatic_run+0x43c>)
 800063e:	2212      	movs	r2, #18
 8000640:	601a      	str	r2, [r3, #0]
			status3 = MODIFY_RED1;
 8000642:	4b52      	ldr	r3, [pc, #328]	; (800078c <fsm1_automatic_run+0x444>)
 8000644:	220c      	movs	r2, #12
 8000646:	601a      	str	r2, [r3, #0]
			clearTimer1();
 8000648:	f001 fb84 	bl	8001d54 <clearTimer1>
			clearTimer2();
 800064c:	f001 fb92 	bl	8001d74 <clearTimer2>
			clearTimer3();
 8000650:	f001 fba0 	bl	8001d94 <clearTimer3>
			clearTimer4();
 8000654:	f001 fbae 	bl	8001db4 <clearTimer4>
			setTimer1(100);
 8000658:	2064      	movs	r0, #100	; 0x64
 800065a:	f001 fb03 	bl	8001c64 <setTimer1>
		}
		if (isButtonPressed(3)) {
 800065e:	2003      	movs	r0, #3
 8000660:	f000 feee 	bl	8001440 <isButtonPressed>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d07a      	beq.n	8000760 <fsm1_automatic_run+0x418>
			status4 = PEDESTRIAN_RUN_NOT_ALLOW;
 800066a:	4b49      	ldr	r3, [pc, #292]	; (8000790 <fsm1_automatic_run+0x448>)
 800066c:	2214      	movs	r2, #20
 800066e:	601a      	str	r2, [r3, #0]
			setTimer5(1000);
 8000670:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000674:	f001 fb46 	bl	8001d04 <setTimer5>
//			writeMessage("go to buzzer");
			setTimer6(1);
 8000678:	2001      	movs	r0, #1
 800067a:	f001 fb57 	bl	8001d2c <setTimer6>
		}
		break;
 800067e:	e06f      	b.n	8000760 <fsm1_automatic_run+0x418>

	case WAIT:
		if (lastState1 == AUTO_RED && returnFlag1) {
 8000680:	4b3f      	ldr	r3, [pc, #252]	; (8000780 <fsm1_automatic_run+0x438>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	2b02      	cmp	r3, #2
 8000686:	d11e      	bne.n	80006c6 <fsm1_automatic_run+0x37e>
 8000688:	4b42      	ldr	r3, [pc, #264]	; (8000794 <fsm1_automatic_run+0x44c>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d01a      	beq.n	80006c6 <fsm1_automatic_run+0x37e>
			clearAllLed();
 8000690:	f7ff fdd0 	bl	8000234 <clearAllLed>
			status1 = lastState1;
 8000694:	4b3a      	ldr	r3, [pc, #232]	; (8000780 <fsm1_automatic_run+0x438>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a37      	ldr	r2, [pc, #220]	; (8000778 <fsm1_automatic_run+0x430>)
 800069a:	6013      	str	r3, [r2, #0]
			returnFlag1 = 0;
 800069c:	4b3d      	ldr	r3, [pc, #244]	; (8000794 <fsm1_automatic_run+0x44c>)
 800069e:	2200      	movs	r2, #0
 80006a0:	601a      	str	r2, [r3, #0]
			setTimer3(100);
 80006a2:	2064      	movs	r0, #100	; 0x64
 80006a4:	f001 fb06 	bl	8001cb4 <setTimer3>
			setTimer1(red_duration1);
 80006a8:	4b32      	ldr	r3, [pc, #200]	; (8000774 <fsm1_automatic_run+0x42c>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4618      	mov	r0, r3
 80006ae:	f001 fad9 	bl	8001c64 <setTimer1>
			timeCountdown1 = red_duration1 / 100;
 80006b2:	4b30      	ldr	r3, [pc, #192]	; (8000774 <fsm1_automatic_run+0x42c>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	4a31      	ldr	r2, [pc, #196]	; (800077c <fsm1_automatic_run+0x434>)
 80006b8:	fb82 1203 	smull	r1, r2, r2, r3
 80006bc:	1152      	asrs	r2, r2, #5
 80006be:	17db      	asrs	r3, r3, #31
 80006c0:	1ad3      	subs	r3, r2, r3
 80006c2:	4a2b      	ldr	r2, [pc, #172]	; (8000770 <fsm1_automatic_run+0x428>)
 80006c4:	6013      	str	r3, [r2, #0]
		}
		if (lastState1 == AUTO_GREEN && returnFlag1) {
 80006c6:	4b2e      	ldr	r3, [pc, #184]	; (8000780 <fsm1_automatic_run+0x438>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	2b04      	cmp	r3, #4
 80006cc:	d11e      	bne.n	800070c <fsm1_automatic_run+0x3c4>
 80006ce:	4b31      	ldr	r3, [pc, #196]	; (8000794 <fsm1_automatic_run+0x44c>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d01a      	beq.n	800070c <fsm1_automatic_run+0x3c4>
			returnFlag1 = 0;
 80006d6:	4b2f      	ldr	r3, [pc, #188]	; (8000794 <fsm1_automatic_run+0x44c>)
 80006d8:	2200      	movs	r2, #0
 80006da:	601a      	str	r2, [r3, #0]
			status1 = lastState1;
 80006dc:	4b28      	ldr	r3, [pc, #160]	; (8000780 <fsm1_automatic_run+0x438>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	4a25      	ldr	r2, [pc, #148]	; (8000778 <fsm1_automatic_run+0x430>)
 80006e2:	6013      	str	r3, [r2, #0]
			clearAllLed();
 80006e4:	f7ff fda6 	bl	8000234 <clearAllLed>
			setTimer3(100);
 80006e8:	2064      	movs	r0, #100	; 0x64
 80006ea:	f001 fae3 	bl	8001cb4 <setTimer3>
			setTimer1(green_duration1);
 80006ee:	4b2a      	ldr	r3, [pc, #168]	; (8000798 <fsm1_automatic_run+0x450>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	4618      	mov	r0, r3
 80006f4:	f001 fab6 	bl	8001c64 <setTimer1>
			timeCountdown1 = green_duration1 / 100;
 80006f8:	4b27      	ldr	r3, [pc, #156]	; (8000798 <fsm1_automatic_run+0x450>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a1f      	ldr	r2, [pc, #124]	; (800077c <fsm1_automatic_run+0x434>)
 80006fe:	fb82 1203 	smull	r1, r2, r2, r3
 8000702:	1152      	asrs	r2, r2, #5
 8000704:	17db      	asrs	r3, r3, #31
 8000706:	1ad3      	subs	r3, r2, r3
 8000708:	4a19      	ldr	r2, [pc, #100]	; (8000770 <fsm1_automatic_run+0x428>)
 800070a:	6013      	str	r3, [r2, #0]
		}
		if (lastState1 == AUTO_YELLOW && returnFlag1) {
 800070c:	4b1c      	ldr	r3, [pc, #112]	; (8000780 <fsm1_automatic_run+0x438>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	2b03      	cmp	r3, #3
 8000712:	d127      	bne.n	8000764 <fsm1_automatic_run+0x41c>
 8000714:	4b1f      	ldr	r3, [pc, #124]	; (8000794 <fsm1_automatic_run+0x44c>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	2b00      	cmp	r3, #0
 800071a:	d023      	beq.n	8000764 <fsm1_automatic_run+0x41c>
			returnFlag1 = 0;
 800071c:	4b1d      	ldr	r3, [pc, #116]	; (8000794 <fsm1_automatic_run+0x44c>)
 800071e:	2200      	movs	r2, #0
 8000720:	601a      	str	r2, [r3, #0]
			status1 = lastState1;
 8000722:	4b17      	ldr	r3, [pc, #92]	; (8000780 <fsm1_automatic_run+0x438>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	4a14      	ldr	r2, [pc, #80]	; (8000778 <fsm1_automatic_run+0x430>)
 8000728:	6013      	str	r3, [r2, #0]
			clearAllLed();
 800072a:	f7ff fd83 	bl	8000234 <clearAllLed>
			setTimer3(100);
 800072e:	2064      	movs	r0, #100	; 0x64
 8000730:	f001 fac0 	bl	8001cb4 <setTimer3>
			setTimer1(yellow_duration1);
 8000734:	4b19      	ldr	r3, [pc, #100]	; (800079c <fsm1_automatic_run+0x454>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4618      	mov	r0, r3
 800073a:	f001 fa93 	bl	8001c64 <setTimer1>
			timeCountdown1 = yellow_duration1 / 100;
 800073e:	4b17      	ldr	r3, [pc, #92]	; (800079c <fsm1_automatic_run+0x454>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	4a0e      	ldr	r2, [pc, #56]	; (800077c <fsm1_automatic_run+0x434>)
 8000744:	fb82 1203 	smull	r1, r2, r2, r3
 8000748:	1152      	asrs	r2, r2, #5
 800074a:	17db      	asrs	r3, r3, #31
 800074c:	1ad3      	subs	r3, r2, r3
 800074e:	4a08      	ldr	r2, [pc, #32]	; (8000770 <fsm1_automatic_run+0x428>)
 8000750:	6013      	str	r3, [r2, #0]
		}
		break;
 8000752:	e007      	b.n	8000764 <fsm1_automatic_run+0x41c>
	default:
		break;
 8000754:	bf00      	nop
 8000756:	e006      	b.n	8000766 <fsm1_automatic_run+0x41e>
		break;
 8000758:	bf00      	nop
 800075a:	e004      	b.n	8000766 <fsm1_automatic_run+0x41e>
		break;
 800075c:	bf00      	nop
 800075e:	e002      	b.n	8000766 <fsm1_automatic_run+0x41e>
		break;
 8000760:	bf00      	nop
 8000762:	e000      	b.n	8000766 <fsm1_automatic_run+0x41e>
		break;
 8000764:	bf00      	nop
	}
}
 8000766:	bf00      	nop
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	20000030 	.word	0x20000030
 8000770:	200000c4 	.word	0x200000c4
 8000774:	20000014 	.word	0x20000014
 8000778:	20000000 	.word	0x20000000
 800077c:	51eb851f 	.word	0x51eb851f
 8000780:	20000004 	.word	0x20000004
 8000784:	20000008 	.word	0x20000008
 8000788:	2000000c 	.word	0x2000000c
 800078c:	20000010 	.word	0x20000010
 8000790:	20000034 	.word	0x20000034
 8000794:	200000cc 	.word	0x200000cc
 8000798:	2000001c 	.word	0x2000001c
 800079c:	20000018 	.word	0x20000018

080007a0 <fsm2_automatic_run>:

void fsm2_automatic_run() {
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
	switch (status2) {
 80007a4:	4ba1      	ldr	r3, [pc, #644]	; (8000a2c <fsm2_automatic_run+0x28c>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	3b01      	subs	r3, #1
 80007aa:	2b11      	cmp	r3, #17
 80007ac:	f200 81be 	bhi.w	8000b2c <fsm2_automatic_run+0x38c>
 80007b0:	a201      	add	r2, pc, #4	; (adr r2, 80007b8 <fsm2_automatic_run+0x18>)
 80007b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007b6:	bf00      	nop
 80007b8:	08000801 	.word	0x08000801
 80007bc:	0800083f 	.word	0x0800083f
 80007c0:	08000987 	.word	0x08000987
 80007c4:	080008e3 	.word	0x080008e3
 80007c8:	08000b2d 	.word	0x08000b2d
 80007cc:	08000b2d 	.word	0x08000b2d
 80007d0:	08000b2d 	.word	0x08000b2d
 80007d4:	08000b2d 	.word	0x08000b2d
 80007d8:	08000b2d 	.word	0x08000b2d
 80007dc:	08000b2d 	.word	0x08000b2d
 80007e0:	08000b2d 	.word	0x08000b2d
 80007e4:	08000b2d 	.word	0x08000b2d
 80007e8:	08000b2d 	.word	0x08000b2d
 80007ec:	08000b2d 	.word	0x08000b2d
 80007f0:	08000b2d 	.word	0x08000b2d
 80007f4:	08000b2d 	.word	0x08000b2d
 80007f8:	08000b2d 	.word	0x08000b2d
 80007fc:	08000a59 	.word	0x08000a59
	case INIT:
		//TODO
		setGreenLed2();
 8000800:	f7ff fce8 	bl	80001d4 <setGreenLed2>
		status2 = AUTO_GREEN;
 8000804:	4b89      	ldr	r3, [pc, #548]	; (8000a2c <fsm2_automatic_run+0x28c>)
 8000806:	2204      	movs	r2, #4
 8000808:	601a      	str	r2, [r3, #0]
		lastState2 = status2;
 800080a:	4b88      	ldr	r3, [pc, #544]	; (8000a2c <fsm2_automatic_run+0x28c>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	4a88      	ldr	r2, [pc, #544]	; (8000a30 <fsm2_automatic_run+0x290>)
 8000810:	6013      	str	r3, [r2, #0]
		setTimer2(green_duration2);
 8000812:	4b88      	ldr	r3, [pc, #544]	; (8000a34 <fsm2_automatic_run+0x294>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4618      	mov	r0, r3
 8000818:	f001 fa38 	bl	8001c8c <setTimer2>
		setTimer4(100);
 800081c:	2064      	movs	r0, #100	; 0x64
 800081e:	f001 fa5d 	bl	8001cdc <setTimer4>
		timeCountdown2 = green_duration2 / 100;
 8000822:	4b84      	ldr	r3, [pc, #528]	; (8000a34 <fsm2_automatic_run+0x294>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	4a84      	ldr	r2, [pc, #528]	; (8000a38 <fsm2_automatic_run+0x298>)
 8000828:	fb82 1203 	smull	r1, r2, r2, r3
 800082c:	1152      	asrs	r2, r2, #5
 800082e:	17db      	asrs	r3, r3, #31
 8000830:	1ad3      	subs	r3, r2, r3
 8000832:	4a82      	ldr	r2, [pc, #520]	; (8000a3c <fsm2_automatic_run+0x29c>)
 8000834:	6013      	str	r3, [r2, #0]
		mode = 1;
 8000836:	4b82      	ldr	r3, [pc, #520]	; (8000a40 <fsm2_automatic_run+0x2a0>)
 8000838:	2201      	movs	r2, #1
 800083a:	601a      	str	r2, [r3, #0]
		break;
 800083c:	e17f      	b.n	8000b3e <fsm2_automatic_run+0x39e>

	case AUTO_RED:
		//TODO
		setRedLed2();
 800083e:	f7ff fce9 	bl	8000214 <setRedLed2>
		mode = 1;
 8000842:	4b7f      	ldr	r3, [pc, #508]	; (8000a40 <fsm2_automatic_run+0x2a0>)
 8000844:	2201      	movs	r2, #1
 8000846:	601a      	str	r2, [r3, #0]
		if (isTimer4Expired()) {
 8000848:	f001 fb8c 	bl	8001f64 <isTimer4Expired>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d007      	beq.n	8000862 <fsm2_automatic_run+0xc2>
			setTimer4(100);
 8000852:	2064      	movs	r0, #100	; 0x64
 8000854:	f001 fa42 	bl	8001cdc <setTimer4>
			timeCountdown2--;
 8000858:	4b78      	ldr	r3, [pc, #480]	; (8000a3c <fsm2_automatic_run+0x29c>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	3b01      	subs	r3, #1
 800085e:	4a77      	ldr	r2, [pc, #476]	; (8000a3c <fsm2_automatic_run+0x29c>)
 8000860:	6013      	str	r3, [r2, #0]
		}
		if (isTimer2Expired() == 1) {
 8000862:	f001 fb5b 	bl	8001f1c <isTimer2Expired>
 8000866:	4603      	mov	r3, r0
 8000868:	2b01      	cmp	r3, #1
 800086a:	d114      	bne.n	8000896 <fsm2_automatic_run+0xf6>
			setTimer2(green_duration2);
 800086c:	4b71      	ldr	r3, [pc, #452]	; (8000a34 <fsm2_automatic_run+0x294>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4618      	mov	r0, r3
 8000872:	f001 fa0b 	bl	8001c8c <setTimer2>
			status2 = AUTO_GREEN;
 8000876:	4b6d      	ldr	r3, [pc, #436]	; (8000a2c <fsm2_automatic_run+0x28c>)
 8000878:	2204      	movs	r2, #4
 800087a:	601a      	str	r2, [r3, #0]
			setTimer4(100);
 800087c:	2064      	movs	r0, #100	; 0x64
 800087e:	f001 fa2d 	bl	8001cdc <setTimer4>
			timeCountdown2 = green_duration2 / 100;
 8000882:	4b6c      	ldr	r3, [pc, #432]	; (8000a34 <fsm2_automatic_run+0x294>)
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	4a6c      	ldr	r2, [pc, #432]	; (8000a38 <fsm2_automatic_run+0x298>)
 8000888:	fb82 1203 	smull	r1, r2, r2, r3
 800088c:	1152      	asrs	r2, r2, #5
 800088e:	17db      	asrs	r3, r3, #31
 8000890:	1ad3      	subs	r3, r2, r3
 8000892:	4a6a      	ldr	r2, [pc, #424]	; (8000a3c <fsm2_automatic_run+0x29c>)
 8000894:	6013      	str	r3, [r2, #0]
		}

		if (isButtonPressed(0)) {
 8000896:	2000      	movs	r0, #0
 8000898:	f000 fdd2 	bl	8001440 <isButtonPressed>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	f000 8146 	beq.w	8000b30 <fsm2_automatic_run+0x390>
			clearAllLed();
 80008a4:	f7ff fcc6 	bl	8000234 <clearAllLed>
			lastState1 = status1;
 80008a8:	4b66      	ldr	r3, [pc, #408]	; (8000a44 <fsm2_automatic_run+0x2a4>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4a66      	ldr	r2, [pc, #408]	; (8000a48 <fsm2_automatic_run+0x2a8>)
 80008ae:	6013      	str	r3, [r2, #0]
			lastState2 = status2;
 80008b0:	4b5e      	ldr	r3, [pc, #376]	; (8000a2c <fsm2_automatic_run+0x28c>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	4a5e      	ldr	r2, [pc, #376]	; (8000a30 <fsm2_automatic_run+0x290>)
 80008b6:	6013      	str	r3, [r2, #0]
			status1 = WAIT;
 80008b8:	4b62      	ldr	r3, [pc, #392]	; (8000a44 <fsm2_automatic_run+0x2a4>)
 80008ba:	2212      	movs	r2, #18
 80008bc:	601a      	str	r2, [r3, #0]
			status2 = WAIT;
 80008be:	4b5b      	ldr	r3, [pc, #364]	; (8000a2c <fsm2_automatic_run+0x28c>)
 80008c0:	2212      	movs	r2, #18
 80008c2:	601a      	str	r2, [r3, #0]
			status3 = MODIFY_RED1;
 80008c4:	4b61      	ldr	r3, [pc, #388]	; (8000a4c <fsm2_automatic_run+0x2ac>)
 80008c6:	220c      	movs	r2, #12
 80008c8:	601a      	str	r2, [r3, #0]
			clearTimer1();
 80008ca:	f001 fa43 	bl	8001d54 <clearTimer1>
			clearTimer2();
 80008ce:	f001 fa51 	bl	8001d74 <clearTimer2>
			clearTimer3();
 80008d2:	f001 fa5f 	bl	8001d94 <clearTimer3>
			clearTimer4();
 80008d6:	f001 fa6d 	bl	8001db4 <clearTimer4>
			setTimer1(100);
 80008da:	2064      	movs	r0, #100	; 0x64
 80008dc:	f001 f9c2 	bl	8001c64 <setTimer1>
		}
		break;
 80008e0:	e126      	b.n	8000b30 <fsm2_automatic_run+0x390>

	case AUTO_GREEN:
		//TODO
		mode = 1;
 80008e2:	4b57      	ldr	r3, [pc, #348]	; (8000a40 <fsm2_automatic_run+0x2a0>)
 80008e4:	2201      	movs	r2, #1
 80008e6:	601a      	str	r2, [r3, #0]
		setGreenLed2();
 80008e8:	f7ff fc74 	bl	80001d4 <setGreenLed2>
		if (isTimer4Expired()) {
 80008ec:	f001 fb3a 	bl	8001f64 <isTimer4Expired>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d007      	beq.n	8000906 <fsm2_automatic_run+0x166>
			setTimer4(100);
 80008f6:	2064      	movs	r0, #100	; 0x64
 80008f8:	f001 f9f0 	bl	8001cdc <setTimer4>
			timeCountdown2--;
 80008fc:	4b4f      	ldr	r3, [pc, #316]	; (8000a3c <fsm2_automatic_run+0x29c>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	3b01      	subs	r3, #1
 8000902:	4a4e      	ldr	r2, [pc, #312]	; (8000a3c <fsm2_automatic_run+0x29c>)
 8000904:	6013      	str	r3, [r2, #0]
		}
		if (isTimer2Expired() == 1) {
 8000906:	f001 fb09 	bl	8001f1c <isTimer2Expired>
 800090a:	4603      	mov	r3, r0
 800090c:	2b01      	cmp	r3, #1
 800090e:	d114      	bne.n	800093a <fsm2_automatic_run+0x19a>
			setTimer2(yellow_duration2);
 8000910:	4b4f      	ldr	r3, [pc, #316]	; (8000a50 <fsm2_automatic_run+0x2b0>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4618      	mov	r0, r3
 8000916:	f001 f9b9 	bl	8001c8c <setTimer2>
			status2 = AUTO_YELLOW;
 800091a:	4b44      	ldr	r3, [pc, #272]	; (8000a2c <fsm2_automatic_run+0x28c>)
 800091c:	2203      	movs	r2, #3
 800091e:	601a      	str	r2, [r3, #0]
			setTimer4(100);
 8000920:	2064      	movs	r0, #100	; 0x64
 8000922:	f001 f9db 	bl	8001cdc <setTimer4>
			timeCountdown2 = yellow_duration2 / 100;
 8000926:	4b4a      	ldr	r3, [pc, #296]	; (8000a50 <fsm2_automatic_run+0x2b0>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	4a43      	ldr	r2, [pc, #268]	; (8000a38 <fsm2_automatic_run+0x298>)
 800092c:	fb82 1203 	smull	r1, r2, r2, r3
 8000930:	1152      	asrs	r2, r2, #5
 8000932:	17db      	asrs	r3, r3, #31
 8000934:	1ad3      	subs	r3, r2, r3
 8000936:	4a41      	ldr	r2, [pc, #260]	; (8000a3c <fsm2_automatic_run+0x29c>)
 8000938:	6013      	str	r3, [r2, #0]
		}

		if (isButtonPressed(0)) {
 800093a:	2000      	movs	r0, #0
 800093c:	f000 fd80 	bl	8001440 <isButtonPressed>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	f000 80f6 	beq.w	8000b34 <fsm2_automatic_run+0x394>
			clearAllLed();
 8000948:	f7ff fc74 	bl	8000234 <clearAllLed>
			lastState1 = status1;
 800094c:	4b3d      	ldr	r3, [pc, #244]	; (8000a44 <fsm2_automatic_run+0x2a4>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4a3d      	ldr	r2, [pc, #244]	; (8000a48 <fsm2_automatic_run+0x2a8>)
 8000952:	6013      	str	r3, [r2, #0]
			lastState2 = status2;
 8000954:	4b35      	ldr	r3, [pc, #212]	; (8000a2c <fsm2_automatic_run+0x28c>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	4a35      	ldr	r2, [pc, #212]	; (8000a30 <fsm2_automatic_run+0x290>)
 800095a:	6013      	str	r3, [r2, #0]
			status1 = WAIT;
 800095c:	4b39      	ldr	r3, [pc, #228]	; (8000a44 <fsm2_automatic_run+0x2a4>)
 800095e:	2212      	movs	r2, #18
 8000960:	601a      	str	r2, [r3, #0]
			status2 = WAIT;
 8000962:	4b32      	ldr	r3, [pc, #200]	; (8000a2c <fsm2_automatic_run+0x28c>)
 8000964:	2212      	movs	r2, #18
 8000966:	601a      	str	r2, [r3, #0]
			status3 = MODIFY_RED1;
 8000968:	4b38      	ldr	r3, [pc, #224]	; (8000a4c <fsm2_automatic_run+0x2ac>)
 800096a:	220c      	movs	r2, #12
 800096c:	601a      	str	r2, [r3, #0]
			clearTimer1();
 800096e:	f001 f9f1 	bl	8001d54 <clearTimer1>
			clearTimer2();
 8000972:	f001 f9ff 	bl	8001d74 <clearTimer2>
			clearTimer3();
 8000976:	f001 fa0d 	bl	8001d94 <clearTimer3>
			clearTimer4();
 800097a:	f001 fa1b 	bl	8001db4 <clearTimer4>
			setTimer1(100);
 800097e:	2064      	movs	r0, #100	; 0x64
 8000980:	f001 f970 	bl	8001c64 <setTimer1>
		}
		break;
 8000984:	e0d6      	b.n	8000b34 <fsm2_automatic_run+0x394>

	case AUTO_YELLOW:
		//TODO
		mode = 1;
 8000986:	4b2e      	ldr	r3, [pc, #184]	; (8000a40 <fsm2_automatic_run+0x2a0>)
 8000988:	2201      	movs	r2, #1
 800098a:	601a      	str	r2, [r3, #0]
		setYellowLed2();
 800098c:	f7ff fc32 	bl	80001f4 <setYellowLed2>
		if (isTimer4Expired()) {
 8000990:	f001 fae8 	bl	8001f64 <isTimer4Expired>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d007      	beq.n	80009aa <fsm2_automatic_run+0x20a>
			setTimer4(100);
 800099a:	2064      	movs	r0, #100	; 0x64
 800099c:	f001 f99e 	bl	8001cdc <setTimer4>
			timeCountdown2--;
 80009a0:	4b26      	ldr	r3, [pc, #152]	; (8000a3c <fsm2_automatic_run+0x29c>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	3b01      	subs	r3, #1
 80009a6:	4a25      	ldr	r2, [pc, #148]	; (8000a3c <fsm2_automatic_run+0x29c>)
 80009a8:	6013      	str	r3, [r2, #0]
		}
		if (isTimer2Expired() == 1) {
 80009aa:	f001 fab7 	bl	8001f1c <isTimer2Expired>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b01      	cmp	r3, #1
 80009b2:	d114      	bne.n	80009de <fsm2_automatic_run+0x23e>
			setTimer2(red_duration2);
 80009b4:	4b27      	ldr	r3, [pc, #156]	; (8000a54 <fsm2_automatic_run+0x2b4>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	4618      	mov	r0, r3
 80009ba:	f001 f967 	bl	8001c8c <setTimer2>
			status2 = AUTO_RED;
 80009be:	4b1b      	ldr	r3, [pc, #108]	; (8000a2c <fsm2_automatic_run+0x28c>)
 80009c0:	2202      	movs	r2, #2
 80009c2:	601a      	str	r2, [r3, #0]
			setTimer4(100);
 80009c4:	2064      	movs	r0, #100	; 0x64
 80009c6:	f001 f989 	bl	8001cdc <setTimer4>
			timeCountdown2 = red_duration2 / 100;
 80009ca:	4b22      	ldr	r3, [pc, #136]	; (8000a54 <fsm2_automatic_run+0x2b4>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4a1a      	ldr	r2, [pc, #104]	; (8000a38 <fsm2_automatic_run+0x298>)
 80009d0:	fb82 1203 	smull	r1, r2, r2, r3
 80009d4:	1152      	asrs	r2, r2, #5
 80009d6:	17db      	asrs	r3, r3, #31
 80009d8:	1ad3      	subs	r3, r2, r3
 80009da:	4a18      	ldr	r2, [pc, #96]	; (8000a3c <fsm2_automatic_run+0x29c>)
 80009dc:	6013      	str	r3, [r2, #0]
		}

		if (isButtonPressed(0)) {
 80009de:	2000      	movs	r0, #0
 80009e0:	f000 fd2e 	bl	8001440 <isButtonPressed>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	f000 80a6 	beq.w	8000b38 <fsm2_automatic_run+0x398>
			clearAllLed();
 80009ec:	f7ff fc22 	bl	8000234 <clearAllLed>
			lastState1 = status1;
 80009f0:	4b14      	ldr	r3, [pc, #80]	; (8000a44 <fsm2_automatic_run+0x2a4>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a14      	ldr	r2, [pc, #80]	; (8000a48 <fsm2_automatic_run+0x2a8>)
 80009f6:	6013      	str	r3, [r2, #0]
			lastState2 = status2;
 80009f8:	4b0c      	ldr	r3, [pc, #48]	; (8000a2c <fsm2_automatic_run+0x28c>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4a0c      	ldr	r2, [pc, #48]	; (8000a30 <fsm2_automatic_run+0x290>)
 80009fe:	6013      	str	r3, [r2, #0]
			status1 = WAIT;
 8000a00:	4b10      	ldr	r3, [pc, #64]	; (8000a44 <fsm2_automatic_run+0x2a4>)
 8000a02:	2212      	movs	r2, #18
 8000a04:	601a      	str	r2, [r3, #0]
			status2 = WAIT;
 8000a06:	4b09      	ldr	r3, [pc, #36]	; (8000a2c <fsm2_automatic_run+0x28c>)
 8000a08:	2212      	movs	r2, #18
 8000a0a:	601a      	str	r2, [r3, #0]
			status3 = MODIFY_RED1;
 8000a0c:	4b0f      	ldr	r3, [pc, #60]	; (8000a4c <fsm2_automatic_run+0x2ac>)
 8000a0e:	220c      	movs	r2, #12
 8000a10:	601a      	str	r2, [r3, #0]
			clearTimer1();
 8000a12:	f001 f99f 	bl	8001d54 <clearTimer1>
			clearTimer2();
 8000a16:	f001 f9ad 	bl	8001d74 <clearTimer2>
			clearTimer3();
 8000a1a:	f001 f9bb 	bl	8001d94 <clearTimer3>
			clearTimer4();
 8000a1e:	f001 f9c9 	bl	8001db4 <clearTimer4>
			setTimer1(100);
 8000a22:	2064      	movs	r0, #100	; 0x64
 8000a24:	f001 f91e 	bl	8001c64 <setTimer1>
		}
		break;
 8000a28:	e086      	b.n	8000b38 <fsm2_automatic_run+0x398>
 8000a2a:	bf00      	nop
 8000a2c:	20000008 	.word	0x20000008
 8000a30:	2000000c 	.word	0x2000000c
 8000a34:	20000028 	.word	0x20000028
 8000a38:	51eb851f 	.word	0x51eb851f
 8000a3c:	200000c8 	.word	0x200000c8
 8000a40:	20000030 	.word	0x20000030
 8000a44:	20000000 	.word	0x20000000
 8000a48:	20000004 	.word	0x20000004
 8000a4c:	20000010 	.word	0x20000010
 8000a50:	20000024 	.word	0x20000024
 8000a54:	20000020 	.word	0x20000020

	case WAIT:
		if (lastState2 == AUTO_RED && returnFlag2) {
 8000a58:	4b3a      	ldr	r3, [pc, #232]	; (8000b44 <fsm2_automatic_run+0x3a4>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	2b02      	cmp	r3, #2
 8000a5e:	d11e      	bne.n	8000a9e <fsm2_automatic_run+0x2fe>
 8000a60:	4b39      	ldr	r3, [pc, #228]	; (8000b48 <fsm2_automatic_run+0x3a8>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d01a      	beq.n	8000a9e <fsm2_automatic_run+0x2fe>
			clearAllLed();
 8000a68:	f7ff fbe4 	bl	8000234 <clearAllLed>
			status2 = lastState2;
 8000a6c:	4b35      	ldr	r3, [pc, #212]	; (8000b44 <fsm2_automatic_run+0x3a4>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4a36      	ldr	r2, [pc, #216]	; (8000b4c <fsm2_automatic_run+0x3ac>)
 8000a72:	6013      	str	r3, [r2, #0]
			returnFlag2 = 0;
 8000a74:	4b34      	ldr	r3, [pc, #208]	; (8000b48 <fsm2_automatic_run+0x3a8>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	601a      	str	r2, [r3, #0]
			setTimer4(100);
 8000a7a:	2064      	movs	r0, #100	; 0x64
 8000a7c:	f001 f92e 	bl	8001cdc <setTimer4>
			setTimer2(red_duration2);
 8000a80:	4b33      	ldr	r3, [pc, #204]	; (8000b50 <fsm2_automatic_run+0x3b0>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	4618      	mov	r0, r3
 8000a86:	f001 f901 	bl	8001c8c <setTimer2>
			timeCountdown2 = red_duration2 / 100;
 8000a8a:	4b31      	ldr	r3, [pc, #196]	; (8000b50 <fsm2_automatic_run+0x3b0>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	4a31      	ldr	r2, [pc, #196]	; (8000b54 <fsm2_automatic_run+0x3b4>)
 8000a90:	fb82 1203 	smull	r1, r2, r2, r3
 8000a94:	1152      	asrs	r2, r2, #5
 8000a96:	17db      	asrs	r3, r3, #31
 8000a98:	1ad3      	subs	r3, r2, r3
 8000a9a:	4a2f      	ldr	r2, [pc, #188]	; (8000b58 <fsm2_automatic_run+0x3b8>)
 8000a9c:	6013      	str	r3, [r2, #0]
		}
		if (lastState2 == AUTO_GREEN && returnFlag2) {
 8000a9e:	4b29      	ldr	r3, [pc, #164]	; (8000b44 <fsm2_automatic_run+0x3a4>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	2b04      	cmp	r3, #4
 8000aa4:	d11e      	bne.n	8000ae4 <fsm2_automatic_run+0x344>
 8000aa6:	4b28      	ldr	r3, [pc, #160]	; (8000b48 <fsm2_automatic_run+0x3a8>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d01a      	beq.n	8000ae4 <fsm2_automatic_run+0x344>
			returnFlag2 = 0;
 8000aae:	4b26      	ldr	r3, [pc, #152]	; (8000b48 <fsm2_automatic_run+0x3a8>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]
			status2 = lastState2;
 8000ab4:	4b23      	ldr	r3, [pc, #140]	; (8000b44 <fsm2_automatic_run+0x3a4>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a24      	ldr	r2, [pc, #144]	; (8000b4c <fsm2_automatic_run+0x3ac>)
 8000aba:	6013      	str	r3, [r2, #0]
			clearAllLed();
 8000abc:	f7ff fbba 	bl	8000234 <clearAllLed>
			setTimer4(100);
 8000ac0:	2064      	movs	r0, #100	; 0x64
 8000ac2:	f001 f90b 	bl	8001cdc <setTimer4>
			setTimer2(green_duration2);
 8000ac6:	4b25      	ldr	r3, [pc, #148]	; (8000b5c <fsm2_automatic_run+0x3bc>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	4618      	mov	r0, r3
 8000acc:	f001 f8de 	bl	8001c8c <setTimer2>
			timeCountdown2 = green_duration2 / 100;
 8000ad0:	4b22      	ldr	r3, [pc, #136]	; (8000b5c <fsm2_automatic_run+0x3bc>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4a1f      	ldr	r2, [pc, #124]	; (8000b54 <fsm2_automatic_run+0x3b4>)
 8000ad6:	fb82 1203 	smull	r1, r2, r2, r3
 8000ada:	1152      	asrs	r2, r2, #5
 8000adc:	17db      	asrs	r3, r3, #31
 8000ade:	1ad3      	subs	r3, r2, r3
 8000ae0:	4a1d      	ldr	r2, [pc, #116]	; (8000b58 <fsm2_automatic_run+0x3b8>)
 8000ae2:	6013      	str	r3, [r2, #0]
		}
		if (lastState2 == AUTO_YELLOW && returnFlag2) {
 8000ae4:	4b17      	ldr	r3, [pc, #92]	; (8000b44 <fsm2_automatic_run+0x3a4>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	2b03      	cmp	r3, #3
 8000aea:	d127      	bne.n	8000b3c <fsm2_automatic_run+0x39c>
 8000aec:	4b16      	ldr	r3, [pc, #88]	; (8000b48 <fsm2_automatic_run+0x3a8>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d023      	beq.n	8000b3c <fsm2_automatic_run+0x39c>
			returnFlag2 = 0;
 8000af4:	4b14      	ldr	r3, [pc, #80]	; (8000b48 <fsm2_automatic_run+0x3a8>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	601a      	str	r2, [r3, #0]
			status2 = lastState2;
 8000afa:	4b12      	ldr	r3, [pc, #72]	; (8000b44 <fsm2_automatic_run+0x3a4>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4a13      	ldr	r2, [pc, #76]	; (8000b4c <fsm2_automatic_run+0x3ac>)
 8000b00:	6013      	str	r3, [r2, #0]
			clearAllLed();
 8000b02:	f7ff fb97 	bl	8000234 <clearAllLed>
			setTimer4(100);
 8000b06:	2064      	movs	r0, #100	; 0x64
 8000b08:	f001 f8e8 	bl	8001cdc <setTimer4>
			setTimer2(yellow_duration2);
 8000b0c:	4b14      	ldr	r3, [pc, #80]	; (8000b60 <fsm2_automatic_run+0x3c0>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4618      	mov	r0, r3
 8000b12:	f001 f8bb 	bl	8001c8c <setTimer2>
			timeCountdown2 = yellow_duration2 / 100;
 8000b16:	4b12      	ldr	r3, [pc, #72]	; (8000b60 <fsm2_automatic_run+0x3c0>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4a0e      	ldr	r2, [pc, #56]	; (8000b54 <fsm2_automatic_run+0x3b4>)
 8000b1c:	fb82 1203 	smull	r1, r2, r2, r3
 8000b20:	1152      	asrs	r2, r2, #5
 8000b22:	17db      	asrs	r3, r3, #31
 8000b24:	1ad3      	subs	r3, r2, r3
 8000b26:	4a0c      	ldr	r2, [pc, #48]	; (8000b58 <fsm2_automatic_run+0x3b8>)
 8000b28:	6013      	str	r3, [r2, #0]
		}
		break;
 8000b2a:	e007      	b.n	8000b3c <fsm2_automatic_run+0x39c>
	default:
		break;
 8000b2c:	bf00      	nop
 8000b2e:	e006      	b.n	8000b3e <fsm2_automatic_run+0x39e>
		break;
 8000b30:	bf00      	nop
 8000b32:	e004      	b.n	8000b3e <fsm2_automatic_run+0x39e>
		break;
 8000b34:	bf00      	nop
 8000b36:	e002      	b.n	8000b3e <fsm2_automatic_run+0x39e>
		break;
 8000b38:	bf00      	nop
 8000b3a:	e000      	b.n	8000b3e <fsm2_automatic_run+0x39e>
		break;
 8000b3c:	bf00      	nop
	}
}
 8000b3e:	bf00      	nop
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	2000000c 	.word	0x2000000c
 8000b48:	200000d0 	.word	0x200000d0
 8000b4c:	20000008 	.word	0x20000008
 8000b50:	20000020 	.word	0x20000020
 8000b54:	51eb851f 	.word	0x51eb851f
 8000b58:	200000c8 	.word	0x200000c8
 8000b5c:	20000028 	.word	0x20000028
 8000b60:	20000024 	.word	0x20000024

08000b64 <fsm_modify_timer_control>:
 *      Author: PC
 */

#include "fsm_manual.h"

void fsm_modify_timer_control() {
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
	switch (status3) {
 8000b68:	4b91      	ldr	r3, [pc, #580]	; (8000db0 <fsm_modify_timer_control+0x24c>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	3b0c      	subs	r3, #12
 8000b6e:	2b06      	cmp	r3, #6
 8000b70:	f200 835d 	bhi.w	800122e <fsm_modify_timer_control+0x6ca>
 8000b74:	a201      	add	r2, pc, #4	; (adr r2, 8000b7c <fsm_modify_timer_control+0x18>)
 8000b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b7a:	bf00      	nop
 8000b7c:	08000b99 	.word	0x08000b99
 8000b80:	08000ca5 	.word	0x08000ca5
 8000b84:	08000dcd 	.word	0x08000dcd
 8000b88:	08000ed9 	.word	0x08000ed9
 8000b8c:	08001001 	.word	0x08001001
 8000b90:	0800110d 	.word	0x0800110d
 8000b94:	0800122f 	.word	0x0800122f
	case MODIFY_RED1:
		//set mode to display
		mode = 2;
 8000b98:	4b86      	ldr	r3, [pc, #536]	; (8000db4 <fsm_modify_timer_control+0x250>)
 8000b9a:	2202      	movs	r2, #2
 8000b9c:	601a      	str	r2, [r3, #0]
		if (isTimer1Expired()) {
 8000b9e:	f001 f9ab 	bl	8001ef8 <isTimer1Expired>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d014      	beq.n	8000bd2 <fsm_modify_timer_control+0x6e>
			setTimer1(50);
 8000ba8:	2032      	movs	r0, #50	; 0x32
 8000baa:	f001 f85b 	bl	8001c64 <setTimer1>
			clearAllLed();
 8000bae:	f7ff fb41 	bl	8000234 <clearAllLed>
			counter_toggle++;
 8000bb2:	4b81      	ldr	r3, [pc, #516]	; (8000db8 <fsm_modify_timer_control+0x254>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	3301      	adds	r3, #1
 8000bb8:	4a7f      	ldr	r2, [pc, #508]	; (8000db8 <fsm_modify_timer_control+0x254>)
 8000bba:	6013      	str	r3, [r2, #0]
			if (counter_toggle > 2) {
 8000bbc:	4b7e      	ldr	r3, [pc, #504]	; (8000db8 <fsm_modify_timer_control+0x254>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	2b02      	cmp	r3, #2
 8000bc2:	dd04      	ble.n	8000bce <fsm_modify_timer_control+0x6a>
				counter_toggle = 0;
 8000bc4:	4b7c      	ldr	r3, [pc, #496]	; (8000db8 <fsm_modify_timer_control+0x254>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	601a      	str	r2, [r3, #0]
				toggleRed2();
 8000bca:	f7ff fb87 	bl	80002dc <toggleRed2>
			}
			toggleRed1();
 8000bce:	f7ff fb4f 	bl	8000270 <toggleRed1>
		}

		//check if user want to apply new duration1 and return auto mode
		if (isButtonPressed(RETURN)) {
 8000bd2:	2003      	movs	r0, #3
 8000bd4:	f000 fc34 	bl	8001440 <isButtonPressed>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d00e      	beq.n	8000bfc <fsm_modify_timer_control+0x98>
			clearAllLed();
 8000bde:	f7ff fb29 	bl	8000234 <clearAllLed>
			//set new duration1 for red led
			red_duration1 = time_input * 100;
 8000be2:	4b76      	ldr	r3, [pc, #472]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	2264      	movs	r2, #100	; 0x64
 8000be8:	fb02 f303 	mul.w	r3, r2, r3
 8000bec:	4a74      	ldr	r2, [pc, #464]	; (8000dc0 <fsm_modify_timer_control+0x25c>)
 8000bee:	6013      	str	r3, [r2, #0]
			time_input = 1;
 8000bf0:	4b72      	ldr	r3, [pc, #456]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	601a      	str	r2, [r3, #0]
			status3 = MODIFY_YELLOW1;
 8000bf6:	4b6e      	ldr	r3, [pc, #440]	; (8000db0 <fsm_modify_timer_control+0x24c>)
 8000bf8:	220d      	movs	r2, #13
 8000bfa:	601a      	str	r2, [r3, #0]
//			writeMessage("yellow1");
		}
		//check if user want to increase time
		if (isButtonPressed(INC_TIME) || isButtonPressed1s(INC_TIME)) {
 8000bfc:	2001      	movs	r0, #1
 8000bfe:	f000 fc1f 	bl	8001440 <isButtonPressed>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d105      	bne.n	8000c14 <fsm_modify_timer_control+0xb0>
 8000c08:	2001      	movs	r0, #1
 8000c0a:	f000 fc39 	bl	8001480 <isButtonPressed1s>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d01a      	beq.n	8000c4a <fsm_modify_timer_control+0xe6>
			time_input = (time_input + 1) % 100; //max value is 99
 8000c14:	4b69      	ldr	r3, [pc, #420]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	1c5a      	adds	r2, r3, #1
 8000c1a:	4b6a      	ldr	r3, [pc, #424]	; (8000dc4 <fsm_modify_timer_control+0x260>)
 8000c1c:	fb83 1302 	smull	r1, r3, r3, r2
 8000c20:	1159      	asrs	r1, r3, #5
 8000c22:	17d3      	asrs	r3, r2, #31
 8000c24:	1acb      	subs	r3, r1, r3
 8000c26:	2164      	movs	r1, #100	; 0x64
 8000c28:	fb01 f303 	mul.w	r3, r1, r3
 8000c2c:	1ad3      	subs	r3, r2, r3
 8000c2e:	4a63      	ldr	r2, [pc, #396]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000c30:	6013      	str	r3, [r2, #0]
			if (time_input == 0)
 8000c32:	4b62      	ldr	r3, [pc, #392]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d102      	bne.n	8000c40 <fsm_modify_timer_control+0xdc>
				time_input = 1; //0 is invalid value
 8000c3a:	4b60      	ldr	r3, [pc, #384]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	601a      	str	r2, [r3, #0]
			writeMess(time_input);
 8000c40:	4b5e      	ldr	r3, [pc, #376]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	4618      	mov	r0, r3
 8000c46:	f000 fb13 	bl	8001270 <writeMess>
		}

		//decrease time
		if (isButtonPressed(DEC_TIME) || isButtonPressed1s(DEC_TIME)) {
 8000c4a:	2002      	movs	r0, #2
 8000c4c:	f000 fbf8 	bl	8001440 <isButtonPressed>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d105      	bne.n	8000c62 <fsm_modify_timer_control+0xfe>
 8000c56:	2002      	movs	r0, #2
 8000c58:	f000 fc12 	bl	8001480 <isButtonPressed1s>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d010      	beq.n	8000c84 <fsm_modify_timer_control+0x120>
			time_input = (time_input - 1);
 8000c62:	4b56      	ldr	r3, [pc, #344]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	3b01      	subs	r3, #1
 8000c68:	4a54      	ldr	r2, [pc, #336]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000c6a:	6013      	str	r3, [r2, #0]
			if (time_input == 0)
 8000c6c:	4b53      	ldr	r3, [pc, #332]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d102      	bne.n	8000c7a <fsm_modify_timer_control+0x116>
				time_input = 99; //0 is invalid value
 8000c74:	4b51      	ldr	r3, [pc, #324]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000c76:	2263      	movs	r2, #99	; 0x63
 8000c78:	601a      	str	r2, [r3, #0]
			writeMess(time_input);
 8000c7a:	4b50      	ldr	r3, [pc, #320]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f000 faf6 	bl	8001270 <writeMess>
		}

		//check if user want to change mode
		if (isButtonPressed(CONTROL_MODE)) {
 8000c84:	2000      	movs	r0, #0
 8000c86:	f000 fbdb 	bl	8001440 <isButtonPressed>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	f000 82d0 	beq.w	8001232 <fsm_modify_timer_control+0x6ce>
			clearAllLed();
 8000c92:	f7ff facf 	bl	8000234 <clearAllLed>
			time_input = 1;
 8000c96:	4b49      	ldr	r3, [pc, #292]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000c98:	2201      	movs	r2, #1
 8000c9a:	601a      	str	r2, [r3, #0]
			status3 = MODIFY_YELLOW1;
 8000c9c:	4b44      	ldr	r3, [pc, #272]	; (8000db0 <fsm_modify_timer_control+0x24c>)
 8000c9e:	220d      	movs	r2, #13
 8000ca0:	601a      	str	r2, [r3, #0]
//			writeMessage("yellow1");
		}
		break;
 8000ca2:	e2c6      	b.n	8001232 <fsm_modify_timer_control+0x6ce>

	case MODIFY_YELLOW1:
		//set mode to display
		mode = 3;
 8000ca4:	4b43      	ldr	r3, [pc, #268]	; (8000db4 <fsm_modify_timer_control+0x250>)
 8000ca6:	2203      	movs	r2, #3
 8000ca8:	601a      	str	r2, [r3, #0]
		if (isTimer1Expired()) {
 8000caa:	f001 f925 	bl	8001ef8 <isTimer1Expired>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d014      	beq.n	8000cde <fsm_modify_timer_control+0x17a>
			setTimer1(50);
 8000cb4:	2032      	movs	r0, #50	; 0x32
 8000cb6:	f000 ffd5 	bl	8001c64 <setTimer1>
			clearAllLed();
 8000cba:	f7ff fabb 	bl	8000234 <clearAllLed>
			toggleYellow1();
 8000cbe:	f7ff fae9 	bl	8000294 <toggleYellow1>
			counter_toggle++;
 8000cc2:	4b3d      	ldr	r3, [pc, #244]	; (8000db8 <fsm_modify_timer_control+0x254>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	3301      	adds	r3, #1
 8000cc8:	4a3b      	ldr	r2, [pc, #236]	; (8000db8 <fsm_modify_timer_control+0x254>)
 8000cca:	6013      	str	r3, [r2, #0]
			if (counter_toggle > 2) {
 8000ccc:	4b3a      	ldr	r3, [pc, #232]	; (8000db8 <fsm_modify_timer_control+0x254>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	2b02      	cmp	r3, #2
 8000cd2:	dd04      	ble.n	8000cde <fsm_modify_timer_control+0x17a>
				counter_toggle = 0;
 8000cd4:	4b38      	ldr	r3, [pc, #224]	; (8000db8 <fsm_modify_timer_control+0x254>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	601a      	str	r2, [r3, #0]
				toggleYellow2();
 8000cda:	f7ff fb11 	bl	8000300 <toggleYellow2>
			}
		}

		//check if user want to apply new duration1 and return auto mode
		if (isButtonPressed(RETURN)) {
 8000cde:	2003      	movs	r0, #3
 8000ce0:	f000 fbae 	bl	8001440 <isButtonPressed>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d00e      	beq.n	8000d08 <fsm_modify_timer_control+0x1a4>
			clearAllLed();
 8000cea:	f7ff faa3 	bl	8000234 <clearAllLed>
			//set new duration1 for yellow led
			yellow_duration1 = time_input * 100;
 8000cee:	4b33      	ldr	r3, [pc, #204]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	2264      	movs	r2, #100	; 0x64
 8000cf4:	fb02 f303 	mul.w	r3, r2, r3
 8000cf8:	4a33      	ldr	r2, [pc, #204]	; (8000dc8 <fsm_modify_timer_control+0x264>)
 8000cfa:	6013      	str	r3, [r2, #0]
			time_input = 1;
 8000cfc:	4b2f      	ldr	r3, [pc, #188]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000cfe:	2201      	movs	r2, #1
 8000d00:	601a      	str	r2, [r3, #0]
			status3 = MODIFY_GREEN1;
 8000d02:	4b2b      	ldr	r3, [pc, #172]	; (8000db0 <fsm_modify_timer_control+0x24c>)
 8000d04:	220e      	movs	r2, #14
 8000d06:	601a      	str	r2, [r3, #0]
//			writeMessage("green1");
		}

		//check if user want to increase time
		if (isButtonPressed(INC_TIME) || isButtonPressed1s(INC_TIME)) {
 8000d08:	2001      	movs	r0, #1
 8000d0a:	f000 fb99 	bl	8001440 <isButtonPressed>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d105      	bne.n	8000d20 <fsm_modify_timer_control+0x1bc>
 8000d14:	2001      	movs	r0, #1
 8000d16:	f000 fbb3 	bl	8001480 <isButtonPressed1s>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d01a      	beq.n	8000d56 <fsm_modify_timer_control+0x1f2>
			time_input = (time_input + 1) % 100; //99 is the max value
 8000d20:	4b26      	ldr	r3, [pc, #152]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	1c5a      	adds	r2, r3, #1
 8000d26:	4b27      	ldr	r3, [pc, #156]	; (8000dc4 <fsm_modify_timer_control+0x260>)
 8000d28:	fb83 1302 	smull	r1, r3, r3, r2
 8000d2c:	1159      	asrs	r1, r3, #5
 8000d2e:	17d3      	asrs	r3, r2, #31
 8000d30:	1acb      	subs	r3, r1, r3
 8000d32:	2164      	movs	r1, #100	; 0x64
 8000d34:	fb01 f303 	mul.w	r3, r1, r3
 8000d38:	1ad3      	subs	r3, r2, r3
 8000d3a:	4a20      	ldr	r2, [pc, #128]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000d3c:	6013      	str	r3, [r2, #0]
			if (time_input == 0)
 8000d3e:	4b1f      	ldr	r3, [pc, #124]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d102      	bne.n	8000d4c <fsm_modify_timer_control+0x1e8>
				time_input = 1; //0 is invalid value
 8000d46:	4b1d      	ldr	r3, [pc, #116]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000d48:	2201      	movs	r2, #1
 8000d4a:	601a      	str	r2, [r3, #0]
			writeMess(time_input);
 8000d4c:	4b1b      	ldr	r3, [pc, #108]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4618      	mov	r0, r3
 8000d52:	f000 fa8d 	bl	8001270 <writeMess>
		}

		//decrease time
		if (isButtonPressed(DEC_TIME) || isButtonPressed1s(DEC_TIME)) {
 8000d56:	2002      	movs	r0, #2
 8000d58:	f000 fb72 	bl	8001440 <isButtonPressed>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d105      	bne.n	8000d6e <fsm_modify_timer_control+0x20a>
 8000d62:	2002      	movs	r0, #2
 8000d64:	f000 fb8c 	bl	8001480 <isButtonPressed1s>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d010      	beq.n	8000d90 <fsm_modify_timer_control+0x22c>
			time_input = (time_input - 1);
 8000d6e:	4b13      	ldr	r3, [pc, #76]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	3b01      	subs	r3, #1
 8000d74:	4a11      	ldr	r2, [pc, #68]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000d76:	6013      	str	r3, [r2, #0]
			if (time_input == 0)
 8000d78:	4b10      	ldr	r3, [pc, #64]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d102      	bne.n	8000d86 <fsm_modify_timer_control+0x222>
				time_input = 99; //0 is invalid value
 8000d80:	4b0e      	ldr	r3, [pc, #56]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000d82:	2263      	movs	r2, #99	; 0x63
 8000d84:	601a      	str	r2, [r3, #0]
			writeMess(time_input);
 8000d86:	4b0d      	ldr	r3, [pc, #52]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f000 fa70 	bl	8001270 <writeMess>
		}

		//check if user want to change mode
		if (isButtonPressed(CONTROL_MODE)) {
 8000d90:	2000      	movs	r0, #0
 8000d92:	f000 fb55 	bl	8001440 <isButtonPressed>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	f000 824c 	beq.w	8001236 <fsm_modify_timer_control+0x6d2>
			clearAllLed();
 8000d9e:	f7ff fa49 	bl	8000234 <clearAllLed>
			time_input = 1;
 8000da2:	4b06      	ldr	r3, [pc, #24]	; (8000dbc <fsm_modify_timer_control+0x258>)
 8000da4:	2201      	movs	r2, #1
 8000da6:	601a      	str	r2, [r3, #0]
			status3 = MODIFY_GREEN1;
 8000da8:	4b01      	ldr	r3, [pc, #4]	; (8000db0 <fsm_modify_timer_control+0x24c>)
 8000daa:	220e      	movs	r2, #14
 8000dac:	601a      	str	r2, [r3, #0]
//			writeMessage("green1");
		}
		break;
 8000dae:	e242      	b.n	8001236 <fsm_modify_timer_control+0x6d2>
 8000db0:	20000010 	.word	0x20000010
 8000db4:	20000030 	.word	0x20000030
 8000db8:	200000dc 	.word	0x200000dc
 8000dbc:	2000002c 	.word	0x2000002c
 8000dc0:	20000014 	.word	0x20000014
 8000dc4:	51eb851f 	.word	0x51eb851f
 8000dc8:	20000018 	.word	0x20000018

	case MODIFY_GREEN1:

		//set mode to display
		mode = 4;
 8000dcc:	4b85      	ldr	r3, [pc, #532]	; (8000fe4 <fsm_modify_timer_control+0x480>)
 8000dce:	2204      	movs	r2, #4
 8000dd0:	601a      	str	r2, [r3, #0]
		if (isTimer1Expired()) {
 8000dd2:	f001 f891 	bl	8001ef8 <isTimer1Expired>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d014      	beq.n	8000e06 <fsm_modify_timer_control+0x2a2>
			setTimer1(50);
 8000ddc:	2032      	movs	r0, #50	; 0x32
 8000dde:	f000 ff41 	bl	8001c64 <setTimer1>
			clearAllLed();
 8000de2:	f7ff fa27 	bl	8000234 <clearAllLed>
			toggleGreen1();
 8000de6:	f7ff fa67 	bl	80002b8 <toggleGreen1>
			counter_toggle++;
 8000dea:	4b7f      	ldr	r3, [pc, #508]	; (8000fe8 <fsm_modify_timer_control+0x484>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	3301      	adds	r3, #1
 8000df0:	4a7d      	ldr	r2, [pc, #500]	; (8000fe8 <fsm_modify_timer_control+0x484>)
 8000df2:	6013      	str	r3, [r2, #0]
			if (counter_toggle > 2) {
 8000df4:	4b7c      	ldr	r3, [pc, #496]	; (8000fe8 <fsm_modify_timer_control+0x484>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	2b02      	cmp	r3, #2
 8000dfa:	dd04      	ble.n	8000e06 <fsm_modify_timer_control+0x2a2>
				counter_toggle = 0;
 8000dfc:	4b7a      	ldr	r3, [pc, #488]	; (8000fe8 <fsm_modify_timer_control+0x484>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	601a      	str	r2, [r3, #0]
				toggleGreen2();
 8000e02:	f7ff fa8f 	bl	8000324 <toggleGreen2>
			}
		}
		//check if user want to apply new duration1 and return auto mode
		if (isButtonPressed(RETURN)) {
 8000e06:	2003      	movs	r0, #3
 8000e08:	f000 fb1a 	bl	8001440 <isButtonPressed>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d00e      	beq.n	8000e30 <fsm_modify_timer_control+0x2cc>
			clearAllLed();
 8000e12:	f7ff fa0f 	bl	8000234 <clearAllLed>
			//set new duration1 for green led
			green_duration1 = time_input * 100;
 8000e16:	4b75      	ldr	r3, [pc, #468]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	2264      	movs	r2, #100	; 0x64
 8000e1c:	fb02 f303 	mul.w	r3, r2, r3
 8000e20:	4a73      	ldr	r2, [pc, #460]	; (8000ff0 <fsm_modify_timer_control+0x48c>)
 8000e22:	6013      	str	r3, [r2, #0]
			time_input = 1;
 8000e24:	4b71      	ldr	r3, [pc, #452]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000e26:	2201      	movs	r2, #1
 8000e28:	601a      	str	r2, [r3, #0]
			status3 = MODIFY_RED2;
 8000e2a:	4b72      	ldr	r3, [pc, #456]	; (8000ff4 <fsm_modify_timer_control+0x490>)
 8000e2c:	220f      	movs	r2, #15
 8000e2e:	601a      	str	r2, [r3, #0]
//			writeMessage("red2");
		}

		//check if user want to increase time
		if (isButtonPressed(INC_TIME) || isButtonPressed1s(INC_TIME)) {
 8000e30:	2001      	movs	r0, #1
 8000e32:	f000 fb05 	bl	8001440 <isButtonPressed>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d105      	bne.n	8000e48 <fsm_modify_timer_control+0x2e4>
 8000e3c:	2001      	movs	r0, #1
 8000e3e:	f000 fb1f 	bl	8001480 <isButtonPressed1s>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d01a      	beq.n	8000e7e <fsm_modify_timer_control+0x31a>
			time_input = (time_input + 1) % 100; //99 is the max value
 8000e48:	4b68      	ldr	r3, [pc, #416]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	1c5a      	adds	r2, r3, #1
 8000e4e:	4b6a      	ldr	r3, [pc, #424]	; (8000ff8 <fsm_modify_timer_control+0x494>)
 8000e50:	fb83 1302 	smull	r1, r3, r3, r2
 8000e54:	1159      	asrs	r1, r3, #5
 8000e56:	17d3      	asrs	r3, r2, #31
 8000e58:	1acb      	subs	r3, r1, r3
 8000e5a:	2164      	movs	r1, #100	; 0x64
 8000e5c:	fb01 f303 	mul.w	r3, r1, r3
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	4a62      	ldr	r2, [pc, #392]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000e64:	6013      	str	r3, [r2, #0]
			if (time_input == 0)
 8000e66:	4b61      	ldr	r3, [pc, #388]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d102      	bne.n	8000e74 <fsm_modify_timer_control+0x310>
				time_input = 1; //1 is invalid value
 8000e6e:	4b5f      	ldr	r3, [pc, #380]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000e70:	2201      	movs	r2, #1
 8000e72:	601a      	str	r2, [r3, #0]
			writeMess(time_input);
 8000e74:	4b5d      	ldr	r3, [pc, #372]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f000 f9f9 	bl	8001270 <writeMess>
		}

		//decrease time
		if (isButtonPressed(DEC_TIME) || isButtonPressed1s(DEC_TIME)) {
 8000e7e:	2002      	movs	r0, #2
 8000e80:	f000 fade 	bl	8001440 <isButtonPressed>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d105      	bne.n	8000e96 <fsm_modify_timer_control+0x332>
 8000e8a:	2002      	movs	r0, #2
 8000e8c:	f000 faf8 	bl	8001480 <isButtonPressed1s>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d010      	beq.n	8000eb8 <fsm_modify_timer_control+0x354>
			time_input = (time_input - 1);
 8000e96:	4b55      	ldr	r3, [pc, #340]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	3b01      	subs	r3, #1
 8000e9c:	4a53      	ldr	r2, [pc, #332]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000e9e:	6013      	str	r3, [r2, #0]
			if (time_input == 0)
 8000ea0:	4b52      	ldr	r3, [pc, #328]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d102      	bne.n	8000eae <fsm_modify_timer_control+0x34a>
				time_input = 99; //0 is invalid value
 8000ea8:	4b50      	ldr	r3, [pc, #320]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000eaa:	2263      	movs	r2, #99	; 0x63
 8000eac:	601a      	str	r2, [r3, #0]
			writeMess(time_input);
 8000eae:	4b4f      	ldr	r3, [pc, #316]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f000 f9dc 	bl	8001270 <writeMess>
		}

		//check if user want to change mode
		if (isButtonPressed(CONTROL_MODE)) {
 8000eb8:	2000      	movs	r0, #0
 8000eba:	f000 fac1 	bl	8001440 <isButtonPressed>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	f000 81ba 	beq.w	800123a <fsm_modify_timer_control+0x6d6>
			clearAllLed();
 8000ec6:	f7ff f9b5 	bl	8000234 <clearAllLed>
			time_input = 1;
 8000eca:	4b48      	ldr	r3, [pc, #288]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000ecc:	2201      	movs	r2, #1
 8000ece:	601a      	str	r2, [r3, #0]
			status3 = MODIFY_RED2;
 8000ed0:	4b48      	ldr	r3, [pc, #288]	; (8000ff4 <fsm_modify_timer_control+0x490>)
 8000ed2:	220f      	movs	r2, #15
 8000ed4:	601a      	str	r2, [r3, #0]
//			writeMessage("red2");
		}
		break;
 8000ed6:	e1b0      	b.n	800123a <fsm_modify_timer_control+0x6d6>

	case MODIFY_RED2:

		//set mode to display
		mode = 5;
 8000ed8:	4b42      	ldr	r3, [pc, #264]	; (8000fe4 <fsm_modify_timer_control+0x480>)
 8000eda:	2205      	movs	r2, #5
 8000edc:	601a      	str	r2, [r3, #0]
		if (isTimer1Expired()) {
 8000ede:	f001 f80b 	bl	8001ef8 <isTimer1Expired>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d014      	beq.n	8000f12 <fsm_modify_timer_control+0x3ae>
			setTimer1(50);
 8000ee8:	2032      	movs	r0, #50	; 0x32
 8000eea:	f000 febb 	bl	8001c64 <setTimer1>
			clearAllLed();
 8000eee:	f7ff f9a1 	bl	8000234 <clearAllLed>
			toggleRed2();
 8000ef2:	f7ff f9f3 	bl	80002dc <toggleRed2>
			counter_toggle++;
 8000ef6:	4b3c      	ldr	r3, [pc, #240]	; (8000fe8 <fsm_modify_timer_control+0x484>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	3301      	adds	r3, #1
 8000efc:	4a3a      	ldr	r2, [pc, #232]	; (8000fe8 <fsm_modify_timer_control+0x484>)
 8000efe:	6013      	str	r3, [r2, #0]
			if (counter_toggle > 2) {
 8000f00:	4b39      	ldr	r3, [pc, #228]	; (8000fe8 <fsm_modify_timer_control+0x484>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	2b02      	cmp	r3, #2
 8000f06:	dd04      	ble.n	8000f12 <fsm_modify_timer_control+0x3ae>
				counter_toggle = 0;
 8000f08:	4b37      	ldr	r3, [pc, #220]	; (8000fe8 <fsm_modify_timer_control+0x484>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	601a      	str	r2, [r3, #0]
				toggleRed1();
 8000f0e:	f7ff f9af 	bl	8000270 <toggleRed1>
			}
		}
		//check if user want to apply new duration1 and return auto mode
		if (isButtonPressed(RETURN)) {
 8000f12:	2003      	movs	r0, #3
 8000f14:	f000 fa94 	bl	8001440 <isButtonPressed>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d00e      	beq.n	8000f3c <fsm_modify_timer_control+0x3d8>
			clearAllLed();
 8000f1e:	f7ff f989 	bl	8000234 <clearAllLed>
			//set new duration1 for green led
			red_duration2 = time_input * 100;
 8000f22:	4b32      	ldr	r3, [pc, #200]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	2264      	movs	r2, #100	; 0x64
 8000f28:	fb02 f303 	mul.w	r3, r2, r3
 8000f2c:	4a33      	ldr	r2, [pc, #204]	; (8000ffc <fsm_modify_timer_control+0x498>)
 8000f2e:	6013      	str	r3, [r2, #0]
			time_input = 1;
 8000f30:	4b2e      	ldr	r3, [pc, #184]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000f32:	2201      	movs	r2, #1
 8000f34:	601a      	str	r2, [r3, #0]
			status3 = MODIFY_YELLOW2;
 8000f36:	4b2f      	ldr	r3, [pc, #188]	; (8000ff4 <fsm_modify_timer_control+0x490>)
 8000f38:	2210      	movs	r2, #16
 8000f3a:	601a      	str	r2, [r3, #0]
//			writeMessage("yellow2");
		}

		//check if user want to increase time
		if (isButtonPressed(INC_TIME) || isButtonPressed1s(INC_TIME)) {
 8000f3c:	2001      	movs	r0, #1
 8000f3e:	f000 fa7f 	bl	8001440 <isButtonPressed>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d105      	bne.n	8000f54 <fsm_modify_timer_control+0x3f0>
 8000f48:	2001      	movs	r0, #1
 8000f4a:	f000 fa99 	bl	8001480 <isButtonPressed1s>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d01a      	beq.n	8000f8a <fsm_modify_timer_control+0x426>
			time_input = (time_input + 1) % 100; //99 is the max value
 8000f54:	4b25      	ldr	r3, [pc, #148]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	1c5a      	adds	r2, r3, #1
 8000f5a:	4b27      	ldr	r3, [pc, #156]	; (8000ff8 <fsm_modify_timer_control+0x494>)
 8000f5c:	fb83 1302 	smull	r1, r3, r3, r2
 8000f60:	1159      	asrs	r1, r3, #5
 8000f62:	17d3      	asrs	r3, r2, #31
 8000f64:	1acb      	subs	r3, r1, r3
 8000f66:	2164      	movs	r1, #100	; 0x64
 8000f68:	fb01 f303 	mul.w	r3, r1, r3
 8000f6c:	1ad3      	subs	r3, r2, r3
 8000f6e:	4a1f      	ldr	r2, [pc, #124]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000f70:	6013      	str	r3, [r2, #0]
			if (time_input == 0)
 8000f72:	4b1e      	ldr	r3, [pc, #120]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d102      	bne.n	8000f80 <fsm_modify_timer_control+0x41c>
				time_input = 1; //1 is invalid value
 8000f7a:	4b1c      	ldr	r3, [pc, #112]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	601a      	str	r2, [r3, #0]
			writeMess(time_input);
 8000f80:	4b1a      	ldr	r3, [pc, #104]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4618      	mov	r0, r3
 8000f86:	f000 f973 	bl	8001270 <writeMess>
		}

		//decrease time
		if (isButtonPressed(DEC_TIME) || isButtonPressed1s(DEC_TIME)) {
 8000f8a:	2002      	movs	r0, #2
 8000f8c:	f000 fa58 	bl	8001440 <isButtonPressed>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d105      	bne.n	8000fa2 <fsm_modify_timer_control+0x43e>
 8000f96:	2002      	movs	r0, #2
 8000f98:	f000 fa72 	bl	8001480 <isButtonPressed1s>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d010      	beq.n	8000fc4 <fsm_modify_timer_control+0x460>
			time_input = (time_input - 1);
 8000fa2:	4b12      	ldr	r3, [pc, #72]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	3b01      	subs	r3, #1
 8000fa8:	4a10      	ldr	r2, [pc, #64]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000faa:	6013      	str	r3, [r2, #0]
			if (time_input == 0)
 8000fac:	4b0f      	ldr	r3, [pc, #60]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d102      	bne.n	8000fba <fsm_modify_timer_control+0x456>
				time_input = 99; //0 is invalid value
 8000fb4:	4b0d      	ldr	r3, [pc, #52]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000fb6:	2263      	movs	r2, #99	; 0x63
 8000fb8:	601a      	str	r2, [r3, #0]
			writeMess(time_input);
 8000fba:	4b0c      	ldr	r3, [pc, #48]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f000 f956 	bl	8001270 <writeMess>
		}

		//check if user want to change mode
		if (isButtonPressed(CONTROL_MODE)) {
 8000fc4:	2000      	movs	r0, #0
 8000fc6:	f000 fa3b 	bl	8001440 <isButtonPressed>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	f000 8136 	beq.w	800123e <fsm_modify_timer_control+0x6da>
			clearAllLed();
 8000fd2:	f7ff f92f 	bl	8000234 <clearAllLed>
			time_input = 1;
 8000fd6:	4b05      	ldr	r3, [pc, #20]	; (8000fec <fsm_modify_timer_control+0x488>)
 8000fd8:	2201      	movs	r2, #1
 8000fda:	601a      	str	r2, [r3, #0]
			status3 = MODIFY_YELLOW2;
 8000fdc:	4b05      	ldr	r3, [pc, #20]	; (8000ff4 <fsm_modify_timer_control+0x490>)
 8000fde:	2210      	movs	r2, #16
 8000fe0:	601a      	str	r2, [r3, #0]
//			writeMessage("yellow2");
		}
		break;
 8000fe2:	e12c      	b.n	800123e <fsm_modify_timer_control+0x6da>
 8000fe4:	20000030 	.word	0x20000030
 8000fe8:	200000dc 	.word	0x200000dc
 8000fec:	2000002c 	.word	0x2000002c
 8000ff0:	2000001c 	.word	0x2000001c
 8000ff4:	20000010 	.word	0x20000010
 8000ff8:	51eb851f 	.word	0x51eb851f
 8000ffc:	20000020 	.word	0x20000020

	case MODIFY_YELLOW2:
		//set mode to display
		mode = 6;
 8001000:	4b92      	ldr	r3, [pc, #584]	; (800124c <fsm_modify_timer_control+0x6e8>)
 8001002:	2206      	movs	r2, #6
 8001004:	601a      	str	r2, [r3, #0]
		if (isTimer1Expired()) {
 8001006:	f000 ff77 	bl	8001ef8 <isTimer1Expired>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d014      	beq.n	800103a <fsm_modify_timer_control+0x4d6>
			setTimer1(50);
 8001010:	2032      	movs	r0, #50	; 0x32
 8001012:	f000 fe27 	bl	8001c64 <setTimer1>
			clearAllLed();
 8001016:	f7ff f90d 	bl	8000234 <clearAllLed>
			toggleYellow2();
 800101a:	f7ff f971 	bl	8000300 <toggleYellow2>
			counter_toggle++;
 800101e:	4b8c      	ldr	r3, [pc, #560]	; (8001250 <fsm_modify_timer_control+0x6ec>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	3301      	adds	r3, #1
 8001024:	4a8a      	ldr	r2, [pc, #552]	; (8001250 <fsm_modify_timer_control+0x6ec>)
 8001026:	6013      	str	r3, [r2, #0]
			if (counter_toggle > 2) {
 8001028:	4b89      	ldr	r3, [pc, #548]	; (8001250 <fsm_modify_timer_control+0x6ec>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2b02      	cmp	r3, #2
 800102e:	dd04      	ble.n	800103a <fsm_modify_timer_control+0x4d6>
				counter_toggle = 0;
 8001030:	4b87      	ldr	r3, [pc, #540]	; (8001250 <fsm_modify_timer_control+0x6ec>)
 8001032:	2200      	movs	r2, #0
 8001034:	601a      	str	r2, [r3, #0]
				toggleYellow1();
 8001036:	f7ff f92d 	bl	8000294 <toggleYellow1>
			}
		}

		//check if user want to apply new duration1 and return auto mode
		if (isButtonPressed(RETURN)) {
 800103a:	2003      	movs	r0, #3
 800103c:	f000 fa00 	bl	8001440 <isButtonPressed>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d00e      	beq.n	8001064 <fsm_modify_timer_control+0x500>
			clearAllLed();
 8001046:	f7ff f8f5 	bl	8000234 <clearAllLed>
			//set new duration1 for yellow led
			yellow_duration2 = time_input * 100;
 800104a:	4b82      	ldr	r3, [pc, #520]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	2264      	movs	r2, #100	; 0x64
 8001050:	fb02 f303 	mul.w	r3, r2, r3
 8001054:	4a80      	ldr	r2, [pc, #512]	; (8001258 <fsm_modify_timer_control+0x6f4>)
 8001056:	6013      	str	r3, [r2, #0]
			time_input = 1;
 8001058:	4b7e      	ldr	r3, [pc, #504]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 800105a:	2201      	movs	r2, #1
 800105c:	601a      	str	r2, [r3, #0]
			status3 = MODIFY_GREEN2;
 800105e:	4b7f      	ldr	r3, [pc, #508]	; (800125c <fsm_modify_timer_control+0x6f8>)
 8001060:	2211      	movs	r2, #17
 8001062:	601a      	str	r2, [r3, #0]
//			writeMessage("green2");
		}

		//check if user want to increase time
		if (isButtonPressed(INC_TIME) || isButtonPressed1s(INC_TIME)) {
 8001064:	2001      	movs	r0, #1
 8001066:	f000 f9eb 	bl	8001440 <isButtonPressed>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d105      	bne.n	800107c <fsm_modify_timer_control+0x518>
 8001070:	2001      	movs	r0, #1
 8001072:	f000 fa05 	bl	8001480 <isButtonPressed1s>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d01a      	beq.n	80010b2 <fsm_modify_timer_control+0x54e>
			time_input = (time_input + 1) % 100; //99 is the max value
 800107c:	4b75      	ldr	r3, [pc, #468]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	1c5a      	adds	r2, r3, #1
 8001082:	4b77      	ldr	r3, [pc, #476]	; (8001260 <fsm_modify_timer_control+0x6fc>)
 8001084:	fb83 1302 	smull	r1, r3, r3, r2
 8001088:	1159      	asrs	r1, r3, #5
 800108a:	17d3      	asrs	r3, r2, #31
 800108c:	1acb      	subs	r3, r1, r3
 800108e:	2164      	movs	r1, #100	; 0x64
 8001090:	fb01 f303 	mul.w	r3, r1, r3
 8001094:	1ad3      	subs	r3, r2, r3
 8001096:	4a6f      	ldr	r2, [pc, #444]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 8001098:	6013      	str	r3, [r2, #0]
			if (time_input == 0)
 800109a:	4b6e      	ldr	r3, [pc, #440]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d102      	bne.n	80010a8 <fsm_modify_timer_control+0x544>
				time_input = 1; //0 is invalid value
 80010a2:	4b6c      	ldr	r3, [pc, #432]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 80010a4:	2201      	movs	r2, #1
 80010a6:	601a      	str	r2, [r3, #0]
			writeMess(time_input);
 80010a8:	4b6a      	ldr	r3, [pc, #424]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f000 f8df 	bl	8001270 <writeMess>
		}

		//decrease time
		if (isButtonPressed(DEC_TIME) || isButtonPressed1s(DEC_TIME)) {
 80010b2:	2002      	movs	r0, #2
 80010b4:	f000 f9c4 	bl	8001440 <isButtonPressed>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d105      	bne.n	80010ca <fsm_modify_timer_control+0x566>
 80010be:	2002      	movs	r0, #2
 80010c0:	f000 f9de 	bl	8001480 <isButtonPressed1s>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d010      	beq.n	80010ec <fsm_modify_timer_control+0x588>
			time_input = (time_input - 1);
 80010ca:	4b62      	ldr	r3, [pc, #392]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	3b01      	subs	r3, #1
 80010d0:	4a60      	ldr	r2, [pc, #384]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 80010d2:	6013      	str	r3, [r2, #0]
			if (time_input == 0)
 80010d4:	4b5f      	ldr	r3, [pc, #380]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d102      	bne.n	80010e2 <fsm_modify_timer_control+0x57e>
				time_input = 99; //0 is invalid value
 80010dc:	4b5d      	ldr	r3, [pc, #372]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 80010de:	2263      	movs	r2, #99	; 0x63
 80010e0:	601a      	str	r2, [r3, #0]
			writeMess(time_input);
 80010e2:	4b5c      	ldr	r3, [pc, #368]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4618      	mov	r0, r3
 80010e8:	f000 f8c2 	bl	8001270 <writeMess>
		}

		//check if user want to change mode
		if (isButtonPressed(CONTROL_MODE)) {
 80010ec:	2000      	movs	r0, #0
 80010ee:	f000 f9a7 	bl	8001440 <isButtonPressed>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	f000 80a4 	beq.w	8001242 <fsm_modify_timer_control+0x6de>
			clearAllLed();
 80010fa:	f7ff f89b 	bl	8000234 <clearAllLed>
			time_input = 1;
 80010fe:	4b55      	ldr	r3, [pc, #340]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 8001100:	2201      	movs	r2, #1
 8001102:	601a      	str	r2, [r3, #0]
			status3 = MODIFY_GREEN2;
 8001104:	4b55      	ldr	r3, [pc, #340]	; (800125c <fsm_modify_timer_control+0x6f8>)
 8001106:	2211      	movs	r2, #17
 8001108:	601a      	str	r2, [r3, #0]
//			writeMessage("green2");
		}
		break;
 800110a:	e09a      	b.n	8001242 <fsm_modify_timer_control+0x6de>

	case MODIFY_GREEN2:
		//set mode to display
		mode = 7;
 800110c:	4b4f      	ldr	r3, [pc, #316]	; (800124c <fsm_modify_timer_control+0x6e8>)
 800110e:	2207      	movs	r2, #7
 8001110:	601a      	str	r2, [r3, #0]
		if (isTimer1Expired()) {
 8001112:	f000 fef1 	bl	8001ef8 <isTimer1Expired>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d014      	beq.n	8001146 <fsm_modify_timer_control+0x5e2>
			setTimer1(50);
 800111c:	2032      	movs	r0, #50	; 0x32
 800111e:	f000 fda1 	bl	8001c64 <setTimer1>
			clearAllLed();
 8001122:	f7ff f887 	bl	8000234 <clearAllLed>
			toggleGreen2();
 8001126:	f7ff f8fd 	bl	8000324 <toggleGreen2>
			counter_toggle++;
 800112a:	4b49      	ldr	r3, [pc, #292]	; (8001250 <fsm_modify_timer_control+0x6ec>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	3301      	adds	r3, #1
 8001130:	4a47      	ldr	r2, [pc, #284]	; (8001250 <fsm_modify_timer_control+0x6ec>)
 8001132:	6013      	str	r3, [r2, #0]
			if (counter_toggle > 2) {
 8001134:	4b46      	ldr	r3, [pc, #280]	; (8001250 <fsm_modify_timer_control+0x6ec>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	2b02      	cmp	r3, #2
 800113a:	dd04      	ble.n	8001146 <fsm_modify_timer_control+0x5e2>
				counter_toggle = 0;
 800113c:	4b44      	ldr	r3, [pc, #272]	; (8001250 <fsm_modify_timer_control+0x6ec>)
 800113e:	2200      	movs	r2, #0
 8001140:	601a      	str	r2, [r3, #0]
				toggleGreen1();
 8001142:	f7ff f8b9 	bl	80002b8 <toggleGreen1>
			}
		}
		//check if user want to apply new duration1 and return auto mode
		if (isButtonPressed(RETURN)) {
 8001146:	2003      	movs	r0, #3
 8001148:	f000 f97a 	bl	8001440 <isButtonPressed>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d014      	beq.n	800117c <fsm_modify_timer_control+0x618>
			clearAllLed();
 8001152:	f7ff f86f 	bl	8000234 <clearAllLed>
			//set new duration1 for green led
			green_duration2 = time_input * 100;
 8001156:	4b3f      	ldr	r3, [pc, #252]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	2264      	movs	r2, #100	; 0x64
 800115c:	fb02 f303 	mul.w	r3, r2, r3
 8001160:	4a40      	ldr	r2, [pc, #256]	; (8001264 <fsm_modify_timer_control+0x700>)
 8001162:	6013      	str	r3, [r2, #0]
			time_input = 1;
 8001164:	4b3b      	ldr	r3, [pc, #236]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 8001166:	2201      	movs	r2, #1
 8001168:	601a      	str	r2, [r3, #0]
			//turn on return flag for the fsm auto can change it's state
			returnFlag1 = 1;
 800116a:	4b3f      	ldr	r3, [pc, #252]	; (8001268 <fsm_modify_timer_control+0x704>)
 800116c:	2201      	movs	r2, #1
 800116e:	601a      	str	r2, [r3, #0]
			returnFlag2 = 1;
 8001170:	4b3e      	ldr	r3, [pc, #248]	; (800126c <fsm_modify_timer_control+0x708>)
 8001172:	2201      	movs	r2, #1
 8001174:	601a      	str	r2, [r3, #0]
			status3 = WAIT;
 8001176:	4b39      	ldr	r3, [pc, #228]	; (800125c <fsm_modify_timer_control+0x6f8>)
 8001178:	2212      	movs	r2, #18
 800117a:	601a      	str	r2, [r3, #0]
			//set display pointer back to normal
//			writeMessage("auto mode");
		}

		//check if user want to increase time
		if (isButtonPressed(INC_TIME) || isButtonPressed1s(INC_TIME)) {
 800117c:	2001      	movs	r0, #1
 800117e:	f000 f95f 	bl	8001440 <isButtonPressed>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d105      	bne.n	8001194 <fsm_modify_timer_control+0x630>
 8001188:	2001      	movs	r0, #1
 800118a:	f000 f979 	bl	8001480 <isButtonPressed1s>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d01a      	beq.n	80011ca <fsm_modify_timer_control+0x666>
			time_input = (time_input + 1) % 100; //99 is the max value
 8001194:	4b2f      	ldr	r3, [pc, #188]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	1c5a      	adds	r2, r3, #1
 800119a:	4b31      	ldr	r3, [pc, #196]	; (8001260 <fsm_modify_timer_control+0x6fc>)
 800119c:	fb83 1302 	smull	r1, r3, r3, r2
 80011a0:	1159      	asrs	r1, r3, #5
 80011a2:	17d3      	asrs	r3, r2, #31
 80011a4:	1acb      	subs	r3, r1, r3
 80011a6:	2164      	movs	r1, #100	; 0x64
 80011a8:	fb01 f303 	mul.w	r3, r1, r3
 80011ac:	1ad3      	subs	r3, r2, r3
 80011ae:	4a29      	ldr	r2, [pc, #164]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 80011b0:	6013      	str	r3, [r2, #0]
			if (time_input == 0)
 80011b2:	4b28      	ldr	r3, [pc, #160]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d102      	bne.n	80011c0 <fsm_modify_timer_control+0x65c>
				time_input = 1; //1 is invalid value
 80011ba:	4b26      	ldr	r3, [pc, #152]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 80011bc:	2201      	movs	r2, #1
 80011be:	601a      	str	r2, [r3, #0]
			writeMess(time_input);
 80011c0:	4b24      	ldr	r3, [pc, #144]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f000 f853 	bl	8001270 <writeMess>
		}

		//decrease time
		if (isButtonPressed(DEC_TIME) || isButtonPressed1s(DEC_TIME)) {
 80011ca:	2002      	movs	r0, #2
 80011cc:	f000 f938 	bl	8001440 <isButtonPressed>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d105      	bne.n	80011e2 <fsm_modify_timer_control+0x67e>
 80011d6:	2002      	movs	r0, #2
 80011d8:	f000 f952 	bl	8001480 <isButtonPressed1s>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d010      	beq.n	8001204 <fsm_modify_timer_control+0x6a0>
			time_input = (time_input - 1);
 80011e2:	4b1c      	ldr	r3, [pc, #112]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	3b01      	subs	r3, #1
 80011e8:	4a1a      	ldr	r2, [pc, #104]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 80011ea:	6013      	str	r3, [r2, #0]
			if (time_input == 0)
 80011ec:	4b19      	ldr	r3, [pc, #100]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d102      	bne.n	80011fa <fsm_modify_timer_control+0x696>
				time_input = 99; //0 is invalid value
 80011f4:	4b17      	ldr	r3, [pc, #92]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 80011f6:	2263      	movs	r2, #99	; 0x63
 80011f8:	601a      	str	r2, [r3, #0]
			writeMess(time_input);
 80011fa:	4b16      	ldr	r3, [pc, #88]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4618      	mov	r0, r3
 8001200:	f000 f836 	bl	8001270 <writeMess>
		}

		//check if user want to change mode
		if (isButtonPressed(CONTROL_MODE)) {
 8001204:	2000      	movs	r0, #0
 8001206:	f000 f91b 	bl	8001440 <isButtonPressed>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d01a      	beq.n	8001246 <fsm_modify_timer_control+0x6e2>
			time_input = 1;
 8001210:	4b10      	ldr	r3, [pc, #64]	; (8001254 <fsm_modify_timer_control+0x6f0>)
 8001212:	2201      	movs	r2, #1
 8001214:	601a      	str	r2, [r3, #0]
			clearAllLed();
 8001216:	f7ff f80d 	bl	8000234 <clearAllLed>
			returnFlag1 = 1;
 800121a:	4b13      	ldr	r3, [pc, #76]	; (8001268 <fsm_modify_timer_control+0x704>)
 800121c:	2201      	movs	r2, #1
 800121e:	601a      	str	r2, [r3, #0]
			returnFlag2 = 1;
 8001220:	4b12      	ldr	r3, [pc, #72]	; (800126c <fsm_modify_timer_control+0x708>)
 8001222:	2201      	movs	r2, #1
 8001224:	601a      	str	r2, [r3, #0]
			status3 = WAIT;
 8001226:	4b0d      	ldr	r3, [pc, #52]	; (800125c <fsm_modify_timer_control+0x6f8>)
 8001228:	2212      	movs	r2, #18
 800122a:	601a      	str	r2, [r3, #0]
//			writeMessage("auto mode");
			//set display pointer back to normal
		}
		break;
 800122c:	e00b      	b.n	8001246 <fsm_modify_timer_control+0x6e2>
	case WAIT:
		//DO NOTHING
		break;

	default:
		break;
 800122e:	bf00      	nop
 8001230:	e00a      	b.n	8001248 <fsm_modify_timer_control+0x6e4>
		break;
 8001232:	bf00      	nop
 8001234:	e008      	b.n	8001248 <fsm_modify_timer_control+0x6e4>
		break;
 8001236:	bf00      	nop
 8001238:	e006      	b.n	8001248 <fsm_modify_timer_control+0x6e4>
		break;
 800123a:	bf00      	nop
 800123c:	e004      	b.n	8001248 <fsm_modify_timer_control+0x6e4>
		break;
 800123e:	bf00      	nop
 8001240:	e002      	b.n	8001248 <fsm_modify_timer_control+0x6e4>
		break;
 8001242:	bf00      	nop
 8001244:	e000      	b.n	8001248 <fsm_modify_timer_control+0x6e4>
		break;
 8001246:	bf00      	nop
	}
}
 8001248:	bf00      	nop
 800124a:	bd80      	pop	{r7, pc}
 800124c:	20000030 	.word	0x20000030
 8001250:	200000dc 	.word	0x200000dc
 8001254:	2000002c 	.word	0x2000002c
 8001258:	20000024 	.word	0x20000024
 800125c:	20000010 	.word	0x20000010
 8001260:	51eb851f 	.word	0x51eb851f
 8001264:	20000028 	.word	0x20000028
 8001268:	200000cc 	.word	0x200000cc
 800126c:	200000d0 	.word	0x200000d0

08001270 <writeMess>:
int status4 = PEDESTRIAN_OFF;
int state = 0;
int state2 = 0;
int counter_toggle = 0;

void writeMess(int time){
 8001270:	b580      	push	{r7, lr}
 8001272:	b08a      	sub	sp, #40	; 0x28
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
	char str[32];
	sprintf((char*) str, "!7SEG:%02d#\r\n", time);
 8001278:	f107 0308 	add.w	r3, r7, #8
 800127c:	687a      	ldr	r2, [r7, #4]
 800127e:	490a      	ldr	r1, [pc, #40]	; (80012a8 <writeMess+0x38>)
 8001280:	4618      	mov	r0, r3
 8001282:	f002 ff51 	bl	8004128 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 10);
 8001286:	f107 0308 	add.w	r3, r7, #8
 800128a:	4618      	mov	r0, r3
 800128c:	f7fe ff5e 	bl	800014c <strlen>
 8001290:	4603      	mov	r3, r0
 8001292:	b29a      	uxth	r2, r3
 8001294:	f107 0108 	add.w	r1, r7, #8
 8001298:	230a      	movs	r3, #10
 800129a:	4804      	ldr	r0, [pc, #16]	; (80012ac <writeMess+0x3c>)
 800129c:	f002 fda7 	bl	8003dee <HAL_UART_Transmit>
}
 80012a0:	bf00      	nop
 80012a2:	3728      	adds	r7, #40	; 0x28
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	08004a34 	.word	0x08004a34
 80012ac:	2000019c 	.word	0x2000019c

080012b0 <writeMessage>:
void writeMessage(char * str){
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 10);
 80012b8:	6878      	ldr	r0, [r7, #4]
 80012ba:	f7fe ff47 	bl	800014c <strlen>
 80012be:	4603      	mov	r3, r0
 80012c0:	b29a      	uxth	r2, r3
 80012c2:	230a      	movs	r3, #10
 80012c4:	6879      	ldr	r1, [r7, #4]
 80012c6:	4803      	ldr	r0, [pc, #12]	; (80012d4 <writeMessage+0x24>)
 80012c8:	f002 fd91 	bl	8003dee <HAL_UART_Transmit>
}
 80012cc:	bf00      	nop
 80012ce:	3708      	adds	r7, #8
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	2000019c 	.word	0x2000019c

080012d8 <button_reading>:
		flagForButtonPress1s[i] = BUTTON_FLAG_CLEAR;
		counterForButtonPress1s[i] = 0;
	}
}

void button_reading(void) {
 80012d8:	b590      	push	{r4, r7, lr}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
	for (unsigned char i = 0; i < NO_OF_BUTTONS; i++) {
 80012de:	2300      	movs	r3, #0
 80012e0:	71fb      	strb	r3, [r7, #7]
 80012e2:	e092      	b.n	800140a <button_reading+0x132>
		//propagate buffer stage 2 to stage 3
		debounceButtonBuffer3[i] = debounceButtonBuffer2[i];
 80012e4:	79fa      	ldrb	r2, [r7, #7]
 80012e6:	79fb      	ldrb	r3, [r7, #7]
 80012e8:	494c      	ldr	r1, [pc, #304]	; (800141c <button_reading+0x144>)
 80012ea:	5c89      	ldrb	r1, [r1, r2]
 80012ec:	4a4c      	ldr	r2, [pc, #304]	; (8001420 <button_reading+0x148>)
 80012ee:	54d1      	strb	r1, [r2, r3]
		//propagate buffer stage 1 to stage 2
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 80012f0:	79fa      	ldrb	r2, [r7, #7]
 80012f2:	79fb      	ldrb	r3, [r7, #7]
 80012f4:	494b      	ldr	r1, [pc, #300]	; (8001424 <button_reading+0x14c>)
 80012f6:	5c89      	ldrb	r1, [r1, r2]
 80012f8:	4a48      	ldr	r2, [pc, #288]	; (800141c <button_reading+0x144>)
 80012fa:	54d1      	strb	r1, [r2, r3]
		//update the lasted button state in buffer 1
		//debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(INPUT_PORT, buttonPin[i]);
		if (i == 0) {
 80012fc:	79fb      	ldrb	r3, [r7, #7]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d109      	bne.n	8001316 <button_reading+0x3e>
			debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(Button0_GPIO_Port,
 8001302:	79fc      	ldrb	r4, [r7, #7]
 8001304:	2101      	movs	r1, #1
 8001306:	4848      	ldr	r0, [pc, #288]	; (8001428 <button_reading+0x150>)
 8001308:	f001 f97c 	bl	8002604 <HAL_GPIO_ReadPin>
 800130c:	4603      	mov	r3, r0
 800130e:	461a      	mov	r2, r3
 8001310:	4b44      	ldr	r3, [pc, #272]	; (8001424 <button_reading+0x14c>)
 8001312:	551a      	strb	r2, [r3, r4]
 8001314:	e025      	b.n	8001362 <button_reading+0x8a>
			Button0_Pin);
		} else if (i == 1) {
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	2b01      	cmp	r3, #1
 800131a:	d109      	bne.n	8001330 <button_reading+0x58>
			debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(Button1_GPIO_Port,
 800131c:	79fc      	ldrb	r4, [r7, #7]
 800131e:	2102      	movs	r1, #2
 8001320:	4841      	ldr	r0, [pc, #260]	; (8001428 <button_reading+0x150>)
 8001322:	f001 f96f 	bl	8002604 <HAL_GPIO_ReadPin>
 8001326:	4603      	mov	r3, r0
 8001328:	461a      	mov	r2, r3
 800132a:	4b3e      	ldr	r3, [pc, #248]	; (8001424 <button_reading+0x14c>)
 800132c:	551a      	strb	r2, [r3, r4]
 800132e:	e018      	b.n	8001362 <button_reading+0x8a>
			Button1_Pin);
		} else if (i == 2) {
 8001330:	79fb      	ldrb	r3, [r7, #7]
 8001332:	2b02      	cmp	r3, #2
 8001334:	d109      	bne.n	800134a <button_reading+0x72>
			debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(Button2_GPIO_Port,
 8001336:	79fc      	ldrb	r4, [r7, #7]
 8001338:	2110      	movs	r1, #16
 800133a:	483b      	ldr	r0, [pc, #236]	; (8001428 <button_reading+0x150>)
 800133c:	f001 f962 	bl	8002604 <HAL_GPIO_ReadPin>
 8001340:	4603      	mov	r3, r0
 8001342:	461a      	mov	r2, r3
 8001344:	4b37      	ldr	r3, [pc, #220]	; (8001424 <button_reading+0x14c>)
 8001346:	551a      	strb	r2, [r3, r4]
 8001348:	e00b      	b.n	8001362 <button_reading+0x8a>
			Button2_Pin);
		} else if (i == 3) {
 800134a:	79fb      	ldrb	r3, [r7, #7]
 800134c:	2b03      	cmp	r3, #3
 800134e:	d108      	bne.n	8001362 <button_reading+0x8a>
			debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(Button3_GPIO_Port,
 8001350:	79fc      	ldrb	r4, [r7, #7]
 8001352:	2101      	movs	r1, #1
 8001354:	4835      	ldr	r0, [pc, #212]	; (800142c <button_reading+0x154>)
 8001356:	f001 f955 	bl	8002604 <HAL_GPIO_ReadPin>
 800135a:	4603      	mov	r3, r0
 800135c:	461a      	mov	r2, r3
 800135e:	4b31      	ldr	r3, [pc, #196]	; (8001424 <button_reading+0x14c>)
 8001360:	551a      	strb	r2, [r3, r4]
			Button3_Pin);
		}
		if ((debounceButtonBuffer2[i] == debounceButtonBuffer1[i])
 8001362:	79fb      	ldrb	r3, [r7, #7]
 8001364:	4a2d      	ldr	r2, [pc, #180]	; (800141c <button_reading+0x144>)
 8001366:	5cd2      	ldrb	r2, [r2, r3]
 8001368:	79fb      	ldrb	r3, [r7, #7]
 800136a:	492e      	ldr	r1, [pc, #184]	; (8001424 <button_reading+0x14c>)
 800136c:	5ccb      	ldrb	r3, [r1, r3]
 800136e:	429a      	cmp	r2, r3
 8001370:	d148      	bne.n	8001404 <button_reading+0x12c>
				&& (debounceButtonBuffer2[i] == debounceButtonBuffer3[i])) {
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	4a29      	ldr	r2, [pc, #164]	; (800141c <button_reading+0x144>)
 8001376:	5cd2      	ldrb	r2, [r2, r3]
 8001378:	79fb      	ldrb	r3, [r7, #7]
 800137a:	4929      	ldr	r1, [pc, #164]	; (8001420 <button_reading+0x148>)
 800137c:	5ccb      	ldrb	r3, [r1, r3]
 800137e:	429a      	cmp	r2, r3
 8001380:	d140      	bne.n	8001404 <button_reading+0x12c>
			if (debounceButtonBuffer3[i] != debounceButtonBuffer4[i]) {
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	4a26      	ldr	r2, [pc, #152]	; (8001420 <button_reading+0x148>)
 8001386:	5cd2      	ldrb	r2, [r2, r3]
 8001388:	79fb      	ldrb	r3, [r7, #7]
 800138a:	4929      	ldr	r1, [pc, #164]	; (8001430 <button_reading+0x158>)
 800138c:	5ccb      	ldrb	r3, [r1, r3]
 800138e:	429a      	cmp	r2, r3
 8001390:	d01a      	beq.n	80013c8 <button_reading+0xf0>
				//state different, mean there's a transition in button state
				debounceButtonBuffer4[i] = debounceButtonBuffer3[i];
 8001392:	79fa      	ldrb	r2, [r7, #7]
 8001394:	79fb      	ldrb	r3, [r7, #7]
 8001396:	4922      	ldr	r1, [pc, #136]	; (8001420 <button_reading+0x148>)
 8001398:	5c89      	ldrb	r1, [r1, r2]
 800139a:	4a25      	ldr	r2, [pc, #148]	; (8001430 <button_reading+0x158>)
 800139c:	54d1      	strb	r1, [r2, r3]
				if (debounceButtonBuffer4[i] == BUTTON_IS_PRESSED) {
 800139e:	79fb      	ldrb	r3, [r7, #7]
 80013a0:	4a23      	ldr	r2, [pc, #140]	; (8001430 <button_reading+0x158>)
 80013a2:	5cd3      	ldrb	r3, [r2, r3]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d105      	bne.n	80013b4 <button_reading+0xdc>
					//on falling edge of transition
//					TimeOutForKeyPress = 500;   //additional feature
					buttonFlags[i] = BUTTON_FLAG_SET;
 80013a8:	79fb      	ldrb	r3, [r7, #7]
 80013aa:	4a22      	ldr	r2, [pc, #136]	; (8001434 <button_reading+0x15c>)
 80013ac:	2101      	movs	r1, #1
 80013ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80013b2:	e027      	b.n	8001404 <button_reading+0x12c>
				} else {
					//rising eadge, which mean button is release;
//					TimeOutForKeyPress[i]--;
					counterForButtonPress1s[i] = 0;
 80013b4:	79fb      	ldrb	r3, [r7, #7]
 80013b6:	4a20      	ldr	r2, [pc, #128]	; (8001438 <button_reading+0x160>)
 80013b8:	2100      	movs	r1, #0
 80013ba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					debounceButtonBuffer4[i] = BUTTON_IS_RELEASED;
 80013be:	79fb      	ldrb	r3, [r7, #7]
 80013c0:	4a1b      	ldr	r2, [pc, #108]	; (8001430 <button_reading+0x158>)
 80013c2:	2101      	movs	r1, #1
 80013c4:	54d1      	strb	r1, [r2, r3]
 80013c6:	e01d      	b.n	8001404 <button_reading+0x12c>
				}
			} else {
				//buffer same state, which mean key is still hold, increase counter
				if (debounceButtonBuffer4[i] == BUTTON_IS_PRESSED) {
 80013c8:	79fb      	ldrb	r3, [r7, #7]
 80013ca:	4a19      	ldr	r2, [pc, #100]	; (8001430 <button_reading+0x158>)
 80013cc:	5cd3      	ldrb	r3, [r2, r3]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d118      	bne.n	8001404 <button_reading+0x12c>
					if (counterForButtonPress1s[i]
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	4a18      	ldr	r2, [pc, #96]	; (8001438 <button_reading+0x160>)
 80013d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013da:	2b31      	cmp	r3, #49	; 0x31
 80013dc:	d812      	bhi.n	8001404 <button_reading+0x12c>
							< DURATION_FOR_AUTO_INCREASING) {
						counterForButtonPress1s[i]++;
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	4a15      	ldr	r2, [pc, #84]	; (8001438 <button_reading+0x160>)
 80013e2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80013e6:	3201      	adds	r2, #1
 80013e8:	b291      	uxth	r1, r2
 80013ea:	4a13      	ldr	r2, [pc, #76]	; (8001438 <button_reading+0x160>)
 80013ec:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						if (counterForButtonPress1s[i]
 80013f0:	79fb      	ldrb	r3, [r7, #7]
 80013f2:	4a11      	ldr	r2, [pc, #68]	; (8001438 <button_reading+0x160>)
 80013f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013f8:	2b32      	cmp	r3, #50	; 0x32
 80013fa:	d103      	bne.n	8001404 <button_reading+0x12c>
								== DURATION_FOR_AUTO_INCREASING) {
							flagForButtonPress1s[i] = BUTTON_FLAG_SET;
 80013fc:	79fb      	ldrb	r3, [r7, #7]
 80013fe:	4a0f      	ldr	r2, [pc, #60]	; (800143c <button_reading+0x164>)
 8001400:	2101      	movs	r1, #1
 8001402:	54d1      	strb	r1, [r2, r3]
	for (unsigned char i = 0; i < NO_OF_BUTTONS; i++) {
 8001404:	79fb      	ldrb	r3, [r7, #7]
 8001406:	3301      	adds	r3, #1
 8001408:	71fb      	strb	r3, [r7, #7]
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	2b03      	cmp	r3, #3
 800140e:	f67f af69 	bls.w	80012e4 <button_reading+0xc>
					}
				}
			}
		}
	}
}
 8001412:	bf00      	nop
 8001414:	bf00      	nop
 8001416:	370c      	adds	r7, #12
 8001418:	46bd      	mov	sp, r7
 800141a:	bd90      	pop	{r4, r7, pc}
 800141c:	200000f4 	.word	0x200000f4
 8001420:	200000f8 	.word	0x200000f8
 8001424:	200000f0 	.word	0x200000f0
 8001428:	40010800 	.word	0x40010800
 800142c:	40010c00 	.word	0x40010c00
 8001430:	200000fc 	.word	0x200000fc
 8001434:	200000e0 	.word	0x200000e0
 8001438:	20000104 	.word	0x20000104
 800143c:	20000100 	.word	0x20000100

08001440 <isButtonPressed>:

unsigned char isButtonPressed(unsigned char index) {
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	4603      	mov	r3, r0
 8001448:	71fb      	strb	r3, [r7, #7]
	if (index >= NO_OF_BUTTONS)
 800144a:	79fb      	ldrb	r3, [r7, #7]
 800144c:	2b03      	cmp	r3, #3
 800144e:	d901      	bls.n	8001454 <isButtonPressed+0x14>
		return 0;
 8001450:	2300      	movs	r3, #0
 8001452:	e00d      	b.n	8001470 <isButtonPressed+0x30>
	if (buttonFlags[index] == BUTTON_FLAG_SET) {
 8001454:	79fb      	ldrb	r3, [r7, #7]
 8001456:	4a09      	ldr	r2, [pc, #36]	; (800147c <isButtonPressed+0x3c>)
 8001458:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800145c:	2b01      	cmp	r3, #1
 800145e:	d106      	bne.n	800146e <isButtonPressed+0x2e>
		//clear button flags and return
		buttonFlags[index] = BUTTON_FLAG_CLEAR;
 8001460:	79fb      	ldrb	r3, [r7, #7]
 8001462:	4a06      	ldr	r2, [pc, #24]	; (800147c <isButtonPressed+0x3c>)
 8001464:	2100      	movs	r1, #0
 8001466:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800146a:	2301      	movs	r3, #1
 800146c:	e000      	b.n	8001470 <isButtonPressed+0x30>
	} else
		return 0;
 800146e:	2300      	movs	r3, #0
}
 8001470:	4618      	mov	r0, r3
 8001472:	370c      	adds	r7, #12
 8001474:	46bd      	mov	sp, r7
 8001476:	bc80      	pop	{r7}
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	200000e0 	.word	0x200000e0

08001480 <isButtonPressed1s>:

unsigned char isButtonPressed1s(unsigned char index) {
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	4603      	mov	r3, r0
 8001488:	71fb      	strb	r3, [r7, #7]
	if (index >= NO_OF_BUTTONS)
 800148a:	79fb      	ldrb	r3, [r7, #7]
 800148c:	2b03      	cmp	r3, #3
 800148e:	d901      	bls.n	8001494 <isButtonPressed1s+0x14>
		return 0;
 8001490:	2300      	movs	r3, #0
 8001492:	e010      	b.n	80014b6 <isButtonPressed1s+0x36>
	if (flagForButtonPress1s[index] == BUTTON_FLAG_SET) {
 8001494:	79fb      	ldrb	r3, [r7, #7]
 8001496:	4a0a      	ldr	r2, [pc, #40]	; (80014c0 <isButtonPressed1s+0x40>)
 8001498:	5cd3      	ldrb	r3, [r2, r3]
 800149a:	2b01      	cmp	r3, #1
 800149c:	d10a      	bne.n	80014b4 <isButtonPressed1s+0x34>
		//clear button hold more than 1s flags and return
		flagForButtonPress1s[index] = BUTTON_FLAG_CLEAR;
 800149e:	79fb      	ldrb	r3, [r7, #7]
 80014a0:	4a07      	ldr	r2, [pc, #28]	; (80014c0 <isButtonPressed1s+0x40>)
 80014a2:	2100      	movs	r1, #0
 80014a4:	54d1      	strb	r1, [r2, r3]
		//clear counter
		counterForButtonPress1s[index] = 0;
 80014a6:	79fb      	ldrb	r3, [r7, #7]
 80014a8:	4a06      	ldr	r2, [pc, #24]	; (80014c4 <isButtonPressed1s+0x44>)
 80014aa:	2100      	movs	r1, #0
 80014ac:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		return 1;
 80014b0:	2301      	movs	r3, #1
 80014b2:	e000      	b.n	80014b6 <isButtonPressed1s+0x36>
	} else
		return 0;
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bc80      	pop	{r7}
 80014be:	4770      	bx	lr
 80014c0:	20000100 	.word	0x20000100
 80014c4:	20000104 	.word	0x20000104

080014c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014cc:	f000 fda6 	bl	800201c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014d0:	f000 f81c 	bl	800150c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014d4:	f000 f948 	bl	8001768 <MX_GPIO_Init>
  MX_TIM2_Init();
 80014d8:	f000 f85a 	bl	8001590 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80014dc:	f000 f91a 	bl	8001714 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80014e0:	f000 f8a2 	bl	8001628 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80014e4:	4807      	ldr	r0, [pc, #28]	; (8001504 <main+0x3c>)
 80014e6:	f001 fd27 	bl	8002f38 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80014ea:	2100      	movs	r1, #0
 80014ec:	4806      	ldr	r0, [pc, #24]	; (8001508 <main+0x40>)
 80014ee:	f001 fdcd 	bl	800308c <HAL_TIM_PWM_Start>
//		for(int i = 0; i < 100; i++){
//			__HAL_TIM_SetCompare(&htim3,TIM_CHANNEL_1, i);
//			HAL_Delay(100);
//		}
//		HAL_Delay(100);
		fsm1_automatic_run();
 80014f2:	f7fe ff29 	bl	8000348 <fsm1_automatic_run>
		fsm2_automatic_run();
 80014f6:	f7ff f953 	bl	80007a0 <fsm2_automatic_run>
		fsm_modify_timer_control();
 80014fa:	f7ff fb33 	bl	8000b64 <fsm_modify_timer_control>
		fsm_pedestrian();
 80014fe:	f000 f9b3 	bl	8001868 <fsm_pedestrian>
		fsm1_automatic_run();
 8001502:	e7f6      	b.n	80014f2 <main+0x2a>
 8001504:	2000010c 	.word	0x2000010c
 8001508:	20000154 	.word	0x20000154

0800150c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b090      	sub	sp, #64	; 0x40
 8001510:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001512:	f107 0318 	add.w	r3, r7, #24
 8001516:	2228      	movs	r2, #40	; 0x28
 8001518:	2100      	movs	r1, #0
 800151a:	4618      	mov	r0, r3
 800151c:	f002 fdfc 	bl	8004118 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001520:	1d3b      	adds	r3, r7, #4
 8001522:	2200      	movs	r2, #0
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	605a      	str	r2, [r3, #4]
 8001528:	609a      	str	r2, [r3, #8]
 800152a:	60da      	str	r2, [r3, #12]
 800152c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800152e:	2302      	movs	r3, #2
 8001530:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001532:	2301      	movs	r3, #1
 8001534:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001536:	2310      	movs	r3, #16
 8001538:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800153a:	2302      	movs	r3, #2
 800153c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800153e:	2300      	movs	r3, #0
 8001540:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001542:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001546:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001548:	f107 0318 	add.w	r3, r7, #24
 800154c:	4618      	mov	r0, r3
 800154e:	f001 f889 	bl	8002664 <HAL_RCC_OscConfig>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001558:	f000 f980 	bl	800185c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800155c:	230f      	movs	r3, #15
 800155e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001560:	2302      	movs	r3, #2
 8001562:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001564:	2300      	movs	r3, #0
 8001566:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001568:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800156c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800156e:	2300      	movs	r3, #0
 8001570:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001572:	1d3b      	adds	r3, r7, #4
 8001574:	2102      	movs	r1, #2
 8001576:	4618      	mov	r0, r3
 8001578:	f001 faf6 	bl	8002b68 <HAL_RCC_ClockConfig>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001582:	f000 f96b 	bl	800185c <Error_Handler>
  }
}
 8001586:	bf00      	nop
 8001588:	3740      	adds	r7, #64	; 0x40
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
	...

08001590 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b086      	sub	sp, #24
 8001594:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001596:	f107 0308 	add.w	r3, r7, #8
 800159a:	2200      	movs	r2, #0
 800159c:	601a      	str	r2, [r3, #0]
 800159e:	605a      	str	r2, [r3, #4]
 80015a0:	609a      	str	r2, [r3, #8]
 80015a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015a4:	463b      	mov	r3, r7
 80015a6:	2200      	movs	r2, #0
 80015a8:	601a      	str	r2, [r3, #0]
 80015aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015ac:	4b1d      	ldr	r3, [pc, #116]	; (8001624 <MX_TIM2_Init+0x94>)
 80015ae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015b2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 80015b4:	4b1b      	ldr	r3, [pc, #108]	; (8001624 <MX_TIM2_Init+0x94>)
 80015b6:	223f      	movs	r2, #63	; 0x3f
 80015b8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ba:	4b1a      	ldr	r3, [pc, #104]	; (8001624 <MX_TIM2_Init+0x94>)
 80015bc:	2200      	movs	r2, #0
 80015be:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 80015c0:	4b18      	ldr	r3, [pc, #96]	; (8001624 <MX_TIM2_Init+0x94>)
 80015c2:	f242 720f 	movw	r2, #9999	; 0x270f
 80015c6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015c8:	4b16      	ldr	r3, [pc, #88]	; (8001624 <MX_TIM2_Init+0x94>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ce:	4b15      	ldr	r3, [pc, #84]	; (8001624 <MX_TIM2_Init+0x94>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015d4:	4813      	ldr	r0, [pc, #76]	; (8001624 <MX_TIM2_Init+0x94>)
 80015d6:	f001 fc5f 	bl	8002e98 <HAL_TIM_Base_Init>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80015e0:	f000 f93c 	bl	800185c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015e8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015ea:	f107 0308 	add.w	r3, r7, #8
 80015ee:	4619      	mov	r1, r3
 80015f0:	480c      	ldr	r0, [pc, #48]	; (8001624 <MX_TIM2_Init+0x94>)
 80015f2:	f001 ffb3 	bl	800355c <HAL_TIM_ConfigClockSource>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d001      	beq.n	8001600 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80015fc:	f000 f92e 	bl	800185c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001600:	2300      	movs	r3, #0
 8001602:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001604:	2300      	movs	r3, #0
 8001606:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001608:	463b      	mov	r3, r7
 800160a:	4619      	mov	r1, r3
 800160c:	4805      	ldr	r0, [pc, #20]	; (8001624 <MX_TIM2_Init+0x94>)
 800160e:	f002 fb31 	bl	8003c74 <HAL_TIMEx_MasterConfigSynchronization>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001618:	f000 f920 	bl	800185c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800161c:	bf00      	nop
 800161e:	3718      	adds	r7, #24
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	2000010c 	.word	0x2000010c

08001628 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b08e      	sub	sp, #56	; 0x38
 800162c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800162e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001632:	2200      	movs	r2, #0
 8001634:	601a      	str	r2, [r3, #0]
 8001636:	605a      	str	r2, [r3, #4]
 8001638:	609a      	str	r2, [r3, #8]
 800163a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800163c:	f107 0320 	add.w	r3, r7, #32
 8001640:	2200      	movs	r2, #0
 8001642:	601a      	str	r2, [r3, #0]
 8001644:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001646:	1d3b      	adds	r3, r7, #4
 8001648:	2200      	movs	r2, #0
 800164a:	601a      	str	r2, [r3, #0]
 800164c:	605a      	str	r2, [r3, #4]
 800164e:	609a      	str	r2, [r3, #8]
 8001650:	60da      	str	r2, [r3, #12]
 8001652:	611a      	str	r2, [r3, #16]
 8001654:	615a      	str	r2, [r3, #20]
 8001656:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001658:	4b2c      	ldr	r3, [pc, #176]	; (800170c <MX_TIM3_Init+0xe4>)
 800165a:	4a2d      	ldr	r2, [pc, #180]	; (8001710 <MX_TIM3_Init+0xe8>)
 800165c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 800165e:	4b2b      	ldr	r3, [pc, #172]	; (800170c <MX_TIM3_Init+0xe4>)
 8001660:	223f      	movs	r2, #63	; 0x3f
 8001662:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001664:	4b29      	ldr	r3, [pc, #164]	; (800170c <MX_TIM3_Init+0xe4>)
 8001666:	2200      	movs	r2, #0
 8001668:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4095;
 800166a:	4b28      	ldr	r3, [pc, #160]	; (800170c <MX_TIM3_Init+0xe4>)
 800166c:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001670:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001672:	4b26      	ldr	r3, [pc, #152]	; (800170c <MX_TIM3_Init+0xe4>)
 8001674:	2200      	movs	r2, #0
 8001676:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001678:	4b24      	ldr	r3, [pc, #144]	; (800170c <MX_TIM3_Init+0xe4>)
 800167a:	2200      	movs	r2, #0
 800167c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800167e:	4823      	ldr	r0, [pc, #140]	; (800170c <MX_TIM3_Init+0xe4>)
 8001680:	f001 fc0a 	bl	8002e98 <HAL_TIM_Base_Init>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800168a:	f000 f8e7 	bl	800185c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800168e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001692:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001694:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001698:	4619      	mov	r1, r3
 800169a:	481c      	ldr	r0, [pc, #112]	; (800170c <MX_TIM3_Init+0xe4>)
 800169c:	f001 ff5e 	bl	800355c <HAL_TIM_ConfigClockSource>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80016a6:	f000 f8d9 	bl	800185c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80016aa:	4818      	ldr	r0, [pc, #96]	; (800170c <MX_TIM3_Init+0xe4>)
 80016ac:	f001 fc96 	bl	8002fdc <HAL_TIM_PWM_Init>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80016b6:	f000 f8d1 	bl	800185c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ba:	2300      	movs	r3, #0
 80016bc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016be:	2300      	movs	r3, #0
 80016c0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016c2:	f107 0320 	add.w	r3, r7, #32
 80016c6:	4619      	mov	r1, r3
 80016c8:	4810      	ldr	r0, [pc, #64]	; (800170c <MX_TIM3_Init+0xe4>)
 80016ca:	f002 fad3 	bl	8003c74 <HAL_TIMEx_MasterConfigSynchronization>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80016d4:	f000 f8c2 	bl	800185c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016d8:	2360      	movs	r3, #96	; 0x60
 80016da:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80016dc:	2300      	movs	r3, #0
 80016de:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016e0:	2300      	movs	r3, #0
 80016e2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016e4:	2300      	movs	r3, #0
 80016e6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016e8:	1d3b      	adds	r3, r7, #4
 80016ea:	2200      	movs	r2, #0
 80016ec:	4619      	mov	r1, r3
 80016ee:	4807      	ldr	r0, [pc, #28]	; (800170c <MX_TIM3_Init+0xe4>)
 80016f0:	f001 fe76 	bl	80033e0 <HAL_TIM_PWM_ConfigChannel>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80016fa:	f000 f8af 	bl	800185c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80016fe:	4803      	ldr	r0, [pc, #12]	; (800170c <MX_TIM3_Init+0xe4>)
 8001700:	f000 f9c6 	bl	8001a90 <HAL_TIM_MspPostInit>

}
 8001704:	bf00      	nop
 8001706:	3738      	adds	r7, #56	; 0x38
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	20000154 	.word	0x20000154
 8001710:	40000400 	.word	0x40000400

08001714 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001718:	4b11      	ldr	r3, [pc, #68]	; (8001760 <MX_USART2_UART_Init+0x4c>)
 800171a:	4a12      	ldr	r2, [pc, #72]	; (8001764 <MX_USART2_UART_Init+0x50>)
 800171c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800171e:	4b10      	ldr	r3, [pc, #64]	; (8001760 <MX_USART2_UART_Init+0x4c>)
 8001720:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001724:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001726:	4b0e      	ldr	r3, [pc, #56]	; (8001760 <MX_USART2_UART_Init+0x4c>)
 8001728:	2200      	movs	r2, #0
 800172a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800172c:	4b0c      	ldr	r3, [pc, #48]	; (8001760 <MX_USART2_UART_Init+0x4c>)
 800172e:	2200      	movs	r2, #0
 8001730:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001732:	4b0b      	ldr	r3, [pc, #44]	; (8001760 <MX_USART2_UART_Init+0x4c>)
 8001734:	2200      	movs	r2, #0
 8001736:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 8001738:	4b09      	ldr	r3, [pc, #36]	; (8001760 <MX_USART2_UART_Init+0x4c>)
 800173a:	2208      	movs	r2, #8
 800173c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800173e:	4b08      	ldr	r3, [pc, #32]	; (8001760 <MX_USART2_UART_Init+0x4c>)
 8001740:	2200      	movs	r2, #0
 8001742:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001744:	4b06      	ldr	r3, [pc, #24]	; (8001760 <MX_USART2_UART_Init+0x4c>)
 8001746:	2200      	movs	r2, #0
 8001748:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800174a:	4805      	ldr	r0, [pc, #20]	; (8001760 <MX_USART2_UART_Init+0x4c>)
 800174c:	f002 fb02 	bl	8003d54 <HAL_UART_Init>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001756:	f000 f881 	bl	800185c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	2000019c 	.word	0x2000019c
 8001764:	40004400 	.word	0x40004400

08001768 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800176e:	f107 0308 	add.w	r3, r7, #8
 8001772:	2200      	movs	r2, #0
 8001774:	601a      	str	r2, [r3, #0]
 8001776:	605a      	str	r2, [r3, #4]
 8001778:	609a      	str	r2, [r3, #8]
 800177a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800177c:	4b2e      	ldr	r3, [pc, #184]	; (8001838 <MX_GPIO_Init+0xd0>)
 800177e:	699b      	ldr	r3, [r3, #24]
 8001780:	4a2d      	ldr	r2, [pc, #180]	; (8001838 <MX_GPIO_Init+0xd0>)
 8001782:	f043 0304 	orr.w	r3, r3, #4
 8001786:	6193      	str	r3, [r2, #24]
 8001788:	4b2b      	ldr	r3, [pc, #172]	; (8001838 <MX_GPIO_Init+0xd0>)
 800178a:	699b      	ldr	r3, [r3, #24]
 800178c:	f003 0304 	and.w	r3, r3, #4
 8001790:	607b      	str	r3, [r7, #4]
 8001792:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001794:	4b28      	ldr	r3, [pc, #160]	; (8001838 <MX_GPIO_Init+0xd0>)
 8001796:	699b      	ldr	r3, [r3, #24]
 8001798:	4a27      	ldr	r2, [pc, #156]	; (8001838 <MX_GPIO_Init+0xd0>)
 800179a:	f043 0308 	orr.w	r3, r3, #8
 800179e:	6193      	str	r3, [r2, #24]
 80017a0:	4b25      	ldr	r3, [pc, #148]	; (8001838 <MX_GPIO_Init+0xd0>)
 80017a2:	699b      	ldr	r3, [r3, #24]
 80017a4:	f003 0308 	and.w	r3, r3, #8
 80017a8:	603b      	str	r3, [r7, #0]
 80017aa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, L2_EN0_Pin|L0_EN1_Pin|L1_EN1_Pin|L1_EN0_Pin, GPIO_PIN_RESET);
 80017ac:	2200      	movs	r2, #0
 80017ae:	f44f 6187 	mov.w	r1, #1080	; 0x438
 80017b2:	4822      	ldr	r0, [pc, #136]	; (800183c <MX_GPIO_Init+0xd4>)
 80017b4:	f000 ff3d 	bl	8002632 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, L2_EN1_Pin|L0_EN0_Pin, GPIO_PIN_RESET);
 80017b8:	2200      	movs	r2, #0
 80017ba:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 80017be:	4820      	ldr	r0, [pc, #128]	; (8001840 <MX_GPIO_Init+0xd8>)
 80017c0:	f000 ff37 	bl	8002632 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Button0_Pin Button1_Pin Button2_Pin */
  GPIO_InitStruct.Pin = Button0_Pin|Button1_Pin|Button2_Pin;
 80017c4:	2313      	movs	r3, #19
 80017c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017c8:	2300      	movs	r3, #0
 80017ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017cc:	2301      	movs	r3, #1
 80017ce:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d0:	f107 0308 	add.w	r3, r7, #8
 80017d4:	4619      	mov	r1, r3
 80017d6:	481a      	ldr	r0, [pc, #104]	; (8001840 <MX_GPIO_Init+0xd8>)
 80017d8:	f000 fd90 	bl	80022fc <HAL_GPIO_Init>

  /*Configure GPIO pin : Button3_Pin */
  GPIO_InitStruct.Pin = Button3_Pin;
 80017dc:	2301      	movs	r3, #1
 80017de:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017e0:	2300      	movs	r3, #0
 80017e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017e4:	2301      	movs	r3, #1
 80017e6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(Button3_GPIO_Port, &GPIO_InitStruct);
 80017e8:	f107 0308 	add.w	r3, r7, #8
 80017ec:	4619      	mov	r1, r3
 80017ee:	4813      	ldr	r0, [pc, #76]	; (800183c <MX_GPIO_Init+0xd4>)
 80017f0:	f000 fd84 	bl	80022fc <HAL_GPIO_Init>

  /*Configure GPIO pins : L2_EN0_Pin L0_EN1_Pin L1_EN1_Pin L1_EN0_Pin */
  GPIO_InitStruct.Pin = L2_EN0_Pin|L0_EN1_Pin|L1_EN1_Pin|L1_EN0_Pin;
 80017f4:	f44f 6387 	mov.w	r3, #1080	; 0x438
 80017f8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017fa:	2301      	movs	r3, #1
 80017fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fe:	2300      	movs	r3, #0
 8001800:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001802:	2302      	movs	r3, #2
 8001804:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001806:	f107 0308 	add.w	r3, r7, #8
 800180a:	4619      	mov	r1, r3
 800180c:	480b      	ldr	r0, [pc, #44]	; (800183c <MX_GPIO_Init+0xd4>)
 800180e:	f000 fd75 	bl	80022fc <HAL_GPIO_Init>

  /*Configure GPIO pins : L2_EN1_Pin L0_EN0_Pin */
  GPIO_InitStruct.Pin = L2_EN1_Pin|L0_EN0_Pin;
 8001812:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001816:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001818:	2301      	movs	r3, #1
 800181a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181c:	2300      	movs	r3, #0
 800181e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001820:	2302      	movs	r3, #2
 8001822:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001824:	f107 0308 	add.w	r3, r7, #8
 8001828:	4619      	mov	r1, r3
 800182a:	4805      	ldr	r0, [pc, #20]	; (8001840 <MX_GPIO_Init+0xd8>)
 800182c:	f000 fd66 	bl	80022fc <HAL_GPIO_Init>

}
 8001830:	bf00      	nop
 8001832:	3718      	adds	r7, #24
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	40021000 	.word	0x40021000
 800183c:	40010c00 	.word	0x40010c00
 8001840:	40010800 	.word	0x40010800

08001844 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
	timerRun();
 800184c:	f000 fac2 	bl	8001dd4 <timerRun>
	button_reading();
 8001850:	f7ff fd42 	bl	80012d8 <button_reading>
}
 8001854:	bf00      	nop
 8001856:	3708      	adds	r7, #8
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}

0800185c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001860:	b672      	cpsid	i
}
 8001862:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001864:	e7fe      	b.n	8001864 <Error_Handler+0x8>
	...

08001868 <fsm_pedestrian>:
 *      Author: ADMIN
 */

#include "pedestrian.h"

void fsm_pedestrian() {
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
	switch (status4) {
 800186c:	4b4b      	ldr	r3, [pc, #300]	; (800199c <fsm_pedestrian+0x134>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2b15      	cmp	r3, #21
 8001872:	f000 8081 	beq.w	8001978 <fsm_pedestrian+0x110>
 8001876:	2b15      	cmp	r3, #21
 8001878:	f300 808e 	bgt.w	8001998 <fsm_pedestrian+0x130>
 800187c:	2b13      	cmp	r3, #19
 800187e:	d002      	beq.n	8001886 <fsm_pedestrian+0x1e>
 8001880:	2b14      	cmp	r3, #20
 8001882:	d050      	beq.n	8001926 <fsm_pedestrian+0xbe>
	case PEDESTRIAN_OFF:
		HAL_GPIO_WritePin(L2_EN0_GPIO_Port, L2_EN0_Pin, RESET);
		HAL_GPIO_WritePin(L2_EN1_GPIO_Port, L2_EN1_Pin, RESET);
		break;
	}
}
 8001884:	e088      	b.n	8001998 <fsm_pedestrian+0x130>
		HAL_GPIO_WritePin(L2_EN0_GPIO_Port, L2_EN0_Pin, RESET);
 8001886:	2200      	movs	r2, #0
 8001888:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800188c:	4844      	ldr	r0, [pc, #272]	; (80019a0 <fsm_pedestrian+0x138>)
 800188e:	f000 fed0 	bl	8002632 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(L2_EN1_GPIO_Port, L2_EN1_Pin, SET);
 8001892:	2201      	movs	r2, #1
 8001894:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001898:	4842      	ldr	r0, [pc, #264]	; (80019a4 <fsm_pedestrian+0x13c>)
 800189a:	f000 feca 	bl	8002632 <HAL_GPIO_WritePin>
		if (isTimer5Expired()) {
 800189e:	f000 fb73 	bl	8001f88 <isTimer5Expired>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d009      	beq.n	80018bc <fsm_pedestrian+0x54>
			status4 = PEDESTRIAN_OFF;
 80018a8:	4b3c      	ldr	r3, [pc, #240]	; (800199c <fsm_pedestrian+0x134>)
 80018aa:	2215      	movs	r2, #21
 80018ac:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SetCompare(&htim3,TIM_CHANNEL_1,0);
 80018ae:	4b3e      	ldr	r3, [pc, #248]	; (80019a8 <fsm_pedestrian+0x140>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	2200      	movs	r2, #0
 80018b4:	635a      	str	r2, [r3, #52]	; 0x34
			writeMessage("we are in run allow");
 80018b6:	483d      	ldr	r0, [pc, #244]	; (80019ac <fsm_pedestrian+0x144>)
 80018b8:	f7ff fcfa 	bl	80012b0 <writeMessage>
		if (isTimer6Expired()) {
 80018bc:	f000 fb76 	bl	8001fac <isTimer6Expired>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d015      	beq.n	80018f2 <fsm_pedestrian+0x8a>
			if (timeCountdown1 <= 5) {
 80018c6:	4b3a      	ldr	r3, [pc, #232]	; (80019b0 <fsm_pedestrian+0x148>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	2b05      	cmp	r3, #5
 80018cc:	dc11      	bgt.n	80018f2 <fsm_pedestrian+0x8a>
				writeMessage("buzzer active");
 80018ce:	4839      	ldr	r0, [pc, #228]	; (80019b4 <fsm_pedestrian+0x14c>)
 80018d0:	f7ff fcee 	bl	80012b0 <writeMessage>
				__HAL_TIM_SetCompare(&htim3,TIM_CHANNEL_1,(6-timeCountdown1)*20);
 80018d4:	4b36      	ldr	r3, [pc, #216]	; (80019b0 <fsm_pedestrian+0x148>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f1c3 0206 	rsb	r2, r3, #6
 80018dc:	4613      	mov	r3, r2
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	4413      	add	r3, r2
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	461a      	mov	r2, r3
 80018e6:	4b30      	ldr	r3, [pc, #192]	; (80019a8 <fsm_pedestrian+0x140>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	635a      	str	r2, [r3, #52]	; 0x34
				setTimer6(100);
 80018ec:	2064      	movs	r0, #100	; 0x64
 80018ee:	f000 fa1d 	bl	8001d2c <setTimer6>
		if (status1 == AUTO_GREEN || status1 == AUTO_YELLOW) {
 80018f2:	4b31      	ldr	r3, [pc, #196]	; (80019b8 <fsm_pedestrian+0x150>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	2b04      	cmp	r3, #4
 80018f8:	d003      	beq.n	8001902 <fsm_pedestrian+0x9a>
 80018fa:	4b2f      	ldr	r3, [pc, #188]	; (80019b8 <fsm_pedestrian+0x150>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	2b03      	cmp	r3, #3
 8001900:	d106      	bne.n	8001910 <fsm_pedestrian+0xa8>
			status4 = PEDESTRIAN_RUN_NOT_ALLOW;
 8001902:	4b26      	ldr	r3, [pc, #152]	; (800199c <fsm_pedestrian+0x134>)
 8001904:	2214      	movs	r2, #20
 8001906:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SetCompare(&htim3,TIM_CHANNEL_1,0);
 8001908:	4b27      	ldr	r3, [pc, #156]	; (80019a8 <fsm_pedestrian+0x140>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	2200      	movs	r2, #0
 800190e:	635a      	str	r2, [r3, #52]	; 0x34
		if (isButtonPressed(3)) {
 8001910:	2003      	movs	r0, #3
 8001912:	f7ff fd95 	bl	8001440 <isButtonPressed>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d03a      	beq.n	8001992 <fsm_pedestrian+0x12a>
			setTimer5(1000);
 800191c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001920:	f000 f9f0 	bl	8001d04 <setTimer5>
		break;
 8001924:	e035      	b.n	8001992 <fsm_pedestrian+0x12a>
		HAL_GPIO_WritePin(L2_EN0_GPIO_Port, L2_EN0_Pin, SET);
 8001926:	2201      	movs	r2, #1
 8001928:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800192c:	481c      	ldr	r0, [pc, #112]	; (80019a0 <fsm_pedestrian+0x138>)
 800192e:	f000 fe80 	bl	8002632 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(L2_EN1_GPIO_Port, L2_EN1_Pin, RESET);
 8001932:	2200      	movs	r2, #0
 8001934:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001938:	481a      	ldr	r0, [pc, #104]	; (80019a4 <fsm_pedestrian+0x13c>)
 800193a:	f000 fe7a 	bl	8002632 <HAL_GPIO_WritePin>
		if (isTimer5Expired()) {
 800193e:	f000 fb23 	bl	8001f88 <isTimer5Expired>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d002      	beq.n	800194e <fsm_pedestrian+0xe6>
			status4 = PEDESTRIAN_OFF;
 8001948:	4b14      	ldr	r3, [pc, #80]	; (800199c <fsm_pedestrian+0x134>)
 800194a:	2215      	movs	r2, #21
 800194c:	601a      	str	r2, [r3, #0]
		if (status1 == AUTO_RED) {
 800194e:	4b1a      	ldr	r3, [pc, #104]	; (80019b8 <fsm_pedestrian+0x150>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	2b02      	cmp	r3, #2
 8001954:	d105      	bne.n	8001962 <fsm_pedestrian+0xfa>
			status4 = PEDESTRIAN_RUN_ALLOW;
 8001956:	4b11      	ldr	r3, [pc, #68]	; (800199c <fsm_pedestrian+0x134>)
 8001958:	2213      	movs	r2, #19
 800195a:	601a      	str	r2, [r3, #0]
			setTimer6(100);
 800195c:	2064      	movs	r0, #100	; 0x64
 800195e:	f000 f9e5 	bl	8001d2c <setTimer6>
		if (isButtonPressed(3)) {
 8001962:	2003      	movs	r0, #3
 8001964:	f7ff fd6c 	bl	8001440 <isButtonPressed>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d013      	beq.n	8001996 <fsm_pedestrian+0x12e>
			setTimer5(1000);
 800196e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001972:	f000 f9c7 	bl	8001d04 <setTimer5>
		break;
 8001976:	e00e      	b.n	8001996 <fsm_pedestrian+0x12e>
		HAL_GPIO_WritePin(L2_EN0_GPIO_Port, L2_EN0_Pin, RESET);
 8001978:	2200      	movs	r2, #0
 800197a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800197e:	4808      	ldr	r0, [pc, #32]	; (80019a0 <fsm_pedestrian+0x138>)
 8001980:	f000 fe57 	bl	8002632 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(L2_EN1_GPIO_Port, L2_EN1_Pin, RESET);
 8001984:	2200      	movs	r2, #0
 8001986:	f44f 7180 	mov.w	r1, #256	; 0x100
 800198a:	4806      	ldr	r0, [pc, #24]	; (80019a4 <fsm_pedestrian+0x13c>)
 800198c:	f000 fe51 	bl	8002632 <HAL_GPIO_WritePin>
		break;
 8001990:	e002      	b.n	8001998 <fsm_pedestrian+0x130>
		break;
 8001992:	bf00      	nop
 8001994:	e000      	b.n	8001998 <fsm_pedestrian+0x130>
		break;
 8001996:	bf00      	nop
}
 8001998:	bf00      	nop
 800199a:	bd80      	pop	{r7, pc}
 800199c:	20000034 	.word	0x20000034
 80019a0:	40010c00 	.word	0x40010c00
 80019a4:	40010800 	.word	0x40010800
 80019a8:	20000154 	.word	0x20000154
 80019ac:	08004a44 	.word	0x08004a44
 80019b0:	200000c4 	.word	0x200000c4
 80019b4:	08004a58 	.word	0x08004a58
 80019b8:	20000000 	.word	0x20000000

080019bc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	b085      	sub	sp, #20
 80019c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80019c2:	4b15      	ldr	r3, [pc, #84]	; (8001a18 <HAL_MspInit+0x5c>)
 80019c4:	699b      	ldr	r3, [r3, #24]
 80019c6:	4a14      	ldr	r2, [pc, #80]	; (8001a18 <HAL_MspInit+0x5c>)
 80019c8:	f043 0301 	orr.w	r3, r3, #1
 80019cc:	6193      	str	r3, [r2, #24]
 80019ce:	4b12      	ldr	r3, [pc, #72]	; (8001a18 <HAL_MspInit+0x5c>)
 80019d0:	699b      	ldr	r3, [r3, #24]
 80019d2:	f003 0301 	and.w	r3, r3, #1
 80019d6:	60bb      	str	r3, [r7, #8]
 80019d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019da:	4b0f      	ldr	r3, [pc, #60]	; (8001a18 <HAL_MspInit+0x5c>)
 80019dc:	69db      	ldr	r3, [r3, #28]
 80019de:	4a0e      	ldr	r2, [pc, #56]	; (8001a18 <HAL_MspInit+0x5c>)
 80019e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019e4:	61d3      	str	r3, [r2, #28]
 80019e6:	4b0c      	ldr	r3, [pc, #48]	; (8001a18 <HAL_MspInit+0x5c>)
 80019e8:	69db      	ldr	r3, [r3, #28]
 80019ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ee:	607b      	str	r3, [r7, #4]
 80019f0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80019f2:	4b0a      	ldr	r3, [pc, #40]	; (8001a1c <HAL_MspInit+0x60>)
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	60fb      	str	r3, [r7, #12]
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80019fe:	60fb      	str	r3, [r7, #12]
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a06:	60fb      	str	r3, [r7, #12]
 8001a08:	4a04      	ldr	r2, [pc, #16]	; (8001a1c <HAL_MspInit+0x60>)
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a0e:	bf00      	nop
 8001a10:	3714      	adds	r7, #20
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bc80      	pop	{r7}
 8001a16:	4770      	bx	lr
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	40010000 	.word	0x40010000

08001a20 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a30:	d114      	bne.n	8001a5c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a32:	4b15      	ldr	r3, [pc, #84]	; (8001a88 <HAL_TIM_Base_MspInit+0x68>)
 8001a34:	69db      	ldr	r3, [r3, #28]
 8001a36:	4a14      	ldr	r2, [pc, #80]	; (8001a88 <HAL_TIM_Base_MspInit+0x68>)
 8001a38:	f043 0301 	orr.w	r3, r3, #1
 8001a3c:	61d3      	str	r3, [r2, #28]
 8001a3e:	4b12      	ldr	r3, [pc, #72]	; (8001a88 <HAL_TIM_Base_MspInit+0x68>)
 8001a40:	69db      	ldr	r3, [r3, #28]
 8001a42:	f003 0301 	and.w	r3, r3, #1
 8001a46:	60fb      	str	r3, [r7, #12]
 8001a48:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	201c      	movs	r0, #28
 8001a50:	f000 fc1d 	bl	800228e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001a54:	201c      	movs	r0, #28
 8001a56:	f000 fc36 	bl	80022c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001a5a:	e010      	b.n	8001a7e <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a0a      	ldr	r2, [pc, #40]	; (8001a8c <HAL_TIM_Base_MspInit+0x6c>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d10b      	bne.n	8001a7e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a66:	4b08      	ldr	r3, [pc, #32]	; (8001a88 <HAL_TIM_Base_MspInit+0x68>)
 8001a68:	69db      	ldr	r3, [r3, #28]
 8001a6a:	4a07      	ldr	r2, [pc, #28]	; (8001a88 <HAL_TIM_Base_MspInit+0x68>)
 8001a6c:	f043 0302 	orr.w	r3, r3, #2
 8001a70:	61d3      	str	r3, [r2, #28]
 8001a72:	4b05      	ldr	r3, [pc, #20]	; (8001a88 <HAL_TIM_Base_MspInit+0x68>)
 8001a74:	69db      	ldr	r3, [r3, #28]
 8001a76:	f003 0302 	and.w	r3, r3, #2
 8001a7a:	60bb      	str	r3, [r7, #8]
 8001a7c:	68bb      	ldr	r3, [r7, #8]
}
 8001a7e:	bf00      	nop
 8001a80:	3710      	adds	r7, #16
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	40021000 	.word	0x40021000
 8001a8c:	40000400 	.word	0x40000400

08001a90 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b088      	sub	sp, #32
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a98:	f107 0310 	add.w	r3, r7, #16
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	605a      	str	r2, [r3, #4]
 8001aa2:	609a      	str	r2, [r3, #8]
 8001aa4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a0f      	ldr	r2, [pc, #60]	; (8001ae8 <HAL_TIM_MspPostInit+0x58>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d117      	bne.n	8001ae0 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab0:	4b0e      	ldr	r3, [pc, #56]	; (8001aec <HAL_TIM_MspPostInit+0x5c>)
 8001ab2:	699b      	ldr	r3, [r3, #24]
 8001ab4:	4a0d      	ldr	r2, [pc, #52]	; (8001aec <HAL_TIM_MspPostInit+0x5c>)
 8001ab6:	f043 0304 	orr.w	r3, r3, #4
 8001aba:	6193      	str	r3, [r2, #24]
 8001abc:	4b0b      	ldr	r3, [pc, #44]	; (8001aec <HAL_TIM_MspPostInit+0x5c>)
 8001abe:	699b      	ldr	r3, [r3, #24]
 8001ac0:	f003 0304 	and.w	r3, r3, #4
 8001ac4:	60fb      	str	r3, [r7, #12]
 8001ac6:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ac8:	2340      	movs	r3, #64	; 0x40
 8001aca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001acc:	2302      	movs	r3, #2
 8001ace:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ad4:	f107 0310 	add.w	r3, r7, #16
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4805      	ldr	r0, [pc, #20]	; (8001af0 <HAL_TIM_MspPostInit+0x60>)
 8001adc:	f000 fc0e 	bl	80022fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001ae0:	bf00      	nop
 8001ae2:	3720      	adds	r7, #32
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	40000400 	.word	0x40000400
 8001aec:	40021000 	.word	0x40021000
 8001af0:	40010800 	.word	0x40010800

08001af4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b088      	sub	sp, #32
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001afc:	f107 0310 	add.w	r3, r7, #16
 8001b00:	2200      	movs	r2, #0
 8001b02:	601a      	str	r2, [r3, #0]
 8001b04:	605a      	str	r2, [r3, #4]
 8001b06:	609a      	str	r2, [r3, #8]
 8001b08:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a1b      	ldr	r2, [pc, #108]	; (8001b7c <HAL_UART_MspInit+0x88>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d12f      	bne.n	8001b74 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b14:	4b1a      	ldr	r3, [pc, #104]	; (8001b80 <HAL_UART_MspInit+0x8c>)
 8001b16:	69db      	ldr	r3, [r3, #28]
 8001b18:	4a19      	ldr	r2, [pc, #100]	; (8001b80 <HAL_UART_MspInit+0x8c>)
 8001b1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b1e:	61d3      	str	r3, [r2, #28]
 8001b20:	4b17      	ldr	r3, [pc, #92]	; (8001b80 <HAL_UART_MspInit+0x8c>)
 8001b22:	69db      	ldr	r3, [r3, #28]
 8001b24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b28:	60fb      	str	r3, [r7, #12]
 8001b2a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b2c:	4b14      	ldr	r3, [pc, #80]	; (8001b80 <HAL_UART_MspInit+0x8c>)
 8001b2e:	699b      	ldr	r3, [r3, #24]
 8001b30:	4a13      	ldr	r2, [pc, #76]	; (8001b80 <HAL_UART_MspInit+0x8c>)
 8001b32:	f043 0304 	orr.w	r3, r3, #4
 8001b36:	6193      	str	r3, [r2, #24]
 8001b38:	4b11      	ldr	r3, [pc, #68]	; (8001b80 <HAL_UART_MspInit+0x8c>)
 8001b3a:	699b      	ldr	r3, [r3, #24]
 8001b3c:	f003 0304 	and.w	r3, r3, #4
 8001b40:	60bb      	str	r3, [r7, #8]
 8001b42:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b44:	2304      	movs	r3, #4
 8001b46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b48:	2302      	movs	r3, #2
 8001b4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b50:	f107 0310 	add.w	r3, r7, #16
 8001b54:	4619      	mov	r1, r3
 8001b56:	480b      	ldr	r0, [pc, #44]	; (8001b84 <HAL_UART_MspInit+0x90>)
 8001b58:	f000 fbd0 	bl	80022fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001b5c:	2308      	movs	r3, #8
 8001b5e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b60:	2300      	movs	r3, #0
 8001b62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b64:	2300      	movs	r3, #0
 8001b66:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b68:	f107 0310 	add.w	r3, r7, #16
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	4805      	ldr	r0, [pc, #20]	; (8001b84 <HAL_UART_MspInit+0x90>)
 8001b70:	f000 fbc4 	bl	80022fc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001b74:	bf00      	nop
 8001b76:	3720      	adds	r7, #32
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	40004400 	.word	0x40004400
 8001b80:	40021000 	.word	0x40021000
 8001b84:	40010800 	.word	0x40010800

08001b88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b8c:	e7fe      	b.n	8001b8c <NMI_Handler+0x4>

08001b8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b8e:	b480      	push	{r7}
 8001b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b92:	e7fe      	b.n	8001b92 <HardFault_Handler+0x4>

08001b94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b98:	e7fe      	b.n	8001b98 <MemManage_Handler+0x4>

08001b9a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b9a:	b480      	push	{r7}
 8001b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b9e:	e7fe      	b.n	8001b9e <BusFault_Handler+0x4>

08001ba0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ba4:	e7fe      	b.n	8001ba4 <UsageFault_Handler+0x4>

08001ba6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bc80      	pop	{r7}
 8001bb0:	4770      	bx	lr

08001bb2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bb2:	b480      	push	{r7}
 8001bb4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bb6:	bf00      	nop
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bc80      	pop	{r7}
 8001bbc:	4770      	bx	lr

08001bbe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bbe:	b480      	push	{r7}
 8001bc0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bc2:	bf00      	nop
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bc80      	pop	{r7}
 8001bc8:	4770      	bx	lr

08001bca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bce:	f000 fa6b 	bl	80020a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bd2:	bf00      	nop
 8001bd4:	bd80      	pop	{r7, pc}
	...

08001bd8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001bdc:	4802      	ldr	r0, [pc, #8]	; (8001be8 <TIM2_IRQHandler+0x10>)
 8001bde:	f001 faf7 	bl	80031d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001be2:	bf00      	nop
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	2000010c 	.word	0x2000010c

08001bec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bf4:	4a14      	ldr	r2, [pc, #80]	; (8001c48 <_sbrk+0x5c>)
 8001bf6:	4b15      	ldr	r3, [pc, #84]	; (8001c4c <_sbrk+0x60>)
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c00:	4b13      	ldr	r3, [pc, #76]	; (8001c50 <_sbrk+0x64>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d102      	bne.n	8001c0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c08:	4b11      	ldr	r3, [pc, #68]	; (8001c50 <_sbrk+0x64>)
 8001c0a:	4a12      	ldr	r2, [pc, #72]	; (8001c54 <_sbrk+0x68>)
 8001c0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c0e:	4b10      	ldr	r3, [pc, #64]	; (8001c50 <_sbrk+0x64>)
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4413      	add	r3, r2
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	d207      	bcs.n	8001c2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c1c:	f002 fa52 	bl	80040c4 <__errno>
 8001c20:	4603      	mov	r3, r0
 8001c22:	220c      	movs	r2, #12
 8001c24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c26:	f04f 33ff 	mov.w	r3, #4294967295
 8001c2a:	e009      	b.n	8001c40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c2c:	4b08      	ldr	r3, [pc, #32]	; (8001c50 <_sbrk+0x64>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c32:	4b07      	ldr	r3, [pc, #28]	; (8001c50 <_sbrk+0x64>)
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4413      	add	r3, r2
 8001c3a:	4a05      	ldr	r2, [pc, #20]	; (8001c50 <_sbrk+0x64>)
 8001c3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3718      	adds	r7, #24
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	20005000 	.word	0x20005000
 8001c4c:	00000400 	.word	0x00000400
 8001c50:	200001e0 	.word	0x200001e0
 8001c54:	20000230 	.word	0x20000230

08001c58 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c5c:	bf00      	nop
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bc80      	pop	{r7}
 8001c62:	4770      	bx	lr

08001c64 <setTimer1>:
void setTimer0(int duration) {
	timer0_cnt = duration;
	timer0_flag = 0;
}

void setTimer1(int duration) {
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
	timer1_cnt = duration;
 8001c6c:	4a05      	ldr	r2, [pc, #20]	; (8001c84 <setTimer1+0x20>)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8001c72:	4b05      	ldr	r3, [pc, #20]	; (8001c88 <setTimer1+0x24>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	601a      	str	r2, [r3, #0]
}
 8001c78:	bf00      	nop
 8001c7a:	370c      	adds	r7, #12
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bc80      	pop	{r7}
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	200001e8 	.word	0x200001e8
 8001c88:	20000204 	.word	0x20000204

08001c8c <setTimer2>:
void setTimer2(int duration) {
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
	timer2_cnt = duration;
 8001c94:	4a05      	ldr	r2, [pc, #20]	; (8001cac <setTimer2+0x20>)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8001c9a:	4b05      	ldr	r3, [pc, #20]	; (8001cb0 <setTimer2+0x24>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	601a      	str	r2, [r3, #0]
}
 8001ca0:	bf00      	nop
 8001ca2:	370c      	adds	r7, #12
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bc80      	pop	{r7}
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	200001ec 	.word	0x200001ec
 8001cb0:	20000208 	.word	0x20000208

08001cb4 <setTimer3>:

void setTimer3(int duration) {
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
	timer3_cnt = duration;
 8001cbc:	4a05      	ldr	r2, [pc, #20]	; (8001cd4 <setTimer3+0x20>)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 8001cc2:	4b05      	ldr	r3, [pc, #20]	; (8001cd8 <setTimer3+0x24>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	601a      	str	r2, [r3, #0]
}
 8001cc8:	bf00      	nop
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bc80      	pop	{r7}
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	200001f0 	.word	0x200001f0
 8001cd8:	2000020c 	.word	0x2000020c

08001cdc <setTimer4>:

void setTimer4(int duration) {
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
	timer4_cnt = duration;
 8001ce4:	4a05      	ldr	r2, [pc, #20]	; (8001cfc <setTimer4+0x20>)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 8001cea:	4b05      	ldr	r3, [pc, #20]	; (8001d00 <setTimer4+0x24>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]
}
 8001cf0:	bf00      	nop
 8001cf2:	370c      	adds	r7, #12
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bc80      	pop	{r7}
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	200001f4 	.word	0x200001f4
 8001d00:	20000210 	.word	0x20000210

08001d04 <setTimer5>:

void setTimer5(int duration) {
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
	timer5_cnt = duration;
 8001d0c:	4a05      	ldr	r2, [pc, #20]	; (8001d24 <setTimer5+0x20>)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6013      	str	r3, [r2, #0]
	timer5_flag = 0;
 8001d12:	4b05      	ldr	r3, [pc, #20]	; (8001d28 <setTimer5+0x24>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	601a      	str	r2, [r3, #0]
}
 8001d18:	bf00      	nop
 8001d1a:	370c      	adds	r7, #12
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bc80      	pop	{r7}
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	200001f8 	.word	0x200001f8
 8001d28:	20000214 	.word	0x20000214

08001d2c <setTimer6>:

void setTimer6(int duration) {
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
	timer6_cnt = duration;
 8001d34:	4a05      	ldr	r2, [pc, #20]	; (8001d4c <setTimer6+0x20>)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6013      	str	r3, [r2, #0]
	timer6_flag = 0;
 8001d3a:	4b05      	ldr	r3, [pc, #20]	; (8001d50 <setTimer6+0x24>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	601a      	str	r2, [r3, #0]
}
 8001d40:	bf00      	nop
 8001d42:	370c      	adds	r7, #12
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bc80      	pop	{r7}
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	200001fc 	.word	0x200001fc
 8001d50:	20000218 	.word	0x20000218

08001d54 <clearTimer1>:
void clearTimer0() {
	timer0_cnt = 0;
	timer0_flag = 0;
}

void clearTimer1() {
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
	timer1_cnt = 0;
 8001d58:	4b04      	ldr	r3, [pc, #16]	; (8001d6c <clearTimer1+0x18>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	601a      	str	r2, [r3, #0]
	timer1_flag = 0;
 8001d5e:	4b04      	ldr	r3, [pc, #16]	; (8001d70 <clearTimer1+0x1c>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
}
 8001d64:	bf00      	nop
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bc80      	pop	{r7}
 8001d6a:	4770      	bx	lr
 8001d6c:	200001e8 	.word	0x200001e8
 8001d70:	20000204 	.word	0x20000204

08001d74 <clearTimer2>:

void clearTimer2() {
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
	timer2_cnt = 0;
 8001d78:	4b04      	ldr	r3, [pc, #16]	; (8001d8c <clearTimer2+0x18>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	601a      	str	r2, [r3, #0]
	timer2_flag = 0;
 8001d7e:	4b04      	ldr	r3, [pc, #16]	; (8001d90 <clearTimer2+0x1c>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	601a      	str	r2, [r3, #0]
}
 8001d84:	bf00      	nop
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bc80      	pop	{r7}
 8001d8a:	4770      	bx	lr
 8001d8c:	200001ec 	.word	0x200001ec
 8001d90:	20000208 	.word	0x20000208

08001d94 <clearTimer3>:

void clearTimer3() {
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
	timer3_cnt = 0;
 8001d98:	4b04      	ldr	r3, [pc, #16]	; (8001dac <clearTimer3+0x18>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	601a      	str	r2, [r3, #0]
	timer3_flag = 0;
 8001d9e:	4b04      	ldr	r3, [pc, #16]	; (8001db0 <clearTimer3+0x1c>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	601a      	str	r2, [r3, #0]
}
 8001da4:	bf00      	nop
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bc80      	pop	{r7}
 8001daa:	4770      	bx	lr
 8001dac:	200001f0 	.word	0x200001f0
 8001db0:	2000020c 	.word	0x2000020c

08001db4 <clearTimer4>:

void clearTimer4() {
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
	timer5_cnt = 0;
 8001db8:	4b04      	ldr	r3, [pc, #16]	; (8001dcc <clearTimer4+0x18>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	601a      	str	r2, [r3, #0]
	timer5_flag = 0;
 8001dbe:	4b04      	ldr	r3, [pc, #16]	; (8001dd0 <clearTimer4+0x1c>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	601a      	str	r2, [r3, #0]
}
 8001dc4:	bf00      	nop
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bc80      	pop	{r7}
 8001dca:	4770      	bx	lr
 8001dcc:	200001f8 	.word	0x200001f8
 8001dd0:	20000214 	.word	0x20000214

08001dd4 <timerRun>:
void clearTimer6() {
	timer6_cnt = 0;
	timer6_flag = 0;
}

void timerRun() {
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
	if (timer0_cnt > 0) {
 8001dd8:	4b39      	ldr	r3, [pc, #228]	; (8001ec0 <timerRun+0xec>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	dd0b      	ble.n	8001df8 <timerRun+0x24>
		timer0_cnt--;
 8001de0:	4b37      	ldr	r3, [pc, #220]	; (8001ec0 <timerRun+0xec>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	3b01      	subs	r3, #1
 8001de6:	4a36      	ldr	r2, [pc, #216]	; (8001ec0 <timerRun+0xec>)
 8001de8:	6013      	str	r3, [r2, #0]
		if (timer0_cnt <= 0)
 8001dea:	4b35      	ldr	r3, [pc, #212]	; (8001ec0 <timerRun+0xec>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	dc02      	bgt.n	8001df8 <timerRun+0x24>
			timer0_flag = 1;
 8001df2:	4b34      	ldr	r3, [pc, #208]	; (8001ec4 <timerRun+0xf0>)
 8001df4:	2201      	movs	r2, #1
 8001df6:	601a      	str	r2, [r3, #0]
	}
	if (timer1_cnt > 0) {
 8001df8:	4b33      	ldr	r3, [pc, #204]	; (8001ec8 <timerRun+0xf4>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	dd0b      	ble.n	8001e18 <timerRun+0x44>
		timer1_cnt--;
 8001e00:	4b31      	ldr	r3, [pc, #196]	; (8001ec8 <timerRun+0xf4>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	3b01      	subs	r3, #1
 8001e06:	4a30      	ldr	r2, [pc, #192]	; (8001ec8 <timerRun+0xf4>)
 8001e08:	6013      	str	r3, [r2, #0]
		if (timer1_cnt <= 0)
 8001e0a:	4b2f      	ldr	r3, [pc, #188]	; (8001ec8 <timerRun+0xf4>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	dc02      	bgt.n	8001e18 <timerRun+0x44>
			timer1_flag = 1;
 8001e12:	4b2e      	ldr	r3, [pc, #184]	; (8001ecc <timerRun+0xf8>)
 8001e14:	2201      	movs	r2, #1
 8001e16:	601a      	str	r2, [r3, #0]
	}
	if (timer2_cnt > 0) {
 8001e18:	4b2d      	ldr	r3, [pc, #180]	; (8001ed0 <timerRun+0xfc>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	dd0b      	ble.n	8001e38 <timerRun+0x64>
		timer2_cnt--;
 8001e20:	4b2b      	ldr	r3, [pc, #172]	; (8001ed0 <timerRun+0xfc>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	3b01      	subs	r3, #1
 8001e26:	4a2a      	ldr	r2, [pc, #168]	; (8001ed0 <timerRun+0xfc>)
 8001e28:	6013      	str	r3, [r2, #0]
		if (timer2_cnt <= 0)
 8001e2a:	4b29      	ldr	r3, [pc, #164]	; (8001ed0 <timerRun+0xfc>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	dc02      	bgt.n	8001e38 <timerRun+0x64>
			timer2_flag = 1;
 8001e32:	4b28      	ldr	r3, [pc, #160]	; (8001ed4 <timerRun+0x100>)
 8001e34:	2201      	movs	r2, #1
 8001e36:	601a      	str	r2, [r3, #0]
	}
	if (timer3_cnt > 0) {
 8001e38:	4b27      	ldr	r3, [pc, #156]	; (8001ed8 <timerRun+0x104>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	dd0b      	ble.n	8001e58 <timerRun+0x84>
		timer3_cnt--;
 8001e40:	4b25      	ldr	r3, [pc, #148]	; (8001ed8 <timerRun+0x104>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	3b01      	subs	r3, #1
 8001e46:	4a24      	ldr	r2, [pc, #144]	; (8001ed8 <timerRun+0x104>)
 8001e48:	6013      	str	r3, [r2, #0]
		if (timer3_cnt <= 0)
 8001e4a:	4b23      	ldr	r3, [pc, #140]	; (8001ed8 <timerRun+0x104>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	dc02      	bgt.n	8001e58 <timerRun+0x84>
			timer3_flag = 1;
 8001e52:	4b22      	ldr	r3, [pc, #136]	; (8001edc <timerRun+0x108>)
 8001e54:	2201      	movs	r2, #1
 8001e56:	601a      	str	r2, [r3, #0]
	}
	if (timer4_cnt > 0) {
 8001e58:	4b21      	ldr	r3, [pc, #132]	; (8001ee0 <timerRun+0x10c>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	dd0b      	ble.n	8001e78 <timerRun+0xa4>
		timer4_cnt--;
 8001e60:	4b1f      	ldr	r3, [pc, #124]	; (8001ee0 <timerRun+0x10c>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	3b01      	subs	r3, #1
 8001e66:	4a1e      	ldr	r2, [pc, #120]	; (8001ee0 <timerRun+0x10c>)
 8001e68:	6013      	str	r3, [r2, #0]
		if (timer4_cnt == 0)
 8001e6a:	4b1d      	ldr	r3, [pc, #116]	; (8001ee0 <timerRun+0x10c>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d102      	bne.n	8001e78 <timerRun+0xa4>
			timer4_flag = 1;
 8001e72:	4b1c      	ldr	r3, [pc, #112]	; (8001ee4 <timerRun+0x110>)
 8001e74:	2201      	movs	r2, #1
 8001e76:	601a      	str	r2, [r3, #0]
	}
	if (timer5_cnt > 0) {
 8001e78:	4b1b      	ldr	r3, [pc, #108]	; (8001ee8 <timerRun+0x114>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	dd0b      	ble.n	8001e98 <timerRun+0xc4>
		timer5_cnt--;
 8001e80:	4b19      	ldr	r3, [pc, #100]	; (8001ee8 <timerRun+0x114>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	3b01      	subs	r3, #1
 8001e86:	4a18      	ldr	r2, [pc, #96]	; (8001ee8 <timerRun+0x114>)
 8001e88:	6013      	str	r3, [r2, #0]
		if (timer5_cnt == 0)
 8001e8a:	4b17      	ldr	r3, [pc, #92]	; (8001ee8 <timerRun+0x114>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d102      	bne.n	8001e98 <timerRun+0xc4>
			timer5_flag = 1;
 8001e92:	4b16      	ldr	r3, [pc, #88]	; (8001eec <timerRun+0x118>)
 8001e94:	2201      	movs	r2, #1
 8001e96:	601a      	str	r2, [r3, #0]
	}
	if (timer6_cnt > 0) {
 8001e98:	4b15      	ldr	r3, [pc, #84]	; (8001ef0 <timerRun+0x11c>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	dd0b      	ble.n	8001eb8 <timerRun+0xe4>
		timer6_cnt--;
 8001ea0:	4b13      	ldr	r3, [pc, #76]	; (8001ef0 <timerRun+0x11c>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	3b01      	subs	r3, #1
 8001ea6:	4a12      	ldr	r2, [pc, #72]	; (8001ef0 <timerRun+0x11c>)
 8001ea8:	6013      	str	r3, [r2, #0]
		if (timer6_cnt == 0)
 8001eaa:	4b11      	ldr	r3, [pc, #68]	; (8001ef0 <timerRun+0x11c>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d102      	bne.n	8001eb8 <timerRun+0xe4>
			timer6_flag = 1;
 8001eb2:	4b10      	ldr	r3, [pc, #64]	; (8001ef4 <timerRun+0x120>)
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	601a      	str	r2, [r3, #0]
	}
}
 8001eb8:	bf00      	nop
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bc80      	pop	{r7}
 8001ebe:	4770      	bx	lr
 8001ec0:	200001e4 	.word	0x200001e4
 8001ec4:	20000200 	.word	0x20000200
 8001ec8:	200001e8 	.word	0x200001e8
 8001ecc:	20000204 	.word	0x20000204
 8001ed0:	200001ec 	.word	0x200001ec
 8001ed4:	20000208 	.word	0x20000208
 8001ed8:	200001f0 	.word	0x200001f0
 8001edc:	2000020c 	.word	0x2000020c
 8001ee0:	200001f4 	.word	0x200001f4
 8001ee4:	20000210 	.word	0x20000210
 8001ee8:	200001f8 	.word	0x200001f8
 8001eec:	20000214 	.word	0x20000214
 8001ef0:	200001fc 	.word	0x200001fc
 8001ef4:	20000218 	.word	0x20000218

08001ef8 <isTimer1Expired>:
		return 1;
	} else
		return 0;
}

int isTimer1Expired() {
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
	if (timer1_flag == 1) {
 8001efc:	4b06      	ldr	r3, [pc, #24]	; (8001f18 <isTimer1Expired+0x20>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d104      	bne.n	8001f0e <isTimer1Expired+0x16>
		timer1_flag = 0;
 8001f04:	4b04      	ldr	r3, [pc, #16]	; (8001f18 <isTimer1Expired+0x20>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	601a      	str	r2, [r3, #0]
		return 1;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e000      	b.n	8001f10 <isTimer1Expired+0x18>
	} else
		return 0;
 8001f0e:	2300      	movs	r3, #0
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bc80      	pop	{r7}
 8001f16:	4770      	bx	lr
 8001f18:	20000204 	.word	0x20000204

08001f1c <isTimer2Expired>:

int isTimer2Expired() {
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
	if (timer2_flag == 1) {
 8001f20:	4b06      	ldr	r3, [pc, #24]	; (8001f3c <isTimer2Expired+0x20>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d104      	bne.n	8001f32 <isTimer2Expired+0x16>
		timer2_flag = 0;
 8001f28:	4b04      	ldr	r3, [pc, #16]	; (8001f3c <isTimer2Expired+0x20>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	601a      	str	r2, [r3, #0]
		return 1;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	e000      	b.n	8001f34 <isTimer2Expired+0x18>
	} else
		return 0;
 8001f32:	2300      	movs	r3, #0
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bc80      	pop	{r7}
 8001f3a:	4770      	bx	lr
 8001f3c:	20000208 	.word	0x20000208

08001f40 <isTimer3Expired>:

int isTimer3Expired() {
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
	if (timer3_flag == 1) {
 8001f44:	4b06      	ldr	r3, [pc, #24]	; (8001f60 <isTimer3Expired+0x20>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d104      	bne.n	8001f56 <isTimer3Expired+0x16>
		timer3_flag = 0;
 8001f4c:	4b04      	ldr	r3, [pc, #16]	; (8001f60 <isTimer3Expired+0x20>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	601a      	str	r2, [r3, #0]
		return 1;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e000      	b.n	8001f58 <isTimer3Expired+0x18>
	} else
		return 0;
 8001f56:	2300      	movs	r3, #0
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bc80      	pop	{r7}
 8001f5e:	4770      	bx	lr
 8001f60:	2000020c 	.word	0x2000020c

08001f64 <isTimer4Expired>:

int isTimer4Expired() {
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
	if (timer4_flag == 1) {
 8001f68:	4b06      	ldr	r3, [pc, #24]	; (8001f84 <isTimer4Expired+0x20>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d104      	bne.n	8001f7a <isTimer4Expired+0x16>
		timer4_flag = 0;
 8001f70:	4b04      	ldr	r3, [pc, #16]	; (8001f84 <isTimer4Expired+0x20>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	601a      	str	r2, [r3, #0]
		return 1;
 8001f76:	2301      	movs	r3, #1
 8001f78:	e000      	b.n	8001f7c <isTimer4Expired+0x18>
	} else
		return 0;
 8001f7a:	2300      	movs	r3, #0
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bc80      	pop	{r7}
 8001f82:	4770      	bx	lr
 8001f84:	20000210 	.word	0x20000210

08001f88 <isTimer5Expired>:

int isTimer5Expired() {
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
	if (timer5_flag == 1) {
 8001f8c:	4b06      	ldr	r3, [pc, #24]	; (8001fa8 <isTimer5Expired+0x20>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d104      	bne.n	8001f9e <isTimer5Expired+0x16>
		timer5_flag = 0;
 8001f94:	4b04      	ldr	r3, [pc, #16]	; (8001fa8 <isTimer5Expired+0x20>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	601a      	str	r2, [r3, #0]
		return 1;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e000      	b.n	8001fa0 <isTimer5Expired+0x18>
	} else
		return 0;
 8001f9e:	2300      	movs	r3, #0
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bc80      	pop	{r7}
 8001fa6:	4770      	bx	lr
 8001fa8:	20000214 	.word	0x20000214

08001fac <isTimer6Expired>:

int isTimer6Expired() {
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
	if (timer6_flag == 1) {
 8001fb0:	4b06      	ldr	r3, [pc, #24]	; (8001fcc <isTimer6Expired+0x20>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d104      	bne.n	8001fc2 <isTimer6Expired+0x16>
		timer6_flag = 0;
 8001fb8:	4b04      	ldr	r3, [pc, #16]	; (8001fcc <isTimer6Expired+0x20>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	601a      	str	r2, [r3, #0]
		return 1;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e000      	b.n	8001fc4 <isTimer6Expired+0x18>
	} else
		return 0;
 8001fc2:	2300      	movs	r3, #0
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bc80      	pop	{r7}
 8001fca:	4770      	bx	lr
 8001fcc:	20000218 	.word	0x20000218

08001fd0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fd0:	480c      	ldr	r0, [pc, #48]	; (8002004 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001fd2:	490d      	ldr	r1, [pc, #52]	; (8002008 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001fd4:	4a0d      	ldr	r2, [pc, #52]	; (800200c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001fd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fd8:	e002      	b.n	8001fe0 <LoopCopyDataInit>

08001fda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fde:	3304      	adds	r3, #4

08001fe0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fe0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fe2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fe4:	d3f9      	bcc.n	8001fda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fe6:	4a0a      	ldr	r2, [pc, #40]	; (8002010 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001fe8:	4c0a      	ldr	r4, [pc, #40]	; (8002014 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001fea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fec:	e001      	b.n	8001ff2 <LoopFillZerobss>

08001fee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ff0:	3204      	adds	r2, #4

08001ff2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ff2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ff4:	d3fb      	bcc.n	8001fee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001ff6:	f7ff fe2f 	bl	8001c58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ffa:	f002 f869 	bl	80040d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ffe:	f7ff fa63 	bl	80014c8 <main>
  bx lr
 8002002:	4770      	bx	lr
  ldr r0, =_sdata
 8002004:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002008:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 800200c:	08004acc 	.word	0x08004acc
  ldr r2, =_sbss
 8002010:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 8002014:	20000230 	.word	0x20000230

08002018 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002018:	e7fe      	b.n	8002018 <ADC1_2_IRQHandler>
	...

0800201c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002020:	4b08      	ldr	r3, [pc, #32]	; (8002044 <HAL_Init+0x28>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a07      	ldr	r2, [pc, #28]	; (8002044 <HAL_Init+0x28>)
 8002026:	f043 0310 	orr.w	r3, r3, #16
 800202a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800202c:	2003      	movs	r0, #3
 800202e:	f000 f923 	bl	8002278 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002032:	200f      	movs	r0, #15
 8002034:	f000 f808 	bl	8002048 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002038:	f7ff fcc0 	bl	80019bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	40022000 	.word	0x40022000

08002048 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002050:	4b12      	ldr	r3, [pc, #72]	; (800209c <HAL_InitTick+0x54>)
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	4b12      	ldr	r3, [pc, #72]	; (80020a0 <HAL_InitTick+0x58>)
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	4619      	mov	r1, r3
 800205a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800205e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002062:	fbb2 f3f3 	udiv	r3, r2, r3
 8002066:	4618      	mov	r0, r3
 8002068:	f000 f93b 	bl	80022e2 <HAL_SYSTICK_Config>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e00e      	b.n	8002094 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2b0f      	cmp	r3, #15
 800207a:	d80a      	bhi.n	8002092 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800207c:	2200      	movs	r2, #0
 800207e:	6879      	ldr	r1, [r7, #4]
 8002080:	f04f 30ff 	mov.w	r0, #4294967295
 8002084:	f000 f903 	bl	800228e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002088:	4a06      	ldr	r2, [pc, #24]	; (80020a4 <HAL_InitTick+0x5c>)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800208e:	2300      	movs	r3, #0
 8002090:	e000      	b.n	8002094 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
}
 8002094:	4618      	mov	r0, r3
 8002096:	3708      	adds	r7, #8
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	20000038 	.word	0x20000038
 80020a0:	20000040 	.word	0x20000040
 80020a4:	2000003c 	.word	0x2000003c

080020a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020ac:	4b05      	ldr	r3, [pc, #20]	; (80020c4 <HAL_IncTick+0x1c>)
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	461a      	mov	r2, r3
 80020b2:	4b05      	ldr	r3, [pc, #20]	; (80020c8 <HAL_IncTick+0x20>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4413      	add	r3, r2
 80020b8:	4a03      	ldr	r2, [pc, #12]	; (80020c8 <HAL_IncTick+0x20>)
 80020ba:	6013      	str	r3, [r2, #0]
}
 80020bc:	bf00      	nop
 80020be:	46bd      	mov	sp, r7
 80020c0:	bc80      	pop	{r7}
 80020c2:	4770      	bx	lr
 80020c4:	20000040 	.word	0x20000040
 80020c8:	2000021c 	.word	0x2000021c

080020cc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0
  return uwTick;
 80020d0:	4b02      	ldr	r3, [pc, #8]	; (80020dc <HAL_GetTick+0x10>)
 80020d2:	681b      	ldr	r3, [r3, #0]
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bc80      	pop	{r7}
 80020da:	4770      	bx	lr
 80020dc:	2000021c 	.word	0x2000021c

080020e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b085      	sub	sp, #20
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	f003 0307 	and.w	r3, r3, #7
 80020ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020f0:	4b0c      	ldr	r3, [pc, #48]	; (8002124 <__NVIC_SetPriorityGrouping+0x44>)
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020f6:	68ba      	ldr	r2, [r7, #8]
 80020f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020fc:	4013      	ands	r3, r2
 80020fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002108:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800210c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002110:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002112:	4a04      	ldr	r2, [pc, #16]	; (8002124 <__NVIC_SetPriorityGrouping+0x44>)
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	60d3      	str	r3, [r2, #12]
}
 8002118:	bf00      	nop
 800211a:	3714      	adds	r7, #20
 800211c:	46bd      	mov	sp, r7
 800211e:	bc80      	pop	{r7}
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	e000ed00 	.word	0xe000ed00

08002128 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800212c:	4b04      	ldr	r3, [pc, #16]	; (8002140 <__NVIC_GetPriorityGrouping+0x18>)
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	0a1b      	lsrs	r3, r3, #8
 8002132:	f003 0307 	and.w	r3, r3, #7
}
 8002136:	4618      	mov	r0, r3
 8002138:	46bd      	mov	sp, r7
 800213a:	bc80      	pop	{r7}
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	e000ed00 	.word	0xe000ed00

08002144 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	4603      	mov	r3, r0
 800214c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800214e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002152:	2b00      	cmp	r3, #0
 8002154:	db0b      	blt.n	800216e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002156:	79fb      	ldrb	r3, [r7, #7]
 8002158:	f003 021f 	and.w	r2, r3, #31
 800215c:	4906      	ldr	r1, [pc, #24]	; (8002178 <__NVIC_EnableIRQ+0x34>)
 800215e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002162:	095b      	lsrs	r3, r3, #5
 8002164:	2001      	movs	r0, #1
 8002166:	fa00 f202 	lsl.w	r2, r0, r2
 800216a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800216e:	bf00      	nop
 8002170:	370c      	adds	r7, #12
 8002172:	46bd      	mov	sp, r7
 8002174:	bc80      	pop	{r7}
 8002176:	4770      	bx	lr
 8002178:	e000e100 	.word	0xe000e100

0800217c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	4603      	mov	r3, r0
 8002184:	6039      	str	r1, [r7, #0]
 8002186:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002188:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800218c:	2b00      	cmp	r3, #0
 800218e:	db0a      	blt.n	80021a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	b2da      	uxtb	r2, r3
 8002194:	490c      	ldr	r1, [pc, #48]	; (80021c8 <__NVIC_SetPriority+0x4c>)
 8002196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800219a:	0112      	lsls	r2, r2, #4
 800219c:	b2d2      	uxtb	r2, r2
 800219e:	440b      	add	r3, r1
 80021a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021a4:	e00a      	b.n	80021bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	b2da      	uxtb	r2, r3
 80021aa:	4908      	ldr	r1, [pc, #32]	; (80021cc <__NVIC_SetPriority+0x50>)
 80021ac:	79fb      	ldrb	r3, [r7, #7]
 80021ae:	f003 030f 	and.w	r3, r3, #15
 80021b2:	3b04      	subs	r3, #4
 80021b4:	0112      	lsls	r2, r2, #4
 80021b6:	b2d2      	uxtb	r2, r2
 80021b8:	440b      	add	r3, r1
 80021ba:	761a      	strb	r2, [r3, #24]
}
 80021bc:	bf00      	nop
 80021be:	370c      	adds	r7, #12
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bc80      	pop	{r7}
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	e000e100 	.word	0xe000e100
 80021cc:	e000ed00 	.word	0xe000ed00

080021d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b089      	sub	sp, #36	; 0x24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	60f8      	str	r0, [r7, #12]
 80021d8:	60b9      	str	r1, [r7, #8]
 80021da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	f003 0307 	and.w	r3, r3, #7
 80021e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	f1c3 0307 	rsb	r3, r3, #7
 80021ea:	2b04      	cmp	r3, #4
 80021ec:	bf28      	it	cs
 80021ee:	2304      	movcs	r3, #4
 80021f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	3304      	adds	r3, #4
 80021f6:	2b06      	cmp	r3, #6
 80021f8:	d902      	bls.n	8002200 <NVIC_EncodePriority+0x30>
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	3b03      	subs	r3, #3
 80021fe:	e000      	b.n	8002202 <NVIC_EncodePriority+0x32>
 8002200:	2300      	movs	r3, #0
 8002202:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002204:	f04f 32ff 	mov.w	r2, #4294967295
 8002208:	69bb      	ldr	r3, [r7, #24]
 800220a:	fa02 f303 	lsl.w	r3, r2, r3
 800220e:	43da      	mvns	r2, r3
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	401a      	ands	r2, r3
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002218:	f04f 31ff 	mov.w	r1, #4294967295
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	fa01 f303 	lsl.w	r3, r1, r3
 8002222:	43d9      	mvns	r1, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002228:	4313      	orrs	r3, r2
         );
}
 800222a:	4618      	mov	r0, r3
 800222c:	3724      	adds	r7, #36	; 0x24
 800222e:	46bd      	mov	sp, r7
 8002230:	bc80      	pop	{r7}
 8002232:	4770      	bx	lr

08002234 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	3b01      	subs	r3, #1
 8002240:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002244:	d301      	bcc.n	800224a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002246:	2301      	movs	r3, #1
 8002248:	e00f      	b.n	800226a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800224a:	4a0a      	ldr	r2, [pc, #40]	; (8002274 <SysTick_Config+0x40>)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	3b01      	subs	r3, #1
 8002250:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002252:	210f      	movs	r1, #15
 8002254:	f04f 30ff 	mov.w	r0, #4294967295
 8002258:	f7ff ff90 	bl	800217c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800225c:	4b05      	ldr	r3, [pc, #20]	; (8002274 <SysTick_Config+0x40>)
 800225e:	2200      	movs	r2, #0
 8002260:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002262:	4b04      	ldr	r3, [pc, #16]	; (8002274 <SysTick_Config+0x40>)
 8002264:	2207      	movs	r2, #7
 8002266:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002268:	2300      	movs	r3, #0
}
 800226a:	4618      	mov	r0, r3
 800226c:	3708      	adds	r7, #8
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	e000e010 	.word	0xe000e010

08002278 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002280:	6878      	ldr	r0, [r7, #4]
 8002282:	f7ff ff2d 	bl	80020e0 <__NVIC_SetPriorityGrouping>
}
 8002286:	bf00      	nop
 8002288:	3708      	adds	r7, #8
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}

0800228e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800228e:	b580      	push	{r7, lr}
 8002290:	b086      	sub	sp, #24
 8002292:	af00      	add	r7, sp, #0
 8002294:	4603      	mov	r3, r0
 8002296:	60b9      	str	r1, [r7, #8]
 8002298:	607a      	str	r2, [r7, #4]
 800229a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800229c:	2300      	movs	r3, #0
 800229e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022a0:	f7ff ff42 	bl	8002128 <__NVIC_GetPriorityGrouping>
 80022a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022a6:	687a      	ldr	r2, [r7, #4]
 80022a8:	68b9      	ldr	r1, [r7, #8]
 80022aa:	6978      	ldr	r0, [r7, #20]
 80022ac:	f7ff ff90 	bl	80021d0 <NVIC_EncodePriority>
 80022b0:	4602      	mov	r2, r0
 80022b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022b6:	4611      	mov	r1, r2
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7ff ff5f 	bl	800217c <__NVIC_SetPriority>
}
 80022be:	bf00      	nop
 80022c0:	3718      	adds	r7, #24
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}

080022c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022c6:	b580      	push	{r7, lr}
 80022c8:	b082      	sub	sp, #8
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	4603      	mov	r3, r0
 80022ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d4:	4618      	mov	r0, r3
 80022d6:	f7ff ff35 	bl	8002144 <__NVIC_EnableIRQ>
}
 80022da:	bf00      	nop
 80022dc:	3708      	adds	r7, #8
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}

080022e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022e2:	b580      	push	{r7, lr}
 80022e4:	b082      	sub	sp, #8
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022ea:	6878      	ldr	r0, [r7, #4]
 80022ec:	f7ff ffa2 	bl	8002234 <SysTick_Config>
 80022f0:	4603      	mov	r3, r0
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3708      	adds	r7, #8
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
	...

080022fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b08b      	sub	sp, #44	; 0x2c
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002306:	2300      	movs	r3, #0
 8002308:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800230a:	2300      	movs	r3, #0
 800230c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800230e:	e169      	b.n	80025e4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002310:	2201      	movs	r2, #1
 8002312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002314:	fa02 f303 	lsl.w	r3, r2, r3
 8002318:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	69fa      	ldr	r2, [r7, #28]
 8002320:	4013      	ands	r3, r2
 8002322:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002324:	69ba      	ldr	r2, [r7, #24]
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	429a      	cmp	r2, r3
 800232a:	f040 8158 	bne.w	80025de <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	4a9a      	ldr	r2, [pc, #616]	; (800259c <HAL_GPIO_Init+0x2a0>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d05e      	beq.n	80023f6 <HAL_GPIO_Init+0xfa>
 8002338:	4a98      	ldr	r2, [pc, #608]	; (800259c <HAL_GPIO_Init+0x2a0>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d875      	bhi.n	800242a <HAL_GPIO_Init+0x12e>
 800233e:	4a98      	ldr	r2, [pc, #608]	; (80025a0 <HAL_GPIO_Init+0x2a4>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d058      	beq.n	80023f6 <HAL_GPIO_Init+0xfa>
 8002344:	4a96      	ldr	r2, [pc, #600]	; (80025a0 <HAL_GPIO_Init+0x2a4>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d86f      	bhi.n	800242a <HAL_GPIO_Init+0x12e>
 800234a:	4a96      	ldr	r2, [pc, #600]	; (80025a4 <HAL_GPIO_Init+0x2a8>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d052      	beq.n	80023f6 <HAL_GPIO_Init+0xfa>
 8002350:	4a94      	ldr	r2, [pc, #592]	; (80025a4 <HAL_GPIO_Init+0x2a8>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d869      	bhi.n	800242a <HAL_GPIO_Init+0x12e>
 8002356:	4a94      	ldr	r2, [pc, #592]	; (80025a8 <HAL_GPIO_Init+0x2ac>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d04c      	beq.n	80023f6 <HAL_GPIO_Init+0xfa>
 800235c:	4a92      	ldr	r2, [pc, #584]	; (80025a8 <HAL_GPIO_Init+0x2ac>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d863      	bhi.n	800242a <HAL_GPIO_Init+0x12e>
 8002362:	4a92      	ldr	r2, [pc, #584]	; (80025ac <HAL_GPIO_Init+0x2b0>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d046      	beq.n	80023f6 <HAL_GPIO_Init+0xfa>
 8002368:	4a90      	ldr	r2, [pc, #576]	; (80025ac <HAL_GPIO_Init+0x2b0>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d85d      	bhi.n	800242a <HAL_GPIO_Init+0x12e>
 800236e:	2b12      	cmp	r3, #18
 8002370:	d82a      	bhi.n	80023c8 <HAL_GPIO_Init+0xcc>
 8002372:	2b12      	cmp	r3, #18
 8002374:	d859      	bhi.n	800242a <HAL_GPIO_Init+0x12e>
 8002376:	a201      	add	r2, pc, #4	; (adr r2, 800237c <HAL_GPIO_Init+0x80>)
 8002378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800237c:	080023f7 	.word	0x080023f7
 8002380:	080023d1 	.word	0x080023d1
 8002384:	080023e3 	.word	0x080023e3
 8002388:	08002425 	.word	0x08002425
 800238c:	0800242b 	.word	0x0800242b
 8002390:	0800242b 	.word	0x0800242b
 8002394:	0800242b 	.word	0x0800242b
 8002398:	0800242b 	.word	0x0800242b
 800239c:	0800242b 	.word	0x0800242b
 80023a0:	0800242b 	.word	0x0800242b
 80023a4:	0800242b 	.word	0x0800242b
 80023a8:	0800242b 	.word	0x0800242b
 80023ac:	0800242b 	.word	0x0800242b
 80023b0:	0800242b 	.word	0x0800242b
 80023b4:	0800242b 	.word	0x0800242b
 80023b8:	0800242b 	.word	0x0800242b
 80023bc:	0800242b 	.word	0x0800242b
 80023c0:	080023d9 	.word	0x080023d9
 80023c4:	080023ed 	.word	0x080023ed
 80023c8:	4a79      	ldr	r2, [pc, #484]	; (80025b0 <HAL_GPIO_Init+0x2b4>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d013      	beq.n	80023f6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80023ce:	e02c      	b.n	800242a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	623b      	str	r3, [r7, #32]
          break;
 80023d6:	e029      	b.n	800242c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	3304      	adds	r3, #4
 80023de:	623b      	str	r3, [r7, #32]
          break;
 80023e0:	e024      	b.n	800242c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	68db      	ldr	r3, [r3, #12]
 80023e6:	3308      	adds	r3, #8
 80023e8:	623b      	str	r3, [r7, #32]
          break;
 80023ea:	e01f      	b.n	800242c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	330c      	adds	r3, #12
 80023f2:	623b      	str	r3, [r7, #32]
          break;
 80023f4:	e01a      	b.n	800242c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d102      	bne.n	8002404 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80023fe:	2304      	movs	r3, #4
 8002400:	623b      	str	r3, [r7, #32]
          break;
 8002402:	e013      	b.n	800242c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	2b01      	cmp	r3, #1
 800240a:	d105      	bne.n	8002418 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800240c:	2308      	movs	r3, #8
 800240e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	69fa      	ldr	r2, [r7, #28]
 8002414:	611a      	str	r2, [r3, #16]
          break;
 8002416:	e009      	b.n	800242c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002418:	2308      	movs	r3, #8
 800241a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	69fa      	ldr	r2, [r7, #28]
 8002420:	615a      	str	r2, [r3, #20]
          break;
 8002422:	e003      	b.n	800242c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002424:	2300      	movs	r3, #0
 8002426:	623b      	str	r3, [r7, #32]
          break;
 8002428:	e000      	b.n	800242c <HAL_GPIO_Init+0x130>
          break;
 800242a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800242c:	69bb      	ldr	r3, [r7, #24]
 800242e:	2bff      	cmp	r3, #255	; 0xff
 8002430:	d801      	bhi.n	8002436 <HAL_GPIO_Init+0x13a>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	e001      	b.n	800243a <HAL_GPIO_Init+0x13e>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	3304      	adds	r3, #4
 800243a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800243c:	69bb      	ldr	r3, [r7, #24]
 800243e:	2bff      	cmp	r3, #255	; 0xff
 8002440:	d802      	bhi.n	8002448 <HAL_GPIO_Init+0x14c>
 8002442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	e002      	b.n	800244e <HAL_GPIO_Init+0x152>
 8002448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800244a:	3b08      	subs	r3, #8
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	210f      	movs	r1, #15
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	fa01 f303 	lsl.w	r3, r1, r3
 800245c:	43db      	mvns	r3, r3
 800245e:	401a      	ands	r2, r3
 8002460:	6a39      	ldr	r1, [r7, #32]
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	fa01 f303 	lsl.w	r3, r1, r3
 8002468:	431a      	orrs	r2, r3
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002476:	2b00      	cmp	r3, #0
 8002478:	f000 80b1 	beq.w	80025de <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800247c:	4b4d      	ldr	r3, [pc, #308]	; (80025b4 <HAL_GPIO_Init+0x2b8>)
 800247e:	699b      	ldr	r3, [r3, #24]
 8002480:	4a4c      	ldr	r2, [pc, #304]	; (80025b4 <HAL_GPIO_Init+0x2b8>)
 8002482:	f043 0301 	orr.w	r3, r3, #1
 8002486:	6193      	str	r3, [r2, #24]
 8002488:	4b4a      	ldr	r3, [pc, #296]	; (80025b4 <HAL_GPIO_Init+0x2b8>)
 800248a:	699b      	ldr	r3, [r3, #24]
 800248c:	f003 0301 	and.w	r3, r3, #1
 8002490:	60bb      	str	r3, [r7, #8]
 8002492:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002494:	4a48      	ldr	r2, [pc, #288]	; (80025b8 <HAL_GPIO_Init+0x2bc>)
 8002496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002498:	089b      	lsrs	r3, r3, #2
 800249a:	3302      	adds	r3, #2
 800249c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024a0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80024a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a4:	f003 0303 	and.w	r3, r3, #3
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	220f      	movs	r2, #15
 80024ac:	fa02 f303 	lsl.w	r3, r2, r3
 80024b0:	43db      	mvns	r3, r3
 80024b2:	68fa      	ldr	r2, [r7, #12]
 80024b4:	4013      	ands	r3, r2
 80024b6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	4a40      	ldr	r2, [pc, #256]	; (80025bc <HAL_GPIO_Init+0x2c0>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d013      	beq.n	80024e8 <HAL_GPIO_Init+0x1ec>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	4a3f      	ldr	r2, [pc, #252]	; (80025c0 <HAL_GPIO_Init+0x2c4>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d00d      	beq.n	80024e4 <HAL_GPIO_Init+0x1e8>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	4a3e      	ldr	r2, [pc, #248]	; (80025c4 <HAL_GPIO_Init+0x2c8>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d007      	beq.n	80024e0 <HAL_GPIO_Init+0x1e4>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	4a3d      	ldr	r2, [pc, #244]	; (80025c8 <HAL_GPIO_Init+0x2cc>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d101      	bne.n	80024dc <HAL_GPIO_Init+0x1e0>
 80024d8:	2303      	movs	r3, #3
 80024da:	e006      	b.n	80024ea <HAL_GPIO_Init+0x1ee>
 80024dc:	2304      	movs	r3, #4
 80024de:	e004      	b.n	80024ea <HAL_GPIO_Init+0x1ee>
 80024e0:	2302      	movs	r3, #2
 80024e2:	e002      	b.n	80024ea <HAL_GPIO_Init+0x1ee>
 80024e4:	2301      	movs	r3, #1
 80024e6:	e000      	b.n	80024ea <HAL_GPIO_Init+0x1ee>
 80024e8:	2300      	movs	r3, #0
 80024ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024ec:	f002 0203 	and.w	r2, r2, #3
 80024f0:	0092      	lsls	r2, r2, #2
 80024f2:	4093      	lsls	r3, r2
 80024f4:	68fa      	ldr	r2, [r7, #12]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80024fa:	492f      	ldr	r1, [pc, #188]	; (80025b8 <HAL_GPIO_Init+0x2bc>)
 80024fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024fe:	089b      	lsrs	r3, r3, #2
 8002500:	3302      	adds	r3, #2
 8002502:	68fa      	ldr	r2, [r7, #12]
 8002504:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002510:	2b00      	cmp	r3, #0
 8002512:	d006      	beq.n	8002522 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002514:	4b2d      	ldr	r3, [pc, #180]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	492c      	ldr	r1, [pc, #176]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 800251a:	69bb      	ldr	r3, [r7, #24]
 800251c:	4313      	orrs	r3, r2
 800251e:	600b      	str	r3, [r1, #0]
 8002520:	e006      	b.n	8002530 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002522:	4b2a      	ldr	r3, [pc, #168]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	69bb      	ldr	r3, [r7, #24]
 8002528:	43db      	mvns	r3, r3
 800252a:	4928      	ldr	r1, [pc, #160]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 800252c:	4013      	ands	r3, r2
 800252e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002538:	2b00      	cmp	r3, #0
 800253a:	d006      	beq.n	800254a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800253c:	4b23      	ldr	r3, [pc, #140]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 800253e:	685a      	ldr	r2, [r3, #4]
 8002540:	4922      	ldr	r1, [pc, #136]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	4313      	orrs	r3, r2
 8002546:	604b      	str	r3, [r1, #4]
 8002548:	e006      	b.n	8002558 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800254a:	4b20      	ldr	r3, [pc, #128]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 800254c:	685a      	ldr	r2, [r3, #4]
 800254e:	69bb      	ldr	r3, [r7, #24]
 8002550:	43db      	mvns	r3, r3
 8002552:	491e      	ldr	r1, [pc, #120]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 8002554:	4013      	ands	r3, r2
 8002556:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d006      	beq.n	8002572 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002564:	4b19      	ldr	r3, [pc, #100]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 8002566:	689a      	ldr	r2, [r3, #8]
 8002568:	4918      	ldr	r1, [pc, #96]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 800256a:	69bb      	ldr	r3, [r7, #24]
 800256c:	4313      	orrs	r3, r2
 800256e:	608b      	str	r3, [r1, #8]
 8002570:	e006      	b.n	8002580 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002572:	4b16      	ldr	r3, [pc, #88]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 8002574:	689a      	ldr	r2, [r3, #8]
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	43db      	mvns	r3, r3
 800257a:	4914      	ldr	r1, [pc, #80]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 800257c:	4013      	ands	r3, r2
 800257e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d021      	beq.n	80025d0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800258c:	4b0f      	ldr	r3, [pc, #60]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 800258e:	68da      	ldr	r2, [r3, #12]
 8002590:	490e      	ldr	r1, [pc, #56]	; (80025cc <HAL_GPIO_Init+0x2d0>)
 8002592:	69bb      	ldr	r3, [r7, #24]
 8002594:	4313      	orrs	r3, r2
 8002596:	60cb      	str	r3, [r1, #12]
 8002598:	e021      	b.n	80025de <HAL_GPIO_Init+0x2e2>
 800259a:	bf00      	nop
 800259c:	10320000 	.word	0x10320000
 80025a0:	10310000 	.word	0x10310000
 80025a4:	10220000 	.word	0x10220000
 80025a8:	10210000 	.word	0x10210000
 80025ac:	10120000 	.word	0x10120000
 80025b0:	10110000 	.word	0x10110000
 80025b4:	40021000 	.word	0x40021000
 80025b8:	40010000 	.word	0x40010000
 80025bc:	40010800 	.word	0x40010800
 80025c0:	40010c00 	.word	0x40010c00
 80025c4:	40011000 	.word	0x40011000
 80025c8:	40011400 	.word	0x40011400
 80025cc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80025d0:	4b0b      	ldr	r3, [pc, #44]	; (8002600 <HAL_GPIO_Init+0x304>)
 80025d2:	68da      	ldr	r2, [r3, #12]
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	43db      	mvns	r3, r3
 80025d8:	4909      	ldr	r1, [pc, #36]	; (8002600 <HAL_GPIO_Init+0x304>)
 80025da:	4013      	ands	r3, r2
 80025dc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80025de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e0:	3301      	adds	r3, #1
 80025e2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ea:	fa22 f303 	lsr.w	r3, r2, r3
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	f47f ae8e 	bne.w	8002310 <HAL_GPIO_Init+0x14>
  }
}
 80025f4:	bf00      	nop
 80025f6:	bf00      	nop
 80025f8:	372c      	adds	r7, #44	; 0x2c
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bc80      	pop	{r7}
 80025fe:	4770      	bx	lr
 8002600:	40010400 	.word	0x40010400

08002604 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002604:	b480      	push	{r7}
 8002606:	b085      	sub	sp, #20
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	460b      	mov	r3, r1
 800260e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	689a      	ldr	r2, [r3, #8]
 8002614:	887b      	ldrh	r3, [r7, #2]
 8002616:	4013      	ands	r3, r2
 8002618:	2b00      	cmp	r3, #0
 800261a:	d002      	beq.n	8002622 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800261c:	2301      	movs	r3, #1
 800261e:	73fb      	strb	r3, [r7, #15]
 8002620:	e001      	b.n	8002626 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002622:	2300      	movs	r3, #0
 8002624:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002626:	7bfb      	ldrb	r3, [r7, #15]
}
 8002628:	4618      	mov	r0, r3
 800262a:	3714      	adds	r7, #20
 800262c:	46bd      	mov	sp, r7
 800262e:	bc80      	pop	{r7}
 8002630:	4770      	bx	lr

08002632 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002632:	b480      	push	{r7}
 8002634:	b083      	sub	sp, #12
 8002636:	af00      	add	r7, sp, #0
 8002638:	6078      	str	r0, [r7, #4]
 800263a:	460b      	mov	r3, r1
 800263c:	807b      	strh	r3, [r7, #2]
 800263e:	4613      	mov	r3, r2
 8002640:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002642:	787b      	ldrb	r3, [r7, #1]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d003      	beq.n	8002650 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002648:	887a      	ldrh	r2, [r7, #2]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800264e:	e003      	b.n	8002658 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002650:	887b      	ldrh	r3, [r7, #2]
 8002652:	041a      	lsls	r2, r3, #16
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	611a      	str	r2, [r3, #16]
}
 8002658:	bf00      	nop
 800265a:	370c      	adds	r7, #12
 800265c:	46bd      	mov	sp, r7
 800265e:	bc80      	pop	{r7}
 8002660:	4770      	bx	lr
	...

08002664 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b086      	sub	sp, #24
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d101      	bne.n	8002676 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e272      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0301 	and.w	r3, r3, #1
 800267e:	2b00      	cmp	r3, #0
 8002680:	f000 8087 	beq.w	8002792 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002684:	4b92      	ldr	r3, [pc, #584]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f003 030c 	and.w	r3, r3, #12
 800268c:	2b04      	cmp	r3, #4
 800268e:	d00c      	beq.n	80026aa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002690:	4b8f      	ldr	r3, [pc, #572]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f003 030c 	and.w	r3, r3, #12
 8002698:	2b08      	cmp	r3, #8
 800269a:	d112      	bne.n	80026c2 <HAL_RCC_OscConfig+0x5e>
 800269c:	4b8c      	ldr	r3, [pc, #560]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026a8:	d10b      	bne.n	80026c2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026aa:	4b89      	ldr	r3, [pc, #548]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d06c      	beq.n	8002790 <HAL_RCC_OscConfig+0x12c>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d168      	bne.n	8002790 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e24c      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026ca:	d106      	bne.n	80026da <HAL_RCC_OscConfig+0x76>
 80026cc:	4b80      	ldr	r3, [pc, #512]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a7f      	ldr	r2, [pc, #508]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80026d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026d6:	6013      	str	r3, [r2, #0]
 80026d8:	e02e      	b.n	8002738 <HAL_RCC_OscConfig+0xd4>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d10c      	bne.n	80026fc <HAL_RCC_OscConfig+0x98>
 80026e2:	4b7b      	ldr	r3, [pc, #492]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a7a      	ldr	r2, [pc, #488]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80026e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026ec:	6013      	str	r3, [r2, #0]
 80026ee:	4b78      	ldr	r3, [pc, #480]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a77      	ldr	r2, [pc, #476]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80026f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026f8:	6013      	str	r3, [r2, #0]
 80026fa:	e01d      	b.n	8002738 <HAL_RCC_OscConfig+0xd4>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002704:	d10c      	bne.n	8002720 <HAL_RCC_OscConfig+0xbc>
 8002706:	4b72      	ldr	r3, [pc, #456]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a71      	ldr	r2, [pc, #452]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 800270c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002710:	6013      	str	r3, [r2, #0]
 8002712:	4b6f      	ldr	r3, [pc, #444]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a6e      	ldr	r2, [pc, #440]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 8002718:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800271c:	6013      	str	r3, [r2, #0]
 800271e:	e00b      	b.n	8002738 <HAL_RCC_OscConfig+0xd4>
 8002720:	4b6b      	ldr	r3, [pc, #428]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a6a      	ldr	r2, [pc, #424]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 8002726:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800272a:	6013      	str	r3, [r2, #0]
 800272c:	4b68      	ldr	r3, [pc, #416]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a67      	ldr	r2, [pc, #412]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 8002732:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002736:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d013      	beq.n	8002768 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002740:	f7ff fcc4 	bl	80020cc <HAL_GetTick>
 8002744:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002746:	e008      	b.n	800275a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002748:	f7ff fcc0 	bl	80020cc <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	2b64      	cmp	r3, #100	; 0x64
 8002754:	d901      	bls.n	800275a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002756:	2303      	movs	r3, #3
 8002758:	e200      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800275a:	4b5d      	ldr	r3, [pc, #372]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d0f0      	beq.n	8002748 <HAL_RCC_OscConfig+0xe4>
 8002766:	e014      	b.n	8002792 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002768:	f7ff fcb0 	bl	80020cc <HAL_GetTick>
 800276c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800276e:	e008      	b.n	8002782 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002770:	f7ff fcac 	bl	80020cc <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	2b64      	cmp	r3, #100	; 0x64
 800277c:	d901      	bls.n	8002782 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800277e:	2303      	movs	r3, #3
 8002780:	e1ec      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002782:	4b53      	ldr	r3, [pc, #332]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d1f0      	bne.n	8002770 <HAL_RCC_OscConfig+0x10c>
 800278e:	e000      	b.n	8002792 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002790:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0302 	and.w	r3, r3, #2
 800279a:	2b00      	cmp	r3, #0
 800279c:	d063      	beq.n	8002866 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800279e:	4b4c      	ldr	r3, [pc, #304]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f003 030c 	and.w	r3, r3, #12
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d00b      	beq.n	80027c2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80027aa:	4b49      	ldr	r3, [pc, #292]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	f003 030c 	and.w	r3, r3, #12
 80027b2:	2b08      	cmp	r3, #8
 80027b4:	d11c      	bne.n	80027f0 <HAL_RCC_OscConfig+0x18c>
 80027b6:	4b46      	ldr	r3, [pc, #280]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d116      	bne.n	80027f0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027c2:	4b43      	ldr	r3, [pc, #268]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d005      	beq.n	80027da <HAL_RCC_OscConfig+0x176>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	691b      	ldr	r3, [r3, #16]
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d001      	beq.n	80027da <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e1c0      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027da:	4b3d      	ldr	r3, [pc, #244]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	695b      	ldr	r3, [r3, #20]
 80027e6:	00db      	lsls	r3, r3, #3
 80027e8:	4939      	ldr	r1, [pc, #228]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 80027ea:	4313      	orrs	r3, r2
 80027ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027ee:	e03a      	b.n	8002866 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	691b      	ldr	r3, [r3, #16]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d020      	beq.n	800283a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027f8:	4b36      	ldr	r3, [pc, #216]	; (80028d4 <HAL_RCC_OscConfig+0x270>)
 80027fa:	2201      	movs	r2, #1
 80027fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027fe:	f7ff fc65 	bl	80020cc <HAL_GetTick>
 8002802:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002804:	e008      	b.n	8002818 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002806:	f7ff fc61 	bl	80020cc <HAL_GetTick>
 800280a:	4602      	mov	r2, r0
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	1ad3      	subs	r3, r2, r3
 8002810:	2b02      	cmp	r3, #2
 8002812:	d901      	bls.n	8002818 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002814:	2303      	movs	r3, #3
 8002816:	e1a1      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002818:	4b2d      	ldr	r3, [pc, #180]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 0302 	and.w	r3, r3, #2
 8002820:	2b00      	cmp	r3, #0
 8002822:	d0f0      	beq.n	8002806 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002824:	4b2a      	ldr	r3, [pc, #168]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	695b      	ldr	r3, [r3, #20]
 8002830:	00db      	lsls	r3, r3, #3
 8002832:	4927      	ldr	r1, [pc, #156]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 8002834:	4313      	orrs	r3, r2
 8002836:	600b      	str	r3, [r1, #0]
 8002838:	e015      	b.n	8002866 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800283a:	4b26      	ldr	r3, [pc, #152]	; (80028d4 <HAL_RCC_OscConfig+0x270>)
 800283c:	2200      	movs	r2, #0
 800283e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002840:	f7ff fc44 	bl	80020cc <HAL_GetTick>
 8002844:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002846:	e008      	b.n	800285a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002848:	f7ff fc40 	bl	80020cc <HAL_GetTick>
 800284c:	4602      	mov	r2, r0
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	2b02      	cmp	r3, #2
 8002854:	d901      	bls.n	800285a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e180      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800285a:	4b1d      	ldr	r3, [pc, #116]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0302 	and.w	r3, r3, #2
 8002862:	2b00      	cmp	r3, #0
 8002864:	d1f0      	bne.n	8002848 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 0308 	and.w	r3, r3, #8
 800286e:	2b00      	cmp	r3, #0
 8002870:	d03a      	beq.n	80028e8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	699b      	ldr	r3, [r3, #24]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d019      	beq.n	80028ae <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800287a:	4b17      	ldr	r3, [pc, #92]	; (80028d8 <HAL_RCC_OscConfig+0x274>)
 800287c:	2201      	movs	r2, #1
 800287e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002880:	f7ff fc24 	bl	80020cc <HAL_GetTick>
 8002884:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002886:	e008      	b.n	800289a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002888:	f7ff fc20 	bl	80020cc <HAL_GetTick>
 800288c:	4602      	mov	r2, r0
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	2b02      	cmp	r3, #2
 8002894:	d901      	bls.n	800289a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e160      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800289a:	4b0d      	ldr	r3, [pc, #52]	; (80028d0 <HAL_RCC_OscConfig+0x26c>)
 800289c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800289e:	f003 0302 	and.w	r3, r3, #2
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d0f0      	beq.n	8002888 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80028a6:	2001      	movs	r0, #1
 80028a8:	f000 fad8 	bl	8002e5c <RCC_Delay>
 80028ac:	e01c      	b.n	80028e8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028ae:	4b0a      	ldr	r3, [pc, #40]	; (80028d8 <HAL_RCC_OscConfig+0x274>)
 80028b0:	2200      	movs	r2, #0
 80028b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028b4:	f7ff fc0a 	bl	80020cc <HAL_GetTick>
 80028b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028ba:	e00f      	b.n	80028dc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028bc:	f7ff fc06 	bl	80020cc <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d908      	bls.n	80028dc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e146      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
 80028ce:	bf00      	nop
 80028d0:	40021000 	.word	0x40021000
 80028d4:	42420000 	.word	0x42420000
 80028d8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028dc:	4b92      	ldr	r3, [pc, #584]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 80028de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e0:	f003 0302 	and.w	r3, r3, #2
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d1e9      	bne.n	80028bc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f003 0304 	and.w	r3, r3, #4
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	f000 80a6 	beq.w	8002a42 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028f6:	2300      	movs	r3, #0
 80028f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028fa:	4b8b      	ldr	r3, [pc, #556]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 80028fc:	69db      	ldr	r3, [r3, #28]
 80028fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d10d      	bne.n	8002922 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002906:	4b88      	ldr	r3, [pc, #544]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002908:	69db      	ldr	r3, [r3, #28]
 800290a:	4a87      	ldr	r2, [pc, #540]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 800290c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002910:	61d3      	str	r3, [r2, #28]
 8002912:	4b85      	ldr	r3, [pc, #532]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002914:	69db      	ldr	r3, [r3, #28]
 8002916:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800291a:	60bb      	str	r3, [r7, #8]
 800291c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800291e:	2301      	movs	r3, #1
 8002920:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002922:	4b82      	ldr	r3, [pc, #520]	; (8002b2c <HAL_RCC_OscConfig+0x4c8>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800292a:	2b00      	cmp	r3, #0
 800292c:	d118      	bne.n	8002960 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800292e:	4b7f      	ldr	r3, [pc, #508]	; (8002b2c <HAL_RCC_OscConfig+0x4c8>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a7e      	ldr	r2, [pc, #504]	; (8002b2c <HAL_RCC_OscConfig+0x4c8>)
 8002934:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002938:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800293a:	f7ff fbc7 	bl	80020cc <HAL_GetTick>
 800293e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002940:	e008      	b.n	8002954 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002942:	f7ff fbc3 	bl	80020cc <HAL_GetTick>
 8002946:	4602      	mov	r2, r0
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	1ad3      	subs	r3, r2, r3
 800294c:	2b64      	cmp	r3, #100	; 0x64
 800294e:	d901      	bls.n	8002954 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002950:	2303      	movs	r3, #3
 8002952:	e103      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002954:	4b75      	ldr	r3, [pc, #468]	; (8002b2c <HAL_RCC_OscConfig+0x4c8>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800295c:	2b00      	cmp	r3, #0
 800295e:	d0f0      	beq.n	8002942 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	2b01      	cmp	r3, #1
 8002966:	d106      	bne.n	8002976 <HAL_RCC_OscConfig+0x312>
 8002968:	4b6f      	ldr	r3, [pc, #444]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 800296a:	6a1b      	ldr	r3, [r3, #32]
 800296c:	4a6e      	ldr	r2, [pc, #440]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 800296e:	f043 0301 	orr.w	r3, r3, #1
 8002972:	6213      	str	r3, [r2, #32]
 8002974:	e02d      	b.n	80029d2 <HAL_RCC_OscConfig+0x36e>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	68db      	ldr	r3, [r3, #12]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d10c      	bne.n	8002998 <HAL_RCC_OscConfig+0x334>
 800297e:	4b6a      	ldr	r3, [pc, #424]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002980:	6a1b      	ldr	r3, [r3, #32]
 8002982:	4a69      	ldr	r2, [pc, #420]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002984:	f023 0301 	bic.w	r3, r3, #1
 8002988:	6213      	str	r3, [r2, #32]
 800298a:	4b67      	ldr	r3, [pc, #412]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 800298c:	6a1b      	ldr	r3, [r3, #32]
 800298e:	4a66      	ldr	r2, [pc, #408]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002990:	f023 0304 	bic.w	r3, r3, #4
 8002994:	6213      	str	r3, [r2, #32]
 8002996:	e01c      	b.n	80029d2 <HAL_RCC_OscConfig+0x36e>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	2b05      	cmp	r3, #5
 800299e:	d10c      	bne.n	80029ba <HAL_RCC_OscConfig+0x356>
 80029a0:	4b61      	ldr	r3, [pc, #388]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 80029a2:	6a1b      	ldr	r3, [r3, #32]
 80029a4:	4a60      	ldr	r2, [pc, #384]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 80029a6:	f043 0304 	orr.w	r3, r3, #4
 80029aa:	6213      	str	r3, [r2, #32]
 80029ac:	4b5e      	ldr	r3, [pc, #376]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 80029ae:	6a1b      	ldr	r3, [r3, #32]
 80029b0:	4a5d      	ldr	r2, [pc, #372]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 80029b2:	f043 0301 	orr.w	r3, r3, #1
 80029b6:	6213      	str	r3, [r2, #32]
 80029b8:	e00b      	b.n	80029d2 <HAL_RCC_OscConfig+0x36e>
 80029ba:	4b5b      	ldr	r3, [pc, #364]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 80029bc:	6a1b      	ldr	r3, [r3, #32]
 80029be:	4a5a      	ldr	r2, [pc, #360]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 80029c0:	f023 0301 	bic.w	r3, r3, #1
 80029c4:	6213      	str	r3, [r2, #32]
 80029c6:	4b58      	ldr	r3, [pc, #352]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 80029c8:	6a1b      	ldr	r3, [r3, #32]
 80029ca:	4a57      	ldr	r2, [pc, #348]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 80029cc:	f023 0304 	bic.w	r3, r3, #4
 80029d0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	68db      	ldr	r3, [r3, #12]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d015      	beq.n	8002a06 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029da:	f7ff fb77 	bl	80020cc <HAL_GetTick>
 80029de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029e0:	e00a      	b.n	80029f8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029e2:	f7ff fb73 	bl	80020cc <HAL_GetTick>
 80029e6:	4602      	mov	r2, r0
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d901      	bls.n	80029f8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80029f4:	2303      	movs	r3, #3
 80029f6:	e0b1      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029f8:	4b4b      	ldr	r3, [pc, #300]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 80029fa:	6a1b      	ldr	r3, [r3, #32]
 80029fc:	f003 0302 	and.w	r3, r3, #2
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d0ee      	beq.n	80029e2 <HAL_RCC_OscConfig+0x37e>
 8002a04:	e014      	b.n	8002a30 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a06:	f7ff fb61 	bl	80020cc <HAL_GetTick>
 8002a0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a0c:	e00a      	b.n	8002a24 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a0e:	f7ff fb5d 	bl	80020cc <HAL_GetTick>
 8002a12:	4602      	mov	r2, r0
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d901      	bls.n	8002a24 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	e09b      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a24:	4b40      	ldr	r3, [pc, #256]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002a26:	6a1b      	ldr	r3, [r3, #32]
 8002a28:	f003 0302 	and.w	r3, r3, #2
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d1ee      	bne.n	8002a0e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a30:	7dfb      	ldrb	r3, [r7, #23]
 8002a32:	2b01      	cmp	r3, #1
 8002a34:	d105      	bne.n	8002a42 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a36:	4b3c      	ldr	r3, [pc, #240]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002a38:	69db      	ldr	r3, [r3, #28]
 8002a3a:	4a3b      	ldr	r2, [pc, #236]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002a3c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a40:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	69db      	ldr	r3, [r3, #28]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	f000 8087 	beq.w	8002b5a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a4c:	4b36      	ldr	r3, [pc, #216]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	f003 030c 	and.w	r3, r3, #12
 8002a54:	2b08      	cmp	r3, #8
 8002a56:	d061      	beq.n	8002b1c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	69db      	ldr	r3, [r3, #28]
 8002a5c:	2b02      	cmp	r3, #2
 8002a5e:	d146      	bne.n	8002aee <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a60:	4b33      	ldr	r3, [pc, #204]	; (8002b30 <HAL_RCC_OscConfig+0x4cc>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a66:	f7ff fb31 	bl	80020cc <HAL_GetTick>
 8002a6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a6c:	e008      	b.n	8002a80 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a6e:	f7ff fb2d 	bl	80020cc <HAL_GetTick>
 8002a72:	4602      	mov	r2, r0
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	1ad3      	subs	r3, r2, r3
 8002a78:	2b02      	cmp	r3, #2
 8002a7a:	d901      	bls.n	8002a80 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	e06d      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a80:	4b29      	ldr	r3, [pc, #164]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d1f0      	bne.n	8002a6e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6a1b      	ldr	r3, [r3, #32]
 8002a90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a94:	d108      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a96:	4b24      	ldr	r3, [pc, #144]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	4921      	ldr	r1, [pc, #132]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002aa8:	4b1f      	ldr	r3, [pc, #124]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6a19      	ldr	r1, [r3, #32]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab8:	430b      	orrs	r3, r1
 8002aba:	491b      	ldr	r1, [pc, #108]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002abc:	4313      	orrs	r3, r2
 8002abe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ac0:	4b1b      	ldr	r3, [pc, #108]	; (8002b30 <HAL_RCC_OscConfig+0x4cc>)
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac6:	f7ff fb01 	bl	80020cc <HAL_GetTick>
 8002aca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002acc:	e008      	b.n	8002ae0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ace:	f7ff fafd 	bl	80020cc <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d901      	bls.n	8002ae0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	e03d      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ae0:	4b11      	ldr	r3, [pc, #68]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d0f0      	beq.n	8002ace <HAL_RCC_OscConfig+0x46a>
 8002aec:	e035      	b.n	8002b5a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aee:	4b10      	ldr	r3, [pc, #64]	; (8002b30 <HAL_RCC_OscConfig+0x4cc>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af4:	f7ff faea 	bl	80020cc <HAL_GetTick>
 8002af8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002afa:	e008      	b.n	8002b0e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002afc:	f7ff fae6 	bl	80020cc <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	d901      	bls.n	8002b0e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e026      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b0e:	4b06      	ldr	r3, [pc, #24]	; (8002b28 <HAL_RCC_OscConfig+0x4c4>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d1f0      	bne.n	8002afc <HAL_RCC_OscConfig+0x498>
 8002b1a:	e01e      	b.n	8002b5a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	69db      	ldr	r3, [r3, #28]
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d107      	bne.n	8002b34 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	e019      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
 8002b28:	40021000 	.word	0x40021000
 8002b2c:	40007000 	.word	0x40007000
 8002b30:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b34:	4b0b      	ldr	r3, [pc, #44]	; (8002b64 <HAL_RCC_OscConfig+0x500>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6a1b      	ldr	r3, [r3, #32]
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d106      	bne.n	8002b56 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d001      	beq.n	8002b5a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e000      	b.n	8002b5c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002b5a:	2300      	movs	r3, #0
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3718      	adds	r7, #24
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	40021000 	.word	0x40021000

08002b68 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
 8002b70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d101      	bne.n	8002b7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e0d0      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b7c:	4b6a      	ldr	r3, [pc, #424]	; (8002d28 <HAL_RCC_ClockConfig+0x1c0>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0307 	and.w	r3, r3, #7
 8002b84:	683a      	ldr	r2, [r7, #0]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d910      	bls.n	8002bac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b8a:	4b67      	ldr	r3, [pc, #412]	; (8002d28 <HAL_RCC_ClockConfig+0x1c0>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f023 0207 	bic.w	r2, r3, #7
 8002b92:	4965      	ldr	r1, [pc, #404]	; (8002d28 <HAL_RCC_ClockConfig+0x1c0>)
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	4313      	orrs	r3, r2
 8002b98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b9a:	4b63      	ldr	r3, [pc, #396]	; (8002d28 <HAL_RCC_ClockConfig+0x1c0>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0307 	and.w	r3, r3, #7
 8002ba2:	683a      	ldr	r2, [r7, #0]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d001      	beq.n	8002bac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e0b8      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f003 0302 	and.w	r3, r3, #2
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d020      	beq.n	8002bfa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0304 	and.w	r3, r3, #4
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d005      	beq.n	8002bd0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002bc4:	4b59      	ldr	r3, [pc, #356]	; (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	4a58      	ldr	r2, [pc, #352]	; (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002bca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002bce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 0308 	and.w	r3, r3, #8
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d005      	beq.n	8002be8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002bdc:	4b53      	ldr	r3, [pc, #332]	; (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	4a52      	ldr	r2, [pc, #328]	; (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002be2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002be6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002be8:	4b50      	ldr	r3, [pc, #320]	; (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	494d      	ldr	r1, [pc, #308]	; (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0301 	and.w	r3, r3, #1
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d040      	beq.n	8002c88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d107      	bne.n	8002c1e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c0e:	4b47      	ldr	r3, [pc, #284]	; (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d115      	bne.n	8002c46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e07f      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d107      	bne.n	8002c36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c26:	4b41      	ldr	r3, [pc, #260]	; (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d109      	bne.n	8002c46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e073      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c36:	4b3d      	ldr	r3, [pc, #244]	; (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 0302 	and.w	r3, r3, #2
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d101      	bne.n	8002c46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e06b      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c46:	4b39      	ldr	r3, [pc, #228]	; (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f023 0203 	bic.w	r2, r3, #3
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	4936      	ldr	r1, [pc, #216]	; (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002c54:	4313      	orrs	r3, r2
 8002c56:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c58:	f7ff fa38 	bl	80020cc <HAL_GetTick>
 8002c5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c5e:	e00a      	b.n	8002c76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c60:	f7ff fa34 	bl	80020cc <HAL_GetTick>
 8002c64:	4602      	mov	r2, r0
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	1ad3      	subs	r3, r2, r3
 8002c6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d901      	bls.n	8002c76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c72:	2303      	movs	r3, #3
 8002c74:	e053      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c76:	4b2d      	ldr	r3, [pc, #180]	; (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	f003 020c 	and.w	r2, r3, #12
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d1eb      	bne.n	8002c60 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c88:	4b27      	ldr	r3, [pc, #156]	; (8002d28 <HAL_RCC_ClockConfig+0x1c0>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 0307 	and.w	r3, r3, #7
 8002c90:	683a      	ldr	r2, [r7, #0]
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d210      	bcs.n	8002cb8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c96:	4b24      	ldr	r3, [pc, #144]	; (8002d28 <HAL_RCC_ClockConfig+0x1c0>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f023 0207 	bic.w	r2, r3, #7
 8002c9e:	4922      	ldr	r1, [pc, #136]	; (8002d28 <HAL_RCC_ClockConfig+0x1c0>)
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ca6:	4b20      	ldr	r3, [pc, #128]	; (8002d28 <HAL_RCC_ClockConfig+0x1c0>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 0307 	and.w	r3, r3, #7
 8002cae:	683a      	ldr	r2, [r7, #0]
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d001      	beq.n	8002cb8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e032      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0304 	and.w	r3, r3, #4
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d008      	beq.n	8002cd6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cc4:	4b19      	ldr	r3, [pc, #100]	; (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	4916      	ldr	r1, [pc, #88]	; (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0308 	and.w	r3, r3, #8
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d009      	beq.n	8002cf6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002ce2:	4b12      	ldr	r3, [pc, #72]	; (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	691b      	ldr	r3, [r3, #16]
 8002cee:	00db      	lsls	r3, r3, #3
 8002cf0:	490e      	ldr	r1, [pc, #56]	; (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002cf6:	f000 f821 	bl	8002d3c <HAL_RCC_GetSysClockFreq>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	4b0b      	ldr	r3, [pc, #44]	; (8002d2c <HAL_RCC_ClockConfig+0x1c4>)
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	091b      	lsrs	r3, r3, #4
 8002d02:	f003 030f 	and.w	r3, r3, #15
 8002d06:	490a      	ldr	r1, [pc, #40]	; (8002d30 <HAL_RCC_ClockConfig+0x1c8>)
 8002d08:	5ccb      	ldrb	r3, [r1, r3]
 8002d0a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d0e:	4a09      	ldr	r2, [pc, #36]	; (8002d34 <HAL_RCC_ClockConfig+0x1cc>)
 8002d10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002d12:	4b09      	ldr	r3, [pc, #36]	; (8002d38 <HAL_RCC_ClockConfig+0x1d0>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7ff f996 	bl	8002048 <HAL_InitTick>

  return HAL_OK;
 8002d1c:	2300      	movs	r3, #0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3710      	adds	r7, #16
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	40022000 	.word	0x40022000
 8002d2c:	40021000 	.word	0x40021000
 8002d30:	08004a78 	.word	0x08004a78
 8002d34:	20000038 	.word	0x20000038
 8002d38:	2000003c 	.word	0x2000003c

08002d3c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d3c:	b490      	push	{r4, r7}
 8002d3e:	b08a      	sub	sp, #40	; 0x28
 8002d40:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002d42:	4b29      	ldr	r3, [pc, #164]	; (8002de8 <HAL_RCC_GetSysClockFreq+0xac>)
 8002d44:	1d3c      	adds	r4, r7, #4
 8002d46:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002d4c:	f240 2301 	movw	r3, #513	; 0x201
 8002d50:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d52:	2300      	movs	r3, #0
 8002d54:	61fb      	str	r3, [r7, #28]
 8002d56:	2300      	movs	r3, #0
 8002d58:	61bb      	str	r3, [r7, #24]
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	627b      	str	r3, [r7, #36]	; 0x24
 8002d5e:	2300      	movs	r3, #0
 8002d60:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002d62:	2300      	movs	r3, #0
 8002d64:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002d66:	4b21      	ldr	r3, [pc, #132]	; (8002dec <HAL_RCC_GetSysClockFreq+0xb0>)
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	f003 030c 	and.w	r3, r3, #12
 8002d72:	2b04      	cmp	r3, #4
 8002d74:	d002      	beq.n	8002d7c <HAL_RCC_GetSysClockFreq+0x40>
 8002d76:	2b08      	cmp	r3, #8
 8002d78:	d003      	beq.n	8002d82 <HAL_RCC_GetSysClockFreq+0x46>
 8002d7a:	e02b      	b.n	8002dd4 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d7c:	4b1c      	ldr	r3, [pc, #112]	; (8002df0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002d7e:	623b      	str	r3, [r7, #32]
      break;
 8002d80:	e02b      	b.n	8002dda <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	0c9b      	lsrs	r3, r3, #18
 8002d86:	f003 030f 	and.w	r3, r3, #15
 8002d8a:	3328      	adds	r3, #40	; 0x28
 8002d8c:	443b      	add	r3, r7
 8002d8e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002d92:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d012      	beq.n	8002dc4 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d9e:	4b13      	ldr	r3, [pc, #76]	; (8002dec <HAL_RCC_GetSysClockFreq+0xb0>)
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	0c5b      	lsrs	r3, r3, #17
 8002da4:	f003 0301 	and.w	r3, r3, #1
 8002da8:	3328      	adds	r3, #40	; 0x28
 8002daa:	443b      	add	r3, r7
 8002dac:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002db0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	4a0e      	ldr	r2, [pc, #56]	; (8002df0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002db6:	fb03 f202 	mul.w	r2, r3, r2
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dc0:	627b      	str	r3, [r7, #36]	; 0x24
 8002dc2:	e004      	b.n	8002dce <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	4a0b      	ldr	r2, [pc, #44]	; (8002df4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002dc8:	fb02 f303 	mul.w	r3, r2, r3
 8002dcc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd0:	623b      	str	r3, [r7, #32]
      break;
 8002dd2:	e002      	b.n	8002dda <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002dd4:	4b06      	ldr	r3, [pc, #24]	; (8002df0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002dd6:	623b      	str	r3, [r7, #32]
      break;
 8002dd8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dda:	6a3b      	ldr	r3, [r7, #32]
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3728      	adds	r7, #40	; 0x28
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bc90      	pop	{r4, r7}
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	08004a68 	.word	0x08004a68
 8002dec:	40021000 	.word	0x40021000
 8002df0:	007a1200 	.word	0x007a1200
 8002df4:	003d0900 	.word	0x003d0900

08002df8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002dfc:	4b02      	ldr	r3, [pc, #8]	; (8002e08 <HAL_RCC_GetHCLKFreq+0x10>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bc80      	pop	{r7}
 8002e06:	4770      	bx	lr
 8002e08:	20000038 	.word	0x20000038

08002e0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e10:	f7ff fff2 	bl	8002df8 <HAL_RCC_GetHCLKFreq>
 8002e14:	4602      	mov	r2, r0
 8002e16:	4b05      	ldr	r3, [pc, #20]	; (8002e2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	0a1b      	lsrs	r3, r3, #8
 8002e1c:	f003 0307 	and.w	r3, r3, #7
 8002e20:	4903      	ldr	r1, [pc, #12]	; (8002e30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e22:	5ccb      	ldrb	r3, [r1, r3]
 8002e24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	40021000 	.word	0x40021000
 8002e30:	08004a88 	.word	0x08004a88

08002e34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e38:	f7ff ffde 	bl	8002df8 <HAL_RCC_GetHCLKFreq>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	4b05      	ldr	r3, [pc, #20]	; (8002e54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	0adb      	lsrs	r3, r3, #11
 8002e44:	f003 0307 	and.w	r3, r3, #7
 8002e48:	4903      	ldr	r1, [pc, #12]	; (8002e58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e4a:	5ccb      	ldrb	r3, [r1, r3]
 8002e4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	40021000 	.word	0x40021000
 8002e58:	08004a88 	.word	0x08004a88

08002e5c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b085      	sub	sp, #20
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002e64:	4b0a      	ldr	r3, [pc, #40]	; (8002e90 <RCC_Delay+0x34>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a0a      	ldr	r2, [pc, #40]	; (8002e94 <RCC_Delay+0x38>)
 8002e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e6e:	0a5b      	lsrs	r3, r3, #9
 8002e70:	687a      	ldr	r2, [r7, #4]
 8002e72:	fb02 f303 	mul.w	r3, r2, r3
 8002e76:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002e78:	bf00      	nop
  }
  while (Delay --);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	1e5a      	subs	r2, r3, #1
 8002e7e:	60fa      	str	r2, [r7, #12]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d1f9      	bne.n	8002e78 <RCC_Delay+0x1c>
}
 8002e84:	bf00      	nop
 8002e86:	bf00      	nop
 8002e88:	3714      	adds	r7, #20
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bc80      	pop	{r7}
 8002e8e:	4770      	bx	lr
 8002e90:	20000038 	.word	0x20000038
 8002e94:	10624dd3 	.word	0x10624dd3

08002e98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b082      	sub	sp, #8
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d101      	bne.n	8002eaa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e041      	b.n	8002f2e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d106      	bne.n	8002ec4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f7fe fdae 	bl	8001a20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2202      	movs	r2, #2
 8002ec8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	3304      	adds	r3, #4
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	4610      	mov	r0, r2
 8002ed8:	f000 fc28 	bl	800372c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2201      	movs	r2, #1
 8002f08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2201      	movs	r2, #1
 8002f18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2201      	movs	r2, #1
 8002f20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2201      	movs	r2, #1
 8002f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3708      	adds	r7, #8
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
	...

08002f38 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b085      	sub	sp, #20
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f46:	b2db      	uxtb	r3, r3
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d001      	beq.n	8002f50 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e03a      	b.n	8002fc6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2202      	movs	r2, #2
 8002f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	68da      	ldr	r2, [r3, #12]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f042 0201 	orr.w	r2, r2, #1
 8002f66:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a18      	ldr	r2, [pc, #96]	; (8002fd0 <HAL_TIM_Base_Start_IT+0x98>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d00e      	beq.n	8002f90 <HAL_TIM_Base_Start_IT+0x58>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f7a:	d009      	beq.n	8002f90 <HAL_TIM_Base_Start_IT+0x58>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a14      	ldr	r2, [pc, #80]	; (8002fd4 <HAL_TIM_Base_Start_IT+0x9c>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d004      	beq.n	8002f90 <HAL_TIM_Base_Start_IT+0x58>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a13      	ldr	r2, [pc, #76]	; (8002fd8 <HAL_TIM_Base_Start_IT+0xa0>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d111      	bne.n	8002fb4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	f003 0307 	and.w	r3, r3, #7
 8002f9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2b06      	cmp	r3, #6
 8002fa0:	d010      	beq.n	8002fc4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f042 0201 	orr.w	r2, r2, #1
 8002fb0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fb2:	e007      	b.n	8002fc4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f042 0201 	orr.w	r2, r2, #1
 8002fc2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3714      	adds	r7, #20
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bc80      	pop	{r7}
 8002fce:	4770      	bx	lr
 8002fd0:	40012c00 	.word	0x40012c00
 8002fd4:	40000400 	.word	0x40000400
 8002fd8:	40000800 	.word	0x40000800

08002fdc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d101      	bne.n	8002fee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e041      	b.n	8003072 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d106      	bne.n	8003008 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f000 f839 	bl	800307a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2202      	movs	r2, #2
 800300c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	3304      	adds	r3, #4
 8003018:	4619      	mov	r1, r3
 800301a:	4610      	mov	r0, r2
 800301c:	f000 fb86 	bl	800372c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2201      	movs	r2, #1
 8003024:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2201      	movs	r2, #1
 800302c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2201      	movs	r2, #1
 8003034:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2201      	movs	r2, #1
 800303c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2201      	movs	r2, #1
 8003044:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2201      	movs	r2, #1
 800304c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2201      	movs	r2, #1
 8003054:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2201      	movs	r2, #1
 800305c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2201      	movs	r2, #1
 8003064:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2201      	movs	r2, #1
 800306c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003070:	2300      	movs	r3, #0
}
 8003072:	4618      	mov	r0, r3
 8003074:	3708      	adds	r7, #8
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}

0800307a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800307a:	b480      	push	{r7}
 800307c:	b083      	sub	sp, #12
 800307e:	af00      	add	r7, sp, #0
 8003080:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003082:	bf00      	nop
 8003084:	370c      	adds	r7, #12
 8003086:	46bd      	mov	sp, r7
 8003088:	bc80      	pop	{r7}
 800308a:	4770      	bx	lr

0800308c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b084      	sub	sp, #16
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d109      	bne.n	80030b0 <HAL_TIM_PWM_Start+0x24>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	2b01      	cmp	r3, #1
 80030a6:	bf14      	ite	ne
 80030a8:	2301      	movne	r3, #1
 80030aa:	2300      	moveq	r3, #0
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	e022      	b.n	80030f6 <HAL_TIM_PWM_Start+0x6a>
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	2b04      	cmp	r3, #4
 80030b4:	d109      	bne.n	80030ca <HAL_TIM_PWM_Start+0x3e>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	2b01      	cmp	r3, #1
 80030c0:	bf14      	ite	ne
 80030c2:	2301      	movne	r3, #1
 80030c4:	2300      	moveq	r3, #0
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	e015      	b.n	80030f6 <HAL_TIM_PWM_Start+0x6a>
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	2b08      	cmp	r3, #8
 80030ce:	d109      	bne.n	80030e4 <HAL_TIM_PWM_Start+0x58>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80030d6:	b2db      	uxtb	r3, r3
 80030d8:	2b01      	cmp	r3, #1
 80030da:	bf14      	ite	ne
 80030dc:	2301      	movne	r3, #1
 80030de:	2300      	moveq	r3, #0
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	e008      	b.n	80030f6 <HAL_TIM_PWM_Start+0x6a>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	bf14      	ite	ne
 80030f0:	2301      	movne	r3, #1
 80030f2:	2300      	moveq	r3, #0
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d001      	beq.n	80030fe <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e05e      	b.n	80031bc <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d104      	bne.n	800310e <HAL_TIM_PWM_Start+0x82>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2202      	movs	r2, #2
 8003108:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800310c:	e013      	b.n	8003136 <HAL_TIM_PWM_Start+0xaa>
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	2b04      	cmp	r3, #4
 8003112:	d104      	bne.n	800311e <HAL_TIM_PWM_Start+0x92>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2202      	movs	r2, #2
 8003118:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800311c:	e00b      	b.n	8003136 <HAL_TIM_PWM_Start+0xaa>
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	2b08      	cmp	r3, #8
 8003122:	d104      	bne.n	800312e <HAL_TIM_PWM_Start+0xa2>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2202      	movs	r2, #2
 8003128:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800312c:	e003      	b.n	8003136 <HAL_TIM_PWM_Start+0xaa>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2202      	movs	r2, #2
 8003132:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	2201      	movs	r2, #1
 800313c:	6839      	ldr	r1, [r7, #0]
 800313e:	4618      	mov	r0, r3
 8003140:	f000 fd74 	bl	8003c2c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a1e      	ldr	r2, [pc, #120]	; (80031c4 <HAL_TIM_PWM_Start+0x138>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d107      	bne.n	800315e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800315c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a18      	ldr	r2, [pc, #96]	; (80031c4 <HAL_TIM_PWM_Start+0x138>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d00e      	beq.n	8003186 <HAL_TIM_PWM_Start+0xfa>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003170:	d009      	beq.n	8003186 <HAL_TIM_PWM_Start+0xfa>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a14      	ldr	r2, [pc, #80]	; (80031c8 <HAL_TIM_PWM_Start+0x13c>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d004      	beq.n	8003186 <HAL_TIM_PWM_Start+0xfa>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a12      	ldr	r2, [pc, #72]	; (80031cc <HAL_TIM_PWM_Start+0x140>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d111      	bne.n	80031aa <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	f003 0307 	and.w	r3, r3, #7
 8003190:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2b06      	cmp	r3, #6
 8003196:	d010      	beq.n	80031ba <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f042 0201 	orr.w	r2, r2, #1
 80031a6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031a8:	e007      	b.n	80031ba <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f042 0201 	orr.w	r2, r2, #1
 80031b8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80031ba:	2300      	movs	r3, #0
}
 80031bc:	4618      	mov	r0, r3
 80031be:	3710      	adds	r7, #16
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	40012c00 	.word	0x40012c00
 80031c8:	40000400 	.word	0x40000400
 80031cc:	40000800 	.word	0x40000800

080031d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	691b      	ldr	r3, [r3, #16]
 80031de:	f003 0302 	and.w	r3, r3, #2
 80031e2:	2b02      	cmp	r3, #2
 80031e4:	d122      	bne.n	800322c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	68db      	ldr	r3, [r3, #12]
 80031ec:	f003 0302 	and.w	r3, r3, #2
 80031f0:	2b02      	cmp	r3, #2
 80031f2:	d11b      	bne.n	800322c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f06f 0202 	mvn.w	r2, #2
 80031fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2201      	movs	r2, #1
 8003202:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	699b      	ldr	r3, [r3, #24]
 800320a:	f003 0303 	and.w	r3, r3, #3
 800320e:	2b00      	cmp	r3, #0
 8003210:	d003      	beq.n	800321a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	f000 fa6f 	bl	80036f6 <HAL_TIM_IC_CaptureCallback>
 8003218:	e005      	b.n	8003226 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f000 fa62 	bl	80036e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003220:	6878      	ldr	r0, [r7, #4]
 8003222:	f000 fa71 	bl	8003708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	691b      	ldr	r3, [r3, #16]
 8003232:	f003 0304 	and.w	r3, r3, #4
 8003236:	2b04      	cmp	r3, #4
 8003238:	d122      	bne.n	8003280 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	68db      	ldr	r3, [r3, #12]
 8003240:	f003 0304 	and.w	r3, r3, #4
 8003244:	2b04      	cmp	r3, #4
 8003246:	d11b      	bne.n	8003280 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f06f 0204 	mvn.w	r2, #4
 8003250:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2202      	movs	r2, #2
 8003256:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	699b      	ldr	r3, [r3, #24]
 800325e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003262:	2b00      	cmp	r3, #0
 8003264:	d003      	beq.n	800326e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f000 fa45 	bl	80036f6 <HAL_TIM_IC_CaptureCallback>
 800326c:	e005      	b.n	800327a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	f000 fa38 	bl	80036e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	f000 fa47 	bl	8003708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	691b      	ldr	r3, [r3, #16]
 8003286:	f003 0308 	and.w	r3, r3, #8
 800328a:	2b08      	cmp	r3, #8
 800328c:	d122      	bne.n	80032d4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	f003 0308 	and.w	r3, r3, #8
 8003298:	2b08      	cmp	r3, #8
 800329a:	d11b      	bne.n	80032d4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f06f 0208 	mvn.w	r2, #8
 80032a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2204      	movs	r2, #4
 80032aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	69db      	ldr	r3, [r3, #28]
 80032b2:	f003 0303 	and.w	r3, r3, #3
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d003      	beq.n	80032c2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032ba:	6878      	ldr	r0, [r7, #4]
 80032bc:	f000 fa1b 	bl	80036f6 <HAL_TIM_IC_CaptureCallback>
 80032c0:	e005      	b.n	80032ce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f000 fa0e 	bl	80036e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032c8:	6878      	ldr	r0, [r7, #4]
 80032ca:	f000 fa1d 	bl	8003708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	691b      	ldr	r3, [r3, #16]
 80032da:	f003 0310 	and.w	r3, r3, #16
 80032de:	2b10      	cmp	r3, #16
 80032e0:	d122      	bne.n	8003328 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	f003 0310 	and.w	r3, r3, #16
 80032ec:	2b10      	cmp	r3, #16
 80032ee:	d11b      	bne.n	8003328 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f06f 0210 	mvn.w	r2, #16
 80032f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2208      	movs	r2, #8
 80032fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	69db      	ldr	r3, [r3, #28]
 8003306:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800330a:	2b00      	cmp	r3, #0
 800330c:	d003      	beq.n	8003316 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	f000 f9f1 	bl	80036f6 <HAL_TIM_IC_CaptureCallback>
 8003314:	e005      	b.n	8003322 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f000 f9e4 	bl	80036e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800331c:	6878      	ldr	r0, [r7, #4]
 800331e:	f000 f9f3 	bl	8003708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	691b      	ldr	r3, [r3, #16]
 800332e:	f003 0301 	and.w	r3, r3, #1
 8003332:	2b01      	cmp	r3, #1
 8003334:	d10e      	bne.n	8003354 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	68db      	ldr	r3, [r3, #12]
 800333c:	f003 0301 	and.w	r3, r3, #1
 8003340:	2b01      	cmp	r3, #1
 8003342:	d107      	bne.n	8003354 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f06f 0201 	mvn.w	r2, #1
 800334c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f7fe fa78 	bl	8001844 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	691b      	ldr	r3, [r3, #16]
 800335a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800335e:	2b80      	cmp	r3, #128	; 0x80
 8003360:	d10e      	bne.n	8003380 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800336c:	2b80      	cmp	r3, #128	; 0x80
 800336e:	d107      	bne.n	8003380 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003378:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f000 fce1 	bl	8003d42 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	691b      	ldr	r3, [r3, #16]
 8003386:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800338a:	2b40      	cmp	r3, #64	; 0x40
 800338c:	d10e      	bne.n	80033ac <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003398:	2b40      	cmp	r3, #64	; 0x40
 800339a:	d107      	bne.n	80033ac <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80033a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f000 f9b7 	bl	800371a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	691b      	ldr	r3, [r3, #16]
 80033b2:	f003 0320 	and.w	r3, r3, #32
 80033b6:	2b20      	cmp	r3, #32
 80033b8:	d10e      	bne.n	80033d8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	f003 0320 	and.w	r3, r3, #32
 80033c4:	2b20      	cmp	r3, #32
 80033c6:	d107      	bne.n	80033d8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f06f 0220 	mvn.w	r2, #32
 80033d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f000 fcac 	bl	8003d30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80033d8:	bf00      	nop
 80033da:	3708      	adds	r7, #8
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}

080033e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b084      	sub	sp, #16
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	60f8      	str	r0, [r7, #12]
 80033e8:	60b9      	str	r1, [r7, #8]
 80033ea:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d101      	bne.n	80033fa <HAL_TIM_PWM_ConfigChannel+0x1a>
 80033f6:	2302      	movs	r3, #2
 80033f8:	e0ac      	b.n	8003554 <HAL_TIM_PWM_ConfigChannel+0x174>
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2201      	movs	r2, #1
 80033fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2b0c      	cmp	r3, #12
 8003406:	f200 809f 	bhi.w	8003548 <HAL_TIM_PWM_ConfigChannel+0x168>
 800340a:	a201      	add	r2, pc, #4	; (adr r2, 8003410 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800340c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003410:	08003445 	.word	0x08003445
 8003414:	08003549 	.word	0x08003549
 8003418:	08003549 	.word	0x08003549
 800341c:	08003549 	.word	0x08003549
 8003420:	08003485 	.word	0x08003485
 8003424:	08003549 	.word	0x08003549
 8003428:	08003549 	.word	0x08003549
 800342c:	08003549 	.word	0x08003549
 8003430:	080034c7 	.word	0x080034c7
 8003434:	08003549 	.word	0x08003549
 8003438:	08003549 	.word	0x08003549
 800343c:	08003549 	.word	0x08003549
 8003440:	08003507 	.word	0x08003507
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	68b9      	ldr	r1, [r7, #8]
 800344a:	4618      	mov	r0, r3
 800344c:	f000 f9d0 	bl	80037f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	699a      	ldr	r2, [r3, #24]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f042 0208 	orr.w	r2, r2, #8
 800345e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	699a      	ldr	r2, [r3, #24]
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f022 0204 	bic.w	r2, r2, #4
 800346e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	6999      	ldr	r1, [r3, #24]
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	691a      	ldr	r2, [r3, #16]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	430a      	orrs	r2, r1
 8003480:	619a      	str	r2, [r3, #24]
      break;
 8003482:	e062      	b.n	800354a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	68b9      	ldr	r1, [r7, #8]
 800348a:	4618      	mov	r0, r3
 800348c:	f000 fa16 	bl	80038bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	699a      	ldr	r2, [r3, #24]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800349e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	699a      	ldr	r2, [r3, #24]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	6999      	ldr	r1, [r3, #24]
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	691b      	ldr	r3, [r3, #16]
 80034ba:	021a      	lsls	r2, r3, #8
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	430a      	orrs	r2, r1
 80034c2:	619a      	str	r2, [r3, #24]
      break;
 80034c4:	e041      	b.n	800354a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	68b9      	ldr	r1, [r7, #8]
 80034cc:	4618      	mov	r0, r3
 80034ce:	f000 fa5f 	bl	8003990 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	69da      	ldr	r2, [r3, #28]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f042 0208 	orr.w	r2, r2, #8
 80034e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	69da      	ldr	r2, [r3, #28]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f022 0204 	bic.w	r2, r2, #4
 80034f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	69d9      	ldr	r1, [r3, #28]
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	691a      	ldr	r2, [r3, #16]
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	430a      	orrs	r2, r1
 8003502:	61da      	str	r2, [r3, #28]
      break;
 8003504:	e021      	b.n	800354a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	68b9      	ldr	r1, [r7, #8]
 800350c:	4618      	mov	r0, r3
 800350e:	f000 faa9 	bl	8003a64 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	69da      	ldr	r2, [r3, #28]
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003520:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	69da      	ldr	r2, [r3, #28]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003530:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	69d9      	ldr	r1, [r3, #28]
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	691b      	ldr	r3, [r3, #16]
 800353c:	021a      	lsls	r2, r3, #8
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	430a      	orrs	r2, r1
 8003544:	61da      	str	r2, [r3, #28]
      break;
 8003546:	e000      	b.n	800354a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003548:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2200      	movs	r2, #0
 800354e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003552:	2300      	movs	r3, #0
}
 8003554:	4618      	mov	r0, r3
 8003556:	3710      	adds	r7, #16
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
 8003564:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800356c:	2b01      	cmp	r3, #1
 800356e:	d101      	bne.n	8003574 <HAL_TIM_ConfigClockSource+0x18>
 8003570:	2302      	movs	r3, #2
 8003572:	e0b3      	b.n	80036dc <HAL_TIM_ConfigClockSource+0x180>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2201      	movs	r2, #1
 8003578:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2202      	movs	r2, #2
 8003580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003592:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800359a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	68fa      	ldr	r2, [r7, #12]
 80035a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035ac:	d03e      	beq.n	800362c <HAL_TIM_ConfigClockSource+0xd0>
 80035ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035b2:	f200 8087 	bhi.w	80036c4 <HAL_TIM_ConfigClockSource+0x168>
 80035b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035ba:	f000 8085 	beq.w	80036c8 <HAL_TIM_ConfigClockSource+0x16c>
 80035be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035c2:	d87f      	bhi.n	80036c4 <HAL_TIM_ConfigClockSource+0x168>
 80035c4:	2b70      	cmp	r3, #112	; 0x70
 80035c6:	d01a      	beq.n	80035fe <HAL_TIM_ConfigClockSource+0xa2>
 80035c8:	2b70      	cmp	r3, #112	; 0x70
 80035ca:	d87b      	bhi.n	80036c4 <HAL_TIM_ConfigClockSource+0x168>
 80035cc:	2b60      	cmp	r3, #96	; 0x60
 80035ce:	d050      	beq.n	8003672 <HAL_TIM_ConfigClockSource+0x116>
 80035d0:	2b60      	cmp	r3, #96	; 0x60
 80035d2:	d877      	bhi.n	80036c4 <HAL_TIM_ConfigClockSource+0x168>
 80035d4:	2b50      	cmp	r3, #80	; 0x50
 80035d6:	d03c      	beq.n	8003652 <HAL_TIM_ConfigClockSource+0xf6>
 80035d8:	2b50      	cmp	r3, #80	; 0x50
 80035da:	d873      	bhi.n	80036c4 <HAL_TIM_ConfigClockSource+0x168>
 80035dc:	2b40      	cmp	r3, #64	; 0x40
 80035de:	d058      	beq.n	8003692 <HAL_TIM_ConfigClockSource+0x136>
 80035e0:	2b40      	cmp	r3, #64	; 0x40
 80035e2:	d86f      	bhi.n	80036c4 <HAL_TIM_ConfigClockSource+0x168>
 80035e4:	2b30      	cmp	r3, #48	; 0x30
 80035e6:	d064      	beq.n	80036b2 <HAL_TIM_ConfigClockSource+0x156>
 80035e8:	2b30      	cmp	r3, #48	; 0x30
 80035ea:	d86b      	bhi.n	80036c4 <HAL_TIM_ConfigClockSource+0x168>
 80035ec:	2b20      	cmp	r3, #32
 80035ee:	d060      	beq.n	80036b2 <HAL_TIM_ConfigClockSource+0x156>
 80035f0:	2b20      	cmp	r3, #32
 80035f2:	d867      	bhi.n	80036c4 <HAL_TIM_ConfigClockSource+0x168>
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d05c      	beq.n	80036b2 <HAL_TIM_ConfigClockSource+0x156>
 80035f8:	2b10      	cmp	r3, #16
 80035fa:	d05a      	beq.n	80036b2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80035fc:	e062      	b.n	80036c4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6818      	ldr	r0, [r3, #0]
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	6899      	ldr	r1, [r3, #8]
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	685a      	ldr	r2, [r3, #4]
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	68db      	ldr	r3, [r3, #12]
 800360e:	f000 faee 	bl	8003bee <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003620:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	68fa      	ldr	r2, [r7, #12]
 8003628:	609a      	str	r2, [r3, #8]
      break;
 800362a:	e04e      	b.n	80036ca <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6818      	ldr	r0, [r3, #0]
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	6899      	ldr	r1, [r3, #8]
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	685a      	ldr	r2, [r3, #4]
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	f000 fad7 	bl	8003bee <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	689a      	ldr	r2, [r3, #8]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800364e:	609a      	str	r2, [r3, #8]
      break;
 8003650:	e03b      	b.n	80036ca <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6818      	ldr	r0, [r3, #0]
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	6859      	ldr	r1, [r3, #4]
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	461a      	mov	r2, r3
 8003660:	f000 fa4e 	bl	8003b00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	2150      	movs	r1, #80	; 0x50
 800366a:	4618      	mov	r0, r3
 800366c:	f000 faa5 	bl	8003bba <TIM_ITRx_SetConfig>
      break;
 8003670:	e02b      	b.n	80036ca <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6818      	ldr	r0, [r3, #0]
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	6859      	ldr	r1, [r3, #4]
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	68db      	ldr	r3, [r3, #12]
 800367e:	461a      	mov	r2, r3
 8003680:	f000 fa6c 	bl	8003b5c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	2160      	movs	r1, #96	; 0x60
 800368a:	4618      	mov	r0, r3
 800368c:	f000 fa95 	bl	8003bba <TIM_ITRx_SetConfig>
      break;
 8003690:	e01b      	b.n	80036ca <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6818      	ldr	r0, [r3, #0]
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	6859      	ldr	r1, [r3, #4]
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	68db      	ldr	r3, [r3, #12]
 800369e:	461a      	mov	r2, r3
 80036a0:	f000 fa2e 	bl	8003b00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2140      	movs	r1, #64	; 0x40
 80036aa:	4618      	mov	r0, r3
 80036ac:	f000 fa85 	bl	8003bba <TIM_ITRx_SetConfig>
      break;
 80036b0:	e00b      	b.n	80036ca <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4619      	mov	r1, r3
 80036bc:	4610      	mov	r0, r2
 80036be:	f000 fa7c 	bl	8003bba <TIM_ITRx_SetConfig>
        break;
 80036c2:	e002      	b.n	80036ca <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80036c4:	bf00      	nop
 80036c6:	e000      	b.n	80036ca <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80036c8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2201      	movs	r2, #1
 80036ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80036da:	2300      	movs	r3, #0
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3710      	adds	r7, #16
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}

080036e4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80036ec:	bf00      	nop
 80036ee:	370c      	adds	r7, #12
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bc80      	pop	{r7}
 80036f4:	4770      	bx	lr

080036f6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80036f6:	b480      	push	{r7}
 80036f8:	b083      	sub	sp, #12
 80036fa:	af00      	add	r7, sp, #0
 80036fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80036fe:	bf00      	nop
 8003700:	370c      	adds	r7, #12
 8003702:	46bd      	mov	sp, r7
 8003704:	bc80      	pop	{r7}
 8003706:	4770      	bx	lr

08003708 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003708:	b480      	push	{r7}
 800370a:	b083      	sub	sp, #12
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003710:	bf00      	nop
 8003712:	370c      	adds	r7, #12
 8003714:	46bd      	mov	sp, r7
 8003716:	bc80      	pop	{r7}
 8003718:	4770      	bx	lr

0800371a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800371a:	b480      	push	{r7}
 800371c:	b083      	sub	sp, #12
 800371e:	af00      	add	r7, sp, #0
 8003720:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003722:	bf00      	nop
 8003724:	370c      	adds	r7, #12
 8003726:	46bd      	mov	sp, r7
 8003728:	bc80      	pop	{r7}
 800372a:	4770      	bx	lr

0800372c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800372c:	b480      	push	{r7}
 800372e:	b085      	sub	sp, #20
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
 8003734:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	4a29      	ldr	r2, [pc, #164]	; (80037e4 <TIM_Base_SetConfig+0xb8>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d00b      	beq.n	800375c <TIM_Base_SetConfig+0x30>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800374a:	d007      	beq.n	800375c <TIM_Base_SetConfig+0x30>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	4a26      	ldr	r2, [pc, #152]	; (80037e8 <TIM_Base_SetConfig+0xbc>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d003      	beq.n	800375c <TIM_Base_SetConfig+0x30>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	4a25      	ldr	r2, [pc, #148]	; (80037ec <TIM_Base_SetConfig+0xc0>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d108      	bne.n	800376e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003762:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	68fa      	ldr	r2, [r7, #12]
 800376a:	4313      	orrs	r3, r2
 800376c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	4a1c      	ldr	r2, [pc, #112]	; (80037e4 <TIM_Base_SetConfig+0xb8>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d00b      	beq.n	800378e <TIM_Base_SetConfig+0x62>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800377c:	d007      	beq.n	800378e <TIM_Base_SetConfig+0x62>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	4a19      	ldr	r2, [pc, #100]	; (80037e8 <TIM_Base_SetConfig+0xbc>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d003      	beq.n	800378e <TIM_Base_SetConfig+0x62>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	4a18      	ldr	r2, [pc, #96]	; (80037ec <TIM_Base_SetConfig+0xc0>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d108      	bne.n	80037a0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003794:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	68fa      	ldr	r2, [r7, #12]
 800379c:	4313      	orrs	r3, r2
 800379e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	695b      	ldr	r3, [r3, #20]
 80037aa:	4313      	orrs	r3, r2
 80037ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	68fa      	ldr	r2, [r7, #12]
 80037b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	689a      	ldr	r2, [r3, #8]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	4a07      	ldr	r2, [pc, #28]	; (80037e4 <TIM_Base_SetConfig+0xb8>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d103      	bne.n	80037d4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	691a      	ldr	r2, [r3, #16]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2201      	movs	r2, #1
 80037d8:	615a      	str	r2, [r3, #20]
}
 80037da:	bf00      	nop
 80037dc:	3714      	adds	r7, #20
 80037de:	46bd      	mov	sp, r7
 80037e0:	bc80      	pop	{r7}
 80037e2:	4770      	bx	lr
 80037e4:	40012c00 	.word	0x40012c00
 80037e8:	40000400 	.word	0x40000400
 80037ec:	40000800 	.word	0x40000800

080037f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b087      	sub	sp, #28
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
 80037f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6a1b      	ldr	r3, [r3, #32]
 80037fe:	f023 0201 	bic.w	r2, r3, #1
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a1b      	ldr	r3, [r3, #32]
 800380a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	699b      	ldr	r3, [r3, #24]
 8003816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800381e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f023 0303 	bic.w	r3, r3, #3
 8003826:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	68fa      	ldr	r2, [r7, #12]
 800382e:	4313      	orrs	r3, r2
 8003830:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	f023 0302 	bic.w	r3, r3, #2
 8003838:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	697a      	ldr	r2, [r7, #20]
 8003840:	4313      	orrs	r3, r2
 8003842:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	4a1c      	ldr	r2, [pc, #112]	; (80038b8 <TIM_OC1_SetConfig+0xc8>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d10c      	bne.n	8003866 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	f023 0308 	bic.w	r3, r3, #8
 8003852:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	68db      	ldr	r3, [r3, #12]
 8003858:	697a      	ldr	r2, [r7, #20]
 800385a:	4313      	orrs	r3, r2
 800385c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	f023 0304 	bic.w	r3, r3, #4
 8003864:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4a13      	ldr	r2, [pc, #76]	; (80038b8 <TIM_OC1_SetConfig+0xc8>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d111      	bne.n	8003892 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003874:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800387c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	695b      	ldr	r3, [r3, #20]
 8003882:	693a      	ldr	r2, [r7, #16]
 8003884:	4313      	orrs	r3, r2
 8003886:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	699b      	ldr	r3, [r3, #24]
 800388c:	693a      	ldr	r2, [r7, #16]
 800388e:	4313      	orrs	r3, r2
 8003890:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	693a      	ldr	r2, [r7, #16]
 8003896:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	68fa      	ldr	r2, [r7, #12]
 800389c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	685a      	ldr	r2, [r3, #4]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	697a      	ldr	r2, [r7, #20]
 80038aa:	621a      	str	r2, [r3, #32]
}
 80038ac:	bf00      	nop
 80038ae:	371c      	adds	r7, #28
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bc80      	pop	{r7}
 80038b4:	4770      	bx	lr
 80038b6:	bf00      	nop
 80038b8:	40012c00 	.word	0x40012c00

080038bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80038bc:	b480      	push	{r7}
 80038be:	b087      	sub	sp, #28
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6a1b      	ldr	r3, [r3, #32]
 80038ca:	f023 0210 	bic.w	r2, r3, #16
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6a1b      	ldr	r3, [r3, #32]
 80038d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	699b      	ldr	r3, [r3, #24]
 80038e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	021b      	lsls	r3, r3, #8
 80038fa:	68fa      	ldr	r2, [r7, #12]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	f023 0320 	bic.w	r3, r3, #32
 8003906:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	011b      	lsls	r3, r3, #4
 800390e:	697a      	ldr	r2, [r7, #20]
 8003910:	4313      	orrs	r3, r2
 8003912:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	4a1d      	ldr	r2, [pc, #116]	; (800398c <TIM_OC2_SetConfig+0xd0>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d10d      	bne.n	8003938 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800391c:	697b      	ldr	r3, [r7, #20]
 800391e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003922:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	011b      	lsls	r3, r3, #4
 800392a:	697a      	ldr	r2, [r7, #20]
 800392c:	4313      	orrs	r3, r2
 800392e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003936:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	4a14      	ldr	r2, [pc, #80]	; (800398c <TIM_OC2_SetConfig+0xd0>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d113      	bne.n	8003968 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003946:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800394e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	695b      	ldr	r3, [r3, #20]
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	693a      	ldr	r2, [r7, #16]
 8003958:	4313      	orrs	r3, r2
 800395a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	699b      	ldr	r3, [r3, #24]
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	693a      	ldr	r2, [r7, #16]
 8003964:	4313      	orrs	r3, r2
 8003966:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	693a      	ldr	r2, [r7, #16]
 800396c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	68fa      	ldr	r2, [r7, #12]
 8003972:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	685a      	ldr	r2, [r3, #4]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	697a      	ldr	r2, [r7, #20]
 8003980:	621a      	str	r2, [r3, #32]
}
 8003982:	bf00      	nop
 8003984:	371c      	adds	r7, #28
 8003986:	46bd      	mov	sp, r7
 8003988:	bc80      	pop	{r7}
 800398a:	4770      	bx	lr
 800398c:	40012c00 	.word	0x40012c00

08003990 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003990:	b480      	push	{r7}
 8003992:	b087      	sub	sp, #28
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
 8003998:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a1b      	ldr	r3, [r3, #32]
 800399e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6a1b      	ldr	r3, [r3, #32]
 80039aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	69db      	ldr	r3, [r3, #28]
 80039b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f023 0303 	bic.w	r3, r3, #3
 80039c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	68fa      	ldr	r2, [r7, #12]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80039d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	021b      	lsls	r3, r3, #8
 80039e0:	697a      	ldr	r2, [r7, #20]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	4a1d      	ldr	r2, [pc, #116]	; (8003a60 <TIM_OC3_SetConfig+0xd0>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d10d      	bne.n	8003a0a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80039f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	68db      	ldr	r3, [r3, #12]
 80039fa:	021b      	lsls	r3, r3, #8
 80039fc:	697a      	ldr	r2, [r7, #20]
 80039fe:	4313      	orrs	r3, r2
 8003a00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003a02:	697b      	ldr	r3, [r7, #20]
 8003a04:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003a08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	4a14      	ldr	r2, [pc, #80]	; (8003a60 <TIM_OC3_SetConfig+0xd0>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d113      	bne.n	8003a3a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003a18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	695b      	ldr	r3, [r3, #20]
 8003a26:	011b      	lsls	r3, r3, #4
 8003a28:	693a      	ldr	r2, [r7, #16]
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	699b      	ldr	r3, [r3, #24]
 8003a32:	011b      	lsls	r3, r3, #4
 8003a34:	693a      	ldr	r2, [r7, #16]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	693a      	ldr	r2, [r7, #16]
 8003a3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	68fa      	ldr	r2, [r7, #12]
 8003a44:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	685a      	ldr	r2, [r3, #4]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	697a      	ldr	r2, [r7, #20]
 8003a52:	621a      	str	r2, [r3, #32]
}
 8003a54:	bf00      	nop
 8003a56:	371c      	adds	r7, #28
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bc80      	pop	{r7}
 8003a5c:	4770      	bx	lr
 8003a5e:	bf00      	nop
 8003a60:	40012c00 	.word	0x40012c00

08003a64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b087      	sub	sp, #28
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6a1b      	ldr	r3, [r3, #32]
 8003a72:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6a1b      	ldr	r3, [r3, #32]
 8003a7e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	69db      	ldr	r3, [r3, #28]
 8003a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	021b      	lsls	r3, r3, #8
 8003aa2:	68fa      	ldr	r2, [r7, #12]
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003aae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	031b      	lsls	r3, r3, #12
 8003ab6:	693a      	ldr	r2, [r7, #16]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	4a0f      	ldr	r2, [pc, #60]	; (8003afc <TIM_OC4_SetConfig+0x98>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d109      	bne.n	8003ad8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003aca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	695b      	ldr	r3, [r3, #20]
 8003ad0:	019b      	lsls	r3, r3, #6
 8003ad2:	697a      	ldr	r2, [r7, #20]
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	697a      	ldr	r2, [r7, #20]
 8003adc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	68fa      	ldr	r2, [r7, #12]
 8003ae2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	685a      	ldr	r2, [r3, #4]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	693a      	ldr	r2, [r7, #16]
 8003af0:	621a      	str	r2, [r3, #32]
}
 8003af2:	bf00      	nop
 8003af4:	371c      	adds	r7, #28
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bc80      	pop	{r7}
 8003afa:	4770      	bx	lr
 8003afc:	40012c00 	.word	0x40012c00

08003b00 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b087      	sub	sp, #28
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	60f8      	str	r0, [r7, #12]
 8003b08:	60b9      	str	r1, [r7, #8]
 8003b0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6a1b      	ldr	r3, [r3, #32]
 8003b10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6a1b      	ldr	r3, [r3, #32]
 8003b16:	f023 0201 	bic.w	r2, r3, #1
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	699b      	ldr	r3, [r3, #24]
 8003b22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003b2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	011b      	lsls	r3, r3, #4
 8003b30:	693a      	ldr	r2, [r7, #16]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	f023 030a 	bic.w	r3, r3, #10
 8003b3c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003b3e:	697a      	ldr	r2, [r7, #20]
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	693a      	ldr	r2, [r7, #16]
 8003b4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	697a      	ldr	r2, [r7, #20]
 8003b50:	621a      	str	r2, [r3, #32]
}
 8003b52:	bf00      	nop
 8003b54:	371c      	adds	r7, #28
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bc80      	pop	{r7}
 8003b5a:	4770      	bx	lr

08003b5c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b087      	sub	sp, #28
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	60f8      	str	r0, [r7, #12]
 8003b64:	60b9      	str	r1, [r7, #8]
 8003b66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6a1b      	ldr	r3, [r3, #32]
 8003b6c:	f023 0210 	bic.w	r2, r3, #16
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	699b      	ldr	r3, [r3, #24]
 8003b78:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	6a1b      	ldr	r3, [r3, #32]
 8003b7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003b86:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	031b      	lsls	r3, r3, #12
 8003b8c:	697a      	ldr	r2, [r7, #20]
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003b98:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	011b      	lsls	r3, r3, #4
 8003b9e:	693a      	ldr	r2, [r7, #16]
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	697a      	ldr	r2, [r7, #20]
 8003ba8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	693a      	ldr	r2, [r7, #16]
 8003bae:	621a      	str	r2, [r3, #32]
}
 8003bb0:	bf00      	nop
 8003bb2:	371c      	adds	r7, #28
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bc80      	pop	{r7}
 8003bb8:	4770      	bx	lr

08003bba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003bba:	b480      	push	{r7}
 8003bbc:	b085      	sub	sp, #20
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	6078      	str	r0, [r7, #4]
 8003bc2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bd0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003bd2:	683a      	ldr	r2, [r7, #0]
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	f043 0307 	orr.w	r3, r3, #7
 8003bdc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	68fa      	ldr	r2, [r7, #12]
 8003be2:	609a      	str	r2, [r3, #8]
}
 8003be4:	bf00      	nop
 8003be6:	3714      	adds	r7, #20
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bc80      	pop	{r7}
 8003bec:	4770      	bx	lr

08003bee <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003bee:	b480      	push	{r7}
 8003bf0:	b087      	sub	sp, #28
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	60f8      	str	r0, [r7, #12]
 8003bf6:	60b9      	str	r1, [r7, #8]
 8003bf8:	607a      	str	r2, [r7, #4]
 8003bfa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003c08:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	021a      	lsls	r2, r3, #8
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	431a      	orrs	r2, r3
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	4313      	orrs	r3, r2
 8003c16:	697a      	ldr	r2, [r7, #20]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	697a      	ldr	r2, [r7, #20]
 8003c20:	609a      	str	r2, [r3, #8]
}
 8003c22:	bf00      	nop
 8003c24:	371c      	adds	r7, #28
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bc80      	pop	{r7}
 8003c2a:	4770      	bx	lr

08003c2c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b087      	sub	sp, #28
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	60f8      	str	r0, [r7, #12]
 8003c34:	60b9      	str	r1, [r7, #8]
 8003c36:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	f003 031f 	and.w	r3, r3, #31
 8003c3e:	2201      	movs	r2, #1
 8003c40:	fa02 f303 	lsl.w	r3, r2, r3
 8003c44:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	6a1a      	ldr	r2, [r3, #32]
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	43db      	mvns	r3, r3
 8003c4e:	401a      	ands	r2, r3
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6a1a      	ldr	r2, [r3, #32]
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	f003 031f 	and.w	r3, r3, #31
 8003c5e:	6879      	ldr	r1, [r7, #4]
 8003c60:	fa01 f303 	lsl.w	r3, r1, r3
 8003c64:	431a      	orrs	r2, r3
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	621a      	str	r2, [r3, #32]
}
 8003c6a:	bf00      	nop
 8003c6c:	371c      	adds	r7, #28
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bc80      	pop	{r7}
 8003c72:	4770      	bx	lr

08003c74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b085      	sub	sp, #20
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d101      	bne.n	8003c8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c88:	2302      	movs	r3, #2
 8003c8a:	e046      	b.n	8003d1a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2201      	movs	r2, #1
 8003c90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2202      	movs	r2, #2
 8003c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cb2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	68fa      	ldr	r2, [r7, #12]
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	68fa      	ldr	r2, [r7, #12]
 8003cc4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a16      	ldr	r2, [pc, #88]	; (8003d24 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d00e      	beq.n	8003cee <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cd8:	d009      	beq.n	8003cee <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a12      	ldr	r2, [pc, #72]	; (8003d28 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d004      	beq.n	8003cee <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a10      	ldr	r2, [pc, #64]	; (8003d2c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d10c      	bne.n	8003d08 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003cf4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	68ba      	ldr	r2, [r7, #8]
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	68ba      	ldr	r2, [r7, #8]
 8003d06:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2200      	movs	r2, #0
 8003d14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d18:	2300      	movs	r3, #0
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3714      	adds	r7, #20
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bc80      	pop	{r7}
 8003d22:	4770      	bx	lr
 8003d24:	40012c00 	.word	0x40012c00
 8003d28:	40000400 	.word	0x40000400
 8003d2c:	40000800 	.word	0x40000800

08003d30 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003d38:	bf00      	nop
 8003d3a:	370c      	adds	r7, #12
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bc80      	pop	{r7}
 8003d40:	4770      	bx	lr

08003d42 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003d42:	b480      	push	{r7}
 8003d44:	b083      	sub	sp, #12
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003d4a:	bf00      	nop
 8003d4c:	370c      	adds	r7, #12
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bc80      	pop	{r7}
 8003d52:	4770      	bx	lr

08003d54 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b082      	sub	sp, #8
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d101      	bne.n	8003d66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e03f      	b.n	8003de6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d106      	bne.n	8003d80 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f7fd feba 	bl	8001af4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2224      	movs	r2, #36	; 0x24
 8003d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	68da      	ldr	r2, [r3, #12]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d96:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d98:	6878      	ldr	r0, [r7, #4]
 8003d9a:	f000 f905 	bl	8003fa8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	691a      	ldr	r2, [r3, #16]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003dac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	695a      	ldr	r2, [r3, #20]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003dbc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	68da      	ldr	r2, [r3, #12]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003dcc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2220      	movs	r2, #32
 8003dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2220      	movs	r2, #32
 8003de0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003de4:	2300      	movs	r3, #0
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3708      	adds	r7, #8
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}

08003dee <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dee:	b580      	push	{r7, lr}
 8003df0:	b08a      	sub	sp, #40	; 0x28
 8003df2:	af02      	add	r7, sp, #8
 8003df4:	60f8      	str	r0, [r7, #12]
 8003df6:	60b9      	str	r1, [r7, #8]
 8003df8:	603b      	str	r3, [r7, #0]
 8003dfa:	4613      	mov	r3, r2
 8003dfc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	2b20      	cmp	r3, #32
 8003e0c:	d17c      	bne.n	8003f08 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d002      	beq.n	8003e1a <HAL_UART_Transmit+0x2c>
 8003e14:	88fb      	ldrh	r3, [r7, #6]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d101      	bne.n	8003e1e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e075      	b.n	8003f0a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d101      	bne.n	8003e2c <HAL_UART_Transmit+0x3e>
 8003e28:	2302      	movs	r3, #2
 8003e2a:	e06e      	b.n	8003f0a <HAL_UART_Transmit+0x11c>
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2200      	movs	r2, #0
 8003e38:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2221      	movs	r2, #33	; 0x21
 8003e3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e42:	f7fe f943 	bl	80020cc <HAL_GetTick>
 8003e46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	88fa      	ldrh	r2, [r7, #6]
 8003e4c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	88fa      	ldrh	r2, [r7, #6]
 8003e52:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e5c:	d108      	bne.n	8003e70 <HAL_UART_Transmit+0x82>
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	691b      	ldr	r3, [r3, #16]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d104      	bne.n	8003e70 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003e66:	2300      	movs	r3, #0
 8003e68:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	61bb      	str	r3, [r7, #24]
 8003e6e:	e003      	b.n	8003e78 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e74:	2300      	movs	r3, #0
 8003e76:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003e80:	e02a      	b.n	8003ed8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	9300      	str	r3, [sp, #0]
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	2180      	movs	r1, #128	; 0x80
 8003e8c:	68f8      	ldr	r0, [r7, #12]
 8003e8e:	f000 f840 	bl	8003f12 <UART_WaitOnFlagUntilTimeout>
 8003e92:	4603      	mov	r3, r0
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d001      	beq.n	8003e9c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003e98:	2303      	movs	r3, #3
 8003e9a:	e036      	b.n	8003f0a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d10b      	bne.n	8003eba <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ea2:	69bb      	ldr	r3, [r7, #24]
 8003ea4:	881b      	ldrh	r3, [r3, #0]
 8003ea6:	461a      	mov	r2, r3
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003eb0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003eb2:	69bb      	ldr	r3, [r7, #24]
 8003eb4:	3302      	adds	r3, #2
 8003eb6:	61bb      	str	r3, [r7, #24]
 8003eb8:	e007      	b.n	8003eca <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	781a      	ldrb	r2, [r3, #0]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	3301      	adds	r3, #1
 8003ec8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ece:	b29b      	uxth	r3, r3
 8003ed0:	3b01      	subs	r3, #1
 8003ed2:	b29a      	uxth	r2, r3
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003edc:	b29b      	uxth	r3, r3
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d1cf      	bne.n	8003e82 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	9300      	str	r3, [sp, #0]
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	2140      	movs	r1, #64	; 0x40
 8003eec:	68f8      	ldr	r0, [r7, #12]
 8003eee:	f000 f810 	bl	8003f12 <UART_WaitOnFlagUntilTimeout>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d001      	beq.n	8003efc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003ef8:	2303      	movs	r3, #3
 8003efa:	e006      	b.n	8003f0a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2220      	movs	r2, #32
 8003f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003f04:	2300      	movs	r3, #0
 8003f06:	e000      	b.n	8003f0a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003f08:	2302      	movs	r3, #2
  }
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3720      	adds	r7, #32
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}

08003f12 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003f12:	b580      	push	{r7, lr}
 8003f14:	b084      	sub	sp, #16
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	60f8      	str	r0, [r7, #12]
 8003f1a:	60b9      	str	r1, [r7, #8]
 8003f1c:	603b      	str	r3, [r7, #0]
 8003f1e:	4613      	mov	r3, r2
 8003f20:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f22:	e02c      	b.n	8003f7e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f24:	69bb      	ldr	r3, [r7, #24]
 8003f26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f2a:	d028      	beq.n	8003f7e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003f2c:	69bb      	ldr	r3, [r7, #24]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d007      	beq.n	8003f42 <UART_WaitOnFlagUntilTimeout+0x30>
 8003f32:	f7fe f8cb 	bl	80020cc <HAL_GetTick>
 8003f36:	4602      	mov	r2, r0
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	1ad3      	subs	r3, r2, r3
 8003f3c:	69ba      	ldr	r2, [r7, #24]
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	d21d      	bcs.n	8003f7e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	68da      	ldr	r2, [r3, #12]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003f50:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	695a      	ldr	r2, [r3, #20]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f022 0201 	bic.w	r2, r2, #1
 8003f60:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2220      	movs	r2, #32
 8003f66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	2220      	movs	r2, #32
 8003f6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2200      	movs	r2, #0
 8003f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003f7a:	2303      	movs	r3, #3
 8003f7c:	e00f      	b.n	8003f9e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	4013      	ands	r3, r2
 8003f88:	68ba      	ldr	r2, [r7, #8]
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	bf0c      	ite	eq
 8003f8e:	2301      	moveq	r3, #1
 8003f90:	2300      	movne	r3, #0
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	461a      	mov	r2, r3
 8003f96:	79fb      	ldrb	r3, [r7, #7]
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d0c3      	beq.n	8003f24 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003f9c:	2300      	movs	r3, #0
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3710      	adds	r7, #16
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}
	...

08003fa8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b084      	sub	sp, #16
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	691b      	ldr	r3, [r3, #16]
 8003fb6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	68da      	ldr	r2, [r3, #12]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	430a      	orrs	r2, r1
 8003fc4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	689a      	ldr	r2, [r3, #8]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	691b      	ldr	r3, [r3, #16]
 8003fce:	431a      	orrs	r2, r3
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	695b      	ldr	r3, [r3, #20]
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	68db      	ldr	r3, [r3, #12]
 8003fde:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003fe2:	f023 030c 	bic.w	r3, r3, #12
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	6812      	ldr	r2, [r2, #0]
 8003fea:	68b9      	ldr	r1, [r7, #8]
 8003fec:	430b      	orrs	r3, r1
 8003fee:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	695b      	ldr	r3, [r3, #20]
 8003ff6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	699a      	ldr	r2, [r3, #24]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	430a      	orrs	r2, r1
 8004004:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a2c      	ldr	r2, [pc, #176]	; (80040bc <UART_SetConfig+0x114>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d103      	bne.n	8004018 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004010:	f7fe ff10 	bl	8002e34 <HAL_RCC_GetPCLK2Freq>
 8004014:	60f8      	str	r0, [r7, #12]
 8004016:	e002      	b.n	800401e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004018:	f7fe fef8 	bl	8002e0c <HAL_RCC_GetPCLK1Freq>
 800401c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800401e:	68fa      	ldr	r2, [r7, #12]
 8004020:	4613      	mov	r3, r2
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	4413      	add	r3, r2
 8004026:	009a      	lsls	r2, r3, #2
 8004028:	441a      	add	r2, r3
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	009b      	lsls	r3, r3, #2
 8004030:	fbb2 f3f3 	udiv	r3, r2, r3
 8004034:	4a22      	ldr	r2, [pc, #136]	; (80040c0 <UART_SetConfig+0x118>)
 8004036:	fba2 2303 	umull	r2, r3, r2, r3
 800403a:	095b      	lsrs	r3, r3, #5
 800403c:	0119      	lsls	r1, r3, #4
 800403e:	68fa      	ldr	r2, [r7, #12]
 8004040:	4613      	mov	r3, r2
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	4413      	add	r3, r2
 8004046:	009a      	lsls	r2, r3, #2
 8004048:	441a      	add	r2, r3
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	fbb2 f2f3 	udiv	r2, r2, r3
 8004054:	4b1a      	ldr	r3, [pc, #104]	; (80040c0 <UART_SetConfig+0x118>)
 8004056:	fba3 0302 	umull	r0, r3, r3, r2
 800405a:	095b      	lsrs	r3, r3, #5
 800405c:	2064      	movs	r0, #100	; 0x64
 800405e:	fb00 f303 	mul.w	r3, r0, r3
 8004062:	1ad3      	subs	r3, r2, r3
 8004064:	011b      	lsls	r3, r3, #4
 8004066:	3332      	adds	r3, #50	; 0x32
 8004068:	4a15      	ldr	r2, [pc, #84]	; (80040c0 <UART_SetConfig+0x118>)
 800406a:	fba2 2303 	umull	r2, r3, r2, r3
 800406e:	095b      	lsrs	r3, r3, #5
 8004070:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004074:	4419      	add	r1, r3
 8004076:	68fa      	ldr	r2, [r7, #12]
 8004078:	4613      	mov	r3, r2
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	4413      	add	r3, r2
 800407e:	009a      	lsls	r2, r3, #2
 8004080:	441a      	add	r2, r3
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	fbb2 f2f3 	udiv	r2, r2, r3
 800408c:	4b0c      	ldr	r3, [pc, #48]	; (80040c0 <UART_SetConfig+0x118>)
 800408e:	fba3 0302 	umull	r0, r3, r3, r2
 8004092:	095b      	lsrs	r3, r3, #5
 8004094:	2064      	movs	r0, #100	; 0x64
 8004096:	fb00 f303 	mul.w	r3, r0, r3
 800409a:	1ad3      	subs	r3, r2, r3
 800409c:	011b      	lsls	r3, r3, #4
 800409e:	3332      	adds	r3, #50	; 0x32
 80040a0:	4a07      	ldr	r2, [pc, #28]	; (80040c0 <UART_SetConfig+0x118>)
 80040a2:	fba2 2303 	umull	r2, r3, r2, r3
 80040a6:	095b      	lsrs	r3, r3, #5
 80040a8:	f003 020f 	and.w	r2, r3, #15
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	440a      	add	r2, r1
 80040b2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80040b4:	bf00      	nop
 80040b6:	3710      	adds	r7, #16
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	40013800 	.word	0x40013800
 80040c0:	51eb851f 	.word	0x51eb851f

080040c4 <__errno>:
 80040c4:	4b01      	ldr	r3, [pc, #4]	; (80040cc <__errno+0x8>)
 80040c6:	6818      	ldr	r0, [r3, #0]
 80040c8:	4770      	bx	lr
 80040ca:	bf00      	nop
 80040cc:	20000044 	.word	0x20000044

080040d0 <__libc_init_array>:
 80040d0:	b570      	push	{r4, r5, r6, lr}
 80040d2:	2600      	movs	r6, #0
 80040d4:	4d0c      	ldr	r5, [pc, #48]	; (8004108 <__libc_init_array+0x38>)
 80040d6:	4c0d      	ldr	r4, [pc, #52]	; (800410c <__libc_init_array+0x3c>)
 80040d8:	1b64      	subs	r4, r4, r5
 80040da:	10a4      	asrs	r4, r4, #2
 80040dc:	42a6      	cmp	r6, r4
 80040de:	d109      	bne.n	80040f4 <__libc_init_array+0x24>
 80040e0:	f000 fc9c 	bl	8004a1c <_init>
 80040e4:	2600      	movs	r6, #0
 80040e6:	4d0a      	ldr	r5, [pc, #40]	; (8004110 <__libc_init_array+0x40>)
 80040e8:	4c0a      	ldr	r4, [pc, #40]	; (8004114 <__libc_init_array+0x44>)
 80040ea:	1b64      	subs	r4, r4, r5
 80040ec:	10a4      	asrs	r4, r4, #2
 80040ee:	42a6      	cmp	r6, r4
 80040f0:	d105      	bne.n	80040fe <__libc_init_array+0x2e>
 80040f2:	bd70      	pop	{r4, r5, r6, pc}
 80040f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80040f8:	4798      	blx	r3
 80040fa:	3601      	adds	r6, #1
 80040fc:	e7ee      	b.n	80040dc <__libc_init_array+0xc>
 80040fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8004102:	4798      	blx	r3
 8004104:	3601      	adds	r6, #1
 8004106:	e7f2      	b.n	80040ee <__libc_init_array+0x1e>
 8004108:	08004ac4 	.word	0x08004ac4
 800410c:	08004ac4 	.word	0x08004ac4
 8004110:	08004ac4 	.word	0x08004ac4
 8004114:	08004ac8 	.word	0x08004ac8

08004118 <memset>:
 8004118:	4603      	mov	r3, r0
 800411a:	4402      	add	r2, r0
 800411c:	4293      	cmp	r3, r2
 800411e:	d100      	bne.n	8004122 <memset+0xa>
 8004120:	4770      	bx	lr
 8004122:	f803 1b01 	strb.w	r1, [r3], #1
 8004126:	e7f9      	b.n	800411c <memset+0x4>

08004128 <siprintf>:
 8004128:	b40e      	push	{r1, r2, r3}
 800412a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800412e:	b500      	push	{lr}
 8004130:	b09c      	sub	sp, #112	; 0x70
 8004132:	ab1d      	add	r3, sp, #116	; 0x74
 8004134:	9002      	str	r0, [sp, #8]
 8004136:	9006      	str	r0, [sp, #24]
 8004138:	9107      	str	r1, [sp, #28]
 800413a:	9104      	str	r1, [sp, #16]
 800413c:	4808      	ldr	r0, [pc, #32]	; (8004160 <siprintf+0x38>)
 800413e:	4909      	ldr	r1, [pc, #36]	; (8004164 <siprintf+0x3c>)
 8004140:	f853 2b04 	ldr.w	r2, [r3], #4
 8004144:	9105      	str	r1, [sp, #20]
 8004146:	6800      	ldr	r0, [r0, #0]
 8004148:	a902      	add	r1, sp, #8
 800414a:	9301      	str	r3, [sp, #4]
 800414c:	f000 f868 	bl	8004220 <_svfiprintf_r>
 8004150:	2200      	movs	r2, #0
 8004152:	9b02      	ldr	r3, [sp, #8]
 8004154:	701a      	strb	r2, [r3, #0]
 8004156:	b01c      	add	sp, #112	; 0x70
 8004158:	f85d eb04 	ldr.w	lr, [sp], #4
 800415c:	b003      	add	sp, #12
 800415e:	4770      	bx	lr
 8004160:	20000044 	.word	0x20000044
 8004164:	ffff0208 	.word	0xffff0208

08004168 <__ssputs_r>:
 8004168:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800416c:	688e      	ldr	r6, [r1, #8]
 800416e:	4682      	mov	sl, r0
 8004170:	429e      	cmp	r6, r3
 8004172:	460c      	mov	r4, r1
 8004174:	4690      	mov	r8, r2
 8004176:	461f      	mov	r7, r3
 8004178:	d838      	bhi.n	80041ec <__ssputs_r+0x84>
 800417a:	898a      	ldrh	r2, [r1, #12]
 800417c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004180:	d032      	beq.n	80041e8 <__ssputs_r+0x80>
 8004182:	6825      	ldr	r5, [r4, #0]
 8004184:	6909      	ldr	r1, [r1, #16]
 8004186:	3301      	adds	r3, #1
 8004188:	eba5 0901 	sub.w	r9, r5, r1
 800418c:	6965      	ldr	r5, [r4, #20]
 800418e:	444b      	add	r3, r9
 8004190:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004194:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004198:	106d      	asrs	r5, r5, #1
 800419a:	429d      	cmp	r5, r3
 800419c:	bf38      	it	cc
 800419e:	461d      	movcc	r5, r3
 80041a0:	0553      	lsls	r3, r2, #21
 80041a2:	d531      	bpl.n	8004208 <__ssputs_r+0xa0>
 80041a4:	4629      	mov	r1, r5
 80041a6:	f000 fb6f 	bl	8004888 <_malloc_r>
 80041aa:	4606      	mov	r6, r0
 80041ac:	b950      	cbnz	r0, 80041c4 <__ssputs_r+0x5c>
 80041ae:	230c      	movs	r3, #12
 80041b0:	f04f 30ff 	mov.w	r0, #4294967295
 80041b4:	f8ca 3000 	str.w	r3, [sl]
 80041b8:	89a3      	ldrh	r3, [r4, #12]
 80041ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041be:	81a3      	strh	r3, [r4, #12]
 80041c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041c4:	464a      	mov	r2, r9
 80041c6:	6921      	ldr	r1, [r4, #16]
 80041c8:	f000 face 	bl	8004768 <memcpy>
 80041cc:	89a3      	ldrh	r3, [r4, #12]
 80041ce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80041d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041d6:	81a3      	strh	r3, [r4, #12]
 80041d8:	6126      	str	r6, [r4, #16]
 80041da:	444e      	add	r6, r9
 80041dc:	6026      	str	r6, [r4, #0]
 80041de:	463e      	mov	r6, r7
 80041e0:	6165      	str	r5, [r4, #20]
 80041e2:	eba5 0509 	sub.w	r5, r5, r9
 80041e6:	60a5      	str	r5, [r4, #8]
 80041e8:	42be      	cmp	r6, r7
 80041ea:	d900      	bls.n	80041ee <__ssputs_r+0x86>
 80041ec:	463e      	mov	r6, r7
 80041ee:	4632      	mov	r2, r6
 80041f0:	4641      	mov	r1, r8
 80041f2:	6820      	ldr	r0, [r4, #0]
 80041f4:	f000 fac6 	bl	8004784 <memmove>
 80041f8:	68a3      	ldr	r3, [r4, #8]
 80041fa:	2000      	movs	r0, #0
 80041fc:	1b9b      	subs	r3, r3, r6
 80041fe:	60a3      	str	r3, [r4, #8]
 8004200:	6823      	ldr	r3, [r4, #0]
 8004202:	4433      	add	r3, r6
 8004204:	6023      	str	r3, [r4, #0]
 8004206:	e7db      	b.n	80041c0 <__ssputs_r+0x58>
 8004208:	462a      	mov	r2, r5
 800420a:	f000 fbb1 	bl	8004970 <_realloc_r>
 800420e:	4606      	mov	r6, r0
 8004210:	2800      	cmp	r0, #0
 8004212:	d1e1      	bne.n	80041d8 <__ssputs_r+0x70>
 8004214:	4650      	mov	r0, sl
 8004216:	6921      	ldr	r1, [r4, #16]
 8004218:	f000 face 	bl	80047b8 <_free_r>
 800421c:	e7c7      	b.n	80041ae <__ssputs_r+0x46>
	...

08004220 <_svfiprintf_r>:
 8004220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004224:	4698      	mov	r8, r3
 8004226:	898b      	ldrh	r3, [r1, #12]
 8004228:	4607      	mov	r7, r0
 800422a:	061b      	lsls	r3, r3, #24
 800422c:	460d      	mov	r5, r1
 800422e:	4614      	mov	r4, r2
 8004230:	b09d      	sub	sp, #116	; 0x74
 8004232:	d50e      	bpl.n	8004252 <_svfiprintf_r+0x32>
 8004234:	690b      	ldr	r3, [r1, #16]
 8004236:	b963      	cbnz	r3, 8004252 <_svfiprintf_r+0x32>
 8004238:	2140      	movs	r1, #64	; 0x40
 800423a:	f000 fb25 	bl	8004888 <_malloc_r>
 800423e:	6028      	str	r0, [r5, #0]
 8004240:	6128      	str	r0, [r5, #16]
 8004242:	b920      	cbnz	r0, 800424e <_svfiprintf_r+0x2e>
 8004244:	230c      	movs	r3, #12
 8004246:	603b      	str	r3, [r7, #0]
 8004248:	f04f 30ff 	mov.w	r0, #4294967295
 800424c:	e0d1      	b.n	80043f2 <_svfiprintf_r+0x1d2>
 800424e:	2340      	movs	r3, #64	; 0x40
 8004250:	616b      	str	r3, [r5, #20]
 8004252:	2300      	movs	r3, #0
 8004254:	9309      	str	r3, [sp, #36]	; 0x24
 8004256:	2320      	movs	r3, #32
 8004258:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800425c:	2330      	movs	r3, #48	; 0x30
 800425e:	f04f 0901 	mov.w	r9, #1
 8004262:	f8cd 800c 	str.w	r8, [sp, #12]
 8004266:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800440c <_svfiprintf_r+0x1ec>
 800426a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800426e:	4623      	mov	r3, r4
 8004270:	469a      	mov	sl, r3
 8004272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004276:	b10a      	cbz	r2, 800427c <_svfiprintf_r+0x5c>
 8004278:	2a25      	cmp	r2, #37	; 0x25
 800427a:	d1f9      	bne.n	8004270 <_svfiprintf_r+0x50>
 800427c:	ebba 0b04 	subs.w	fp, sl, r4
 8004280:	d00b      	beq.n	800429a <_svfiprintf_r+0x7a>
 8004282:	465b      	mov	r3, fp
 8004284:	4622      	mov	r2, r4
 8004286:	4629      	mov	r1, r5
 8004288:	4638      	mov	r0, r7
 800428a:	f7ff ff6d 	bl	8004168 <__ssputs_r>
 800428e:	3001      	adds	r0, #1
 8004290:	f000 80aa 	beq.w	80043e8 <_svfiprintf_r+0x1c8>
 8004294:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004296:	445a      	add	r2, fp
 8004298:	9209      	str	r2, [sp, #36]	; 0x24
 800429a:	f89a 3000 	ldrb.w	r3, [sl]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	f000 80a2 	beq.w	80043e8 <_svfiprintf_r+0x1c8>
 80042a4:	2300      	movs	r3, #0
 80042a6:	f04f 32ff 	mov.w	r2, #4294967295
 80042aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80042ae:	f10a 0a01 	add.w	sl, sl, #1
 80042b2:	9304      	str	r3, [sp, #16]
 80042b4:	9307      	str	r3, [sp, #28]
 80042b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80042ba:	931a      	str	r3, [sp, #104]	; 0x68
 80042bc:	4654      	mov	r4, sl
 80042be:	2205      	movs	r2, #5
 80042c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042c4:	4851      	ldr	r0, [pc, #324]	; (800440c <_svfiprintf_r+0x1ec>)
 80042c6:	f000 fa41 	bl	800474c <memchr>
 80042ca:	9a04      	ldr	r2, [sp, #16]
 80042cc:	b9d8      	cbnz	r0, 8004306 <_svfiprintf_r+0xe6>
 80042ce:	06d0      	lsls	r0, r2, #27
 80042d0:	bf44      	itt	mi
 80042d2:	2320      	movmi	r3, #32
 80042d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80042d8:	0711      	lsls	r1, r2, #28
 80042da:	bf44      	itt	mi
 80042dc:	232b      	movmi	r3, #43	; 0x2b
 80042de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80042e2:	f89a 3000 	ldrb.w	r3, [sl]
 80042e6:	2b2a      	cmp	r3, #42	; 0x2a
 80042e8:	d015      	beq.n	8004316 <_svfiprintf_r+0xf6>
 80042ea:	4654      	mov	r4, sl
 80042ec:	2000      	movs	r0, #0
 80042ee:	f04f 0c0a 	mov.w	ip, #10
 80042f2:	9a07      	ldr	r2, [sp, #28]
 80042f4:	4621      	mov	r1, r4
 80042f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80042fa:	3b30      	subs	r3, #48	; 0x30
 80042fc:	2b09      	cmp	r3, #9
 80042fe:	d94e      	bls.n	800439e <_svfiprintf_r+0x17e>
 8004300:	b1b0      	cbz	r0, 8004330 <_svfiprintf_r+0x110>
 8004302:	9207      	str	r2, [sp, #28]
 8004304:	e014      	b.n	8004330 <_svfiprintf_r+0x110>
 8004306:	eba0 0308 	sub.w	r3, r0, r8
 800430a:	fa09 f303 	lsl.w	r3, r9, r3
 800430e:	4313      	orrs	r3, r2
 8004310:	46a2      	mov	sl, r4
 8004312:	9304      	str	r3, [sp, #16]
 8004314:	e7d2      	b.n	80042bc <_svfiprintf_r+0x9c>
 8004316:	9b03      	ldr	r3, [sp, #12]
 8004318:	1d19      	adds	r1, r3, #4
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	9103      	str	r1, [sp, #12]
 800431e:	2b00      	cmp	r3, #0
 8004320:	bfbb      	ittet	lt
 8004322:	425b      	neglt	r3, r3
 8004324:	f042 0202 	orrlt.w	r2, r2, #2
 8004328:	9307      	strge	r3, [sp, #28]
 800432a:	9307      	strlt	r3, [sp, #28]
 800432c:	bfb8      	it	lt
 800432e:	9204      	strlt	r2, [sp, #16]
 8004330:	7823      	ldrb	r3, [r4, #0]
 8004332:	2b2e      	cmp	r3, #46	; 0x2e
 8004334:	d10c      	bne.n	8004350 <_svfiprintf_r+0x130>
 8004336:	7863      	ldrb	r3, [r4, #1]
 8004338:	2b2a      	cmp	r3, #42	; 0x2a
 800433a:	d135      	bne.n	80043a8 <_svfiprintf_r+0x188>
 800433c:	9b03      	ldr	r3, [sp, #12]
 800433e:	3402      	adds	r4, #2
 8004340:	1d1a      	adds	r2, r3, #4
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	9203      	str	r2, [sp, #12]
 8004346:	2b00      	cmp	r3, #0
 8004348:	bfb8      	it	lt
 800434a:	f04f 33ff 	movlt.w	r3, #4294967295
 800434e:	9305      	str	r3, [sp, #20]
 8004350:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8004410 <_svfiprintf_r+0x1f0>
 8004354:	2203      	movs	r2, #3
 8004356:	4650      	mov	r0, sl
 8004358:	7821      	ldrb	r1, [r4, #0]
 800435a:	f000 f9f7 	bl	800474c <memchr>
 800435e:	b140      	cbz	r0, 8004372 <_svfiprintf_r+0x152>
 8004360:	2340      	movs	r3, #64	; 0x40
 8004362:	eba0 000a 	sub.w	r0, r0, sl
 8004366:	fa03 f000 	lsl.w	r0, r3, r0
 800436a:	9b04      	ldr	r3, [sp, #16]
 800436c:	3401      	adds	r4, #1
 800436e:	4303      	orrs	r3, r0
 8004370:	9304      	str	r3, [sp, #16]
 8004372:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004376:	2206      	movs	r2, #6
 8004378:	4826      	ldr	r0, [pc, #152]	; (8004414 <_svfiprintf_r+0x1f4>)
 800437a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800437e:	f000 f9e5 	bl	800474c <memchr>
 8004382:	2800      	cmp	r0, #0
 8004384:	d038      	beq.n	80043f8 <_svfiprintf_r+0x1d8>
 8004386:	4b24      	ldr	r3, [pc, #144]	; (8004418 <_svfiprintf_r+0x1f8>)
 8004388:	bb1b      	cbnz	r3, 80043d2 <_svfiprintf_r+0x1b2>
 800438a:	9b03      	ldr	r3, [sp, #12]
 800438c:	3307      	adds	r3, #7
 800438e:	f023 0307 	bic.w	r3, r3, #7
 8004392:	3308      	adds	r3, #8
 8004394:	9303      	str	r3, [sp, #12]
 8004396:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004398:	4433      	add	r3, r6
 800439a:	9309      	str	r3, [sp, #36]	; 0x24
 800439c:	e767      	b.n	800426e <_svfiprintf_r+0x4e>
 800439e:	460c      	mov	r4, r1
 80043a0:	2001      	movs	r0, #1
 80043a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80043a6:	e7a5      	b.n	80042f4 <_svfiprintf_r+0xd4>
 80043a8:	2300      	movs	r3, #0
 80043aa:	f04f 0c0a 	mov.w	ip, #10
 80043ae:	4619      	mov	r1, r3
 80043b0:	3401      	adds	r4, #1
 80043b2:	9305      	str	r3, [sp, #20]
 80043b4:	4620      	mov	r0, r4
 80043b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80043ba:	3a30      	subs	r2, #48	; 0x30
 80043bc:	2a09      	cmp	r2, #9
 80043be:	d903      	bls.n	80043c8 <_svfiprintf_r+0x1a8>
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d0c5      	beq.n	8004350 <_svfiprintf_r+0x130>
 80043c4:	9105      	str	r1, [sp, #20]
 80043c6:	e7c3      	b.n	8004350 <_svfiprintf_r+0x130>
 80043c8:	4604      	mov	r4, r0
 80043ca:	2301      	movs	r3, #1
 80043cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80043d0:	e7f0      	b.n	80043b4 <_svfiprintf_r+0x194>
 80043d2:	ab03      	add	r3, sp, #12
 80043d4:	9300      	str	r3, [sp, #0]
 80043d6:	462a      	mov	r2, r5
 80043d8:	4638      	mov	r0, r7
 80043da:	4b10      	ldr	r3, [pc, #64]	; (800441c <_svfiprintf_r+0x1fc>)
 80043dc:	a904      	add	r1, sp, #16
 80043de:	f3af 8000 	nop.w
 80043e2:	1c42      	adds	r2, r0, #1
 80043e4:	4606      	mov	r6, r0
 80043e6:	d1d6      	bne.n	8004396 <_svfiprintf_r+0x176>
 80043e8:	89ab      	ldrh	r3, [r5, #12]
 80043ea:	065b      	lsls	r3, r3, #25
 80043ec:	f53f af2c 	bmi.w	8004248 <_svfiprintf_r+0x28>
 80043f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80043f2:	b01d      	add	sp, #116	; 0x74
 80043f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043f8:	ab03      	add	r3, sp, #12
 80043fa:	9300      	str	r3, [sp, #0]
 80043fc:	462a      	mov	r2, r5
 80043fe:	4638      	mov	r0, r7
 8004400:	4b06      	ldr	r3, [pc, #24]	; (800441c <_svfiprintf_r+0x1fc>)
 8004402:	a904      	add	r1, sp, #16
 8004404:	f000 f87c 	bl	8004500 <_printf_i>
 8004408:	e7eb      	b.n	80043e2 <_svfiprintf_r+0x1c2>
 800440a:	bf00      	nop
 800440c:	08004a90 	.word	0x08004a90
 8004410:	08004a96 	.word	0x08004a96
 8004414:	08004a9a 	.word	0x08004a9a
 8004418:	00000000 	.word	0x00000000
 800441c:	08004169 	.word	0x08004169

08004420 <_printf_common>:
 8004420:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004424:	4616      	mov	r6, r2
 8004426:	4699      	mov	r9, r3
 8004428:	688a      	ldr	r2, [r1, #8]
 800442a:	690b      	ldr	r3, [r1, #16]
 800442c:	4607      	mov	r7, r0
 800442e:	4293      	cmp	r3, r2
 8004430:	bfb8      	it	lt
 8004432:	4613      	movlt	r3, r2
 8004434:	6033      	str	r3, [r6, #0]
 8004436:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800443a:	460c      	mov	r4, r1
 800443c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004440:	b10a      	cbz	r2, 8004446 <_printf_common+0x26>
 8004442:	3301      	adds	r3, #1
 8004444:	6033      	str	r3, [r6, #0]
 8004446:	6823      	ldr	r3, [r4, #0]
 8004448:	0699      	lsls	r1, r3, #26
 800444a:	bf42      	ittt	mi
 800444c:	6833      	ldrmi	r3, [r6, #0]
 800444e:	3302      	addmi	r3, #2
 8004450:	6033      	strmi	r3, [r6, #0]
 8004452:	6825      	ldr	r5, [r4, #0]
 8004454:	f015 0506 	ands.w	r5, r5, #6
 8004458:	d106      	bne.n	8004468 <_printf_common+0x48>
 800445a:	f104 0a19 	add.w	sl, r4, #25
 800445e:	68e3      	ldr	r3, [r4, #12]
 8004460:	6832      	ldr	r2, [r6, #0]
 8004462:	1a9b      	subs	r3, r3, r2
 8004464:	42ab      	cmp	r3, r5
 8004466:	dc28      	bgt.n	80044ba <_printf_common+0x9a>
 8004468:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800446c:	1e13      	subs	r3, r2, #0
 800446e:	6822      	ldr	r2, [r4, #0]
 8004470:	bf18      	it	ne
 8004472:	2301      	movne	r3, #1
 8004474:	0692      	lsls	r2, r2, #26
 8004476:	d42d      	bmi.n	80044d4 <_printf_common+0xb4>
 8004478:	4649      	mov	r1, r9
 800447a:	4638      	mov	r0, r7
 800447c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004480:	47c0      	blx	r8
 8004482:	3001      	adds	r0, #1
 8004484:	d020      	beq.n	80044c8 <_printf_common+0xa8>
 8004486:	6823      	ldr	r3, [r4, #0]
 8004488:	68e5      	ldr	r5, [r4, #12]
 800448a:	f003 0306 	and.w	r3, r3, #6
 800448e:	2b04      	cmp	r3, #4
 8004490:	bf18      	it	ne
 8004492:	2500      	movne	r5, #0
 8004494:	6832      	ldr	r2, [r6, #0]
 8004496:	f04f 0600 	mov.w	r6, #0
 800449a:	68a3      	ldr	r3, [r4, #8]
 800449c:	bf08      	it	eq
 800449e:	1aad      	subeq	r5, r5, r2
 80044a0:	6922      	ldr	r2, [r4, #16]
 80044a2:	bf08      	it	eq
 80044a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80044a8:	4293      	cmp	r3, r2
 80044aa:	bfc4      	itt	gt
 80044ac:	1a9b      	subgt	r3, r3, r2
 80044ae:	18ed      	addgt	r5, r5, r3
 80044b0:	341a      	adds	r4, #26
 80044b2:	42b5      	cmp	r5, r6
 80044b4:	d11a      	bne.n	80044ec <_printf_common+0xcc>
 80044b6:	2000      	movs	r0, #0
 80044b8:	e008      	b.n	80044cc <_printf_common+0xac>
 80044ba:	2301      	movs	r3, #1
 80044bc:	4652      	mov	r2, sl
 80044be:	4649      	mov	r1, r9
 80044c0:	4638      	mov	r0, r7
 80044c2:	47c0      	blx	r8
 80044c4:	3001      	adds	r0, #1
 80044c6:	d103      	bne.n	80044d0 <_printf_common+0xb0>
 80044c8:	f04f 30ff 	mov.w	r0, #4294967295
 80044cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044d0:	3501      	adds	r5, #1
 80044d2:	e7c4      	b.n	800445e <_printf_common+0x3e>
 80044d4:	2030      	movs	r0, #48	; 0x30
 80044d6:	18e1      	adds	r1, r4, r3
 80044d8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80044dc:	1c5a      	adds	r2, r3, #1
 80044de:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80044e2:	4422      	add	r2, r4
 80044e4:	3302      	adds	r3, #2
 80044e6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80044ea:	e7c5      	b.n	8004478 <_printf_common+0x58>
 80044ec:	2301      	movs	r3, #1
 80044ee:	4622      	mov	r2, r4
 80044f0:	4649      	mov	r1, r9
 80044f2:	4638      	mov	r0, r7
 80044f4:	47c0      	blx	r8
 80044f6:	3001      	adds	r0, #1
 80044f8:	d0e6      	beq.n	80044c8 <_printf_common+0xa8>
 80044fa:	3601      	adds	r6, #1
 80044fc:	e7d9      	b.n	80044b2 <_printf_common+0x92>
	...

08004500 <_printf_i>:
 8004500:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004504:	7e0f      	ldrb	r7, [r1, #24]
 8004506:	4691      	mov	r9, r2
 8004508:	2f78      	cmp	r7, #120	; 0x78
 800450a:	4680      	mov	r8, r0
 800450c:	460c      	mov	r4, r1
 800450e:	469a      	mov	sl, r3
 8004510:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004512:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004516:	d807      	bhi.n	8004528 <_printf_i+0x28>
 8004518:	2f62      	cmp	r7, #98	; 0x62
 800451a:	d80a      	bhi.n	8004532 <_printf_i+0x32>
 800451c:	2f00      	cmp	r7, #0
 800451e:	f000 80d9 	beq.w	80046d4 <_printf_i+0x1d4>
 8004522:	2f58      	cmp	r7, #88	; 0x58
 8004524:	f000 80a4 	beq.w	8004670 <_printf_i+0x170>
 8004528:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800452c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004530:	e03a      	b.n	80045a8 <_printf_i+0xa8>
 8004532:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004536:	2b15      	cmp	r3, #21
 8004538:	d8f6      	bhi.n	8004528 <_printf_i+0x28>
 800453a:	a101      	add	r1, pc, #4	; (adr r1, 8004540 <_printf_i+0x40>)
 800453c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004540:	08004599 	.word	0x08004599
 8004544:	080045ad 	.word	0x080045ad
 8004548:	08004529 	.word	0x08004529
 800454c:	08004529 	.word	0x08004529
 8004550:	08004529 	.word	0x08004529
 8004554:	08004529 	.word	0x08004529
 8004558:	080045ad 	.word	0x080045ad
 800455c:	08004529 	.word	0x08004529
 8004560:	08004529 	.word	0x08004529
 8004564:	08004529 	.word	0x08004529
 8004568:	08004529 	.word	0x08004529
 800456c:	080046bb 	.word	0x080046bb
 8004570:	080045dd 	.word	0x080045dd
 8004574:	0800469d 	.word	0x0800469d
 8004578:	08004529 	.word	0x08004529
 800457c:	08004529 	.word	0x08004529
 8004580:	080046dd 	.word	0x080046dd
 8004584:	08004529 	.word	0x08004529
 8004588:	080045dd 	.word	0x080045dd
 800458c:	08004529 	.word	0x08004529
 8004590:	08004529 	.word	0x08004529
 8004594:	080046a5 	.word	0x080046a5
 8004598:	682b      	ldr	r3, [r5, #0]
 800459a:	1d1a      	adds	r2, r3, #4
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	602a      	str	r2, [r5, #0]
 80045a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80045a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80045a8:	2301      	movs	r3, #1
 80045aa:	e0a4      	b.n	80046f6 <_printf_i+0x1f6>
 80045ac:	6820      	ldr	r0, [r4, #0]
 80045ae:	6829      	ldr	r1, [r5, #0]
 80045b0:	0606      	lsls	r6, r0, #24
 80045b2:	f101 0304 	add.w	r3, r1, #4
 80045b6:	d50a      	bpl.n	80045ce <_printf_i+0xce>
 80045b8:	680e      	ldr	r6, [r1, #0]
 80045ba:	602b      	str	r3, [r5, #0]
 80045bc:	2e00      	cmp	r6, #0
 80045be:	da03      	bge.n	80045c8 <_printf_i+0xc8>
 80045c0:	232d      	movs	r3, #45	; 0x2d
 80045c2:	4276      	negs	r6, r6
 80045c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045c8:	230a      	movs	r3, #10
 80045ca:	485e      	ldr	r0, [pc, #376]	; (8004744 <_printf_i+0x244>)
 80045cc:	e019      	b.n	8004602 <_printf_i+0x102>
 80045ce:	680e      	ldr	r6, [r1, #0]
 80045d0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80045d4:	602b      	str	r3, [r5, #0]
 80045d6:	bf18      	it	ne
 80045d8:	b236      	sxthne	r6, r6
 80045da:	e7ef      	b.n	80045bc <_printf_i+0xbc>
 80045dc:	682b      	ldr	r3, [r5, #0]
 80045de:	6820      	ldr	r0, [r4, #0]
 80045e0:	1d19      	adds	r1, r3, #4
 80045e2:	6029      	str	r1, [r5, #0]
 80045e4:	0601      	lsls	r1, r0, #24
 80045e6:	d501      	bpl.n	80045ec <_printf_i+0xec>
 80045e8:	681e      	ldr	r6, [r3, #0]
 80045ea:	e002      	b.n	80045f2 <_printf_i+0xf2>
 80045ec:	0646      	lsls	r6, r0, #25
 80045ee:	d5fb      	bpl.n	80045e8 <_printf_i+0xe8>
 80045f0:	881e      	ldrh	r6, [r3, #0]
 80045f2:	2f6f      	cmp	r7, #111	; 0x6f
 80045f4:	bf0c      	ite	eq
 80045f6:	2308      	moveq	r3, #8
 80045f8:	230a      	movne	r3, #10
 80045fa:	4852      	ldr	r0, [pc, #328]	; (8004744 <_printf_i+0x244>)
 80045fc:	2100      	movs	r1, #0
 80045fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004602:	6865      	ldr	r5, [r4, #4]
 8004604:	2d00      	cmp	r5, #0
 8004606:	bfa8      	it	ge
 8004608:	6821      	ldrge	r1, [r4, #0]
 800460a:	60a5      	str	r5, [r4, #8]
 800460c:	bfa4      	itt	ge
 800460e:	f021 0104 	bicge.w	r1, r1, #4
 8004612:	6021      	strge	r1, [r4, #0]
 8004614:	b90e      	cbnz	r6, 800461a <_printf_i+0x11a>
 8004616:	2d00      	cmp	r5, #0
 8004618:	d04d      	beq.n	80046b6 <_printf_i+0x1b6>
 800461a:	4615      	mov	r5, r2
 800461c:	fbb6 f1f3 	udiv	r1, r6, r3
 8004620:	fb03 6711 	mls	r7, r3, r1, r6
 8004624:	5dc7      	ldrb	r7, [r0, r7]
 8004626:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800462a:	4637      	mov	r7, r6
 800462c:	42bb      	cmp	r3, r7
 800462e:	460e      	mov	r6, r1
 8004630:	d9f4      	bls.n	800461c <_printf_i+0x11c>
 8004632:	2b08      	cmp	r3, #8
 8004634:	d10b      	bne.n	800464e <_printf_i+0x14e>
 8004636:	6823      	ldr	r3, [r4, #0]
 8004638:	07de      	lsls	r6, r3, #31
 800463a:	d508      	bpl.n	800464e <_printf_i+0x14e>
 800463c:	6923      	ldr	r3, [r4, #16]
 800463e:	6861      	ldr	r1, [r4, #4]
 8004640:	4299      	cmp	r1, r3
 8004642:	bfde      	ittt	le
 8004644:	2330      	movle	r3, #48	; 0x30
 8004646:	f805 3c01 	strble.w	r3, [r5, #-1]
 800464a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800464e:	1b52      	subs	r2, r2, r5
 8004650:	6122      	str	r2, [r4, #16]
 8004652:	464b      	mov	r3, r9
 8004654:	4621      	mov	r1, r4
 8004656:	4640      	mov	r0, r8
 8004658:	f8cd a000 	str.w	sl, [sp]
 800465c:	aa03      	add	r2, sp, #12
 800465e:	f7ff fedf 	bl	8004420 <_printf_common>
 8004662:	3001      	adds	r0, #1
 8004664:	d14c      	bne.n	8004700 <_printf_i+0x200>
 8004666:	f04f 30ff 	mov.w	r0, #4294967295
 800466a:	b004      	add	sp, #16
 800466c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004670:	4834      	ldr	r0, [pc, #208]	; (8004744 <_printf_i+0x244>)
 8004672:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004676:	6829      	ldr	r1, [r5, #0]
 8004678:	6823      	ldr	r3, [r4, #0]
 800467a:	f851 6b04 	ldr.w	r6, [r1], #4
 800467e:	6029      	str	r1, [r5, #0]
 8004680:	061d      	lsls	r5, r3, #24
 8004682:	d514      	bpl.n	80046ae <_printf_i+0x1ae>
 8004684:	07df      	lsls	r7, r3, #31
 8004686:	bf44      	itt	mi
 8004688:	f043 0320 	orrmi.w	r3, r3, #32
 800468c:	6023      	strmi	r3, [r4, #0]
 800468e:	b91e      	cbnz	r6, 8004698 <_printf_i+0x198>
 8004690:	6823      	ldr	r3, [r4, #0]
 8004692:	f023 0320 	bic.w	r3, r3, #32
 8004696:	6023      	str	r3, [r4, #0]
 8004698:	2310      	movs	r3, #16
 800469a:	e7af      	b.n	80045fc <_printf_i+0xfc>
 800469c:	6823      	ldr	r3, [r4, #0]
 800469e:	f043 0320 	orr.w	r3, r3, #32
 80046a2:	6023      	str	r3, [r4, #0]
 80046a4:	2378      	movs	r3, #120	; 0x78
 80046a6:	4828      	ldr	r0, [pc, #160]	; (8004748 <_printf_i+0x248>)
 80046a8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80046ac:	e7e3      	b.n	8004676 <_printf_i+0x176>
 80046ae:	0659      	lsls	r1, r3, #25
 80046b0:	bf48      	it	mi
 80046b2:	b2b6      	uxthmi	r6, r6
 80046b4:	e7e6      	b.n	8004684 <_printf_i+0x184>
 80046b6:	4615      	mov	r5, r2
 80046b8:	e7bb      	b.n	8004632 <_printf_i+0x132>
 80046ba:	682b      	ldr	r3, [r5, #0]
 80046bc:	6826      	ldr	r6, [r4, #0]
 80046be:	1d18      	adds	r0, r3, #4
 80046c0:	6961      	ldr	r1, [r4, #20]
 80046c2:	6028      	str	r0, [r5, #0]
 80046c4:	0635      	lsls	r5, r6, #24
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	d501      	bpl.n	80046ce <_printf_i+0x1ce>
 80046ca:	6019      	str	r1, [r3, #0]
 80046cc:	e002      	b.n	80046d4 <_printf_i+0x1d4>
 80046ce:	0670      	lsls	r0, r6, #25
 80046d0:	d5fb      	bpl.n	80046ca <_printf_i+0x1ca>
 80046d2:	8019      	strh	r1, [r3, #0]
 80046d4:	2300      	movs	r3, #0
 80046d6:	4615      	mov	r5, r2
 80046d8:	6123      	str	r3, [r4, #16]
 80046da:	e7ba      	b.n	8004652 <_printf_i+0x152>
 80046dc:	682b      	ldr	r3, [r5, #0]
 80046de:	2100      	movs	r1, #0
 80046e0:	1d1a      	adds	r2, r3, #4
 80046e2:	602a      	str	r2, [r5, #0]
 80046e4:	681d      	ldr	r5, [r3, #0]
 80046e6:	6862      	ldr	r2, [r4, #4]
 80046e8:	4628      	mov	r0, r5
 80046ea:	f000 f82f 	bl	800474c <memchr>
 80046ee:	b108      	cbz	r0, 80046f4 <_printf_i+0x1f4>
 80046f0:	1b40      	subs	r0, r0, r5
 80046f2:	6060      	str	r0, [r4, #4]
 80046f4:	6863      	ldr	r3, [r4, #4]
 80046f6:	6123      	str	r3, [r4, #16]
 80046f8:	2300      	movs	r3, #0
 80046fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046fe:	e7a8      	b.n	8004652 <_printf_i+0x152>
 8004700:	462a      	mov	r2, r5
 8004702:	4649      	mov	r1, r9
 8004704:	4640      	mov	r0, r8
 8004706:	6923      	ldr	r3, [r4, #16]
 8004708:	47d0      	blx	sl
 800470a:	3001      	adds	r0, #1
 800470c:	d0ab      	beq.n	8004666 <_printf_i+0x166>
 800470e:	6823      	ldr	r3, [r4, #0]
 8004710:	079b      	lsls	r3, r3, #30
 8004712:	d413      	bmi.n	800473c <_printf_i+0x23c>
 8004714:	68e0      	ldr	r0, [r4, #12]
 8004716:	9b03      	ldr	r3, [sp, #12]
 8004718:	4298      	cmp	r0, r3
 800471a:	bfb8      	it	lt
 800471c:	4618      	movlt	r0, r3
 800471e:	e7a4      	b.n	800466a <_printf_i+0x16a>
 8004720:	2301      	movs	r3, #1
 8004722:	4632      	mov	r2, r6
 8004724:	4649      	mov	r1, r9
 8004726:	4640      	mov	r0, r8
 8004728:	47d0      	blx	sl
 800472a:	3001      	adds	r0, #1
 800472c:	d09b      	beq.n	8004666 <_printf_i+0x166>
 800472e:	3501      	adds	r5, #1
 8004730:	68e3      	ldr	r3, [r4, #12]
 8004732:	9903      	ldr	r1, [sp, #12]
 8004734:	1a5b      	subs	r3, r3, r1
 8004736:	42ab      	cmp	r3, r5
 8004738:	dcf2      	bgt.n	8004720 <_printf_i+0x220>
 800473a:	e7eb      	b.n	8004714 <_printf_i+0x214>
 800473c:	2500      	movs	r5, #0
 800473e:	f104 0619 	add.w	r6, r4, #25
 8004742:	e7f5      	b.n	8004730 <_printf_i+0x230>
 8004744:	08004aa1 	.word	0x08004aa1
 8004748:	08004ab2 	.word	0x08004ab2

0800474c <memchr>:
 800474c:	4603      	mov	r3, r0
 800474e:	b510      	push	{r4, lr}
 8004750:	b2c9      	uxtb	r1, r1
 8004752:	4402      	add	r2, r0
 8004754:	4293      	cmp	r3, r2
 8004756:	4618      	mov	r0, r3
 8004758:	d101      	bne.n	800475e <memchr+0x12>
 800475a:	2000      	movs	r0, #0
 800475c:	e003      	b.n	8004766 <memchr+0x1a>
 800475e:	7804      	ldrb	r4, [r0, #0]
 8004760:	3301      	adds	r3, #1
 8004762:	428c      	cmp	r4, r1
 8004764:	d1f6      	bne.n	8004754 <memchr+0x8>
 8004766:	bd10      	pop	{r4, pc}

08004768 <memcpy>:
 8004768:	440a      	add	r2, r1
 800476a:	4291      	cmp	r1, r2
 800476c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004770:	d100      	bne.n	8004774 <memcpy+0xc>
 8004772:	4770      	bx	lr
 8004774:	b510      	push	{r4, lr}
 8004776:	f811 4b01 	ldrb.w	r4, [r1], #1
 800477a:	4291      	cmp	r1, r2
 800477c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004780:	d1f9      	bne.n	8004776 <memcpy+0xe>
 8004782:	bd10      	pop	{r4, pc}

08004784 <memmove>:
 8004784:	4288      	cmp	r0, r1
 8004786:	b510      	push	{r4, lr}
 8004788:	eb01 0402 	add.w	r4, r1, r2
 800478c:	d902      	bls.n	8004794 <memmove+0x10>
 800478e:	4284      	cmp	r4, r0
 8004790:	4623      	mov	r3, r4
 8004792:	d807      	bhi.n	80047a4 <memmove+0x20>
 8004794:	1e43      	subs	r3, r0, #1
 8004796:	42a1      	cmp	r1, r4
 8004798:	d008      	beq.n	80047ac <memmove+0x28>
 800479a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800479e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80047a2:	e7f8      	b.n	8004796 <memmove+0x12>
 80047a4:	4601      	mov	r1, r0
 80047a6:	4402      	add	r2, r0
 80047a8:	428a      	cmp	r2, r1
 80047aa:	d100      	bne.n	80047ae <memmove+0x2a>
 80047ac:	bd10      	pop	{r4, pc}
 80047ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80047b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80047b6:	e7f7      	b.n	80047a8 <memmove+0x24>

080047b8 <_free_r>:
 80047b8:	b538      	push	{r3, r4, r5, lr}
 80047ba:	4605      	mov	r5, r0
 80047bc:	2900      	cmp	r1, #0
 80047be:	d040      	beq.n	8004842 <_free_r+0x8a>
 80047c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80047c4:	1f0c      	subs	r4, r1, #4
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	bfb8      	it	lt
 80047ca:	18e4      	addlt	r4, r4, r3
 80047cc:	f000 f910 	bl	80049f0 <__malloc_lock>
 80047d0:	4a1c      	ldr	r2, [pc, #112]	; (8004844 <_free_r+0x8c>)
 80047d2:	6813      	ldr	r3, [r2, #0]
 80047d4:	b933      	cbnz	r3, 80047e4 <_free_r+0x2c>
 80047d6:	6063      	str	r3, [r4, #4]
 80047d8:	6014      	str	r4, [r2, #0]
 80047da:	4628      	mov	r0, r5
 80047dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80047e0:	f000 b90c 	b.w	80049fc <__malloc_unlock>
 80047e4:	42a3      	cmp	r3, r4
 80047e6:	d908      	bls.n	80047fa <_free_r+0x42>
 80047e8:	6820      	ldr	r0, [r4, #0]
 80047ea:	1821      	adds	r1, r4, r0
 80047ec:	428b      	cmp	r3, r1
 80047ee:	bf01      	itttt	eq
 80047f0:	6819      	ldreq	r1, [r3, #0]
 80047f2:	685b      	ldreq	r3, [r3, #4]
 80047f4:	1809      	addeq	r1, r1, r0
 80047f6:	6021      	streq	r1, [r4, #0]
 80047f8:	e7ed      	b.n	80047d6 <_free_r+0x1e>
 80047fa:	461a      	mov	r2, r3
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	b10b      	cbz	r3, 8004804 <_free_r+0x4c>
 8004800:	42a3      	cmp	r3, r4
 8004802:	d9fa      	bls.n	80047fa <_free_r+0x42>
 8004804:	6811      	ldr	r1, [r2, #0]
 8004806:	1850      	adds	r0, r2, r1
 8004808:	42a0      	cmp	r0, r4
 800480a:	d10b      	bne.n	8004824 <_free_r+0x6c>
 800480c:	6820      	ldr	r0, [r4, #0]
 800480e:	4401      	add	r1, r0
 8004810:	1850      	adds	r0, r2, r1
 8004812:	4283      	cmp	r3, r0
 8004814:	6011      	str	r1, [r2, #0]
 8004816:	d1e0      	bne.n	80047da <_free_r+0x22>
 8004818:	6818      	ldr	r0, [r3, #0]
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	4401      	add	r1, r0
 800481e:	6011      	str	r1, [r2, #0]
 8004820:	6053      	str	r3, [r2, #4]
 8004822:	e7da      	b.n	80047da <_free_r+0x22>
 8004824:	d902      	bls.n	800482c <_free_r+0x74>
 8004826:	230c      	movs	r3, #12
 8004828:	602b      	str	r3, [r5, #0]
 800482a:	e7d6      	b.n	80047da <_free_r+0x22>
 800482c:	6820      	ldr	r0, [r4, #0]
 800482e:	1821      	adds	r1, r4, r0
 8004830:	428b      	cmp	r3, r1
 8004832:	bf01      	itttt	eq
 8004834:	6819      	ldreq	r1, [r3, #0]
 8004836:	685b      	ldreq	r3, [r3, #4]
 8004838:	1809      	addeq	r1, r1, r0
 800483a:	6021      	streq	r1, [r4, #0]
 800483c:	6063      	str	r3, [r4, #4]
 800483e:	6054      	str	r4, [r2, #4]
 8004840:	e7cb      	b.n	80047da <_free_r+0x22>
 8004842:	bd38      	pop	{r3, r4, r5, pc}
 8004844:	20000220 	.word	0x20000220

08004848 <sbrk_aligned>:
 8004848:	b570      	push	{r4, r5, r6, lr}
 800484a:	4e0e      	ldr	r6, [pc, #56]	; (8004884 <sbrk_aligned+0x3c>)
 800484c:	460c      	mov	r4, r1
 800484e:	6831      	ldr	r1, [r6, #0]
 8004850:	4605      	mov	r5, r0
 8004852:	b911      	cbnz	r1, 800485a <sbrk_aligned+0x12>
 8004854:	f000 f8bc 	bl	80049d0 <_sbrk_r>
 8004858:	6030      	str	r0, [r6, #0]
 800485a:	4621      	mov	r1, r4
 800485c:	4628      	mov	r0, r5
 800485e:	f000 f8b7 	bl	80049d0 <_sbrk_r>
 8004862:	1c43      	adds	r3, r0, #1
 8004864:	d00a      	beq.n	800487c <sbrk_aligned+0x34>
 8004866:	1cc4      	adds	r4, r0, #3
 8004868:	f024 0403 	bic.w	r4, r4, #3
 800486c:	42a0      	cmp	r0, r4
 800486e:	d007      	beq.n	8004880 <sbrk_aligned+0x38>
 8004870:	1a21      	subs	r1, r4, r0
 8004872:	4628      	mov	r0, r5
 8004874:	f000 f8ac 	bl	80049d0 <_sbrk_r>
 8004878:	3001      	adds	r0, #1
 800487a:	d101      	bne.n	8004880 <sbrk_aligned+0x38>
 800487c:	f04f 34ff 	mov.w	r4, #4294967295
 8004880:	4620      	mov	r0, r4
 8004882:	bd70      	pop	{r4, r5, r6, pc}
 8004884:	20000224 	.word	0x20000224

08004888 <_malloc_r>:
 8004888:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800488c:	1ccd      	adds	r5, r1, #3
 800488e:	f025 0503 	bic.w	r5, r5, #3
 8004892:	3508      	adds	r5, #8
 8004894:	2d0c      	cmp	r5, #12
 8004896:	bf38      	it	cc
 8004898:	250c      	movcc	r5, #12
 800489a:	2d00      	cmp	r5, #0
 800489c:	4607      	mov	r7, r0
 800489e:	db01      	blt.n	80048a4 <_malloc_r+0x1c>
 80048a0:	42a9      	cmp	r1, r5
 80048a2:	d905      	bls.n	80048b0 <_malloc_r+0x28>
 80048a4:	230c      	movs	r3, #12
 80048a6:	2600      	movs	r6, #0
 80048a8:	603b      	str	r3, [r7, #0]
 80048aa:	4630      	mov	r0, r6
 80048ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80048b0:	4e2e      	ldr	r6, [pc, #184]	; (800496c <_malloc_r+0xe4>)
 80048b2:	f000 f89d 	bl	80049f0 <__malloc_lock>
 80048b6:	6833      	ldr	r3, [r6, #0]
 80048b8:	461c      	mov	r4, r3
 80048ba:	bb34      	cbnz	r4, 800490a <_malloc_r+0x82>
 80048bc:	4629      	mov	r1, r5
 80048be:	4638      	mov	r0, r7
 80048c0:	f7ff ffc2 	bl	8004848 <sbrk_aligned>
 80048c4:	1c43      	adds	r3, r0, #1
 80048c6:	4604      	mov	r4, r0
 80048c8:	d14d      	bne.n	8004966 <_malloc_r+0xde>
 80048ca:	6834      	ldr	r4, [r6, #0]
 80048cc:	4626      	mov	r6, r4
 80048ce:	2e00      	cmp	r6, #0
 80048d0:	d140      	bne.n	8004954 <_malloc_r+0xcc>
 80048d2:	6823      	ldr	r3, [r4, #0]
 80048d4:	4631      	mov	r1, r6
 80048d6:	4638      	mov	r0, r7
 80048d8:	eb04 0803 	add.w	r8, r4, r3
 80048dc:	f000 f878 	bl	80049d0 <_sbrk_r>
 80048e0:	4580      	cmp	r8, r0
 80048e2:	d13a      	bne.n	800495a <_malloc_r+0xd2>
 80048e4:	6821      	ldr	r1, [r4, #0]
 80048e6:	3503      	adds	r5, #3
 80048e8:	1a6d      	subs	r5, r5, r1
 80048ea:	f025 0503 	bic.w	r5, r5, #3
 80048ee:	3508      	adds	r5, #8
 80048f0:	2d0c      	cmp	r5, #12
 80048f2:	bf38      	it	cc
 80048f4:	250c      	movcc	r5, #12
 80048f6:	4638      	mov	r0, r7
 80048f8:	4629      	mov	r1, r5
 80048fa:	f7ff ffa5 	bl	8004848 <sbrk_aligned>
 80048fe:	3001      	adds	r0, #1
 8004900:	d02b      	beq.n	800495a <_malloc_r+0xd2>
 8004902:	6823      	ldr	r3, [r4, #0]
 8004904:	442b      	add	r3, r5
 8004906:	6023      	str	r3, [r4, #0]
 8004908:	e00e      	b.n	8004928 <_malloc_r+0xa0>
 800490a:	6822      	ldr	r2, [r4, #0]
 800490c:	1b52      	subs	r2, r2, r5
 800490e:	d41e      	bmi.n	800494e <_malloc_r+0xc6>
 8004910:	2a0b      	cmp	r2, #11
 8004912:	d916      	bls.n	8004942 <_malloc_r+0xba>
 8004914:	1961      	adds	r1, r4, r5
 8004916:	42a3      	cmp	r3, r4
 8004918:	6025      	str	r5, [r4, #0]
 800491a:	bf18      	it	ne
 800491c:	6059      	strne	r1, [r3, #4]
 800491e:	6863      	ldr	r3, [r4, #4]
 8004920:	bf08      	it	eq
 8004922:	6031      	streq	r1, [r6, #0]
 8004924:	5162      	str	r2, [r4, r5]
 8004926:	604b      	str	r3, [r1, #4]
 8004928:	4638      	mov	r0, r7
 800492a:	f104 060b 	add.w	r6, r4, #11
 800492e:	f000 f865 	bl	80049fc <__malloc_unlock>
 8004932:	f026 0607 	bic.w	r6, r6, #7
 8004936:	1d23      	adds	r3, r4, #4
 8004938:	1af2      	subs	r2, r6, r3
 800493a:	d0b6      	beq.n	80048aa <_malloc_r+0x22>
 800493c:	1b9b      	subs	r3, r3, r6
 800493e:	50a3      	str	r3, [r4, r2]
 8004940:	e7b3      	b.n	80048aa <_malloc_r+0x22>
 8004942:	6862      	ldr	r2, [r4, #4]
 8004944:	42a3      	cmp	r3, r4
 8004946:	bf0c      	ite	eq
 8004948:	6032      	streq	r2, [r6, #0]
 800494a:	605a      	strne	r2, [r3, #4]
 800494c:	e7ec      	b.n	8004928 <_malloc_r+0xa0>
 800494e:	4623      	mov	r3, r4
 8004950:	6864      	ldr	r4, [r4, #4]
 8004952:	e7b2      	b.n	80048ba <_malloc_r+0x32>
 8004954:	4634      	mov	r4, r6
 8004956:	6876      	ldr	r6, [r6, #4]
 8004958:	e7b9      	b.n	80048ce <_malloc_r+0x46>
 800495a:	230c      	movs	r3, #12
 800495c:	4638      	mov	r0, r7
 800495e:	603b      	str	r3, [r7, #0]
 8004960:	f000 f84c 	bl	80049fc <__malloc_unlock>
 8004964:	e7a1      	b.n	80048aa <_malloc_r+0x22>
 8004966:	6025      	str	r5, [r4, #0]
 8004968:	e7de      	b.n	8004928 <_malloc_r+0xa0>
 800496a:	bf00      	nop
 800496c:	20000220 	.word	0x20000220

08004970 <_realloc_r>:
 8004970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004974:	4680      	mov	r8, r0
 8004976:	4614      	mov	r4, r2
 8004978:	460e      	mov	r6, r1
 800497a:	b921      	cbnz	r1, 8004986 <_realloc_r+0x16>
 800497c:	4611      	mov	r1, r2
 800497e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004982:	f7ff bf81 	b.w	8004888 <_malloc_r>
 8004986:	b92a      	cbnz	r2, 8004994 <_realloc_r+0x24>
 8004988:	f7ff ff16 	bl	80047b8 <_free_r>
 800498c:	4625      	mov	r5, r4
 800498e:	4628      	mov	r0, r5
 8004990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004994:	f000 f838 	bl	8004a08 <_malloc_usable_size_r>
 8004998:	4284      	cmp	r4, r0
 800499a:	4607      	mov	r7, r0
 800499c:	d802      	bhi.n	80049a4 <_realloc_r+0x34>
 800499e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80049a2:	d812      	bhi.n	80049ca <_realloc_r+0x5a>
 80049a4:	4621      	mov	r1, r4
 80049a6:	4640      	mov	r0, r8
 80049a8:	f7ff ff6e 	bl	8004888 <_malloc_r>
 80049ac:	4605      	mov	r5, r0
 80049ae:	2800      	cmp	r0, #0
 80049b0:	d0ed      	beq.n	800498e <_realloc_r+0x1e>
 80049b2:	42bc      	cmp	r4, r7
 80049b4:	4622      	mov	r2, r4
 80049b6:	4631      	mov	r1, r6
 80049b8:	bf28      	it	cs
 80049ba:	463a      	movcs	r2, r7
 80049bc:	f7ff fed4 	bl	8004768 <memcpy>
 80049c0:	4631      	mov	r1, r6
 80049c2:	4640      	mov	r0, r8
 80049c4:	f7ff fef8 	bl	80047b8 <_free_r>
 80049c8:	e7e1      	b.n	800498e <_realloc_r+0x1e>
 80049ca:	4635      	mov	r5, r6
 80049cc:	e7df      	b.n	800498e <_realloc_r+0x1e>
	...

080049d0 <_sbrk_r>:
 80049d0:	b538      	push	{r3, r4, r5, lr}
 80049d2:	2300      	movs	r3, #0
 80049d4:	4d05      	ldr	r5, [pc, #20]	; (80049ec <_sbrk_r+0x1c>)
 80049d6:	4604      	mov	r4, r0
 80049d8:	4608      	mov	r0, r1
 80049da:	602b      	str	r3, [r5, #0]
 80049dc:	f7fd f906 	bl	8001bec <_sbrk>
 80049e0:	1c43      	adds	r3, r0, #1
 80049e2:	d102      	bne.n	80049ea <_sbrk_r+0x1a>
 80049e4:	682b      	ldr	r3, [r5, #0]
 80049e6:	b103      	cbz	r3, 80049ea <_sbrk_r+0x1a>
 80049e8:	6023      	str	r3, [r4, #0]
 80049ea:	bd38      	pop	{r3, r4, r5, pc}
 80049ec:	20000228 	.word	0x20000228

080049f0 <__malloc_lock>:
 80049f0:	4801      	ldr	r0, [pc, #4]	; (80049f8 <__malloc_lock+0x8>)
 80049f2:	f000 b811 	b.w	8004a18 <__retarget_lock_acquire_recursive>
 80049f6:	bf00      	nop
 80049f8:	2000022c 	.word	0x2000022c

080049fc <__malloc_unlock>:
 80049fc:	4801      	ldr	r0, [pc, #4]	; (8004a04 <__malloc_unlock+0x8>)
 80049fe:	f000 b80c 	b.w	8004a1a <__retarget_lock_release_recursive>
 8004a02:	bf00      	nop
 8004a04:	2000022c 	.word	0x2000022c

08004a08 <_malloc_usable_size_r>:
 8004a08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a0c:	1f18      	subs	r0, r3, #4
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	bfbc      	itt	lt
 8004a12:	580b      	ldrlt	r3, [r1, r0]
 8004a14:	18c0      	addlt	r0, r0, r3
 8004a16:	4770      	bx	lr

08004a18 <__retarget_lock_acquire_recursive>:
 8004a18:	4770      	bx	lr

08004a1a <__retarget_lock_release_recursive>:
 8004a1a:	4770      	bx	lr

08004a1c <_init>:
 8004a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a1e:	bf00      	nop
 8004a20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a22:	bc08      	pop	{r3}
 8004a24:	469e      	mov	lr, r3
 8004a26:	4770      	bx	lr

08004a28 <_fini>:
 8004a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a2a:	bf00      	nop
 8004a2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a2e:	bc08      	pop	{r3}
 8004a30:	469e      	mov	lr, r3
 8004a32:	4770      	bx	lr
