#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Jan 24 20:46:40 2018
# Process ID: 13068
# Current directory: G:/ECE544/project_1/project_1.runs/embsys_microblaze_0_axi_intc_0_synth_1
# Command line: vivado.exe -log embsys_microblaze_0_axi_intc_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source embsys_microblaze_0_axi_intc_0.tcl
# Log file: G:/ECE544/project_1/project_1.runs/embsys_microblaze_0_axi_intc_0_synth_1/embsys_microblaze_0_axi_intc_0.vds
# Journal file: G:/ECE544/project_1/project_1.runs/embsys_microblaze_0_axi_intc_0_synth_1\vivado.jou
#-----------------------------------------------------------
source embsys_microblaze_0_axi_intc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 355.852 ; gain = 99.871
INFO: [Synth 8-638] synthesizing module 'embsys_microblaze_0_axi_intc_0' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_microblaze_0_axi_intc_0/synth/embsys_microblaze_0_axi_intc_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'axi_intc' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cf04/hdl/axi_intc_v4_1_vh_rfs.vhd:3769]
INFO: [Synth 8-638] synthesizing module 'intc_core' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cf04/hdl/axi_intc_v4_1_vh_rfs.vhd:782]
INFO: [Synth 8-638] synthesizing module 'shared_ram_ivar' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cf04/hdl/axi_intc_v4_1_vh_rfs.vhd:321]
INFO: [Synth 8-256] done synthesizing module 'shared_ram_ivar' (1#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cf04/hdl/axi_intc_v4_1_vh_rfs.vhd:321]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (2#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cf04/hdl/axi_intc_v4_1_vh_rfs.vhd:782]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (3#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (3#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (3#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (3#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (3#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (3#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (3#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (3#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (3#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (3#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (3#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (3#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (3#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (3#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (3#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (3#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (3#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (3#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (4#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (5#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (6#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (7#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ipshared/cf04/hdl/axi_intc_v4_1_vh_rfs.vhd:3769]
INFO: [Synth 8-256] done synthesizing module 'embsys_microblaze_0_axi_intc_0' (8#1) [g:/ECE544/project_1/project_1.srcs/sources_1/bd/embsys/ip/embsys_microblaze_0_axi_intc_0/synth/embsys_microblaze_0_axi_intc_0.vhd:89]
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 410.426 ; gain = 154.445
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 410.426 ; gain = 154.445
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 760.531 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 760.531 ; gain = 504.551
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 760.531 ; gain = 504.551
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 760.531 ; gain = 504.551
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 760.531 ; gain = 504.551
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 760.531 ; gain = 504.551
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name | RTL Object                                                                     | Inference      | Size (Depth x Width) | Primitives      | 
+------------+--------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|U0          | INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg | User Attribute | 16 x 32              | RAM16X1D x 32   | 
+------------+--------------------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 760.531 ; gain = 504.551
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 772.844 ; gain = 516.863
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 775.457 ; gain = 519.477
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 775.457 ; gain = 519.477
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 775.457 ; gain = 519.477
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 775.457 ; gain = 519.477
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 775.457 ; gain = 519.477
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 775.457 ; gain = 519.477
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 775.457 ; gain = 519.477

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |    16|
|3     |LUT3     |    49|
|4     |LUT4     |    33|
|5     |LUT5     |    13|
|6     |LUT6     |    30|
|7     |RAM16X1D |    32|
|8     |FDRE     |   174|
|9     |FDSE     |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 775.457 ; gain = 519.477
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 775.457 ; gain = 527.477
