WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2502128 heartbeat IPC: 3.9966 cumulative IPC: 3.9966 (Simulation time: 0 hr 2 min 44 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2502129 cumulative IPC: 3.9966 (Simulation time: 0 hr 2 min 44 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2502129 (Simulation time: 0 hr 2 min 44 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 25161904 heartbeat IPC: 0.441311 cumulative IPC: 0.441311 (Simulation time: 0 hr 12 min 2 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 47141097 heartbeat IPC: 0.454976 cumulative IPC: 0.44804 (Simulation time: 0 hr 18 min 44 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 68684243 heartbeat IPC: 0.464185 cumulative IPC: 0.453295 (Simulation time: 0 hr 21 min 53 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 90662572 heartbeat IPC: 0.454994 cumulative IPC: 0.453719 (Simulation time: 0 hr 24 min 8 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 111124026 heartbeat IPC: 0.488724 cumulative IPC: 0.460313 (Simulation time: 0 hr 26 min 4 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 108621899 cumulative IPC: 0.460313 (Simulation time: 0 hr 26 min 4 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 108621899 (Simulation time: 0 hr 26 min 4 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/620.omnetpp_s-141B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.460313 instructions: 50000003 cycles: 108621899
CPU 0 Branch Prediction Accuracy: 91.4963% MPKI: 17.9017 Average ROB Occupancy at Mispredict: 41.8255
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.83684
BRANCH_INDIRECT: 0.35484
BRANCH_CONDITIONAL: 15.4062
BRANCH_DIRECT_CALL: 0.00142
BRANCH_INDIRECT_CALL: 0.85714
BRANCH_RETURN: 0.44522

LLC TOTAL       ACCESS:    1196839  HIT:     434943  MISS:     761896
LLC LOAD         ACCESS:     612961  HIT:     123562  MISS:     489399
LLC RFO          ACCESS:      81592  HIT:      23962  MISS:      57630
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     269693  HIT:     263602  MISS:       6091
LLC TRANSLATION  ACCESS:     232593  HIT:      23817  MISS:     208776
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 201.489 cycles
cpu0_DTLB TOTAL       ACCESS:   18148310  HIT:   16575473  MISS:    1572837
cpu0_DTLB LOAD         ACCESS:   18148310  HIT:   16575473  MISS:    1572837
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 47.0505 cycles
cpu0_ITLB TOTAL       ACCESS:    3935247  HIT:    3820438  MISS:     114809
cpu0_ITLB LOAD         ACCESS:    3935247  HIT:    3820438  MISS:     114809
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.16243 cycles
cpu0_L1D TOTAL       ACCESS:   21616153  HIT:   19585536  MISS:    2030617
cpu0_L1D LOAD         ACCESS:   12040991  HIT:   10686378  MISS:    1354613
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    9228917  HIT:    8837707  MISS:     391210
cpu0_L1D TRANSLATION  ACCESS:     346245  HIT:      61451  MISS:     284794
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 91.6337 cycles
cpu0_L1I TOTAL       ACCESS:    4309549  HIT:    4272146  MISS:      37403
cpu0_L1I LOAD         ACCESS:    4309549  HIT:    4272146  MISS:      37403
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 14.9707 cycles
cpu0_L2C TOTAL       ACCESS:    1663880  HIT:     736428  MISS:     927452
cpu0_L2C LOAD         ACCESS:     880372  HIT:     267411  MISS:     612961
cpu0_L2C RFO          ACCESS:     113975  HIT:      32383  MISS:      81592
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     385147  HIT:     384841  MISS:        306
cpu0_L2C TRANSLATION  ACCESS:     284386  HIT:      51793  MISS:     232593
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 186.333 cycles
cpu0_STLB TOTAL       ACCESS:    1081813  HIT:     836930  MISS:     244883
cpu0_STLB LOAD         ACCESS:    1081813  HIT:     836930  MISS:     244883
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 268.136 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      57243
  ROW_BUFFER_MISS:     698507
 AVG DBUS CONGESTED CYCLE:    3.84991
 WQ ROW_BUFFER_HIT:      66525
  ROW_BUFFER_MISS:     127197  FULL:          0

