FN Clarivate Analytics Web of Science
VR 1.0
PT J
AU Marinelli, T
   Perez, JIG
   Tenllado, C
   Catthoor, F
AF Marinelli, Tommaso
   Perez, Jose Ignacio Gomez
   Tenllado, Christian
   Catthoor, Francky
TI COMPAD: A heterogeneous cache-scratchpad CPU architecture with data
   layout compaction for embedded loop-dominated applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cache; Compaction; Energy efficiency; Data reuse; Scratchpad
AB The growing trend of pervasive computing has consolidated the everlasting need for power efficient devices. The conventional cache subsystem of general-purpose CPUs, while being able to adapt to many use cases, suffers from energy inefficiencies in some scenarios. It is well-known by now in the academic literature that the utilization of a scratchpad memory (SPM) can help reducing the overall energy consumption of embedded systems. This work proposes a hybrid cache-SPM architecture with support logic for semi-transparent data management and spatial locality improvement. Selected data are transferred and stored in the SPM in a compact form using dynamic layout transformation. As a second major contribution, we introduce a methodology to identify memory access sequences that make an inefficient use of the cache, marking them as candidates to be moved to an SPM of constrained space. The methodology does not require access to the source code of the target applications, relying on binary instrumentation and offline profiling. The resulting mapping policies have been tested on a simulated system, showing a mean memory dynamic energy reduction of 43% and a mean speed gain of 13% with a representative benchmark set.
C1 [Marinelli, Tommaso; Perez, Jose Ignacio Gomez; Tenllado, Christian] Univ Complutense Madrid, DACYA, Av Seneca 2, Madrid 28040, Spain.
   [Catthoor, Francky] Imec Vzw, Kapeldreef 75, B-3001 Leuven, Belgium.
   [Marinelli, Tommaso; Catthoor, Francky] Katholieke Univ Leuven, ESAT, Oude Markt 13, B-3000 Leuven, Belgium.
C3 Complutense University of Madrid; IMEC; KU Leuven
RP Marinelli, T (corresponding author), Univ Complutense Madrid, DACYA, Av Seneca 2, Madrid 28040, Spain.
EM tommarin@ucm.es
OI Marinelli, Tommaso/0000-0002-8555-3581
FU MCIN/AEI (Spanish Ministry of Science and Innovation)
   [PID2021-123041OB-I00]; ERDF A way of making Europe(European Regional
   Development Fund); CM (Community of Madrid, Spain) [S2018/TCS-4423]
FX This work has been supported by grant PID2021-123041OB-I00 funded by
   MCIN/AEI/10.13039/501100011033 (Spanish Ministry of Science and
   Innovation) and by "ERDF A way of making Europe" (European Regional
   Development Fund) , and by the CM (Community of Madrid , Spain) under
   grant S2018/TCS-4423.
CR Alvarez L, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P720, DOI 10.1145/2749469.2750411
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   Banakar R.M., 2001, Technical report #762
   Bathen LA, 2012, DES AUT CON, P447
   Carter J, 1999, FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P70, DOI 10.1109/HPCA.1999.744334
   Chakraborty P., 2013, 2013 INT C COMPILERS, P1, DOI [10.1109/CASES.2013.6662527, DOI 10.1109/CASES.2013.6662527]
   Chakraborty P, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2934680
   Cho H, 2007, LCTES'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN-SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P195
   Dominguez Angel., 2005, J EMBEDDED COMPUTING, V1, P521
   Egger B, 2010, IEEE T COMPUT, V59, P1047, DOI 10.1109/TC.2009.188
   Gorgovan C, 2016, ACM T ARCHIT CODE OP, V13, DOI 10.1145/2896451
   Hu JT, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2560019
   Intel Corporation, 2018, Scatter-gather DMA controller core
   Intel Corporation, 2023, Pin 3.27
   Jagtap R, 2016, PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (SAMOS), P96, DOI 10.1109/SAMOS.2016.7818336
   Janapsatya A, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P370, DOI 10.1109/ICCAD.2004.1382603
   Ji X, 2017, SC'17: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3126908.3126917
   Komuravelli R, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P707, DOI 10.1145/2749469.2750374
   Lattice Semiconductor, 2015, Scatter-gather direct memory access controller IP core user guide
   Lezos C, 2020, ACM T DES AUTOMAT EL, V25, DOI 10.1145/3398189
   Lowe-Power J, 2020, Arxiv, DOI arXiv:2007.03152
   Mcllroy R, 2008, ISMM'08: PROCEEDINGS OF THE 2008 INTERNATIONAL SYMPOSIUM ON MEMORY MANAGEMENT, P31
   MIT and Hewlett-Packard, 2001, DynamoRIO
   Nachtergaele L, 1996, VLSI SIGNAL PROCESSING, IX, P115, DOI 10.1109/VLSISP.1996.558310
   Ohio State University, 2016, PolyBench/C 4.2.1
   Seshadri V, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P267, DOI 10.1145/2830772.2830820
   Shekarisaz M, 2022, IEEE T SUST COMPUT, V7, P749, DOI 10.1109/TSUSC.2021.3049447
   Tao XH, 2021, J SUPERCOMPUT, V77, P14502, DOI 10.1007/s11227-021-03853-x
   Udayakumaran S., 2003, CASES '03: Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, P276
   Van Achteren T, 1999, P IEEE RAP SYST PROT, P81, DOI 10.1109/IWRSP.1999.779035
   Verma M, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P104
   Wilton SJE, 1996, IEEE J SOLID-ST CIRC, V31, P677, DOI 10.1109/4.509850
   Wuytack S, 1998, IEEE T VLSI SYST, V6, P529, DOI 10.1109/92.736124
   Xilinx, 2010, Channelized direct memory access and scatter gather
   Yousefzadeh A, 2022, ACM T ARCHIT CODE OP, V19, DOI 10.1145/3546071
   Zhang C, 2023, DES AUT TEST EUROPE, DOI 10.23919/DATE56975.2023.10137243
   Zhang W, 2014, 2014 IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2014 IEEE 6TH INTL SYMP ON CYBERSPACE SAFETY AND SECURITY, 2014 IEEE 11TH INTL CONF ON EMBEDDED SOFTWARE AND SYST (HPCC,CSS,ICESS), P340, DOI 10.1109/HPCC.2014.59
NR 37
TC 0
Z9 0
U1 1
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2023
VL 145
AR 103022
DI 10.1016/j.sysarc.2023.103022
EA OCT 2023
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA Z2CL1
UT WOS:001110208700001
OA Green Published, hybrid
DA 2024-07-18
ER

PT J
AU Katsaragakis, M
   Papadopoulos, L
   Konijnenburg, M
   Catthoor, F
   Soudris, D
AF Katsaragakis, Manolis
   Papadopoulos, Lazaros
   Konijnenburg, Mario
   Catthoor, Francky
   Soudris, Dimitrios
TI A memory footprint optimization framework for Python applications
   targeting edge devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Memory management; Edge computing; Resource management; Python
AB The advantages of processing data at the source motivate developers to offload computations at the edges of IoT networks. However, the computational resource constraints of edge computing devices limit the opportunities for deploying applications developed in high-level languages at the edge. In contrast to C/C++, applications developed in Python and other dynamic high-level languages, often require an increased amount of memory size, due to their inherent static memory management approach. Therefore, developers targeting the deployment of applications in dynamic high-level languages at the edge need support by methodologies and tools, which will allow these applications to exploit the limited memory resources efficiently. This work presents a memory optimization framework for applications developed in the Python programming language targeting edge devices. Aiming to avoid the inherent pitfalls of static memory management that Python's integrated memory manager imposes, the framework targets the reduction of the required memory footprint, by integrating a set of static and dynamic optimizations. The evaluation results, based on a set of representative real-life benchmark suites and applications, show 64% average memory footprint reduction, over the CPython's minimum baseline of 24 MB. Additionally, we investigate the impact of memory size reduction on execution time and energy consumption. The results show 51% lower execution time and 47.3% reduction in the energy consumed.
C1 [Katsaragakis, Manolis; Papadopoulos, Lazaros; Soudris, Dimitrios] Natl Tech Univ Athens NTUA, Athens, Greece.
   [Katsaragakis, Manolis; Catthoor, Francky] Katholieke Univ Leuven KUL, Leuven, Belgium.
   [Konijnenburg, Mario] IMEC NL, Eindhoven, Netherlands.
   [Catthoor, Francky] IMEC BE, Leuven, Belgium.
C3 KU Leuven; IMEC
RP Katsaragakis, M (corresponding author), Natl Tech Univ Athens NTUA, Athens, Greece.
EM mkatsaragakis@microlab.ntua.gr; lpapadop@microlab.ntua.gr;
   mario.konijnenburg@imec.nl; francky.catthoor@esat.kuleuven.be;
   dsoudris@microlab.ntua.gr
RI Soudris, Dimitrios/I-5252-2014
OI Soudris, Dimitrios/0000-0002-6930-6847
FU EU Horizon 2020 program [101015922 [AI@EDGE]]
FX This work has been partially funded by EU Horizon 2020 program under
   grant agreement No 101015922 [AI@EDGE]
CR Abreha HG, 2022, SENSORS-BASEL, V22, DOI 10.3390/s22020450
   Alonso D.A., 2015, DYNAMIC MEMORY MANAG
   Andrzejak A, 2017, IEEE INT SYMP SOFTW, P252, DOI 10.1109/ISSREW.2017.72
   [Anonymous], 2022, PYPL PopularitY of Programming Language Index
   Baloukas C, 2010, IEEE INT CONF VLSI, P155, DOI 10.1109/VLSISOC.2010.5642605
   Barany G., 2014, P WORKSHOP DYNAMIC L, P1, DOI DOI 10.1145/2617548.2617552
   Barr T.W., 2012, 2012 USENIX ANN TECH, P297
   Bartzas A, 2006, DES AUT TEST EUROPE, P738
   Cohen G, 2017, IEEE IJCNN, P2921, DOI 10.1109/IJCNN.2017.7966217
   De Melo Arnaldo Carvalho, 2010, SLID LIN K, V18
   García AA, 2020, 2020 IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC 2020), P319, DOI 10.1109/SEC50012.2020.00044
   github, 2023, US
   github, about us
   Hongyu Zhai, 2019, 2019 IEEE/ACM 16th International Conference on Mining Software Repositories (MSR), P116, DOI 10.1109/MSR.2019.00027
   Ilbeyi B, 2017, I S WORKL CHAR PROC, P97, DOI 10.1109/IISWC.2017.8167760
   Imazon, 2022, About Us
   Ismail M, 2018, I S WORKL CHAR PROC, P36, DOI 10.1109/IISWC.2018.8573512
   Ismail M, 2018, ACM SIGPLAN NOTICES, V53, P45, DOI [10.1145/3299706.3210566, 10.1145/3210563.3210566]
   Jump M, 2007, ACM SIGPLAN NOTICES, V42, P31, DOI 10.1145/1190215.1190224
   Katsaragakis M, 2022, INT C HIGH PERFORM, P75, DOI 10.1109/HiPC56025.2022.00022
   Katsaragakis M, 2022, DES AUT TEST EUROPE, P748, DOI 10.23919/DATE54114.2022.9774666
   Katsaragakis M, 2020, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS45731.2020.9181038
   Lamprakos CP, 2022, LECT NOTES COMPUT SC, V13511, P219, DOI 10.1007/978-3-031-15074-6_14
   Liaw A., 2002, R NEWS, V2, P18
   Lujing Cen, 2020, MAPL 2020: Proceedings of the 4th ACM SIGPLAN International Workshop on Machine Learning and Programming Languages, P38, DOI 10.1145/3394450.3397469
   Maas M, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P541, DOI 10.1145/3373376.3378525
   Meurer A, 2017, PEERJ COMPUT SCI, DOI 10.7717/peerj-cs.103
   Microsoft, 2022, about us
   Monat Raphael, 2020, SOAP 2020: Proceedings of the 9th ACM SIGPLAN International Workshop on the State Of the Art in Program Analysis, P8, DOI 10.1145/3394451.3397205
   Moshiri N, 2020, SOFTWAREX, V11, DOI 10.1016/j.softx.2020.100436
   Oyekanlu E, 2017, IEEE INT CONF BIG DA, P1663, DOI 10.1109/BigData.2017.8258103
   Papastergiou T, 2015, Proceedings International Conference on Embedded Computer Systems - Architectures, Modeling and Simulation (SAMOS XV), P78, DOI 10.1109/SAMOS.2015.7363662
   Pereira R, 2021, SCI COMPUT PROGRAM, V205, DOI 10.1016/j.scico.2021.102609
   Pereira R, 2017, SLE'17: PROCEEDINGS OF THE 10TH ACM SIGPLAN INTERNATIONAL CONFERENCE ON SOFTWARE LANGUAGE ENGINEERING, P256, DOI 10.1145/3136014.3136031
   Power Russell, 2013, arXiv
   Powers B, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P333, DOI 10.1145/3314221.3314582
   pypi, about us
   Python, 2022, ABOUT US
   python, 2023, FINALIZERS
   Python, US
   Rahman MM, 2020, AEROSP CONF PROC, DOI 10.1109/aero47225.2020.9172295
   readthedocs, US
   realpython, US
   Redondo JM, 2015, IEEE SOFTWARE, V32, P76, DOI 10.1109/MS.2014.104
   Shajii A.R., 2020, BIORXIV
   Vappangi Suseela., 2022, 2022_2nd_International Conference_on_Artificial_Intelligence_and_Signal_Processing_(AISP), P1
   Zhou J, 2013, 2013 10TH WEB INFORMATION SYSTEM AND APPLICATION CONFERENCE (WISA 2013), P176, DOI 10.1109/WISA.2013.41
   US
NR 48
TC 0
Z9 0
U1 2
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2023
VL 142
AR 102936
DI 10.1016/j.sysarc.2023.102936
EA JUL 2023
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA O7QD3
UT WOS:001045703300001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Huang, Q
   Huang, PS
   Li, HB
   Huang, JY
   Lin, HY
AF Huang, Qiong
   Huang, Peisen
   Li, Hongbo
   Huang, Jianye
   Lin, Hongyuan
TI A more efficient public-key authenticated encryption scheme with keyword
   search
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Keyword search; Inside keyword guessing attacks; Low storage overhead;
   Inverted index; Fast search
ID GUESSING ATTACKS; SECURE; INTERNET
AB To realize ciphertext retrieval without decryption in the public key settings, Boneh et al. in 2004 proposed a cryptographic primitive named Public-key Encryption with Keyword Search (PEKS) and proposed the first PEKS scheme. Following Boneh et al.'s work, various PEKS schemes were proposed; however, most schemes are vulnerable to inside keyword guessing attacks (IKGA). Huang and Li proposed a new primitive named Public -key Authenticated Encryption with Keyword Search (PAEKS) in 2017, which resists the IKGA in the setting of only one test server. Their main idea to resist IKGA is to require the data sender to authenticate the ciphertext while encrypting a keyword. However, in the era of big data, as the number of encrypted files increases, huge storage overhead and heavy retrieval costs become problems in PAEKS. In this paper, we proposed a new PAEKS scheme that costs low storage space and supports fast search. We introduced the ciphertext deduplication into PAEKS to reduce storage space and leveraged the inverted index to accelerate the retrieval process. We simulated the proposed scheme and several related schemes with a desktop computer. The experiment results show that our proposed scheme is of lower storage overhead and higher retrieval efficiency compared with related schemes.
C1 [Huang, Qiong; Huang, Peisen; Li, Hongbo; Lin, Hongyuan] South China Agr Univ, Coll Math & Informat, Guangzhou 510642, Peoples R China.
   [Huang, Qiong] Guangzhou Key Lab Intelligent Agr, Guangzhou 510642, Peoples R China.
   [Huang, Jianye] Univ Wollongong, Sch Comp & Informat Technol, Wollongong, NSW 2500, Australia.
C3 South China Agricultural University; University of Wollongong
RP Li, HB (corresponding author), South China Agr Univ, Coll Math & Informat, Guangzhou 510642, Peoples R China.
EM hongbo@scau.edu.cn
FU National Natural Science Foundation of China [61872152, 62272174]; Major
   Program of Guangdong Basic and Applied Research [2019B030302008];
   Science and Technology Program of Guangzhou, China [201902010081]
FX Acknowledgments This work is supported by National Natural Science
   Foundation of China (No. 61872152, 62272174) , Major Program of
   Guangdong Basic and Applied Research (No. 2019B030302008) , and Science
   and Technology Program of Guangzhou, China (No. 201902010081) .
CR [Anonymous], 1997, ART COMPUTER PROGRAM
   Baek J, 2008, LECT NOTES COMPUT SC, V5072, P1249, DOI 10.1007/978-3-540-69839-5_96
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P506
   Boneh D, 2003, SIAM J COMPUT, V32, P586, DOI 10.1137/S0097539701398521
   Byun JW, 2006, LECT NOTES COMPUT SC, V4165, P75
   Cheng LX, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102248
   Chi TY, 2020, WIREL COMMUN MOB COM, V2020, DOI 10.1155/2020/8816172
   Chuah M., 2011, Proceedings of the 2011 31st International Conference on Distributed Computing Systems Workshops (ICDCS Workshops), P273, DOI 10.1109/ICDCSW.2011.11
   De Caro A, 2011, IEEE SYMP COMP COMMU
   Fang LM, 2013, INFORM SCIENCES, V238, P221, DOI 10.1016/j.ins.2013.03.008
   Golle P, 2004, LECT NOTES COMPUT SC, V3089, P31, DOI 10.1007/978-3-540-24852-1_3
   Han L., 2021, IEEE ACCESS, V9
   He DB, 2018, IEEE T IND INFORM, V14, P3618, DOI 10.1109/TII.2017.2771382
   Huang Q, 2017, INFORM SCIENCES, V403, P1, DOI 10.1016/j.ins.2017.03.038
   Jiang Z., 2022, COMPUT J
   Li CT, 2015, NONLINEAR DYNAM, V80, P1601, DOI 10.1007/s11071-015-1965-9
   Li HB, 2019, INFORM SCIENCES, V481, P330, DOI 10.1016/j.ins.2019.01.004
   Liu XQ, 2021, IEEE T PARALL DISTR, V32, P561, DOI 10.1109/TPDS.2020.3027003
   Liu XQ, 2019, LECT NOTES COMPUT SC, V11821, P113, DOI 10.1007/978-3-030-31919-9_7
   Liu Z.-Y., 2020, PUBLIC KEY AUTHENTIC
   Liu ZY, 2021, PUBLIC KEY AUTHENTIC
   Noroozi M, 2019, IET INFORM SECUR, V13, P336, DOI 10.1049/iet-ifs.2018.5315
   Noroozi M, 2018, NONLINEAR DYNAM, V94, P1127, DOI 10.1007/s11071-018-4413-9
   Pakniat N, 2020, J INF SECUR APPL, V53, DOI 10.1016/j.jisa.2020.102525
   Pan XY, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102075
   Qin BD, 2020, INFORM SCIENCES, V516, P515, DOI 10.1016/j.ins.2019.12.063
   Rhee HS, 2009, IEICE ELECTRON EXPR, V6, P237, DOI 10.1587/elex.6.237
   Shiraly D, 2022, J SYST ARCHITECT, V124, DOI 10.1016/j.sysarc.2021.102390
   Wu B, 2020, PLOS ONE, V15, DOI 10.1371/journal.pone.0230722
   Wu LB, 2019, ANN TELECOMMUN, V74, P423, DOI 10.1007/s12243-018-00701-7
   Xu P, 2015, IEEE T INF FOREN SEC, V10, P1993, DOI 10.1109/TIFS.2015.2442220
   Yang GM, 2010, LECT NOTES COMPUT SC, V5985, P119, DOI 10.1007/978-3-642-11925-5_9
   Yau WC, 2008, LECT NOTES COMPUT SC, V5060, P100
   Zhang Y, 2014, CCS'14: PROCEEDINGS OF THE 21ST ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1535, DOI 10.1145/2660267.2662361
   Zhang YL, 2019, IEEE ACCESS, V7, P146542, DOI 10.1109/ACCESS.2019.2945813
NR 35
TC 8
Z9 8
U1 1
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2023
VL 137
AR 102839
DI 10.1016/j.sysarc.2023.102839
EA FEB 2023
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9V6MC
UT WOS:000948503500001
DA 2024-07-18
ER

PT J
AU Tong, Z
   Deng, X
   Mei, J
   Dai, LB
   Li, KL
   Li, KQ
AF Tong, Zhao
   Deng, Xin
   Mei, Jing
   Dai, Longbao
   Li, Kenli
   Li, Keqin
TI Stackelberg game-based task offloading and pricing with computing
   capacity constraint in mobile edge computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mobile edge computing; Pricing; PSO; Stackelberg game; Task offloading
ID RESOURCE-ALLOCATION; INTERNET
AB The task offloading technology in mobile edge computing can improve the benefits of each device. Moreover, designing reasonable prices for computing resources is critical to balancing the interests of end servers and devices. However, unbalanced information availability complicates this issue. To address this problem, the Stackelberg game is introduced to describe the relationship between the MEC server and end users (EUs). Then, the task offloading decision problem of EUs is simplified and proved by derivation. Last, uniform pricing and differentiated pricing algorithms are proposed. The differentiated pricing strategy is proposed by the PSO-based pricing optimization algorithm (DPOA), which can precisely constrain the offloading of each EU. Simulation results show the DPOA effectively improve profit of the server, and reduce latency of EUs.
C1 [Tong, Zhao; Deng, Xin; Mei, Jing; Dai, Longbao] Hunan Normal Univ, Coll Informat Sci & Engn, Changsha 410012, Peoples R China.
   [Li, Kenli] Hunan Univ, Coll Informat Sci & Engn, Natl Supercomp Ctr, Changsha 410082, Peoples R China.
   [Li, Keqin] SUNY Coll New Paltz, Dept Comp Sci, New Paltz, NY 12561 USA.
C3 Hunan Normal University; Hunan University; State University of New York
   (SUNY) System; SUNY New Paltz
RP Tong, Z (corresponding author), Hunan Normal Univ, Coll Informat Sci & Engn, Changsha 410012, Peoples R China.
EM tongzhao@hunnu.edu.cn; 202120293782@hunnu.edu.cn; Meijing@hunnu.edu.cn;
   202120293781@hunnu.edu.cn; lkl@hnu.edu.cn; lik@newpaltz.edu
RI Zhang, Zixuan/JSL-3603-2023; Liu, Yuxuan/JVO-7759-2024; Dai,
   Longbao/JDN-0242-2023; chen, zhuo/JXX-1337-2024; Wang,
   Xiaojun/JUU-9683-2023; LIU, YUTING/JUV-1285-2023; Mei,
   Jing/AGL-8637-2022; Wang, YUJIE/JXY-8442-2024
OI Dai, Longbao/0000-0002-3914-7507; Tong, Zhao/0000-0002-8624-6364
FU Program of National Natural Science Foundation of China [62072174,
   61502165]; National Natural Science Foundation of Hunan Province, China
   [2022JJ40278, 2020JJ5370]; Scientific Re-search Fund of Hunan Provincial
   Education Department, China [22A0026]
FX Acknowledgments The authors thank the editors and reviewers for their
   insightful comment and valuable suggestions. This work was supported by
   the Program of National Natural Science Foundation of China (grant No.
   62072174, 61502165) , National Natural Science Foundation of Hunan
   Province, China (grant No. 2022JJ40278, 2020JJ5370) , Scientific
   Re-search Fund of Hunan Provincial Education Department, China (Grant
   No. 22A0026) .
CR [Anonymous], 2013, GAME THEORY INTRO
   [Anonymous], 2020, Cisco annual Internet report (2018-2023) white paper
   Chen X, 2016, IEEE ACM T NETWORK, V24, P2827, DOI 10.1109/TNET.2015.2487344
   Chen YF, 2020, FUTURE GENER COMP SY, V108, P273, DOI 10.1016/j.future.2020.02.045
   Chen ZY, 2022, PEER PEER NETW APPL, V15, P194, DOI 10.1007/s12083-021-01245-9
   Díaz M, 2016, J NETW COMPUT APPL, V67, P99, DOI 10.1016/j.jnca.2016.01.010
   Du JB, 2022, IEEE T NETW SCI ENG, V9, P33, DOI 10.1109/TNSE.2021.3068340
   Duan SJ, 2023, IEEE COMMUN SURV TUT, V25, P591, DOI 10.1109/COMST.2022.3218527
   Duan SJ, 2024, IEEE T MOBILE COMPUT, V23, P645, DOI 10.1109/TMC.2022.3220720
   Elgendy IA, 2019, FUTURE GENER COMP SY, V100, P531, DOI 10.1016/j.future.2019.05.037
   Feng W, 2021, IEEE COMMUN LETT, V25, P2673, DOI 10.1109/LCOMM.2021.3074621
   Guo FX, 2018, IEEE ACM T NETWORK, V26, P2651, DOI 10.1109/TNET.2018.2873002
   Hu ZY, 2022, IEEE T SERV COMPUT, V15, P669, DOI 10.1109/TSC.2021.3116280
   Jakóbik A, 2018, J NETW COMPUT APPL, V110, P99, DOI 10.1016/j.jnca.2018.02.015
   Kang K, 2022, IEEE T AUTOM SCI ENG, V19, P295, DOI 10.1109/TASE.2020.3029081
   Kantere V, 2011, IEEE T KNOWL DATA EN, V23, P1345, DOI 10.1109/TKDE.2011.35
   Li FX, 2020, IEEE T IND INFORM, V16, P5444, DOI 10.1109/TII.2019.2961662
   Li H, 2016, IEEE T EMERG TOP COM, V4, P266, DOI 10.1109/TETC.2016.2517930
   Li LH, 2020, J SIGNAL PROCESS SYS, V92, P1421, DOI 10.1007/s11265-020-01572-9
   Lin H, 2020, J NETW COMPUT APPL, V169, DOI 10.1016/j.jnca.2020.102781
   Liu CB, 2021, IEEE T CLOUD COMPUT, V9, P1, DOI 10.1109/TCC.2018.2790404
   Liu JH, 2022, IEEE INTERNET THINGS, V9, P4356, DOI 10.1109/JIOT.2021.3103196
   Liu MY, 2018, IEEE WIREL COMMUN LE, V7, P420, DOI 10.1109/LWC.2017.2780128
   Liu YQ, 2020, IEEE INTERNET THINGS, V7, P6722, DOI 10.1109/JIOT.2020.3004500
   Liu ZY, 2021, WIREL NETW, V27, P4795, DOI 10.1007/s11276-021-02767-z
   Luong NC, 2017, IEEE COMMUN SURV TUT, V19, P954, DOI 10.1109/COMST.2017.2647981
   Lyu F, 2021, IEEE T MOBILE COMPUT, V20, P2607, DOI 10.1109/TMC.2020.2984261
   Mao YY, 2016, IEEE J SEL AREA COMM, V34, P3590, DOI 10.1109/JSAC.2016.2611964
   Ren JK, 2018, IEEE T WIREL COMMUN, V17, P5506, DOI 10.1109/TWC.2018.2845360
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Tao M., 2021, IEEE T GREEN COMMUN, V11, P883
   Tong Z, 2022, IEEE INTERNET THINGS, V9, P19903, DOI 10.1109/JIOT.2022.3168968
   Tong Z, 2020, INFORM SCIENCES, V512, P1170, DOI 10.1016/j.ins.2019.10.035
   Toosi AN, 2016, ACM T AUTON ADAP SYS, V11, DOI 10.1145/2843945
   Wang T, 2021, IEEE T COMPUT, V70, P1285, DOI 10.1109/TC.2021.3060484
   Wang T, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101971
   Wang XM, 2021, IEEE T SERV COMPUT, V14, P628, DOI 10.1109/TSC.2018.2818147
   Wu YX, 2022, PHYS COMMUN-AMST, V55, DOI 10.1016/j.phycom.2022.101867
   Yang BR, 2021, IEEE T GREEN COMMUN, V5, P457, DOI 10.1109/TGCN.2020.3044566
   Zhu AQ, 2021, J GRID COMPUT, V19, DOI 10.1007/s10723-021-09578-8
NR 40
TC 8
Z9 9
U1 14
U2 44
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2023
VL 137
AR 102847
DI 10.1016/j.sysarc.2023.102847
EA FEB 2023
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9S1ER
UT WOS:000946088600001
DA 2024-07-18
ER

PT J
AU Pérez, H
   Gutiérrez, JJ
AF Perez, Hector
   Javier Gutierrez, J.
TI EDF scheduling for distributed systems built upon the IEEE 802.1AS
   clock-A theoretical-practical comparison
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Distributed systems; EDF; Clock synchronization; Real-time;
   Schedulability analysis; Scheduling deadline assignment
AB Existing response time analysis and optimization techniques for real-time distributed systems show that EDF schedulers feature better scheduling capabilities when a global clock reference can be used; this form of scheduling is known as global-clock EDF. In this context, precise clock synchronization is an enabling technology for future distributed real-time systems that want to leverage EDF scheduling. The IEEE 802.1AS protocol can be considered a stable technology for this purpose, as it is part of the Time-Sensitive Networking (TSN) family of standards to provide real-time communication over Ethernet. This paper presents a system architecture for applying global-clock EDF scheduling in distributed systems with soft real-time requirements. It also presents experiments to (1) assess the synchronization capabilities of the clock synchronization mechanism in the pro-posed architecture, (2) evaluate the performance of different scheduling deadline assignment techniques, and (3) contrast the theoretical results obtained by the schedulability analysis against those obtained through the execution of these experiments.
C1 [Perez, Hector; Javier Gutierrez, J.] Univ Cantabria, Software Engn & Real Time Grp, Santander, Spain.
C3 Universidad de Cantabria
RP Pérez, H (corresponding author), Univ Cantabria, Software Engn & Real Time Grp, Santander, Spain.
EM perezh@unican.es
RI ; Gutierrez, J. Javier/K-6163-2014
OI Perez Tijero, Hector/0000-0001-6231-461X; Gutierrez, J.
   Javier/0000-0002-0706-5494
CR Abeni L, 1998, REAL TIM SYST SYMP P, P4, DOI 10.1109/REAL.1998.739726
   Akesson B, 2020, REAL TIM SYST SYMP P, P3, DOI 10.1109/RTSS49844.2020.00012
   Aldea M., 2001, LECT NOTES COMPUTER
   [Anonymous], MAST HOME PAGE
   [Anonymous], IEEE 802.1 Qbb-Priority-based Flow Control
   [Anonymous], LINUX KERNEL DOCUMEN
   [Anonymous], ZEPHYR REAL TIME OPE
   [Anonymous], 2020, 8021AS IEEE
   Baruah S, 2008, REAL-TIME SYST, V39, P97, DOI 10.1007/s11241-006-9009-7
   Baruah S, 2013, REAL-TIME SYST, V49, P715, DOI 10.1007/s11241-013-9186-0
   Bertogna M, 2009, IEEE T PARALL DISTR, V20, P553, DOI 10.1109/TPDS.2008.129
   Buttazzo GC, 2005, REAL-TIME SYST, V29, P5, DOI 10.1023/B:TIME.0000048932.30002.d9
   Carletto P, 2017, LECT NOTES COMPUT SC, V10300, P18, DOI 10.1007/978-3-319-60588-3_2
   Davis RI, 2015, REAL-TIME SYST, V51, P566, DOI 10.1007/s11241-015-9233-0
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Diaz De Cerio U., 2014, 22 INT C REAL TIME N
   Dong Z, 2021, IEEE T PARALL DISTR, V32, P2867, DOI 10.1109/TPDS.2021.3081019
   ERIKA enterprise, EV HOM PAG
   Harbour MG, 2013, J SYST ARCHITECT, V59, P331, DOI 10.1016/j.sysarc.2012.02.001
   Gracioli G, 2013, REAL-TIME SYST, V49, P669, DOI 10.1007/s11241-013-9183-3
   Gutierrez JCP, 1998, EUROMICRO, P35, DOI 10.1109/EMWRTS.1998.684945
   Gutiérrez M, 2017, IEEE REAL TIME, P273, DOI 10.1109/RTAS.2017.10
   ISO/IEC, 2012, 86522012 ISO IEC, DOI [10.1007/978-3-642-45419-6, DOI 10.1007/978-3-642-45419-6]
   Gutiérrez JJ, 2018, LECT NOTES COMPUT SC, V10873, P123, DOI 10.1007/978-3-319-92432-8_8
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu J., 2000, Real-Time Systems
   Madden M., AIAA SCITECH FORUM S, DOI [10.2514/6.2019-0502(2019), DOI 10.2514/6.2019-0502(2019)]
   Masmano M., 2004, LECT NOTES COMPUTER, V3063, DOI [10.1007/978-3-540-24841-5_11, DOI 10.1007/978-3-540-24841-5_11]
   Object Management Group, 2011, UML PROF MARTE MOD A
   Palencia JC, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P3, DOI 10.1109/EMRTS.2003.1212721
   Pedreiras P, 2002, COMPUT CONTROL ENG J, V13, P163, DOI 10.1049/cce:20020402
   Perale D, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102236
   Perez Tijero H., 2021, ADA USER J, V42, P121
   Qian T, 2015, EUROMICRO, P37, DOI 10.1109/ECRTS.2015.11
   Reghenzani F, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3297714
   Rivas J.M., 2010, P 8 INT C EMB SYST A, P150
   Rivas JM, 2015, IEEE T PARALL DISTR, V26, P2671, DOI 10.1109/TPDS.2014.2359449
   Spuri M., 1996, RR2873 NAT I RES DIG
   Yong Ju K, 2014, 18 IEEE INT S CONSUM
NR 39
TC 1
Z9 1
U1 1
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2022
VL 132
AR 102742
DI 10.1016/j.sysarc.2022.102742
EA OCT 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5L6CZ
UT WOS:000870500600005
OA hybrid
DA 2024-07-18
ER

PT J
AU Tang, MX
   Zhao, YC
   Ma, QX
   Hao, JS
   Chen, B
AF Tang, Maoxing
   Zhao, Yanchao
   Ma, Qixiang
   Hao, Jiangshan
   Chen, Bing
TI CrowdLoc: Robust image indoor localization with edge-assisted
   crowdsensing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Image-based indoor localization; Edge computing; Crowdsourcing
AB Image indoor localization, which is advantageous in infrastructure-less deployment and high positioning accuracy among various indoor localization schemes, is usually deployed in a lightweight end (shooting picture) and heavyweight server (searching image for location in the database) manner. Such a scheme is suffered from two major drawbacks: (1) The uploading and searching of the shooting pictures cause a severe burden to the server. (2) The image map will become defected as time elapse, such as missing features in initialization maps and continuous changes in the scene. To keep the image map up-to-date, a labor-intensive site survey is required with dedicated devices. The frequent updating will further exhaust the limited resources in the server. These two drawbacks have greatly hindered the image-based indoor localization from large-scale deployment. To this end, we study how to use crowdsourcing data to mitigate map defects and optimize location computation and map storage through edge architecture. In this paper, we propose CrowdLoc, an edge-assisted image localization architecture with lightweight multi-view localization on clients and crowdsourcing map-cache on the edge. Our method is mainly innovative in three parts. Firstly, CrowdLoc provides a lightweight multi-view localization on the client-side and the low-confidence localization can be offloaded to the edge server to use the crowdsourcing map for more accurate calculation. Secondly, CrowdLoc uses a map defect perception algorithm to recognize the update of the scene during user localization and update the crowdsourcing map-cache automatically on the edge side. Thirdly, in order to improve cache utilization, we propose a cache elimination strategy that runs periodically on the edge side. It can classify cache data according to the frequency of cache hits on a regular basis, remove invalidation data, and persist long-term updated data to the client map to reduce clients' computing offload. We evaluate the performance of our method based on the real data in the lobby of an experimental building with a map missing rate of 20% and a map update rate of 40%. The results show that the mean localization error of CrowdLoc is 1.54 meters, which is 59.4% lower than that of multi-view localization without crowdsourcing maps, and only 0.56 meters higher than localization in non-defective maps.
C1 [Zhao, Yanchao] Nanjing Univ Aeronaut & Astronaut, Coll Comp Sci & Technol, Nanjing, Peoples R China.
   Collaborat Innovat Ctr Novel Software Technol & In, Nanjing, Peoples R China.
C3 Nanjing University of Aeronautics & Astronautics
RP Zhao, YC (corresponding author), Nanjing Univ Aeronaut & Astronaut, Coll Comp Sci & Technol, Nanjing, Peoples R China.
EM yczhao@nuaa.edu.cn
RI tang, maoxing/GSJ-1688-2022
OI tang, maoxing/0000-0001-5927-0679
FU National Key Research and Development Program of China [2019YFB2102000];
   National Natural Science Foundation of China [62172215]; Natural Science
   Foundation of Jiangsu Province, China [BK20200067]
FX Acknowledgments This work was supported in part by the National Key
   Research and Development Program of China under Grant [2019YFB2102000]
   and in part by the National Natural Science Foundation of China under
   Grant [62172215] and in part by the Natural Science Foundation of
   Jiangsu Province, China [No. BK20200067] .
CR [Anonymous], 2015, CVPR
   Bay H, 2008, COMPUT VIS IMAGE UND, V110, P346, DOI 10.1016/j.cviu.2007.09.014
   Bekkali A, 2007, IEEE CONF WIREL MOB
   Bochkovskiy A, 2020, Arxiv, DOI arXiv:2004.10934
   Chen YJ, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18082692
   Dong J, 2016, 2016 15TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN)
   Dong J, 2015, SENSYS'15: PROCEEDINGS OF THE 13TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P85, DOI 10.1145/2809695.2809722
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Gao RP, 2016, IEEE T MOBILE COMPUT, V15, P460, DOI 10.1109/TMC.2015.2418205
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Kacorri H, 2018, PROCEEDINGS OF THE 2018 CHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS (CHI 2018), DOI 10.1145/3173574.3173630
   Lazik P, 2015, SENSYS'15: PROCEEDINGS OF THE 13TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P73, DOI 10.1145/2809695.2809727
   Li S, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102273
   Li SH, 2021, INT J COAL SCI TECHN, V8, P1149, DOI 10.1007/s40789-020-00389-y
   Liang JZ, 2013, 2013 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING FOR GEOSPATIAL RESEARCH AND APPLICATION (COM.GEO), P70, DOI 10.1109/COMGEO.2013.11
   Liu LY, 2019, MOBICOM'19: PROCEEDINGS OF THE 25TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, DOI 10.1145/3300061.3300116
   Liu Luyang, 2021, EDGESHARING EDGE ASS
   Liu Q, 2021, IEEE INFOCOM SER, DOI 10.1109/INFOCOM42981.2021.9488872
   Mingkuan Li, 2018, Proceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies, V2, DOI 10.1145/3264930
   Iandola FN, 2016, Arxiv, DOI arXiv:1602.07360
   Ng PC, 2003, NUCLEIC ACIDS RES, V31, P3812, DOI 10.1093/nar/gkg509
   Niu Q, 2019, ACM T SENSOR NETWORK, V15, DOI 10.1145/3284555
   Niu Qun, 2020, Proc. ACM Interactive, Mobile, Wearable Ubiqui-tous Technol., V4, P1, DOI DOI 10.1145/3397335.[7]G.P
   Ran XK, 2018, IEEE INFOCOM SER, P1421, DOI 10.1109/INFOCOM.2018.8485905
   Rublee E, 2011, IEEE I CONF COMP VIS, P2564, DOI 10.1109/ICCV.2011.6126544
   Saab SS, 2011, IEEE T IND ELECTRON, V58, P1961, DOI 10.1109/TIE.2010.2055774
   Sadeghi H, 2015, INT CONF ACOUST SPEE, P1473, DOI 10.1109/ICASSP.2015.7178215
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Sarlin PE, 2021, PROC CVPR IEEE, P3246, DOI 10.1109/CVPR46437.2021.00326
   Sattler T, 2011, IEEE I CONF COMP VIS, P667, DOI 10.1109/ICCV.2011.6126302
   Sengupta S., 2006, A Work-Efficient Step-Efficient Prefix-Sum Algorithm
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Sugasaki Masato, 2017, Proceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies, V1, DOI 10.1145/3130968
   Tan MX, 2020, Arxiv, DOI arXiv:1905.11946
   Tan MX, 2019, PROC CVPR IEEE, P2815, DOI [arXiv:1807.11626, 10.1109/CVPR.2019.00293]
   Tan TX, 2022, IEEE INFOCOM SER, P1209, DOI 10.1109/INFOCOM48880.2022.9796929
   Tang CG, 2021, J SYST ARCHITECT, V121, DOI 10.1016/j.sysarc.2021.102331
   Wang FX, 2019, IEEE INFOCOM SER, P910, DOI [10.1109/infocom.2019.8737456, 10.1109/INFOCOM.2019.8737456]
   Wang G, 2021, PROC CVPR IEEE, P16606, DOI 10.1109/CVPR46437.2021.01634
   Wang JQ, 2006, IEEE T SYST MAN CY B, V36, P413, DOI 10.1109/TSMCB.2005.859085
   Wang X, 2022, IEEE INFOCOM SER, P1199, DOI 10.1109/INFOCOM48880.2022.9796961
   Wu H, 2019, ACM T SENSOR NETWORK, V15, DOI 10.1145/3342517
   Wu KS, 2013, IEEE T PARALL DISTR, V24, P1300, DOI 10.1109/TPDS.2012.214
   Xia Y, 2018, INT CONF UBIQ POSIT, P173
   Xiao MJ, 2022, IEEE T MOBILE COMPUT, V21, P3502, DOI 10.1109/TMC.2021.3059346
   Xu H, 2016, UBICOMP'16: PROCEEDINGS OF THE 2016 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING, P208, DOI 10.1145/2971648.2971668
   Zhang W, 2019, IEEE ACCESS, V7, P21963, DOI 10.1109/ACCESS.2019.2899049
   Zhang X, 2018, PROC CVPR IEEE, P6848, DOI 10.1109/CVPR.2018.00716
   Zhao H, 2021, IEEE T MOBILE COMPUT, V20, P2779, DOI 10.1109/TMC.2020.2990221
   Zuo JB, 2018, IEEE SENS J, V18, P3351, DOI 10.1109/JSEN.2018.2789431
NR 50
TC 1
Z9 1
U1 2
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2022
VL 131
AR 102732
DI 10.1016/j.sysarc.2022.102732
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4W9UR
UT WOS:000860500200010
DA 2024-07-18
ER

PT J
AU Munoz, NL
   Valero, A
   Tejero, RG
   Zoni, D
AF Munoz, Nicolas Landeros
   Valero, Alejandro
   Tejero, Ruben Gran
   Zoni, Davide
TI Gated-CNN: Combating NBTI and HCI aging effects in on-chip activation
   memories of Convolutional Neural Network accelerators
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Access patterns; Bit flip patterns; Deep learning; Duty cycle; Hardware
   design; Hot Carrier Injection; Machine learning; Negative Bias
   Temperature Instability; Threshold voltage degradation
AB Negative Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI) are two of the main reliability threats in current technology nodes. These aging phenomena degrade the transistor's threshold voltage (V-th) over the lifetime of a digital circuit, resulting in slower transistors that eventually lead to a faulty operation when the critical paths become longer than the processor cycle time. Among all the transistors on a chip, the most vulnerable transistors to such wearout effects are those used to implement SRAM storage, since memory cells are continuously degrading. In particular, NBTI ages PMOS cell transistors when a given logic value is stored for a long period (i.e., a long duty cycle), whereas HCI ages NMOS cell transistors not only when the stored value flips but also when it is accessed. This work focuses on mitigating aging in the on-chip SRAM memories of Convolutional Neural Network (CNN) accelerators storing activations. This paper makes two main contributions. At the software level, we quantify the aging induced by current CNN benchmarks with a characterization study of duty cycle, flip, and access patterns in every activation memory cell. Based on the insights from this study, this work proposes a novel microarchitectural technique, Gated-CNN, that ensures a uniform aging degradation of every memory cell. To do so, Gated-CNN exploits power-gating and address rotation techniques tailored to the memory demands and temporal/spatial localities exhibited by CNN applications, as well as the memory organization and management of CNN accelerators. Experimental results show that, compared to a conventional design, the average V-th degradation savings are at least as much as 49% on the of transistor.
C1 [Munoz, Nicolas Landeros; Zoni, Davide] Politecn Milan, Dipartimento Elettron Informaz & Bioingn, Milan, Italy.
   [Valero, Alejandro; Tejero, Ruben Gran] Univ Zaragoza, Dept Comp Sci & Syst Engn, Zaragoza, Spain.
C3 Polytechnic University of Milan; University of Zaragoza
RP Valero, A (corresponding author), Univ Zaragoza, Dept Comp Sci & Syst Engn, Zaragoza, Spain.
EM alvabre@unizar.es
RI Gran, Rubén/F-5669-2016; Valero, Alejandro/AAC-8308-2020
OI Valero, Alejandro/0000-0002-0824-5833; Gran Tejero,
   Ruben/0000-0002-4031-5651
FU Agencia Estatal de Investigacion
   [PID2019-105660RB-C21/AEI/10.13039/501100011033]; Dept. of Science,
   University, and Knowledge Society, Government of Aragon [T5820R]
FX This work has been supported by Agencia Estatal de Investigacion under
   Grant PID2019-105660RB-C21/AEI/10.13039/501100011033 and by Dept. of
   Science, University, and Knowledge Society, Government of Aragon, under
   Grant gaZ: T5820R research group.
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Abella J, 2007, INT SYMP MICROARCH, P85, DOI 10.1109/MICRO.2007.11
   Albericio J, 2016, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2016.11
   Alnuayri T, 2021, IEEE T VLSI SYST, V29, P2064, DOI 10.1109/TVLSI.2021.3115247
   [Anonymous], 2013, P 43 ANN IEEE IFIP I
   [Anonymous], 2013, P INT C HARDWARESOFT
   Bojarski Mariusz, 2016, arXiv
   Brownlee J., 2016, MASTER MACHINE LEARN, V1, P11
   Calimera A, 2014, IEEE T COMPUT AID D, V33, P251, DOI 10.1109/TCAD.2013.2287187
   Calimera A, 2010, IEEE INT SYMP CIRC S, P785, DOI 10.1109/ISCAS.2010.5537452
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Deng J., 2009, IEEE C COMP VIS PATT
   Dounavi HM, 2021, J ELECTRON TEST, V37, P65, DOI 10.1007/s10836-021-05932-6
   Ganapathy S, 2014, PR IEEE COMP DESIGN, P68, DOI 10.1109/ICCD.2014.6974664
   Gebregiorgis A, 2015, ASIA S PACIF DES AUT, P231, DOI 10.1109/ASPDAC.2015.7059010
   Gong N, 2012, MICROELECTRON RELIAB, V52, P1865, DOI 10.1016/j.microrel.2012.06.045
   Gunadi E., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P103, DOI 10.1109/MICRO.2010.37
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Hanif M. A., P DES AUT TEST EUR C, V2021, P729
   Howard A. G., 2017, PREPRINT
   Iandola F.N., 2014, CORR ABS14041869 ARX
   Iandola F. N., 2016, ARXIV160207360, DOI 10.1007/978-3-319-24553-9
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kather JN, 2016, SCI REP-UK, V6, DOI 10.1038/srep27988
   Kaxiras S, 2001, ACM COMP AR, P240, DOI 10.1109/ISCA.2001.937453
   Kothawade S, 2012, PR IEEE COMP DESIGN, P345, DOI 10.1109/ICCD.2012.6378662
   Kothawade S, 2011, INT SYM QUAL ELECT, P1
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lascorz AD, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P749, DOI 10.1145/3297858.3304041
   Lee J, 2019, IEEE J SOLID-ST CIRC, V54, P173, DOI 10.1109/JSSC.2018.2865489
   Lee S, 2017, IEEE T COMPUT, V66, P834, DOI 10.1109/TC.2016.2619348
   Li S., 2012, HPL2012187
   Mintarno E, 2013, INT RELIAB PHY SYM
   Moreno AA, 2020, IEEE T VLSI SYST, V28, P1993, DOI 10.1109/TVLSI.2020.3005451
   Mottaghi M.H., 2021, IEEE T COMPUT EARLY, P1
   Nigam T, 2009, 2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, P634, DOI 10.1109/IRPS.2009.5173322
   Oboril F, 2012, I C DEPEND SYS NETWO
   Pilo Harold, 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, P378, DOI 10.1109/ISSCC.2008.4523215
   Pilo H, 2013, ISSCC DIG TECH PAP I, V56, P322, DOI 10.1109/ISSCC.2013.6487753
   Ricketts A, 2010, DES AUT TEST EUROPE, P592
   Ruospo A, 2021, MICROPROCESS MICROSY, V86, DOI 10.1016/j.micpro.2021.104318
   Samajdar A., 2018, CORR ABS181102883 AR
   Sharma H, 2018, CONF PROC INT SYMP C, P764, DOI 10.1109/ISCA.2018.00069
   Shin D, 2017, ISSCC DIG TECH PAP I, P240, DOI 10.1109/ISSCC.2017.7870350
   Shin J, 2008, CONF PROC INT SYMP C, P353, DOI 10.1109/ISCA.2008.30
   Siddiqua T, 2012, IEEE T VLSI SYST, V20, P616, DOI 10.1109/TVLSI.2011.2109973
   Siddiqua T, 2010, IEEE COMP SOC ANN, P393, DOI 10.1109/ISVLSI.2010.15
   Sim J, 2020, IEEE T VLSI SYST, V28, P87, DOI 10.1109/TVLSI.2019.2935251
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Tauhidur Rahman Md., 2014, Proceedings of the conference on Design, Automation Test in Europe, P1, DOI DOI 10.7873/DATE.2014.082
   Tiwari A, 2008, INT SYMP MICROARCH, P129, DOI 10.1109/MICRO.2008.4771785
   Tuzov I., 2021, P IEEEACM INT C COMP, P1
   Valero A, 2019, IEEE T COMPUT, V68, P4, DOI 10.1109/TC.2018.2849376
   Valero A, 2017, IEEE T VLSI SYST, V25, P857, DOI 10.1109/TVLSI.2016.2625809
   Vattikonda R, 2006, DES AUT CON, P1047, DOI 10.1109/DAC.2006.229436
   Yazdanbakhsh A., 2021, ARXIV210210423
   Zeiler MD, 2014, LECT NOTES COMPUT SC, V8689, P818, DOI 10.1007/978-3-319-10590-1_53
NR 59
TC 1
Z9 1
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2022
VL 128
DI 10.1016/j.sysarc.2022.102553
EA MAY 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2C8FZ
UT WOS:000811098400013
OA Green Published, hybrid
DA 2024-07-18
ER

PT J
AU Krawczyk, L
   Bazzal, M
   Mackamul, H
   Weber, R
   Wolff, C
AF Krawczyk, Lukas
   Bazzal, Mahmoud
   Mackamul, Harald
   Weber, Raphael
   Wolff, Carsten
TI Complex event models for automotive embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Amalthea; APP4MC; Autosar; East-ADL; Event models; Performance analysis;
   Real-time systems
ID TIMING ANALYSIS; SYMTA/S
AB The adherent need for computational power in highly automated driving will lead to fewer control units with larger computational power, eventually replacing a large number of a vehicle's electric control units by so-called vehicle control computers. As a result, high-level functionality will no longer be realized by co-designing software and hardware, but instead by integrating software from different suppliers onto a shared hardware platform. In order to ensure that this functionality will operate according to system specifications, the integrator will need to ensure that requirements related to performance and timing are fulfilled. However, solely relying on e.g. periodical or event triggered activation patterns when integrating third-party software without taking into account external triggering information may lead to overly pessimistic estimations, thus leading to unnecessarily expensive hardware or even preventing feasible configurations.
   In this work, we provide a comprehensive overview of activation patterns that are employed in the automotive industry and a detailed description of their semantics. We also propose novel event models corresponding to these activation patterns in order to enable the application of performance analysis techniques. We demonstrate the usage of these models on a case study in the context of compositional performance analysis, and quantify the improvement when bounding response times in comparison to the usage of chained task sets. Our experimental results show that the accurate representation of occurrence schemes using specialized event models allows to reduce the pessimism by up to 32.3% compared to using traditional modeling techniques. Finally, we discuss the results along with the impact on the determinism of an application's temporal behavior.
C1 [Krawczyk, Lukas; Bazzal, Mahmoud; Wolff, Carsten] Dortmund Univ Appl Sci & Arts, D-44227 Dortmund, Germany.
   [Mackamul, Harald] Robert Bosch GmbH, D-70049 Stuttgart, Germany.
   [Weber, Raphael] Vector Informat GmbH, D-93053 Regensburg, Germany.
C3 Bosch
RP Krawczyk, L (corresponding author), Dortmund Univ Appl Sci & Arts, D-44227 Dortmund, Germany.
EM lukas.krawczyk@fh-dortmund.de; mahmoud.bazzal@fh-dortmund.de;
   harald.mackamul@de.bosch.com; raphael.weber@vector.com;
   carsten.wolff@fh-dortmund.de
OI Bazzal, Mahmoud/0000-0002-0364-7753; Weber, Raphael/0000-0002-2883-4811;
   Krawczyk, Lukas/0000-0002-7047-5525
FU German Federal Ministry of Education and Research (BMBF) [01IS18057A,
   01IS18057D, 01IS18057J]
FX The research leading to these results has received funding from the
   German Federal Ministry of Education and Research (BMBF) under grant
   agreements 01IS18057A, 01IS18057D, and 01IS18057J in the context of the
   European ITEA3 project PANORAMA. We thank the anonymous reviewers for
   their careful reading and their insightful comments and suggestions, and
   our industrial partners Robert Bosch GmbH and Vector Informatik GmbH.
CR [Anonymous], 2013, E ADL DOM MOD SPEC V
   [Anonymous], 2005, THESIS
   AUDSLEY N, 1993, SOFTWARE ENG J, V8, P284, DOI 10.1049/sej.1993.0034
   AUTOSAR, 2020, SPEC TIM EXT AD PLAT
   AUTOSAR Consortium, 2021, AUTOSAR
   Becker M, 2017, J SYST ARCHITECT, V80, P104, DOI 10.1016/j.sysarc.2017.09.004
   Beckert M, 2019, THESIS U BRAUNSCHWEI, DOI [10.24355/dbbs.084-201911070747-5, DOI 10.24355/DBBS.084-201911070747-5]
   Bernat G, 2001, IEEE T COMPUT, V50, P308, DOI 10.1109/12.919277
   Biondi A, 2014, EUROMICRO, P165, DOI 10.1109/ECRTS.2014.38
   Cheramy M, 2014, 5 INT WORKSH AN TOOL, P6
   Diemer J., 3 INT WORKSH AN TOOL
   Eclipse APP4MC Committers and Contributors, 2021, ECL APP4MC DOC
   Hänninen K, 2008, INT SYM IND EMBED, P177, DOI 10.1109/SIES.2008.4577697
   Hamann A, 2004, REAL TIM SYST SYMP P, P469, DOI 10.1109/REAL.2004.17
   Hamann A., 2008, THESIS U BRAUNSCHWEI
   Hamann A., 2019, 10 INT WORKSH AN TOO
   Hamann A., 2017, 8 INT WORKSH AN TOOL
   Hamann Arne, 2017, LEIBNIZ INT P INFORM, V10, P1
   Henia R, 2005, IEE P-COMPUT DIG T, V152, P148, DOI 10.1049/ip-cdt:20045088
   Hofmann Robin, 2017, HDB HARDWARESOFTWARE, P721, DOI DOI 10.1007/978-94-017-7267-924
   Hu B., 2017, SCHEDULABILITY ANAL
   Kloda T, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101824
   Krawczyk L., 2019, 10 INT WORKSH AN TOO
   Krawczyk L, 2019, 2019 ACM/IEEE 22ND INTERNATIONAL CONFERENCE ON MODEL DRIVEN ENGINEERING LANGUAGES AND SYSTEMS COMPANION (MODELS-C 2019), P44, DOI 10.1109/MODELS-C.2019.00013
   Mok AK, 1996, REAL TIM SYST SYMP P, P22, DOI 10.1109/REAL.1996.563696
   Mubeen S, 2019, SOFTW SYST MODEL, V18, P39, DOI 10.1007/s10270-017-0579-8
   Naus G, 2010, P AMER CONTR CONF, P6145
   OSEK/V.D.X. Group, 2005, OP SYST SPEC 2 2 3
   Redell O, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P164, DOI 10.1109/RTTAS.2002.1137391
   Schliecker S, 2011, THESIS U BRAUNSCHWEI, DOI [10.24355/dbbs.084-201111210932-0, DOI 10.24355/DBBS.084-201111210932-0]
   Thiele L, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV, P101, DOI 10.1109/ISCAS.2000.858698
   TIMMO-2-U.S.E. Consortium, 2012, TIMMO 2 USE DEL D11
   Tindell K., 1994, Adding time-offsets to schedulability analysis
   TINDELL KW, 1994, REAL-TIME SYST, V6, P133, DOI 10.1007/BF01088593
   Wandeler E., 2006, International Journal on Software Tools for Technology Transfer, V8, P649, DOI 10.1007/s10009-006-0019-5
   WANDELER E, 2006, THESIS ETH ZURICH
   Wolff C, 2015, INT WORKSH INT DATA, P515, DOI 10.1109/IDAACS.2015.7341359
NR 37
TC 1
Z9 1
U1 1
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2022
VL 123
AR 102343
DI 10.1016/j.sysarc.2021.102343
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YH0BB
UT WOS:000742841200009
DA 2024-07-18
ER

PT J
AU Sobhani, H
   Safari, S
   Saber-Latibari, J
   Hessabi, S
AF Sobhani, Hoora
   Safari, Sepideh
   Saber-Latibari, Javad
   Hessabi, Shaahin
TI REALISM: Reliability-aware energy management in multi-level
   mixed-criticality systems with service level degradation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multi-level mixed-criticality embedded systems; Multi-cores; Mapping and
   scheduling; Reliability-aware energy management
AB Mixed-criticality embedded systems, as the next-generation of safety-critical systems, are increasingly employed in the industry due to consolidating functionalities with varying criticality levels onto the same computing platform. Technology scaling, battery-supplied design, and heavy computation in mixed-criticality systems necessitate employing energy management techniques. Due to the degrading effects of these techniques on the system's reliability, minimizing energy consumption and meeting tasks' timing constraints without sacrificing the reliability requirement is a vital challenge in designing mixed-criticality systems. In this paper, we propose REALISM; a novel Reliability- and Energy-Aware task mapping and scheduling approach in multi-core mixedcriticality systems with three levels of criticality. To guarantee the desired QoS of tasks from lower levels of criticality, our approach exploits the degraded WCET for these imprecise mixed-criticality tasks in critical modes. In design time, tasks are mapped to cores based on dynamic switching between different system utilizations in different modes. In each core, task instances are scheduled according to their virtual deadlines, which are calculated based on the system's overrun tolerance limit (TL) and the desired QoS, by time reservation. Then our heuristic DVFS techniques are applied in order to reduce system energy consumption. Our simulation results show that the REALISM provides on average -41.5% (up to 52.7%) energy savings compared to the approach without energy management with 100% QoS degradation in lower levels of criticality. Also, with guaranteeing the system's desired QoS, REALISM provides on average -38% (up to 46.2%) energy savings compared to the approach without energy management.
C1 [Sobhani, Hoora; Safari, Sepideh; Saber-Latibari, Javad; Hessabi, Shaahin] Sharif Univ Technol, Dept Comp Engn, Tehran, Iran.
C3 Sharif University of Technology
RP Hessabi, S (corresponding author), Sharif Univ Technol, Dept Comp Engn, Tehran, Iran.
EM hessabi@sharif.edu
RI Safari, Sepideh/JMP-3248-2023; Saberlatibari, Javad/AAX-3490-2021
OI Saberlatibari, Javad/0000-0002-3968-867X; Hessabi,
   Shaahin/0000-0003-3193-2567
CR Al-Bayati Z, 2016, DES AUT TEST EUROPE, P97
   [Anonymous], 2013, 2013 INT GREEN COMPU
   Ansari M, 2020, IEEE EMBED SYST LETT, V12, P29, DOI 10.1109/LES.2019.2931882
   Ansari M, 2020, IEEE T PARALL DISTR, V31, P623, DOI 10.1109/TPDS.2019.2940631
   Baruah S, 2012, EUROMICRO, P145, DOI 10.1109/ECRTS.2012.42
   Baruah S, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P147, DOI 10.1109/ECRTS.2008.26
   Baruah S, 2015, J ACM, V62, DOI 10.1145/2699435
   Baruah S, 2012, IEEE T COMPUT, V61, P1140, DOI 10.1109/TC.2011.142
   Buttazzo G.C., 2011, HARD REAL TIME COMPU
   Ejlali A., 2009, PROC IEEEACM INT C H, P193
   Ekberg P, 2014, REAL-TIME SYST, V50, P48, DOI 10.1007/s11241-013-9187-z
   Ekberg P, 2012, EUROMICRO, P135, DOI 10.1109/ECRTS.2012.24
   Elewi A, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544391
   Graydon P., 2013, Proceedings of the Workshop on Mixed Criticality (WMC), P19
   Gu XZ, 2015, EUROMICRO, P13, DOI 10.1109/ECRTS.2015.9
   Guo YF, 2015, J SYST ARCHITECT, V61, P127, DOI 10.1016/j.sysarc.2014.12.001
   Haque MA, 2017, IEEE T PARALL DISTR, V28, P813, DOI 10.1109/TPDS.2016.2600595
   Holenderski M, 2008, 0826 EINDH U TECHN
   Huang P., 2014, 2014 51 ACM EDAC IEE, P1
   Huang PC, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2656045.2656057
   Huang PC, 2015, DES AUT TEST EUROPE, P1329
   Johnson B, 1989, DESIGN ANAL FAULT TO, P439
   Kim N, 2017, REAL-TIME SYST, V53, P709, DOI 10.1007/s11241-017-9272-9
   Legout V., 2013, 1 WORKSH REAL TIM MI, P1
   Li Z, 2016, J SYST SOFTWARE, V112, P1, DOI 10.1016/j.jss.2015.10.029
   Liu D, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P35, DOI [10.1109/RTSS.2016.10, 10.1109/RTSS.2016.013]
   Liu SB, 2009, DES AUT CON, P782
   Luo J, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P719, DOI 10.1109/ASPDAC.2002.995019
   Mollison Malcolm S., 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P1864, DOI 10.1109/CIT.2010.320
   Narayana S, 2016, IEEE REAL TIME
   Pathan RM, 2014, REAL-TIME SYST, V50, P509, DOI 10.1007/s11241-014-9202-z
   Pathan RM, 2012, EUROMICRO, P309, DOI 10.1109/ECRTS.2012.29
   Saber-Latibari J., 2020, IEEE T COMP AID DES
   Safari S, 2020, IEEE T COMPUT AID D, V39, P4601, DOI 10.1109/TCAD.2020.2977063
   Safari S, 2019, IEEE T PARALL DISTR, V30, P2338, DOI 10.1109/TPDS.2019.2907846
   Su H, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2984633
   Su H, 2013, DES AUT TEST EUROPE, P147
   Taherin A, 2018, IEEE T SUST COMPUT, V3, P195, DOI 10.1109/TSUSC.2018.2801123
   van Santen VM, 2016, DES AUT TEST EUROPE, P576
   Vargas V, 2018, APPL SCI-BASEL, V8, DOI 10.3390/app8030465
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Völp M, 2014, IEEE REAL TIME, P275, DOI 10.1109/RTAS.2014.6926009
   Yari-Karin S., 2020, CSI CPSSI INT S REAL, P1
   Zeng LY, 2016, 2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), DOI 10.1145/2968455.2968515
   Zhu D, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880062
   Zhu DK, 2004, TENTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, PROCEEDINGS, P559
NR 46
TC 8
Z9 8
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102090
DI 10.1016/j.sysarc.2021.102090
EA APR 2021
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SV1QI
UT WOS:000663599300017
DA 2024-07-18
ER

PT J
AU Yang, JJ
   Xu, GY
   Chen, G
   Guan, N
   Huang, K
AF Yang, Junjie
   Xu, Guangyi
   Chen, Gang
   Guan, Nan
   Huang, Kai
TI Efficient runtime slack management for EDF-VD-based mixed-criticality
   scheduling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mixed-criticality; Multi-level; Slack; Multi-shot dropping; Utilization;
   Polariton
AB Mixed-criticality system is an emerging design paradigm to improve the resource-efficiency for real-time embedded system. However, the traditional mixed-criticality system is commonly designed under pessimistic constraints on overrun handling and slack utilization. These solutions cannot provide efficient resource utilization when considering the dynamic behaviors of MC system. In this paper, we present an efficient slack management framework to improve the resource efficiency of mixed-criticality system. In this framework, the overrun can be handled in a demand-aware manner, and the dynamic slack is further integrated to improve resource efficiency. The low-criticality dropping is improved in a multiple-step manner to avoid sharp degradation. Random simulation and a case study are conducted to show that our framework outperforms the state-of-the-art resource management approaches.
C1 [Yang, Junjie] Civil Aviat Univ China, Key Lab Civil Aircraft Airworthiness Technol, Tianjin, Peoples R China.
   [Yang, Junjie; Xu, Guangyi; Chen, Gang; Huang, Kai] Sun Yat Sen Univ, Sch Comp Sci & Engn, Guangzhou, Peoples R China.
   [Guan, Nan] Hong Kong Polytech Univ, Dept Comp, Hong Kong, Peoples R China.
   [Huang, Kai] Southern Marine Sci & Engn Guangdong Lab, Zhuhai, Peoples R China.
C3 Civil Aviation University of China; Sun Yat Sen University; Hong Kong
   Polytechnic University; Southern Marine Science & Engineering Guangdong
   Laboratory
RP Huang, K (corresponding author), Southern Marine Sci & Engn Guangdong Lab, Zhuhai, Peoples R China.
EM yangjj27@mail3.sysu.edu.cn; xugy5@mail2.sysu.edu.cn;
   cheng83@mail.sysu.edu.cn; csguannan@comp.polyu.edu.hk;
   huangk36@mail.sysu.edu.cn
RI Huang, Kai/JVO-5066-2024; Chen, Gang/HLG-1484-2023
OI Chen, Gang/0000-0003-4234-1359; Xu, Guangyi/0000-0003-2974-7450; Guan,
   Nan/0000-0003-3775-911X; Yang, Junjie/0000-0001-7856-8120
FU National Natural Science Foundation of China [61872393, 61902442,
   62072478]; Key-Area Research and Development of Guangdong Province
   [2020B0101650001]; Shenzhen Basic Research Grants
   [JCYJ20180507182508857]
FX This work has been partly funded by the National Natural Science
   Foundation of China (grant NO. 61872393, NO. 61902442, NO. 62072478) ,
   KeyArea Research and Development of Guangdong Province No.
   2020B0101650001, the Shenzhen Basic Research Grants with No.
   JCYJ20180507182508857.
CR Baruah S, 2012, EUROMICRO, P145, DOI 10.1109/ECRTS.2012.42
   Baruah S. K., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P34, DOI 10.1109/RTSS.2011.12
   Baruah S, 2015, 2015 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), P1, DOI 10.1109/EMSOFT.2015.7318254
   Baruah S, 2015, J ACM, V62, DOI 10.1145/2699435
   Bate L, 2015, EUROMICRO, P259, DOI 10.1109/ECRTS.2015.30
   Chen G, 2018, IEEE T COMPUT AID D, V37, P2393, DOI 10.1109/TCAD.2018.2857359
   Chen G, 2018, IEEE T COMPUT, V67, P543, DOI 10.1109/TC.2017.2763133
   Chwa HS, 2018, IEEE REAL TIME, P129, DOI 10.1109/RTAS.2018.00023
   Easwaran A, 2013, REAL TIM SYST SYMP P, P78, DOI 10.1109/RTSS.2013.16
   Gu XZ, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P47, DOI [10.1109/RTSS.2016.15, 10.1109/RTSS.2016.014]
   Gu XZ, 2015, EUROMICRO, P13, DOI 10.1109/ECRTS.2015.9
   Guo ZS, 2018, REAL TIM SYST SYMP P, P373, DOI 10.1109/RTSS.2018.00052
   Hu B, 2016, 2016 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2968478.2968491
   Lee JW, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126498
   Liu D, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P35, DOI [10.1109/RTSS.2016.10, 10.1109/RTSS.2016.013]
   PRISAZNUK PJ, 1992, PROC NAECON IEEE NAT, P39, DOI 10.1109/NAECON.1992.220669
   Ren JK, 2015, EUROMICRO, P25, DOI 10.1109/ECRTS.2015.10
   Santy F, 2012, EUROMICRO, P155, DOI 10.1109/ECRTS.2012.39
   Su H, 2014, 2014 IEEE 20TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA)
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
NR 20
TC 4
Z9 4
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102119
DI 10.1016/j.sysarc.2021.102119
EA APR 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SO1ZJ
UT WOS:000658777300011
DA 2024-07-18
ER

PT J
AU Paul, S
   Chatterjee, N
   Ghosal, P
AF Paul, Suraj
   Chatterjee, Navonil
   Ghosal, Prasun
TI Dynamic task allocation and scheduling with contention-awareness for
   Network-on-Chip based multicore systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-Chip; Multicore systems; Dynamic allocation; Deadline
AB In recent years, Network-on-Chip (NoC) based multicore systems have become popular for executing real-time applications. Mapping and scheduling of these applications are critical for system performance. The complexity of the problem increases for dynamic scenarios with real-time applications where new applications unknown at design-time, are submitted by users at runtime. Most of the existing works in this domain either ignore the allocation of communication workload or use estimated network contention while neglecting the impact on timing performance of tasks. In this work, we present an improved algorithm for dynamic task assignment and scheduling with link contention-awareness, which jointly allocates the tasks on the processors of NoC based multicore platform and schedules the communications on on-chip links. It minimizes communication latency and helps to satisfy the deadline of the tasks present in the allocated real-time applications. Experimental results show that the proposed approach achieves 25.3% and 45.6% improvement in task deadline satisfaction and communication latency compared to recent dynamic task allocation approaches while exhibiting 31.2% reduced runtime overhead.
C1 [Paul, Suraj; Ghosal, Prasun] Indian Inst Engn Sci & Technol, Sibpur, India.
   [Chatterjee, Navonil] Univ Bretagne Sud, Lorient, France.
C3 Indian Institute of Engineering Science Technology Shibpur (IIEST)
RP Paul, S (corresponding author), Indian Inst Engn Sci & Technol, Sibpur, India.
EM suraj.rs2017@it.iiests.ac.in; chatterjee.navonil@univ-ubs.fr;
   p_ghosal@it.iiests.ac.in
RI Ghosal, Prasun/AFM-9634-2022
OI Ghosal, Prasun/0000-0003-4226-9043
CR Al Faruque MA, 2008, DES AUT CON, P760
   Benhaoua MK., 2015, INT J HIGH PERFORM S, V5, P240, DOI 10.1504/ijhpsa.2015.072856
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Carvalho E, 2009, 2009 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, P87, DOI 10.1109/SOCC.2009.5335672
   Carvalho E, 2008, 2008 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P65
   Catania V, 2016, ACM T MODEL COMPUT S, V27, DOI 10.1145/2953878
   Chao HL, 2016, ACM T RECONFIG TECHN, V10, DOI 10.1145/2892633
   Chao HL, 2012, DES AUT TEST EUROPE, P1561
   Chatterjee N, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3055512
   Chatterjee N, 2017, J SYST ARCHITECT, V74, P61, DOI 10.1016/j.sysarc.2017.01.008
   Chen Y, 2020, IEEE T EMERG TOP COM, V8, P503, DOI 10.1109/TETC.2017.2765825
   Chou CL, 2008, DES AUT TEST EUROPE, P1074
   Chou CL, 2010, IEEE T COMPUT AID D, V29, P78, DOI 10.1109/TCAD.2009.2034348
   Chui Stephen, 2016, CONGESTION AWARE ADA
   Carvalho ELD, 2010, IEEE DES TEST COMPUT, V27, P26, DOI 10.1109/MDT.2010.106
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Fattah M, 2012, PR IEEE COMP DESIGN, P364, DOI 10.1109/ICCD.2012.6378665
   Fattah M, 2013, DES AUT CON
   Fattah M, 2014, ASIA S PACIF DES AUT, P349, DOI 10.1109/ASPDAC.2014.6742914
   Ge BJ, 2012, INT SOC DESIGN CONF, P72, DOI 10.1109/ISOCC.2012.6407042
   Han JJ, 2015, IEEE T PARALL DISTR, V26, P691, DOI 10.1109/TPDS.2014.2307866
   Hu JC, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P234, DOI 10.1109/DATE.2004.1268854
   Huang L, 2011, IEEE T PARALL DISTR, V22, P2088, DOI 10.1109/TPDS.2011.132
   Kaushik S, 2011, IEEE COMP SOC ANN, P337, DOI 10.1109/ISVLSI.2011.43
   Kundu S., 2014, Network-on-Chip: The Next Generation of System-on-Chip Integration
   Maqsood T, 2015, J SYST ARCHITECT, V61, P293, DOI 10.1016/j.sysarc.2015.06.001
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Mehran A, 2008, IEICE ELECTRON EXPR, V5, P464, DOI 10.1587/elex.5.464
   Modarressi M, 2013, J SYST ARCHITECT, V59, P468, DOI 10.1016/j.sysarc.2013.03.011
   Paul S, 2019, J SYST ARCHITECT, V98, P271, DOI 10.1016/j.sysarc.2019.08.002
   Sahu PK, 2013, J SYST ARCHITECT, V59, P60, DOI 10.1016/j.sysarc.2012.10.004
   Salminen E., 2008, White paper, OCP-IP, V1, P13
   Singh A. K., 2013, DES AUT CON, P1
   Singh AK, 2017, ACM COMPUT SURV, V50, DOI 10.1145/3057267
   Singh AK, 2010, PROCEDIA COMPUT SCI, V1, P1013, DOI 10.1016/j.procs.2010.04.113
   Singh AK, 2010, J SYST ARCHITECT, V56, P242, DOI 10.1016/j.sysarc.2010.04.007
   Sinnen O, 2005, IEEE T PARALL DISTR, V16, P503, DOI 10.1109/TPDS.2005.64
   Smit LT, 2005, 2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P78, DOI 10.1109/ISSOC.2005.1595649
   Wang CF, 2013, J COMPUT SYST SCI, V79, P421, DOI 10.1016/j.jcss.2012.09.007
   Xiao SY, 2019, DES AUT TEST EUROPE, P630, DOI [10.23919/date.2019.8715189, 10.23919/DATE.2019.8715189]
   Yu H, 2010, IEEE INT SYMP CIRC S, P3232, DOI 10.1109/ISCAS.2010.5537920
NR 41
TC 10
Z9 10
U1 1
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2021
VL 115
AR 102020
DI 10.1016/j.sysarc.2021.102020
EA JAN 2021
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RN5XI
UT WOS:000640425900007
DA 2024-07-18
ER

PT J
AU Park, H
   Easwaran, A
   Borde, E
AF Park, Heejong
   Easwaran, Arvind
   Borde, Etienne
TI Online cycle detection for models with mode-dependent input and output
   dependencies
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Instantaneous cycle; Modelling; cyber?physical system; Simulation;
   Causality loop
AB In the fields of co-simulation and component-based modelling, designers import models as building blocks to create a composite model that provides more complex functionalities. Modelling tools perform instantaneous cycle detection (ICD) on the composite models having feedback loops to reject the models if the loops are mathematically unsound and to improve simulation performance. In this case, the analysis relies heavily on the availability of dependency information from the imported models. However, the cycle detection problem becomes harder when the model?s input to output dependencies are mode-dependent, i.e. changes for certain events generated internally or externally as inputs. The number of possible modes created by composing such models increases significantly and unknown factors such as environmental inputs make the offline (statical) ICD a difficult task. In this paper, an online ICD method is introduced to address this issue for the models used in cyber?physical systems. The method utilises an oracle as a central source of information that can answer whether the individual models can make mode transition without creating instantaneous cycles. The oracle utilises three types of data-structures created offline that are adaptively chosen during online (runtime) depending on the frequency as well as the number of models that make mode transitions. During the analysis, the models used online are stalled from running, resulting in the discrepancy with the physical system. The objective is to detect an absence of the instantaneous cycle while minimising the stall time of the model simulation that is induced from the analysis. The benchmark results show that our method is an adequate alternative to the offline analysis methods and significantly reduces the analysis time.
C1 [Park, Heejong; Easwaran, Arvind] Nanyang Technol Univ, Singapore, Singapore.
   [Borde, Etienne] Inst Polytech Paris, Telecom Paris, LTCI, Paris, France.
C3 Nanyang Technological University; IMT - Institut Mines-Telecom; Institut
   Polytechnique de Paris; Telecom Paris
RP Park, H (corresponding author), Nanyang Technol Univ, Singapore, Singapore.
EM hj.park@ntu.edu.sg
RI Easwaran, Arvind/A-5316-2018
FU Delta-NTU Corporate Lab for cyber-physical Systems; Delta Electronics
   Inc, Taiwan; National Research Foundation (NRF) Singapore under the Corp
   Lab@UniversityScheme
FX This work was supported by Delta-NTU Corporate Lab for cyber-physical
   Systems with funding support from Delta Electronics Inc, Taiwan and the
   National Research Foundation (NRF) Singapore under the Corp
   Lab@UniversityScheme.
CR Aho A. V., 1972, SIAM Journal on Computing, V1, P131, DOI 10.1137/0201008
   Benveniste A, 2017, PROCEEDINGS OF THE 20TH INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (PART OF CPS WEEK) (HSCC' 17), P253, DOI 10.1145/3049797.3049806
   BERRY G, 1992, SCI COMPUT PROGRAM, V19, P87, DOI 10.1016/0167-6423(92)90005-V
   Broman D., 2013, P 11 ACM INT C EMB S, P2
   Carloni L.P., 2006, LANGUAGES TOOLS HYBR
   Cazorla FJ, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2465787.2465796
   Demetrescu C, 2005, J ACM, V52, P147, DOI 10.1145/1059513.1059514
   Dudgeon G., 2020, MORE ELECT AIRCRAFT
   Gomes C, 2018, ACM COMPUT SURV, V51, DOI 10.1145/3179993
   Hofbaur M.W., 1999, P 21 AAAI C ART INT, V21, P840
   Huang CH, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101740
   Jiang W, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101739
   Kapron BM, 2013, PROCEEDINGS OF THE TWENTY-FOURTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS (SODA 2013), P1131
   Kim Y, 2019, J SYST ARCHITECT, V98, P41, DOI 10.1016/j.sysarc.2019.06.005
   King V, 2002, J COMPUT SYST SCI, V65, P150, DOI 10.1006/jcss.2002.1883
   LEE DM, 1992, INFORM SCIENCES, V64, P149, DOI 10.1016/0020-0255(92)90117-Q
   Lee E.A., 2007, Proceedings of the 7th ACM - IEEE international conference on Embedded software. EMSOFT '07, P114
   Lee EA, 2014, IEEE ACCESS, V2, P797, DOI 10.1109/ACCESS.2014.2345759
   LeGall F., 2014, P INT S SYMB ALG COM, P296, DOI 10.1145/2608628.2608664
   Lublinerman R, 2009, ACM SIGPLAN NOTICES, V44, P78, DOI 10.1145/1594834.1480893
   Matsikoudis E, 2015, THEOR COMPUT SCI, V574, P39, DOI 10.1016/j.tcs.2015.01.036
   Pearce DJ, 2004, SOFTWARE QUAL J, V12, P311, DOI 10.1023/B:SQJO.0000039791.93071.a2
   Qiu XF, 2018, PROC VLDB ENDOW, V11, P1876, DOI 10.14778/3229863.3229874
   Zhou Y, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347382
NR 24
TC 1
Z9 1
U1 1
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2021
VL 115
AR 102017
DI 10.1016/j.sysarc.2021.102017
EA JAN 2021
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RN5XI
UT WOS:000640425900005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zhan, JY
   Li, YX
   Jiang, W
   Yu, JY
   Yu, JH
AF Zhan, Jinyu
   Li, Yixin
   Jiang, Wei
   Yu, Jiayu
   Yu, Jinghuan
TI Branch-aware data variable allocation for energy optimization of hybrid
   SRAM plus NVM SPM
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Branch prediction; Energy consumption; NVM; SPM; Data variable
   allocation
ID MEMORY; CACHE; LIFETIME; SYSTEMS; SCHEME; TASK
AB In this paper, we are interested in the energy optimization of hybrid Scratchpad Memory (SPM) which consists of SRAM and Non-Volatile Memory (NVM). We approach the energy optimization by data allocation with the consideration of the impact of program structure like branches. Our method is composed of two stages, i.e., program analysis stage and data allocation stage. In program analysis stage, we design two strategies to predict the branch execution of the program and reduce the number of reading/writing operations. Specifically, we propose Branch-based Static Analysis (BSA) strategy for simple programs and Neural Network Branch Prediction (NNBP) strategy for complex programs separately. In data allocation stage, we propose an Energy-based Data Allocation (EDA) strategy to reduce the energy consumption, which can determine how to allocate/migrate data variables onto SRAM/NVM. Incorporating these two stages, we have two branch-aware data variable allocation approaches, i.e., BSA + EDA for simple programs and NNBP + EDA for complex programs. Based on the existing benchmarks, we conduct extensive experiments to evaluate the proposed approaches. The experimental results show that both BSA + EDA and NNBP + EDA can effectively reduce the energy consumption up to 39.4% compared with the other approaches. Moreover, experiments demonstrate that BSA + EDA is suitable for simple programs whereas NNBP + EDA is suitable for complex programs.
C1 [Zhan, Jinyu; Li, Yixin; Jiang, Wei; Yu, Jiayu] Univ Elect Sci & Technol China, Sch Informat & Software, Chengdu, Peoples R China.
   [Yu, Jinghuan] City Univ Hong Kong, Dept Comp Sci, Hong Kong, Peoples R China.
C3 University of Electronic Science & Technology of China; City University
   of Hong Kong
RP Zhan, JY (corresponding author), Univ Elect Sci & Technol China, Sch Informat & Software, Chengdu, Peoples R China.
EM zhanjy@uestc.edu.cn
FU Fundamental Research Funds for the Central Universities of China
   [ZYGX2018J077, ZYGX2019J078]; Research Fund of National Key Laboratory
   of Computer Architecture [CARCH201811]; Fund of Science and Technology
   Department of Sichuan Province [2018CC0136]
FX This work was partly supported by the Fundamental Research Funds for the
   Central Universities of China under Grant No. ZYGX2018J077 and
   ZYGX2019J078, the Research Fund of National Key Laboratory of Computer
   Architecture under Grant No. CARCH201811, and the Fund of Science and
   Technology Department of Sichuan Province under Grant No. 2018CC0136.
CR Ahn J, 2016, IEEE T COMPUT, V65, P940, DOI 10.1109/TC.2015.2435772
   Asadi S, 2017, ASIA S PACIF DES AUT, P188, DOI 10.1109/ASPDAC.2017.7858318
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   Bodin F, 2005, EUROMICRO, P33, DOI 10.1109/ECRTS.2005.33
   Chen YT, 2012, DES AUT TEST EUROPE, P45
   Choi JH, 2017, IEEE T PARALL DISTR, V28, P2896, DOI 10.1109/TPDS.2017.2689010
   Gu SZ, 2015, IEEE T PARALL DISTR, V26, P2549, DOI 10.1109/TPDS.2014.2356194
   Gustafsson Jan., 2010, WCET, V15, P136, DOI DOI 10.4230/OASICS.WCET.2010.136
   Hu JT, 2013, IEEE T VLSI SYST, V21, P1094, DOI 10.1109/TVLSI.2012.2202700
   Huang KX, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101658
   Jiang W, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101739
   Jiang W, 2019, IEEE T COMPUT AID D, V38, P1413, DOI 10.1109/TCAD.2018.2846652
   Jianhua Li, 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, P31, DOI 10.1109/VLSISoC.2011.6081626
   Jiménez DA, 2002, ACM T COMPUT SYST, V20, P369, DOI 10.1145/571637.571639
   Jokar MR, 2016, IEEE T VLSI SYST, V24, P954, DOI 10.1109/TVLSI.2015.2420954
   Li X, 2007, SCI COMPUT PROGRAM, V69, P56, DOI 10.1016/j.scico.2007.01.014
   Li YX, 2019, SAC '19: PROCEEDINGS OF THE 34TH ACM/SIGAPP SYMPOSIUM ON APPLIED COMPUTING, P236, DOI 10.1145/3297280.3297305
   Liu D, 2017, J SYST ARCHITECT, V76, P47, DOI 10.1016/j.sysarc.2016.11.002
   Mittal Sparsh, 2016, Journal of Low Power Electronics and Applications, V6, DOI 10.3390/jlpea6010001
   Mittal S, 2015, IEEE COMPUT ARCHIT L, V14, P115, DOI 10.1109/LCA.2014.2355193
   Monazzah AMH, 2017, IEEE T DEVICE MAT RE, V17, P481, DOI 10.1109/TDMR.2017.2710089
   Poursafaei FR, 2017, IEEE T COMPUT, V66, P1703, DOI 10.1109/TC.2017.2703824
   Steven G, 2001, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS, P178, DOI 10.1109/DSD.2001.952279
   Suhendra V, 2005, REAL TIM SYST SYMP P, P223
   Umesh S, 2019, J SYST ARCHITECT, V97, P349, DOI 10.1016/j.sysarc.2018.11.005
   Wang MQ, 2014, INT JOINT CONF COMP, P97, DOI 10.1109/JCSSE.2014.6841849
   Wang Y, 2019, IEEE ACCESS, V7, P1548, DOI 10.1109/ACCESS.2018.2887024
   Wang Y, 2018, IEEE T CIRCUITS-I, V65, P307, DOI 10.1109/TCSI.2017.2720678
   Wang Z, 2015, IEEE T VLSI SYST, V23, P2700, DOI 10.1109/TVLSI.2014.2379635
   Wang Z, 2015, IEEE T COMPUT AID D, V34, P1600, DOI 10.1109/TCAD.2015.2422846
   Xie Y., 2014, Emerging Memory Technologies: Design, Architecture, and Applications
   Zhan JY, 2019, J SYST ARCHITECT, V98, P259, DOI 10.1016/j.sysarc.2019.08.003
   Zhan JY, 2018, J SYST ARCHITECT, V89, P60, DOI 10.1016/j.sysarc.2018.07.004
   Zhang Deshan., 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC), P1
   Zhang J., 2019, J LIGHTWAVE TECHNOL, V17, P1
   Zhang YM, 2016, IEEE I C EMBED SOFTW, P148, DOI 10.1109/ICESS.2016.38
NR 37
TC 2
Z9 2
U1 2
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2020
VL 109
AR 101797
DI 10.1016/j.sysarc.2020.101797
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OA2QK
UT WOS:000577636500011
DA 2024-07-18
ER

PT J
AU Shekhar, S
   Chhokra, A
   Sun, HY
   Gokhale, A
   Dubey, A
   Koutsoukos, X
   Karsai, G
AF Shekhar, Shashank
   Chhokra, Ajay
   Sun, Hongyang
   Gokhale, Aniruddha
   Dubey, Abhishek
   Koutsoukos, Xenofon
   Karsai, Gabor
TI URMILA: Dynamically trading-off fog and edge resources for performance
   and mobility-aware IoT services
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 22nd IEEE International Symposium on Real-Time Distributed Computing
   (ISORC)
CY MAY 07-09, 2019
CL Valencia, SPAIN
SP IEEE, IEEE Comp Soc
DE Fog computing; Edge computing; Cloud computing; User mobility;
   Latency-sensitive; IoT; Resource management; Performance interference;
   Latency; Offloading
AB The fog/edge computing paradigm is increasingly being adopted to support a range of latency-sensitive IoT services due to its ability to assure the latency requirements of these services while supporting the elastic properties of cloud computing. IoT services that cater to user mobility, however, face a number of challenges in this context. First, since user mobility can incur wireless connectivity issues, executing these services entirely on edge resources, such as smartphones, will result in a rapid drain in the battery charge. In contrast, executing these services entirely on fog resources, such as cloudlets or micro data centers, will incur higher communication costs and increased latencies in the face of fluctuating wireless connectivity and signal strength. Second, a high degree of multi-tenancy on fog resources involving different IoT services can lead to performance interference issues due to resource contention. In order to address these challenges, this paper describes URMILA, which makes dynamic resource management decisions to achieve effective trade-offs between using the fog and edge resources yet ensuring that the latency requirements of the IoT services are met. We evaluate URMILA's capabilities in the context of a real-world use case on an emulated but realistic IoT testbed.
C1 [Shekhar, Shashank] Siemens Corp Technol, Princeton, NJ 08540 USA.
   [Chhokra, Ajay; Sun, Hongyang; Gokhale, Aniruddha; Dubey, Abhishek; Koutsoukos, Xenofon; Karsai, Gabor] Vanderbilt Univ, 221 Kirkland Hall, Nashville, TN 37235 USA.
C3 Siemens AG; Vanderbilt University
RP Gokhale, A (corresponding author), Vanderbilt Univ, 221 Kirkland Hall, Nashville, TN 37235 USA.
EM shashankshekhar@siemens.com; ajay.d.chhokra@vanderbilt.edu;
   hongyang.sun@vanderbilt.edu; a.gokhale@vanderbilt.edu;
   abhishek.dubey@vanderbilt.edu; xenofon.koutsoukos@vanderbilt.edu;
   gabor.karsai@vanderbilt.edu
RI Shekhar, Shashank/AAB-3115-2020; Karsai, Gabor/GSN-1874-2022; Chhokra,
   Ajay Dev/AGK-2959-2022
OI Karsai, Gabor/0000-0001-7775-9099; Chhokra, Ajay
   Dev/0000-0001-6502-9726; Dubey, Abhishek/0000-0002-0168-4948; Gokhale,
   Aniruddha/0000-0002-7706-7102; Sun, Hongyang/0000-0002-4379-4467;
   Shekhar, Shashank/0000-0003-0363-5362
FU NSF US Ignite CNS [1531079]; AFOSR DDDAS [FA9550-18-1-0126];
   AFRL/Lockheed Martin's StreamlinedML program; Direct For Computer & Info
   Scie & Enginr; Division Of Computer and Network Systems [1531079]
   Funding Source: National Science Foundation
FX This work was supported in part by NSF US Ignite CNS 1531079, AFOSR
   DDDAS FA9550-18-1-0126 and AFRL/Lockheed Martin's StreamlinedML program.
   Any opinions, findings, and conclusions or recommendations expressed in
   this material are those of the author(s) and do not necessarily reflect
   the views of these funding agencies.
CR [Anonymous], 2017, ACM IEEE S EDGE COMP
   [Anonymous], 1996, WIRELESS COMMUNICATI
   [Anonymous], [No title captured]
   [Anonymous], 2018, ser. Synthesis Lectures on Computer Architecture, DOI DOI 10.2200/S00516ED2V01Y201306CAC024
   [Anonymous], 2019, INTEL RESOURCE DIREC
   [Anonymous], [No title captured]
   [Anonymous], 2018, HDB DYNAMIC DATA DRI
   [Anonymous], 2013, P 40 ANN INT S COMPU
   Balan Rajesh., 2002, EW10, P87
   Barker K, 2010, AT THE HELM: LEADING YOUR LABORATORY, SECOND EDITION, P35
   Barve YD, 2019, INT CONF CLOUD ENG, P211, DOI 10.1109/IC2E.2019.00035
   Beck MT, 2015, INT CONF INTELL NEXT, P38, DOI 10.1109/ICIN.2015.7073804
   Bittencourt LF, 2017, IEEE CLOUD COMPUT, V4, P26, DOI 10.1109/MCC.2017.27
   Delimitrou C, 2013, ACM SIGPLAN NOTICES, V48, P77, DOI 10.1145/2499368.2451125
   Drolia U, 2017, SEC 2017: 2017 THE SECOND ACM/IEEE SYMPOSIUM ON EDGE COMPUTING (SEC'17), DOI 10.1145/3132211.3134456
   Elith J, 2008, J ANIM ECOL, V77, P802, DOI 10.1111/j.1365-2656.2008.01390.x
   Felter W, 2015, INT SYM PERFORM ANAL, P171, DOI 10.1109/ISPASS.2015.7095802
   Gray C, 2015, IEEE INT CONF COMM, P2818, DOI 10.1109/ICCW.2015.7247606
   Karimzadeh M, 2015, IEEE INT CONF CL NET, P132, DOI 10.1109/CloudNet.2015.7335295
   Kuang W, 2015, IEEE ACM INT SYMP, P231, DOI 10.1109/CCGrid.2015.152
   Mars J, 2011, INT SYMP MICROARCH, P248
   Novakovic D, 2013, USENIX ATC 13, P219
   Rahimi MR, 2013, IEEE INT CONF CLOUD, P75, DOI 10.1109/CLOUD.2013.100
   Rao J, 2013, INT S HIGH PERF COMP, P306, DOI 10.1109/HPCA.2013.6522328
   Satyanarayanan M, 2017, COMPUTER, V50, P30, DOI 10.1109/MC.2017.9
   Satyanarayanan M, 2014, 2014 6TH INTERNATIONAL CONFERENCE ON MOBILE COMPUTING, APPLICATIONS AND SERVICES (MOBICASE), P1, DOI 10.4108/icst.mobicase.2014.257757
   Shekhar S, 2019, INT SYMP OBJECT COMP, P118, DOI 10.1109/ISORC.2019.00033
   Shekhar S, 2018, PROCEEDINGS 2018 IEEE 11TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING (CLOUD), P82, DOI 10.1109/CLOUD.2018.00018
   Shekhar S, 2017, 2017 IEEE 1ST INTERNATIONAL CONFERENCE ON FOG AND EDGE COMPUTING (ICFEC), P75, DOI 10.1109/ICFEC.2017.16
   Shekhar S, 2016, ANN TELECOMMUN, V71, P93, DOI 10.1007/s12243-015-0475-6
   Sousa B, 2016, C LOCAL COMPUT NETW, P486, DOI 10.1109/LCN.2016.77
   Sui K., 2016, ACM INT C MOBILE SYS, P347, DOI [10.1145/2906388.2906393, DOI 10.1145/2906388.2906393]
   Sundaresan S, 2011, ACM SIGCOMM COMP COM, V41, P134, DOI 10.1145/2043164.2018452
   Wang SQ, 2017, IEEE T PARALL DISTR, V28, P1002, DOI 10.1109/TPDS.2016.2604814
   Xu C, 2010, INT SYM PERFORM ANAL, P76, DOI 10.1109/ISPASS.2010.5452065
   Yi S., 2017, P 2 ACMIEEE S EDGE C, P15
   Zhang Q, 2013, J EAST ASIAN STUD, V13, P379, DOI 10.1017/S1598240800008274
   Zhou M, 2012, PROCEEDINGS OF THE FIFTH INTERNATIONAL SYMPOSIUM - EDUCATION MANAGEMENT AND KNOWLEDGE INNOVATION ENGINEERING, P255
NR 38
TC 17
Z9 19
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2020
VL 107
AR 101710
DI 10.1016/j.sysarc.2020.101710
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA LZ3XG
UT WOS:000541160800002
OA Bronze
DA 2024-07-18
ER

PT J
AU Kouzapas, D
   Skitsas, C
   Saeed, T
   Soteriou, V
   Lestas, M
   Philippou, A
   Abadal, S
   Liaskos, C
   Petrou, L
   Georgiou, J
   Pitsillides, A
AF Kouzapas, Dimitrios
   Skitsas, Constantinos
   Saeed, Taqwa
   Soteriou, Vassos
   Lestas, Marios
   Philippou, Anna
   Abadal, Sergi
   Liaskos, Christos
   Petrou, Loukas
   Georgiou, Julius
   Pitsillides, Andreas
TI Towards fault adaptive routing in metasurface controller networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 11th International Workshop on Network on Chip Architectures (NoCArc)
CY OCT 20, 2018
CL Fukuoka, JAPAN
ID TOLERANT; ALGORITHM; PARADIGM; DESIGN
AB HyperSurfaces (HSFs) comprise structurally reconfigurable metasurfaces whose electromagnetic properties can be changed via a software interface, using an embedded miniaturized network of controllers, enabling novel capabilities in wireless communications, including 5G applications. Resource constraints associated with a hardware testbed of this breakthrough technology, currently under development, necessitate an interconnect architecture of a Network of Controllers (CN) that is distinct from, yet reminiscent to, those of conventional Network-on-Chip (NoC) architectures. To meet the purposes of our HSF testbed, we rationalize the construction of an irregular topology where its controllers are interconnected in a Manhattan-like geometry, with the flow of control directives conducted in a handshaking mode, and routing operated by an XY-YX algorithm that is agnostic of the CN connectivity, determined following the results of model specification and model checking techniques. With such controllers prone to the appearance of permanent faults, threatening the operation of such HSFs, we propose, develop and evaluate two fault adaptive routing algorithms aiming to enhance the successful delivery of packetized control directives to their recipients: (1) Loop Free Algorithm (LFA), and (2) Reliable Delivery Algorithm (RDA) of deterministic and probabilistic variants. LFA and RDA are developed based on utilizing said topology-agnostic XY-YX routing algorithm as a base, along with an appropriate adoption of routing turn rules, to address said HSF CN challenges that deviate from traditional fault tolerant routing algorithms seen in NoCs. Experimental evaluation results obtained using a custom developed simulator, show that probabilistic RDA exhibits top performance in terms of successful packet delivery ratio and topology coverage, albeit at the expense of a higher path hop count. Pointers in addressing tradeoffs between HSF CN performance and resource utilization are also provided.
C1 [Kouzapas, Dimitrios; Skitsas, Constantinos; Saeed, Taqwa; Philippou, Anna; Pitsillides, Andreas] Univ Cyprus, Dept Comp Sci, Nicosia, Cyprus.
   [Saeed, Taqwa; Lestas, Marios] Frederick Univ Cyprus, Dept Elect Engn, Nicosia, Cyprus.
   [Soteriou, Vassos] Cyprus Univ Technol, Dept Elect Engn Comp Engn & Informat, Limassol, Cyprus.
   [Abadal, Sergi] Univ Politecn Cataluna, Dept Comp Architecture, Barcelona, Spain.
   [Liaskos, Christos] Fdn Res & Technol Hellas, Inst Comp Sci, Iraklion, Greece.
   [Petrou, Loukas; Georgiou, Julius] Univ Cyprus, Dept Elect & Comp Engn, Nicosia, Cyprus.
C3 University of Cyprus; Cyprus University of Technology; Universitat
   Politecnica de Catalunya; Foundation for Research & Technology - Hellas
   (FORTH); University of Cyprus
RP Kouzapas, D (corresponding author), Univ Cyprus, Dept Comp Sci, Nicosia, Cyprus.
EM dkouza01@cs.ucy.ac.cy; cskits01@cs.ucy.ac.cy; st009698@stud.fit.eng;
   vassos.soteriou@cut.ac.cy; lm@frederick.ac.cy; annap@cs.ucy.ac.cy;
   abadal@ac.upc.edu; cliaskos@ics.forth.gr; petrou.loukas@ucy.ac.cy;
   julio@ucy.ac.cy; andreas.pitsillides@cs.ucy.ac.cy
RI Petrou, Loukas/ABF-3781-2021; Soteriou, Vassos/H-4603-2014; Liaskos,
   Christos/Q-7351-2017; Abadal, Sergi/L-6004-2014
OI Petrou, Loukas/0000-0003-1999-5733; Liaskos,
   Christos/0000-0002-1271-8613; Abadal, Sergi/0000-0003-0941-0260;
   Kouzapas, Dimitrios/0000-0001-9300-0146
FU European Union via the Horizon 2020: Future Emerging Topics call
   (FETOPEN), project VISORSURF [EU736876]; Cyprus RPF HSadapt,
   COMPLEMENTARY [0916/0008]
FX This work was partially funded by the European Union via the Horizon
   2020: Future Emerging Topics call (FETOPEN), grant EU736876, project
   VISORSURF (http://www.visorsurf.eu.) and Cyprus RPF HSadapt,
   COMPLEMENTARY/0916/0008.
CR Abadal S, 2017, IEEE ACCESS, V5, P6225, DOI 10.1109/ACCESS.2017.2693267
   Aisopos K., 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P298, DOI 10.1109/PACT.2011.61
   Aisopos K, 2011, DES AUT CON, P930
   [Anonymous], [No title captured]
   [Anonymous], WORLD ACAD SCI ENG T
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   Bogdan P, 2007, VLSI DES, DOI 10.1155/2007/95348
   Borshchev A., 2013, BIG BOOK SIMULATION
   Bulychev P, 2012, ELECTRON PROC THEOR, P1, DOI 10.4204/EPTCS.85.1
   Chiu GM, 2000, IEEE T PARALL DISTR, V11, P729, DOI 10.1109/71.877831
   DUATO J, 1995, IEEE T PARALL DISTR, V6, P1055, DOI 10.1109/71.473515
   Duato J., 2002, INTERCONNECTION NETW
   GLASS CJ, 1992, ACM COMP AR, V20, P278, DOI 10.1145/146628.140384
   Kouvaros P, 2018, LECT NOTES COMPUT SC, V11119, P83, DOI 10.1007/978-3-030-00244-2_6
   Liaskos C, 2018, I S WORLD WIREL MOBI
   Liaskos C, 2018, IEEE COMMUN MAG, V56, P162, DOI 10.1109/MCOM.2018.1700659
   Liaskos C, 2015, IEEE CIRC SYST MAG, V15, P12, DOI 10.1109/MCAS.2015.2484098
   Nowick SM, 2015, IEEE DES TEST, V32, P5, DOI 10.1109/MDAT.2015.2413759
   Patooghy A, 2009, EUROMICRO WORKSHOP P, P245, DOI [10.1109/PDP.2009.30, 10.1109/.29]
   Petrou L, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8351672
   Radetzki M, 2013, ACM COMPUT SURV, V46, DOI 10.1145/2522968.2522976
   Saeed T., 2018, P 11 INT WORKSHOP NE, P1
   Taghvaee H., 2019, PROC IEEE INT S CIRC, P1
   Vangal SR, 2008, IEEE J SOLID-ST CIRC, V43, P29, DOI 10.1109/JSSC.2007.910957
   Vitkovskiy A, 2013, IET COMPUT DIGIT TEC, V7, P93, DOI 10.1049/iet-cdt.2012.0054
   Wu J, 2003, IEEE T COMPUT, V52, P1154, DOI 10.1109/TC.2003.1228511
   Yang HH, 2016, SCI REP-UK, V6, DOI 10.1038/srep35692
NR 28
TC 11
Z9 11
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2020
VL 106
AR 101703
DI 10.1016/j.sysarc.2019.101703
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA LK7CN
UT WOS:000531020300007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Rodríguez, A
   Navarro, A
   Asenjo, R
   Corbera, F
   Gran, R
   Suárez, D
   Nunez-Yanez, J
AF Rodriguez, Andres
   Navarro, Angeles
   Asenjo, Rafael
   Corbera, Francisco
   Gran, Ruben
   Suarez, Dario
   Nunez-Yanez, Jose
TI Exploring heterogeneous scheduling for edge computing with CPU and FPGA
   MPSoCs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 11th International Workshop on Network on Chip Architectures (NoCArc)
CY OCT 20, 2018
CL Fukuoka, JAPAN
AB This paper presents a framework targeted to low-cost and low-power heterogeneous MultiProcessors that exploits FPGAs and multicore CPUs, with the overarching goal of providing developers with a productive programming model and runtime support to fully use all the processing resources available. FPGA productivity is achieved using a high-level programming model based on OpenCL, the standard for cross-platform parallel heterogeneous programming. In this work, we focus on the parallel-for pattern, and as part of the runtime support for this pattern, we leverage a new scheduler that strives to maximize the number of iterations per joule by dynamically and adaptively partitioning the iteration space between the multicore and the accelerator when working simultaneously. A total of 7 benchmarks are ported and optimized for a low-cost DE1 board. The results show that the heterogeneous solution can improve performance up to 2.9 x and increases energy efficiency up to 2.7 x compared to the traditional approach of keeping all the CPU cores idle while the accelerator computes the workload. Our results also demonstrate two interesting insights: first, an adaptive scheduler able to find at runtime the right chunk size for each type of application and device configuration is an essential component for these kinds of heterogeneous platforms, and second, device configurations that provide higher throughput do not always achieve better energy efficiency when only the running power (excluding the idle power component) is considered.
C1 [Rodriguez, Andres; Navarro, Angeles; Asenjo, Rafael; Corbera, Francisco] Univ Malaga, Dept Comp Architecture, Malaga, Spain.
   [Gran, Ruben; Suarez, Dario] Univ Zaragoza, Comp Architecture Grp, Zaragoza, Spain.
   [Nunez-Yanez, Jose] Univ Bristol, Dept Elect & Elect Engn, Bristol, Avon, England.
C3 Universidad de Malaga; University of Zaragoza; University of Bristol
RP Asenjo, R (corresponding author), Univ Malaga, Dept Comp Architecture, Malaga, Spain.
EM andres@ac.uma.es; angeles@ac.uma.es; asenjo@ac.uma.es;
   corbera@ac.uma.es; rgran@unizar.es; dario@unizar.es;
   J.L.Nunez-Yanez@bristol.ac.uk
RI Asenjo, Rafael/L-5317-2014; Gran, Rubén/F-5669-2016; Moreno, Andrés
   Rodríguez/AAB-5176-2020; Suarez Gracia, Dario/F-5559-2016; G. Navarro,
   Angeles/L-5300-2014
OI Moreno, Andrés Rodríguez/0000-0002-0431-2322; Nunez-Yanez,
   Jose/0000-0002-5153-5481; Suarez Gracia, Dario/0000-0002-7490-4067; Gran
   Tejero, Ruben/0000-0002-4031-5651; G. Navarro,
   Angeles/0000-0002-4140-2589
FU UK EPSRC [EP/L00321X/1, EP/N002539/1]; gaZ: T48 research group;  [TIN
   2016-80920-R];  [P11-TIC-08144];  [TIN2016-76635-C2-1-R]; EPSRC
   [EP/N002539/1, EP/L00321X/1] Funding Source: UKRI
FX The authors would like to thank Altera for the generous donation of the
   DEl boards through the Altera University Program. We also thanks Luis
   Pinuel for donating the Power Cape infrastructure that allowed us to
   measure energy consumption. This work was partially supported by the
   Spanish projects TIN 2016-80920-R, P11-TIC-08144, TIN2016-76635-C2-1-R,
   gaZ: T48 research group, UK EPSRC with the ENPOWER (EP/L00321X/1) and
   the ENEAC (EP/N002539/1) projects.
CR [Anonymous], 2016, ECOSCALE EN EFF HET
   [Anonymous], 2017, STRATIX 10 SOC
   [Anonymous], 2015, EXTRA EXPL EX TECHN
   [Anonymous], 2013, ACM QUEUE, DOI DOI 10.1145/2436696.2443836
   Auerbach J, 2012, DES AUT CON, P271
   Auerbach J, 2010, ACM SIGPLAN NOTICES, V45, P89, DOI 10.1145/1932682.1869469
   Barrachina S, 2013, P 3 INT C SMART GRID, P114
   Belviranli ME, 2013, ACM T ARCHIT CODE OP, V9, DOI 10.1145/2400682.2400716
   Czechowski K., 2014, INT S COMP ARCH ISCA
   Garland N. Bell. M., 2009, SC 09
   Gomez-Luna J., 2017, INT S PERF AN SYST S
   Guidi G., 2016, INT PAR DISTR PROC S
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   I. Corp, 2016, INT FPGA SDK OPENCL
   I. Corporation, 2014, MONT CARL PRIC AS OP
   Igual FD, 2015, COMPUT SCI-RES DEV, V30, P115, DOI 10.1007/s00450-014-0266-8
   Krommydas K, 2016, IEEE INT CONF ASAP, P213, DOI 10.1109/ASAP.2016.7760796
   Kulkarni M, 2009, INT SYM PERFORM ANAL, P65, DOI 10.1109/ISPASS.2009.4919639
   Lederer E, 2014, CROSS DEVICE NBODY S
   Meng PF, 2012, 2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), P37, DOI 10.1109/FPT.2012.6412108
   Navarro A., 2018, INT J PARALLEL PROGR
   Nunez-Yanez J, 2019, J SUPERCOMPUT, V75, P4078, DOI 10.1007/s11227-018-2367-9
   Pandit P., 2014, INT S COD GEN OPT
   Prongnuch S, 2016, I S INTELL SIG PROC, P509
   Reinders J, 2019, PRO TBB C PARALLEL P
   Rudolph D., 1989, ICS 89
   Sun Y, 2016, AER ADV ENG RES, V52, P1
   Tsoi KH, 2010, FPGA 10, P115
   Vilches A, 2016, IEEE T PARALL DISTR, V27, P1099, DOI 10.1109/TPDS.2015.2432809
   Vilches A, 2015, PROCEDIA COMPUT SCI, V51, P140, DOI 10.1016/j.procs.2015.05.213
   Wang ZK, 2016, INT S HIGH PERF COMP, P114, DOI 10.1109/HPCA.2016.7446058
   Wu Q, 2014, INT SYMP INTEGR CIRC, P220, DOI 10.1109/ISICIR.2014.7029447
   Yousefpour A, 2019, J SYST ARCHITECT, V98, P289, DOI 10.1016/j.sysarc.2019.02.009
   Zahaf HE, 2017, J SYST ARCHITECT, V74, P46, DOI 10.1016/j.sysarc.2017.01.002
NR 34
TC 15
Z9 15
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 27
EP 40
DI 10.1016/j.sysarc.2019.06.006
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA IZ6BH
UT WOS:000487166300003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Song, SJ
   Que, ZQ
   Hou, JJ
   Du, S
   Song, YF
AF Song, Shijin
   Que, Zhiqiang
   Hou, Junjie
   Du, Sen
   Song, Yuefeng
TI An efficient convolutional neural network for small traffic sign
   detection
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Convolutional neutral network; Computational cost; Edge computing
AB Deep learning has become a ubiquitous method in object detection among multiple domains recently. However, in the era of edge computing, deploying deep neural networks on mobile edge platforms are challenging due to long latency and huge computational cost. As previous research efforts were usually focused on accuracy, achieving the balance between computational consumption and accuracy is a more significant problem to be tackled in mobile edge computing domain. To this end, we proposed an efficient convolutional neural network (CNN), which can remarkably minimize the redundancy, reduce the parameters and speed up the networks. The effectiveness of the network is further proved with experiments on a Tsinghua-Tencent 100K traffic sign dataset. Results show that under the same-level model size, our network outperforms the state-of-the-art Fast R-CNN and Faster R-CNN with 10% improvement in accuracy. Compared to similar work, the computational consumption on running time and memory of our network has been also reduced in the premise of little loss in accuracy.
C1 [Song, Shijin; Hou, Junjie; Du, Sen; Song, Yuefeng] Shanghai Jiao Tong Univ, Sch Microelect, Shanghai, Peoples R China.
   [Que, Zhiqiang] Imperial Coll London, Dept Comp, London, England.
C3 Shanghai Jiao Tong University; Imperial College London
RP Que, ZQ (corresponding author), Imperial Coll London, Dept Comp, London, England.
EM jennifer-song@sjtu.edu.cn; z.que@imperial.ac.uk; hjj123@sjtu.edu.cn;
   du_sen@sjtu.edu.cn; songyuefeng@sjtu.edu.cn
RI Hou, Junjie/HPG-8318-2023; Que, Zhiqiang/HZM-0524-2023
OI Que, Zhiqiang/0000-0002-9263-6529
FU National Key Research & Development Program of China [2016YFE0100600];
   National Natural Science Foundation of China [U1831118]; European Union
   Horizon 2020 Research and Innovation Programme [671653]; UK EPSRC
   [EP/L00058X/1, EP/L016796/1, EP/N031768/1, EP/P010040/1]
FX This research is partially sponsored by National Key Research &
   Development Program of China (2016YFE0100600), National Natural Science
   Foundation of China project (U1831118) and by the European Union Horizon
   2020 Research and Innovation Programme under grant agreement number
   671653, UK EPSRC (EP/L00058X/1, EP/L016796/1, EP/N031768/1 and
   EP/P010040/1).
CR [Anonymous], ARXIV14050312
   [Anonymous], ACM INT S FPGA
   [Anonymous], 2013, ADV NEURAL INFORM PR
   [Anonymous], 2015, ADV NEURAL INFORM PR
   [Anonymous], NEURAL NETW
   [Anonymous], 2015, ARXIV PREPRINT ARXIV
   [Anonymous], INT C MACH LEARN
   [Anonymous], 2016, CVPR, DOI DOI 10.1109/CVPR.2016.232
   [Anonymous], 2013, 2013 INT JOINT C NEU
   [Anonymous], 2016, ARXIV160506409
   [Anonymous], IEEE T PATTERN ANAL
   [Anonymous], 2010, INT J COMPUT VISION, DOI [DOI 10.1007/s11263-009-0275-4, 10.1007/s11263-009-0275-4]
   [Anonymous], 2015, ADV NEURAL INFORM PR
   [Anonymous], 2016, EUR C COMP VIS
   [Anonymous], 2015, P IEEE INT C COMPUTE
   [Anonymous], 2017, CVPR
   [Anonymous], 2011, IJCNN
   [Anonymous], 2017, Mobilenets: Efficient Convolutional Neural Networks for Mobile Vision Applications
   [Anonymous], 2011, IMPROVING SPEED NEUR
   Courbariaux M., 2016, BinaryNet: Training deep neural networks with weights and activa
   Gong Y., 2014, COMPRESSING DEEP CON
   Hanson Stephen, 1989, ADV NEURAL INFORM PR
   Hassibi B., 1993, P ADV NEUR INF PROC, P164
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Huval B., 2015, EMPIRICAL EVALUATION
   Iandola F.N., 2016, PROC INT C LEARN
   Jiang H., 2016, Object detection and counting with low quality videos
   Jin JQ, 2014, IEEE T INTELL TRANSP, V15, P1991, DOI 10.1109/TITS.2014.2308281
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Le TT, 2010, LECT NOTES ARTIF INT, V5991, P268, DOI 10.1007/978-3-642-12101-2_28
   LeCun Y., 1989, Neural Information Processing Systems
   Li HX, 2015, PROC CVPR IEEE, P5325, DOI 10.1109/CVPR.2015.7299170
   Lin M, 2014, PUBLIC HEALTH NUTR, V17, P2029, DOI [10.1109/PLASMA.2013.6634954, 10.1017/S1368980013002176]
   Pelliccione P, 2017, J SYST ARCHITECT, V77, P83, DOI 10.1016/j.sysarc.2017.02.005
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Sermanet P, 2011, 2011 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), P2809, DOI 10.1109/IJCNN.2011.6033589
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Simonyan K., 2014, 14091556 ARXIV
   Szegedy Christian, 2015, IEEE C COMP VIS PATT, DOI [10.1109/cvpr.2015.7298594, DOI 10.1109/CVPR.2015.7298594]
   Yang J, 2018, J SYST ARCHITECT, V87, P36, DOI 10.1016/j.sysarc.2018.05.001
NR 40
TC 34
Z9 38
U1 2
U2 34
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 269
EP 277
DI 10.1016/j.sysarc.2019.01.012
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500022
DA 2024-07-18
ER

PT J
AU Umesh, S
   Mittal, S
AF Umesh, Sumanth
   Mittal, Sparsh
TI A survey of spintronic architectures for processing-in-memory and neural
   networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Review; Spin transfer torque RAM; Spin orbit torque; Domain wall memory;
   Processing-in-memory; Machine learning; Neural networks
ID DOMAIN-WALL MOTION; SPIN; CIRCUIT; STT
AB The rising overheads of data-movement and limitations of general-purpose processing architectures have led to a huge surge in the interest in "processing-in-memory" (PIM) approach and "neural networks" (NN) architectures. Spintronic memories facilitate efficient implementation of PIM approach and NN accelerators, and offer several advantages over conventional memories. In this paper, we present a survey of spintronic-architectures for PIM and NNs. We organize the works based on main attributes to underscore their similarities and differences. This paper will be useful for researchers in the area of artificial intelligence, hardware architecture, chip design and memory system.
C1 [Umesh, Sumanth] IIT Jodhpur, Jodhpur, Rajasthan, India.
   [Umesh, Sumanth; Mittal, Sparsh] IIT Hyderabad, C-113-A Sangareddy, Hyderabad 502285, Telangana, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Jodhpur; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Hyderabad
RP Mittal, S (corresponding author), IIT Hyderabad, C-113-A Sangareddy, Hyderabad 502285, Telangana, India.
EM sumanth.2@iitj.ac.in; sparsh@iith.ac.in
RI Mittal, Sparsh/B-4378-2013
OI Umesh, Sumanth/0000-0003-1893-2845; Mittal, Sparsh/0000-0002-2908-993X
FU Science and Engineering Research Board [ECR/2017/000622]
FX Support for this work was provided by Science and Engineering Research
   Board, award number ECR/2017/000622.
CR Ahmed I, 2017, IEEE J EXPLOR SOLID-, V3, P74, DOI 10.1109/JXCDC.2017.2762699
   Alzate J G., 2012, Proc. IEDM, P29
   An Q, 2017, IEEE INT NEW CIRC, P317, DOI 10.1109/NEWCAS.2017.8010169
   An Q, 2015, IEEE INT SYMP NANO, P163, DOI 10.1109/NANOARCH.2015.7180606
   Angizi S., 2017, IEEE T COMPUT AIDED
   Angizi S, 2018, ASIA S PACIF DES AUT, P111, DOI 10.1109/ASPDAC.2018.8297291
   Angizi S, 2017, INT SYM QUAL ELECT, P391, DOI 10.1109/ISQED.2017.7918347
   [Anonymous], 2014, NANOSCALE
   [Anonymous], ELECT LETT
   [Anonymous], 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, DOI [DOI 10.1145/2485922.2485939, 10.1145/2508148.2485939]
   BOOTH AD, 1951, Q J MECH APPL MATH, V4, P236, DOI 10.1093/qjmam/4.2.236
   Cai H, 2016, IEEE INT SYMP NANO, P203, DOI 10.1145/2950067.2950101
   Chang L, 2017, IEEE INT SYMP NANO, P95, DOI 10.1109/NANOARCH.2017.8053713
   Chen XZ, 2016, J SYST ARCHITECT, V68, P51, DOI 10.1016/j.sysarc.2016.05.004
   Chen X, 2018, NANOSCALE, V10, P6139, DOI [10.1039/c7nr09722k, 10.1039/C7NR09722K]
   Chung J, 2016, I SYMPOS LOW POWER E, P332, DOI 10.1145/2934583.2934602
   de Barros Naviner LiridaAlves., 2015, New Circuits and Systems Conference (NEW-CAS), 2015 IEEE 13th International, P1
   Deb S, 2016, PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (SAMOS), P281, DOI 10.1109/SAMOS.2016.7818359
   Deng E., 2015, IEEE T MAGN, V51, P1
   Fan D., 2017, VLSI ISVLSI 2017 IEE, P683
   Fan D, 2017, PR IEEE COMP DESIGN, P609, DOI 10.1109/ICCD.2017.107
   Fan DL, 2017, MIDWEST SYMP CIRCUIT, P1109, DOI 10.1109/MWSCAS.2017.8053122
   Fan DL, 2015, IEEE T NANOTECHNOL, V14, P1013, DOI 10.1109/TNANO.2015.2437902
   Hanyu T., 2014, EL DEV M IEDM 2014 I, P28
   Hanyu T, 2015, DES AUT TEST EUROPE, P1006
   He ZZ, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P83, DOI 10.1145/3060403.3060460
   He ZZ, 2017, PR IEEE COMP DESIGN, P439, DOI 10.1109/ICCD.2017.78
   Huang KJ, 2016, IEEE T VLSI SYST, V24, P2861, DOI 10.1109/TVLSI.2016.2523124
   Huang KJ, 2015, IEEE T CIRCUITS-I, V62, P1109, DOI 10.1109/TCSI.2015.2388833
   Huang YQ, 2017, NANOTECHNOLOGY, V28, DOI 10.1088/1361-6528/aa5838
   Jain S, 2018, DES AUT TEST EUROPE, P1640, DOI 10.23919/DATE.2018.8342277
   Jaiswal A, 2018, SCI REP-UK, V8, DOI 10.1038/s41598-018-23886-2
   Kang W, 2017, IEEE T MAGN, V53, DOI 10.1109/TMAG.2017.2703863
   Kang W, 2016, P IEEE, V104, P2040, DOI 10.1109/JPROC.2016.2591578
   Kang W, 2017, INT C INTEL HUM MACH, P290, DOI 10.1109/IHMSC.2017.177
   Kumar D., 2013, ELECTRON J DIFFER EQ, V2013, P1
   Lent CS, 2006, NANOTECHNOLOGY, V17, P4240, DOI 10.1088/0957-4484/17/16/040
   Li S, 2017, NANOTECHNOLOGY, V28, DOI 10.1088/1361-6528/aa7af5
   Lokesh B., 2013, IND C INDICON 2013 A, P1
   Luo T, 2016, ASIA S PACIF DES AUT, P286, DOI 10.1109/ASPDAC.2016.7428025
   Mahmoudi H, 2014, INT CONF ULTI INTEGR, P117, DOI 10.1109/ULIS.2014.6813912
   Mahmoudi H, 2013, PROCEEDINGS OF THE 2013 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), P26, DOI 10.1109/NanoArch.2013.6623033
   Matsunaga S, 2009, DES AUT TEST EUROPE, P433
   Mittal Sparsh, 2017, Journal of Low Power Electronics and Applications, V7, DOI 10.3390/jlpea7030023
   Mittal S., 2016, ACM J EMERG TECHNOL
   Mittal S., 2018, J HARDW SYST SECUR
   Mittal S., 2016, ACM COMPUT SURV
   Mittal S, 2019, J SYST ARCHITECT, V97, P373, DOI 10.1016/j.sysarc.2018.11.001
   Mittal S, 2019, MACH LEARN KNOW EXTR, V1, P75, DOI 10.3390/make1010005
   Mittal S, 2018, J SYST ARCHITECT, V91, P11, DOI 10.1016/j.sysarc.2018.09.004
   Mittal S, 2017, IEEE COMPUT ARCHIT L, V16, P94, DOI 10.1109/LCA.2016.2645207
   Mittal S, 2017, COMPUTERS, V6, DOI 10.3390/computers6010008
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1524, DOI 10.1109/TPDS.2015.2435788
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1537, DOI 10.1109/TPDS.2015.2442980
   Mittal S, 2015, IEEE T PARALL DISTR, V26, P1524, DOI 10.1109/TPDS.2014.2324563
   Natsui M, 2015, IEEE J SOLID-ST CIRC, V50, P476, DOI 10.1109/JSSC.2014.2362853
   Parveen F., 2017, 2017 IEEE/ACM International Symposium on Low Power Electronics and Design, P1, DOI [10.1109/ISLPED.2017.8009200, DOI 10.1109/ISLPED.2017.8009200]
   Parveen F, 2018, ASIA S PACIF DES AUT, P361, DOI 10.1109/ASPDAC.2018.8297350
   Patil SR., 2008, P 5 C COMPUTING FRON, P171
   Peng SL, 2014, ELEC COMP C, P1, DOI 10.1109/ECTC.2014.6897258
   Ramasubramanian SG, 2014, I SYMPOS LOW POWER E, P15, DOI 10.1145/2627369.2627625
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Ren FB, 2010, IEEE T ELECTRON DEV, V57, P1023, DOI 10.1109/TED.2010.2043389
   Roohi A, 2017, IEEE T COMPUT AID D, V36, P2134, DOI 10.1109/TCAD.2017.2661800
   Roohi A, 2016, IEEE T MAGN, V52, DOI 10.1109/TMAG.2016.2540600
   Roy K, 2013, ICCAD-IEEE ACM INT, P576, DOI 10.1109/ICCAD.2013.6691174
   Sengupta A, 2016, IEEE T BIOMED CIRC S, V10, P1152, DOI 10.1109/TBCAS.2016.2525823
   Sengupta A, 2016, IEEE T CIRCUITS-I, V63, P2267, DOI 10.1109/TCSI.2016.2615312
   Sharad M, 2012, IEEE T NANOTECHNOL, V11, P843, DOI 10.1109/TNANO.2012.2202125
   Tian H, 2013, CURR APPL PHYS, V13, P1, DOI 10.1016/j.cap.2012.05.045
   Trinh HP, 2012, ELECTRON LETT, V48, P1049, DOI 10.1049/el.2012.1577
   Vincent AF, 2015, IEEE T BIOMED CIRC S, V9, P166, DOI 10.1109/TBCAS.2015.2414423
   Wang LZ, 2018, IEEE ELECTR DEVICE L, V39, P440, DOI 10.1109/LED.2018.2791510
   Wang MX, 2018, NAT COMMUN, V9, DOI 10.1038/s41467-018-03140-z
   Wang Y., 2014, P C DES AUT TEST EUR, P183
   Wang Y, 2016, IEEE INT SYMP NANO, P123, DOI 10.1145/2950067.2950108
   Wang YH, 2016, IEEE T INF FOREN SEC, V11, P2426, DOI 10.1109/TIFS.2016.2576903
   Wang ZH, 2018, IEEE ELECTR DEVICE L, V39, P343, DOI 10.1109/LED.2018.2795039
   Yao XF, 2012, IEEE T NANOTECHNOL, V11, P120, DOI 10.1109/TNANO.2011.2158848
   Yu H, 2014, ASIA S PACIF DES AUT, P191, DOI 10.1109/ASPDAC.2014.6742888
   Zhang H, 2017, IEEE T ELECTRON DEV, V64, P4295, DOI 10.1109/TED.2017.2726544
   Zhang XC, 2015, SCI REP-UK, V5, DOI 10.1038/srep09400
NR 82
TC 37
Z9 39
U1 4
U2 24
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 349
EP 372
DI 10.1016/j.sysarc.2018.11.005
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500028
DA 2024-07-18
ER

PT J
AU Tino, A
   Raahemifar, K
AF Tino, Anita
   Raahemifar, Kaamran
TI Increasing the efficiency and feasibility of configurable computing
   units
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ARCS 2016 Conference - Architecture of Computing Systems
CY APR 04-07, 2016
CL Nuremberg, GERMANY
SP GI, VDE, ITG, ifip, NVIDIA
DE General purpose processors; Configurable datapaths; Task execution;
   Microarchitecture; Computer architecture
AB Multicore processors are customary within current generation computing systems. The overall concept of general purpose processing however remains a challenge as architects must provide increased performance for each advancing generation without solely relying on transistor scaling and additional cache levels. Although architects have steered towards heterogeneity to increase the performance and efficiency for a variety of workloads, the fundamental issue of how a single core's architecture may be improved and applied to the multiprocessor domain remains. This work builds upon the concept of Configurable Computing Units (CCU) - a nuanced approach to processor architectures and microarchitectures, employing reconfigurable datapaths and task-based execution. This work improves upon the efficiency of CCUs by applying various new design techniques including branch prediction, variable configuration, an OpenMP programming model, and Berkeley Dwarf testing. Experimental results using Gem5 demonstrate that a single CCU core can achieve dual-core performance, with a 1.29x decrease in area overhead and 55% of the power consumption required by a conventional CPU. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Tino, Anita; Raahemifar, Kaamran] Ryerson Univ, Dept Elect & Comp Engn, 350 Victoria St, Toronto, ON, Canada.
C3 Toronto Metropolitan University
RP Tino, A (corresponding author), Ryerson Univ, Dept Elect & Comp Engn, 350 Victoria St, Toronto, ON, Canada.
EM a2tino@ee.ryerson.ca; kraahemi@ee.ryerson.ca
CR Asanovic K., 2006, UCBEECS2206183
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Cong J, 2014, ANN IEEE SYM FIELD P, P9, DOI 10.1109/FCCM.2014.12
   Duran Alejandro, 2009, Proceedings of the 2009 International Conference on Parallel Processing (ICPP 2009), P124, DOI 10.1109/ICPP.2009.64
   Etsion Y., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P89, DOI 10.1109/MICRO.2010.13
   Flynn MJ, 2013, COMMUN ACM, V56, P39, DOI 10.1145/2447976.2447989
   Goldstein SC, 2000, COMPUTER, V33, P70, DOI 10.1109/2.839324
   Govindaraju V, 2012, IEEE MICRO, V32, P38, DOI 10.1109/MM.2012.51
   Govindaraju V, 2011, INT S HIGH PERF COMP, P503, DOI 10.1109/HPCA.2011.5749755
   Gunadi E, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P23, DOI 10.1145/2024723.2000068
   Kim C, 2007, INT SYMP MICROARCH, P381, DOI 10.1109/MICRO.2007.41
   Kongetira P, 2005, IEEE MICRO, V25, P21, DOI 10.1109/MM.2005.35
   McFarland Grant., 2006, MICROPROCESSOR DESIG
   Mirsky E., 1999, IEEE S FPGA CUST COM, P157
   Muralimanohar N., 2008, TECHNICAL REPORT
   Patt Y, 2009, IPSI BDG TRANS INTER, V5, P2
   Perais A., 2013, REV GEN DERECHO CONS, P1
   Sankaralingam K, 2003, CONF PROC INT SYMP C, P422, DOI 10.1109/ISCA.2003.1207019
   Sankaralingam Karthikeyan, 2004, ACM Transactions on Architecture and Code Optimization (TACO), V1, P62
   Swanson S, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P291
   Taylor MB, 2004, CONF PROC INT SYMP C, P2
   Tino A., 2016, IEEE RECONFIGURABLE
   Tino A., 2015, NASA ESA ADAPTIVE HA, P1
   Tino A., 2016, ARCHITECTURE COMPUTI, P1
NR 25
TC 1
Z9 1
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2017
VL 75
SI SI
BP 107
EP 119
DI 10.1016/j.sysarc.2017.01.006
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EU7MQ
UT WOS:000401219300010
DA 2024-07-18
ER

PT J
AU Cambuim, LFS
   Macieira, RM
   Neto, FMP
   Barros, E
   Ludermir, TB
   Zanchettin, C
AF Cambuim, Lucas F. S.
   Macieira, Rafael M.
   Neto, Fernando M. P.
   Barros, Edna
   Ludermir, Teresa B.
   Zanchettin, Cleber
TI An efficient static gesture recognizer embedded system based on ELM
   pattern recognition algorithm
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded systems; Computer vision; Neural network; FPGA
AB Millions of people throughout the world describe themselves as being deaf. Some of them suffer from severe hearing loss and consequently use an alternative manner with which to communicate with society by means of either written or visual language. There are several sign languages capable of dealing with such a need. Nonetheless, a communication gap still exists even when using such languages, since only a small fraction of the population is able to use them. Over the last few years, due to the increasing need for universal accessibility when using computational resources, gesture recognition has been widely researched. Thus, in an attempt to reduce this communication gap, our approach proposes a computational solution in order to translate static gesture symbols into text symbols, through computer vision, without the use of hand sensors or gloves. In order to guarantee the highest quality, with emphasis on the reliability of the system and real-time translation, we have developed an approach based on the Extreme Learning Machine (ELM) pattern recognition algorithms fully implemented in hardware, and have assessed it to measure these two metrics. Hardware components were designed in order to perform the best image processing and pattern recognition tasks used within the project. As a case study, and so as to validate the technique, a recognition system for the Brazilian Sign Language (LIBRAS) was implemented. Besides ensuring that this approach could be used for any static hand gesture symbol recognition, our main goal was to guarantee fast, reliable gesture recognition for communication between humans. Experimental results have demonstrated that the system is able to recognize LIBRAS symbols with an accuracy of 97%, a response time of 6.5ms per letter recognition, and using only 43% (about 64,851 logic elements) of the FPGA area. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Cambuim, Lucas F. S.; Macieira, Rafael M.; Neto, Fernando M. P.; Barros, Edna; Ludermir, Teresa B.; Zanchettin, Cleber] Univ Fed Pernambuco, Informat Ctr, Ave Jornalista Anibal Fernandes,S-N Cidade Univ, Recife, PE, Brazil.
C3 Universidade Federal de Pernambuco
RP Cambuim, LFS (corresponding author), Univ Fed Pernambuco, Informat Ctr, Ave Jornalista Anibal Fernandes,S-N Cidade Univ, Recife, PE, Brazil.
EM lfsc@cin.ufpe.br; rmm2@cin.ufpe.br; fmpn2@cin.ufpe.br; ensb@cin.ufpe.br;
   tbl@cin.ufpe.br; cz@cin.ufpe.br
RI Zanchettin, Cleber/ABH-3328-2021; Ludermir, Teresa B/F-6766-2012
OI Zanchettin, Cleber/0000-0001-6421-9747; Ludermir, Teresa
   B/0000-0002-8980-6742; Macieira, Rafael Melo/0000-0003-2592-0842;
   Barros, Edna/0000-0001-6479-3052; de Paula Neto,
   Fernando/0000-0003-4264-1124
CR [Anonymous], P INT C DEV CIRC SYS
   [Anonymous], 2011, 2011 8 INT C INF COM, DOI DOI 10.1109/ICICS.2011.6174264
   [Anonymous], 10 SCAND C IM AN
   Bradski G., 2000, Opencv. Dr. Dobb's journal of software tools
   Bragatto TAC, 2006, PROCEEDINGS OF THE IEEE INTERNATIONAL TELECOMMUNICATIONS SYMPOSIUM, VOLS 1 AND 2, P393
   CANNY J, 1986, IEEE T PATTERN ANAL, V8, P679, DOI 10.1109/TPAMI.1986.4767851
   Chen X, 2013, ICMI'13: PROCEEDINGS OF THE 2013 ACM INTERNATIONAL CONFERENCE ON MULTIMODAL INTERACTION, P467, DOI 10.1145/2522848.2532591
   Chillet D, 2007, IEEE IJCNN, P102, DOI 10.1109/IJCNN.2007.4370938
   CHIN RT, 1982, IEEE T PATTERN ANAL, V4, P557, DOI 10.1109/TPAMI.1982.4767309
   De F.M. Paula, 2015, SYSTEMS HUMANS IEE A, P1464
   Decherchi S, 2012, IEEE T CIRCUITS-II, V59, P496, DOI 10.1109/TCSII.2012.2204112
   Deng Hongwei, 2009, P IEEE GLOB TEL C GL, P1
   Dias Daniel B., 2009, Proceedings 2009 International Joint Conference on Neural Networks (IJCNN 2009 - Atlanta), P697, DOI 10.1109/IJCNN.2009.5178917
   Gamal HM, 2013, 2013 8TH INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS (ICCES), P274, DOI 10.1109/ICCES.2013.6707218
   Hikawa H, 2015, IEEE T CIRC SYST VID, V25, P153, DOI 10.1109/TCSVT.2014.2335831
   Hikawa H, 2011, 2011 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), P405, DOI 10.1109/IJCNN.2011.6033250
   Huang GB, 2006, NEUROCOMPUTING, V70, P489, DOI 10.1016/j.neucom.2005.12.126
   Huang GB, 2011, INT J MACH LEARN CYB, V2, P107, DOI 10.1007/s13042-011-0019-y
   Lamar MV, 2000, LECT NOTES COMPUT SC, V1811, P613
   Lanitis A., 1995, IEEE INT C AUTOMATIC, P98
   Macieira RM, 2014, BRAZ SYM COMPUT SYST, P103, DOI 10.1109/SBESC.2014.24
   Oniga S, 2007, INT SPR SEM ELECT TE, P507, DOI 10.1109/ISSE.2007.4432909
   Parvini F, 2009, LECT NOTES COMPUT SC, V5611, P236, DOI 10.1007/978-3-642-02577-8_26
   Perng J.K., 1999, 3 INT S 1999, P178
   Porfirio A.J., SYST MAN CYB SMC 201
   Ren Z, 2013, IEEE T MULTIMEDIA, V15, P1110, DOI 10.1109/TMM.2013.2246148
   Sole M.M., 2011, AFRICON, 2011, P1
   Stenger B, 2006, LECT NOTES COMPUT SC, V3852, P551
   Szeliski R, 2011, TEXTS COMPUT SCI, P1, DOI 10.1007/978-1-84882-935-0
   Tipping MichaelE., 1999, J ROYAL STAT SOC B, P61
   Wing Kwong Chung, 2008, 2008 IEEE International Conference on Robotics and Biomimetics, P336, DOI 10.1109/ROBIO.2009.4913026
   Wysoski SG, 2002, ICONIP'02: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON NEURAL INFORMATION PROCESSING, P2137, DOI 10.1109/ICONIP.2002.1199054
NR 32
TC 8
Z9 9
U1 0
U2 45
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2016
VL 68
BP 1
EP 16
DI 10.1016/j.sysarc.2016.06.002
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DS2KZ
UT WOS:000380599700001
DA 2024-07-18
ER

PT J
AU Rathore, MMU
   Ahmad, A
   Paul, A
   Wu, JJ
AF Rathore, M. Mazhar U.
   Ahmad, Awais
   Paul, Anand
   Wu, Jiaji
TI Real-time continuous feature extraction in large size satellite images
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Remote sensing; Image processing; Feature extraction
ID MOTION ESTIMATION; EDGE-DETECTION; AERIAL; WINDOW; ROADS
AB Remotely sensed imagery is being increasingly used for the development of the earth observation satellites to investigate human activities, to monitor environmental changes and to update existing geospatial data. The ordinary pictures are difficult to process automatically by computers but can be easily interpreted by humans. The most significant step is how to get anticipated information from the images and how to convert these images into useful data for further studies. The key objective is to satisfy an algorithm claiming to be efficient in large size image processing includ enhanced processing efficiency, finding correlation among data, and extracting continuous features. To achieve these objectives in the setting mentioned above, we propose a real-time approach for continuous feature extraction and detection in remote sensory earth observatory satellite images to find rivers, roads, and main highways. Deep analysis is made on the ENVISAT satellite missions datasets and based on this analysis the algorithm is proposed using statistical measurements, RepTree machine learning classifier, and Euclidean distance. The system is developed using Hadoop ecosystem to improve the efficiency of the system. The designed system consists of various steps including collection, filtration, load balancing, processing, merging, and interpretation. The system is implemented on Apache Hadoop system using MapReduce programming with higher efficiency results in a massive volume of satellite ASAR/ ENVISAT mission datasets. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Rathore, M. Mazhar U.; Ahmad, Awais; Paul, Anand] Kyungpook Natl Univ, Sch Comp Sci & Engn, Taegu 702701, South Korea.
   [Wu, Jiaji] Xidian Univ, Sch Elect Engn, Xian, Peoples R China.
C3 Kyungpook National University; Xidian University
RP Paul, A (corresponding author), Kyungpook Natl Univ, Sch Comp Sci & Engn, Taegu 702701, South Korea.
EM rathoremazhar@gmail.com; awais.ahmad@live.com; paul.editor@gmail.com;
   wujj@mail.xidian.edu.cn
RI Paul, Anand/V-6724-2017; Ahmad, Awais/AAA-4504-2019
OI Paul, Anand/0000-0002-0737-2021; Paul, Anand/0000-0003-3115-2325
FU Brain Korea 21 Plus Project (SW Human Resource Development Program for
   Supporting Smart Life) - Ministry of Education, School of Computer
   Science and Engineering, Kyungpook National University, Korea
   [21A20131600005]; Institute for Information & communications Technology
   Promotion (IITP) grant - Korea government (MSIP) [Self-Organized
   Software platform (SoSp) for Welfare Devices] [10041145]
FX This work was supported in part by the Brain Korea 21 Plus Project (SW
   Human Resource Development Program for Supporting Smart Life) funded by
   Ministry of Education, School of Computer Science and Engineering,
   Kyungpook National University, Korea under Grant 21A20131600005, and in
   part by the Institute for Information & communications Technology
   Promotion (IITP) grant funded by the Korea government (MSIP). [No.
   10041145, Self-Organized Software platform (SoSp) for Welfare Devices]
CR [Anonymous], IEEE J SEL TOP APPL
   [Anonymous], P GEOSC REM SENS S I
   [Anonymous], P ACM SE C
   [Anonymous], P IEEE C EV COMP CEC
   [Anonymous], P IEEE C BIOM THEOR
   [Anonymous], ENVISAT ALT LEV 2 US
   [Anonymous], SCI WORLD J
   [Anonymous], WHITE PAPER AUTOMATE
   [Anonymous], P 1 WORKSH ROB MOT C
   Arras KO, 2000, 2000 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS (IROS 2000), VOLS 1-3, PROCEEDINGS, P462, DOI 10.1109/IROS.2000.894647
   Blanco D, 2000, 2000 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS (IROS 2000), VOLS 1-3, PROCEEDINGS, P103, DOI 10.1109/IROS.2000.894589
   BROGGI A, 1995, IEEE T IMAGE PROCESS, V4, P217, DOI 10.1109/83.342193
   Dunlay R. T., 1988, Proceedings of the 1988 IEEE International Conference on Robotics and Automation (Cat. No.88CH2555-1), P912, DOI 10.1109/ROBOT.1988.12176
   FISCHLER MA, 1981, COMPUT VISION GRAPH, V15, P201, DOI 10.1016/0146-664X(81)90056-3
   Geman D, 1996, IEEE T PATTERN ANAL, V18, P1, DOI 10.1109/34.476006
   GRUEN A, 1995, ISPRS J PHOTOGRAMM, V50, P11, DOI 10.1016/0924-2716(95)98233-P
   Henriksen L, 1997, IEEE INT CONF ROBOT, P968, DOI 10.1109/ROBOT.1997.614260
   Lallement A, 1998, JOINT CONFERENCE ON THE SCIENCE AND TECHNOLOGY OF INTELLIGENT SYSTEMS, P387, DOI 10.1109/ISIC.1998.713693
   Liu SY, 2015, J SPECTROSC, V2015, P1, DOI 10.1155/2015/362103
   Olson M., 2010, IQT Quart, V1, P14
   Paul A, 2011, IET IMAGE PROCESS, V5, P323, DOI 10.1049/iet-ipr.2009.0256
   Paul A, 2006, IEICE T FUND ELECTR, VE89A, P2970, DOI 10.1093/ietfec/e89-a.11.2970
   Paul A, 2015, J SIGNAL PROCESS SYS, V79, P257, DOI 10.1007/s11265-013-0841-4
   Paul A, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2423636.2423643
   Paul A, 2013, IETE TECH REV, V30, P157, DOI 10.4103/0256-4602.110555
   Paul A, 2013, IETE TECH REV, V30, P24, DOI 10.4103/0256-4602.107336
   Paul A, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2331147.2331149
   Paul A, 2010, IEICE ELECTRON EXPR, V7, P47, DOI 10.1587/elex.7.47
   Priestnall G., 2000, Computers, Environment and Urban Systems, V24, P65, DOI 10.1016/S0198-9715(99)00047-2
   Shi J, 2014, MATH PROBL ENG, V2014, DOI 10.1155/2014/870936
   Tsai AC, 2008, IEEE T CIRC SYST VID, V18, P694, DOI 10.1109/TCSVT.2008.919113
   Veit T, 2008, PROCEEDINGS OF THE 11TH INTERNATIONAL IEEE CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS, P174, DOI 10.1109/ITSC.2008.4732564
   Wu JJ, 2010, SIGNAL PROCESS-IMAGE, V25, P717, DOI 10.1016/j.image.2010.10.003
   Wu Jiaji, 2015, IETE TECHNICAL REV A, P1
   Zhang L, 2000, 2000 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS (IROS 2000), VOLS 1-3, PROCEEDINGS, P115, DOI 10.1109/IROS.2000.894591
   Zhang Y, 2001, INT J REMOTE SENS, V22, P3339, DOI 10.1080/01431160010031289
   Zhou XW, 2000, 2000 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, CONFERENCE PROCEEDINGS, VOLS 1 AND 2, P841, DOI 10.1109/CCECE.2000.849584
   ZLOTNICK A, 1993, CVGIP-IMAG UNDERSTAN, V57, P243, DOI 10.1006/ciun.1993.1016
NR 38
TC 14
Z9 15
U1 1
U2 35
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2016
VL 64
BP 122
EP 132
DI 10.1016/j.sysarc.2015.11.006
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DM9QZ
UT WOS:000376702100012
DA 2024-07-18
ER

PT J
AU Boukhobza, J
   Olivier, P
   Rubini, S
   Lemarchand, L
   Hadjadj-Aoul, Y
   Laga, A
AF Boukhobza, Jalil
   Olivier, Pierre
   Rubini, Stephane
   Lemarchand, Laurent
   Hadjadj-Aoul, Yassine
   Laga, Arezki
TI MaCACH: An adaptive cache-aware hybrid FTL mapping scheme using feedback
   control for efficient page-mapped space management
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Storage management; Performance; NAND flash memory; Flash Translation
   Layer (FTL)
ID FLASH TRANSLATION LAYER; BUFFER MANAGEMENT; POLICY
AB Flash memories based storage systems have some specific constraints leading designers to encapsulate some management services into a hardware/software layer called the Flash Translation Layer (FTL). The performance of flash based storage systems such as Solid State Drives (SSDs) are strongly driven by the FTL intricacies and also by a cache system placed on top of the FTL. Those systems are generally developed independently. In order to accelerate I/O request processing, FTLs use some space of the flash memory called the over-provisioning space. The over-provisioning space is thus not dedicated to data storage and should be small and of fixed size. This paper presents MaCACH, a maximum page-mapped region usage, cache-aware, and configurable hybrid mapping scheme. MaCACH design is based on two motivations: (1) the FTL should make full profit of the fixed size over-provisioning space to accelerate I/O processing, (2) as in most cases cache systems are put on top of FTLs, the latter should use information about the former in order to optimize data management. MaCACH is mainly based on two solutions: (1) it uses a proportional-integral-derivative (PID) feedback control system to keep the over-provisioning space fully used whatever the I/O workload characteristics, making it more efficient, (2) it is cache-aware as it uses a common feature of flash specific caches in order to route evicted data toward a page-mapped or block-mapped area which helps in optimizing the write operation costs. The performance evaluation shows very good behavior of MaCACH as compared to state-of-the-art FTLs in addition to a high flexibility as MaCACH has a large configuration space. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Boukhobza, Jalil; Olivier, Pierre; Rubini, Stephane; Lemarchand, Laurent; Laga, Arezki] Univ Bretagne Occidentale, UMR 6285, Lab STICC, F-29200 Brest, France.
   [Hadjadj-Aoul, Yassine] Univ Rennes 1, IRISA Dionysos INRIA Project Team, UMR 6074, F-35000 Rennes, France.
C3 Universite de Bretagne Occidentale; Universite de Rennes
RP Boukhobza, J (corresponding author), Univ Bretagne Occidentale, UMR 6285, Lab STICC, F-29200 Brest, France.
EM jalil.boukhobza@univ-brest.fr; pierre.olivier@-univ-brest.fr;
   stephane.rubini@univ-brest.fr; laurent.lemarch-and@univ-brest.fr;
   yhadjadj@irisa.fr; arezki.laga@univ-brest.fr
RI Olivier, Pierre/GZK-6845-2022; Boukhobza, Jalil/I-4595-2019;
   Hadjadj-Aoul, Yassine/AAQ-4374-2021
OI Olivier, Pierre/0000-0001-7781-1299; Boukhobza,
   Jalil/0000-0002-2194-4006; 
CR Agrawal Nitin, 2008, 2008 USENIX ANN TECH
   [Anonymous], UNDERSTANDING SSDS O
   [Anonymous], 2008, P C FIL STOR TECHN F
   [Anonymous], P 6 USENIX C FIL STO
   Astrom K J., 2006, ISA - The Instrumentation, Systems and Automation Society
   Ban A., 1999, U.S. Patent, Patent No. 5937425
   Boukhobza J, 2014, COMPUTERS, V3, P36, DOI 10.3390/computers3010036
   Brewer JE, 2008, IEEE PR SER POWER, P1
   Chiao ML, 2011, IEEE T COMPUT, V60, P753, DOI 10.1109/TC.2011.67
   Fonseca CM, 1995, EVOL COMPUT, V3, P1, DOI 10.1162/evco.1995.3.1.1
   Ganger G.R., 2003, CMUCS03102
   Gorez R., 1997, Journal A, V38, P3
   Hsieh JW, 2008, IEEE T COMPUT, V57, P1571, DOI 10.1109/TC.2008.61
   Jo H, 2006, IEEE T CONSUM ELECTR, V52, P485, DOI 10.1109/TCE.2006.1649669
   Kang SY, 2009, IEEE T COMPUT, V58, P744, DOI 10.1109/TC.2008.224
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Kim Y., 2009, P 1 INT C ADV SYST S
   Knowles JD, 2000, EVOL COMPUT, V8, P149, DOI 10.1162/106365600568167
   Kwon Hunki., 2010, P 10 ACM INT C EMB S
   Lee HS, 2009, IEEE T CONSUM ELECTR, V55, P2005, DOI 10.1109/TCE.2009.5373762
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Liao XL, 2011, IEEE T CONSUM ELECTR, V57, P1765, DOI 10.1109/TCE.2011.6131152
   Liu D., 2011, IEEE 32 REAL TIM SYS
   Park SH, 2012, IEEE T COMPUT, V61, P134, DOI 10.1109/TC.2010.212
   Park S, 2014, J SYST ARCHITECT, V60, P329, DOI 10.1016/j.sysarc.2014.01.005
   Ranganathan P, 2011, COMPUTER, V44, P39, DOI 10.1109/MC.2011.18
   Seo D, 2008, IEEE T CONSUM ELECTR, V54, P1228, DOI 10.1109/TCE.2008.4637611
   Sungjin Lee, 2008, Operating Systems Review, V42, P36, DOI 10.1145/1453775.1453783
   WU CH, 2006, P IEEE ACM INT C COM
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
NR 48
TC 5
Z9 5
U1 0
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2015
VL 61
IS 3-4
BP 157
EP 171
DI 10.1016/j.sysarc.2015.03.001
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CH2NL
UT WOS:000353861800002
DA 2024-07-18
ER

PT J
AU San, I
   At, N
AF San, Ismail
   At, Nuray
TI Improving the computational efficiency of modular operations for
   embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Public-key cryptography; Modular arithmetic; Acceleration; FPGA;
   System-on-chip
ID MULTIPLICATION; MULTIPLIERS
AB Security protocols such as IPSec, SSL and VPNs used in many communication systems employ various cryptographic algorithms in order to protect the data from malicious attacks. Thanks to public-key cryptography, a public channel which is exposed to security risks can be used for secure communication in such protocols without needing to agree on a shared key at the beginning of the communication. Public-key cryptosystems such as RSA, Rabin and ElGamal cryptosystems are used for various security services such as key exchange and key distribution between communicating nodes and many authentication protocols. Such public-key cryptosystems usually depend on modular arithmetic operations including modular multiplication and exponentiation. These mathematical operations are computationally intensive and fundamental arithmetic operations which are intensively used in many fields including cryptography, number theory, finite field arithmetic, and so on. This paper is devoted to the analysis of modular arithmetic operations and the improvement of the computation of modular multiplication and exponentiation from hardware design perspective based on FPGA. Two of the well-known algorithms namely Montgomery modular multiplication and Karatsuba algorithms are exploited together within our high-speed pipelined hardware architecture. Our proposed design presents an efficient solution for a range of applications where area and performance are both important. The proposed coprocessor offers scalability which means that it supports different security levels with a cost of performance. We also build a system-on-chip design using Xilinx's latest Zynq-7000 family extensible processing platform to show how our proposed design improve the processing time of modular arithmetic operations for embedded systems. (C) 2013 Elsevier B.V. All rights reserved.
C1 [San, Ismail; At, Nuray] Anadolu Univ, Dept Elect & Elect Engn, TR-26470 Eskisehir, Turkey.
C3 Anadolu University
RP San, I (corresponding author), Anadolu Univ, Dept Elect & Elect Engn, TR-26470 Eskisehir, Turkey.
EM isan@anadolu.edu.tr; nat@anadolu.edu.tr
RI At, Nuray/AAM-1705-2020; San, Ismail/AAB-8050-2020
OI San, Ismail/0000-0003-3005-1813
CR At N, 2012, 2012535 CRYPT EPRINT
   Batina L, 2003, INTEGRATION, V34, P1, DOI 10.1016/S0167-9260(02)00053-6
   Bautista J. N., 2012, 2012 Technologies Applied to Electronics Teaching, P32, DOI 10.1109/TAEE.2012.6235402
   Bernstein D.J., 2001, Multidigit multiplication for mathematicians
   Beuchat JL, 2008, IEEE T COMPUT, V57, P1600, DOI 10.1109/TC.2008.102
   Blum T, 2001, IEEE T COMPUT, V50, P759, DOI 10.1109/12.936241
   Bo S., 2011, International Journal of Networking and Computing, V1, P277
   Bo Song, 2011, 2011 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum, P532, DOI 10.1109/IPDPS.2011.208
   Chow G. C. T., 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P434, DOI 10.1109/FPL.2010.89
   de Dinechin F, 2009, I C FIELD PROG LOGIC, P250, DOI 10.1109/FPL.2009.5272296
   Gao S, 2009, INT J RECONFIGURABLE, V2009, DOI 10.1155/2009/145130
   Güneysu T, 2011, J CRYPTOGR ENG, V1, P37, DOI 10.1007/s13389-011-0002-2
   KARABUTSA A, 1962, DOKL AKAD NAUK SSSR+, V145, P293
   Karatsuba A., 1963, Soviet physics doklady, V7, P595
   MONTGOMERY PL, 1985, MATH COMPUT, V44, P519, DOI 10.1090/S0025-5718-1985-0777282-X
   Nakamoto K., 2009, Infrared and Raman Spectra of Inorganic and Coordination Compounds, Part B: Applications in Coordination, Organometallic, and Bioinorganic Chemistry
   Nedjah N., INFORMATICA SLOVENIA, V30
   ORUP H, 1995, PROCEEDINGS OF THE 12TH SYMPOSIUM ON COMPUTER ARITHMETIC, P193, DOI 10.1109/ARITH.1995.465359
   San I., 2012, 2012 IEEE 11th International Conference on Trust, Security and Privacy in Computing and Communications (TrustCom), P1149, DOI 10.1109/TrustCom.2012.215
   Suzuki D, 2011, IEICE T FUND ELECTR, VE94A, P211, DOI 10.1587/transfun.E94.A.211
   Tang SH, 2003, 2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, P52, DOI 10.1109/FPT.2003.1275731
   Tenca A. F., 2001, Cryptographic Hardware and Embedded Systems - CHES 2001. Third International Workshop. Proceedings (Lecture Notes in Computer Science Vol.2162), P185
   Tenca AF, 1999, LECT NOTES COMPUT SC, V1717, P94
   von zur Gathen J, 2006, LECT NOTES COMPUT SC, V3897, P359
   Wajih E.-H.Y., 2008, Design and Technology of Integrated Systems in Nanoscale Era, P1
   Walter CD, 1997, IEEE T COMPUT, V46, P139, DOI 10.1109/12.565588
   Weimerskirch A., 2006, IACR CRYPTOLOGY, V2006, P224
NR 27
TC 26
Z9 27
U1 0
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2014
VL 60
IS 5
SI SI
BP 440
EP 451
DI 10.1016/j.sysarc.2013.10.013
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AI8YI
UT WOS:000337212500004
DA 2024-07-18
ER

PT J
AU Louchet, J
   Veelaert, P
AF Louchet, Jean
   Veelaert, Peter
TI Single-lens low-disparity stereo using microlenses
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Image processing; Stereovision; Parallel processing; Microprisms;
   Calibration; Focusing; Blur; Microlenses
AB In the framework of the 3-SIS project, we are designing a three-channel miniature camera using an integrated block-based processor and on-chip parallel (SIMD) image processing. This paper describes a single-lens stereo algorithm that we are planning to implement on the narrow-angle channel of the camera. Using microlenses on the sensor delivers a chessboard-like interlaced stereo pair exploiting opposite areas of the lens pupil. As the stereo base is limited by the lens aperture, disparities have very low values; choosing adequate focusing (depending on the scene) and prism deflection angles will give disparities between I and 1, which can be measured using local processing only involving directly neighbouring pixels, which is well adapted to the parallel image processing primitives. Subpixel correlation allows real-time, low precision but quasi-dense range information, which may be exploited as an extra clue into the image segmentation process. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Louchet, Jean; Veelaert, Peter] Vis Syst Lab, B-9000 Ghent, Belgium.
RP Louchet, J (corresponding author), Vis Syst Lab, Hogesch Gent Valentin Vaerwyckweg 1, B-9000 Ghent, Belgium.
EM jean.louchet@hogent.be; peter.veelaert@hogent.be
FU IWT (Flanders Agency for Innovation by Science and Technology), Belgium
FX This work, part of the 3SIS project, has been funded by IWT (Flanders
   Agency for Innovation by Science and Technology), Belgium.
CR Adelson E.H., IEEE T PATTERN ANAL, V14, P99
   [Anonymous], PROJECTIVE GEOMETRY
   Belay G. Yizengaw, 2012, P SPIE, V8429
   DEBEVEC P, 1996, MODELLING RENDERING
   Favaro P, 2008, IEEE T PATTERN ANAL, V30, P518, DOI 10.1109/TPAMI.2007.1175
   Ishihara Y., 1983, P INT ELECTRON DEVIC, P497
   LIEBOWITZ D, 1999, EUROGRAPHICS, V18
   Losch Steffen, 2009, THESIS SAARLAND U
   Louchet J., 2012, RFIA2012 REC FORM IN
   Perwass Christian, SINGLE LENS 3D CAMER
   Sabater N, 2011, SIAM J IMAGING SCI, V4, P472, DOI 10.1137/100797849
   TIAN Q, 1986, COMPUT VISION GRAPH, V35, P220, DOI 10.1016/0734-189X(86)90028-9
   Yoon Hyunsik, 2011, NATURE, V30
NR 13
TC 0
Z9 0
U1 0
U2 6
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 900
EP +
DI 10.1016/j.sysarc.2013.03.003
PN A
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295AW
UT WOS:000330090000010
OA Green Published
DA 2024-07-18
ER

PT J
AU Yu, J
   Kang, H
   Park, D
   Bang, HC
   Kang, DW
AF Yu, Jaehak
   Kang, Hyunjoong
   Park, DaeHeon
   Bang, Hyo-Chan
   Kang, Do Wook
TI An in-depth analysis on traffic flooding attacks detection and system
   using data mining techniques
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network security; Data mining; DDoS; Vehicular network; Web of Things;
   Association rule mining
ID NETWORK
AB Recently, as network traffic flooding attack such as DoS and DDoS have posed devastating threats on network services, rapid detection, and semantic analysis are the major concern for secure and reliable network services. In addition, in a recent issue of the safety and comfort of vehicles and communication technologies for service is required. We propose a traffic flooding attack detection and an in-depth analysis system that uses data mining techniques. In this paper we (1) designed and implemented a system that detects traffic flooding attacks. Then, it executes classification by attack type and it uses SNMP MIB information based on C4.5 algorithm; (2) conducted a semantic interpretation that extracts and analyzes the rules of execution mechanism that are additionally provided by C4.5; (3) performed an in-depth analysis on the attack patterns and useful knowledge inherent in their data by type, utilizing association rule mining. Classification by attack and attack type based on C4.5 and association rules, automatic rule extraction and semantic in-depth interpretation, which are proposed in this paper, provide a positive possibility to add momentum towards the development of new methodologies for intrusion detection systems as well as to support establishing policies for intrusion detection and response systems. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Yu, Jaehak; Kang, Hyunjoong; Park, DaeHeon; Bang, Hyo-Chan; Kang, Do Wook] Elect & Telecommun Res Inst, IoT Convergence Res Div, Taejon 305700, South Korea.
C3 Electronics & Telecommunications Research Institute - Korea (ETRI)
RP Kang, DW (corresponding author), Elect & Telecommun Res Inst, Cooperat Vehicle Infra Res Sect, 138 Gajeongno, Taejon 305700, South Korea.
EM dbzzang@etri.re.kr; kanghj@etri.re.kr; dhpark82@etri.re.kr;
   bangs@etri.re.kr; kdw4653@etri.re.kr
FU Electronics and Telecommunications Research Institute (ETRI) Grant;
   Korea government [13ZC1130]
FX This work was supported by Electronics and Telecommunications Research
   Institute (ETRI) Grant funded by the Korea government [13ZC1130,
   Development of USN/WoT Convergence Platform for Internet of Reality
   Service Provision].
CR [Anonymous], THESIS WAIKATO U HAM
   Cabrera J. B. D., 2002, Journal of Network and Systems Management, V10, P225, DOI 10.1023/A:1015910917349
   HAN JW, 2007, DATA MINING CONCEPT
   Jun L., 2003, P IEEE INF ASS WORKS, P53
   Kim M, 2008, ETRI J, V30, P696, DOI 10.4218/etrij.08.1308.0039
   Kim S, 2007, ETRI J, V29, P527, DOI 10.4218/etrij.07.0207.0003
   Lin XD, 2007, IEEE T VEH TECHNOL, V56, P3442, DOI 10.1109/TVT.2007.906878
   Mathew S. S., 2011, Proceedings of the 2011 IEEE International Conference on Internet of Things and 4th IEEE International Conference on Cyber, Physical and Social Computing (iThings/CPSCom 2011), P9, DOI 10.1109/iThings/CPSCom.2011.165
   MOORE D, 2001, P US SEC S WASH DC, P401
   Puttini R, 2006, LECT NOTES COMPUT SC, V4217, P182
   Ramah KH, 2006, LECT NOTES COMPUT SC, V3976, P136
   Raya M, 2007, J COMPUT SECUR, V15, P39, DOI 10.3233/JCS-2007-15103
   Ruggieri S, 2002, IEEE T KNOWL DATA EN, V14, P438, DOI 10.1109/69.991727
   Seok I, 2006, J IEEE T PATTERN ANA, V26, P1424
   Shyu M. L., 2003, IEEE FOUND DIRECTION, P172
   Tseng F., 2011, J HCIS, V1, P1
   Valencio C. R., 2012, J HCIS, V2, P1
   Wang Xiaolin., 2011, JoC, V2, P19
   YU J, 2010, J KSII T INTERNET IN, V4, P859
   Yu J, 2008, COMPUT COMMUN, V31, P4212, DOI 10.1016/j.comcom.2008.09.018
NR 20
TC 32
Z9 32
U1 0
U2 27
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1005
EP 1012
DI 10.1016/j.sysarc.2013.08.008
PN B
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295AY
UT WOS:000330090200011
DA 2024-07-18
ER

PT J
AU Kim, D
   Lee, C
   Lee, S
   Ro, WW
AF Kim, Deokho
   Lee, Changmin
   Lee, Sangpil
   Ro, Won Woo
TI Parallelized sub-resource loading for web rendering engine
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Web browser; WebKit; Multithreading; Parallel processing
AB High-performance web browsers would be more emphasized in the commercial electronic devices including smart phones, tablet PCs, netbooks, laptops, and smart TVs. On the other hand, the web browsers still experience performance degradation due to the increase of resources provided on a web page. In fact, web pages with a large number of images require a very complex rendering operations. In this paper, we propose a parallel web browser for rapid web rendering operations with exploiting thread-level parallelism. The proposed architecture parallelizes the sub-resource loading operation on various platforms including the conventional PC system and the mobile embedded system. The proposed parallel subresource loading operation achieves a maximum speedup of 1.87 in a quad-core system. For the dual-core embedded system, a maximum speed-up is as large as 1.45. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Kim, Deokho; Lee, Changmin; Lee, Sangpil; Ro, Won Woo] Yonsei Univ, Sch Elect & Elect Engn, Seoul 120749, South Korea.
C3 Yonsei University
RP Ro, WW (corresponding author), Yonsei Univ, Sch Elect & Elect Engn, Seoul 120749, South Korea.
EM nautes87@yonsei.ac.kr; exahz@yonsei.ac.kr; madfish@yonsei.ac.kr;
   wro@yonsei.ac.kr
FU Samsung Electronics; Basic Science Research Program through the National
   Research Foundation of Korea (NRF); Ministry of Education, Science and
   Technology [NRF-2009-0070364]
FX This research has been supported in part by the research fund of Samsung
   Electronics and in part by Basic Science Research Program through the
   National Research Foundation of Korea (NRF) funded by the Ministry of
   Education, Science and Technology (NRF-2009-0070364).
CR [Anonymous], J CONVERGENCE
   [Anonymous], 1967, AFIPS, DOI 10.1145/1465482.1465560
   Badea Carmen, 2010, P 2 USENIX C HOT TOP
   BERNERSLEE TJ, 1992, COMPUT NETWORKS ISDN, V25, P454, DOI 10.1016/0169-7552(92)90039-S
   Buter B., 2011, J CONVERG, V2, P87
   Buyukkokten O, 2002, ACM T INFORM SYST, V20, P82, DOI 10.1145/503104.503109
   Frederick G., 2010, BEGINNING SMARTPHONE
   Grier C, 2011, ACM T WEB, V5, DOI 10.1145/1961659.1961665
   Hernandez EA, 2009, IEEE PERVAS COMPUT, V8, P82, DOI 10.1109/MPRV.2009.21
   Jones ChristopherGrant., 2009, P 1 USENIX C HOT TOP
   Kim SH, 2012, IEEE T CONSUM ELECTR, V58, P691, DOI 10.1109/TCE.2012.6227478
   Liu S., 2009, COMP SOFTW APPL C 20, V1, P612
   Liu S, 2007, LECT NOTES COMPUT SC, V4697, P290
   Luo HL, 2011, HUM-CENT COMPUT INFO, V1, DOI 10.1186/2192-1962-1-5
   Meyerovich L.A., 2010, WWW 10, P711, DOI DOI 10.1145/1772690.1772763
   Pachauri A., 2010, P INT C WORKSH EM TR, P176
   Reynolds F, 2009, IEEE PERVAS COMPUT, V8, P86, DOI 10.1109/MPRV.2009.22
   Saida Y, 2004, 24TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS WORKSHOPS, PROCEEDINGS, P394, DOI 10.1109/ICDCSW.2004.1284060
   Sieminski A., 2007, KNOWL BAS INT INF EN
   Tseng FH, 2011, HUM-CENTRIC COMPUT I, V1, DOI 10.1186/2192-1962-1-4
   Tuck N, 2003, 12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P26
   Vartiainen E, 2008, 2008 3RD INTERNATIONAL CONFERENCE ON INTERNET AND WEB APPLICATIONS AND SERVICES (ICIW 2008), P121, DOI 10.1109/ICIW.2008.13
   Venners B, 2000, Inside the Java Virtual Machine
   Ward S., 2003, International Journal of Web Engineering and Technology, V1, P41, DOI 10.1504/IJWET.2003.003259
   WebKit, 2013, WEBK LOADS WEB PAG
   World Wide Web Consortium (W3C), 2013, DOC OBJ MOD
   Yan Hongcan, 2009, 2009 International Conference on Test and Measurement (ICTM 2009), P188, DOI 10.1109/ICTM.2009.5413079
   Zhang K., 2010, P 19 INT C WORLD WID, P491
NR 28
TC 0
Z9 0
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2013
VL 59
IS 9
SI SI
BP 785
EP 793
DI 10.1016/j.sysarc.2013.05.016
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 246SD
UT WOS:000326558500013
DA 2024-07-18
ER

PT J
AU Anssi, S
   Kuntz, S
   Gérard, S
   Terrier, F
AF Anssi, Saoussen
   Kuntz, Stefan
   Gerard, Sebastien
   Terrier, Francois
TI On the gap between schedulability tests and an automotive task model
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Schedulability tests; Automotive task model; Scheduling analysis
ID CONTROLLER-AREA-NETWORK; REAL-TIME SYSTEMS; RESPONSE-TIMES; AUTOMATA
AB In this paper, we study the adequacy of available schedulability tests for monoprocessor fixed-priority systems to enable performing scheduling analysis for automotive applications. We show that, in spite of the work carried out during the last decade to enhance these tests in order to support more realistic task model, a gap still exists between the task model considered in these tests and the usual automotive task model. However, we claim that an extension of these tests is possible to support some of the uncovered automotive features. The aim of this study is to raise discussion and make researchers involved in the development of such schedulability tests be aware of the effort needed to bridge the gap between current schedulability tests and automotive task model mostly used. The study is illustrated by showing the concrete challenges faced when applying scheduling analysis to a case study derived from a real engine control application. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Anssi, Saoussen; Kuntz, Stefan] PowerTrain E IPP, Continental Automot France SAS, F-31036 Toulouse, France.
   [Gerard, Sebastien; Terrier, Francois] Lab Model Driven Engn Embedded Syst, CEA LIST, F-91191 Gif Sur Yvette, France.
C3 CEA
RP Anssi, S (corresponding author), PowerTrain E IPP, Continental Automot France SAS, 1 Ave Paul Ourliac,BP 83649, F-31036 Toulouse, France.
EM saoussen.anssi@yahoo.com; stefan.kuntz@continental-corporation.com;
   sebastien.gerard@cea.fr; francois.terrier@cea.fr
OI Gerard, Sebastien/0000-0003-0295-0520
CR Amnell T, 2003, LECT NOTES COMPUT SC, V2791, P60
   [Anonymous], THESIS
   Anssi S., LNCS, P209
   Audsley N. C., 1991, P 8 IEEE WORKSH REAL, P1
   Baruah S. K., P RTAS 2010, P13
   Baruah S. K., P RTSS 2011, P34
   Baruah S. K., P MFCS 2010, P90
   Bimbard F., P ISORC 2006
   Bini E, 2001, EUROMICRO, P59, DOI 10.1109/EMRTS.2001.934000
   Broster I, 2002, REAL TIM SYST SYMP P, P269, DOI 10.1109/REAL.2002.1181581
   Broster I., P RTSS 2003, P410
   Broster I., 2003, THESIS U YORK UK
   Burns A., 1994, P 1 INT CAN C, P1
   Casparsson L., 1998, 19981 VOLV TECHN, P1
   Cimatti A, 2008, REAL TIM SYST SYMP P, P80, DOI 10.1109/RTSS.2008.36
   Davis R. I., P ECRTS 2011, P45
   Davis RI, 2007, REAL-TIME SYST, V35, P239, DOI 10.1007/s11241-007-9012-7
   Ferreira J., P RTN 2004, P15
   Fersman E, 2006, THEOR COMPUT SCI, V354, P301, DOI 10.1016/j.tcs.2005.11.019
   Gonzalez Harbour M., P ECRTS 2001, P125
   Hanson HA, 2002, IEEE T IND ELECTRON, V49, P1240, DOI 10.1109/TIE.2002.804970
   Hladik P., P RTNS 2007, P131
   Hladik P., RTNS 2006
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Le T. T. H., P ETFA 2010, P1
   Lehoczky J., P RTSS 1990, P201
   Lehoczky J., P RTSS 1989, P166
   LEUNG JYT, 1982, PERFORM EVALUATION, V2, P237, DOI 10.1016/0166-5316(82)90024-4
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Nan G., P EMSOFT 2009, P254
   Nave N., 2008, AUTOMOTIVE EMBEDDED, P978
   Nolte T., P RTAS 2003, P200
   Nolte T., P RTAS 2002, P197
   Palencia Gutierrez J. C., P RTSS 1988, P26
   Palencia J. C., P RTSS 99, P328
   Pedro P, 1998, EUROMICRO, P172, DOI 10.1109/EMWRTS.1998.685082
   Rufino J., P FTCS 1998, P150
   Schliecker S, 2009, IEEE T IND INFORM, V5, P402, DOI 10.1109/TII.2009.2032068
   Sha L, 2004, REAL-TIME SYST, V28, P101, DOI 10.1023/B:TIME.0000045315.61234.1e
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Sha L., P RTSS 1986, P181
   TINDELL K, 1994, MICROPROC MICROPROG, V40, P117, DOI 10.1016/0165-6074(94)90080-9
   TINDELL K, 1995, CONTROL ENG PRACT, V3, P1163, DOI 10.1016/0967-0661(95)00112-8
   Tindell K., 1994, 221 YCS U YORK DEP C
   TINDELL K, 1994, REAL TIME SYSTEMS, V6
   TINDELL KW, 1994, REAL TIM SYST SYMP P, P259
   Wang Y., P RTCSA 1999, P182
   Wang Y., P RTCSA 99, P328
NR 48
TC 10
Z9 10
U1 0
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2013
VL 59
IS 6
SI SI
BP 341
EP 350
DI 10.1016/j.sysarc.2013.02.001
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 172UL
UT WOS:000321030300007
DA 2024-07-18
ER

PT J
AU Holenderski, M
   Bril, RJ
   Lukkien, JJ
AF Holenderski, Mike
   Bril, Reinder J.
   Lukkien, Johan J.
TI Grasp: Visualizing the behavior of hierarchical multiprocessor real-time
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Trace visualization; Hierarchical scheduling; Multiprocessors; Real-time
   systems
AB Trace visualization is a viable approach for gaining insight into the behavior of complex distributed real-time systems. Grasp is a versatile trace visualization toolset Its flexible plugin infrastructure allows for easy extension with custom visualization and analysis techniques for automatic trace verification. This paper presents its visualization capabilities for hierarchical multiprocessor systems, including partitioned and global multiprocessor scheduling with migrating tasks and jobs, communication between jobs via shared memory and message passing, and hierarchical scheduling in combination with multiprocessor scheduling. For tracing distributed systems with asynchronous local clocks Grasp also supports the synchronization of traces from different processors during the visualization and analysis. (C) 2012 Elsevier B.V. All rights reserved.
C1 [Holenderski, Mike; Bril, Reinder J.; Lukkien, Johan J.] Eindhoven Univ Technol, NL-5600 AZ Eindhoven, Netherlands.
C3 Eindhoven University of Technology
RP Holenderski, M (corresponding author), Eindhoven Univ Technol, Dolech 2, NL-5600 AZ Eindhoven, Netherlands.
EM m.holenderski@tue.nl
OI Bril, Reinder J./0000-0001-6234-5117
FU European ITEA2-CANTATA project
FX The work presented in this paper was supported in part by the European
   ITEA2-CANTATA project. The Grasp toolset together with example traces is
   available for Linux, Mac and Windows at http://www.win.tue.nl/san/grasp.
CR Asberg M., 2011, EMBEDDED REAL TIME C, V1
   Åsberg M, 2010, IEEE INT C EMERG
   Becker D., 2011, CLUSTER COMPUT, P1
   Becker D, 2009, PARALLEL COMPUT, V35, P595, DOI 10.1016/j.parco.2008.12.012
   Biberstein M, 2008, LECT NOTES COMPUT SC, V5168, P3, DOI 10.1007/978-3-540-85451-7_2
   Buchanan B., 1998, ITTCFY98TR1151004 U
   Carpenter J., 2004, HDB SCHEDULING ALGOR
   CRISTIAN F, 1989, DISTRIB COMPUT, V3, P146, DOI 10.1007/BF01784024
   Geimer M., 2010, INT WORKSH PAR TOOLS
   Holenderski M. M. H., 2010, INT WORKSH AN TOOLS
   Hunold S., 2010, INT C PAR PROC WORKS
   Kergommeaux J. C. D., LNCS, P1900
   MAILLET E, 1995, J PARALLEL DISTR COM, V28, P84, DOI 10.1006/jpdc.1995.1090
   Mills D., 1992, RFC1305 IETF
   Mughal M.I., 2008, THESIS MALARDALEN U
   Nagel WE, 1996, SUPERCOMPUTER, V12, P69
   Pacheco P., 1996, Parallel Programming with MPI
   Shin I., 2008, EUR REAL TIM SYST EC
   van den Heuvel M., 2010, INT C EM TECHN FACT
   Welch B.B., 2003, PRACTICAL PROGRAMMIN
NR 20
TC 4
Z9 5
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2013
VL 59
IS 6
SI SI
BP 307
EP 314
DI 10.1016/j.sysarc.2012.06.006
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 172UL
UT WOS:000321030300004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Wolf, F
   Balasubramanian, J
   Tambe, S
   Gokhale, A
   Schmidt, DC
AF Wolf, Friedhelm
   Balasubramanian, Jaiganesh
   Tambe, Sumant
   Gokhale, Aniruddha
   Schmidt, Douglas C.
TI Supporting component-based failover units in middleware for distributed
   real-time and embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Component-based systems; Real-time and fault-tolerance; Failover units
ID FAULT-TOLERANCE
AB Although component middleware is increasingly used to develop distributed, real-time and embedded (DRE) systems, it poses new fault-tolerance challenges, such as the need for efficient synchronization of internal component state, failure correlation across groups of components, and configuration of fault-tolerance properties at the component granularity level. This paper makes three contributions to R&D on component-based fault-tolerance. First, it describes the COmponent Replication based on Failover Units (CORFU) component middleware, which provides fail-stop behavior and fault correlation across groups of components treated as an atomic unit in DRE systems. Second, it describes how CORFU's Components with HEterogeneous State Synchronization (CHESS) module provides mechanisms for real-time aware state transfer and synchronization in CORFU. Third, we empirically evaluate the client failover and group shutdown capabilities of CORFU and its CHESS module and compare/contrast it with existing object-oriented fault-tolerance methods. Our results show that component middleware (1) has acceptable fault-tolerance performance for DRE systems, (2) allows timely recovery while considering failure location, size, and functional topology of the group, and finally (3) eases the burden of application development by providing middleware support for fault-tolerance at the component level. (C) 2010 Elsevier By. All rights reserved.
C1 [Wolf, Friedhelm; Balasubramanian, Jaiganesh; Tambe, Sumant; Gokhale, Aniruddha; Schmidt, Douglas C.] Vanderbilt Univ, Dept EECS, Nashville, TN 37235 USA.
C3 Vanderbilt University
RP Gokhale, A (corresponding author), Vanderbilt Univ, Dept EECS, 221 Kirkland Hall, Nashville, TN 37235 USA.
EM fwolf@dre.vanderbilt.edu; jai@dre.vanderbilt.edu;
   sutambe@dre.vanderbilt.edu; gokhale@dre.vanderbilt.edu;
   d.schmidt@vanderbilt.edu
OI Gokhale, Aniruddha/0000-0002-7706-7102
FU NSF [CNS 0845789]; Division Of Computer and Network Systems; Direct For
   Computer & Info Scie & Enginr [0845789] Funding Source: National Science
   Foundation
FX This work was supported in part by NSF CAREER Award CNS 0845789. Any
   opinions, findings, and conclusions or recommendations expressed in this
   material are those of the author(s) and do not necessarily reflect the
   views of the National Science Foundation.
CR Ahlforn G, 2001, ERICSSON REV, V78, P190
   [Anonymous], LIGHT WEIGHT CORBA C
   ARULANTHU AB, 2000, P MIDDL 2000 C ACM I
   Balasubramanian J, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P118, DOI 10.1109/RTAS.2009.36
   BRADEN R, 1989, NETWORK INFORM CTR R, V1122, P1
   BROWN A, 2001, IEEE IFIP INT S INT, P377
   Budhiraja Navin, 1993, Distributed Systems, V2, P199
   Candea G, 2003, WIAPP 2003: THIRD IEEE WORKSHOP ON INTERNET APPLICATIONS, PROCEEDINGS, P132, DOI 10.1109/WIAPP.2003.1210298
   Candea G, 2003, PROCEEDINGS OF THE AUTONOMIC COMPUTING WORKSHOP/FIFTH ANNUAL INTERNATIONAL WORKSHOP ON ACTIVE MIDDLEWARE SERVICES, P168
   Damm Werner., 2005, P FDN INTERFACE TECH
   de Miguel MA, 2002, ISORC 2002: FIFTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P394, DOI 10.1109/ISORC.2002.1003803
   Gamma E., 1994, Design patterns: Elements of reusable object-oriented software
   GRUSCHKE B, 1998, 5 WORKSH OPENVIEW U
   Hatcliff J, 2003, PROC INT CONF SOFTW, P160, DOI 10.1109/ICSE.2003.1201197
   Heineman GeorgeT., 2001, COMPONENT BASED SOFT
   HILL J, 2006, P 12 IEEE INT C EMB
   Kim KH, 2000, IEEE T KNOWL DATA EN, V12, P145, DOI 10.1109/69.842258
   Krishnamurthy S, 2001, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P107, DOI 10.1109/DSN.2001.941397
   Marin O, 2003, ISSRE 2003: 14TH INTERNATIONAL SYMPOSIUM ON SOFTWARE RELIABILITY ENGINEERING, PROCEEDINGS, P406, DOI 10.1109/ISSRE.2003.1251062
   Moser LE, 1999, DIG PAP INT SYMP FAU, P150, DOI 10.1109/FTCS.1999.781045
   NATARAJAN B, 2000, P 2 INT S DISTR OBJ
   NATARAJAN B, 2000, P 7 INT C HIGH PERF
   *OBJ MAN GROUP, 1998, CORBA MESS SPEC
   *OBJ MAN GROUP, 1999, FAULT TOL CORBA SPEC
   *OBJ MAN GROUP, 2004, LIGHTW CCM FTF CONV
   Object Management Group, 2005, REAL TIM CORBA SPEC
   Object Management Group, 2007, DAT DISTR SERV REAL
   Object Management Group Inc. (OMG), 2006, DEPL CONF COMP BAS D
   PECCIA N, 2005, EGOS ESA ESOC GROUND, P3988
   Pertet S, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P357
   POWELL D, 1994, IEEE MICRO, V14, P36, DOI 10.1109/40.259898
   Qin F, 2007, ACM T COMPUT SYST, V25, DOI 10.1145/1275517.1275519
   Ren YJ, 2003, IEEE T COMPUT, V52, P31, DOI 10.1109/TC.2003.1159752
   Romanovsky Alexander., 2007, SIGSOFT SOFTW ENG NO, V32, P1
   Sharp DC, 2000, KLUWER INT SER ENG C, V576, P353
   Szyperski C., 2002, Component Software: Beyond Object-Oriented Programming
   Tambe S, 2007, LECT NOTES COMPUT SC, V4526, P127
   Tambe S, 2009, PROCEEDINGS OF THE 12TH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, P47, DOI 10.1109/ISORC.2009.50
   Vieira M, 2002, ASE 2002: 17TH IEEE INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING, P241, DOI 10.1109/ASE.2002.1115020
   WOLF F, 2009, ISIS09106 VAND U
NR 40
TC 4
Z9 4
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2011
VL 57
IS 6
SI SI
BP 597
EP 613
DI 10.1016/j.sysarc.2010.07.006
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 780FU
UT WOS:000291840700004
DA 2024-07-18
ER

PT J
AU Tosun, S
AF Tosun, Suleyrnan
TI New heuristic algorithms for energy aware application mapping and
   routing on mesh-based NoCs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-Chip; Application mapping; Routing; Mesh topology
ID CHIP; NETWORK
AB Ever shrinking technologies in VLSI era made it possible to place several IP (Intellectual Property) blocks onto a single die. This technology improvement also brought the challenge of inventing new communication methods since traditional bus-based systems suffer from signal propagation delays, signal integrity, and scalability on these large platforms. Network-on-Chip (NoC) is the biggest step towards the solution of this communication bottleneck of System-on-Chip (SoC) architectures. Topology selection is the very first step of designing NoC systems and mesh topology is the commonly accepted topology type for NoCs. However, mapping applications represented by the weighted task graphs onto the mesh architectures is an NP-hard problem. In this paper, we present a new low complexity heuristic algorithm, CastNet, for the application mapping and bandwidth constrained routing algorithm for mesh-based NoC architectures aiming to minimize the energy consumption. We compared the presented approach with the one that generates the optimal solutions and two existing heuristic methods. Our experiments on multimedia benchmarks show that the proposed mapping algorithm obtains optimal or, in worst case, within 6% to the optimal solutions in very short times. (C) 2010 Elsevier B.V. All rights reserved.
C1 Ankara Univ Besevler, Dept Comp Engn, TR-06500 Ankara, Turkey.
C3 Ankara University
RP Tosun, S (corresponding author), Ankara Univ Besevler, Dept Comp Engn, TR-06500 Ankara, Turkey.
EM tosun@eng.ankara.edu.tr
RI Ozturk, Ozcan/G-5184-2011; Tosun, Suleyman/K-3893-2012; Tosun,
   Suleyman/AAG-6677-2019
FU Scientific and Technological Research Council of Turkey (TUBITAK)
   [108E233]
FX This work is supported by Scientific and Technological Research Council
   of Turkey (TUBITAK) under the project ID 108E233.
CR ASCIA G, 2004, CODES ISSS 04
   Chang KC, 2008, IET COMPUT DIGIT TEC, V2, P239, DOI 10.1049/iet-cdt:20070049
   Chiu GM, 2000, IEEE T PARALL DISTR, V11, P729, DOI 10.1109/71.877831
   DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Duato J., 2002, INTERCONNECTION NETW
   HU J, 2004, P 41 ANN DES AUT C S
   HU J, 2003, P C DES AUT TEST EUR
   Janidarmian M, 2009, IEICE ELECTRON EXPR, V6, P1, DOI 10.1587/elex.6.1
   MARCON C, 2005, ASP DAC 05
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Moraveji R, 2009, CLUSTER COMPUT, V12, P285, DOI 10.1007/s10586-009-0084-0
   MURALI S, 2004, P C DES AUT TEST EUR
   Owens JD, 2007, IEEE MICRO, V27, P96, DOI 10.1109/MM.2007.4378787
   Pande PP, 2005, IEEE T COMPUT, V54, P1025, DOI 10.1109/TC.2005.134
   Pasricha S, 2008, MORG KAUF SER SYST, P1
   SRINIVASAN K, 2005, P 2005 INT S LOW POW
   Srinivasan K, 2006, IEEE T VLSI SYST, V14, P407, DOI 10.1109/TVLSI.2006.871762
   Tosun S, 2009, INT C APPL INF COMM, P1
   VARATKAR G, 2002, ACM IEEE DES AUT C J, P510
   Ye TT, 2004, J SYST ARCHITECT, V50, P81, DOI 10.1016/j.sysarc.2003.07.005
   YE TT, 2002, P 39 ANN DES AUT C
NR 22
TC 60
Z9 61
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2011
VL 57
IS 1
SI SI
BP 69
EP 78
DI 10.1016/j.sysarc.2010.10.001
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 721DJ
UT WOS:000287331600006
DA 2024-07-18
ER

PT J
AU Kwak, JW
   Jeon, YT
AF Kwak, Jong Wook
   Jeon, Young Tae
TI Compressed tag architecture for low-power embedded cache systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Low-power cache system; Dynamic power; Compressed tag; Partial tag
   matching; Application locality
ID PARTIAL RESOLUTION
AB Processors in embedded systems mostly employ cache architectures in order to alleviate the access latency gap between processors and memory systems. Caches in embedded systems usually occupy a major fraction of the implemented chip area. The power dissipation of cache system thus constitutes a significant fraction of the power dissipated by the entire processor in embedded systems. In this paper, we propose the compressed tag architecture to reduce the power dissipation of the tag store in cache systems. We introduce a new tag-matching mechanism by using a locality buffer and a tag compression technique. The main power reduction feature of our proposal is the use of small tag space matching instead of full tag matching, with modest additional hardware costs. The simulation results show that the proposed model provides a power and energy-delay product reduction of up to 27.8% and 26.5%, respectively, while still providing a comparable level of system performance to regular cache systems. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Kwak, Jong Wook] Yeungnam Univ, Dept Comp Engn, Gyongsan 712749, Geongsangbuk Do, South Korea.
   [Jeon, Young Tae] LG Elect, Mobile Commun Lab, Seoul 150875, South Korea.
C3 Yeungnam University; LG Electronics
RP Kwak, JW (corresponding author), Yeungnam Univ, Dept Comp Engn, Gyongsan 712749, Geongsangbuk Do, South Korea.
EM kwak@ynu.ac.kr; yt.jeon@lge.com
RI Kwak, Jungwon/K-8338-2012
OI Kwak, Jong Wook/0000-0002-6639-3738
FU Korea government (MEST) [2010-0016828]
FX This work was supported by the National Research Foundation of Korea
   (NRF) Grant funded by the Korea government (MEST) (No. 2010-0016828).
CR [Anonymous], INT CACH MEM ACC TIM
   *ARM, 2005, 01001 ARM DDI
   BROCK B, 2003, P IEEE INT SOC C SEP
   Choi BS, 2001, 2001 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS I AND II, CONFERENCE PROCEEDINGS, P319, DOI 10.1109/PACRIM.2001.953587
   *EDN, EDN EMB MICR BENCHM
   Fagin B, 1997, IEEE T COMPUT, V46, P1142, DOI 10.1109/12.628399
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Liu JJ, 2007, PR IEEE COMP DESIGN, P17
   LIU L, 1994, IEEE T VERY LARGE SC, V2, P226
   Loghi M, 2005, DES AUT TEST EUROPE, P520, DOI 10.1109/DATE.2005.298
   Malik A, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P241, DOI 10.1109/LPE.2000.876794
   Min R, 2004, 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P183, DOI 10.1109/ICVD.2004.1260922
   Montanaro J, 1996, IEEE J SOLID-ST CIRC, V31, P1703, DOI 10.1109/JSSC.1996.542315
   Patterson DavidA., 2007, COMPUTER ARCHITECTUR
   Petrov P, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P113, DOI 10.1109/ISSS.2001.957924
   Sato T, 2000, PROC INT CONF PARAL, P69, DOI 10.1109/ICPP.2000.876078
   SIMPLESCALAR LLC SER
   NAVEEN MURALIMANOHAR
NR 18
TC 6
Z9 6
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2010
VL 56
IS 9
BP 419
EP 428
DI 10.1016/j.sysarc.2010.04.010
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 651JG
UT WOS:000281923400002
DA 2024-07-18
ER

PT J
AU Assayad, I
AF Assayad, Ismail
TI A platform-based design framework for joint SW/HW multiprocessor systems
   design
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Joint software and hardware modelling; Joint software and hardware
   synthesis; Software and hardware performance; Transactional-level
   modelling
ID SOC DESIGN; FLOW; CHIP
AB We present P-WARE, a framework for joint software and hardware modelling and synthesis of multiprocessor embedded systems. The framework consists of (I) component-based annotated transaction-level models for joint modelling of parallel software and multiprocessor hardware, and (2) exploration-driven methodology for joint software and hardware synthesis. The methodology has the advantage of combining real-time requirements of software with efficient optimization of hardware performance. We describe and apply the methodology to synthesize a scheduler of a H264 video encoder on the Cake multiprocessor. Moreover, experiments show that the framework is scalable while achieving rapid and efficient designs. (C) 2009 Elsevier B.V. All rights reserved.
C1 Verimag Ctr Equat, F-38610 Gieres, France.
C3 Communaute Universite Grenoble Alpes; Institut National Polytechnique de
   Grenoble; Universite Grenoble Alpes (UGA); Centre National de la
   Recherche Scientifique (CNRS)
RP Assayad, I (corresponding author), Verimag Ctr Equat, 2 Av Vignate, F-38610 Gieres, France.
EM ismail.assayad@imag.fr
FU MEDEA+ - NEVA; Minalogic SCEPTRE; CNRS; STMicroelectronics
FX This work has been partially supported by projects MEDEA+ - NEVA,
   Minalogic SCEPTRE and partially funded by CNRS and STMicroelectronics.
CR Adiletta M., 2002, INTEL TECHNOLOGY J, V6
   ASSAYAD I, EUROMICRO DSD
   ASSAYAD I, 2005, ICFEM 05
   ASSAYAD I, IEEE S IND EMB SYST
   ASSAYAD I, 2005, LNCS
   ASSAYAD I, 2005, DFMA 05
   Balarin F, 2003, COMPUTER, V36, P45, DOI 10.1109/MC.2003.1193228
   Benini L, 2005, J VLSI SIG PROC SYST, V41, P169, DOI 10.1007/s11265-005-6648-1
   BERTOZZI D, 2005, IND INFORM TECHNOLOG
   Cesário W, 2002, DES AUT CON, P789, DOI 10.1109/DAC.2002.1012730
   CORNEA R, 2003, IPDPS 03
   Dutta S, 2001, IEEE DES TEST COMPUT, V18, P21, DOI 10.1109/54.953269
   GHENASSIA F, 2006, T LEVEL MODELLING SY
   Goossens K, 2005, DES AUT TEST EUROPE, P1182, DOI 10.1109/DATE.2005.11
   GRIES M, 2003, DATE
   Jalabert A, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P884
   Kumar A, 2007, DES AUT TEST EUROPE, P117
   MAHADEVAN S, 2005, MASCOTS 05
   Meyer M., 1997, The power of product platforms
   MOONEN A, 2005, P GSPX C
   Northrop L., 2001, SOFTWARE PRODUCT LIN
   Paul JM, 2005, ACM T DES AUTOMAT EL, V10, P431, DOI 10.1145/1080334.1080335
   PAULIN PG, 2004, CODES ISSS 04, P48
   REYES V, 2006, DATE 06, P474
   REYES V, 2004, CASSE SYSTEM LEVEL M, P476
   SANGIOVANNIVINC.A, DEFINING PLATFORM BA
   Schimer G., 2006, P 2006 IEEE ACM INT, P363
   Stefanov T, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P340
   Stravers P, 2001, 2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, P184, DOI 10.1109/VTSA.2001.934515
   Theelen BD, 2007, MEMOCODE'07: FIFTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P139, DOI 10.1109/MEMCOD.2007.371231
   THIELE L, HPCA WORKSH
   Tibboel W, 2007, DES AUT CON, P23, DOI 10.1109/DAC.2007.375046
   van der Wolf Pieter., 2004, CODES ISSS 04, P206
   YU J, 2005, LNCS, V3
   ZHU X, 2004, ACM CODES ISSS 04
NR 35
TC 4
Z9 4
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL-SEP
PY 2009
VL 55
IS 7-9
BP 409
EP 420
DI 10.1016/j.sysarc.2009.08.001
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 513XZ
UT WOS:000271358800006
DA 2024-07-18
ER

PT J
AU Huang, TC
   Shieh, CK
   Miao, YB
AF Huang, Tzu-Chi
   Shieh, Ce-Kuen
   Miao, Yu-Ben
TI Dual-Mode Execution Environment for active network
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE DMEE; LSQP; EE; Active network; Programmable network
AB in active networks, the Execution Environment in an active node executes user codes to tailor the processing of packets to application needs. However, the existing implementation of a software-based active node has a dilemma of only using the user mode Execution Environment or, alternatively, only using the kernel mode Execution Environment because neither mode of the Execution Environments meets application needs. The dilemma stems from the choice between high overheads of a user mode Execution Environment and poor services of a kernel mode Execution Environment in executing user codes. In this paper, we propose the Dual-Mode Execution Environment to overcome this dilemma, i.e. arguing for the necessity of an Execution Environment that supports dual modes. Currently, we develop and make the Lifetime-Sensitive Quantity-based Policy the workload adjustment policy in the Dual-Mode Execution Environment. We implement the prototype in Windows 2000. We conduct experiments to compare the prototype with active nodes that uses either the user mode Execution Environment or the kernel mode Execution Environment. We prove that the prototype meets application needs and outperforms the compared active nodes. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Huang, Tzu-Chi; Shieh, Ce-Kuen] Natl Cheng Kung Univ, Dept Elect Engn, Tainan, Taiwan.
C3 National Cheng Kung University
RP Huang, TC (corresponding author), Natl Cheng Kung Univ, Dept Elect Engn, Lab 92579,1 Ta Hsueh Rd, Tainan, Taiwan.
EM tzuchi@ee.ncku.edu.tw; shieh@ee.ncku.edu.tw; miao@itri.org.tw
CR Alexander D. S., 1997, ACTIVE NETW IN PRESS
   Alexander DS, 1998, IEEE NETWORK, V12, P29, DOI 10.1109/65.690959
   [Anonymous], G114 ITUT
   APESTEGUIA F, INTRO LKM PROGRAMM 2
   BHATTACHARJEE S, 1996, GITCC9602
   Calvert K. L., 1999, ARCHITECTURAL FRAMEW
   CAMPBELL AT, 1999, COMPUT COMMUN REV, V29, P7
   Carzaniga A, 2007, PROC INT CONF SOFTW, P9, DOI 10.1109/ICSECOMPANION.2007.44
   Ferguson P., 2000, RFC2827
   Golm M, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE GENERAL TRACK, P45
   Hartman JJ, 1999, COMPUTER, V32, P50, DOI 10.1109/2.755005
   IHARA A, 2006, P 18 INT C SYST ENG, P159
   *ISO IEC, ISOIEC11172
   Jacobson V., 1995, ACM SIGCOMM COMP COM, V25, P157, DOI DOI 10.1145/205447.205462
   Kohler E, 2000, ACM T COMPUT SYST, V18, P263, DOI 10.1145/354871.354874
   LACOSTE M, 2000, ACM SIGOPS OPERATING, V34, P56
   LANNACCONE G, 2001, COMPUT COMMUN REV, V31, P4
   Love R., 2003, LINUX KERNEL DEV
   Mogul JC, 1997, ACM T COMPUT SYST, V15, P217, DOI 10.1145/263326.263335
   Moore JT, 2001, IEEE INFOCOM SER, P41, DOI 10.1109/INFCOM.2001.916685
   Nygren EL, 1999, 1999 IEEE SECOND CONFERENCE ON OPEN ARCHITECTURES AND NETWORK PROGRAMMING PROCEEDINGS - OPENARCH '99, P78, DOI 10.1109/OPNARC.1999.758497
   Schmid S, 2006, COMPUT NETW, V50, P2488, DOI 10.1016/j.comnet.2006.04.017
   Schwartz B, 2000, ACM T COMPUT SYST, V18, P67, DOI 10.1145/332799.332893
   Tennenhouse DL, 1997, IEEE COMMUN MAG, V35, P80, DOI 10.1109/35.568214
   Welty CA, 1997, AUTOMATED SOFTWARE ENGINEERING, 12TH IEEE INTERNATIONAL CONFERENCE, PROCEEDINGS, P126, DOI 10.1109/ASE.1997.632832
   Wetherall D.J., 1996, Proceedings of the 7th workshop on ACM SIGOPS European workshop: Systems support for worldwide applications, EW 7, P33
   Wetherall DJ, 1998, 1998 IEEE OPEN ARCHITECTURES AND NETWORK PROGRAMMING, P117, DOI 10.1109/OPNARC.1998.662048
   Yamasaki H., 2006, Proceedings of the Workshop on Learning with Logics and Logics for Learning 2006 (LLLL 2006), P3, DOI 10.1145/1215995.1215998
   YU Y, 2006, P 2 INT C VIRT EX EN, P24
   Yuen E, 2003, ICT'2003: 10TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS, VOLS I AND II, CONFERENCE PROCEEDINGS, P77, DOI 10.1109/ICTEL.2003.1191179
NR 30
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2009
VL 55
IS 5-6
BP 317
EP 331
DI 10.1016/j.sysarc.2009.03.003
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 462WZ
UT WOS:000267390200003
DA 2024-07-18
ER

PT J
AU Kovac, D
   Trcek, D
AF Kovac, Damjan
   Trcek, Denis
TI Qualitative trust modeling in SOA
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Trust; Reputation; Web services; XML; SOA
AB Trust among cooperating agents is an essential precondition for every e-business transaction. It is becoming increasingly vital in service oriented architectures (SOAs), where services from various administration domains are deployed. Traditional hard security mechanisms with different techniques of authorization, access control and information security services give a solid foundation, but they fail when cooperating entities act deceitfully. Trust as a soft social security mechanism can protect against such threats and consequently improves the quality of services and reliability of service providers. This paper presents an abstract trust model that applies complementary qualitative methodology which addresses the core of trust as socio-cognitive phenomenon. The model complements existing quantitative methodologies and is applied in the web services environment that enables trust management in SOAs. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Kovac, Damjan; Trcek, Denis] Univ Ljubljana, Fac Comp & Informat Sci, Lab Emedia, SL-1001 Ljubljana, Slovenia.
C3 University of Ljubljana
RP Kovac, D (corresponding author), Univ Ljubljana, Fac Comp & Informat Sci, Lab Emedia, Trzaska Cesta 25, SL-1001 Ljubljana, Slovenia.
EM damjan.kovac@fri.uni-lj.si; denis.trcek@fri.uni-lj.si
RI Trcek, Denis/AAK-6332-2021; Trcek, Dr. Denis/JUV-1849-2023; Trcek,
   Denis/AAF-3602-2021
OI Trcek, Denis/0000-0003-0727-1324; 
CR Aberer K., 2001, Proceedings of the 2001 ACM CIKM. Tenth International Conference on Information and Knowledge Management, P310, DOI 10.1145/502585.502638
   [Anonymous], 2007, Web Services Description Language (WSDL) Version 2.0
   [Anonymous], WEB SERV ADDR WS ADD
   [Anonymous], WEB SERV SEC SOAP ME
   [Anonymous], 2002, ACM C COMP COMM SEC
   [Anonymous], P 11 AUSTR WORKSH RE
   Carbone M, 2003, I C SOFTW ENG FORM M, P54, DOI 10.1109/SEFM.2003.1236207
   CASTELFRANCHI C, 2000, HICSS 00, V6
   Chang E, 2005, THIRD INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY AND APPLICATIONS, VOL 1, PROCEEDINGS, P4
   Chang E., 2005, Trust and Reputation for Service-Oriented Environments: Technologies For Building Business Intelligence And Consumer Confidence
   Chou DC, 2005, COMPUT STAND INTER, V27, P233, DOI [10.1016/S0920-5489(04)00099-6, 10.1016/j.csi.2004.08.001]
   Damiani E., 2001, ACM INT C WORLD WIDE, P504
   Grandison T, 2000, IEEE Communications Surveys Tutorials, V3, P2, DOI [DOI 10.1109/COMST.2000.5340804, 10.1109/COMST.2000.5340804]
   HUSSAIN FK, 2006, AICT ICIW 06
   Josang A, 2001, INT J UNCERTAIN FUZZ, V9, P279, DOI 10.1016/S0218-4885(01)00083-1
   JOSANG A, 2007, LECT NOTES COMPUTER, V4677
   Josang A, 2007, DECIS SUPPORT SYST, V43, P618, DOI 10.1016/j.dss.2005.05.019
   KAMVAR SD, 2003, WWW 03, P640, DOI DOI 10.1145/775152.775242
   KRUKOW K, 2005, CCS 05, P260
   Li HH, 2007, COMPUTER, V40, P45, DOI 10.1109/MC.2007.76
   Liang ZP, 2007, IEEE INTERNATIONAL CONFERENCE ON SERVICE-ORIENTED COMPUTING AND APPLICATIONS, PROCEEDINGS, P241, DOI 10.1109/SOCA.2007.3
   MICHLMAYR A, 2007, IW SOSWE 07, P22
   MUI L, 2002, HICSS 02
   Orgun MA, 2006, IRI 2006: PROCEEDINGS OF THE 2006 IEEE INTERNATIONAL CONFERENCE ON INFORMATION REUSE AND INTEGRATION, P105
   RASMUSSON L, 1996, NSPW 96, P18
   Resnick P, 2000, COMMUN ACM, V43, P45, DOI 10.1145/355112.355122
   Schneier B., 2015, APPL CRYPTOGRAPHY, VSecond
   Seamons KE, 2002, THIRD INTERNATION WORKSHOP ON POLICIES FOR DISTRIBUTED SYSTEMS AND NETWORKS, PROCEEDINGS, P68, DOI 10.1109/POLICY.2002.1011295
   Trcek D., 2006, Managing information systems security and privacy
   Trcek D, 2009, MATH COMPUT MODEL, V49, P226, DOI 10.1016/j.mcm.2008.05.005
   *W3C, 2005, XML SCHEM 1 1
   W3C, 2006, WEB SERV POL 1 2
   Ziegler CN, 2005, INFORM SYST FRONT, V7, P337, DOI 10.1007/s10796-005-4807-3
NR 33
TC 28
Z9 32
U1 1
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2009
VL 55
IS 4
SI SI
BP 255
EP 263
DI 10.1016/j.sysarc.2009.01.002
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 444DZ
UT WOS:000265962000006
DA 2024-07-18
ER

PT J
AU Ro, WW
   Gaudiot, JL
AF Ro, Won W.
   Gaudiot, Jean-Luc
TI A low-complexity microprocessor design with speculative pre-execution
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Speculative execution; Data-prefetching; Superscalar; Multithreading;
   Instruction Level Parallelism
AB Current superscalar architectures strongly depend on an instruction issue queue to achieve multiple instruction issue and out-of-order execution. However, the issue queue requires a centralized structure and mainly causes globally broadcasting operations to wakeup and select the instructions. Therefore, a large issue queue ultimately results in a low clock rate along with a high circuit complexity. In other words, the increasing demands for a larger issue queue correspondingly impose a significant burden on achieving a higher clock speed.
   This paper discusses our Speculative Pre-Execution Assisted by compileR (SPEAR), a low-complexity issue queue design. SPEAR is designed to manage (he small window superscalar architecture more efficiently Without increasing the window size. To this end, we have first recognized that the long memory latency is one of the factors that demand a large window, and we aim at achieving early execution of the miss-causing load instructions using another hierarchy of an issue queue. We pre-execute those miss-causing instructions speculatively as an additional prefetching thread. Simulation results Show that the SPEAR design achieves performance comparable to or even better than what would be obtained in superscalar architectures with a large issue queue. However, SPEAR is designed with smaller issue queues which consequently call be implemented with low hardware complexity and high clock speed. (c) 2008 Elsevier B.V. All rights reserved.
C1 [Ro, Won W.] Yonsei Univ, Sch Elect & Elect Engn, Seoul 120749, South Korea.
   [Gaudiot, Jean-Luc] Univ Calif Irvine, Dept Elect Engn & Comp Sci, Irvine, CA USA.
C3 Yonsei University; University of California System; University of
   California Irvine
RP Ro, WW (corresponding author), Yonsei Univ, Sch Elect & Elect Engn, 134 Shinchon Dong, Seoul 120749, South Korea.
EM wro@yonsei.ac.kr; gaudiot@uci.edu
FU NSF [CCF-0541403]
FX This paper is based upon work supported in part by NSF Grant
   CCF-0541403. Any opinions, findings, and conclusions or recommendations
   expressed in this material are those of the authors and do not
   necessarily reflect the views of NSF.
CR AGARWAL V, 2000, P 27 INT S COMP ARCH
   ANNAVARAM M, 2001, P 28 INT S COMP ARCH
   [Anonymous], 2000, DIS Stressmark Suite
   Bird Peter L., 1993, P INT C SUP
   BREKELBAUM E, 2002, P 35 ANN INT S MICR
   BURGER D., 1997, SIMPLESCALAR TOOL SE
   CANAL R, 2000, P 14 INT C SUP MAY
   CANAL R, 2001, P 15 INT C SUP
   Canal R., 2000, P INT S HIGH PED COM, P133
   COLLINS J, 2001, P 28 INT S COMP ARCH
   COLLINS JD, 2001, P 34 ANN INT S MICR
   EGGERS S, 1997, SIMULTANEOUS MULTITH
   ERNST D, 2003, P 30 INT S COMP ARCH
   FARKAS KI, 1997, P 30 ANN IEEE ACM S
   GANUSOV I, 2005, P 14 INT C PAR ARCH
   GUPTA R, 1995, P 3 S FDN SOFTW ENG
   HRISHIKESH MS, 2002, P 29 INT S COMP ARCH
   HU J, 2004, P 10 INT S HIGH PERF
   Kessler R. E., 1999, IEEE MICRO
   KIM D, 2002, P 10 INT C ARCH SUPP
   KRISHNAN V, 1998, P INT PAR PROC S IPP
   Krishnan V., 1999, IEEE T COMPUTERS, V48
   LEBECK AR, 2002, P 29 INT S COMP ARCH
   LIAO SSW, 2002, P PROGR LANG DES IMP
   LIU Y, 2005, P 19 ANN ACM INT C S
   LIU Y, 2004, P 18 ANN ACM INT C S
   Luk C.-K., 1996, P 7 INT C ARCH SUPP
   MARCUELLO P, 1999, P INT C SUP RHOD GRE
   MICHAUD P, 2001, P 7 INT S HIGH PERF
   MOSHOVOS A, 2001, P INT C SUP JUN
   MUTLU O, 2003, P 9 INT S HIGH PERF
   Ottoni G., 2005, P 38 IEEE ACM INT S
   PALACHARIA S, 1997, P 24 INT S COMP ARCH
   PRABHU MK, 2003, P 9 ACM SIGPLAN S PR
   RAASCH S, 2002, P 29 INT S COMP ARCH
   Ro WW, 2006, J PARALLEL DISTR COM, V66, P1076, DOI 10.1016/j.jpdc.2006.03.010
   ROTH A, 2001, P 35 ANN INT S MICR
   ROTH A, 2001, P HPCA 7 JAN
   SANKARALINGAM K, 2006, P 39 INT S MICR DEC
   Sohi Gurindar S., 1995, P 22 ANN INT S COMP
   STARK J, 2000, P 33 INT S MICR DEC
   WANG PH, 2002, P 8 INT S HIGH PERF
   WON W, 2005, P 12 INT C HIGH PERF
   XUE C, 2006, P 12 IEEE INT C PAR
   Zhou Huiyang, 2005, P 14 INT C PAR ARCH
   ZILLES CB, 2000, P 12 INT S COMP ARCH
   Zilles Craig B., 2001, P 28 INT S COMP ARCH
   DATA INTENSIVE SYSTE
NR 48
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2008
VL 54
IS 12
BP 1101
EP 1112
DI 10.1016/j.sysarc.2008.05.003
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 378FQ
UT WOS:000261307000003
DA 2024-07-18
ER

PT J
AU Chung, TS
   Lee, M
   Ryu, Y
   Lee, K
AF Chung, Tae-Sun
   Lee, Myungho
   Ryu, Yeonseung
   Lee, Kangsun
TI PORCE: An efficient power off recovery scheme for flash memory
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Flash memory; Embedded system; File system; Power off recovery
AB Flash memory is now replacing hard disk in many embedded applications including cellular phones, digital cameras, car navigation systems, and so on. However, because flash memory has its own characteristics such as "erase-before-write" and wear-leveling, a software layer called FTL (flash translation layer) should be provided. However, most FTL algorithms did not include the power off recovery module though it is very important in portable devices. In this paper, we suggest an efficient power off recovery scheme for flash memory called PORCE (Power Off Recovery sChEme for flash memory). PORCE is tightly coupled to FTL operations and minimizes performance degradation during normal operations by storing recovery information as small as possible. Additionally, PORCE provides cost-based reclamation protocols which include the wear-leveling module. Our empirical study shows that PORCE is an efficient recovery protocol, (C) 2008 Elsevier B.V. All rights reserved.
C1 [Chung, Tae-Sun] Ajou Univ, Suwon 441749, South Korea.
C3 Ajou University
RP Chung, TS (corresponding author), Ajou Univ, Suwon 441749, South Korea.
EM tschung@ajou.ac.kr; myunghol@mju.ac.kr; ysryu@mju.ac.kr; ksl@mju.ac.kr
FU Korean Government (MOEHRD, Basic Research Promotion Fund)
   [KRF-2008-331-DO0379]; Defense Acquisition Program Administration and
   Agency for Defense Development [UD06004SAD]; MIC IITA [2006-S-040-01]
FX This work was supported in part by the Korea Research Foundation Grant
   funded by the Korean Government (MOEHRD, Basic Research Promotion Fund)
   (KRF-2008-331-DO0379), and was supported partly by Defense Acquisition
   Program Administration and Agency for Defense Development under the
   contract (UD06004SAD), and also supported partly by MIC & IITA through
   IT Leading R&D Support Project (2006-S-040-01).
CR Ban A., 1999, U.S. Patent, Patent No. 5937425
   BAN A, 1995, Patent No. 404485
   Chung TS, 2007, J SYST ARCHITECT, V53, P889, DOI 10.1016/j.sysarc.2007.02.005
   CHUNG TS, 2006, INT C EMB UB COMP EU
   CHUNG TS, 2004, Patent No. 20040193781
   Estakhri P., 1999, United States Patent, Patent No. [5,930,815, 5930815]
   Gal Eran, 2005, ACM COMPUTING SURVEY, V37
   KAWAGUCHI A, 1995, USENIX 1995 WINT TEC
   Kim B. S., 2002, United States Patent, Patent No. [6,381,176, 6381176]
   Kim Jesung., 2002, IEEE Transactions on Consumer Electronics - IEEE TRANS CONSUM ELECTRON, V48
   LEE SW, 2007, ACM T EMBEDDED COMPU, V6
   RESENBLUM M, 1992, ACM T COMPUTER SYSTE, V10
   *SAMS EL, 2007, NAND FLASH MEMORY SM
   Shinohara Takayuki, 1999, US Patent, Patent No. [5,905,993, 5905993]
   Silberschatz A., 2006, DATABASE SYSTEM CONC, V3rd
   Wu M, 1994, INT C ARCH SUPP PROG
NR 16
TC 20
Z9 23
U1 0
U2 4
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2008
VL 54
IS 10
BP 935
EP 943
DI 10.1016/j.sysarc.2008.03.007
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 358IW
UT WOS:000259911400006
DA 2024-07-18
ER

PT J
AU Wang, Y
   Maskell, DL
   Leiwo, J
AF Wang, Yi
   Maskell, Douglas L.
   Leiwo, Jussipekka
TI A unified architecture for a public key cryptographic coprocessor
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE RSA; ECC; SD adder; Cryptographic coprocessor
ID IMPLEMENTATION; DESIGN; RSA
AB This paper presents a unified architecture for public key cryptosystems that can support the operations of the Rivest-Shamir-Adleman cryptogram (RSA) and the elliptic curve cryptogram (ECC). A hardware solution is proposed for operations over finite fields GF(p) and GF(2(P)). The proposed architecture presents a unified arithmetic unit which provides the functions of dual-field modular multiplication, dual-field modular addition/subtraction, and dual-field modular inversion. A new adder based on the signed-digit (SD) number representation is provided for carry-propagated and carry-less operations. The critical path of the proposed design is reduced compared with previous full adder implementation methods, Experimental results show that the proposed design can achieve a clock speed of 1 GHz using 776 K gates in a 0.09 mu m CMOS standard cell technology, or 150 MHz using 5227 CLBs in a Xilinx Virtex 4 FPCA. While the different technologies, platforms and standards make a definitive comparison difficult, based on the performance of our proposed design, we achieve a performance improvement of between 30% and 250% when compared with existing designs. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Wang, Yi; Maskell, Douglas L.; Leiwo, Jussipekka] Nanyang Technol Univ, Sch Comp Engn, Ctr High Performance Embedded Syst, Singapore 639798, Singapore.
C3 Nanyang Technological University
RP Wang, Y (corresponding author), Nanyang Technol Univ, Sch Comp Engn, Ctr High Performance Embedded Syst, Singapore 639798, Singapore.
EM wangyi@pmail.ntu.edu.sg
RI Wang, Yi/AAZ-4590-2020; Maskell, Douglas/A-3668-2011
OI Wang, Yi/0000-0003-2957-4203
CR AGNEW GB, 1990, LECT NOTES COMPUT SC, V434, P706
   AGNEW GB, 1993, IEEE J SEL AREA COMM, V11, P804, DOI 10.1109/49.223883
   [Anonymous], 2002, CRYPTOGRAPHY THEORY
   Avizienis A., 1961, IRE T ELECT COMPUT, VEC-10, P389
   Batina L, 2004, LECT NOTES COMPUT SC, V2964, P250
   BATINA L, 2002, VLSI J, V34, P1
   Blum T, 2001, IEEE T COMPUT, V50, P759, DOI 10.1109/12.936241
   CILARDO A, 2005, IEEE P DES AUT TEST, V3
   CROWE F, INT C INF TECHN COD
   ELDRIDGE SE, 1993, IEEE T COMPUT, V42, P693, DOI 10.1109/12.277287
   Ernst M, 2002, LECT NOTES COMPUT SC, V2523, P381
   Gao L, 1999, LECT NOTES COMPUT SC, V1717, P257
   Goodman J, 2001, IEEE J SOLID-ST CIRC, V36, P1808, DOI 10.1109/4.962304
   GROSSSCHADL J, 2001, LNCS, V2162
   Gutub A. A.-A., 2003, LNCS, V2779, P484
   Hankerson Darrel, 2006, Guide to Elliptic Curve Cryptography
   Kim H, 2004, IEEE T CONSUM ELECTR, V50, P214, DOI 10.1109/TCE.2004.1277865
   Koc C., 1998, DESIGNS CODES CRYPTO, V14
   KOCHANSKI M, 1986, LECT NOTES COMPUT SC, V218, P350
   KOREN I, 2002, NATICK COMPUTER ARIT
   Menezes A. J., 1996, HDB APPL CRYPTOGRAPH, V1st
   MONTGOMERY PL, 1985, MATH COMPUT, V44, P519, DOI 10.1090/S0025-5718-1985-0777282-X
   Moon S, 2001, IEEE T CONSUM ELECTR, V47, P700, DOI 10.1109/30.964166
   Okada S, 2001, LECT NOTES COMPUT SC, V1965, P25
   Orlando G, 2001, LECT NOTES COMPUT SC, V1965, P41
   ORLANDO G, 2001, LNCS, V2162, P348
   Pieprzyk J., 2003, Fundamentals of computer security
   RIVEST RL, 1978, COMMUN ACM, V21, P120, DOI [10.1145/359340.359342, 10.1145/357980.358017]
   Royo A, 1997, EUR CONF DESIG AUTOM, P213, DOI 10.1109/EDTC.1997.582361
   Satoh A, 2003, IEEE T COMPUT, V52, P449, DOI 10.1109/TC.2003.1190586
   SAVAS E, 2000, LNCS, V1965
   Sutikno S, 1998, APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, P647, DOI 10.1109/APCCAS.1998.743903
   Tenca A. F., 2001, Cryptographic Hardware and Embedded Systems - CHES 2001. Third International Workshop. Proceedings (Lecture Notes in Computer Science Vol.2162), P185
   TENCA AF, 1999, LNCS, V2162, P94
   TENCA AF, 2003, IEEE T COMPUTERS, V52
   VANDEMEULEBROECKE A, 1990, LECT NOTES COMPUT SC, V434, P219
   Wang Y, 2006, 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, P1655
   Wolkerstorfer J, 2002, LECT NOTES COMPUT SC, V2523, P500
NR 38
TC 12
Z9 13
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2008
VL 54
IS 10
BP 1004
EP 1016
DI 10.1016/j.sysarc.2008.04.013
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 358IW
UT WOS:000259911400013
DA 2024-07-18
ER

PT J
AU Arafeh, B
   Day, K
   Touzene, A
AF Arafeh, Bassel
   Day, Khalid
   Touzene, Abderezak
TI A multilevel partitioning approach for efficient tasks allocation in
   heterogeneous distributed systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE mapping problem; multilevel graph partitioning; task
   allocation/assignment; heterogeneous computing systems
ID COMPUTING SYSTEMS; IRREGULAR GRAPHS; ASSIGNMENT; SCHEME
AB This work addresses the problem of allocating parallel application tasks to heterogeneous distributed computing resources, such as multiclusters or Grid environments. The proposed allocation scheme is based on a multilevel graph partitioning and mapping approach. The objective is to find an efficient allocation that minimizes the application completion time, subject to the specified constraints pertinent to the application and system environment. The allocation scheme consists of three phases; the clustering phase, the initial mapping phase and the refinement and remapping phase. The scheme introduces an efficient heuristic in the clustering phase for contracting (coarsening) large size application graphs to the number of processors, called the VHEM method. An initial mapping technique based on a tabu-search approach has been introduced as a basis for the process of refinement and remapping phase. The simulation study shows that the VHEM coarsening heuristic can achieve optimal or near-optimal communication, compared to the HEM method, when the ratio of the number of tasks to the number of processors exceeds a threshold value. The simulation study shows that those optimal or near-optimal VHEM-coarsened graphs have an effect of generating very efficient mappings, when they are compared to the HEM-coarsened graphs. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Arafeh, Bassel; Day, Khalid; Touzene, Abderezak] Sultan Qaboos Univ, Dept Comp Sci, Muscat, Oman.
C3 Sultan Qaboos University
RP Arafeh, B (corresponding author), Sultan Qaboos Univ, Dept Comp Sci, Al Khoud 123, Muscat, Oman.
EM arafeh@squ.edu.om; kday@squ.edu.om; touzene@squ.edu.om
RI Arafeh, Bassel R/C-8874-2013; Day, Khaled/E-8351-2013
OI Day, Khaled/0000-0003-0242-2998
CR Berman F, 2003, IEEE T PARALL DISTR, V14, P369, DOI 10.1109/TPDS.2003.1195409
   BOKHARI SH, 1981, IEEE T COMPUT, V30, P207, DOI 10.1109/TC.1981.1675756
   COOPER K, 2004, WORKSH NEXT GEN SOFT
   Dong F., 2006, SCHEDULING ALGORITHM
   Fiduccia C. M., 1982, DES AUT C P, P175, DOI DOI 10.1109/DAC.1982.1585498
   FOSTER I, 2004, GRID BLUEPRINTS NEW
   Garey M. R., 1976, Theoretical Computer Science, V1, P237, DOI 10.1016/0304-3975(76)90059-1
   GENDREAU M, 2003, HDB METAHEURISTICS, P37
   Glover F., 1998, Tabu Search
   GUPTA A, 1996, 30496 IBM RC
   Hendrickson B, 2000, PARALLEL COMPUT, V26, P1519, DOI 10.1016/S0167-8191(00)00048-X
   HENDRICKSON B, 1995, SAND952344 NAT LABS
   JUHASZ Z, 2000, P 3 AUSTR HUNG WORKS, P91
   Kafil M, 1998, IEEE CONCURR, V6, P42, DOI 10.1109/4434.708255
   Karypis G, 1998, SIAM J SCI COMPUT, V20, P359, DOI 10.1137/S1064827595287997
   Karypis G, 1998, J PARALLEL DISTR COM, V48, P96, DOI 10.1006/jpdc.1997.1404
   KARYPIS G, 2002, 02025 DEP COMP SCI U
   KARYPIS G, 1995, 95035 DEP COMP SCI U
   Kernighan B. W., 1970, Bell System Technical Journal, V49, P291
   Krauter K, 2002, SOFTWARE PRACT EXPER, V32, P135, DOI 10.1002/spe.432
   Kumagai M, 2002, ADV ROBOTICS, V16, P17, DOI 10.1163/156855302317413718
   Ma YC, 2004, J PARALLEL DISTR COM, V64, P1223, DOI 10.1016/j.jpdc.2004.08.002
   Orduña JM, 2004, J SYST ARCHITECT, V50, P207, DOI 10.1016/j.sysarc.2003.09.002
   Osman IH, 1996, ANN OPER RES, V63, P513
   SCHNEKENBURGER T, 1994, WORKSH HET COMP MEX, P72
   Senar MA, 2003, J SYST ARCHITECT, V48, P267, DOI 10.1016/S1383-7621(03)00011-0
   Taura K., 2000, Proceedings 9th Heterogeneous Computing Workshop (HCW 2000) (Cat. No.PR00556), P102, DOI 10.1109/HCW.2000.843736
   Tom A, 1999, J SYST SOFTWARE, V46, P59, DOI 10.1016/S0164-1212(98)10088-2
   Ucar B, 2006, J PARALLEL DISTR COM, V66, P32, DOI 10.1016/j.jpdc.2005.06.014
   Walshaw C, 2000, SIAM J SCI COMPUT, V22, P63, DOI 10.1137/S1064827598337373
   Walshaw C, 2001, FUTURE GENER COMP SY, V17, P601, DOI 10.1016/S0167-739X(00)00107-2
NR 31
TC 13
Z9 13
U1 2
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2008
VL 54
IS 5
BP 530
EP 548
DI 10.1016/j.sysarc.2007.10.001
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315FL
UT WOS:000256863400005
DA 2024-07-18
ER

PT J
AU Heikkinen, J
   Takala, J
AF Heikkinen, Jari
   Takala, Jarmo
TI Effects of program compression
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT International Conference on Embedded Computer Systems - Architectures,
   Modeling and Simulation
CY JUL 16-19, 2007
CL Samos, GREECE
SP IEEE Circuits & Syst Soc, IEEE Germany Chap Solid State Circuits Soc, IEEE
DE TTA; VLIW; embedded computing; dictionary compression; instruction
   template
ID CODE COMPRESSION
AB The size of the program code has become a critical design constraint in embedded systems, especially in handheld, battery operated devices. Large program codes require large memories, which increase the size and cost of the chip. In addition, the power consumption is increased due to higher memory I/O bandwidth. Program compression is one of the most often used methods to reduce the size of the program code. In this paper, two compression approaches, dictionary-based compression and instruction template-based compression, were evaluated on a customizable processor architecture with parallel resources. The effects on area and power consumption were measured. Dictionary-based compression reduced the area at best by 77% and power consumption by 73%. Instruction template-based compression resulted in increase in both area and power consumption and hence turned out to be impractical. (C) 2007 Elsevier B.V. All rights reserved.
C1 Tampere Univ Technol, Inst Digital & Comp Syst, FIN-33101 Tampere, Finland.
C3 Tampere University
RP Heikkinen, J (corresponding author), Tampere Univ Technol, Inst Digital & Comp Syst, POB 553, FIN-33101 Tampere, Finland.
EM jari.heikkinen@tut.fi; jarmo.takala@tut.fi
RI Takala, Jarmo/G-4321-2014
OI Takala, Jarmo/0000-0003-0097-1010
CR Aditya S, 2000, ACM T DES AUTOMAT EL, V5, P752, DOI 10.1145/362652.362658
   *ADV RISC MACH LTD, 1995, INTR THUMB
   [Anonymous], 1997, Microprocessor Architectures: from VLIW to TTA
   Araujo G, 2000, IEEE T VLSI SYST, V8, P530, DOI 10.1109/92.894158
   Araujo G, 1998, 31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P194, DOI 10.1109/MICRO.1998.742781
   Biswas P., 2003, P COMP ARCH SYNTH EM, P104
   COLWELL RP, 1988, IEEE T COMPUT, V37, P967, DOI 10.1109/12.2247
   Corporaal H, 1998, INTEGR COMPUT-AID E, V5, P19
   HAMMING RW, 1950, BELL SYST TECH J, V29, P147, DOI 10.1002/j.1538-7305.1950.tb00463.x
   Heikkinen J, 2005, IEEE INT SYMP CIRC S, P1122, DOI 10.1109/ISCAS.2005.1464790
   Heikkinen J, 2003, 3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, P192, DOI 10.1109/IWSOC.2003.1213033
   Heikkinen J, 2005, IEEE WRK SIG PRO SYS, P479, DOI 10.1109/SIPS.2005.1579916
   Hoogerbrugge J, 1999, SOFTWARE PRACT EXPER, V29, P1005, DOI 10.1002/(SICI)1097-024X(199909)29:11<1005::AID-SPE270>3.0.CO;2-F
   *INT, 2006, INT ITAN ARCH SOFTW, V1
   Kissell K., 1997, MIPS16 HIGH DENSITY
   Larin SY, 1999, INT SYMP MICROARCH, P82, DOI 10.1109/MICRO.1999.809446
   Lefurgy C, 1997, INT SYMP MICROARCH, P194, DOI 10.1109/MICRO.1997.645810
   LEFURGY CR, 1998, CSETR38098 U MICH EE
   Lekatsas H, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P516, DOI 10.1109/DAC.1998.724526
   Liu CH, 2005, IEEE INT SYMP CIRC S, P3503
   NAM SJ, 1999, IEICE T FUND ELECTRO, P2124
   ROS M, 2003, P INT C COMP ARCH SY, P95
   Ros M., 2004, Proceedings of the 2004 international conference on compilers, architecture, and synthesis for embedded systems (CASES), P132
   SCHLANSKER M, 2000, HPL1999111
   Suzuki H, 2000, PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P555, DOI 10.1109/CICC.2000.852729
   Witten I.H., 1999, Managing Gigabytes: Compressing and Indexing Documents and Images
   WOLFE Andrew., 1992, P 25 ANN INT S MICRO, P81
   Xie Y, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P138, DOI 10.1109/ISSS.2002.1227166
   Xie Y, 2001, INT SYMP MICROARCH, P66, DOI 10.1109/MICRO.2001.991106
NR 29
TC 1
Z9 1
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2007
VL 53
IS 10
SI SI
BP 679
EP 688
DI 10.1016/j.sysarc.2007.01.001
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 198DT
UT WOS:000248607900002
DA 2024-07-18
ER

PT J
AU Jeschke, H
AF Jeschke, Hartwig
TI Chip size estimation for SOC design space exploration
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT International Conference on Embedded Computer Systems - Architectures,
   Modeling and Simulation
CY JUL 16-19, 2007
CL Samos, GREECE
SP IEEE Circuits & Syst Soc, IEEE Germany Chap Solid State Circuits Soc, IEEE
DE chip size estimation; system on a chip; IP reuse
AB At early design space exploration phases of architectures for Systems On a Chip (SOC) chip size estimation is of high interest. An accurate chip size estimation needs detailed knowledge of the transistor densities of a semiconductor process. This paper introduces a novel and simplified chip size estimator, which is independent of manufacturer specific process data. CMOS processes are characterized by only three parameters. These are the drawn gate length and the used numbers of metal layers for logic and for memories. The chip size estimator has been derived from a comprehensive analysis of realized VLSI chips. It has been investigated and confirmed either for published VLSIs as well as for latest SOC designs with 221 million transistors and 333 million transistors. The proposed model has been implemented as a web based tool and contributes to analytical modeling of cost and performance tradeoffs of SOC concepts. (C) 2007 Elsevier B.V. All rights reserved.
C1 Leibniz Univ Hannover, Inst Mikroelekt Syst, D-30167 Hannover, Germany.
C3 Leibniz University Hannover
RP Jeschke, H (corresponding author), Leibniz Univ Hannover, Inst Mikroelekt Syst, Appelstr 4, D-30167 Hannover, Germany.
EM jeschke@ims.uni-hannover.de
CR Ackland B, 2000, IEEE J SOLID-ST CIRC, V35, P412, DOI 10.1109/4.826824
   ANG CC, 2006, THESIS U HANNOVER
   [Anonymous], WORKSH COMPL EFF DES
   FU S, 2001, THESIS STANFORD U, P132
   Henkel J, 2003, COMPUTER, V36, P119, DOI 10.1109/MC.2003.1231200
   *INT TECHN ROADM S, 1999, INT TECHN ROADM SEM
   Jerraya A, 2005, COMPUTER, V38, P36, DOI 10.1109/MC.2005.231
   JESCHKE H, 1998, P IEEE INT S CIRC SY
   JESCHKE H, 2005, THESIS U HANNOVER
   Jeschke H, 2006, 2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, P56, DOI 10.1109/ICSAMOS.2006.300809
   Klir G., 1997, Fuzzy Set Theory
   KREWELL K, 2005, NEW MIPS POWERHOUSE, V19
   KREWELL K, 2005, CELL MOVES LIMELIGHT, V19
   KYO S, 2003, P IEEE INT SOL STAT
   LOMTAKUL K, 2004, THESIS U HANNOVER
   MALY W, 2001, P IEEE DES AUT C DAC
   Mead C., 1980, INTRO VLSI SYSTEMS
   PETRUS S, 2006, THESIS U HANNOVER
   Pham DC, 2006, IEEE J SOLID-ST CIRC, V41, P179, DOI 10.1109/JSSC.2005.859896
   ZIMMERMANN HJ, 1991, FUZZY SET THEORY APP
   2005, INCYTE CHIP ESTIMATO
   2005, CHIPGEEK PROCESSOR S
   2005, 752 IBM SONY TOSHIBA
   2006, CONCEPTUAL LEVEL DES
   XLR PROCESSER PRODUC
NR 25
TC 0
Z9 2
U1 1
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2007
VL 53
IS 10
SI SI
BP 764
EP 776
DI 10.1016/j.sysarc.2007.01.012
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 198DT
UT WOS:000248607900008
DA 2024-07-18
ER

PT J
AU Salminen, E
   Kangas, T
   Lahtinen, V
   Riihimäki, J
   Kuusilinna, K
   Hämäläinen, TD
AF Salminen, Erno
   Kangas, Tero
   Lahtinen, Vesa
   Riihimaki, Jouni
   Kuusilinna, Kimmo
   Hamalainen, Timo D.
TI Benchmarking mesh and hierarchical bus networks in system-on-chip
   context
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 5th International Workshop on Embedded Computer Systems - Architectures,
   Modeling, and Simulation
CY JUL 18-20, 2005
CL Samos, GREECE
DE on-chip network; simulation; benchmark; hierarchical bus; mesh
ID INTERCONNECT
AB The performance and area of a System-on-Chip depend on the utilized communication method. This paper presents simulation-based comparison of generic, synthesizable single bus, hierarchical bus, and 2-dimensional mesh on-chip networks. Performance of the network depends heavily on the application and therefore six test cases with multiple parameter values are used. Furthermore, two versions of each network topology are compared. The results show that hierarchical bus scales well to large number of agents and offers a good performance and area trade-off although it has smaller aggregate bandwidth and area than mesh. Hierarchical HIBI bus achieves runtimes comparable to 2-dimensional cut-through mesh with about 50% smaller network logic. However, depending on the test case, the runtime can be reduced by 20-50% when wider bus links are utilized. (c) 2006 Published by Elsevier B.V.
C1 Nokia Technol Platforms, Tampere, Finland.
   Nokia Res Ctr, Tampere, Finland.
C3 Nokia Corporation; Nokia Finland; Nokia Corporation; Nokia Finland;
   Siemens AG; Nokia Siemens Networks
RP Salminen, E (corresponding author), Tampere Univ Technol, Inst Digital & Comp Syst, POB 553, FIN-33101 Tampere, Finland.
EM erno.salminen@tut.fi; timo.d.hamalainen@tut.fi
CR Andriahantenaina A, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1128
   [Anonymous], 1974, PROC IFIP C 74
   BARTIC T, 2003, INT S SYST CHIP TAMP, P78
   Benini L., 2002, IEEE Computer, Vol, V35, No, P70
   Bolotin E, 2004, INTEGRATION, V38, P19, DOI 10.1016/j.vlsi.2004.03.006
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   Ho R, 2001, P IEEE, V89, P490, DOI 10.1109/5.920580
   Kangas T, 2003, INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P105, DOI 10.1109/ISSOC.2003.1267728
   Kreutz ME, 2001, 14TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P14, DOI 10.1109/SBCCI.2001.952997
   Lahiri K, 2001, VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, P29, DOI 10.1109/ICVD.2001.902636
   Liang H, 2004, IEEE T VLSI SYST, V12, P711, DOI [10.1109/tvlsi.2004.830919, 10.1109/TVLSI.2004.830919]
   Lines A, 2004, IEEE MICRO, V24, P32, DOI 10.1109/MM.2004.1268991
   Morales A, 2004, J SEX MED, V1, P69, DOI 10.1111/j.1743-6109.2004.10111.x
   Pande PP, 2005, IEEE T COMPUT, V54, P1025, DOI 10.1109/TC.2005.134
   Pimentel AD, 2002, LECT NOTES COMPUT SC, V2268, P57
   SAASTAMOINEN I, 2003, INT S CIRC SYST ISCA, P113
   Salminen E, 2002, 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, P372
   Salminen E, 2005, NORCHIP 2005, PROCEEDINGS, P82
   Salminen E, 2006, J VLSI SIG PROC SYST, V43, P185, DOI 10.1007/s11265-006-7270-6
   Salminen T, 2003, INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P27, DOI 10.1109/ISSOC.2003.1267709
   Sylvester D, 2001, P IEEE, V89, P467, DOI 10.1109/5.920579
   THID R, 2003, NORCHIP
   WIKLUND D, 2004, IWSOC, P269
   Zeferino CA, 2002, 15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P121, DOI 10.1109/SBCCI.2002.1137647
   ZHANG H, 1999, WORKSH VLSI ORL FLOR, P2
NR 25
TC 10
Z9 13
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2007
VL 53
IS 8
BP 477
EP 488
DI 10.1016/j.sysarc.2006.11.006
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 184LQ
UT WOS:000247643500003
DA 2024-07-18
ER

PT J
AU Wongthongtham, P
   Chang, E
   Dillon, TS
   Sommerville, I
AF Wongthongtham, P.
   Chang, E.
   Dillon, T. S.
   Sommerville, I.
TI Ontology-based multi-site software development methodology and tools
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ACM Workshop on Quantitative Techniques for Software Process
CY OCT 31-NOV 05, 2004
CL Newport Beach, CA
SP ACM
DE ontology development; software engineering ontology; agent-based system;
   multi-site software development
AB The disadvantages associated with remote communication rather than face-to-face communication is a key problem in the multi-site distributed software development environment. Awareness of what work has been done, what task has been misunderstood, what problems have been raised, what issues have been clarified, and understanding of why a team or a software engineer does not follow the project plan, and how to carry out a discussion over a multi-site distributed environment and to make a just-in-time decision are the challenge. Different teams might not be aware of what tasks are being carried out by others, potentially leading to problems such as two groups overlapping in some work or other work not being performed due to misinterpretation of the task. Wrong tasks may be carried out due to ignorance of who to contact to get the proper details. If everyone working on a certain project is located in the same area, then situational awareness is relatively straightforward but the overheads in communications to get together to discuss the problems, to raise issues, to make decisions and to find answers in a multi-site distributed environment can become very large. Consequently, these problems cause project delay and anxiety among teams and managers. Ontologies coupled with a multi-agents system allow greater ease of communication by aggregating the agreed knowledge about the project, the domain knowledge, the concepts of software engineering into a shared information resource platform and allow them to be shared among the distributed teams across the sites and enable the intelligent agents to use the ontology to carry out initial communication and classification with developers when the problem is raised in the first instance. In this paper, we present the key challenges in multi-site software engineering and the ontology representation of commonly shared conceptualisations in software development. We demonstrate the agent communication with developers in the form of man-machine interactions and the great potential of such a system to be used in the future for software engineering in multi-site environments. (C) 2006 Elsevier B.V. All rights reserved.
C1 Curtin Univ Technol, Sch Informat Syst, Perth, WA 6845, Australia.
   Univ Technol Sydney, Fac IT, Sydney, NSW 2007, Australia.
   Univ Lancaster, Dept Comp Sci, Lancaster, England.
C3 Curtin University; University of Technology Sydney; Lancaster University
RP Chang, E (corresponding author), Curtin Univ Technol, Sch Informat Syst, GPO Box U1987, Perth, WA 6845, Australia.
EM WongthongthamP@cbs.curtin.edu.au; ChangE@cbs.curtin.edu.au;
   tharam@it.uts.edu.au; is@comp.lancs.ac.uk
OI Wongthongtham, Pornpit/0000-0002-3413-6868; chang,
   elizabeth/0000-0002-4439-1854
CR [Anonymous], KNOWLEDGE ACQUISITIO
   AUDET J, 2001, ONLINE J DEDICATED Q, P6
   Bellifemine F., 2001, JADE: Java Agent Development Framework
   BELLIFEMINE F, 2001, 5 INT C AUT AG
   Borst WN., 1997, Construction of engineering ontologies for knowledge sharing and reuse"
   CAPASSO R, 2000, KEEPING GEOGRAPHICAL
   Carmel E, 2001, IEEE SOFTWARE, V18, P22, DOI 10.1109/52.914734
   CHANG E, 2003, SCI2003 ORL US
   CRABTREE A, 2005, J COLLABORATIVE COMP, V14, P217
   ELDER JD, 1998, MULTISITE DIVIMP DEV
   Gruber T., 1993, INT WORKSH FORM ONT
   Heeks R, 2001, IEEE SOFTWARE, V18, P54, DOI 10.1109/52.914744
   Mockus A, 2001, IEEE SOFTWARE, V18, P30, DOI 10.1109/52.914737
   Repenning I, 2001, IEEE SOFTWARE, V18, P38, DOI 10.1109/52.914739
   Studer R., 1998, IEEE T DATA KNOWLEDG
   WOOLDRIDGE M, 1995, KNOWL ENG REV, V10, P115, DOI 10.1017/S0269888900008122
   Wooldridge M. J., 2002, INTRO MULTIAGENT SYS
NR 17
TC 23
Z9 24
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2006
VL 52
IS 11
BP 640
EP 653
DI 10.1016/j.sysarc.2006.06.008
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 106WW
UT WOS:000242133700005
DA 2024-07-18
ER

PT J
AU Li, JS
   Su, YS
AF Li, Jung-Shian
   Su, Yong-Shun
TI Random early detection with flow number estimation and queue length
   feedback control
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE RED; NRED; DRED; SRED; BLUE; REM; FRED; bloom filter; feedback control
AB We evaluate effects of parameters in queue management on performance using 2(k) factorial designs. Among these systematic and environmental parameters, number of flows and P-max are two dominant factors affecting RED performance. Then, we propose a novel active queue management scheme, NRED, employing flow number estimation and queue length feedback control, which are motivated from Bloom filter and control theory, respectively. By estimation of number of active flows, NRED is more scalable than FRED which employs per-active-flow accounting. Furthermore, fluctuation of queue length under NRED is smaller than BLUE, REM, SRED and DRED. Especially, NRED can stabilize queue length very fast even when a lot of flows suddenly crowd into the network. NRED is suitable to be deployed in today's networks where hot spot frequently occurs. (c) 2005 Elsevier B.V. All rights reserved.
C1 Natl Cheng Kung Univ, Dept Elect Engn, Inst Comp & Commun Engn, Tainan 701, Taiwan.
C3 National Cheng Kung University
RP Li, JS (corresponding author), Natl Cheng Kung Univ, Dept Elect Engn, Inst Comp & Commun Engn, 1 Univ Rd, Tainan 701, Taiwan.
EM jsli@mail.ncku.edu.tw
CR [Anonymous], ECETRCCS991001
   [Anonymous], 1997, P ACM SIGCOMM 1997 O
   [Anonymous], P ACM SIGCOMM
   ATHURALIYA S, 2000, OPTIMIZATION FLOW CO, V2
   Aweya J, 2001, COMPUT NETW, V36, P203, DOI 10.1016/S1389-1286(00)00206-1
   Aweya J., 2001, International Journal of Network Management, V11, P31, DOI 10.1002/nem.387
   Aweya J, 2001, COMPUT NETW, V36, P709, DOI 10.1016/S1389-1286(01)00176-1
   BLOOM BH, 1970, COMMUN ACM, V13, P422, DOI 10.1145/362686.362692
   CHRISTIANSEN M, 2001, IEEE ACM T NETWORKIN, V9
   DUTTA D, 2002, P ACM SIGC 2002
   FENG W, 1999, CSETR38799
   Floyd S., 1997, ROUTER MECH SUPPORT
   Floyd S, 1993, IEEE ACM T NETWORK, V1, P397, DOI 10.1109/90.251892
   HASH E, 1989, TR465 LCS MIT
   JAIN R, ART COMPUTER SYSTEMS, P275
   LOW SH, 2001, IEEE NETWORK
   MISRA V, 2001, P IEEE INFOCOM
   Morris R., 2000, Proceedings IEEE INFOCOM 2000. Conference on Computer Communications. Nineteenth Annual Joint Conference of the IEEE Computer and Communications Societies (Cat. No.00CH37064), P1176, DOI 10.1109/INFCOM.2000.832487
   Ott TJ, 1999, IEEE INFOCOM SER, P1346, DOI 10.1109/INFCOM.1999.752153
NR 19
TC 6
Z9 8
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2006
VL 52
IS 6
BP 359
EP 372
DI 10.1016/j.sysarc.2005.09.004
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 047XO
UT WOS:000237912200004
DA 2024-07-18
ER

PT J
AU Alfonsi, G
   Muttoni, L
AF Alfonsi, G
   Muttoni, L
TI Performance evaluation of a Windows NT based PC cluster for high
   performance computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE parallel computing; Windows NT clusters; NPB; parkbench; high
   performance computing benchmarking
ID LOW-COST
AB In recent times the computational power of personal computers has remarkably increased and the use of groups of PCs and workstations, connected by a network and dedicated to parallel computations, is today frequent. Computing clusters are mainly based on UNIX workstations and Linux PCs but, in the last few years, different implementations of message passing systems were made available also for Microsoft Windows. In this work we test the performance of two implementations of MPI for Windows platforms, and we compare the results with those obtained from Linux systems. (C) 2003 Elsevier B.V. All rights reserved.
C1 Politecn Milan, Dipartimento Elettron & Informat, I-20133 Milan, Italy.
   Univ Calabria, Dipartimento Difesa Suolo, I-87036 Arcavacata Di Rende, CS, Italy.
C3 Polytechnic University of Milan; University of Calabria
RP Muttoni, L (corresponding author), Politecn Milan, Dipartimento Elettron & Informat, Via Ponzio 34-5, I-20133 Milan, Italy.
EM alfonsi@dds.unical.it; lorenzo.muttoni@polimi.it
CR Baker J, 2000, PARALLEL COMPUT, V26, P1011, DOI 10.1016/S0167-8191(00)00024-7
   Brightwell R, 2000, PARALLEL COMPUT, V26, P243, DOI 10.1016/S0167-8191(99)00104-0
   Chalermwat P, 2001, FUTURE GENER COMP SY, V17, P467, DOI 10.1016/S0167-739X(99)00131-4
   Chiola G, 2000, PARALLEL COMPUT, V26, P333, DOI 10.1016/S0167-8191(99)00108-8
   Donaldson SR, 2000, PARALLEL COMPUT, V26, P199, DOI 10.1016/S0167-8191(99)00103-9
   DONGARRA J, 1997, SURVEY MPI IMPLEMENT
   GODART C, PARALLEL COMPUTING, V26, P569
   Kim S, 2000, NUCL PHYS B-PROC SUP, V83-4, P807, DOI 10.1016/S0920-5632(00)91810-3
   LABORATORY AN, MPICH A PORTABLE IMP
   LANCASTER D, 1999, P 1 IEEE WORKSH CLUS
   Message Passing Interface Forum, 2021, MPI: A message-passing interface standard version 4.0
   PFROMMER B, 1997, MPI UNET INTRO TECH
   SCHOLTYSSIK K, 2000, MPICH WINDOWS NT BAS
   TAKEDA K, 1999, P 1999 INT C PAR DIS
   WHITE S, 1999, PARALLEL COMPUT, V25, P1699
NR 15
TC 6
Z9 8
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2004
VL 50
IS 6
BP 345
EP 359
DI 10.1016/j.sysarc.2003.11.001
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 830VC
UT WOS:000222151000004
DA 2024-07-18
ER

PT J
AU Tse, ESH
AF Tse, ESH
TI Switch fabric architecture analysis for a scalable bi-directionally
   reconfigurable IP router
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE IP router; switch fabric architecture; hardware scalability;
   bi-directional hardware reconfigurability
ID MULTISTAGE INTERCONNECTION NETWORKS; HOT-SPOTS; PERFORMANCE;
   MULTIPROCESSORS; HYPERMESHES
AB This paper provides an in-depth analysis using six basic router functional requirements, a primary switch fabrics (SFs) selection criterion, and a semi-quantitative compliance scoring scheme for 10 SFs. The goal is to select candidates that can serve a hardware (HW)-wise scalable and bi-directionally reconfigurable Internet Protocol (IP) router. HW scalability and bi-directional HW reconfigurability for an IP router denote respectively its ability to (1) expand according to network traffic capacity growth; and (2) be functionally converted to perform in two conceptual directions on-demand: "downward" as "edge", or "upward" as "hub" or "backbone" router according to the layer of the internet services provider's network hierarchy it is targeted to serve at the moment. Overall result points to Hypercube, Multistage Interconnection Network (MIN), and 3-Dimensional Torus Mesh as potential candidates. (C) 2003 Elsevier B.V. All rights reserved.
C1 AT&T Labs, Middletown, NJ 07748 USA.
C3 AT&T
RP Tse, ESH (corresponding author), AT&T Labs, Room D5 3A-34,200 Laurel Ave, Middletown, NJ 07748 USA.
EM esta@att.com
CR AGARWAL A, 1991, IEEE T PARALLEL DIST, V2
   AHMADI H, 1989, IEEE J SEL AREA COMM, V7, P1091, DOI 10.1109/49.44557
   ALIMUDDIN M, 1997, BROADBAND SWITCHING, P169
   AWDEH RY, 1995, COMPUT NETWORKS ISDN, V27, P1567, DOI 10.1016/0169-7552(94)00081-4
   DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
   Dias D. M., 1989, P 1989 INT C PAR PRO, V1, P9
   DIAS DM, 1984, P IEEE GLOBECOM 84, P114
   DIAS DM, 1981, COMPUTER         DEC, P43
   Duato J., 1991, Proceedings of the Third IEEE Symposium on Parallel and Distributed Processing (Cat. No.91TH0396-2), P840, DOI 10.1109/SPDP.1991.218233
   Duato Jos, 1993, IEEE T PARALLEL DIST, V4
   GOLI P, INFOCOM 92, P426
   GUO Y, 1999, P ISCA 12 INT C PAR, P500
   HO WS, 1989, 1989 P INT C PAR PRO, V1, P14
   KESSLER R, 1993, IEEE COMMUN SOC
   KIM HS, 1990, IEEE T COMMUN, V38, P648, DOI 10.1109/26.54978
   KRUSKAL CP, 1983, IEEE T COMPUT, V32, P1091, DOI 10.1109/TC.1983.1676169
   KUMAR M, 1986, P 1986 INT C PAR PRO
   KUMAR VP, 1991, IEEE T RELIAB, V40, P461, DOI 10.1109/24.93768
   KUMAR VP, 1990, P INT C PAR PROC
   LAGMAN A, 1994, PROCEEDINGS OF THE SCALABLE HIGH-PERFORMANCE COMPUTING CONFERENCE, P642, DOI 10.1109/SHPCC.1994.296702
   LANG T, 1990, J PARALLEL DISTR COM, V10, P55, DOI 10.1016/0743-7315(90)90006-B
   LIU X, 1994, GLOBAL TELECOMMUNICA, V1, P458
   Loucif S, 2002, J SYST ARCHITECT, V47, P795, DOI 10.1016/S1383-7621(01)00032-7
   Mackenzie L, 2000, INT J HIGH PERFORM C, V14, P252, DOI 10.1177/109434200001400307
   OIE Y, 1990, SURVEY SWITCHING TEC
   OULDKHAOUA M, 2001, IEEE T PARALLEL DIST, V12
   OULDKHAOUA M, 2001, COMMUNICATION
   OULDKHAOUA M, 1996 IEEE 2 INT C AL, P256
   PARK JH, 1995, P 7 IEEE S PAR DISTR, P702
   PATEL JH, 1981, IEEE T COMPUT, V30, P771, DOI 10.1109/TC.1981.1675695
   Perdue DB, 1997, J SYST ARCHITECT, V42, P665, DOI 10.1016/S1383-7621(96)00069-0
   Petrini F, 1997, IPPS PROC, P589, DOI 10.1109/IPPS.1997.580961
   SAAD Y, 1985, YALEUDCSRR389
   SARBAZIAZAD H, 2001, IEEE T COMP
   SCOTT S, 1991, CRAY T3E NETWORK ADA
   SCOTT SL, 1989, P 16 ANN INT S COMP, P167
   Segkhoonthod S, 1997, ELECTRON LETT, V33, P1289, DOI 10.1049/el:19970865
   Sharif H, 1997, COMPUT COMMUN, V20, P1089, DOI 10.1016/S0140-3664(97)00093-5
   Su C, 1993, P INT C PAR PROC, P175
   SZYMANSKI T, 1995, J PARALLEL DISTR COM, V26, P1, DOI 10.1006/jpdc.1995.1043
   TAGLE PU, 1995, CONFERENCE PROCEEDINGS OF THE 1995 IEEE FOURTEENTH ANNUAL INTERNATIONAL PHOENIX CONFERENCE ON COMPUTERS AND COMMUNICATIONS, P599, DOI 10.1109/PCCC.1995.472432
   Takagi S, 1998, ICAATM'98: 1998 1ST IEEE INTERNATIONAL CONFERENCE ON ATM, P155, DOI 10.1109/ICATM.1998.688172
   TOBAGI FA, 1990, P IEEE, V78, P133, DOI 10.1109/5.52203
   TSEAU ESH, 2001, THESIS DEPT COMPUTER
   Turner J. S., 1986, Proceedings of IEEE INFOCOM '86. Fifth Annual Conference on `Computers and Communications Integration Design, Analysis, Management' (Cat. No.86CH2284-8), P667
   TZENG N, 1989, P 1989 INT C PAR PRO
   WANG MC, 1995, IEEE T PARALL DISTR, V6, P252, DOI 10.1109/71.372775
   WU AY, 1985, J PARALLEL DISTR COM, V2, P238, DOI 10.1016/0743-7315(85)90026-7
   WU CL, 1980, IEEE T COMPUT, V29, P694, DOI 10.1109/TC.1980.1675651
   YEW PC, 1987, IEEE T COMPUT, V36, P388, DOI 10.1109/TC.1987.1676921
NR 50
TC 11
Z9 12
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2004
VL 50
IS 1
BP 35
EP 60
DI 10.1016/j.sysarc.2003.07.001
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 768VT
UT WOS:000188591300003
DA 2024-07-18
ER

PT J
AU Bourgeois, J
   Mory, E
   Spies, F
AF Bourgeois, J
   Mory, E
   Spies, F
TI Video transmission adaptation on mobile devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 11th Euromicro Conference on Parallel, Distributed and Network-Based
   Processing
CY FEB 05-07, 2003
CL GENOA, ITALY
SP Italian Natl Res Council, Inst Appl Math & Informat Technol, European Commiss Informat Soc Technol Program, Euromicro
DE scalable content; wireless networks; multimedia streaming; mobile
   clients; real-time protocol
AB The development of multimedia streaming over wireless network is facing a lot of challenges. Taking into account mobility and highly variable bandwidth are the two major ones. Using scalable video content can solve the variable bandwidth problem only if the streaming architecture is able to react without latency. In this article, we present NetMoVie, an intermediate architecture based on real-time protocol which is able to adapt streams to the constraints of the wireless channel. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Franche Comte, LIFC, Lab Informat, IUT Belfort Montbeliard, F-25211 Montbeliard, France.
C3 Universite de Franche-Comte
RP Mory, E (corresponding author), Univ Franche Comte, LIFC, Lab Informat, IUT Belfort Montbeliard, BP 71427,Pl Tharradin, F-25211 Montbeliard, France.
RI Spies, Francois/HJH-9786-2023; Bourgeois, Julien/D-2542-2010
OI SPIES, Francois/0000-0002-9964-2745; Bourgeois,
   Julien/0000-0002-0686-2643
CR Bates RJ, 2001, GPRS GEN PACKET RADI
   BOURGEOIS J, 2002, P PDPTA 2002
   CHARLET D, 2002, P PDPTA 2002
   CHUNG J, 2003, MEASUREMENT CONGESTI
   *COR XVID DEV TEAM, XVID OP SOURC ISO MP
   FLICHENGER R, 2001, BUILDING WIRELESS CO
   GIROD B, 2000, SIGNAL PROCESSING SE
   HORN U, IMAGE COMMUNICATION, V15
   HSU Y, 1999, EMBEDDED SNR SCAL MP
   *ISO IEC, 1993, 111722 ISOIEC
   KAARANEN H, 2001, UMTS NETWORKS ARCH M
   MARCEL D, 1996, P ACTS MOB SUMM 96 G
   Mathew R, 1999, SIGNAL PROCESS-IMAGE, V14, P761, DOI 10.1016/S0923-5965(98)00042-3
   Samukic A, 1998, IEEE T VEH TECHNOL, V47, P1099, DOI 10.1109/25.728480
   Schulzrinne H, RTP TRANSPORT PROTOC
   TEIXEIRA L, 1996, ECMAST 96, P615
   1998, I GMBH INTELLIGENT M
NR 17
TC 11
Z9 11
U1 0
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2003
VL 49
IS 10-11
BP 475
EP 484
DI 10.1016/S1383-7621(03)00091-2
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Conference Proceedings Citation Index - Science (CPCI-S); Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 749XH
UT WOS:000186955000006
DA 2024-07-18
ER

PT J
AU Kal, H
   Choi, H
   Jeong, I
   Yang, JS
   Ro, WW
AF Kal, Hongju
   Choi, Hyoseong
   Jeong, Ipoom
   Yang, Joon-Sung
   Ro, Won Woo
TI A convertible neural processor supporting adaptive quantization for
   real-time neural networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Neural processing unit; Neural network; Quantization; Service-level
   agreement; Approximate computing
AB This paper presents Stimpack, a responsive approach toward adaptive neural processing unit (NPU), aiming to satisfy service-level objectives (SLOs) under highly massive loads of neural network (NN) inference. Initially, Stimpack operates in a base-mode processing and computes NNs similarly to a conventional NPU accelerator. During base-mode processing, if SLO violation is likely to occur soon, it changes the operation mode to a burstmode processing. In the burst-mode processing, Stimpack computes quantized networks instead of the original ones, enabling computational throughput to be scaled up to two times higher than the base-mode processing. This switchable processing is facilitated by three hardware/software schemes. First, a reconfigurable core is adopted to support two different precisions and boost processing throughput for avoiding SLO violations. As computation resources can be shared between the two operation modes, the area overhead of a reconfigurable core is negligible. The second is an on-chip quantization unit that mitigates the data transfer overhead incurred by mode changing. It quantizes parameters stored in on-chip memory on the fly, instead of bringing quantized parameters from off-chip memory. Third, Stimpack leverages a scheduler that determines mode switching based on the amount of workloads in the server. By monitoring ongoing and queued requests of NPU, the scheduler conservatively activates burst-mode processing to minimize accuracy loss. Our analysis shows that, compared to a state-of-the-art NPU, Stimpack achieves 48.4% speedup and allows a 41.4% large load on average while satisfying SLO and near-ideal accuracy.
C1 [Kal, Hongju; Choi, Hyoseong; Yang, Joon-Sung; Ro, Won Woo] Yonsei Univ, 50 Yonsei Ro, Seoul 03722, South Korea.
   [Jeong, Ipoom] Univ Illinois, 1308 W Main St, Urbana, IL 61801 USA.
C3 Yonsei University; University of Illinois System; University of Illinois
   Urbana-Champaign
RP Ro, WW (corresponding author), Yonsei Univ, 50 Yonsei Ro, Seoul 03722, South Korea.
EM hongju.kal@yonsei.ac.kr; hyoseong.choi@yonsei.ac.kr; ipoom@illinois.edu;
   js.yang@yonsei.ac.kr; wro@yonsei.ac.kr
FU Institute of Information & communications Technology Planning &
   Evaluation (IITP) grant - Korea government (MSIT) [2021-0-00853];
   National Research Foundation of Korea (NRF) grant - Korea government
   (MSIT) [NRF-2021R1A2B5B01002932]
FX This work was partly supported by Institute of Information &
   communications Technology Planning & Evaluation (IITP) grant funded by
   the Korea government (MSIT) (No. 2021-0-00853, Developing Software
   Platform for Programming of PIM, 50%) and the National Research
   Foundation of Korea (NRF) grant funded by the Korea government (MSIT)
   (No. NRF-2021R1A2B5B01002932, 50%).
CR Abadi Martin, 2016, arXiv
   ALLEN AO, 1980, COMPUTER, V13, P13, DOI 10.1109/MC.1980.1653572
   [Anonymous], Synopsys Design Compiler
   Balasubramonian R, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3085572
   Choi Y, 2020, INT S HIGH PERF COMP, P220, DOI 10.1109/HPCA47549.2020.00027
   Dass J, 2023, INT S HIGH PERF COMP, P415, DOI 10.1109/HPCA56546.2023.10071081
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Devlin J, 2019, Arxiv, DOI arXiv:1810.04805
   Dosovitskiy A, 2021, Arxiv, DOI arXiv:2010.11929
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Gholami Amir, 2021, ARXIV210313630, DOI DOI 10.1201/9781003162810-13
   Han R, 2016, PROC INT CONF PARAL, P278, DOI 10.1109/ICPP.2016.39
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Jang JW, 2021, CONF PROC INT SYMP C, P15, DOI 10.1109/ISCA52012.2021.00011
   Jouppi NP, 2021, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA52012.2021.00010
   Kingman J, 1961, Mathematical Proceedings of the Cambridge Philosophical Society
   Kulkarni N, 2019, INT S HIGH PERF COMP, P159, DOI 10.1109/HPCA.2019.00035
   Langhammer M., 2021, FPGA
   Lee J, 2021, DES AUT CON, P247, DOI 10.1109/DAC18074.2021.9586312
   Li S., 2020, IEEE CAL
   Marchal W.G., 1976, AIIE Trans
   Nemirovsky D, 2017, INT SYM COMP ARCHIT, P121, DOI 10.1109/SBAC-PAD.2017.23
   Oh YH, 2021, INT S HIGH PERF COMP, P584, DOI 10.1109/HPCA51647.2021.00056
   Ouyang J., 2020, HOT CHIPS S, P1
   Park J.S., 2022, ISSCC, DOI [10.1109/ISSCC42614.2022.9731639, DOI 10.1109/ISSCC42614.2022.9731639]
   Park J.-S., 2021, 2021 IEEE HOT CHIPS, P1
   Park JS, 2022, IEEE J SOLID-ST CIRC, DOI 10.1109/JSSC.2022.3205713
   Paszke Adam, 2017, NIPSW
   Rashidi S, 2021, CONF PROC INT SYMP C, P540, DOI 10.1109/ISCA52012.2021.00049
   Reddi VJ, 2020, ANN I S COM, P446, DOI 10.1109/ISCA45697.2020.00045
   Rucker A., 2021, IEEE CAL
   Samajdar A, 2020, INT SYM PERFORM ANAL, P58, DOI 10.1109/ISPASS48437.2020.00016
   Song J, 2019, ISSCC DIG TECH PAP I, V62, P130, DOI 10.1109/ISSCC.2019.8662476
   Sutskever I, 2014, ADV NEUR IN, V27
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Yang Q, 2021, IEEE T CIRCUITS-I, V68, P1134, DOI 10.1109/TCSI.2020.3043778
NR 36
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2023
VL 145
AR 103025
DI 10.1016/j.sysarc.2023.103025
EA NOV 2023
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA Z7LG7
UT WOS:001113847400001
DA 2024-07-18
ER

PT J
AU Kong, XC
   Zheng, XY
   Zhu, YX
   Duan, GX
   Chen, ZK
AF Kong, Xiangcong
   Zheng, Xiaoying
   Zhu, Yongxin
   Duan, Gaoxiang
   Chen, Zikang
TI I/O-efficient GPU-based acceleration of coherent dedispersion for pulsar
   observation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Pulsar searching; Coherent dedispersion algorithm; GPU; Disk I/O
   optimization
AB Coherent dedispersion is a frequency domain filtering method extensively used in big data stream processing to achieve high time resolution and pulse-profile precision in pulsar observation. However, the computational complexity and challenges associated with processing large-scale data streams have hindered its widespread adoption in modern telescopes. Overcoming these hurdles is crucial to realizing wide-band real-time coherent dedispersion. In this paper, we propose a highly parallel and high-I/O throughput implementation of coherent dedispersion on GPU, specifically designed to support consecutive dispersion measure trials. Our primary objective is to achieve real-time coherent dedispersion, enabling precise high-time resolution and pulse-profile analysis in modern telescopes. To accomplish this, we leverage the power of GPU parallelism and employ advanced multi-threading techniques to optimize both computation and I/O throughput. Experiments show that our method achieves performance gains of 3.96x and 4.65x in processing time and IO throughput, respectively, when compared with the baseline work, the Coherent Dispersion Measure Trials (CDMT). Finally, the proposed techniques for improving computation parallelism and I/O efficiency are general that can provide valuable insights and serve as a reference for optimizing related algorithms in the field of big data stream processing.
C1 [Kong, Xiangcong; Zheng, Xiaoying; Zhu, Yongxin; Duan, Gaoxiang; Chen, Zikang] Chinese Acad Sci, Shanghai Adv Res Inst, Shanghai 201210, Peoples R China.
   [Kong, Xiangcong; Duan, Gaoxiang; Chen, Zikang] Univ Chinese Acad Sci, Beijing 100049, Peoples R China.
C3 Chinese Academy of Sciences; Shanghai Advanced Research Institute, CAS;
   Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS
RP Zheng, XY; Zhu, YX (corresponding author), Chinese Acad Sci, Shanghai Adv Res Inst, Shanghai 201210, Peoples R China.
EM zhengxy@sari.ac.cn; zhuyongxin@sari.ac.cn
RI Chen, Zikang/HDO-5389-2022
OI Chen, Zikang/0000-0003-3995-7988
FU National SKA Program of China [2020SKA0120202]; National Natural Science
   Foundation of China [U2032125]; Science and Technology Commission of
   Shanghai Municipality, China [21511101400]
FX The research in this paper was supported by National SKA Program of
   China (grant No. 2020SKA0120202), National Natural Science Foundation of
   China (grant No. U2032125), the Science and Technology Commission of
   Shanghai Municipality, China (Grant No. 21511101400).
CR Bassa CG, 2016, Arxiv, DOI [arXiv:1607.00909, 10.48550/arXiv.1607.00909, DOI 10.48550/ARXIV.1607.00909]
   Bassa CG, 2017, ASTRON COMPUT, V18, P40, DOI 10.1016/j.ascom.2017.01.004
   Casini D, 2022, J SYST ARCHITECT, V124, DOI 10.1016/j.sysarc.2022.102416
   Chen S, 2020, IEEE T PARALL DISTR, V31, P1107, DOI 10.1109/TPDS.2019.2960233
   Chen S, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317810
   Cranmer MD, 2017, Arxiv, DOI [arXiv:1708.00720, 10.48550/arXiv.1708.00720, DOI 10.48550/ARXIV.1708.00720]
   De K, 2016, EXP ASTRON, V41, P67, DOI 10.1007/s10686-015-9476-8
   der Wijngaart R.V., BOOSTING APPL PERFOR
   He SB, 2020, IEEE T COMPUT, V69, P212, DOI 10.1109/TC.2019.2946135
   Hennessy J., 2017, Computer Architecture, Sixth Edition: A Quantitative Approach, V6th
   Horga A, 2022, J SYST ARCHITECT, V127, DOI 10.1016/j.sysarc.2022.102518
   Huang YP, 2019, ADV NEUR IN, V32
   Huang Y, 2023, J SYST ARCHITECT, V135, DOI 10.1016/j.sysarc.2022.102807
   Jiang P, 2020, RES ASTRON ASTROPHYS, V20, DOI 10.1088/1674-4527/20/5/64
   Kerens G., MULTITHREADED PROGRA
   [李浩 Li Hao], 2021, [时间频率学报, Journal of Time and Frequency], V44, P204
   Li ZX, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101936
   Liu W, 2022, PUBL ASTRON SOC PAC, V134, DOI 10.1088/1538-3873/ac3902
   Lorimer D.R., 2005, Handbook of pulsar astronomy, V4
   Lorimer Duncan R, 2001, Living Rev Relativ, V4, P5, DOI 10.12942/lrr-2001-5
   Mao XB, 2017, IEEE T CIRCUITS-II, V64, P1352, DOI 10.1109/TCSII.2017.2683642
   Moolchandani D, 2021, J SYST ARCHITECT, V113, DOI 10.1016/j.sysarc.2020.101887
   N. Corporation, 2022, CUFFT LIB
   Pan X, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102188
   Pirgov P, 2021, 2021 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND COMPUTATIONAL INTELLIGENCE (CSCI 2021), P1771, DOI 10.1109/CSCI54926.2021.00336
   Qian L, 2019, SCI CHINA PHYS MECH, V62, DOI 10.1007/s11433-018-9354-y
   Schmid M, 2022, J SYST ARCHITECT, V124, DOI 10.1016/j.sysarc.2022.102393
   Shapiro-Albert B.J., 2020, ASTROPHYS J, DOI [10.48550/arXiv.2010.07301, DOI 10.48550/ARXIV.2010.07301]
   Sun JH, 2022, J SYST ARCHITECT, V126, DOI 10.1016/j.sysarc.2022.102470
   Thongmeearkom T, 2019, J PHYS CONF SER, V1380, DOI 10.1088/1742-6596/1380/1/012160
   van Dishoeck E. F., 2017, Proceedings of the International Astronomical Union, V13, P3, DOI [DOI 10.1017/S1743921317011528, 10.1017/S1743921317011528]
   Wang WJ, 2018, J SYST ARCHITECT, V88, P87, DOI 10.1016/j.sysarc.2018.06.003
   Xiangcong Kong, 2021, 2021 8th IEEE International Conference on Cyber Security and Cloud Computing (CSCloud)/2021 7th IEEE International Conference on Edge Computing and Scalable Cloud (EdgeCom), P103, DOI 10.1109/CSCloud-EdgeCom52276.2021.00028
NR 33
TC 0
Z9 0
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2023
VL 142
AR 102958
DI 10.1016/j.sysarc.2023.102958
EA AUG 2023
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA R2VD8
UT WOS:001062969900001
DA 2024-07-18
ER

PT J
AU Zhou, T
   Lin, M
AF Zhou, Ti
   Lin, Man
TI CPU frequency scheduling of real-time applications on embedded devices
   with temporal encoding-based deep reinforcement learning
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Energy management for small devices; Reinforcement learning with
   temporal encoding; Soft-deadline constrained application
ID ENERGY MINIMIZATION; POWER MANAGEMENT; DVFS; SYSTEMS
AB Small devices are frequently used in IoT and smart-city applications to perform periodic dedicated tasks with soft deadlines. This work focuses on developing methods to derive efficient power-management methods for periodic tasks on small devices. We first study the limitations of the existing Linux built-in methods used in small devices. We illustrate three typical workload/system patterns that are challenging to manage with Linux's built-in solutions. We develop a reinforcement-learning-based technique with temporal encoding to derive an effective DVFS governor even with the presence of the three system patterns. The derived governor uses only one performance counter, the same as the built-in Linux mechanism, and does not require an explicit task model for the workload. We implemented a prototype system on the Nvidia Jetson Nano Board and experimented with it with six applications, including two self-designed and four benchmark applications. Under different deadline constraints, our approach can quickly derive a DVFS governor that can adapt to performance requirements and outperform the built-in Linux approach in energy saving. On Mibench workloads, with performance slack ranging from 0.04 s to 0.4 s, the proposed method can save 3%-11% more energy compared to Ondemand. AudioReg and FaceReg applications tested have 5%-14% energy-saving improvement. We have open-sourced the implementation of our in-kernel quantized neural network engine. The codebase can be found at: https://github.com/coladog/tinyagent.
C1 [Zhou, Ti; Lin, Man] St Francis Xavier Univ, Dept Comp Sci, Antigonish, NS, Canada.
C3 Saint Francis Xavier University - Canada
RP Lin, M (corresponding author), St Francis Xavier Univ, Dept Comp Sci, Antigonish, NS, Canada.
EM mlin@stfx.ca
FU Natural Sciences and Engineering Research Council of Canada (NSERC)
FX <BOLD>Acknowledgments</BOLD> This work is supported by the Natural
   Sciences and Engineering Research Council of Canada (NSERC) .
CR [Anonymous], 2008, Synthesis Lectures on Computer Architecture
   [Anonymous], 2005, P ACM SIGPLAN S PRIN
   Bhuiyan A, 2020, IEEE T PARALL DISTR, V31, P2097, DOI 10.1109/TPDS.2020.2985701
   Bhuiyan A, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3241049
   Bradski G, 2000, DR DOBBS J, V25, P120
   Brunelli Davide, 2019, IEEE Internet of Things Magazine, V2, P10, DOI 10.1109/IOTM.0001.1900037
   Chintanpalli P.M., IoMT and DNN-enabled drone-assisted COVID-19 screening and detection framework for rural areas
   Hoffmann JLC, 2022, IEEE T COMPUT, V71, P493, DOI 10.1109/TC.2021.3056070
   Das A, 2016, IEEE T COMPUT AID D, V35, P1358, DOI 10.1109/TCAD.2015.2504875
   Giannakopoulos T, 2015, PLOS ONE, V10, DOI 10.1371/journal.pone.0144610
   Guo ZS, 2019, IEEE REAL TIME, P156, DOI 10.1109/RTAS.2019.00021
   Gupta M, 2021, COMPUTING, V103, P1747, DOI 10.1007/s00607-020-00845-2
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Huang J, 2022, J SYST ARCHITECT, V132, DOI 10.1016/j.sysarc.2022.102739
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Jung H, 2010, IEEE T COMPUT AID D, V29, P1395, DOI 10.1109/TCAD.2010.2059270
   Li Z, 2015, J SYST ARCHITECT, V61, P71, DOI 10.1016/j.sysarc.2014.12.002
   Liu W, 2010, DES AUT TEST EUROPE, P602
   Muhammad F, 2017, IEEE SYST J, V11, P931, DOI 10.1109/JSYST.2015.2446205
   Panda S.K., 2022, IEEE Internet Things J
   Paolillo A, 2014, 2014 IEEE 20TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA)
   Park J. G., 2021, ACM Transactions on Embedded Computing Systems (TECS), V20, P1
   Perf wiki, 2022, US
   Qiu MK, 2012, J SYST ARCHITECT, V58, P439, DOI 10.1016/j.sysarc.2012.07.001
   Ramegowda D, 2022, J SYST ARCHITECT, V131, DOI 10.1016/j.sysarc.2022.102708
   Ramegowda D, 2021, 2021 IEEE SMARTWORLD, UBIQUITOUS INTELLIGENCE & COMPUTING, ADVANCED & TRUSTED COMPUTING, SCALABLE COMPUTING & COMMUNICATIONS, INTERNET OF PEOPLE, AND SMART CITY INNOVATIONS (SMARTWORLD/SCALCOM/UIC/ATC/IOP/SCI 2021), P170, DOI 10.1109/SWC50871.2021.00032
   Ranjbar B, 2021, IEEE T COMPUT AID D, V40, P2009, DOI 10.1109/TCAD.2020.3033374
   raspberrypi, 2022, US DVFS RASPB PI
   Reghenzani F., 2021, P IEEE REAL TIM SYST, P14
   Sahraoui Yesin, 2020, IEEE Internet of Things Magazine, V3, P30, DOI 10.1109/IOTM.0001.2000116
   Saifullah A., 2020, LEIBNIZ INT P INFORM, V165
   Schaul T, 2016, Arxiv, DOI arXiv:1511.05952
   Shafik RA, 2016, IEEE T COMPUT AID D, V35, P877, DOI 10.1109/TCAD.2015.2481867
   Sobhani H, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102090
   Taneja Mohit, 2019, IEEE Internet of Things Magazine, V2, P32, DOI 10.1109/IOTM.0001.1900045
   Togneri Rodrigo, 2019, IEEE Internet of Things Magazine, V2, P20, DOI 10.1109/IOTM.0001.1900046
   van Hasselt H, 2016, AAAI CONF ARTIF INTE, P2094
   Wang YZ, 2016, IEEE T COMPUT, V65, P3713, DOI 10.1109/TC.2016.2543219
   Wang YM, 2022, IEEE T PARALL DISTR, V33, P751, DOI 10.1109/TPDS.2021.3092270
   Watkins C. J. C. H., 1989, Learning from Delayed Rewards
   Wysocki R., 2022, CPU PERFORMANCE SCAL
   Ying Tan, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P461
   Zhou T, 2022, IEEE T NETW SCI ENG, V9, P3886, DOI 10.1109/TNSE.2021.3123280
   Zhu DK, 2003, IEEE T PARALL DISTR, V14, P686, DOI 10.1109/TPDS.2003.1214320
NR 44
TC 1
Z9 1
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2023
VL 142
AR 102955
DI 10.1016/j.sysarc.2023.102955
EA AUG 2023
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA R2NP2
UT WOS:001062769300001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Odoom, J
   Huang, XF
   Zhou, ZH
   Danso, S
   Zheng, JN
   Xiang, YJ
AF Odoom, Justice
   Huang, Xiaofang
   Zhou, Zuhong
   Danso, Samuel
   Zheng, Jinan
   Xiang, Yanjie
TI Linked or unlinked: A systematic review of linkable ring signature
   schemes
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Anonymity; Cryptocurrency; Key image; Linkability; Ring signature
ID PRIVACY PROTECTION; BLOCKCHAIN; SECURITY; LINKABILITY; DESIGN
AB As a prominent cryptographic primitive underlying anonymous communication, privacy-preserving cryptocur-rencies, and other blockchain-based applications, ring signatures have garnered much attention in both research and industry over a decade with diverse guarantees of which linkability is an integral constituent. The linkability property enables any verifier to ascertain the fact that two ring signatures were generated by the same signer under a specified condition at the same time preserving signer anonymity. In this paper, we present a systematic investigation into linkable ring signature (LRS) schemes by reviewing 31 articles from 2006 to the first quarter of the year 2022 thereby providing readers with a broad synthesis of state-of-the-art information on LRS, current approaches to their constructions, security model, security guarantees, instantiation and applications. Our findings reveal non-uniformity in link tag constructions, diversity in underlying computational hard problems, and signature sizes as well as application areas. We point out the ramifications of construction paradigms as well as future research prospects aimed at providing guidance and reference for future research along this promising and vital cryptographic primitive.
C1 [Odoom, Justice; Huang, Xiaofang; Zheng, Jinan; Xiang, Yanjie] Southwest Univ Sci & Technol, Sch Comp Sci & Technol, Mianyang 621010, Sichuan, Peoples R China.
   [Zhou, Zuhong] Mianyang Cent Hosp, Informat Ctr, Mianyang, Sichuan, Peoples R China.
   [Danso, Samuel] Ghana Commun Technol Univ, Fac Engn, PMB 100, Accra, Ghana.
C3 Southwest University of Science & Technology - China
RP Odoom, J (corresponding author), Southwest Univ Sci & Technol, Sch Comp Sci & Technol, Mianyang 621010, Sichuan, Peoples R China.
EM odoom.justice@ieee.org
RI Danso, Samuel Akwasi/AAO-4557-2021; Odoom, Justice/AEE-5083-2022
OI Danso, Samuel Akwasi/0000-0002-9757-9527; Odoom,
   Justice/0000-0003-2765-6977; Xiang, Yanjie/0000-0001-7827-5926; huang,
   xiaofang/0000-0002-9710-2171; Jinan, Zheng/0000-0003-1803-3567
FU National Natural Science Foundation of China (Youth), Image Source
   Forensics Security Research [61702429]; Sichuan Provincial Department of
   Science and Technology, China, A trusted basic service platform for
   universities based on independent and controllable blockchain technology
   [2021YFG0311]
FX This work was supported by National Natural Science Foundation of China
   (Youth), Image Source Forensics Security Research (Grant No. 61702429)
   and Sichuan Provincial Department of Science and Technology, China, A
   trusted basic service platform for universities based on independent and
   controllable blockchain technology (Grant No. 2021YFG0311) .
CR Adam B., 2015, BITCOINS HOMOMORPHIC
   Adams C., 2021, INTRO PRIVACY ENHANC, DOI [10.1007/978-3-030-81043-6, DOI 10.1007/978-3-030-81043-6]
   Aeon, 2017, EN HOM
   Afrooz S, 2017, J CIRCUIT SYST COMP, V26, DOI 10.1142/S0218126617300045
   Alouffi B, 2021, IEEE ACCESS, V9, P57792, DOI 10.1109/ACCESS.2021.3073203
   Andola N., 2021, COMPUT SCI REV, V40
   [Anonymous], 2006, INFORM COMMUNICATION, DOI DOI 10.1007/11602897_17
   Aria M, 2017, J INFORMETR, V11, P959, DOI 10.1016/j.joi.2017.08.007
   Attarian R, 2021, COMPUT NETW, V190, DOI 10.1016/j.comnet.2021.107976
   Au MH, 2006, LECT NOTES COMPUT SC, V4058, P223
   Au MH, 2013, IEEE T INF FOREN SEC, V8, P1909, DOI 10.1109/TIFS.2013.2282908
   Au MH, 2013, THEOR COMPUT SCI, V469, P1, DOI 10.1016/j.tcs.2012.10.031
   Azarderakhsh R, 2017, IEEE T DEPEND SECURE, V14, P605, DOI 10.1109/TDSC.2015.2507120
   Aznoli F, 2017, J NETW COMPUT APPL, V77, P73, DOI 10.1016/j.jnca.2016.10.009
   Barzut S, 2021, MATHEMATICS-BASEL, V9, DOI 10.3390/math9070730
   Bellare Mihir, 1993, P ACM CCS 93, P62, DOI [10.1145/168588.168596, DOI 10.1145/168588.168596]
   Benarous L, 2022, PEER PEER NETW APPL, V15, P461, DOI 10.1007/s12083-021-01233-z
   Bernabe JB, 2019, IEEE ACCESS, V7, P164908, DOI 10.1109/ACCESS.2019.2950872
   Bernstein DJ, 2017, NATURE, V549, P188, DOI 10.1038/nature23461
   Bouakkaz S, 2020, J INF SECUR APPL, V55, DOI 10.1016/j.jisa.2020.102669
   Boyen X, 2018, CRYPTOGRAPHY-BASEL, V2, DOI 10.3390/cryptography2040035
   Bytecoin, 2011, 1 PRIV UNTR CRYPT
   Cai XJ, 2020, IEEE ACCESS, V8, P6060, DOI 10.1109/ACCESS.2019.2962816
   Cai Y, 2021, IEEE INTERNET THINGS, V8, P647, DOI 10.1109/JIOT.2020.3037252
   Camenisch J, 2016, LECT NOTES COMPUT SC, V9615, P234, DOI 10.1007/978-3-662-49387-8_10
   Cao CT, 2021, SECUR COMMUN NETW, V2021, DOI 10.1155/2021/6692608
   Cappiello AG, 2019, 2019 INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS (ISSCS 2019), DOI [10.1109/isscs.2019.8801767, 10.1109/COMST.2019.2914030]
   CHAUM D, 1991, LECT NOTES COMPUT SC, V547, P257
   Chen L, 2003, IEEE T KNOWL DATA EN, V15, P1037, DOI 10.1109/TKDE.2003.1209019
   Chen SY, 2018, COMPUT J, V61, P545, DOI 10.1093/comjnl/bxx112
   Chen ZY, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102011
   Chow S., 2008, P NETWORK DISTRIBUTE
   Chow SSM, 2007, LECT NOTES COMPUT SC, V4779, P203
   Chow SSM, 2006, LECT NOTES COMPUT SC, V4341, P175
   Chow SSM, 2006, LECT NOTES COMPUT SC, V4043, P257
   Deng LZ, 2020, IEEE ACCESS, V8, P54641, DOI 10.1109/ACCESS.2020.2981360
   Deng LZ, 2019, IEEE ACCESS, V7, P153969, DOI 10.1109/ACCESS.2019.2948972
   Dharani J, 2022, COMPUT SECUR, V116, DOI 10.1016/j.cose.2022.102637
   DUAN C, 2021, SHOCK VIB, V2021, DOI DOI 10.1155/2021/3920579
   Eaton E, 2020, LECT NOTES COMPUT SC, V12100, P503, DOI 10.1007/978-3-030-44223-1_27
   El Kaafarani Ali, 2017, Cryptography and Coding. 16th IMA International Conference, IMACC 2017. Proceedings: LNCS 10655, P161, DOI 10.1007/978-3-319-71045-7_9
   El Kaafarani A, 2014, LECT NOTES COMPUT SC, V8813, P256, DOI 10.1007/978-3-319-12280-9_17
   Feng HW, 2021, DESIGN CODE CRYPTOGR, V89, P1111, DOI 10.1007/s10623-021-00863-x
   Feng Q, 2019, J NETW COMPUT APPL, V126, P45, DOI 10.1016/j.jnca.2018.10.020
   Feng QY, 2010, IEEE T KNOWL DATA EN, V22, P1766, DOI 10.1109/TKDE.2009.214
   Fernández-Caramés TM, 2020, IEEE ACCESS, V8, P21091, DOI 10.1109/ACCESS.2020.2968985
   Fujisaki E, 2007, LECT NOTES COMPUT SC, V4450, P181
   Fujisaki E, 2012, IEICE T FUND ELECTR, VE95A, P151, DOI 10.1587/transfun.E95.A.151
   Ge JQ, 2020, IEEE T SERV COMPUT, V13, P1180, DOI 10.1109/TSC.2017.2767600
   Gentry C, 2009, ACM S THEORY COMPUT, P169, DOI 10.1145/1536414.1536440
   Giudici G, 2020, J IND BUS ECON, V47, P1, DOI 10.1007/s40812-019-00138-6
   GOLDWASSER S, 1989, SIAM J COMPUT, V18, P186, DOI 10.1137/0218012
   Gu K, 2020, ADV MATH COMMUN, V14, P207, DOI 10.3934/amc.2020016
   Guo LF, 2023, IEEE T CLOUD COMPUT, V11, P499, DOI 10.1109/TCC.2021.3102031
   Hamrouni Aymen, 2021, IEEE Internet of Things Magazine, V4, P88, DOI 10.1109/IOTM.0001.2000185
   Han LB, 2020, IEEE ACCESS, V8, P206581, DOI 10.1109/ACCESS.2020.3038042
   Hara K, 2021, IEEE ACCESS, V9, P7762, DOI 10.1109/ACCESS.2021.3049240
   Hhan M, 2019, LECT NOTES COMPUT SC, V11921, P584, DOI 10.1007/978-3-030-34578-5_21
   Hou T., 2020, ADAPTIVE AUTONOMOUS, P109, DOI [10.1007/978-3-030-33432-1_6, DOI 10.1007/978-3-030-33432-1_6]
   Huang J, 2022, EURASIP J WIREL COMM, V2022, DOI 10.1186/s13638-022-02092-9
   Huang K, 2021, SECUR COMMUN NETW, V2021, DOI 10.1155/2021/6690766
   Huang K, 2021, INFORM SCIENCES, V546, P25, DOI 10.1016/j.ins.2020.07.016
   Huang XY, 2015, IEEE T COMPUT, V64, P971, DOI 10.1109/TC.2014.2315619
   Huang YD, 2019, TSINGHUA SCI TECHNOL, V24, P18, DOI 10.26599/TST.2018.9010067
   Le HQ, 2021, IEEE ACCESS, V9, P84739, DOI 10.1109/ACCESS.2021.3087808
   Javidroozi V, 2019, IEEE ACCESS, V7, P108023, DOI 10.1109/ACCESS.2019.2933045
   Jeong IR, 2008, IEEE T KNOWL DATA EN, V20, P1145, DOI 10.1109/TKDE.2008.19
   Jeong IR, 2009, IEICE T FUND ELECTR, VE92A, P322, DOI 10.1587/transfun.E92.A.322
   Kitchenham B., 2007, GUIDELINES PERFORMIN
   KwansahAnsah A.K., 2019, 2019 IEEE INT C EL C, P1, DOI [10.1109/ICECCT.2019.8869354, DOI 10.1109/ICECCT.2019.8869354]
   LAI C, 2021, SECUR COMMUN NETW, DOI DOI 10.1155/2021/6694058
   Leurent G, 2009, LECT NOTES COMPUT SC, V5677, P445, DOI 10.1007/978-3-642-03356-8_26
   Li FY, 2022, INT J INTELL SYST, V37, P10049, DOI 10.1002/int.22283
   Li P, 2021, J INF SECUR APPL, V60, DOI 10.1016/j.jisa.2021.102865
   Li WZ, 2022, SECUR COMMUN NETW, V2022, DOI 10.1155/2022/1417607
   Li XF, 2020, IEEE ACCESS, V8, P76765, DOI 10.1109/ACCESS.2020.2987831
   Lin H, 2022, COMPUT STAND INTER, V80, DOI 10.1016/j.csi.2021.103562
   Liu JH, 2021, IEEE INTERNET THINGS, V8, P16290, DOI 10.1109/JIOT.2021.3102385
   Liu JH, 2019, TSINGHUA SCI TECHNOL, V24, P575, DOI 10.26599/TST.2018.9010131
   Liu JK, 2004, LECT NOTES COMPUT SC, V3108, P325
   Liu JK, 2006, INT J FOUND COMPUT S, V17, P1403, DOI 10.1142/S0129054106004480
   Liu JK, 2014, IEEE T KNOWL DATA EN, V26, P157, DOI 10.1109/TKDE.2013.17
   Liu XL, 2020, IEEE POW ENER SOC GE, DOI 10.1109/pesgm41954.2020.9281675
   Lu Y, 2018, INT CON DISTR COMP S, P853, DOI 10.1109/ICDCS.2018.00087
   Malina L., 2018, PROCICETE 2, P692
   Mao XC, 2021, SECUR COMMUN NETW, V2021, DOI 10.1155/2021/7266564
   Mazumdar S, 2021, IEEE T EMERG TOP COM, V9, P1780, DOI 10.1109/TETC.2019.2920719
   Misra S., 2020, P INT C INF COMM TEC, P727, DOI [10.1007/978-3-030-69143-1_55, DOI 10.1007/978-3-030-69143-1_55/COVER, 10.1007/978-3-030-69143-155, DOI 10.1007/978-3-030-69143-155]
   Möser M, 2017, 2017 2ND IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY WORKSHOPS (EUROS&PW), P32, DOI 10.1109/EuroSPW.2017.48
   Moher D, 2009, ANN INTERN MED, V151, P264, DOI [10.7326/0003-4819-151-4-200908180-00135, 10.1136/bmj.b2700, 10.1371/journal.pmed.1000097, 10.1186/2046-4053-4-1, 10.1136/bmj.i4086, 10.1136/bmj.b2535, 10.1016/j.ijsu.2010.02.007, 10.1016/j.ijsu.2010.07.299]
   Mu R, 2022, CONCURR COMP-PRACT E, V34, DOI 10.1002/cpe.6545
   Mundhe P, 2021, COMPUT SCI REV, V41, DOI 10.1016/j.cosrev.2021.100411
   Mwitende G, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101777
   Nakanishi T., 1999, Transactions of the Information Processing Society of Japan, V40, P3085
   Ni J., 2017, Communications (ICC), 2017 IEEE International Conference on, P1, DOI DOI 10.1109/ICC.2017.7996808
   Noether S, 2015, RING SIGNATURE CONFI
   Odoom J, 2022, J SYST ARCHITECT, V129, DOI 10.1016/j.sysarc.2022.102600
   Park S., 2019, LNCS, P159, DOI DOI 10.1007/978-3-030-26954-8
   Pawlak M, 2021, INFORM PROCESS MANAG, V58, DOI 10.1016/j.ipm.2021.102595
   Perera MNS, 2022, CRYPTOGRAPHY-BASEL, V6, DOI 10.3390/cryptography6010003
   PETROS B, 2022, WIREL COMMUN MOB COM, V2022, P1530, DOI DOI 10.1155/2022/6603754
   Pfitzmann A., 2007, ANONYMITY UNLINKABIL, V31, P1
   Ren J, 2008, IEEE T DEPEND SECURE, V5, P155, DOI 10.1109/TDSC.2008.22
   Ren Y, 2020, IEEE ACCESS, V8, P17854, DOI 10.1109/ACCESS.2020.2967789
   Ren Y, 2022, J AMB INTEL HUM COMP, V13, P799, DOI 10.1007/s12652-021-02933-3
   Rivest R.L., 2001, INT C THEOR APPL CRY, P552, DOI DOI 10.1007/3-540-45682-1_32
   Roman LPA, 2020, AD HOC NETW, V97, DOI 10.1016/j.adhoc.2019.102004
   Sato T, 2021, IEEE ACCESS, V9, P108772, DOI 10.1109/ACCESS.2021.3097710
   Seyhan K, 2022, CLUSTER COMPUT, V25, P1729, DOI 10.1007/s10586-021-03380-7
   Sharma G, 2021, 2021 IEEE BOMBAY SEC, P1, DOI DOI 10.1109/ISCON52037.2021.9702452
   Shin JS, 2021, IEEE COMMUN MAG, V59, P138, DOI 10.1109/MCOM.011.2000699
   Singh Deepti, 2024, Personal and Ubiquitous Computing, V28, P171, DOI 10.1007/s00779-021-01592-7
   Soltane M, 2017, BRAIN-BROAD RES ARTI, V8, P41
   Tandon A, 2020, COMPUT IND, V122, DOI 10.1016/j.compind.2020.103290
   Tang YL, 2021, SECUR COMMUN NETW, V2021, DOI 10.1155/2021/9992414
   Tsang PP, 2005, LECT NOTES COMPUT SC, V3439, P48
   Urquidi Miguel, 2016, Trusted Systems. 7th International Conference, INTRUST 2015. Revised Selected Papers: LNCS 9565, P114, DOI 10.1007/978-3-319-31550-8_8
   van S., 2013, CRYPTONOTE V 2 0
   Wang D, 2020, IEEE ACCESS, V8, P108766, DOI 10.1109/ACCESS.2020.2994294
   Wang HQ, 2020, IEEE T ENG MANAGE, V67, P1514, DOI 10.1109/TEM.2019.2909529
   Wang L., 2008, FRONTIERS ELECT ELEC, V3, P10, DOI [10.1007/s11460-008-0012-8, DOI 10.1007/s11460-008-0012-8]
   Wang LM, 2017, IEEE ACCESS, V5, P3216, DOI 10.1109/ACCESS.2017.2676008
   Wang LC, 2019, J NETW COMPUT APPL, V127, P43, DOI 10.1016/j.jnca.2018.11.003
   Wang ZW, 2022, IEEE T CLOUD COMPUT, V10, P1253, DOI 10.1109/TCC.2020.2974954
   Wu T, 2021, INFORM SCIENCES, V574, P461, DOI 10.1016/j.ins.2021.06.028
   Xiong H, 2013, IETE J RES, V59, P376, DOI 10.4103/0377-2063.118032
   Yadav VK, 2023, IEEE T SERV COMPUT, V16, P466, DOI 10.1109/TSC.2021.3123428
   Yadav VK, 2022, IEEE T INTELL TRANSP, V23, P7998, DOI 10.1109/TITS.2021.3074974
   Yan XX, 2019, IEEE ACCESS, V7, P128298, DOI 10.1109/ACCESS.2019.2939413
   Yang K, 2021, IEEE T INF FOREN SEC, V16, P2260, DOI 10.1109/TIFS.2021.3051801
   Yousri R., 2021, 2021 INT C ADV EL CO, P1, DOI DOI 10.1109/ICAECT49130.2021.9392489
   Yu FJ, 2019, ELECTRON COMMER RES, V19, P689, DOI 10.1007/s10660-019-09366-3
   Yuan Y, 2018, IEEE T SYST MAN CY-S, V48, P1421, DOI 10.1109/TSMC.2018.2854904
   Yuen TH, 2013, COMPUT J, V56, P407, DOI 10.1093/comjnl/bxs115
   Zhang JH, 2007, LECT NOTES ARTIF INT, V4456, P556
   Zheng HB, 2018, LECT NOTES COMPUT SC, V10946, P304, DOI 10.1007/978-3-319-93638-3_18
NR 136
TC 3
Z9 3
U1 3
U2 28
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2023
VL 134
AR 102786
DI 10.1016/j.sysarc.2022.102786
EA NOV 2022
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6R3OO
UT WOS:000892217000008
DA 2024-07-18
ER

PT J
AU Ma, ZF
   Wang, JY
   Gai, KK
   Duan, PF
   Zhang, YQ
   Luo, SS
AF Ma, Zhaofeng
   Wang, Jingyu
   Gai, Keke
   Duan, Pengfei
   Zhang, Yuqing
   Luo, Shoushan
TI Fully homomorphic encryption-based privacy-preserving scheme for cross
   edge blockchain network
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Fully homomorphic encryption; Cross blockchain; Privacy-preserving; Edge
   computing
ID EFFICIENT
AB The growing development of blockchain technology has led to the emergence of blockchain applications for various fields. One significant use of blockchain technology is the edge blockchain network, which is a blockchain network made up of connected edge computer nodes. However, on-chain privacy data leaking is a concern on the present edge blockchain network. The demand for collaborative interaction amongst edge computing nodes in many domains is growing more critical as the Internet of Things continues to evolve. In this paper, we propose a data privacy-preserving scheme for cross edge blockchain network, which uses the privacy protection technology of fully homomorphic encryption to encrypt the data on the chain to ensure the "available and invisible"of the on-chain privacy data. First of all, this paper designs a cross edge blockchain model and give details of the interaction and privacy computing process in the cross edge blockchain. a distributed private key sharing scheme is designed in this work to provide the relay chain's auditable functionality. Subsequently, we describe the security of the scheme in detail. Finally, we implement this scheme using the CKKS algorithm. Through simulation experiments, we evaluate the performance of the instantiation process of the scheme. The test results manifest that the proposed scheme has excellent practicability and security.
C1 [Ma, Zhaofeng; Wang, Jingyu; Duan, Pengfei; Zhang, Yuqing; Luo, Shoushan] Beijing Univ Posts & Telecommun, Sch Cyberspace Secur, Beijing 100876, Peoples R China.
   [Gai, Keke] Beijing Inst Technol, Sch Cyberspace Sci & Technol, Beijing 100876, Peoples R China.
C3 Beijing University of Posts & Telecommunications; Beijing Institute of
   Technology
RP Gai, KK (corresponding author), Beijing Inst Technol, Sch Cyberspace Sci & Technol, Beijing 100876, Peoples R China.
EM gaikeke@bit.edu.cn
RI qi, qi/JWP-1757-2024; Gai, Keke/M-4857-2017
OI Gai, Keke/0000-0001-6784-0221
FU Beijing Natural Science Foundation, China; National Key Research and
   Development Plan in China;  [M21034];  [2020YFB1005500]
FX The research work is supported by Beijing Natural Science Foundation,
   China (Grant No. M21034) and the National Key Research and Development
   Plan in China (Grant No. 2020YFB1005500) .
CR Abdellatif AA, 2021, IEEE INTERNET THINGS, V8, P15762, DOI 10.1109/JIOT.2021.3052910
   Al Baqari M, 2020, INT WIREL COMMUN, P2228, DOI 10.1109/IWCMC48107.2020.9148357
   Bai F., 2021, ICMLCA 2021 2 INT C, VPP, P1
   Ben-Sasson E, 2014, P IEEE S SECUR PRIV, P459, DOI 10.1109/SP.2014.36
   Buterin V., 2016, R3 Res. Paper, V9
   Cao KY, 2020, IEEE ACCESS, V8, P85714, DOI 10.1109/ACCESS.2020.2991734
   Cheon JH, 2017, LECT NOTES COMPUT SC, V10624, P409, DOI 10.1007/978-3-319-70694-8_15
   Dai Bingrong, 2020, P INT C BLOCKCH TRUS, V1267, P218
   Feng Q, 2020, IEEE T IND INFORM, V16, P4146, DOI 10.1109/TII.2019.2948053
   Feng Q, 2019, J NETW COMPUT APPL, V126, P45, DOI 10.1016/j.jnca.2018.10.020
   Firdaus M, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21072410
   Gai KK, 2019, IEEE INTERNET THINGS, V6, P7992, DOI 10.1109/JIOT.2019.2904303
   Ghadamyari M, 2019, IEEE INT CONF BIG DA, P5474, DOI 10.1109/BigData47090.2019.9006231
   Hamza R, 2022, ENTROPY-SWITZ, V24, DOI 10.3390/e24040519
   Hope-Bailie A, 2016, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON WORLD WIDE WEB (WWW'16 COMPANION), P281, DOI 10.1145/2872518.2889307
   Hu SS, 2021, COMPUT IND ENG, V153, DOI 10.1016/j.cie.2020.107079
   Jayasinghe U, 2019, WIREL COMMUN MOB COM, V2019, DOI 10.1155/2019/2014697
   Kang JW, 2019, IEEE INTERNET THINGS, V6, P4660, DOI 10.1109/JIOT.2018.2875542
   Keshk M, 2020, IEEE T IND INFORM, V16, P5110, DOI 10.1109/TII.2019.2957140
   Kwon J., 2016, Cosmos: a network of distributed ledgers
   Li FQ, 2022, IEEE T SERV COMPUT, V15, P2755, DOI 10.1109/TSC.2021.3078119
   Li M, 2019, IEEE INTERNET THINGS, V6, P4573, DOI 10.1109/JIOT.2018.2868076
   Liang W, 2021, IEEE T EMERG TOP COM, V9, P1410, DOI 10.1109/TETC.2020.2993032
   Lin SF, 2021, INT CONF MEAS, P357, DOI 10.1109/ICMTMA52658.2021.00083
   Liu J., 2018, 2018 IEEE GLOBAL COM, P1, DOI DOI 10.1109/GLOCOM.2018.8647713
   Ma SL, 2021, IEEE T DEPEND SECURE, V18, P641, DOI 10.1109/TDSC.2020.2969418
   Miers I, 2013, P IEEE S SECUR PRIV, P397, DOI 10.1109/SP.2013.34
   Mo YL, 2009, ANN ALLERTON CONF, P911, DOI 10.1109/ALLERTON.2009.5394956
   Nakamoto S., 2008, DECENT BUS REV, V21260, DOI https://bitcoin.org/bitcoin.pdf
   Park Y., 2022, IEEE Trans. Dependable Secure Comput.
   Poon J., 2016, The bitcoin lightning network: Scalable off-chain instant payments
   Shen HJ, 2020, IEEE INTERNET THINGS, V7, P6610, DOI 10.1109/JIOT.2020.2974874
   Singh P, 2021, COMPUT ELECTR ENG, V93, DOI 10.1016/j.compeleceng.2021.107209
   Snow P., 2014, BRAVE NEW COIN
   Wang SP, 2019, IEEE ACCESS, V7, P102887, DOI 10.1109/ACCESS.2019.2931531
   Wood Gavin, 2016, White Paper, P2327
   Yang RZ, 2019, IEEE COMMUN SURV TUT, V21, P1508, DOI 10.1109/COMST.2019.2894727
NR 37
TC 7
Z9 7
U1 10
U2 54
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2023
VL 134
AR 102782
DI 10.1016/j.sysarc.2022.102782
EA NOV 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6R3OO
UT WOS:000892217000011
DA 2024-07-18
ER

PT J
AU Sparso, J
   Damsgaard, HJ
   Katsamanis, D
   Schoeberl, M
AF Sparso, Jens
   Damsgaard, Hans Jakob
   Katsamanis, Dimitrios
   Schoeberl, Martin
TI Comparing timed-division multiplexing and best-effort networks-on-chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multi-core; single-chip multiprocessors; On-chip interconnection
   networks; Time-division-multiplexing; Performance analysis; Queuing
   theory model
ID ROUTER
AB Best-effort (BE) networks-on-chips (NOCs) are usually preferred over time-division multiplexed (TDM) NOCs in multi-core platforms because they are work-conserving and have lower (zero-load) latency. On the other hand, BE NOCs are significantly more expensive to implement than TDM NOCs because of their virtual channel buffers, allocators/arbiters, and (credit-based) flow control; functionality that a TDM NOC avoids altogether.The objective of this paper is to compare the performance of BE and TDM NOCs, taking hardware cost into consideration. The networks are compared using graphs showing average latency as a function of offered load. For the BE NOCs, we use the BookSim simulator, and for the TDM NOCs, we derive a queuing theory model and an associated TDM NOC simulator.Through experiments with both router architectures, packet length, link width, and different traffic patterns, we show that for the same hardware cost, a TDM NOC can provide higher bandwidth and comparable latency. We also show that the packet length is the most important factor affecting the TDM period, which again is the primary factor affecting latency. The best TDM NOC design for BE traffic uses single flit packets, wide links/flits, and a router with two pipeline stages: link and router traversal.
C1 [Sparso, Jens; Damsgaard, Hans Jakob; Schoeberl, Martin] Tech Univ Denmark, Dept Appl Math & Comp Sci, DK-2800 Lyngby, Denmark.
   [Damsgaard, Hans Jakob] Tampere Univ, Elect Engn Unit, Tampere 33720, Finland.
   [Katsamanis, Dimitrios] ARM Sweden AB, Lund, Sweden.
C3 Technical University of Denmark; Tampere University
RP Sparso, J (corresponding author), Tech Univ Denmark, Dept Appl Math & Comp Sci, DK-2800 Lyngby, Denmark.
EM jspa@dtu.dk; hans.damsgaard@tuni.fi; Dimitris.Katsamanis@arm.com;
   masca@dtu.dk
RI Damsgaard, Hans Jakob/KQT-9255-2024
OI Damsgaard, Hans Jakob/0000-0001-8409-0282; Sparso,
   Jens/0000-0002-0961-9438; Schoeberl, Martin/0000-0003-2366-382X
FU Danish Council for Independent Research | Technology and Production
   Sci-ences, Denmark under the project PREDICT;  [4184-00127A]
FX The work presented in this paper was partially funded by the Danish
   Council for Independent Research | Technology and Production Sci-ences,
   Denmark under the project PREDICT, contract no. 4184-00127A. We thank
   William Wulff and Prof. Alberto Nanarelli for their help on producing
   the ASIC area figures in Table 3. Finally, we thank the anonymous
   reviewers for their careful reading of our manuscript and their many
   insightful comments and suggestions that have helped improve the paper.
CR [Anonymous], 2003, Principles and practices of interconnection networks
   Bachrach J, 2012, DES AUT CON, P1212
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bertozzi D, 2005, IEEE T PARALL DISTR, V16, P113, DOI 10.1109/TPDS.2005.22
   Chandra K., 2011, HDB COMPUTER NETWORK, V1, P579
   Cooper R., 1981, INTRO QUEUEING THEOR, V2, P347
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Ejaz A, 2018, INT SYMP NETW CHIP
   Ejaz A, 2021, IEEE ACM T NETWORK, V29, P318, DOI 10.1109/TNET.2020.3034581
   Enright Jerger N., 2017, ON CHIP NETWORKS, P1
   Fatollahi-Fard F, 2016, INT SYM PERFORM ANAL, P194, DOI 10.1109/ISPASS.2016.7482094
   GIBBS C, 1981, COMPUT COMMUN, V4, P281, DOI 10.1016/0140-3664(81)90003-7
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   Goossens K, 2010, DES AUT CON, P306, DOI 10.1145/1837274.1837353
   Hansson A, 2009, DES AUT TEST EUROPE, P250
   Hesham S, 2017, IEEE T PARALL DISTR, V28, P1500, DOI 10.1109/TPDS.2016.2623619
   Jiang N, 2013, 2013 IEEE INT S PERF, P86, DOI DOI 10.1109/ISPASS.2013.6557149
   Kahng AB, 2015, IEEE EMBED SYST LETT, V7, P41, DOI 10.1109/LES.2015.2402197
   Kasapaki Evangelia, 2014, 2014 20th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), P45, DOI 10.1109/ASYNC.2014.14
   Kasapaki E, 2016, IEEE T VLSI SYST, V24, P479, DOI 10.1109/TVLSI.2015.2405614
   KENDALL DG, 1953, ANN MATH STAT, V24, P338, DOI 10.1214/aoms/1177728975
   Kim J, 2005, DES AUT CON, P559, DOI 10.1109/DAC.2005.193873
   Millberg M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P890, DOI 10.1109/DATE.2004.1269001
   Millberg M, 2004, 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P693, DOI 10.1109/ICVD.2004.1261005
   Mullins R, 2004, CONF PROC INT SYMP C, P188
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   Online, 2021, OPENSOC FABR VERS 1
   Psarras A, 2016, IEEE T COMPUT, V65, P3136, DOI 10.1109/TC.2016.2519916
   Ramanujam RS, 2011, IEEE T COMPUT AID D, V30, P548, DOI 10.1109/TCAD.2011.2110550
   Salihundam P, 2011, IEEE J SOLID-ST CIRC, V46, P757, DOI 10.1109/JSSC.2011.2108121
   Schoeberl M., 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P152, DOI 10.1109/NOCS.2012.25
   Shortle JF., 2018, FUNDAMENTALS QUEUEIN, DOI [10.1002/9781119453765, DOI 10.1002/9781119453765]
   Sorensen RB, 2014, INT SYMP OBJECT COMP, P309, DOI 10.1109/ISORC.2014.43
   Wang Jiawen, 2011, 2011 IEEE 3rd International Conference on Communication Software and Networks (ICCSN 2011), P472, DOI 10.1109/ICCSN.2011.6013636
NR 34
TC 1
Z9 1
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2022
VL 133
AR 102766
DI 10.1016/j.sysarc.2022.102766
EA NOV 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6E0DY
UT WOS:000883055800002
OA Green Published, hybrid
DA 2024-07-18
ER

PT J
AU Wu, F
   Li, X
   Luo, XY
   Gu, K
AF Wu, Fan
   Li, Xiong
   Luo, Xiangyang
   Gu, Ke
TI A novel authentication scheme for edge computing-enabled Internet of
   Vehicles providing anonymity and identity tracing with drone-assistance
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Formal proof; Internet of vehicles; Edge computing; Drone; Traceability
ID PRIVACY PRESERVATION; VEHICULAR NETWORKS; LIGHTWEIGHT
AB As an element of the network edge for the smart city, the smart vehicle with computation capability undertakes information collection and transmission and serves as a node of the Internet of Vehicles (IoV). It is emergent to keep available communication for IoV in rural or disaster areas under 5G/beyond 5G environments, where drones play a critical part in the above cases. Also, edge computing is a good method to complete the incentive computing for high-speed vehicles. In this paper, an authentication scheme is constructed for an edge computing-enabled Internet of Vehicles with drone assistance. The vehicles can keep their identities anonymous in the data transmission. The roadside unit, as the mobile edge computing server, deals with data from vehicles. If any vehicle's identity is required, the trusted authority will disclose it via the corresponding message. The formal proof demonstrates that the messages between participants cannot be forged by the attacker. Compared with some recent schemes of drone-assisted IoV, our scheme is the only one that maintains all security features. Moreover, our scheme is sound and practical via the expression of performance discussion and network simulation.
C1 [Wu, Fan] Xiamen Univ, Tan Kah Kee Coll, Sch Management, Zhangzhou 363105, Peoples R China.
   [Li, Xiong] Univ Elect Sci & Technol China, Inst Cyber Secur, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
   [Luo, Xiangyang] Zhengzhou Inst Informat Sci & Technol, State Key Lab Math Engn & Adv Comp, Zhengzhou 450001, Peoples R China.
   [Gu, Ke] Changsha Univ Sci & Technol, Sch Comp & Commun Engn, Changsha 410114, Hunan, Peoples R China.
C3 Xiamen University; University of Electronic Science & Technology of
   China; PLA Information Engineering University; Changsha University of
   Science & Technology
RP Li, X (corresponding author), Univ Elect Sci & Technol China, Inst Cyber Secur, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
EM conjurer1981@gmail.com; lixiongzhq@163.com
RI Li, Xiong/K-7233-2012; wu, fan/KPA-4968-2024
OI Li, Xiong/0000-0001-6619-554X; Gu, Ke/0000-0002-0793-5218
FU Xiamen University Tan Kah Kee Col-lege Scientific Research Foundation
   [JG2022SRF02]; National Natural Science Foundation of China [62072078];
   Natural Science Foundation of Sichuan, China [2022NSFSC0550]; Open
   Foundation of Henan Key Laboratory of Cyberspace Situation Awareness
   [HNTS2022009]
FX Acknowledgments This work was supported by Xiamen University Tan Kah Kee
   Col-lege Scientific Research Foundation (No. JG2022SRF02) , the National
   Natural Science Foundation of China (No. 62072078) , the Natural Science
   Foundation of Sichuan, China (No. 2022NSFSC0550) and the Open Foundation
   of Henan Key Laboratory of Cyberspace Situation Awareness (No.
   HNTS2022009) .
CR Aman MN, 2021, IEEE INTERNET THINGS, V8, P1123, DOI 10.1109/JIOT.2020.3010893
   Bagga P, 2021, J SYST ARCHITECT, V113, DOI 10.1016/j.sysarc.2020.101877
   Chaudhry SA, 2023, IEEE T INTELL TRANSP, V24, P2401, DOI 10.1109/TITS.2021.3134643
   Chaudhry SA, 2021, SUSTAIN CITIES SOC, V75, DOI 10.1016/j.scs.2021.103322
   Chaudhry SA, 2021, COMPUT NETW, V191, DOI 10.1016/j.comnet.2021.107999
   Chen CL, 2020, ELECTRONICS-SWITZ, V9, DOI 10.3390/electronics9010062
   Deebak BD, 2020, COMPUT COMMUN, V162, P102, DOI 10.1016/j.comcom.2020.08.016
   Hammoud Ahmad, 2020, IEEE Internet of Things Magazine, V3, P68, DOI 10.1109/IOTM.0001.1900109
   Han YB, 2022, IEEE SYST J, V16, P1637, DOI 10.1109/JSYST.2021.3116029
   Hussain S, 2022, COMPUT STAND INTER, V80, DOI 10.1016/j.csi.2021.103566
   Hussain S, 2021, IEEE SYST J, V15, P4431, DOI 10.1109/JSYST.2021.3057047
   Ji BF, 2019, IEEE ACCESS, V7, P38738, DOI 10.1109/ACCESS.2019.2906088
   Li XH, 2019, IEEE T VEH TECHNOL, V68, P11309, DOI 10.1109/TVT.2019.2943118
   Liu XL, 2019, IEEE WIREL COMMUN LE, V8, P580, DOI 10.1109/LWC.2018.2880467
   Maitra T, 2017, INT J COMMUN SYST, V30, DOI 10.1002/dac.3242
   Maity R., 2022, INTELLIGENT SYSTEMS, V213, P103, DOI DOI 10.1007/978-981-16-5304-9_8
   Meng XW, 2021, COMPUT ELECTR ENG, V95, DOI 10.1016/j.compeleceng.2021.107431
   Ning ZL, 2019, IEEE NETWORK, V33, P198, DOI 10.1109/MNET.2019.1800309
   Pakrooh R, 2021, WIRELESS PERS COMMUN, V119, P1541, DOI 10.1007/s11277-021-08294-6
   Pointcheval D, 1996, LECT NOTES COMPUT SC, V1070, P387
   Qureshi KN, 2022, EGYPT INFORM J, V23, P83, DOI 10.1016/j.eij.2021.07.001
   Shi WS, 2018, IEEE NETWORK, V32, P130, DOI 10.1109/MNET.2017.1700206
   Soleymani SA, 2021, VEH COMMUN, V29, DOI 10.1016/j.vehcom.2021.100335
   Tan YW, 2022, IEEE INTERNET THINGS, V9, P16928, DOI 10.1109/JIOT.2022.3142251
   Wu F, 2020, ANN TELECOMMUN, V75, P307, DOI 10.1007/s12243-020-00765-4
   Wu F, 2020, COMPUT COMMUN, V157, P38, DOI 10.1016/j.comcom.2020.03.047
   Wu F, 2019, IEEE SYST J, V13, P2830, DOI 10.1109/JSYST.2018.2876226
   Wu F, 2018, FUTURE GENER COMP SY, V82, P727, DOI 10.1016/j.future.2017.08.042
   Wu TY, 2022, DRONES-BASEL, V6, DOI 10.3390/drones6010010
   Xiong WN, 2021, IEEE T VEH TECHNOL, V70, P3456, DOI 10.1109/TVT.2021.3064337
   Xu XL, 2019, FUTURE GENER COMP SY, V96, P89, DOI 10.1016/j.future.2019.01.012
   Xu ZS, 2021, J PARALLEL DISTR COM, V149, P29, DOI 10.1016/j.jpdc.2020.11.003
   Zhang J, 2021, IEEE T NETW SCI ENG, V8, P2982, DOI 10.1109/TNSE.2020.3029784
   Zhang K, 2017, IEEE VEH TECHNOL MAG, V12, P36, DOI 10.1109/MVT.2017.2668838
   Zhang L, 2022, IET COMMUN, V16, P1142, DOI 10.1049/cmu2.12295
   Zhang MY, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102161
NR 36
TC 8
Z9 8
U1 4
U2 31
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2022
VL 132
AR 102737
DI 10.1016/j.sysarc.2022.102737
EA SEP 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5L6CZ
UT WOS:000870500600004
DA 2024-07-18
ER

PT J
AU Chu, ETH
   Chen, KJ
AF Chu, Edward T. -H.
   Chen, Kai-Jie
TI SWAF: Smart Wheelchair for Fall Risk Assessment
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Fall prevention; Fall risk assessment; Health monitoring; Smart
   healthcare; Smart wheelchair
ID TO-STAND TEST; PEOPLE
AB Fall prevention is an important healthcare issue for aged societies because a fall accident usually accompanies with multiple fractures and may cause a life-shortening effect. It is especially difficult for elderly people to get fully recovered from a fall accident. Therefore, fall risk assessment for elderly people is highly desirable. A commonly-used assessment method is to measure the time an older person needs to sit down and stand up. The more time the elderly people spend in sitting down and standing up, the higher risk there will be for them to have a fall. In this work, we focus on elderly people who use wheelchair in their daily lives because those people are the most vulnerable group of people who cannot afford to have a fall accident. For this, we developed SWAF, a smart wheelchair for fall risk assessment, which automatically measures the time a user spends in sitting down and standing up. Pressure sensors are deployed at armrests and a surface area of wheelchair pad where a user's legs and buttocks may touch. To remove noise induced by pressure sensors, a SVM (Support Vector Machine)-based regression filter is adopted. The filtered signals are then used to determine the time interval of sitting down and standing up. To evaluate the accuracy of SWAF, 30 volunteers were invited to carry out a series of experiment. Our results show that SWAF can achieve an average error less than 150ms in measuring the time a user spends in sitting down and standing up.
C1 [Chu, Edward T. -H.; Chen, Kai-Jie] Natl Yunlin Univ Sci & Technol, Dept Comp Sci & Informat Engn, Touliu, Taiwan.
C3 National Yunlin University Science & Technology
RP Chu, ETH (corresponding author), Natl Yunlin Univ Sci & Technol, Dept Comp Sci & Informat Engn, Touliu, Taiwan.
EM edwardchu@yuntech.edu.tw
RI Chen, KaiJie/A-1743-2016; chen, kai/IWV-0528-2023
FU Ministry of Science and Technology, Taiwan [107-2628-E-224-001-MY3]
FX This work was supported by Ministry of Science and Technology, Taiwan,
   under Grant 107-2628-E-224-001-MY3. The authors would like to thank
   National Taiwan University Hospital Yunlin Branch for lending a
   wheelchair.
CR Albrecht B, 2017, PHYS THER SCH PROJ
   [Anonymous], EUROSTAT STAT EXPLAI
   [Anonymous], POPULATION REFERENCE
   [Anonymous], NodeMCU
   [Anonymous], Arduino Mega 2560 R3
   [Anonymous], INTERLINK ELECT FSR4
   [Anonymous], NATL DEV COUNCIL POP
   Awad M., 2004, EFFICIENT LEARNING M
   Bohannon RW, 2006, PERCEPT MOTOR SKILL, V103, P215, DOI 10.2466/PMS.103.1.215-222
   Duncan RP, 2011, ARCH PHYS MED REHAB, V92, P1431, DOI 10.1016/j.apmr.2011.04.008
   Ejupi A, 2017, IEEE T BIO-MED ENG, V64, P1602, DOI 10.1109/TBME.2016.2614230
   Guimaraes Vania, 2013, 2013 IEEE 15th International Conference on e-Health Networking, Applications and Services (Healthcom 2013), P529, DOI 10.1109/HealthCom.2013.6720733
   Nguyen H, 2018, IEEE T NEUR SYS REH, V26, P197, DOI 10.1109/TNSRE.2017.2745418
   Li DL, 2009, IMAGE VISION COMPUT, V27, P623, DOI 10.1016/j.imavis.2008.06.006
   Marchesi G, 2019, INT C REHAB ROBOT, P570, DOI 10.1109/ICORR.2019.8779387
   Melo Thiago Araújo de, 2019, Rev. bras. ter. intensiva, V31, P27, DOI 10.5935/0103-507X.20190006
   Moon Jeong Jae, 2018, J Bone Metab, V25, P15, DOI 10.11005/jbm.2018.25.1.15
   Moore JL, 2018, J NEUROL PHYS THER, V42, P174, DOI 10.1097/NPT.0000000000000229
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Pozaic T, 2016, IEEE J TRANSL ENG HE, V4, DOI 10.1109/JTEHM.2016.2620177
   Rikli RE, 1999, J AGING PHYS ACTIV, V7, P129, DOI 10.1123/japa.7.2.129
   Saho K, 2020, IEEE SENSOR LETT, V4, DOI 10.1109/LSENS.2020.2975219
   Saho K, 2019, 2019 IEEE 10TH ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS & MOBILE COMMUNICATION CONFERENCE (UEMCON), P506, DOI 10.1109/UEMCON47517.2019.8993009
   Saho K, 2020, IEEE J TRANSL ENG HE, V8, DOI 10.1109/JTEHM.2020.2964209
   Sergi G, 2015, CLIN NUTR, V34, P667, DOI 10.1016/j.clnu.2014.07.010
   Shafiee G, 2018, INT J PREVENTIVE MED, V9, DOI 10.4103/ijpvm.IJPVM_295_17
   Shukla BK, 2020, IEEE T NEUR SYS REH, V28, P1317, DOI 10.1109/TNSRE.2020.2987357
   Shumway-Cook A, 2000, PHYS THER, V80, P896, DOI 10.1093/ptj/80.9.896
   Vance RC, 2015, PHYS THER, V95, P95, DOI 10.2522/ptj.20130386
   W. H. Organisation, FALLS PREV OLD AG
   Zhang J, 2006, ISDA 2006: SIXTH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS DESIGN AND APPLICATIONS, VOL 1, P172
NR 31
TC 0
Z9 0
U1 3
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2022
VL 131
AR 102694
DI 10.1016/j.sysarc.2022.102694
EA AUG 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5R8SB
UT WOS:000874774200003
DA 2024-07-18
ER

PT J
AU Peng, YF
   Tan, GZ
   Si, HW
   Li, JP
AF Peng, Yanfei
   Tan, Guozhen
   Si, Huaiwei
   Li, Jianping
TI DRL-GAT-SA: Deep reinforcement learning for autonomous driving planning
   based on graph attention networks and simplex architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Runtime assurance; Simplex architecture; Graph convolution reinforcement
   learning; Autonomous driving
ID SIMPLICITY
AB Self-driving cars need to make decisions while sharing the road with human drivers whose behavior is uncertain. However, the presence of uncertainty leads to a trade-off between two conflicting goals: safety and efficiency. In this work, we propose DRL-GAT-SA to achieve safe and efficient autonomous driving, which is a new runtime assurance approach. First, we construct a graph attention reinforcement learning controller (GARL) based on the safety field model, which combines graph attention network with deep reinforcement learning. We learn the interaction between vehicles through the representation of dynamic relationships between vehicles and make decisions. Then DRL-GAT-SA provides safety assurance for the vehicle when the GARL produces unsafe control, while also retraining the GARL to improve its efficiency. DRL-GAT-SA can restore GARL control of the system under conditions that confirm safety without undue sacrifice of efficiency. In two different driving environments, DRL-GAT-SA consistently shows excellent performance.
C1 [Peng, Yanfei; Tan, Guozhen; Si, Huaiwei; Li, Jianping] Dalian Univ Technol, Sch Comp Sci & Technol, Dalian 116024, Liaoning, Peoples R China.
C3 Dalian University of Technology
RP Tan, GZ (corresponding author), Dalian Univ Technol, Sch Comp Sci & Technol, Dalian 116024, Liaoning, Peoples R China.
EM yfpeng@mail.dlut.edu.cn; gztan@dlut.edu.cn; sihuawei@mail.dlut.edu.cn;
   lijianping@mail.dlut.edu.cn
FU National Natural Science Foundation of China [U1808206]
FX Acknowledgments This work was supported in part by the National Natural
   Science Foundation of China under Grant No. U1808206
CR Brito B., 2021, ARXIV PREPRINT ARXIV
   Cao Z., 2020, ECCV, P387
   Chen D., ARXIV PREPRINT ARXIV
   Chen JY, 2019, IEEE INT C INT ROBOT, P2884, DOI [10.1109/IROS40897.2019.8968225, 10.1109/iros40897.2019.8968225]
   Chen JY, 2019, IEEE INT C INTELL TR, P2765, DOI 10.1109/ITSC.2019.8917306
   Chen YF, 2017, IEEE INT C INT ROBOT, P1343, DOI 10.1109/IROS.2017.8202312
   Desai A, 2019, I C DEPEND SYS NETWO, P138, DOI 10.1109/DSN.2019.00027
   Ge CP, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101728
   Javed MA, 2021, J SYST ARCHITECT, V121, DOI 10.1016/j.sysarc.2021.102309
   Jiang, 2018, ARXIV PREPRINT ARXIV, DOI DOI 10.5194/ACP-2018-920
   Lazarus C, 2020, IEEEAAIA DIGIT AVION, DOI 10.1109/dasc50938.2020.9256446
   Leurent E., 2018, "rl-agents: Implementations of reinforcement learning algorithms
   Leurent E., 2019, ARXIV191112250
   Li ZJ, 2018, P AMER CONTR CONF, P6390, DOI 10.23919/ACC.2018.8430770
   Liu C., 2019, Algorithms for Verifying Deep Neural Networks
   Liu H.X., 2021, ARXIV PREPRINT ARXIV
   Mnih V, 2015, NATURE, V518, P529, DOI 10.1038/nature14236
   Montemerlo M, 2008, J FIELD ROBOT, V25, P569, DOI 10.1002/rob.20258
   Nagabandi A, 2018, IEEE INT CONF ROBOT, P7579
   Nageshrao S, 2019, IEEE SYS MAN CYBERN, P2326, DOI 10.1109/SMC.2019.8914621
   Pacher M, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101736
   Phan DT, 2020, LECT NOTES COMPUT SC, V12229, P97, DOI 10.1007/978-3-030-55754-6_6
   Qiao ZQ, 2020, IEEE INT C INT ROBOT, P6084, DOI 10.1109/IROS45743.2020.9341496
   Ramakrishna S, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101760
   Rashid A, 2021, J SYST ARCHITECT, V112, DOI 10.1016/j.sysarc.2020.101850
   Seshia Sanjit A, 2016, Towards verified artificial intelligence
   Seto D, 1998, P AMER CONTR CONF, P3504, DOI 10.1109/ACC.1998.703255
   Sha L, 2001, IEEE SOFTWARE, V18, P20
   Smolka S, 2015, Runtime Assurance Framework Development for Highly Adaptive Flight Control Systems
   Sun LT, 2018, P ASME DYN SYST CON
   Tehrani K, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101804
   Urmson C, 2008, J FIELD ROBOT, V25, P425, DOI 10.1002/rob.20255
   van Hasselt H, 2016, AAAI CONF ARTIF INTE, P2094
   Velikovi P., 2017, ARXIV PREPRINT ARXIV
   Wang JQ, 2015, IEEE T INTELL TRANSP, V16, P2203, DOI 10.1109/TITS.2015.2401837
   Wang JX, 2019, IEEE INT VAC ELECT C, DOI 10.1109/ivec.2019.8745021
   Wisniewski M, 2016, POSTHARVEST BIOL TEC, V122, P3, DOI 10.1016/j.postharvbio.2016.05.012
   Xiong X, 2016, ARXIV PREPRINT ARXIV
   Yang Q, 1996, TRANSPORT RES C-EMER, V4, P113, DOI 10.1016/S0968-090X(96)00006-X
   Ye L, 2021, IEEE INTERNET THINGS
   Zhang S, ARXIV PREPRINT ARXIV
NR 41
TC 14
Z9 15
U1 8
U2 46
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2022
VL 126
AR 102505
DI 10.1016/j.sysarc.2022.102505
EA APR 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1J2DL
UT WOS:000797732600004
DA 2024-07-18
ER

PT J
AU Liu, WY
   Cheng, JH
   Wang, XL
   Lu, XJ
   Yin, JW
AF Liu, Wenyan
   Cheng, Junhong
   Wang, Xiaoling
   Lu, Xingjian
   Yin, Jianwei
TI Hybrid differential privacy based federated learning for Internet of
   Things
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Federated learning; Privacy protection; Differential privacy;
   Convergence performance
AB Wireless sensor networks have been widely used to achieve fine-grained information collection. However, numerous data acquisition and processing of sensors bring some privacy issues. Federated learning is a promising and privacy-friendly framework that trains a model across multiple devices or edge nodes holding local data samples without transferring their data to the server. It is not enough to protect privacy only by maintaining data locality, so differential privacy technology is often used to protect privacy in federated learning. However, different users have different privacy requirements, so it is inappropriate to use the same privacy protection scheme, assuming that all users trust or distrust the server. The former has poor accuracy, while the latter has poor privacy. This paper proposes a secure and reliable federated learning algorithm by integrating hybrid differential privacy into federated learning. We divide users into two categories according to their different privacy needs. In addition, we analyze the convergence and privacy bounds of the proposed algorithm and propose an adaptive gradient clip scheme and improved composition method to reduce the effects of noise and clip, respectively. The validity of the algorithm is verified by theoretical analysis and experimental evaluation on real-world datasets.
C1 [Liu, Wenyan; Cheng, Junhong; Wang, Xiaoling; Lu, Xingjian] East China Normal Univ, Shanghai Key Lab Trustworthy Comp, Shanghai, Peoples R China.
   [Yin, Jianwei] Zhejiang Univ, Coll Comp Sci & Technol, Hangzhou, Peoples R China.
C3 East China Normal University; Zhejiang University
RP Lu, XJ (corresponding author), East China Normal Univ, Shanghai Key Lab Trustworthy Comp, Shanghai, Peoples R China.
EM xjlu@cs.ecnu.edu.cn
RI liu, wen/HGE-3071-2022
OI Liu, Wenyan/0000-0002-9312-1295
FU NSFC, China [62136002, 61972155, 61825205]; Natural Science Foundation
   of Shanghai,China [21ZR1419900]; Science and Technology Commission
   ofShanghai Municipality, China [20DZ1100300]; Open Project Fund from
   Shenzhen Institute of Artificial Intelligence and Robotics for So-ciety
   [AC01202005020]; Shanghai Knowledge Service Platform Project [ZF1213];
   Open Research Fund of KLATASDS-MOE [KLATASDS2104]; Fundamental Research
   Funds for the Central Uni-versities, China; Shanghai Trusted Industry
   Internet Software Col-laborative Innovation Center
FX This work was supported by NSFC, China grants (No. 62136002, 61972155
   and 61825205), Natural Science Foundation of Shanghai,China (No.
   21ZR1419900), the Science and Technology Commission ofShanghai
   Municipality, China (20DZ1100300), the Open Project Fund from Shenzhen
   Institute of Artificial Intelligence and Robotics for So-ciety
   (AC01202005020), Shanghai Knowledge Service Platform Project(No.
   ZF1213), Open Research Fund of KLATASDS-MOE(KLATASDS2104), Fundamental
   Research Funds for the Central Uni-versities, China, and Shanghai
   Trusted Industry Internet Software Col-laborative Innovation Center.
CR Abadi M, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P308, DOI 10.1145/2976749.2978318
   Alaggan Mohammad, 2016, J PRIVACY CONFIDENTI, V7
   Amin K, 2019, PR MACH LEARN RES, V97
   [Anonymous], 2018, ABS180101594 CORR
   [Anonymous], 2019, ADACLIP ADAPTIVE CLI
   Augenstein S., 2020, 8 INT C LEARN REPR I
   Avent B, 2017, PROCEEDINGS OF THE 26TH USENIX SECURITY SYMPOSIUM (USENIX SECURITY '17), P747
   Balle Borja, 2018, Proceedings of Machine Learning Research, V80, P403
   Bassily R, 2014, ANN IEEE SYMP FOUND, P464, DOI 10.1109/FOCS.2014.56
   Boursier E, 2020, PR MACH LEARN RES, V108, P591
   Brendan McMahan H., 2018, INT C LEARNING REPRE
   Cao H, 2020, INT J DISTRIB SENS N, V16, DOI 10.1177/1550147720919698
   Chen M., 2020, ICLR
   Chen Xinyue, 2020, ADV NEURAL INFORM PR, V33
   Choudhury O., 2019, ABS191002578 CORR
   Dwork C, 2006, LECT NOTES COMPUT SC, V3876, P265, DOI 10.1007/11681878_14
   Dwork C, 2013, FOUND TRENDS THEOR C, V9, P211, DOI 10.1561/0400000042
   Erlingsson U, 2014, CCS'14: PROCEEDINGS OF THE 21ST ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1054, DOI 10.1145/2660267.2660348
   Geyer R.C., 2017, Differentially private federated learning: A client level perspective. ArXiv eprints, DOI DOI 10.1109/TCSS.2021.3074038
   Hu R., 2020, ABS200312705 CORR
   Huang XX, 2020, WORLD WIDE WEB, V23, P2529, DOI 10.1007/s11280-020-00780-4
   Khan LU, 2021, IEEE COMMUN SURV TUT, V23, P1759, DOI 10.1109/COMST.2021.3090430
   Konecny J, 2016, ARXIV161005492
   Konecny J., 2016, CoRR, abs:1610.02527
   Kotsogiannis I, 2020, PROC INT CONF DATA, P493, DOI 10.1109/ICDE48307.2020.00049
   Lee J, 2018, KDD'18: PROCEEDINGS OF THE 24TH ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P1656, DOI 10.1145/3219819.3220076
   Li Xiang, 2020, 8 INT C LEARN REPR I
   Lu YL, 2020, IEEE T IND INFORM, V16, P2134, DOI 10.1109/TII.2019.2942179
   McMahan H.B., 2018, PPML NEURIPS
   McMahan HB, 2017, PR MACH LEARN RES, V54, P1273
   Seif M., 2020, ABS200205151 CORR
   Shin HJ, 2018, IEEE T KNOWL DATA EN, V30, P1770, DOI 10.1109/TKDE.2018.2805356
   Thakkar Om, 2019, ABS190503871 CORR
   van der Veen K.L., 2018, PPML NEURIPS
   Wang SQ, 2019, IEEE J SEL AREA COMM, V37, P1205, DOI 10.1109/JSAC.2019.2904348
   Wei K, 2020, IEEE T INF FOREN SEC, V15, P3454, DOI 10.1109/TIFS.2020.2988575
   Wu C., ABS210204925 CORR
   Wu Q, 2020, IEEE OPEN J COMP SOC, V1, P35, DOI 10.1109/OJCS.2020.2993259
   Yang Q, 2019, ACM T INTEL SYST TEC, V10, DOI 10.1145/3298981
   Zhu Ligeng, 2020, ADV NEURAL INFORM PR, P6
NR 40
TC 13
Z9 14
U1 9
U2 51
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2022
VL 124
AR 102418
DI 10.1016/j.sysarc.2022.102418
EA FEB 2022
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 0N0YF
UT WOS:000782573200007
DA 2024-07-18
ER

PT J
AU Wu, Y
   Liu, D
   Chen, XZ
   Ren, JT
   Liu, RP
   Tan, YJ
   Zhang, ZL
AF Wu, Yu
   Liu, Duo
   Chen, Xianzhang
   Ren, Jinting
   Liu, Renping
   Tan, Yujuan
   Zhang, Ziling
TI MobileRE: A replicas prioritized hybrid fault tolerance strategy for
   mobile distributed system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Fault tolerance; Reliability; Mobile distributed system
ID WIRELESS SENSOR NETWORKS; UNMANNED AERIAL VEHICLES; ERASURE CODES;
   STORAGE; RELIABILITY; SINK; COMMUNICATION
AB Fault tolerance techniques are of vital importance to promise data reliability for mobile distributed system. In mobile environments, nodes suffer from high failure probability and fluctuating bandwidth. Thus, traditional fault tolerance techniques are no longer suitable. In this paper, we present a replica prioritized hybrid fault tolerance strategy combining erasure codes and replicas for a mobile distributed system (MobileRE), to guarantee data reliability with dynamic network status. In MobileRE, we first formulate a reliability cost rate to indicate the cost of ensuring data reliability of the mobile system. MobileRE further adaptively applies the erasure codes and replicas algorithms based on real-time network bandwidth status to minimize system reliability cost rate. MobileRE also obtains the optimal reliability cost rate by customizing redundant configuration parameters. The numerical and simulation results verify the effectiveness of the proposed schemes, and show that compared with traditional designs that only adopt erasure codes or replicas, MobileRE can significantly reduce the system reliability cost rate.
C1 [Wu, Yu; Liu, Duo; Chen, Xianzhang; Ren, Jinting; Liu, Renping; Tan, Yujuan; Zhang, Ziling] Chongqing Univ, Coll Comp Sci, Chongqing 400044, Peoples R China.
C3 Chongqing University
RP Liu, D (corresponding author), Chongqing Univ, Coll Comp Sci, Chongqing 400044, Peoples R China.
EM liuduo@cqu.edu.cn
RI Chen, Xianzhang/GOH-1024-2022
OI Chen, Xianzhang/0000-0001-8987-377X
FU National Natural Science Foundation of China [61601067, 61802038,
   62072059]; Chongqing High-Tech Research Key Program, China
   [cstc2019jscx-mbdx0063]; Chongqing Youth Talent Support Program, China;
   China Postdoctoral Science Foundation [2017M620412]; Funds for Chongqing
   Distinguished Young Scholars, China [cstc2020jcyj-jqX0012]
FX This work was supported by grants from the National Natural Science
   Foundation of China 61601067, 61802038, 62072059, Chongqing High-Tech
   Research Key Program, China cstc2019jscx-mbdx0063, Chongqing Youth
   Talent Support Program, China, and China Postdoctoral Science Foundation
   2017M620412, the Funds for Chongqing Distinguished Young Scholars, China
   cstc2020jcyj-jqX0012.
CR Aguilera MK, 2005, I C DEPEND SYS NETWO, P336, DOI 10.1109/DSN.2005.96
   Ahmed M, 2012, P AMER CONTR CONF, P6035
   Almesaeed R, 2021, AD HOC NETW, V110, DOI 10.1016/j.adhoc.2020.102301
   [Anonymous], 2017, BENTHAM OPEN, DOI DOI 10.1145/378993.379239
   [Anonymous], 2017, PROC CVPR IEEE
   [Anonymous], 2014, P 23 INT C COMP COMM
   Ayyildiz C, 2019, AD HOC NETW, V82, P68, DOI 10.1016/j.adhoc.2018.06.011
   Bao H, 2020, IEEE INTERNET THINGS, V7, P1613, DOI 10.1109/JIOT.2019.2947720
   Boukerche A, 2007, CONCURR COMP-PRACT E, V19, P1237, DOI 10.1002/cpe.1154
   Boukerche A, 2006, 20TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOL 2, PROCEEDINGS, P405
   Bzoch P, 2017, INT J DISTRIB SYST T, V8, P17, DOI 10.4018/IJDST.2017010102
   Chen HH, 2016, IEEE T COMPUT, V65, P1606, DOI 10.1109/TC.2015.2451643
   Chen K, 2015, IEEE T COMPUT, V64, P1029, DOI 10.1109/TC.2014.2308211
   Chen YL, 2017, 2017 USENIX ANNUAL TECHNICAL CONFERENCE (USENIX ATC '17), P539
   Dressler F, 2016, ACM T SENSOR NETWORK, V12, DOI 10.1145/2875426
   Dustdar S, 2003, J SYST ARCHITECT, V49, P457, DOI 10.1016/S1383-7621(03)00092-4
   Fang Q, 2006, IEEE INFOCOM SER, P351
   Fenghao Zhang, 2012, 2012 IEEE 7th International Conference on Networking, Architecture, and Storage (NAS), P21, DOI 10.1109/NAS.2012.7
   Ford D., 2010, P 9 USENIX C OP SYST, P61
   FRIEDMAN R., 2014, P 14 IEEE INT C PEER, P1
   García-Valls M, 2018, J SYST ARCHITECT, V83, P23, DOI 10.1016/j.sysarc.2017.11.001
   Ghemawat S., 2003, Operating Systems Review, V37, P29, DOI 10.1145/1165389.945450
   Gong QY, 2015, PROC INT CONF PARAL, P390, DOI 10.1109/ICPP.2015.48
   Gribaudo M, 2016, FUTURE GENER COMP SY, V56, P773, DOI 10.1016/j.future.2015.07.006
   Hong Y., J AD HOC NETW, V116
   Hu Y., 2012, P 10 USENIX C FIL ST, P21
   Hu YC, 2018, IEEE T INFORM THEORY, V64, P2512, DOI 10.1109/TIT.2017.2705092
   Huang MF, 2019, IEEE T SYST MAN CY-S, V49, P317, DOI 10.1109/TSMC.2018.2833204
   Huchton S, 2011, 2011 - MILCOM 2011 MILITARY COMMUNICATIONS CONFERENCE, P1315, DOI 10.1109/MILCOM.2011.6127484
   Jiang C., 2020, ACTA ELECT SIN, V48, P90
   Kralevska K, 2018, IEEE T BIG DATA, V4, P516, DOI 10.1109/TBDATA.2017.2749255
   Li J, 2017, IEEE T PARALL DISTR, V28, P1257, DOI 10.1109/TPDS.2016.2623309
   Li J, 2009, INT WORKSH QUAL SERV, P19
   Li RH, 2017, 2017 USENIX ANNUAL TECHNICAL CONFERENCE (USENIX ATC '17), P567
   Li RH, 2015, IEEE T COMPUT, V64, P1898, DOI 10.1109/TC.2014.2349518
   Liang L, 2020, IEEE ACCESS, V8, P45596, DOI 10.1109/ACCESS.2020.2978093
   Litke A, 2007, FUTURE GENER COMP SY, V23, P163, DOI 10.1016/j.future.2006.04.014
   Lu WJ, 2020, IEEE IJCNN, DOI 10.1109/ijcnn48605.2020.9206915
   Ma YD, 2013, IEEE INFOCOM SER, P1276
   Manickavasagam B, 2020, COMPUT COMMUN, V152, P19, DOI 10.1016/j.comcom.2020.01.022
   Mitra S, 2016, PROCEEDINGS OF THE ELEVENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS, (EUROSYS 2016), DOI 10.1145/2901318.2901328
   Morreale P, 2015, INT J SPACE-BASED SI, V5, P178, DOI 10.1504/IJSSC.2015.070949
   Muralidhar S., 2014, P 11 USENIX C OP SYS, P383
   Ovsiannikov M, 2013, PROC VLDB ENDOW, V6, P1092, DOI 10.14778/2536222.2536234
   Pamies-Juarez L, 2016, 14TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '16), P81
   Pamies-Juarez L, 2013, IEEE INFOCOM SER, P1294
   Park T., 2013, INT J DISTRIB SENS N, V2013, P1
   Razaque A, 2015, J SIGNAL PROCESS SYS, V81, P265, DOI 10.1007/s11265-014-0947-3
   REED IS, 1960, J SOC IND APPL MATH, V8, P300, DOI 10.1137/0108018
   Sabor N, 2017, WIREL COMMUN MOB COM, P1, DOI 10.1155/2017/2818542
   SCOTECE D, 2019, P 20 IEEE INT S WORL, P1
   Shah NB, 2010, IEEE INT SYMP INFO, P1943, DOI 10.1109/ISIT.2010.5513353
   Shen ZR, 2019, I C DEPEND SYS NETWO, P556, DOI 10.1109/DSN.2019.00062
   Shvachko K, 2010, IEEE S MASS STOR SYS
   Sun SY, 2019, FUTURE GENER COMP SY, V100, P844, DOI 10.1016/j.future.2019.05.054
   Vajha M, 2018, PROCEEDINGS OF THE 16TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P139
   Wang Y, 2014, IEEE INFOCOM SER, P1878, DOI 10.1109/INFOCOM.2014.6848127
   Xu WW, 2021, INFORM SCIENCES, V546, P871, DOI 10.1016/j.ins.2020.08.107
   Yan F, 2019, IEEE T MOBILE COMPUT, V18, P1857, DOI 10.1109/TMC.2018.2868664
   Yang B, 2015, IEEE T VEH TECHNOL, V64, P2062, DOI 10.1109/TVT.2014.2362355
   Ye LQ, 2020, J SYST ARCHITECT, V105, DOI 10.1016/j.sysarc.2019.101699
   Yim Y, 2020, COMPUT COMMUN, V159, P245, DOI 10.1016/j.comcom.2020.05.024
   Yuan ZM, 2017, IEEE COMMUN LETT, V21, P1897, DOI 10.1109/LCOMM.2017.2709312
   Yue YG, 2018, INFORM FUSION, V44, P188, DOI 10.1016/j.inffus.2018.03.005
   Zhirong Shen, 2016, 2016 46th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN). Proceedings, P323, DOI 10.1109/DSN.2016.37
NR 65
TC 5
Z9 5
U1 2
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2021
VL 118
AR 102217
DI 10.1016/j.sysarc.2021.102217
EA JUN 2021
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UD5TH
UT WOS:000687268400003
DA 2024-07-18
ER

PT J
AU Abbas, M
   Rioboo, R
   Ben-Yelles, CB
   Snook, CF
AF Abbas, Messaoud
   Rioboo, Renaud
   Ben-Yelles, Choukri-Bey
   Snook, Colin F.
TI Formal modeling and verification of UML Activity Diagrams (UAD) with
   FoCaLiZe
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE UML Activity Diagram; UML semantics; Software engineering; Model
   properties; Model verification; Formal methods
AB The UML Activity Diagram (UAD) is mostly used for modeling behavioral aspects of objects and systems. OCL (Object Constraint Language) is used together with UAD to specify guard conditions and action constraints. Due to the ambiguous semantics of UAD, it is relevant to formalize such diagrams using formal semantics and formal methods. In this paper, we opt for a formal transformation of UML activity diagrams denoted by functional semantics into FoCaLiZe, a proof based formal language. The ultimate goal is to detect eventual inconsistencies of UML activity diagrams and to prove their properties using Zenon, the automatic theorem prover of FoCaLiZe. In addition to the proposed formal basis for UAD. The presented approach directly supports action constraints, activity partitions and the communication between structural and dynamic aspects of UML models.
C1 [Abbas, Messaoud] El Oued Univ, Coll Exact Sci, LABTHOP, El Oued 39000, Algeria.
   [Rioboo, Renaud] SAMOVAR, ENSIIE, Sq Resistance, F-91025 Evry, France.
   [Ben-Yelles, Choukri-Bey] Univ Grenoble Alpes, LCIS, Rue Barthelemy Laffemas, F-26901 Valence, France.
   [Snook, Colin F.] Univ Southampton, ECS, Southampton, Hants, England.
C3 Universite d'El-Oued; Ecole Nationale Superieure d'Informatique pour
   l'Industrie et l'Entreprise (ENSIIE); IMT - Institut Mines-Telecom;
   Institut Polytechnique de Paris; Telecom SudParis; Communaute Universite
   Grenoble Alpes; Universite Grenoble Alpes (UGA); University of
   Southampton
RP Abbas, M (corresponding author), El Oued Univ, Coll Exact Sci, LABTHOP, El Oued 39000, Algeria.
EM messaoud-abbas@univ-eloued.dz
RI ABBAS, MESSAOUD/HHC-3689-2022
OI Snook, Colin/0000-0002-0210-0983
CR Abbas M, 2019, COMM COM INF SC, V1085, P49, DOI 10.1007/978-3-030-32213-7_4
   Abbas M, 2020, SOFT COMPUT, V24, P4149, DOI 10.1007/s00500-019-04181-2
   Abbas M, 2014, LECT NOTES COMPUT SC, V8739, P87, DOI 10.1007/978-3-319-10181-1_6
   [Anonymous], 2005, B BOOK ASSIGNING PRO
   [Anonymous], 2004, WEB SERVICES MODELIN
   Ayrault P, 2009, ELECTRON NOTES THEOR, V243, P15, DOI 10.1016/j.entcs.2009.07.003
   Ben Younes A, 2007, P INT COMP SOFTW APP, P163
   Ben Younes A, 2014, 2014 38TH ANNUAL IEEE INTERNATIONAL COMPUTER SOFTWARE AND APPLICATIONS CONFERENCE WORKSHOPS (COMPSACW 2014), P740, DOI 10.1109/COMPSACW.2014.119
   Bonichon R, 2007, LECT NOTES ARTIF INT, V4790, P151, DOI 10.1007/978-3-540-75560-9_13
   Clavel M., 2007, ALL MAUDE A HIGH PER, DOI DOI 10.1007/978-3-540-71999-1
   Czopik J, 2015, ADV INTELL SYST, V334, P77, DOI 10.1007/978-3-319-13572-4_6
   Czopik J, 2014, ADV INTELL SYST, V303, P365, DOI 10.1007/978-3-319-08156-4_36
   Delahaye D, 2008, TASE 2008: SECOND IFIP/IEEE INTERNATIONAL SYMPOSIUM ON THEORETICAL ASPECTS OF SOFTWARE ENGINEERING, PROCEEDINGS, P121, DOI 10.1109/TASE.2008.35
   Eker Steven., 2004, ELECTRON NOTES THEOR, V71, P162, DOI [DOI 10.1016/S1571-0661(05)82534-4, 10.1016/S1571-0661(05)82534-4]
   Jackson D, 2012, SOFTWARE ABSTRACTIONS: LOGIC, LANGUAGE, AND ANALYSIS, P1
   Jamal M, 2016, 2016 INTERNATIONAL CONFERENCE ON OPEN SOURCE SYSTEMS AND TECHNOLOGIES (ICOSST), P66, DOI 10.1109/ICOSST.2016.7838579
   Kerkouche E, 2015, P 7 INT C INF TECHN, V10
   Laurent Y, 2014, LECT NOTES COMPUT SC, V8569, P83
   Maneerat N, 2016, INT JOINT CONF COMP, P262
   Messaoud A., 2014, P INT C ADV ASP SOFT, P157
   Messaoud A., 2014, P THEINTERNATIONAL C, P31
   Messaoud A., 2018, IJICT, V13, P34, DOI DOI 10.1504/IJICT.2018.10010449
   MURATA T, 1989, P IEEE, V77, P541, DOI 10.1109/5.24143
   Nipkow Tobias, 2002, ISABELLE HOL PROOF A, V2283
   Rahim M, 2015, 3RD INTERNATIONAL CONFERENCE ON APPLIED COMPUTING AND INFORMATION TECHNOLOGY (ACIT 2015) 2ND INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND INTELLIGENCE (CSI 2015), P509, DOI 10.1109/ACIT-CSI.2015.97
   Rahim M, 2015, IET SOFTW, V9, P119, DOI 10.1049/iet-sen.2014.0087
   Rehab Seidali, 2015, International Journal of Computer Aided Engineering and Technology, V7, P378
   Sarkar D, 2017, PROCEEDINGS OF THE 7TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING, DATA SCIENCE AND ENGINEERING (CONFLUENCE 2017), P788, DOI 10.1109/CONFLUENCE.2017.7943257
   Therese H., 2018, CNAMINRIALIP6
   van der Aalst WMP, 2000, LECT NOTES COMPUT SC, V1806, P161
   W3C, 2014, XSL TRANSFORMATIONS
   Wildmoser M, 2004, LECT NOTES COMPUT SC, V3223, P305
NR 32
TC 6
Z9 6
U1 2
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2021
VL 114
AR 101911
DI 10.1016/j.sysarc.2020.101911
EA FEB 2021
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA US3RH
UT WOS:000697350100019
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Geng, R
   Ye, N
   Liu, J
   Zhu, DK
AF Geng, Rong
   Ye, Ning
   Liu, Jun
   Zhu, Dakai
TI Towards channel state information based coding to enhance security in
   satellite communication
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Satellite communication; LDPC coding; Security; CSI; eIRA
ID PHYSICAL LAYER SECURITY; CODES
AB For satellite communication with bi-directional channels, we investigate the application of Low-Density Parity-Check (LDPC) coding by incorporating channel state information (CSI) to enhance its security performance. Specifically, the scheme includes two main steps: CSI measurement and the design of LDPC security coding. Based on its reciprocity and uniqueness, CSI is first obtained by estimating bidirectional channels followed with quantization and reconciliation, which results in the binary sequence of the CSI. In this work, based on the characteristics of satellite communication, the extended irregular repeat-accumulate (eIRA) of LDPC codes were adapted in order to reduce the storage capacity and computational complexity. Finally, LPDC secure coding scheme utilizes a scrambling matrix that is converted from the CSI's binary sequence to complete the LDPC coding process. Based on NI USRP 2920, a simulation platform was developed to study the performance of the proposed scheme. The evaluation results show that our proposed scheme can improve the reliability of received information for the legitimate receivers, while leading to increased bit error rates for the eavesdroppers, and thus enhance the communication security.
C1 [Geng, Rong; Ye, Ning; Liu, Jun] Northeastern Univ, Shenyang, Peoples R China.
   [Geng, Rong; Zhu, Dakai] Univ Texas San Antonio, San Antonio, TX USA.
C3 Northeastern University - China; University of Texas System; University
   of Texas at San Antonio (UTSA)
RP Geng, R (corresponding author), Sch Comp Sci & Engn, POB H016,195 Chuangxin Rd, Shenyang 110169, Peoples R China.; Geng, R (corresponding author), NPB 3-338,UTSA One UTSA Circle, San Antonio, TX 78249 USA.
EM rong.geng@utsa.edu
RI Zhu, Dakai/L-8034-2015
FU National Natural Science Funds of China [61701100, 61671141]; China
   Scholarship Council [201906085026]; Fundamental Research Funds for the
   Central Universities [N181613004]
FX This work was supported in part by the National Natural Science Funds of
   China under Grants 61701100, 61671141, in part by China Scholarship
   Council under Grants 201906085026, and in part by the Fundamental
   Research Funds for the Central Universities under Grant N181613004.
CR Ai Y, 2019, IEEE PHOTONICS J, V11, DOI 10.1109/JPHOT.2019.2892618
   Ai Y, 2018, IEEE WIREL COMMUN LE, V7, P1038, DOI 10.1109/LWC.2018.2852765
   Alzahrani B, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101779
   [Anonymous], 2015, PROC SCC 2015
   Bankey  Vinary, 2018, IEEE ADV COMMUN TECH, P1
   Chaoudhry BB, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19214793
   Donoho DL, 2006, IEEE T INFORM THEORY, V52, P1289, DOI 10.1109/TIT.2006.871582
   Eroz M, 2004, INT J SATELL COMM N, V22, P269, DOI 10.1002/sat.787
   Gao Y, 2018, IEEE ACCESS, V6, P26350, DOI 10.1109/ACCESS.2018.2832839
   Kay S. M., 1993, FUNDAMENTALS STAT SI
   Kwon K, 2016, EURASIP J WIREL COMM, DOI 10.1186/s13638-016-0761-7
   Li B., 2019, IEEE INTERNET THINGS
   LINDE Y, 1980, IEEE T COMMUN, V28, P84, DOI 10.1109/TCOM.1980.1094577
   Mao J, 2020, J SYST ARCHITECT, V104, DOI 10.1016/j.sysarc.2019.101696
   Roberts MK, 2019, MOBILE NETW APPL, V24, P1848, DOI 10.1007/s11036-019-01392-7
   Shahbaz S, 2018, IET COMMUN, V12, P962, DOI 10.1049/iet-com.2017.1197
   Shakeel I, 2018, 2018 12TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ICSPCS)
   SHANNON CE, 1949, BELL SYST TECH J, V28, P656, DOI 10.1002/j.1538-7305.1949.tb00928.x
   Singh P, 2018, 2018 FIRST INTERNATIONAL CONFERENCE ON SECURE CYBER COMPUTING AND COMMUNICATIONS (ICSCCC 2018), P477, DOI 10.1109/ICSCCC.2018.8703344
   Snoap John A., 2016, PHYS LAYER SECRET KE
   Tang Lei, 2016, 3 INT C WIR COMM SEN
   Tang WJ, 2017, IEEE T WIREL COMMUN, V16, P7982, DOI 10.1109/TWC.2017.2755640
   Wang D, 2019, IEEE ACCESS, V7, P54508, DOI 10.1109/ACCESS.2019.2913438
   Wang LF, 2018, IEEE COMMUN MAG, V56, P49, DOI 10.1109/MCOM.2018.1700439
   Wong CW, 2011, IEEE T INF FOREN SEC, V6, P551, DOI 10.1109/TIFS.2011.2139208
   WYNER AD, 1975, AT&T TECH J, V54, P1355, DOI 10.1002/j.1538-7305.1975.tb02040.x
   Xiao K., 2018, 2018 IEEE INT C COMM, P1, DOI [10.1109/ICC.2018.8422916, DOI 10.1109/ICC.2018.8422916]
   Xiao Y., 2018, IEEE Access, V7, P3371
   Zhang Y, 2018, OPT EXPRESS, V26, P22182, DOI 10.1364/OE.26.022182
   Zhang YF, 2005, 2005 IEEE International Symposium on Information Theory (ISIT), Vols 1 and 2, P174
NR 30
TC 5
Z9 5
U1 0
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2021
VL 112
AR 101843
DI 10.1016/j.sysarc.2020.101843
EA JAN 2021
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PY7ID
UT WOS:000612214600003
DA 2024-07-18
ER

PT J
AU Foughali, M
   Hladik, PE
AF Foughali, Mohammed
   Hladik, Pierre-Emmanuel
TI Bridging the gap between formal verification and schedulability
   analysis: The case of robotics
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Formal methods; Schedulability analysis; Robotics; Binary search
ID MODEL-CHECKING; PETRI; NETS; TOOL
AB The challenges of deploying robots and autonomous vehicles call for further efforts to bridge the gap between the robotics, the real-time systems and the formal methods communities. Indeed, with robots being more and more involved in costly missions and contact with humans, a rigorous formal verification of their behavior in the presence of various real-time constraints is crucial. In order to increase our trust in its results, such verification should be carried out on models that are as close as possible to reality, and thus take into account hardware and OS specificities such as the number of cores provided by the robotic platform and the scheduling policy. In this paper, we propose a novel binary-search-inspired technique that allows to extend timed automata models of robotic specifications with dynamic-priority schedulers. Given a number of cores, the extended models can then be checked against various real-time and behavioral properties, including schedulability, within the same model checking framework. Our technique is implemented in an automatic translation from a robotic framework to UPPAAL, and evaluated on a real robotic case study, where it shows a significant gain in scalability as opposed to the counting technique used in the literature.
C1 [Foughali, Mohammed] Univ Grenoble Alpes, CNRS, VERIMAG, Grenoble, France.
   [Hladik, Pierre-Emmanuel] Univ Toulouse, CNRS, LAAS CNRS, Toulouse, France.
C3 Communaute Universite Grenoble Alpes; Institut National Polytechnique de
   Grenoble; Universite Grenoble Alpes (UGA); Centre National de la
   Recherche Scientifique (CNRS); Centre National de la Recherche
   Scientifique (CNRS); Universite de Toulouse
RP Foughali, M (corresponding author), Univ Grenoble Alpes, CNRS, VERIMAG, Grenoble, France.
EM mohammed.foughali@univ-grenoble-alpes.fr
OI Foughali, Mohammed/0000-0002-5348-5465
CR ALUR R, 1994, THEOR COMPUT SCI, V126, P183, DOI 10.1016/0304-3975(94)90010-8
   Alur R., 1999, Computer Aided Verification. 11th International Conference, CAV'99. Proceedings (Lecture Notes in Computer Science Vol.1633), P8
   ALUR R, 1993, INFORM COMPUT, V104, P2, DOI 10.1006/inco.1993.1024
   Amnell T, 2003, LECT NOTES COMPUT SC, V2791, P60
   Andre Etienne, 2012, FM 2012: Formal Methods. Proceedings of the 18th International Symposium, P33, DOI 10.1007/978-3-642-32759-9_6
   [Anonymous], 2018, THESIS
   Behrmann G, 2004, LECT NOTES COMPUT SC, V3185, P200
   Bernat G, 2001, IEEE T COMPUT, V50, P308, DOI 10.1109/12.919277
   Berthomieu B, 2004, INT J PROD RES, V42, P2741, DOI [10.1080/00207540412331312688, 10.1080/00207540410001705257]
   Bornot S, 1998, LECT NOTES COMPUT SC, V1536, P103, DOI 10.1007/3-540-49213-5_5
   Cicirelli F, 2012, IEEE ACM DIS SIM, P57, DOI 10.1109/DS-RT.2012.16
   Cimatti A., 2000, Int. J. Softw. Tools for Technol. Transf. (STTT), V2, P410, DOI [DOI 10.1007/S100090050046, 10.1007/s100090050046]
   Cordovilla M., 2011, P 2011 ACM S APPL CO, P735, DOI DOI 10.1145/1982185.1982345
   David A., COMPUTATIONAL ANAL S, P93
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Díaz JL, 2002, REAL TIM SYST SYMP P, P289, DOI 10.1109/REAL.2002.1181583
   Foughali M., 2019, TECHNICAL REPORT
   Foughali M, 2019, COMM COM INF SC, V1085, P32, DOI 10.1007/978-3-030-32213-7_3
   Foughali M, 2019, LECT NOTES COMPUT SC, V11636, P114, DOI 10.1007/978-3-030-30923-7_7
   Foughali M, 2018, FME WORKS FORM, P2, DOI 10.1145/3193992.3193996
   Foughali M, 2016, LECT NOTES COMPUT SC, V10009, P383, DOI 10.1007/978-3-319-47846-3_24
   Gobillot N, 2019, J INTELL ROBOT SYST, V96, P123, DOI 10.1007/s10846-018-0967-5
   Guan N, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P556, DOI 10.1109/ISORC.2008.74
   HENZINGER TA, 1994, INFORM COMPUT, V111, P193, DOI 10.1006/inco.1994.1045
   Henzinger TA, 1997, LECT NOTES COMPUT SC, V1254, P460, DOI 10.1007/s100090050008
   Huang XW, 2011, INNOV SYST SOFTW ENG, V7, P119, DOI 10.1007/s11334-011-0152-5
   Kargahi M, 2005, MASCOTS 2005:13TH IEEE INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, P201, DOI 10.1109/MASCOTS.2005.44
   Kim M, 2005, LECT NOTES COMPUT SC, V3707, P429
   Lakshmanan K, 2010, INT CON DISTR COMP S, DOI 10.1109/ICDCS.2010.91
   Lee I, 2007, 2007 3RD INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN SPACE TECHNOLOGIES, VOLS 1 AND 2, P1
   Lime D, 2009, LECT NOTES COMPUT SC, V5505, P54, DOI 10.1007/978-3-642-00768-2_6
   Lime D, 2009, REAL-TIME SYST, V41, P118, DOI 10.1007/s11241-008-9059-0
   Liu C, 2013, EUROMICRO, P271, DOI 10.1109/ECRTS.2013.36
   MERLIN PM, 1976, IEEE T COMMUN, V24, P1036, DOI 10.1109/TCOM.1976.1093424
   Miyazawa A, 2017, IEEE INT C INT ROBOT, P3869, DOI 10.1109/IROS.2017.8206238
   Molnar L., 2009, P OC 2009 EUR C IEEE, P1, DOI [10.1109/oceanse.2009.5278284, DOI 10.1109/OCEANSE.2009.5278284]
   Nasri M, 2018, IEEE REAL TIME, P271, DOI 10.1109/RTAS.2018.00035
   Peres Florent, 2011, International Journal of Critical Computer-Based Systems, V2, P332, DOI 10.1504/IJCCBS.2011.042332
   Piaggio M, 2000, J EXP THEOR ARTIF IN, V12, P235, DOI 10.1080/095281300409856
   Qadi A, 2005, EUROMICRO, P239, DOI 10.1109/ECRTS.2005.2
   Ramchandani C., 1974, TECHNICAL REPORT
   Sensfelder N., 2019, P IEEE EUR C REAL TI, DOI [10.4230/LIPIcs.ECRTS.2019.18., DOI 10.4230/LIPICS.ECRTS.2019.18]
   Sheng W, 2010, 2010 INTERNATIONAL CONFERENCE ON EDUCATION AND SPORTS EDUCATION, VOL II, P29
   Shi JH, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P331
   Shih CS, 2001, SEVENTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P120, DOI 10.1109/RTTAS.2001.929874
   Short M., 2011, ELECT ENG APPL COMPU, V20, DOI [10.1007/978-94-007-1192-1_16., DOI 10.1007/978-94-007-1192-1_16]
   Simon D., 2006, P WORKSH CONTR ARCH
   Sundharam SM, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18020628
   Waszniowski L, 2008, REAL-TIME SYST, V38, P39, DOI 10.1007/s11241-007-9036-z
   Yalcinkaya B, 2019, DES AUT TEST EUROPE, P1228, DOI [10.23919/DATE.2019.8715111, 10.23919/date.2019.8715111]
NR 50
TC 8
Z9 8
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2020
VL 111
AR 101817
DI 10.1016/j.sysarc.2020.101817
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PK4IW
UT WOS:000602411800001
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Neto, JPA
   Pianto, DM
   Ralha, CG
AF Araujo Neto, Jose Pergentino
   Pianto, Donald M.
   Ralha, Celia Ghedini
TI MULTS: A multi-cloud fault-tolerant architecture to manage transient
   servers in cloud computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud computing; Fault tolerance; Checkpoint; Machine learning;
   Resilient architecture; Spot instance; Survival analysis
ID SYSTEM; REPLICATION; EFFICIENT; STRATEGY
AB The large-scale utilization of cloud computing resources has led to the emergence of cloud environment reliability as an important issue. In addition, cloud providers are negotiating unreliable virtual machines as a result of exploring unused resources offering them as transient servers - a lower price virtual machine service with resource revocations without user intervention. To increase the availability of transient servers, we propose a multi-cloud fault-tolerant architecture to provide a resilient environment using a scenario-based optimal checkpoint in a scheme to guarantee running processes with reduced user costs. The architecture combines a heuristic to extract information from a case-based reasoning and a statistical model to predict failure events helping to refine fault tolerance parameters. As a result, a cloud environment with better levels of reliability and reduced execution time is provided. Extensive simulations show high levels of accuracy reaching up to 92% survival prediction success rate and a gain of 74,58% of execution time reduction for long running applications. The results are promising, indicating that the proposed architecture can prevent revocation failures under realistic working conditions.
C1 [Araujo Neto, Jose Pergentino; Ralha, Celia Ghedini] Univ Brasilia, Dept Comp Sci, Informat Grad Program, Brasilia, DF, Brazil.
   [Ralha, Celia Ghedini] Univ Brasilia, Dept Comp Sci, Brasilia, DF, Brazil.
   [Pianto, Donald M.] Univ Brasilia, Dept Stat, Brasilia, DF, Brazil.
C3 Universidade de Brasilia; Universidade de Brasilia; Universidade de
   Brasilia
RP Neto, JPA (corresponding author), Univ Brasilia, Dept Comp Sci, Informat Grad Program, Brasilia, DF, Brazil.
EM jpergentino@gmail.com; dpianto@unb.br; ghedini@unb.br
RI Ralha, Celia Ghedini/W-2918-2019
OI Ralha, Celia Ghedini/0000-0002-2983-2180
FU Brazilian Coordination for the Improvement of Higher Education Personnel
   (CAPES) [1441250]; Brazilian National Council for Scientific and
   Technological Development (CNPq) [311301/2018-5]
FX This work was supported in part by the Brazilian Coordination for the
   Improvement of Higher Education Personnel (CAPES) through grant number
   1441250. Prof. Celia G. Ralha thanks the support received from the
   Brazilian National Council for Scientific and Technological Development
   (CNPq) for the research productivity grant in Computer Science area
   (PQ-2) through grant number 311301/2018-5.
CR AAMODT A, 1994, AI COMMUN, V7, P39
   Bratman M.E., 1987, Intention, Plans, and Practical Reason
   Buyya R, 2009, FUTURE GENER COMP SY, V25, P599, DOI 10.1016/j.future.2008.12.001
   Chen CB, 2014, INT CONF CLOUD COMP, P312, DOI 10.1109/CloudCom.2014.35
   Coelho CGC, 2016, APPL INTELL, V45, P904, DOI 10.1007/s10489-016-0797-8
   Colman-Meixner C, 2016, IEEE COMMUN SURV TUT, V18, P2244, DOI 10.1109/COMST.2016.2531104
   Cox DR., 1984, Analysis of Survival Data
   DAVIS R, 1977, ARTIF INTELL, V8, P15, DOI 10.1016/0004-3702(77)90003-0
   Neto JPD, 2018, INT CONF CLOUD COMP, P218, DOI 10.1109/CloudCom2018.2018.00050
   Elnozahy EN, 2002, ACM COMPUT SURV, V34, P375, DOI 10.1145/568522.568525
   Goel Manish Kumar, 2010, Int J Ayurveda Res, V1, P274, DOI 10.4103/0974-7788.76794
   Goldschmidt T, 2018, J SYST ARCHITECT, V84, P28, DOI 10.1016/j.sysarc.2018.03.002
   Graimann B, 2010, FRONT COLLECT, P1, DOI 10.1007/978-3-642-02091-9_1
   Javadi B., 2011, Proceedings of the 2011 IEEE 4th International Conference on Utility and Cloud Computing (UCC 2011), P219, DOI 10.1109/UCC.2011.37
   Javadi B, 2013, FUTURE GENER COMP SY, V29, P988, DOI 10.1016/j.future.2012.06.012
   Khandelwal V, 2018, MULTIAGENT GRID SYST, V14, P83, DOI 10.3233/MGS-180282
   Khatua S., 2011, 2011 9th IEEE/ACS International Conference on Computer Systems and Applications (AICCSA), P9, DOI 10.1109/AICCSA.2011.6126627
   Khatua S, 2013, LECT NOTES COMPUT SC, V8097, P267, DOI 10.1007/978-3-642-40047-6_29
   Lee K, 2017, IEEE INT CONF CLOUD, P98, DOI 10.1109/CLOUD.2017.21
   Li Z, 2015, INT CONF CLOUD COMP, P290, DOI 10.1109/CloudCom.2015.76
   Liu J, 2018, J SYST ARCHITECT, V90, P23, DOI 10.1016/j.sysarc.2018.08.007
   Long SQ, 2014, J SYST ARCHITECT, V60, P234, DOI 10.1016/j.sysarc.2013.11.012
   Meeker WQ., 1998, STAT METHODS RELIABI
   Miller Jr Rupert G, 2011, Survival analysis, V66
   Mukwevho M.A., 2018, IEEE T SERV COMPUT, V1374, DOI [10.1109/TSC.2018.2816644.1-1, DOI 10.1109/TSC.2018.2816644.1-1]
   Nadeau A, 2017, INT CONF ACOUST SPEE, P2192, DOI 10.1109/ICASSP.2017.7952545
   Neto JPA, 2018, LECT NOTES COMPUT SC, V10967, P84, DOI 10.1007/978-3-319-94295-7_6
   Netto HV, 2017, J SYST ARCHITECT, V73, P53, DOI 10.1016/j.sysarc.2016.12.007
   Qu CH, 2016, J NETW COMPUT APPL, V65, P167, DOI 10.1016/j.jnca.2016.03.001
   Ralha CG, 2013, ENVIRON MODELL SOFTW, V42, P30, DOI 10.1016/j.envsoft.2012.12.003
   Ralha CG, 2019, FUTURE GENER COMP SY, V94, P80, DOI 10.1016/j.future.2018.09.050
   Russell S., 2016, Artificial intelligence a modern approach
   Sangho Yi, 2010, 2010 IEEE 3rd International Conference on Cloud Computing (CLOUD 2010), P236, DOI 10.1109/CLOUD.2010.35
   Sharma P, 2017, P ACM MEAS ANAL COMP, V1, DOI 10.1145/3084442
   Shastri S, 2016, SC '16: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, P992, DOI 10.1109/SC.2016.84
   Singh VK, 2015, P ANN HICSS, P1513, DOI 10.1109/HICSS.2015.184
   Stahl A, 2008, LECT NOTES ARTIF INT, V5239, P615, DOI 10.1007/978-3-540-85502-6_42
   Subramanya S, 2015, ACM SoCC'15: Proceedings of the Sixth ACM Symposium on Cloud Computing, P329, DOI 10.1145/2806777.2806851
   Voorsluys W, 2012, INT CON ADV INFO NET, P542, DOI 10.1109/AINA.2012.106
   Voorsluys W, 2011, LECT NOTES COMPUT SC, V7916, P395, DOI 10.1007/978-3-642-24650-0_34
   Wolski R., 2016, P 24 HIGH PERF COMP, DOI [10.22360/SpringSim.2016.1-1PC.045, DOI 10.22360/SPRINGSIM.2016.1-1PC.045]
   Wu Huaichao, 2015, CHINESE HYDRAULICS P, V15, P8
   Yi S, 2012, IEEE T SERV COMPUT, V5, P512, DOI 10.1109/TSC.2011.44
   Zhou J., 2017, IEEE T CLOUD COMPUT, V7161, DOI [10.1109/TCC.2017.2710311.1-1, DOI 10.1109/TCC.2017.2710311.1-1]
NR 44
TC 12
Z9 12
U1 0
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2019
VL 101
AR 101651
DI 10.1016/j.sysarc.2019.101651
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JW2NK
UT WOS:000502894200002
DA 2024-07-18
ER

PT J
AU Brandalero, M
   Souto, TD
   Carro, L
   Beck, ACS
AF Brandalero, Marcelo
   Souto, Thiago Dadalt
   Carro, Luigi
   Schneider Beck, Antonio Carlos
TI Predicting performance in multi-core systems with shared reconfigurable
   accelerators
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 11th International Workshop on Network on Chip Architectures (NoCArc)
CY OCT 20, 2018
CL Fukuoka, JAPAN
DE Reconfigurable architectures; Multi-core architectures; Thread-level
   parallelism; Performance prediction; Performance metrics
AB Reconfigurable multi-core architectures, where general-purpose processors are extended with reconfigurable logic, present an interesting design choice for their capacity of efficiently executing both sequential as well as parallel workloads. Current state-of-the-art implementations distinguish between dedicated accelerators (where each core has access to its own reconfigurable fabric, for maximum performance) and shared ones (where a reconfigurable fabric is shared among cores, for maximum resource utilization), but no design-time guidance is provided for choosing the best implementation. In this work, we propose a new metric to guide the design of shared reconfigurable accelerators (independent of the hardware implementation) in multi-core environments by numerically assessing their rate of concurrency. We evaluate it with an 8-core system where any given number of coarse-grained reconfigurable arrays supporting transparent acceleration (i.e. with no changes in the binary) are available to execute multi-threaded applications. Using performance simulation from gems, we show that while poorly correlated with an application's thread-level parallelism (TLP), the proposed metric correlates strongly with the speedup achieved when switching from a shared fabric to dedicated per-core accelerators, and therefore can aid the designer in choosing the best strategy for implementing a reconfigurable multi-core architecture.
C1 [Brandalero, Marcelo; Souto, Thiago Dadalt; Carro, Luigi; Schneider Beck, Antonio Carlos] Univ Fed Rio Grande do Sul, Inst Informat, Porto Alegre, RS, Brazil.
C3 Universidade Federal do Rio Grande do Sul
RP Brandalero, M (corresponding author), Univ Fed Rio Grande do Sul, Inst Informat, Porto Alegre, RS, Brazil.
EM mbrandalero@inf.ufrgs.br; thiago.dsouto@inf.ufrgs.br;
   carro@inf.ufrgs.br; caco@inf.ufrgs.br
RI Carro, Luigi/AAR-8819-2020; Beck, Antonio Carlos
   Schneider/AAD-3552-2020; Brandalero, Marcelo/U-7980-2019
OI Carro, Luigi/0000-0002-7402-4780; Beck, Antonio Carlos
   Schneider/0000-0002-4492-1747; Brandalero, Marcelo/0000-0002-0012-7023
FU Coordenacao de Aperfeicoamento de Pessoal de Nivel Superior - Brasil
   (CAPES) [001]; Conselho Nacional de Desenvolvimento Cientifico e
   TecnolOgico (CNPq); Fundacao de Amparo a Pesquisa do Estado do Rio
   Grande do Sul (FAPERGS)
FX This study was financed in part by the Coordenacao de Aperfeicoamento de
   Pessoal de Nivel Superior - Brasil (CAPES) - Finance Code 001. Conselho
   Nacional de Desenvolvimento Cientifico e TecnolOgico (CNPq) and Fundacao
   de Amparo a Pesquisa do Estado do Rio Grande do Sul (FAPERGS) also
   provided partial funding.
CR Benesty J, 2009, SPRINGER TOP SIGN PR, V2, P37, DOI 10.1007/978-3-642-00296-0_5
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Blake G, 2010, CONF PROC INT SYMP C, P302, DOI 10.1145/1816038.1816000
   Brandalero M, 2019, DES AUT TEST EUROPE, P582, DOI [10.23919/DATE.2019.8715121, 10.23919/date.2019.8715121]
   Brandalero M, 2017, DES AUT TEST EUROPE, P1468, DOI 10.23919/DATE.2017.7927223
   Brooks DM, 2000, IEEE MICRO, V20, P26, DOI 10.1109/40.888701
   Butenhof David R., 1997, Programming with POSIX threads
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Chen L, 2011, DES AUT CON, P830
   Chen ZM, 2010, FPGA 10, P33
   Compton K, 2002, ACM COMPUT SURV, V34, P171, DOI 10.1145/508352.508353
   Dammak MounaBaklouti., 2013, 2013 8 INT WORKSH RE, DOI [10.1109/ReCoSoC.2013.6581549, DOI 10.1109/RECOSOC.2013.6581549]
   Dorta AJ, 2005, 13TH EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, P244, DOI 10.1109/EMPDP.2005.41
   Eyerman S, 2014, IEEE COMPUT ARCHIT L, V13, P93, DOI 10.1109/L-CA.2013.9
   Garcia P, 2008, PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, P225, DOI 10.1109/FPT.2008.4762387
   Gonzalez R, 1996, IEEE J SOLID-ST CIRC, V31, P1277, DOI 10.1109/4.535411
   Grochowski E., 2006, TECHNOL INTEL MAG
   Hammarlund P, 2014, IEEE MICRO, V34, P6, DOI 10.1109/MM.2014.10
   Luo K, 2001, INT SYM PERFORM ANAL, P164, DOI 10.1109/ISPASS.2001.990695
   Rutzig MB, 2013, DES AUT TEST EUROPE, P1559
   Silberschatz A., 2008, OPERATING SYSTEM CON, V8th
   Snavely Allan., 2000, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, ASPLOS-IX, P234
   Souza JD, 2016, DES AUT TEST EUROPE, P1598
   Tomusk E, 2016, ACM T ARCHIT CODE OP, V12, DOI 10.1145/2829950
   TULLSEN DM, 1995, ACM COMP AR, P392, DOI 10.1109/ISCA.1995.524578
   Watkins MatthewA., 2010, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO'43, P497
   Wijtvliet M, 2016, PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (SAMOS), P235, DOI 10.1109/SAMOS.2016.7818353
NR 28
TC 2
Z9 2
U1 1
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 201
EP 213
DI 10.1016/j.sysarc.2019.07.010
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA IZ6BH
UT WOS:000487166300016
DA 2024-07-18
ER

PT J
AU Calderoni, L
   Magnani, A
   Maio, D
AF Calderoni, Luca
   Magnani, Antonio
   Maio, Dario
TI IoT Manager: An open-source IoT framework for smart cities
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Internet of things; IoT platform; Sensor networks; Software engineering;
   ICT architectures
ID INTERNET; THINGS; CHALLENGES; SECURITY; CITY
AB Recent surveys concerning Internet of Things confirm that there are 20 billion connected devices and counting all around the world. As we assist to the convergence of the IoT and the cloud computing paradigms, sensor networks are being deployed everywhere and grow both in number and significance. One of the main concerns is thus to provide the community with versatile and resilient frameworks capable to store and rearrange data collected by these sensors. However, the world largest information technology companies tend to release products in a as a service fashion, avoiding to reveal the know-how concerning design and implementation details. As a consequence, a common trend for academic institutions is to use these mainstream IoT platforms as 'black boxes'. In this paper we discuss some of the most commonly adopted IoT platforms and we present IoT Manager, a general framework designed for sensor networks management which was entirely developed within the University of Bologna. Through this case study, we provide the scientific community with a detailed implementation strategy concerning our specific IoT solution. Our results are supported from a LGPL release of the IoT Manager client in order to serve as a test bed both for research and teaching purposes.
C1 [Calderoni, Luca; Magnani, Antonio; Maio, Dario] Univ Bologna, Dept Comp Sci & Engn, Bologna, Italy.
C3 University of Bologna
RP Magnani, A (corresponding author), Univ Bologna, Dept Comp Sci & Engn, Bologna, Italy.
EM luca.calderoni@unibo.it; antonio.magnani@unibo.it; dario.maio@unibo.it
RI Calderoni, Luca/K-1188-2019
OI Calderoni, Luca/0000-0001-8294-7713
CR Ammar M, 2018, J INF SECUR APPL, V38, P8, DOI 10.1016/j.jisa.2017.11.002
   [Anonymous], AZ IOT SUIT
   [Anonymous], TECHNICAL REPORT
   [Anonymous], 2018, IEEE INTERNET THINGS
   [Anonymous], LECT NOTES ELECT ENG
   [Anonymous], AWS IOT DEV MAN
   [Anonymous], AWS IOT COR
   [Anonymous], SIT OP PLATF INT THI
   [Anonymous], JTAER
   Ashton K., 2009, RFID J, V22, P97
   Atzori L, 2010, COMPUT NETW, V54, P2787, DOI 10.1016/j.comnet.2010.05.010
   Bellavista P, 2013, IEEE SENS J, V13, P3558, DOI 10.1109/JSEN.2013.2272099
   Calderoni L, 2014, EXPERT SYST APPL, V41, P502, DOI 10.1016/j.eswa.2013.07.076
   Castellani Angelo P., 2010, 2010 8th IEEE International Conference on Pervasive Computing and Communications Workshops (PERCOM Workshops), P678, DOI 10.1109/PERCOMW.2010.5470520
   Chan AL, 2018, 2018 IEEE 4TH WORLD FORUM ON INTERNET OF THINGS (WF-IOT), P470, DOI 10.1109/WF-IoT.2018.8355181
   Conti M, 2018, FUTURE GENER COMP SY, V78, P544, DOI 10.1016/j.future.2017.07.060
   Gubbi J, 2013, FUTURE GENER COMP SY, V29, P1645, DOI 10.1016/j.future.2013.01.010
   Guth J, 2016, 2016 CLOUDIFICATION OF THE INTERNET OF THINGS (CIOT)
   Jin J, 2014, IEEE INTERNET THINGS, V1, P112, DOI 10.1109/JIOT.2013.2296516
   Latre S., 2016, IEEE INT SMART CITIE, P1
   Palmieri P, 2017, ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2017, P396, DOI 10.1145/3075564.3079068
   Partynski Dan, 2013, 2013 IEEE International Conference on Green Computing and Communications (GreenCom) and IEEE Internet of Things (iThings) and IEEE Cyber, Physical and Social Computing (CPSCom), P1162, DOI 10.1109/GreenCom-iThings-CPSCom.2013.202
   Ray Partha Pratim, 2016, Future Computing and Informatics Journal, V1, P35, DOI 10.1016/j.fcij.2017.02.001
   Razzaque MA, 2016, IEEE INTERNET THINGS, V3, P70, DOI 10.1109/JIOT.2015.2498900
   Yeo KS, 2014, INT SYMP INTEGR CIRC, P568, DOI 10.1109/ISICIR.2014.7029523
NR 25
TC 34
Z9 35
U1 1
U2 16
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 413
EP 423
DI 10.1016/j.sysarc.2019.04.003
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300031
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Ma, CL
   Shen, ZY
   Han, L
   Chen, RH
   Shao, ZL
AF Ma, Chenlin
   Shen, Zhaoyan
   Han, Lei
   Chen, Renhai
   Shao, Zili
TI FC: Built-in flash cache with fast cleaning for SMR storage systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Shingled magnetic recording; NAND flash memory; Cache management;
   Garbage collection
AB Shingled Magnetic Recording (SMR) disks are adopted as a high-density, non-volatile storage media which significantly precedes conventional disks in both the storing volume and cost. However, time-consuming Read Modify-Writes (RMWs) significantly degrade the system performance of SMR disks. Current designs devote a portion of disk spaces as a cache to alleviate the negative effect brought by RMWs; however, when the cache is full, the cleaning process becomes the performance bottleneck of the system. This paper presents a hybrid architecture called FC (Flash Cache) to manage the SMR disks by replacing the cache with a built-in NAND flash. The performance without triggering a cleaning process of FC can be comparable to that of the NAND flash rather than Hard Disk Drives (HDDs). Furthermore, FC is capable of shortening the large-scale cleaning process and performing much faster cleaning. Our experimental results show that FC can improve both system response time and cleaning efficiency.
C1 [Ma, Chenlin] Beijing Normal Univ, Beijing Adv Innovat Ctr Imaging Technol, Beijing 100875, Peoples R China.
   [Ma, Chenlin] Shenzhen Univ, Coll Comp Sci & Software Engn, Shenzhen, Peoples R China.
   [Shen, Zhaoyan] Shandong Univ, Sch Comp Sci & Technol, Jinan, Shandong, Peoples R China.
   [Han, Lei] Hong Kong Polytech Univ, Dept Comp, Embedded Syst & CPS Lab, Hong Kong, Peoples R China.
   [Chen, Renhai] Tianjin Univ, Shenzhen Res Inst, Coll Intelligence & Comp, Tianjin, Peoples R China.
   [Shao, Zili] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Peoples R China.
C3 Beijing Normal University; Shenzhen University; Shandong University;
   Hong Kong Polytechnic University; Tianjin University; Chinese University
   of Hong Kong
RP Shao, ZL (corresponding author), Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Peoples R China.
EM cscma@comp.polyu.edu.hk; zilishao@cuhk.edu.hk
RI Shao, Zili/AAX-3339-2020
OI Shao, Zili/0000-0002-2173-2847
FU Research Grants Council of the Hong Kong Special Administrative Region,
   China [GRF 15222315, GRF 15273616, GRF 15206617, GRF 15224918]; Direct
   Grant for Research, The Chinese University of Hong Kong [4055096];
   NSFC-Shandong Joint Fund [U1806203]; Shenzhen Science and Technology
   Foundation [JCYJ20170816093943197]; National Natural Science Foundation
   of China [61702357]; Natural Science Foundation of Tianjin
   [18JC-QNJC00300]; Peiyang Scholar Foundation of Tianjin University
   [2019XRG-0004]
FX The work described in this paper is partially supported by the grants
   from the Research Grants Council of the Hong Kong Special Administrative
   Region, China (GRF 15222315, GRF 15273616, GRF 15206617, GRF 15224918),
   Direct Grant for Research, The Chinese University of Hong Kong (Project
   No. 4055096), the NSFC-Shandong Joint Fund (U1806203), Shenzhen Science
   and Technology Foundation (JCYJ20170816093943197), National Natural
   Science Foundation of China (61702357), Natural Science Foundation of
   Tianjin (18JC-QNJC00300), and Peiyang Scholar Foundation of Tianjin
   University (2019XRG-0004).
CR Aghayev A., 2017, FAST, P1
   Aghayev A., 2015, P C FIL STOR TECHN, P1
   Amer A, 2010, IEEE CUST INTEGR CIR, DOI 10.1109/CICC.2010.5617585
   [Anonymous], P COMM SEC C CSC BEI
   [Anonymous], 2013, TRANSP LETT
   Barth JR, 2012, ELGAR ORIG REF, P1
   Cassuto Y., 2010, Proceedings of the 2010 IEEE 26th Symposium on Mass Storage Systems and Technologies (MSST), P1, DOI DOI 10.1109/MSST.2010.5496971
   Chang L H, 2004, THESIS YUAN ZE U TAI, P1
   Chen Wang, 2017, Mechanics of Advanced Materials and Modern Processes, V3, DOI 10.1186/s40759-017-0030-4
   Cui J., 2018, T COMPUT AIDED DES I, P1
   Grant SG, 2017, TEACHING SOCIAL STUDIES: A METHODS BOOK FOR METHODS TEACHERS, P1
   Greaves S. J., 2014, T MAGN, P1
   Guo J, 2013, INT C DIGIT MANUF, P1, DOI 10.1109/ICDMA.2013.1
   Hall D., 2012, T MAGN, P1
   He W., 2017, FAST, P1
   Jin C, 2014, IEEE S MASS STOR SYS
   Jones S.K., 2015, More than just parents: The importance of siblings as supportive others during the transition to college, P1
   Kang YY, 2019, J ASIAN NAT PROD RES, V21, P1170, DOI 10.1080/10286020.2018.1526787
   Le Moal D., 2012, ICCE, P1
   Liu H, 2016, 2016 IEEE 23RD INTERNATIONAL CONFERENCE ON SOFTWARE ANALYSIS, EVOLUTION, AND REENGINEERING (SANER), VOL 1, P1, DOI 10.1109/SANER.2016.14
   Liu WX, 2021, J INVEST SURG, V34, P181, DOI 10.1080/08941939.2019.1615153
   Luo DW, 2016, I COMP CONF WAVELET, P1, DOI 10.1109/ICCWAMTIP.2016.8079794
   MANZANARES A, 2016, HOTSTORAGE, P1, DOI DOI 10.1109/ICEEE.2016.7751220
   Patanaanake T., 2016, MSST, P1
   Salo M., 2014, T MAGN, P1
   Samsung Electronics, 2019, PAG PROGR ADDR MLC N
   Shi L, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390199
   Wan Jiguang, 2012, CLUSTER, P1
   Wu C.C., 2007, TENCON 07 IEEE REG 1, P1
   Wu F., 2017, T COMPUT TC, P1
   Wu F., 2016, HOUSING STUDIES, P1
   Xie X, 2018, IEEE T CYBERNETICS, P1
   Yang M, 2017, INT J FOOD SCI NUTR, V68, P671, DOI 10.1080/09637486.2017.1279129
   Zhang Y, 2016, ZEROING DYNAMICS, GRADIENT DYNAMICS, AND NEWTON ITERATIONS, pCP1
NR 34
TC 6
Z9 6
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 214
EP 220
DI 10.1016/j.sysarc.2019.07.011
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300017
DA 2024-07-18
ER

PT J
AU Nadeau, D
   Ezzati-Jivan, N
   Dagenais, MR
AF Nadeau, Didier
   Ezzati-Jivan, Naser
   Dagenais, Michel R.
TI Efficient large-scale heterogeneous debugging using dynamic tracing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Debugging; Parallel; Heterogeneous; Multi-core; Scalability; Tracing;
   Dynamic instrumentation; Trace visualization; Trace compass; GDB; LTTng
AB Heterogeneous multi-core and many-core processors are increasingly common in personal computers and industrial systems. Efficient software development on these platforms needs suitable debugging tools, beyond traditional interactive debuggers. An alternative, to interactively follow the execution flow of a program, is tracing within the debugging environment, as long as the tracer has a minimal overhead. In this paper, the dynamic tracing infrastructure of GNU debugger (GDB) was investigated to understand its performance limitations. Thereafter, we propose an improved architecture for dynamic tracing on many-core processors within GDB, and demonstrate its scalability on highly parallel platforms. In addition, the scalability of the thread data collection and presentation component was studied and new views were proposed within the Eclipse Debugging Service Framework and the Trace Compass visualization tool. With these scalability enhancements, debuggers such as GDB can more efficiently help debugging multi-threaded programs on heterogeneous many-core processors composed of multi-core CPUs, and GPUs containing thousands of cores.
C1 [Nadeau, Didier; Ezzati-Jivan, Naser; Dagenais, Michel R.] Polytech Montreal, Montreal, PQ, Canada.
C3 Universite de Montreal; Polytechnique Montreal
RP Ezzati-Jivan, N (corresponding author), Polytech Montreal, Montreal, PQ, Canada.
EM didier.nadeau@polymtl.ca; n.ezzati@polymtl.ca;
   michel.dagenais@polymtl.ca
RI Ezzati-Jivan, Naser/ABA-3496-2021
OI Ezzati-Jivan, Naser/0000-0003-1435-6297
FU Natural Sciences and Engineering Research Council of Canada(NSERC);
   Prompt; Ericsson; EfficiOS
FX We would like to gratefully acknowledge the Natural Sciences and
   Engineering Research Council of Canada(NSERC), Prompt, Ericsson, and
   EfficiOS for funding this project.
CR [Anonymous], CDT PARALLELLA MULTI
   [Anonymous], LLDB DEBUGGER
   [Anonymous], HSA PROGR REF MAN HS
   [Anonymous], I ADV MICR
   [Anonymous], UPROBES 3 5
   [Anonymous], 1996, VAMPIR VISUALIZATION
   [Anonymous], GCC DEV SUMMIT
   [Anonymous], TRACE COMPASS USER G
   [Anonymous], DEBUGGING GDB
   [Anonymous], UFTRACE FUNCTION GRA
   [Anonymous], LTTNG DOCUMENTATION
   [Anonymous], ALLINEA DDT PARALLEL
   Bird T., 2009, Proceedings of the Linux Symposium, P47
   Brandenburg B., 2007, P 3 INT WORKSHOP OPE, P19
   Desnoyers Mathieu, 2012, Operating Systems Review, V46, P65
   Desnoyers Mathieu, 2006, OLS OTT LIN S CIT, V2006, P209
   Ezzati-Jivan N, 2017, CONCURR COMP-PRACT E, V29, DOI 10.1002/cpe.4068
   Hazelwood Kim., 2011, SYNTHESIS LECT COMPU, V6, P1, DOI DOI 10.2200/S00345ED1V01Y201104CAC015
   Hennessy John L, 2011, Computer Architecture: A Quantitative Approach
   Layman Lucas, 2013, 2013 ACM / IEEE International Symposium on Empirical Software Engineering and Measurement (ESEM), P383, DOI 10.1109/ESEM.2013.43
   Shebs S., 2009, Proceedings of the GCC Developers' Summit. GCC Summit., A. Hutton, P105
   Spear A, 2012, COMPUTER, V45, P60, DOI 10.1109/MC.2012.191
   Vergé A, 2017, CONCURR COMP-PRACT E, V29, DOI 10.1002/cpe.4069
   Weidendorfer J, 2008, TOOLS FOR HIGH PERFORMANCE COMPUTING, P93, DOI 10.1007/978-3-540-68564-7_7
NR 24
TC 2
Z9 3
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 346
EP 360
DI 10.1016/j.sysarc.2019.02.016
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300026
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Yang, T
   Deng, QX
   Sun, L
AF Yang, Tao
   Deng, Qingxu
   Sun, Lei
TI Building real-time parallel task systems on multi-cores: A hierarchical
   scheduling approach
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hierarchical; Parallel; DAG; Scheduling; Real-time
ID EDF
AB Parallel real-time scheduling on multi-core platforms is widely studied and focused in academic and industrial fields. DAG (directed acyclic graph) is a widely-used parallel model. But existing scheduling algorithms for DAG suffer schedulability analysis of significant inaccuracy and resource waste. In this paper, we propose a hierarchical scheduling framework for DAG tasks with constrained deadlines that it provides a much more efficient resource sharing solution without distinguishing the types of tasks. We have evaluated and implemented our proposed hierarchical scheduling and the results show that our proposed method has promising performance.
C1 [Yang, Tao; Deng, Qingxu; Sun, Lei] Northeastern Univ, Inst Cyber Phys Syst Engn, Shenyang, Liaoning, Peoples R China.
C3 Northeastern University - China
RP Deng, QX (corresponding author), Northeastern Univ, Inst Cyber Phys Syst Engn, Shenyang, Liaoning, Peoples R China.
EM taoyang@stumail.neu.edu.cn; dengqx@mail.neu.edu.cn; sunnikower@163.com
CR Al-bayati Z, 2015, ASIA S PACIF DES AUT, P630, DOI 10.1109/ASPDAC.2015.7059079
   Andersson B., 2012, Principles of Distributed Systems, P16
   Axer P, 2013, EUROMICRO, P215, DOI 10.1109/ECRTS.2013.31
   Baruah S, 2015, 2015 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), P1, DOI 10.1109/EMSOFT.2015.7318254
   Baruah S, 2015, INT PARALL DISTRIB P, P179, DOI 10.1109/IPDPS.2015.33
   Baruah S, 2014, EUROMICRO, P97, DOI 10.1109/ECRTS.2014.22
   Baruah S, 2012, REAL TIM SYST SYMP P, P63, DOI 10.1109/RTSS.2012.59
   Bonifaci V, 2013, EUROMICRO, P225, DOI 10.1109/ECRTS.2013.32
   Chen JJ, 2016, REAL-TIME SYST, V52, P833, DOI 10.1007/s11241-016-9255-2
   Cordeiro Daniel, 2010, P 3 INT ICST C SIM T, P60, DOI DOI 10.4108/ICST.SIMUTOOLS2010.8667
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   Fisher N., 2006, 18th Euromicro Conference on Real-Time Systems
   Fonseca JC, 2015, 30TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, VOLS I AND II, P1925, DOI 10.1145/2695664.2695808
   Guan N, 2011, J SYST ARCHITECT, V57, P536, DOI 10.1016/j.sysarc.2010.08.003
   Guan N, 2008, REAL TIM SYST SYMP P, P137, DOI 10.1109/RTSS.2008.17
   Jiang X, 2017, REAL TIM SYST SYMP P, P80, DOI 10.1109/RTSS.2017.00015
   Jiang X, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P237, DOI [10.1109/RTSS.2016.18, 10.1109/RTSS.2016.031]
   Kato S, 2009, REAL TIM SYST SYMP P, P459, DOI 10.1109/RTSS.2009.42
   Kim J, 2013, ACM IEEE INT CONF CY, P31, DOI 10.1109/ICCPS.2013.6603997
   Lakshmanan K, 2010, REAL TIM SYST SYMP P, P259, DOI 10.1109/RTSS.2010.42
   Li J, 2017, REAL-TIME SYST, V53, P760, DOI 10.1007/s11241-017-9281-8
   Li J, 2015, REAL-TIME SYST, V51, P395, DOI 10.1007/s11241-014-9213-9
   Li J, 2014, EUROMICRO, P85, DOI 10.1109/ECRTS.2014.23
   Li J, 2013, EUROMICRO, P3, DOI 10.1109/ECRTS.2013.12
   Liu D., 2016, EMB REAL TIM COMP SY, P17
   Liu G., 2014, Math. Probl. Eng, V2014, P1
   Maia C., 2014, P RTNS PAGE, P3
   Melani A, 2015, EUROMICRO, P211, DOI 10.1109/ECRTS.2015.26
   Nelissen G, 2012, EUROMICRO, P321, DOI 10.1109/ECRTS.2012.37
   Parri A, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P205, DOI 10.1145/2834848.2834864
   Qamhieh M, 2013, P 21 INT C REAL TIM, P287
   Qamhieh Manar., 2014, Proceedings of the 22Nd International Conference on Real-Time Networks and Systems, P13
   Saifullah A, 2014, IEEE T PARALL DISTR, V25, P3242, DOI 10.1109/TPDS.2013.2297919
   Saifullah A, 2013, REAL-TIME SYST, V49, P404, DOI 10.1007/s11241-012-9166-9
   Voudouris P, 2017, IEEE REAL TIME, P365, DOI 10.1109/RTAS.2017.2
   Wang C, 2016, IEEE T PARALL DISTR, V27, P3242, DOI 10.1109/TPDS.2016.2528978
   Wang C, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2846096
NR 37
TC 11
Z9 12
U1 0
U2 18
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2019
VL 92
BP 1
EP 11
DI 10.1016/j.sysarc.2018.10.006
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HK3MP
UT WOS:000457820900001
DA 2024-07-18
ER

PT J
AU Löfwenmark, A
   Nadjm-Tehrani, S
AF Lofwenmark, Andreas
   Nadjm-Tehrani, Simin
TI Fault and timing analysis in critical multi-core systems: A survey with
   an avionics perspective
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Review
ID INJECTION; TOLERANCE; FAILURE; MODEL
AB With more functionality added to future safety-critical avionics systems, new platforms are required to offer the computational capacity needed. Multi-core processors offer a potential that is promising, but they also suffer from two issues that are only recently being addressed in the safety-critical contexts: lack of methods for assuring timing determinism, and higher sensitivity to permanent and transient faults due to shrinking transistor sizes. This paper reviews major contributions that assess the impact of fault tolerance on worst-case execution time of processes running on a multi-core platform. We consider the classic approach for analyzing the impact of faults in such systems, namely fault injection. The review therefore explores the area in which timing effects are studied when fault injection methods are used. We conclude that there are few works that address the intricate timing effects that appear when inter-core interferences due to simultaneous accesses of shared resources are combined with fault tolerance techniques. We assess the applicability of the methods to currently available multi-core processors used in avionics. Dark spots on the research map of the integration problem of hardware reliability and timing predictability for multi-core avionics systems are identified.
C1 [Lofwenmark, Andreas] Saab Aeronaut, Linkoping, Sweden.
   [Nadjm-Tehrani, Simin] Linkoping Univ, Dept Comp & Informat Sci, Linkoping, Sweden.
C3 Saab Group; Linkoping University
RP Löfwenmark, A (corresponding author), Saab Aeronaut, Linkoping, Sweden.
EM andreas.lofwenmark@saabgroup.com; simin.nadjm-tehrani@liu.se
FU Swedish Armed Forces; Swedish Defence Materiel Administration; Swedish
   Governmental Agency for Innovation Systems [NFFP6-2013-01203,
   NFFP7-2017-04890]
FX This work was supported by the Swedish Armed Forces, the Swedish Defence
   Materiel Administration and the Swedish Governmental Agency for
   Innovation Systems under grant nos. NFFP6-2013-01203 and
   NFFP7-2017-04890.
CR Al-Bayati Z, 2016, DES AUT TEST EUROPE, P97
   [Anonymous], P IEEE AER C
   [Anonymous], 857 TAND COMP
   Avizienis A, 2004, IEEE T DEPEND SECURE, V1, P11, DOI 10.1109/TDSC.2004.2
   Bhat A, 2017, IEEE REAL TIME, P87, DOI 10.1109/RTAS.2017.33
   Carlier E., 2016, Impact of Global Warming on Relationship of Precipitation: A Case Study of Toronto, Canada, P1
   Cazorla FJ, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2465787.2465796
   Certification Authorities Software Team (CAST), 2016, Cast-32a, multi-core processors
   Chen C., 2016, BIORESOURCES, V11, P1, DOI [10.15376/biores.11.2.Chen, DOI 10.1109/SIES.2016.7509422]
   Chen X, 2017, REAL TIM SYST SYMP P, P297, DOI 10.1109/RTSS.2017.00035
   Cheng YX, 2017, J SYST ARCHITECT, V72, P42, DOI 10.1016/j.sysarc.2016.06.006
   Cinque M, 2017, J PARALLEL DISTR COM, V106, P50, DOI 10.1016/j.jpdc.2017.03.004
   Cucu-Grosjean L, 2012, EUROMICRO, P91, DOI 10.1109/ECRTS.2012.31
   García-Valls M, 2017, J SYST ARCHITECT, V73, P1, DOI 10.1016/j.sysarc.2017.01.007
   Gil SJ, 2017, IEEE EMBED SYST LETT, V9, P69, DOI 10.1109/LES.2017.2712858
   Hammarberg J., 2005, International Journal on Software Tools for Technology Transfer, V7, P268, DOI 10.1007/s10009-004-0152-y
   Hardy D, 2016, DES AUT TEST EUROPE, P91
   Hardy D, 2015, REAL-TIME SYST, V51, P128, DOI 10.1007/s11241-014-9212-x
   Hari Siva Kumar Sastry, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P122
   Höller A, 2015, 2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P530, DOI 10.1109/DSD.2015.79
   Hoffmann M, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P259, DOI 10.1109/RTAS.2015.7108449
   Hofig Kai, 2012, Measurement, Modelling, and Evaluation of Computing Systems and Dependability and Fault Tolerance. Proceedings 16th International GI/ITG Conference (MMB & DFT 2012), P61, DOI 10.1007/978-3-642-28540-0_5
   Huang P., 2014, P DESIGN AUTOMATION, P1, DOI DOI 10.1145/2593069.2593169
   Huang Y., 1994, Hardware and Software Architectures for Fault Tolerance. Experiences and Perspectives, P159, DOI 10.1007/BFb0020031
   Kang SH, 2014, DES AUT CON, DOI 10.1145/2593069.2593221
   Kim J, 2012, REAL TIM SYST SYMP P, P227, DOI 10.1109/RTSS.2012.74
   Lo fwenmark A., 2016, P 16 INT WORKSH WORS, P1
   Löfwenmark A, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON SOFTWARE RELIABILITY ENGINEERING WORKSHOPS (ISSREW), P115, DOI 10.1109/ISSREW.2014.70
   Macher G, 2015, IEEE INTL CONF IND I, P1386, DOI 10.1109/INDIN.2015.7281937
   Mancuso R, 2015, EUROMICRO, P174, DOI 10.1109/ECRTS.2015.23
   Manoochehri M, 2016, IEEE T COMPUT, V65, P2397, DOI 10.1109/TC.2015.2488642
   Marshall J., 2016, P EMB OP SYST WORKSH
   Meisner Sebastian, 2014, Reconfigurable Computing: Architectures, Tools, and Applications. 10th International Symposium, ARC 2014. Proceedings: LNCS 8405, P283, DOI 10.1007/978-3-319-05960-0_30
   Miele A, 2014, MICROPROCESS MICROSY, V38, P567, DOI 10.1016/j.micpro.2014.05.008
   Missimer Eric., 2014, OSPERT, P17
   Mushtaq H., 2011, 2011 IEEE 6th International Design and Test Workshop, P12, DOI 10.1109/IDT.2011.6123094
   Mushtaq H., 2013, P 8 IEEE DES TEST S, P1, DOI [10.1109/IDT.2013.6727107, DOI 10.1109/IDT.2013.6727107]
   MUSHTAQ H, 2012, DES DIAG ELEC CIRC S, P266
   Natella Roberto, 2010, Proceedings of the 2010 Eighth European Dependable Computing Conference (EDCC 2010), P23, DOI 10.1109/EDCC.2010.13
   Natella R, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2841425
   Nivitha Varghees V., 2015, PROC LATIN AM S CIRC, P1
   Pathan RM, 2017, REAL-TIME SYST, V53, P45, DOI 10.1007/s11241-016-9258-z
   Pathan RM, 2014, REAL-TIME SYST, V50, P509, DOI 10.1007/s11241-014-9202-z
   Peng ZG, 2016, QUAL RELIAB ENG INT, V32, P181, DOI 10.1002/qre.1738
   Peshave M., 2011, Proceedings of the 2011 IEEE 13th International Symposium on High-Assurance Systems Engineering (HASE 2011), P220, DOI 10.1109/HASE.2011.33
   Petersén K, 2014, IEEE INT ON LINE, P170, DOI 10.1109/IOLTS.2014.6873664
   Pradhan D.K., 1996, Fault-tolerant computer system design
   Rosa F, 2015, INT SYM DEFEC FAU TO, P211, DOI 10.1109/DFT.2015.7315164
   RTCA Inc., 2012, RTCADO178C
   RTCA Inc, 2005, RTCADO297
   Sangchoolie B, 2017, I C DEPEND SYS NETWO, P97, DOI 10.1109/DSN.2017.30
   Shye A, 2009, IEEE T DEPEND SECURE, V6, P135, DOI 10.1109/TDSC.2008.62
   Slijepcevic M, 2014, IEEE MICRO, V34, P7
   Slijepcevic M, 2013, EUROMICRO, P237, DOI 10.1109/ECRTS.2013.33
   Song JG, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P247, DOI 10.1109/RTAS.2015.7108448
   Song JG, 2013, REAL TIM SYST SYMP P, P21, DOI 10.1109/RTSS.2013.11
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Wikipedia Foundation, Automotive Safety Integrity Level
   Yuce B., 2016, P HARDW ARCH SUPP SE, DOI [10.1145/2948618.2948626, DOI 10.1145/2948618.2948626]
NR 59
TC 13
Z9 14
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2018
VL 87
BP 1
EP 11
DI 10.1016/j.sysarc.201.8.04.001
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GL3XQ
UT WOS:000437078600001
DA 2024-07-18
ER

PT J
AU Li, S
   Singhoff, F
   Rubini, S
   Bourdellès, M
AF Li, Shuai
   Singhoff, Frank
   Rubini, Stephane
   Bourdelles, Michel
TI Scheduling analysis of tasks constrained by TDMA: Application to
   software radio protocols
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time embedded system; Scheduling analysis; Task dependency;
   Software radio protocol; TDMA; General multiframe; Transaction
ID REAL-TIME SYSTEMS; ARCHITECTURE
AB The work, presented in this article, aims at performing scheduling analysis of Time Division Multiple Access (TDMA) based communication systems. Products called software radio protocols, developed at Thales Communications & Security, are used as case-studies.
   Such systems are real-time embedded systems. They are implemented by tasks that are statically allocated on multiple processors. A task may have an execution time, a deadline and a release time that depend on TDMA configuration. The tasks also have dependencies through precedence and shared resources. TDMA-based software radio protocols have architecture characteristics that are not handled by scheduling analysis methods of the literature. A consequence is that existing methods give either optimistic or pessimistic analysis results.
   We propose a task model called Dependent General Multiframe (DGMF) to capture the specificities of such a system for scheduling analysis. The DGMF task model describes, in particular, the different jobs of a task, and task dependencies. To analyze DGMF tasks, we propose their transformation to real-time transactions and we also propose a new schedulability test for such transactions.
   The general analysis method is implemented in a tool that can be used by software engineers and architects. Experimental results show that our propositions give less pessimistic schedulability results, compared to fundamental methods. The results are less pessimistic for both randomly generated systems and real case-studies from Thales.
   These results are important for engineering work, in order to limit the over-dimensioning of resources. Through tooling, we also automated the analysis. These are advantages for engineers in the more and more competitive market of software radios. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Li, Shuai; Singhoff, Frank; Rubini, Stephane] Univ Bretagne Occidentale, Lab STICC, UMR 6285, Brest, France.
   [Li, Shuai; Bourdelles, Michel] Thales Commun & Secur, Venissieux, France.
C3 Universite de Bretagne Occidentale; Thales Group
RP Li, S (corresponding author), Univ Bretagne Occidentale, Lab STICC, UMR 6285, Brest, France.
EM li@univ-brest.fr; singhoff@univ-brest.fr; rubini@univ-brest.fr;
   michel.bourdelles@thalesgroup.com
OI Rubini, Stephane/0000-0002-3206-0310
CR [Anonymous], COMPUTERS IEEE T
   Audsley N.C., 1993, P FO 5 EUR WORKSH RE, P36
   Baruah S, 1999, REAL-TIME SYST, V17, P5, DOI 10.1023/A:1008030427220
   Baruah S., 2012, P 33 REAL TIM SYST S
   Baruah SK, 2003, REAL-TIME SYST, V24, P93, DOI 10.1023/A:1021711220939
   Bonifaci V., 2013, P 25 EUR C REAL TIM
   Burns A., 2001, REAL TIME SYSTEMS PR, V95
   Chan T., 2011, HDB COMPUTER NETWORK, P769
   CHETTO H, 1990, REAL-TIME SYST, V2, P181, DOI 10.1007/BF00365326
   Choquet-Geniet A, 2004, THEOR COMPUT SCI, V310, P117, DOI 10.1016/S0304-3975(03)00362-1
   Debruyne V., 2005, IFIP INT FEDERATION, V176, P181
   Ekberg P., 2011, P NORD WORKSH PROGR
   Feiler P. H., 2006, ARCHITECTURE ANAL DE
   Forget J., 2010, P 16 IEEE REAL TIM E
   Forget M., 2011, P 16 C EM TECHN FAC
   Garcia J., 2000, P 12 EUR C REAL TIM
   Iqbal M.Z., 2014, SOFTWARE SYSTEMS MOD, P1
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Kany J., 2007, THESIS
   Klaus S., 1990, P 15 INT WORKSH GRAP, P411
   KOPETZ H, 1991, LECT NOTES COMPUT SC, V563, P87
   Kopetz H., 1998, P 19 IEEE REAL TIM S
   LEHOCZKY JP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P201, DOI 10.1109/REAL.1990.128748
   Li S., 2014, THESIS
   Li S., 2014, P 19 IEEE INT C EM T
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   MALCOLM N, 1994, COMPUTER, V27, P35, DOI 10.1109/2.248878
   MITOLA J, 1995, IEEE COMMUN MAG, V33, P26, DOI 10.1109/35.393001
   Palencia J. C., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P328, DOI 10.1109/REAL.1999.818860
   Palencia J. C., 1998, P 19 IEEE REAL TIM S
   Rahni A., 2008, THESIS
   Rajkumar R., 1990, P 10 INT C DISTR COM
   Redell A, 2004, EUROMICRO, P239, DOI 10.1109/EMRTS.2004.1311026
   Sha L, 2004, REAL-TIME SYST, V28, P101, DOI 10.1023/B:TIME.0000045315.61234.1e
   Singhoff F, 2009, REAL-TIME SYST, V43, P259, DOI 10.1007/s11241-009-9072-y
   Takada H, 1997, FOURTH INTERNATIONAL WORKSHOP ON REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P80, DOI 10.1109/RTCSA.1997.629177
   TINDELL K, 1994, MICROPROC MICROPROG, V40, P117, DOI 10.1016/0165-6074(94)90080-9
   Tindell K., 1994, Adding time-offsets to schedulability analysis
   Wandeler E., 2006, P 11 AS S PAC DES AU
   ZIMMERMANN H, 1980, IEEE T COMMUN, V28, P425, DOI 10.1109/TCOM.1980.1094702
NR 40
TC 2
Z9 2
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2017
VL 76
BP 58
EP 75
DI 10.1016/j.sysarc.2016.11.003
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY0GT
UT WOS:000403636900006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Fekete, SP
   Reinhardt, JM
   Scheffer, C
AF Fekete, Sandor P.
   Reinhardt, Jan-Marc
   Scheffer, Christian
TI An efficient data structure for dynamic two-dimensional reconfiguration
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ARCS 2016 Conference - Architecture of Computing Systems
CY APR 04-07, 2016
CL Nuremberg, GERMANY
SP GI, VDE, ITG, ifip, NVIDIA
DE FPGAs; Partial reconfiguration; Two-dimensional reallocation;
   Defragmentation; Dynamic data structures; Insertions and deletions
ID ONLINE SQUARE; PACKING SQUARES; DEFRAGMENTATION; ALGORITHMS; RECTANGLES
AB In the presence of dynamic insertions and deletions into a partially reconfigurable FPGA, fragmentation is unavoidable. This poses the challenge of developing efficient approaches to dynamic defragmentation and reallocation. One key aspect is to develop efficient algorithms and data structures that exploit the two-dimensional geometry of a chip, instead of just one. We propose a new method for this task, based on the fractal structure of a quadtree, which allows dynamic segmentation of the chip area, along with dynamically adjusting the necessary communication infrastructure. We describe a number of algorithmic aspects, and present different solutions. We also provide a number of basic simulations that indicate that the theoretical worst-case bound may be pessimistic. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Fekete, Sandor P.] TU Braunschweig, Dept Comp Sci, Algorithm, Braunschweig, Germany.
   [Reinhardt, Jan-Marc; Scheffer, Christian] TU Braunschweig, Dept Comp Sci, Braunschweig, Germany.
C3 Braunschweig University of Technology; Braunschweig University of
   Technology
RP Fekete, SP (corresponding author), TU Braunschweig, Dept Comp Sci, Algorithm, Braunschweig, Germany.
EM s.fekete@tu-bs.de; j-m.reinhardt@tu-bs.de; scheffer@ibr.cs.tu-bs.de
FU DFG [FOR-1800, FE407/17-1, FE407/17-2]
FX This work was supported by the DFG Research Group FOR-1800, "Controlling
   Concurrent Change", under contract number FE407/17-1 and 17-2.
CR [Anonymous], P 15 ANN ACM SIAM S
   [Anonymous], 1997, ART COMPUTER PROGRAM
   [Anonymous], 2016, THESIS
   [Anonymous], NEW ALGORITHMS ARCHI
   [Anonymous], LNCS
   Azar Y, 1997, J ALGORITHM, V25, P290, DOI 10.1006/jagm.1997.0876
   Bansal N, 2009, LECT NOTES COMPUT SC, V5878, P77, DOI 10.1007/978-3-642-10631-6_10
   Becker T, 2007, ANN IEEE SYM FIELD P, P35, DOI 10.1109/FCCM.2007.29
   Bender MA, 2005, SIAM J COMPUT, V35, P341, DOI 10.1137/S0097539701389956
   Bender MA, 2014, PODS'14: PROCEEDINGS OF THE 33RD ACM SIGMOD-SIGACT-SIGART SYMPOSIUM ON PRINCIPLES OF DATABASE SYSTEMS, P278, DOI 10.1145/2594538.2594548
   Bender MA, 2015, ALGORITHMICA, V73, P389, DOI 10.1007/s00453-014-9930-4
   Bender MA, 2007, ACM T DATABASE SYST, V32, DOI 10.1145/1292609.1292616
   Bender MA, 2009, LECT NOTES COMPUT SC, V5699, P14, DOI 10.1007/978-3-642-03409-1_3
   Bender MichaelA., 2005, Proceedings of SPAA 2005, P228
   Bendersky A, 2012, ACM T PROGR LANG SYS, V34, DOI 10.1145/2362389.2362392
   BROMLEY AG, 1980, ACTA INFORM, V14, P107, DOI 10.1007/BF00288539
   Brubach B, 2015, LECT NOTES COMPUT SC, V8952, P47, DOI 10.1007/978-3-319-18263-6_5
   Cohen N, 2013, ACM SIGPLAN NOTICES, V48, P309, DOI 10.1145/2499370.2491973
   Compton K, 2002, IEEE T VLSI SYST, V10, P209, DOI 10.1109/TVLSI.2002.1043324
   Epstein L, 2005, ACTA INFORM, V41, P595, DOI 10.1007/s00236-005-0169-z
   Epstein L., 2004, P 15 ANN ACM SIAM S, P214
   Epstein L, 2007, DISCRETE OPTIM, V4, P185, DOI 10.1016/j.disopt.2006.11.005
   Fekete Sandor P., 2016, Architecture of Computing Systems - ARCS 2016. 29th International Conference. Proceedings: LNCS 9637, P306, DOI 10.1007/978-3-319-30695-7_23
   Fekete Sandor P., 2013, Approximation, Randomization, and Combinatorial Optimization. Algorithms and Techniques. Algorithms and Techniques. 16th International Workshop, APPROX 2013 and 17th International Workshop, RANDOM 2013. Proceedings: LNCS 8096, P126, DOI 10.1007/978-3-642-40328-6_10
   Fekete S, 2014, NASA ESA CONF, P15, DOI 10.1109/AHS.2014.6880153
   Fekete SP, 2017, ALGORITHMICA, V77, P867, DOI 10.1007/s00453-016-0114-2
   Fekete SP, 2014, ALGORITHMICA, V68, P1019, DOI 10.1007/s00453-012-9713-8
   Fekete SP, 2012, ACM T RECONFIG TECHN, V5, DOI 10.1145/2209285.2209287
   Fekete SP, 2009, LECT NOTES COMPUT SC, V5664, P302, DOI 10.1007/978-3-642-03367-4_27
   Fishkin AV, 2005, LECT NOTES COMPUT SC, V3618, P352
   Han X, 2008, THEOR COMPUT SYST, V43, P38, DOI 10.1007/s00224-007-9039-0
   Harren R, 2009, THEOR COMPUT SCI, V410, P4504, DOI 10.1016/j.tcs.2009.07.030
   HINDS JA, 1975, COMMUN ACM, V18, P221, DOI 10.1145/360715.360752
   HIRSCHBE.DS, 1973, COMMUN ACM, V16, P615, DOI 10.1145/362375.362392
   Hougardy S, 2011, COMP GEOM-THEOR APPL, V44, P456, DOI 10.1016/j.comgeo.2011.05.001
   Jansen K, 2008, LECT NOTES COMPUT SC, V5035, P184, DOI 10.1007/978-3-540-68891-4_13
   Jansen K, 2007, ALGORITHMICA, V47, P323, DOI 10.1007/s00453-006-0194-5
   Januszewski J, 1997, GEOMETRIAE DEDICATA, V67, P285, DOI 10.1023/A:1004953109743
   KLEITMAN D, 1970, ANN NY ACAD SCI, V175, P253, DOI 10.1111/j.1749-6632.1970.tb56476.x
   KNOWLTON KC, 1965, COMMUN ACM, V8, P623, DOI 10.1145/365628.365655
   Koch D, 2004, 2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P433, DOI 10.1109/FPT.2004.1393318
   Koester M, 2007, INT FED INFO PROC, V240, P41
   Kuon I, 2007, IEEE T COMPUT AID D, V26, P203, DOI 10.1109/TCAD.2006.884574
   MOON JW, 1967, COLLOQ MATH, V17, P103, DOI 10.4064/cm-17-1-103-110
   Morton Guy M., 1966, Technical report
   Moser L., 1966, POORLY FORMULATED UN
   Novotn P., 1995, Stud. Univ. Transp. Commun. ilina Math.-Phys. Ser, V10, P35
   Novotn P., 1996, Arch. Math, V32, P75
   SHEN KK, 1974, COMMUN ACM, V17, P558, DOI 10.1145/355620.361164
   Zhang Y, 2010, LECT NOTES COMPUT SC, V6507, P242, DOI 10.1007/978-3-642-17514-5_21
NR 50
TC 1
Z9 1
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2017
VL 75
SI SI
BP 15
EP 25
DI 10.1016/j.sysarc.2017.02.004
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EU7MQ
UT WOS:000401219300002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Horga, A
   Chattopadhyay, S
   Eles, P
   Peng, ZB
AF Horga, Adrian
   Chattopadhyay, Sudipta
   Eles, Petru
   Peng, Zebo
TI Systematic detection of memory related performance bottlenecks in GPGPU
   programs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Performance debugging; GPGPU; Caches
AB Graphics processing units (GPUs) pose an attractive choice for designing high-performance and energy efficient software systems. This is because GPUs are capable of executing massively parallel applications. However, the performance of GPUs is limited by the contention in memory subsystems, often resulting in substantial delays and effectively reducing the parallelism. In this paper, we propose GRAB, an automated debugger to aid the development of efficient GPU kernels. GRAB systematically detects, classifies and discovers the root causes of memory-performance bottlenecks in GPUs. We have implemented GRAB and evaluated it with several open-source GPU kernels, including two real-life case studies. We show the usage of GRAB through improvement of GPU kernels on a real NVIDIA Tegra K1 hardware - a widely used GPU for mobile and handheld devices. The guidance obtained from GRAB leads to an overall improvement of up to 64%. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Horga, Adrian; Eles, Petru; Peng, Zebo] Linkoping Univ, S-58183 Linkoping, Sweden.
   [Chattopadhyay, Sudipta] Univ Saarland, Ctr IT Secur Privacy & Accountabil, D-66123 Saarbrucken, Germany.
C3 Linkoping University; Saarland University
RP Horga, A (corresponding author), Linkoping Univ, S-58183 Linkoping, Sweden.
EM adrian.horga@liu.se; sudiptac@st.cs.uni-saarland.de; petru.eles@liu.se;
   zebo.peng@liu.se
RI Chattopadhyay, Sudipta/ADP-6499-2022
OI Chattopadhyay, Sudipta/0000-0002-4843-5391
CR AGRAWAL H, 1993, SOFTWARE PRACT EXPER, V23, P589, DOI 10.1002/spe.4380230603
   Altekar G., 2009, SOSP
   [Anonymous], 2009, ISPASS
   [Anonymous], PPOPP
   BAGHSORKHI S., 2010, PPoPP
   Ball T., 1996, MICRO
   Banerjee A., 2013, RTSS
   Berezovskyi K., 2014, P 22 INT C REAL TIM, P279
   Betts A, 2013, EUROMICRO, P193, DOI 10.1109/ECRTS.2013.29
   Chattopadhyay S., 2014, EMSOFT
   Coppa E., 2012, PLDI
   Hong S., 2009, ISCA
   Hower DerekR., 2008, ISCA
   Huang Jeff., 2013, PLDI
   JIN G, 2012, PLDI
   Jones J.A., 2005, P 20 IEEE ACM INT C, P273, DOI [10.1145/1101908.1101949, DOI 10.1145/1101908.1101949]
   Kim M., 2012, IPDPS
   Lagraa S., 2014, DATE
   Larus J. R., 1999, PLDI
   Lee J.H., 2013, PMBS
   Li G., 2012, PPOPP
   Maghazeh A., 2013, SAMOS
   Nistor Adrian., 2013, ICSE
   Smith SM, 1997, INT J COMPUT VISION, V23, P45, DOI 10.1023/A:1007963824710
   Thorne, 2006, LATTICE BOLTZMANN MO
   Weeratunge Dasarath., 2010, ASPLOS
   Zaparanuks D., 2012, PLDI
   Zeller A., 2002, Software Engineering Notes, V27, P1, DOI 10.1145/605466.605468
NR 28
TC 2
Z9 2
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2016
VL 71
BP 73
EP 87
DI 10.1016/j.sysarc.2016.08.002
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EF7IP
UT WOS:000390503600008
DA 2024-07-18
ER

PT J
AU Awan, MA
   Nelissen, G
   Yomsi, PM
   Petters, SM
AF Awan, Muhammad Ali
   Nelissen, Geoffrey
   Yomsi, Patrick Meumeu
   Petters, Stefan M.
TI Online slack consolidation in global-EDF for energy consumption
   minimisation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time scheduling; Power management; Slack reclamation; Sleep states;
   Global-EDF scheduler; Dynamic power management; Leakage power
   dissipation
ID AWARE
AB Leakage power dissipation is one of the major concerns in homogeneous multicore platforms. Therefore, individual cores on such platforms are often equipped with multiple sleep states to reduce the leakage power dissipation. With the current body of knowledge, an efficient selection of sleep states is a nontrivial problem for system designers. In this work, we propose leakage-aware energy management algorithms for homogeneous multicore platforms using a global-EDF scheduler. Global-EDF assumes that at any time instant the tasks (constituting the application) with the closest absolute deadlines are selected for execution on any core of the platform, sometimes allowing migration. Initially, individual cores are allowed to change their power states independently. This assumption is relaxed in the second algorithm and cores transition into different power states in coordination with each other. The main idea behind the proposed algorithms consists of exploiting the spare capacity available in the schedule of each core to either initiate a sleep state on this core or prolong the sleep state of cores already in a sleep state in order to minimise the leakage power dissipation. The presented algorithms have low complexity, thus making it practically feasible. Evaluations are carried out by assuming the specifications of Intel Xeon E3-1285L V4 embedded multicore processor and Freescale P5040 QorIQ Integrated Processor to demonstrate its effectiveness. In the best-case, up to 50% and 60% of the energy consumption wasted in idle intervals - i.e., when a core is not performing any execution - on Intel Xeon and Freescale P5040 platform, respectively, is saved over the baseline global-EDF schedule. (c) 2016 Elsevier B.V. All rights reserved.
C1 [Awan, Muhammad Ali; Nelissen, Geoffrey; Yomsi, Patrick Meumeu; Petters, Stefan M.] Polytech Inst Porto, ISEP, CISTER INESC TEC, Oporto, Portugal.
C3 Instituto Politecnico do Porto; INESC TEC
RP Awan, MA (corresponding author), Polytech Inst Porto, ISEP, CISTER INESC TEC, Oporto, Portugal.
EM muaan@isep.ipp.pt; grrpn@isep.ipp.pt; pamyo@isep.ipp.pt; smp@isep.ipp.pt
RI Yomsi, Patrick/AAH-8176-2020; Nelissen, Geoffrey/AAI-6530-2020
OI Nelissen, Geoffrey/0000-0003-4141-6718; Meumeu Yomsi,
   Patrick/0000-0003-0473-1559; Awan, Muhammad Ali/0000-0001-5817-2284
FU National Funds through FCT/MEC (Portuguese Foundation for Science and
   Technology); ERDF (European Regional Development Fund) under the PT2020
   Partnership; CISTER Research Centre [UID/CEC/04234/2013]; FCT/MEC; EU
   ARTEMIS JU [ARTEMIS/0001/2013]; JU grant [621429, ARTEMIS/0003/2012,
   333053]
FX This work was partially supported by National Funds through FCT/MEC
   (Portuguese Foundation for Science and Technology) and when applicable,
   co-financed by ERDF (European Regional Development Fund) under the
   PT2020 Partnership, within project UID/CEC/04234/2013 (CISTER Research
   Centre); also by FCT/MEC and the EU ARTEMIS JU within project(s)
   ARTEMIS/0001/2013 - JU grant nr. 621429 (EMC2) and ARTEMIS/0003/2012 -
   JU grant nr. 333053 (CONCERTO).
CR AlEnawy TA, 2005, RTAS 2005: 11TH IEEE REAL TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P213
   Anderson J., 2008, INT J EMBEDDED SYST, V4
   [Anonymous], 2006, 2006 IEEE ACM INT C, DOI [DOI 10.1109/ICCAD.2006.320067, DOI 10.1145/1233501.1233516]
   [Anonymous], 2014, P5040 QORIQ INT PROC
   Awan MA, 2011, EUROMICRO, P92, DOI 10.1109/ECRTS.2011.17
   Aydin H., 2003, P 17 IEEE PAR DISTR
   Chen J., 2007, INT C PARALLEL DISTR, P1
   Chen JJ, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P13, DOI 10.1109/RTAS.2008.24
   Chen JJ, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P28, DOI 10.1109/RTCSA.2007.37
   CHETTO H, 1989, IEEE T SOFTWARE ENG, V15, P1261, DOI 10.1109/TSE.1989.559777
   Chetto M., 2008, 20085 RI
   Fu X, 2011, IEEE INT CONF EMBED, P73, DOI 10.1109/RTCSA.2011.65
   Geer D, 2005, COMPUTER, V38, P11, DOI 10.1109/MC.2005.160
   Intel, 2015, INT XEON PROC E3 120, V1
   Kandhalu A, 2011, IEEE INT CONF EMBED, P93, DOI 10.1109/RTCSA.2011.75
   Le Sueur Etienne, 2010, Proceedings of the 2010 international conference on Power aware computing and systems, HotPower'10, P1, DOI DOI 10.5555/1924920.1924921
   Lu JY, 2011, IEEE INT CONF EMBED, P277, DOI 10.1109/RTCSA.2011.25
   Nelis Vincent, 2008, 2008 IEEE International Conference on Sensor Networks, Ubiquitous, and Trustworthy Computing (SUTC '08), P209
   Nelis V, 2009, IEEE INT CONF EMBED, P210, DOI 10.1109/RTCSA.2009.30
   Nikolic B, 2011, IEEE INT CONF TRUST, P999, DOI 10.1109/TrustCom.2011.137
   Pellizzoni R, 2008, REAL-TIME SYST, V40, P117, DOI 10.1007/s11241-008-9051-8
   QNX Neutrino, OP SYST DEV TOOLS PR
   Rhan Ha, 1994, Proceedings of the 14th International Conference on Distributed Computing Systems (Cat. No.94CH3450-4), P162, DOI 10.1109/ICDCS.1994.302407
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Zeng G, 2009, IEEE INT CONF EMBED, P383, DOI 10.1109/RTCSA.2009.47
NR 25
TC 2
Z9 2
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2016
VL 63
BP 1
EP 15
DI 10.1016/j.sysarc.2016.01.001
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DK0LG
UT WOS:000374603700001
DA 2024-07-18
ER

PT J
AU Li, F
   Ju, L
   Jia, ZP
AF Li, Feng
   Ju, Lei
   Jia, Zhiping
TI Data aggregation framework for energy-efficient WirelessHART networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE WirelessHART; Data aggregation; Energy efficiency; Real-time
   communication
ID SECURE DATA AGGREGATION
AB WirelessHART has become an industrial standard for robust and real-time wireless monitoring and control. While energy-efficiency is one of the key design considerations for networks with battery-operated devices, data aggregation has been widely studied in the wireless sensor network (WSN) environments to reduce the traffic and prolong the lifetime of the network. However, existing data aggregation techniques cannot be applied directly to WirelessHART networks due to the multi-channel Time Synchronized Mesh Protocol (TSMP) and the superframe-based communication slot scheduling in WirelessHART. In this work, we propose a data aggregation framework for energy-efficient and real-time WirelessHART communication. In particular, we consider aggregation as a factor during the link selection procedure of the graph routing to improve the chance of data fusion at intermediate routing nodes and reduce the total number of message transmissions. Furthermore, a greedy-based heuristic is applied during the superframe construction phase to allocate package transmissions whose data can be aggregated at intermediate routing nodes into nearby time slots. During the superframe re-scheduling, we make sure that the predefined end-to-end deadline for each package is satisfied as long as the entire network is schedulable without data aggregation. Experimental results show that compared with existing WirelessHART routing algorithms, our proposed framework has significantly improvement on the energy saving and prolongs the overall lifetime of the network. (c) 2016 Elsevier B.V. All rights reserved.
C1 [Li, Feng; Ju, Lei; Jia, Zhiping] Shandong Univ, Sch Comp Sci & Technol, Jinan, Peoples R China.
C3 Shandong University
RP Ju, L (corresponding author), Shandong Univ, Sch Comp Sci & Technol, Jinan, Peoples R China.
EM julei@sdu.edu.cn
FU Natural Science Foundation of China (NSFC) [61202015, 61533011];
   Shandong Provincial Natural Science Foundation [ZR2013FM028,
   ZR2015FM001]; Fundamental Research Funds of Shandong University
   [2015JC030]
FX This research is sponsored by the Natural Science Foundation of China
   (NSFC) under Grant no. 61202015 and 61533011, Shandong Provincial
   Natural Science Foundation under Grant no. ZR2013FM028 and ZR2015FM001,
   the Fundamental Research Funds of Shandong University under no.
   2015JC030.
CR [Anonymous], 2004, OSU CISRC 1104 TR60
   [Anonymous], 2003, Proceedings of the 1st international conference on Embedded networked sensor systems, DOI DOI 10.1145/958491.958494
   [Anonymous], 2013, J COMPUTATIONAL INFO
   Dang K, 2013, WIRELESS PERS COMMUN, V71, P2431, DOI 10.1007/s11277-012-0946-2
   Fang MJ, 2014, ANN IEEE SYST CONF, P402, DOI 10.1109/SysCon.2014.6819288
   Fiore G, 2009, IEEE INT C EMERG, DOI 10.1109/ETFA.2009.5347073
   Han S, 2011, IEEE REAL TIME, P3, DOI 10.1109/RTAS.2011.9
   Ibrahim AS, 2008, IEEE T WIREL COMMUN, V7, P3930, DOI 10.1109/T-WC.2008.070502
   Jose J, 2013, INT J SECUR APPL, V7, P299
   Khader O, 2013, COMPUT COMMUN, V36, P804, DOI 10.1016/j.comcom.2012.12.008
   Li HX, 2014, AD HOC NETW, V12, P52, DOI 10.1016/j.adhoc.2011.12.004
   Liu CX, 2013, INT J COMMUN SYST, V26, P380, DOI 10.1002/dac.2412
   Neander J., 2011, 2011 IEEE 20th International Symposium on Industrial Electronics (ISIE 2011), P1230, DOI 10.1109/ISIE.2011.5984334
   Petersen S, 2011, IEEE IND ELECTRON M, V5, P23, DOI 10.1109/MIE.2011.943023
   Saaty ThomasL., 2013, Encyclopedia of Operations Research and Management Science, P64
   Saifullah A, 2011, IEEE REAL TIME, P13, DOI 10.1109/RTAS.2011.10
   Soldati Pablo, 2009, 2009 European Control Conference (ECC), P4320
   Song JP, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P377, DOI 10.1109/RTAS.2008.15
   Xu XH, 2011, IEEE T PARALL DISTR, V22, P163, DOI 10.1109/TPDS.2010.80
   Zhang HB, 2013, IEEE T WIREL COMMUN, V12, P2688, DOI 10.1109/TWC.2013.050313.120543
   Zhang Q, 2014, LECT NOTES COMPUT SC, V8630, P192, DOI 10.1007/978-3-319-11197-1_15
NR 21
TC 9
Z9 9
U1 0
U2 21
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2016
VL 63
BP 70
EP 79
DI 10.1016/j.sysarc.2016.01.009
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DK0LG
UT WOS:000374603700006
DA 2024-07-18
ER

PT J
AU Zawadzki, A
   Gorgon, M
AF Zawadzki, Artur
   Gorgon, Marek
TI Automatically controlled pan-tilt smart camera with FPGA based image
   analysis system dedicated to real-time tracking of a moving object
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE FPGA; Smart camera; Embedded system; Image processing; Pan-tilt camera;
   Object tracking
AB This paper presents an intelligent, automatically controlled camera based on visual feedback. The camera housing contains actuators that change the orientation of the camera - enabling a full rotation around the vertical axis (pan) and 90 around the horizontal axis (tilt). A system for acquisition, processing image analysis and a camera driver are implemented in the FPGA Xilinx Spartan-6 device. An original, innovative reconfigurable system architecture has been developed. The FPGA device is connected directly to the eight independently operated SRAM memory banks. A prototype device has been constructed with a real-time tracking algorithm, enabling an automatically control of the position of the camera. The device has been tested indoors and outdoors. The camera is able to keep a tracked object close to the center of its field of view. The power consumption of the control system is 2 W. A reconfigurable part reaches the computing performance of 3200 MOPS. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Zawadzki, Artur; Gorgon, Marek] AGH Univ Sci & Technol, Fac Elect Engn Automat Comp Sci & Biomed Engn, Dept Automat & Biomed Engn, PL-30059 Krakow, Poland.
C3 AGH University of Krakow
RP Zawadzki, A (corresponding author), AGH Univ Sci & Technol, Fac Elect Engn Automat Comp Sci & Biomed Engn, Dept Automat & Biomed Engn, PL-30059 Krakow, Poland.
EM zawadzki@agh.edu.pl; mago@agh.edu.pl
RI Gorgon, Marek/K-6564-2012
OI Zawadzki, Artur/0000-0002-7690-8600
CR Abbott A.L., 1994, LECT NOTES COMPUTER, V705
   Azman A.W., 2007, IEEE COMPUT SOC
   Barros A.M., 1992, EUROASIC 92, P392
   Belbachir AN, 2010, SMART CAMERAS, P1, DOI 10.1007/978-1-4419-0953-4
   Birem M, 2014, J SYST ARCHITECT, V60, P519, DOI 10.1016/j.sysarc.2014.01.006
   Doyle DD, 2014, MEASUREMENT, V48, P195, DOI 10.1016/j.measurement.2013.10.025
   Estrada M.A., 2014, WORKSH ARCH SMART AM
   Falcon, FALC SF 1 SER DSP BA
   Ghiasi S, 2004, J SUPERCOMPUT, V30, P213, DOI 10.1023/B:SUPE.0000045210.48347.ee
   Gorgon M, 2012, OPTO-ELECTRON REV, V20, P153, DOI 10.2478/s11772-012-0021-2
   Gorgon M., 2011, FPL 2011, P21
   Hengstler S, 2007, PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P360, DOI 10.1109/IPSN.2007.4379696
   Johnston C.T., 2005, IMAGE VISION COMPUT, P422
   Komorkiewicz M, 2014, SENSORS-BASEL, V14, P2860, DOI 10.3390/s140202860
   Kryjak T, 2014, J REAL-TIME IMAGE PR, V9, P61, DOI 10.1007/s11554-012-0290-5
   Kumar P, 2009, 2009 DIGITAL IMAGE COMPUTING: TECHNIQUES AND APPLICATIONS (DICTA 2009), P492, DOI 10.1109/DICTA.2009.84
   Lapray P.-J., 2013, 7 ACM IEEE INT C DIS
   Mosqueron R, 2007, EURASIP J EMBED SYST, DOI 10.1155/2007/24163
   Norouznezhad E., 2010, Proceedings of the Fourth ACM/IEEE International Conference on Distributed Smart Cameras - ICDSC '10, P33
   REAL FD, 2007, INT C DISTR SMART CA
   Rodriguez-Palacios E., 2002, FIELD PROGRAM LOGIC, V2438, P73
   Rowe A., 2007, CMUCAM3 OPEN PROGRAM
   Tan Y.-P., 1995, NEW METHOD CAMERA MO
   TYZX cameras, SEL PERS TRACK SOL S
   Wiatr K., 1995, P IASTED 82 IEEE INT, P13
   Wolf W, 2002, COMPUTER, V35, P48, DOI 10.1109/MC.2002.1033027
   XIMEA GmbH, 2011, AT BAS PC CAM CURR R
   Zawadzki A., 2008, patent description, Patent No. [WO 2008/097114 Al, 2008097114]
   Zawadzki A., 2010, patent description, Patent No. [EP 2165577 Al, 2165577]
   Zawadzki A., 2009, PREPRINTS IFAC WORKS, V9, P137
   Zawadzki A., 2013, patent description, Patent No. [PL 213579 B12013, 213579]
   Zeng H., 2012, THESIS
   Ziener D., 2011, FLEXIBLE SMART CAMER
NR 33
TC 11
Z9 11
U1 1
U2 19
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2015
VL 61
IS 10
SI SI
BP 681
EP 692
DI 10.1016/j.sysarc.2015.08.003
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DA0NA
UT WOS:000367492700018
DA 2024-07-18
ER

PT J
AU Schoeberl, M
   Abbaspour, S
   Akesson, B
   Audsley, N
   Capasso, R
   Garside, J
   Goossens, K
   Goossens, S
   Hansen, S
   Heckmann, R
   Hepp, S
   Huber, B
   Jordan, A
   Kasapaki, E
   Knoop, J
   Li, YH
   Prokesch, D
   Puffitsch, W
   Puschner, P
   Rocha, A
   Silva, C
   Sparso, J
   Tocchi, A
AF Schoeberl, Martin
   Abbaspour, Sahar
   Akesson, Benny
   Audsley, Neil
   Capasso, Raffaele
   Garside, Jamie
   Goossens, Kees
   Goossens, Sven
   Hansen, Scott
   Heckmann, Reinhold
   Hepp, Stefan
   Huber, Benedikt
   Jordan, Alexander
   Kasapaki, Evangelia
   Knoop, Jens
   Li, Yonghui
   Prokesch, Daniel
   Puffitsch, Wolfgang
   Puschner, Peter
   Rocha, Andre
   Silva, Claudio
   Sparso, Jens
   Tocchi, Alessandro
TI T-CREST: Time-predictable multi-core architecture for embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Time-predictable computer architecture
ID PROCESSOR ARCHITECTURE; AETHEREAL NETWORK; CHIP; EXECUTION; CACHE;
   EFFICIENT; LATENCY; DESIGN
AB Real-time systems need time-predictable platforms to allow static analysis of the worst-case execution time (WCET). Standard multi-core processors are optimized for the average case and are hardly analyzable. Within the T-CREST project we propose novel solutions for time-predictable multi-core architectures that are optimized for the WCET instead of the average-case execution time. The resulting time-predictable resources (processors, interconnect, memory arbiter, and memory controller) and tools (compiler, WCET analysis) are designed to ease WCET analysis and to optimize WCET performance. Compared to other processors the WCET performance is outstanding.
   The T-CREST platform is evaluated with two industrial use cases. An application from the avionic domain demonstrates that tasks executing on different cores do not interfere with respect to their WCET. A signal processing application from the railway domain shows that the WCET can be reduced for computation-intensive tasks when distributing the tasks on several cores and using the network-on-chip for communication. With three cores the WCET is improved by a factor of 1.8 and with 15 cores by a factor of 5.7.
   The T-CREST project is the result of a collaborative research and development project executed by eight partners from academia and industry. The European Commission funded T-CREST. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Schoeberl, Martin; Abbaspour, Sahar; Jordan, Alexander; Kasapaki, Evangelia; Puffitsch, Wolfgang; Sparso, Jens] Tech Univ Denmark, Lyngby, Denmark.
   [Akesson, Benny] Czech Tech Univ, CR-16635 Prague, Czech Republic.
   [Audsley, Neil; Garside, Jamie] Univ York, York YO10 5DD, N Yorkshire, England.
   [Capasso, Raffaele; Tocchi, Alessandro] Intecs SpA, Rome, Italy.
   [Goossens, Kees; Goossens, Sven; Li, Yonghui] Eindhoven Univ Technol, NL-5600 MB Eindhoven, Netherlands.
   [Hansen, Scott] Open Grp, Brussels, Belgium.
   [Heckmann, Reinhold] AbsInt Angew Informat GmbH, Saarbrucken, Germany.
   [Hepp, Stefan; Huber, Benedikt; Knoop, Jens; Prokesch, Daniel; Puschner, Peter] Vienna Univ Technol, Vienna, Austria.
   [Rocha, Andre; Silva, Claudio] GMV, Lisbon, Portugal.
C3 Technical University of Denmark; Czech Technical University Prague;
   University of York - UK; Eindhoven University of Technology; Technische
   Universitat Wien
RP Schoeberl, M (corresponding author), Tech Univ Denmark, Lyngby, Denmark.
EM masca@dtu.dk
RI Jordan, Alexander/HNB-5247-2023; Akesson, Benny/D-6528-2013; Goossens,
   Kees/E-9233-2015; li, yong/HDN-3885-2022; Puschner, Peter/AAJ-1459-2020
OI Jordan, Alexander/0000-0003-0763-0307; Akesson,
   Benny/0000-0003-2949-2080; Sparso, Jens/0000-0002-0961-9438; Puffitsch,
   Wolfgang/0009-0004-9363-4519; Schoeberl, Martin/0000-0003-2366-382X;
   Puschner, Peter/0000-0002-2495-0778; Audsley, Neil/0000-0003-3739-6590
FU European Union [288008]; EU COST Action IC1202: Timing Analysis on Code
   Level (TACLe)
FX This work was partially funded by the European Union's 7th Framework
   Programme under grant agreement No. 288008: Time-predictable Multi-Core
   Architecture for Embedded Systems (T-CREST) and the EU COST Action
   IC1202: Timing Analysis on Code Level (TACLe).
CR Abbaspour S., 2013, P 9 WORKSH SOFTW TEC
   Akesson B., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P251
   Akesson B., 2011, Design, Automation Test in Europe Conference Exhibition (DATE), 2011, P1
   [Anonymous], INT WORKSH WORST CAS
   [Anonymous], P 10 FPGAWORLD C
   [Anonymous], P 2014 INT C COMP AR
   [Anonymous], 2001, PRINCIPLES ASYNCHRON
   [Anonymous], 2014, OPENACCESS SERIES IN, DOI DOI 10.4230/OASICS
   [Anonymous], 1998, Digital Systems Engineering
   [Anonymous], 2011, UCBEECS201162
   [Anonymous], SIGBED REV
   [Anonymous], MEM ARCH ORG WORKSH
   [Anonymous], 2005, SIGARCH Comput. Archit. News
   [Anonymous], P 20 IEEE REAL TIM E
   Bakhouya M, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P74, DOI 10.1109/NOCS.2009.5071447
   Balkan AO, 2009, IEEE T VLSI SYST, V17, P1419, DOI 10.1109/TVLSI.2008.2003999
   BALLABRIGA C, 2010, IFIP WORKSH SOFTW TE, P35
   Bayliss Samuel, 2009, Proceedings of the 2009 International Conference on Field-Programmable Technology (FPT 2009), P304, DOI 10.1109/FPT.2009.5377664
   Bjerregaard T, 2005, INT SYMP ASYNCHRON C, P34, DOI 10.1109/ASYNC.2005.7
   Brandner F, 2013, REAL-TIME SYST, V50, P1
   Brandner Florian., 2012, Proceedings of the 20th International Conference on Real-Time and Network Systems, P61, DOI DOI 10.1145/2392987.2392995
   Colin A, 2001, EUROMICRO, P37
   Cousot P., 1977, C RECORD 4 ANN ACM S, P238, DOI DOI 10.1145/512950.512973
   CULLMANN C, 2010, P EMBEDDED REAL TIME
   Dighe Saurabh, 2009, Intel Technology Journal, V13, P119
   Edwards SA, 2007, DES AUT CON, P264, DOI 10.1109/DAC.2007.375165
   Ferdinand C, 1999, REAL-TIME SYST, V17, P131, DOI 10.1023/A:1008186323068
   Ferdinand C, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P340, DOI 10.1109/ISORC.2008.16
   Ferdinand Christian., 2001, EMSOFT 01, P469
   Fernández M, 2012, EMSOFT '12: PROCEEDINGS OF THE TENTH AMC INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE 2012, P175
   Fu J. W. C., 1992, SIGMICRO Newsletter, V23, P102
   Gebhard Gernot, 2011, BRINGING THEORY PRAC, V18, P1
   Gomony MD, 2013, DES AUT TEST EUROPE, P1307
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   Goossens K, 2010, DES AUT CON, P306, DOI 10.1145/1837274.1837353
   Goossens S, 2012, DES AUT TEST EUROPE, P828
   Gustafsson J, 2008, COMM COM INF SC, V17, P445
   Hansson A, 2011, EMBED SYST, P1, DOI 10.1007/978-1-4419-6865-4
   Hansson A, 2009, DES AUT TEST EUROPE, P250
   Heckmann R, 2003, P IEEE, V91, P1038, DOI 10.1109/JPROC.2003.814618
   HECKMANN R, TECHNICAL REPORT
   Huber B., 2010, P 8 INT WORKSH JAV T, P26
   Huber B, 2013, ACM SIGPLAN NOTICES, V48, P163, DOI 10.1145/2499369.2465567
   Huber B, 2012, CONCURR COMP-PRACT E, V24, P753, DOI 10.1002/cpe.1763
   Hur I, 2007, ACM T COMPUT SYST, V25, DOI 10.1145/1314299.1314301
   Indrusiak LS, 2014, J SYST ARCHITECT, V60, P553, DOI 10.1016/j.sysarc.2014.05.002
   Ipek E, 2008, CONF PROC INT SYMP C, P39, DOI 10.1109/ISCA.2008.21
   Jordan A., 2013, P REAL TIM NETW SYST, P55
   Joseph D, 1997, ACM COMP AR, P252, DOI 10.1145/384286.264207
   Jouppi N. P., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P364, DOI 10.1109/ISCA.1990.134547
   Kästner D, 2008, COMM COM INF SC, V17, P93
   Kasapaki Evangelia, 2014, 2014 20th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), P45, DOI 10.1109/ASYNC.2014.14
   Kasapaki E, 2013, 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), P319, DOI 10.1109/DSD.2013.40
   Kirner R, 2010, REAL-TIME SYST, V45, P72, DOI 10.1007/s11241-010-9091-8
   Kumar R, 2011, MULTIPROCESSOR SYSTEM-ON-CHIP: HARDWARE DESIGN AND TOOL INTEGRATION, P115, DOI 10.1007/978-1-4419-6460-1_5
   Lakis E, 2013, P 9 WORKSH SOFTW TEC
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Le Boudec JY, 1998, IEEE T INFORM THEORY, V44, P1087, DOI 10.1109/18.669170
   Li Y., 2014, P EUR C REAL TIM SYS
   Lickly B., 2008, COMPILERS ARCHITECTU, P137
   LIU I, 2012, THESIS U CALIFORNIA
   Liu I., 2010, SIGN SYST COMP 2010
   Mattson TimothyG., 2010, P 2010 ACMIEEE INT C, P1, DOI [10.1109/SC.2010.53, DOI 10.1109/SC.2010.53]
   Millberg M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P890, DOI 10.1109/DATE.2004.1269001
   Nesbit KJ, 2004, 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P96, DOI 10.1109/HPCA.2004.10030
   Paolieri M, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435260
   Paukovits C, 2008, RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, P120, DOI 10.1109/RTCSA.2008.18
   Pitter C, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1814539.1814548
   Puschner P, 2003, 2003 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, P699
   Puschner Peter, 2012, Computer Safety, Reliability,and Security. Proceedings of SAFECOMP 2012 Workshops: Sassur, ASCoMS, DESEC4LCCI, ERCIM/EWICS, IWDE, P382, DOI 10.1007/978-3-642-33675-1_35
   Puschner P., 2013, Proceedings of the 9th Workshop on Software Technologies for Future Embedded and Ubiquitious Systems (SEUS'13), P33
   Puschner P, 2005, P 10 IEEE INT WORKSH
   Rahimi A, 2011, DES AUT TEST EUROPE, P485
   Reineke J., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P99
   Schoeberl M, 2004, LECT NOTES COMPUT SC, V3292, P371
   Schoeberl M., 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P152, DOI 10.1109/NOCS.2012.25
   Schoeberl M, 2008, J SYST ARCHITECT, V54, P265, DOI 10.1016/j.sysarc.2007.06.001
   Schoeberl M, 2009, EURASIP J EMBED SYST, DOI 10.1155/2009/758480
   Schoeberl M, 2010, SOFTWARE PRACT EXPER, V40, P507, DOI 10.1002/spe.968
   Schoeberl M, 2009, FIRST INTERNATIONAL WORKSHOP ON SOFTWARE TECHNOLOGIES FOR FUTURE DEPENDABLE DISTRIBUTED SYSTEMS, PROCEEDINGS, P11, DOI 10.1109/STFSSD.2009.10
   Schoeberl M, 2007, I C FIELD PROG LOGIC, P377, DOI 10.1109/FPL.2007.4380675
   Schoeberl Martin, 2011, Bringing Theory to Practice: Predictability and Performance in Embedded Systems, V18, P11, DOI DOI 10.4230/OASICS.PPES.2011.11
   Shah H, 2012, DES AUT TEST EUROPE, P665
   Sparso J, 2013, DES AUT TEST EUROPE, P1044
   Thesing S, 2003, 2003 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P625, DOI 10.1109/DSN.2003.1209972
   Thiele L, 2004, REAL-TIME SYST, V28, P157, DOI 10.1023/B:TIME.0000045316.66276.6e
   Tota SV, 2010, DES AUT TEST EUROPE, P45
   Ungerer T, 2013, 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), P363, DOI 10.1109/DSD.2013.46
   Ungerer T, 2010, IEEE MICRO, V30, P66, DOI 10.1109/MM.2010.78
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Wolkotte P.T., 2005, Proceedings of the 19th IEEE International Symposium on. April 4-8 2005, p155a
   Wu ZP, 2013, REAL TIM SYST SYMP P, P372, DOI 10.1109/RTSS.2013.44
   Yan J, 2008, REAL-TIME SYST, V38, P67, DOI 10.1007/s11241-007-9030-5
   Yoongu Kim, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P65, DOI 10.1109/MICRO.2010.51
   Zheng Shi, 2010, International Journal of Embedded and real-time Communication systems, V1, P1, DOI 10.4018/jertcs.2010040101
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
NR 117
TC 126
Z9 134
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2015
VL 61
IS 9
BP 449
EP 471
DI 10.1016/j.sysarc.2015.04.002
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CV4YH
UT WOS:000364271900006
OA Green Published
DA 2024-07-18
ER

PT J
AU Lee, YS
   Son, YS
AF Lee, Yang Sun
   Son, Yun Sik
TI Design and implementation of the WIPI-to-Android automatic mobile game
   converter for the contents compatibility in the heterogeneous mobile OS
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE WIPI-to-Android converter; Automatic mobile game converter; WIPI;
   Android; Resource converter; Platform mapping engine; Source translator
AB Given that mobile communication companies choose different mobile platforms, game developers must create content designed specifically for each platform or use a conversion process to provide game content to consumers. In this paper, to resolve this problem, the WIPI-to-Android automatic mobile game converter was designed to automatically translate game contents from the WIPI (Wireless Internet Platform for Interoperability) for feature phones to the Android platform for smart phones. Through the WIPI-to-Android converter, resources such as images and sounds can be converted, APIs can be converted using a platform mapping engine, and source code can be translated using the source translator. These and all other content conversion functions were examined. Test results indicate that the graphics, image output, sound output, and other functions of converted Android games were equivalent to those of the WIPI games before conversion. Furthermore, most converted Android game content responded more quickly than the WIPI game content. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Lee, Yang Sun] Seokyeong Univ, Dept Comp Engn, Seoul 136704, South Korea.
   [Son, Yun Sik] Dongguk Univ, Dept Comp Engn, Seoul 100715, South Korea.
C3 Seokyeong University; Dongguk University
RP Son, YS (corresponding author), Dongguk Univ, Dept Comp Engn, 26 3 Ga Phil Dong, Seoul 100715, South Korea.
EM yslee@skuniv.ac.kr; sonbug@dongguk.edu
OI Lee, YangSun/0000-0001-5443-8073
FU Basic Science Research Program through the National Research Foundation
   of Korea (NRF) - Ministry of Education, Science and Technology
   [201000236 44]
FX This research was supported by Basic Science Research Program through
   the National Research Foundation of Korea (NRF) funded by the Ministry
   of Education, Science and Technology (No. 201000236 44).
CR Chung KS, 2012, J INF PROCESS SYST, V8, P521, DOI 10.3745/JIPS.2012.8.3.521
   Galles D., 2007, MODERN COMPILER DESI
   Hong C.U., 2005, J KOREA INF PROCESS, V2, P49
   Kim S.H., 2003, THESIS HANNAM U
   Kim Y.S., 2013, J KOREA MULTIMEDIA S, V6, P267
   Lee Y.S., 2013, INF INT INTERDISCIPL, V16, P2157
   Lee Y.S., 2013, INF INT INTERDISCIPL, V16, P739
   Lee Y.-S., 2004, J KOREA MULTIMEDIA S, V7, P976
   Lee Y.S., 2004, INTELL INF ENG SYST, V7, P976
   Lee Y.S., 2011, J KOREA MULTIMEDIA S, V15, P54
   Lee Yang-Sun, 2010, [JOURNAL OF KOREA MULTIMEDIA SOCIETY, 멀티미디어학회논문지], V13, P609
   Lee Yang-Sun, 2011, [JOURNAL OF KOREA MULTIMEDIA SOCIETY, 멀티미디어학회논문지], V14, P577
   Lee Y, 2011, COMM COM INF SC, V262, P69
   Lee YC., 2007, THESIS CHUNGNAM NATL
   Son Yunsik, 2010, [JOURNAL OF KOREA MULTIMEDIA SOCIETY, 멀티미디어학회논문지], V13, P1051
   Stanier James, 2013, ACM COMPUT SURV, V45
   Werth D., 2012, J CONVERG, V3, P43
   WIPI (Wireless Internet Platform for Interoperability), 2004, KWISF KOR WIR INT ST
   Yun S.I., 2003, THESIS HANNAM U
NR 19
TC 4
Z9 4
U1 0
U2 12
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2014
VL 60
IS 8
BP 693
EP 701
DI 10.1016/j.sysarc.2013.10.010
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AR5LT
UT WOS:000343626900008
DA 2024-07-18
ER

PT J
AU Metzlaff, S
   Ungerer, T
AF Metzlaff, Stefan
   Ungerer, Theo
TI A comparison of instruction memories from the WCET perspective
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Instruction memory; Hard real-time; Cache; Scratchpad; WCET analysis
ID ALLOCATION; EXECUTION; CACHE; PREDICTABILITY; PROCESSOR; DESIGN
AB Hard real-time systems demand high performance in combination with a timing predictable program execution. The performance of a system in the worst-case, represented by its worst case execution time (WCET), highly depends on the design of the memory subsystem. In this paper we focus on the instruction memory hierarchy and quantify the impact of different on-chip instruction memories on the worst-case timing of the system. A function-based dynamic instruction scratchpad (D-ISP), an instruction cache, and static instruction scratchpads using basic-block-based and function-based assignment algorithms are compared. Therefore, we provide WCET bounds for systems with different on-chip instruction memories and different off-chip memory timings.
   We show that for small memory sizes a static instruction scratchpad usually outperforms the other memories in terms of the WCET estimate. However, with increasing memory sizes the D-ISP is able to reach lower WCET bounds. An instruction cache can only provide lower WCET bounds than the other memories, if no suitable assignment for the static instruction scratchpads is found or if the D-ISP suffers from thrashing or frequently loads unused code. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Metzlaff, Stefan; Ungerer, Theo] Univ Augsburg, Dept Comp Sci, D-86159 Augsburg, Germany.
C3 University of Augsburg
RP Metzlaff, S (corresponding author), Univ Augsburg, Dept Comp Sci, D-86159 Augsburg, Germany.
EM metzlaff@informatik.uni-augsburg.de; ungerer@informatik.uni-augsburg.de
CR [Anonymous], 2012, COMPUTER ARCHITECTUR
   [Anonymous], 2007, Memory Systems: Cache, DRAM, Disk
   Berkelaar M., 2008, OPEN SOURCE MIXED IN
   Deverge JF, 2007, EUROMICRO, P179, DOI 10.1109/ECRTS.2007.37
   Egger B., 2006, INT C COMPILERS ARCH, P223
   Engblom J, 2000, REAL TIM SYST SYMP P, P163, DOI 10.1109/REAL.2000.896006
   Engblom J., 2003, International Journal on Software Tools for Technology Transfer, V4, P437
   Falk H, 2009, DES AUT CON, P732
   Ferdinand C, 1999, REAL-TIME SYST, V17, P131, DOI 10.1023/A:1008186323068
   Francesco P, 2004, DES AUT CON, P238, DOI 10.1145/996566.996634
   Grund D, 2010, EUROMICRO, P155, DOI 10.1109/ECRTS.2010.8
   Gustafsson Jan., 2010, WCET, V15, P136, DOI DOI 10.4230/OASICS.WCET.2010.136
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Heckmann R, 2003, P IEEE, V91, P1038, DOI 10.1109/JPROC.2003.814618
   Huber B., 2009, P 9 INT WORKSH WORST
   LI YTS, 1995, SIGPLAN NOTICES, V30, P88, DOI 10.1145/216633.216666
   Martin F, 1998, LECT NOTES COMPUT SC, V1383, P80
   Metzlaff S., 2012, THESIS U AUGSBURG
   Metzlaff S., 2013, 201309 U AUGSB DEP C
   Metzlaff S., 2008, MEDEA 08 P 9 WORKSHO, P38, DOI DOI 10.1145/1509084.1509090
   Metzlaff S, 2012, IEEE I C EMBED SOFTW, P1442, DOI 10.1109/HPCC.2012.211
   Metzlaff S, 2012, EUROMICRO, P112, DOI 10.1109/ECRTS.2012.22
   Metzlaff S, 2011, LECT NOTES COMPUT SC, V6566, P122, DOI 10.1007/978-3-642-19137-4_11
   Mische J, 2010, LECT NOTES COMPUT SC, V5974, P2, DOI 10.1007/978-3-642-11950-7_2
   Nielson F., 1999, Principles of Program Analysis
   Poovey JA, 2009, IEEE MICRO, V29, P18, DOI 10.1109/MM.2009.74
   Prakash A, 2012, DES AUT TEST EUROPE, P659
   Puaut I, 2007, DES AUT TEST EUROPE, P1484
   Puschner PP, 1997, REAL-TIME SYST, V13, P67, DOI 10.1023/A:1007905003094
   Reineke J, 2007, REAL-TIME SYST, V37, P99, DOI 10.1007/s11241-007-9032-3
   Sangiovanni-Vincentelli A, 2007, COMPUTER, V40, P42, DOI 10.1109/MC.2007.344
   Schoeberl M, 2004, LECT NOTES COMPUT SC, V3292, P371
   Suhendra V, 2005, REAL TIM SYST SYMP P, P223
   Udayakumaran S., 2003, CASES '03: Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, P276
   Udayakumaran Sumesh, 2006, ACM Transactions on Embedded Computing Systems (TECS), V5, P472
   Ungerer T, 2010, IEEE MICRO, V30, P66, DOI 10.1109/MM.2010.78
   von Hanxleden R., 2011, P 11 INT WORKSH WORS, P104
   Wehmeyer L, 2005, DES AUT TEST EUROPE, P600, DOI 10.1109/DATE.2005.183
   Wehmeyer L., 2004, P 4 INT WORKSH WORST, P29
   Whitham Jack, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P205, DOI 10.1109/RTAS.2010.21
   Whitham J, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P305, DOI 10.1109/RTAS.2008.11
   Whitham J, 2012, EUROMICRO, P122, DOI 10.1109/ECRTS.2012.18
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
NR 43
TC 0
Z9 1
U1 1
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2014
VL 60
IS 5
SI SI
BP 452
EP 466
DI 10.1016/j.sysarc.2013.09.009
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AI8YI
UT WOS:000337212500005
DA 2024-07-18
ER

PT J
AU Atasu, K
   Polig, R
   Rohrer, J
   Hagleitner, C
AF Atasu, Kubilay
   Polig, Raphael
   Rohrer, Jonathan
   Hagleitner, Christoph
TI Exploring the design space of programmable regular expression matching
   accelerators
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Regular expression matching; Integer linear programming; Simulated
   annealing; Network intrusion detection; Design optimization; Hardware
   accelerators; Compilers; Programmability
ID ARCHITECTURE
AB State-of-the-art regular expression (regex) accelerators combine parallel programmable state machines with cascaded, wide-issue instruction processors to improve the storage efficiency and the processing rates, while preserving the programmability. The pattern-matching engine (PME) included on the IBM PowerEN (TM) (Edge-of-Network) processor is one such design, and can be used as an architectural template for a broad design-space exploration. The regex compiler is a key component of such an exploration, involving sophisticated transformations to map large sets of complex regexs to the memory contents and the configuration registers of the accelerator hardware. The design space is explored by varying the main microarchitectural parameters, including the memory size, the number of parallel state machines, and the parameters of the instruction processor. While the design-space exploration confirms the main architectural choices of the PME, it also shows that further optimization is possible by eliminating the bottlenecks in the instruction dispatch mechanisms, which results in an up to 50% reduction in the storage requirements. The design-space exploration utilizes a parameterizable and synthesizable hardware model to evaluate the effects the microarchitectural choices have on the chip area and operating frequency. The synthesis results demonstrate the scalability of the optimization chosen and the need to incorporate these choices into future regex accelerator architectures. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Atasu, Kubilay; Polig, Raphael; Rohrer, Jonathan; Hagleitner, Christoph] IBM Res Zurich, CH-8803 Ruschlikon, Switzerland.
C3 International Business Machines (IBM)
RP Atasu, K (corresponding author), IBM Res Zurich, Saumerstr 4, CH-8803 Ruschlikon, Switzerland.
EM kat@zurich.ibm.com; pol@zurich.ibm.com; jbrohrer@gmail.com;
   hle@zurich.ibm.com
RI Hagleitner, Christoph/A-7498-2012
CR Ahuja R. K., 1993, Network flows: theory, algorithms, and applications
   [Anonymous], P 9 ANN IEEE S FIELD
   [Anonymous], INTRO AUTOMATA THEOR
   [Anonymous], P IPDPS
   [Anonymous], P CONEXT
   [Anonymous], COMPUTERS INTRACTABI
   [Anonymous], P PACT
   Baker ZacharyK., 2006, Proceedings of Field Programmable Logic and Applications (FPL), P1
   Baker ZK, 2004, ANN IEEE SYM FIELD P, P135, DOI 10.1109/FCCM.2004.6
   Becchi M., 2007, Proceedings of the 3rd ACM/IEEE Symposium on Architecture for Networking and Communications Systems, P145, DOI DOI 10.1145/1323548.1323573
   Becchi M, 2007, IEEE INFOCOM SER, P1064, DOI 10.1109/INFCOM.2007.128
   Dimitrakopoulos G, 2007, IEEE T VLSI SYST, V15, P711, DOI 10.1109/TVLSI.2007.898750
   Hilewitz Y, 2006, IEEE INT CONF ASAP, P65, DOI 10.1109/ASAP.2006.33
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   Mitra A, 2007, PR IEEE COMP DESIGN, P127, DOI 10.1145/1323548.1323571
   Nakahara H, 2011, LECT NOTES COMPUT SC, V6578, P16, DOI 10.1007/978-3-642-19475-7_4
   Piyachon P, 2008, DES AUT CON, P852
   Purandare M, 2012, DES AUT CON, P350
   Rohrer J., 2009, P 7 IEEE ACM INT C H, P147, DOI DOI 10.1145/1629435.1629456
   Satish Kumar Satish Kumar, 2007, Postharvest management and value addition, P155, DOI 10.1145/1323548.1323574
   Smith R, 2008, ACM SIGCOMM COMP COM, V38, P207, DOI 10.1145/1402946.1402983
   Sourdis I, 2008, J SIGNAL PROCESS SYS, V51, P99, DOI 10.1007/s11265-007-0131-0
   Tan L, 2005, CONF PROC INT SYMP C, P112
   THOMPSON K, 1968, COMMUN ACM, V11, P419, DOI 10.1145/363347.363387
   van Lunteren J, 2012, INT SYMP MICROARCH, P461, DOI 10.1109/MICRO.2012.49
   van Lunteren J, 2012, IEEE INFOCOM SER, P1737, DOI 10.1109/INFCOM.2012.6195546
   van Lunteren Jan, 2006, PROC INFOCOM 2006, P1
   Yang Y.-H.E., 2008, Proceedings ANCS, P30
   Yang YHE, 2011, IEEE INFOCOM SER, P1853, DOI 10.1109/INFCOM.2011.5934986
   Yu F., 2006, P ACM IEEE S ARCH NE, P93, DOI DOI 10.1145/1185347.1185360
NR 30
TC 5
Z9 6
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1184
EP 1196
DI 10.1016/j.sysarc.2013.08.006
PN D
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 296QZ
UT WOS:000330201800007
DA 2024-07-18
ER

PT J
AU Valls, MG
   Val, PB
AF Garcia Valls, M.
   Basanta Val, P.
TI A real-time perspective of service composition: Key concepts and some
   contributions
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Service composition; Real time systems; Reconfiguration; Service
   oriented architecture; SOA; Middleware; Distributed systems
ID FRAMEWORK
AB Timing predictability of service oriented architectures is challenged by their dynamic nature. Systems have to reconfigure their service-based structure to adapt to the changing environmental requirements. The development of dynamic systems that have timing constraints is currently not possible without imposing some bounds and limitations to the structure and operation of the system. This paper identifies the key factors for achieving time-bounded service-based reconfiguration from a system perspective. The key contribution to bypass the possible complexity of the used task model and associated schedulability analysis algorithm is the provided architectural design that separates the composition from the schedulability. The paper also extends a previous service composition algorithm that provided a feasible solution compliant with the application quality of service criteria (QoS). Due to the design based on the separation of concerns, the algorithm is a simple straight forward graph search guided by values related to the application QoS. The generalized algorithm offers a search mechanism guided through n regions going beyond the four regions model of the previous contribution. Results from the previous algorithm and the n regions version are shown to illustrate the advantages and finer grain results of the latter. Crown Copyright (C) 2013 Published by Elsevier B.V. All rights reserved.
C1 [Garcia Valls, M.; Basanta Val, P.] Univ Carlos III Madrid, Dept Ingn Telemat, Distributed Real Time Syst Lab, Madrid 28911, Spain.
C3 Universidad Carlos III de Madrid
RP Valls, MG (corresponding author), Univ Carlos III Madrid, Dept Ingn Telemat, Distributed Real Time Syst Lab, Avda Univ 30, Madrid 28911, Spain.
EM mvalls@it.uc3m.es
RI Garcia-Valls, Marisol/D-6064-2013
OI Garcia-Valls, Marisol/0000-0003-2383-5310; Basanta-Val,
   Pablo/0000-0002-0522-9010
FU project iLAND [ARTEMIS-JU-1-100026]; ARTEMIS JTU; Spanish Ministry of
   Industry, Commerce, and Tourism; EU [IST-2007-214373]; Spanish national
   projects REM4VSS [TIN-2011-28339]; Spanish Ministry of Education for
   International Research Stays [PRX12/00252]
FX This work has been partly funded by the project iLAND
   (ARTEMIS-JU-1-100026) funded by the ARTEMIS JTU and the Spanish Ministry
   of Industry, Commerce, and Tourism. Also, this work has been partly
   funded by the ARTISTDesign NoE (IST-2007-214373) of the EU 7th Framework
   Programme, by the Spanish national projects REM4VSS (TIN-2011-28339),
   and by the Spanish Ministry of Education for International Research
   Stays (PRX12/00252). Authors would like to thank the members of the UC3M
   implementation team iLAND middleware, specially to Raul Castro and also
   Iago Lopez, Patricia Uriol, and Felipe Ibanez.
CR Alonso A., 1998, Development and Evolution of Software Architectures for Product Families. Second International ESPRIT ARES Workshop Proceedings, P161
   Arpinen T., 2012, J SYSTEMS ARCHITECTU, V58
   Basanta-Val P, 2013, SOFTWARE PRACT EXPER, V43, P33, DOI 10.1002/spe.2101
   Ben Mabrouk N, 2009, LECT NOTES COMPUT SC, V5896, P123, DOI 10.1007/978-3-642-10445-9_7
   Bini E, 2009, IEEE T COMPUT, V58, P279, DOI 10.1109/TC.2008.167
   Canfora G, 2008, J SYST SOFTWARE, V81, P1754, DOI 10.1016/j.jss.2007.12.792
   Cannata A., 2008, IEEE INT C IND ENG E
   Romero JC, 2014, SOFTWARE PRACT EXPER, V44, P889, DOI 10.1002/spe.2181
   Cervantes H, 2004, LECT NOTES COMPUT SC, V3054, P130
   Cuzzocrea A, 2011, CONCURR COMP-PRACT E, V23, P436, DOI 10.1002/cpe.1648
   de Miguel MA, 2002, INT WORKSH QUAL SERV, P161, DOI 10.1109/IWQoS.2002.1006584
   Delamer I., 2006, IEEE T IND INFORM, V2, P194
   Duenas J.C., 2000, SOFTWARE ARCHITECTUR, P65
   Valls MG, 2013, IEEE T IND INFORM, V9, P567, DOI 10.1109/TII.2012.2211028
   Valls MG, 2013, IEEE T IND INFORM, V9, P228, DOI 10.1109/TII.2012.2198662
   Valls MG, 2012, FUTURE GENER COMP SY, V28, P902, DOI 10.1016/j.future.2011.10.005
   Garcia-Valls M, 2006, LECT NOTES COMPUT SC, V3812, P329
   Garcia-Valls M., 2012, P IEEE C EMB SOFTW S
   Garcia-Valls M., 2001, THESIS TU MADRID
   Garcia-Valls M., IEEE T CONSUMER ELEC, V57
   Garcia-Valls M., 2011, P IEEE ACM INT S SOF
   Garcia-Valls M., 2010, P IEEE C EM TECHN FA
   Huhns MN, 2005, IEEE INTERNET COMPUT, V9, P75, DOI 10.1109/MIC.2005.21
   James F., 2005, IEEE T IND INFORM, V1
   OASIS consortium, 2009, DEV PROF WEB SERV DP
   Otero C., 2003, AMBIENT INTELLIGENCE
   Panahi M., 2011, 2011 Proceedings of IEEE 14th International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing (ISORC 2011), P117, DOI 10.1109/ISORC.2011.24
   Papazoglou MP, 2003, COMMUN ACM, V46, P25, DOI 10.1145/944217.944233
   Redmond B., 2006, SUPPORTING UNANTICIP
   Tsai W.T., 2006, P IEEE INT S SERV OR
   Valls M. Garcia, 2009, P IEEE INT C EMB SOF
   Valls M. Garcia, 2013, INT J COMPU IN PRESS
   Valls M. Garcia, 2013, INT J C IN PRESS JUL
   Valls M. Garcia, 2012, P INT WORKSH REAL TI
   Valls M. Garcia, 2003, P INT WORKSH SOFTW E, V2596
   Wolf F, 2011, J SYST ARCHITECT, V57, P597, DOI 10.1016/j.sysarc.2010.07.006
NR 36
TC 19
Z9 21
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1414
EP 1423
DI 10.1016/j.sysarc.2013.06.008
PN D
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 296QZ
UT WOS:000330201800024
DA 2024-07-18
ER

PT J
AU Wang, SG
   Gong, Y
   Chen, GX
   Sun, QB
   Yang, FC
AF Wang, Shangguang
   Gong, Yan
   Chen, Guangxiao
   Sun, Qibo
   Yang, Fangchun
TI Service vulnerability scanning based on service-oriented architecture in
   Web service environments
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Web service; Vulnerability scanning; Distributed architecture;
   Service-oriented architecture
ID ATTACKS
AB Web services are becoming the critical components of business application, but they are often invoked with critical software and application bugs that can be explored by malicious users. Because the existing centralized vulnerability scanning systems often face performance bottleneck because of huge amount of tasks, a novel service vulnerability scanning scheme is high desirable. In this paper, we propose a service vulnerability scanning scheme based on service-oriented architecture (SoA) in Web service environments. The scanning scheme contains three components, i.e., domain-oriented distributed architecture, service providing mode based on SoA and hierarchical strategy scheduling model. The hierarchical strategy scheduling model is the key of the scanning scheme, which is used to solve the problems of distributed scheduling management in vulnerability scanning process for Web service environments. We conduct a centralized scanner to compare our scheme with other schemes by the implement of prototype system. Experimental results show that our proposed scheme outperforms other schemes with respect to time cost, accuracy and load. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Wang, Shangguang; Chen, Guangxiao; Sun, Qibo; Yang, Fangchun] Beijing Univ Posts & Telecommun, State Key Lab Networking & Switching Technol, Beijing 100088, Peoples R China.
   [Gong, Yan] Chinese Elect Equipment Syst Engn Corp, Beijing, Peoples R China.
C3 Beijing University of Posts & Telecommunications
RP Wang, SG (corresponding author), Beijing Univ Posts & Telecommun, State Key Lab Networking & Switching Technol, Beijing 100088, Peoples R China.
EM sgwang@bupt.edu.cn
OI Wang, Shangguang/0000-0001-7245-1298
FU NSFC [61202435]; BMNSF [4132048]; NCET [100263]; SFDPHE
   [20110005130001]; FIRGNN SFC [61121061]; CPSF [2011M500226]
FX The work is supported by the NSFC (61202435), BMNSF (4132048), NCET
   (100263), SFDPHE (20110005130001), FIRGNN SFC (61121061) and CPSF
   (2011M500226).
CR [Anonymous], J CONVERGENCE
   Atif Y, 1998, INT CON DISTR COMP S, P352, DOI 10.1109/ICDCS.1998.679738
   Bai L, 2009, J NETW COMPUT APPL, V32, P377, DOI 10.1016/j.jnca.2008.02.017
   Baiardi F, 2011, J SYST ARCHITECT, V57, P463, DOI 10.1016/j.sysarc.2010.06.001
   Chazalet A., 2010, Proceedings Fifth International Conference on Software Engineering Advances (ICSEA 2010), P184, DOI 10.1109/ICSEA.2010.35
   Chazalet A., 2010, 2010 IEEE 3rd International Conference on Cloud Computing (CLOUD 2010), P297, DOI 10.1109/CLOUD.2010.15
   Chen RM, 2012, INT J COMMUN SYST, V25, P672, DOI 10.1002/dac.1289
   Chen ZQ, 2007, COMPUT J, V50, P7, DOI 10.1093/comjnl/bx1042
   Chowdhury I, 2011, J SYST ARCHITECT, V57, P294, DOI 10.1016/j.sysarc.2010.06.003
   Dashtbozorgi M, 2012, J SUPERCOMPUT, V59, P720, DOI 10.1007/s11227-010-0469-0
   DWENREN T, 2009, P 43 ANN INT CARN C, P89
   GOSEVAPOPSTOJAN.K, 2012, P 21 INT C COMP COMM, P1
   HOI C, 2010, P 2010 IEEE IFIP INT, P362
   Lai YP, 2007, COMPUT COMMUN, V30, P2032, DOI 10.1016/j.comcom.2007.03.007
   Lent R, 2012, COMPUT SECUR, V31, P327, DOI 10.1016/j.cose.2012.01.001
   Lin YD, 2007, J SYST ARCHITECT, V53, P937, DOI 10.1016/j.sysarc.2007.03.005
   Luo HL, 2011, HUM-CENT COMPUT INFO, V1, DOI 10.1186/2192-1962-1-5
   Sabbineni H, 2005, IEEE T COMPUT, V54, P36, DOI 10.1109/TC.2005.8
   STEFKA F, 2006, P 5 INT C LARG SCAL, P405
   Tseng FH, 2011, HUM-CENTRIC COMPUT I, V1, DOI 10.1186/2192-1962-1-4
   Vieira M, 2009, I C DEPEND SYS NETWO, P566, DOI 10.1109/DSN.2009.5270294
   Wang PC, 2010, INT J COMMUN SYST, V23, P841, DOI 10.1002/dac.1085
   WANG SG, 2012, DETECTING SYN FLOODI, DOI DOI 10.1002/SECTI0N428/ABSTRACT>
   Wang SG, 2010, INT J WEB GRID SERV, V6, P424, DOI 10.1504/IJWGS.2010.036406
   WANG T, P IEEE AS PAC C SERV, P447
   ZHOU X, 2011, J CONVERGENCE, V3, P5
   Zhou Y, 2009, 2009 INTERNATIONAL CONFERENCE ON RESEARCH CHALLENGES IN COMPUTER SCIENCE, ICRCCS 2009, P73, DOI 10.1109/ICRCCS.2009.26
NR 27
TC 3
Z9 3
U1 2
U2 28
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2013
VL 59
IS 9
SI SI
BP 731
EP 739
DI 10.1016/j.sysarc.2013.01.002
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 246SD
UT WOS:000326558500007
DA 2024-07-18
ER

PT J
AU Lo, SW
   Lam, KY
   Huang, WY
   Qiu, SF
AF Lo, Shi-Wu
   Lam, Kam-Yiu
   Huang, Wen-Yan
   Qiu, Sheng-Feng
TI An effective cache scheduling scheme for improving the performance in
   multi-threaded processors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cache management; Cache scheduling; Multi-threaded processors; Processor
   cache
AB Although in a multi-threaded processor, the processor may execute more than one process simultaneously to maximize the overall throughput of the system, the executing processes may compete with each other in using shared caches of the processor. This can seriously affect the average performance of the processes as the probability of cache hit for each process could be lowered. In this paper, we propose a new algorithm called the sharable cache partitioning algorithm (ShaParti), for scheduling the processor caches amongst co-running processes. In ShaParti, each executing process has its own cache and a priority scheme is designed for them to share the caches belonging to other executing processes. The performance goals of ShaParti are to improve the cache hit rates of the processes and at the same time the cache miss rates of other concurrent processes will not be lowered compared with the case in which each process has its own cache. Extensive experiments have been performed to illustrate the effectiveness of ShaParti in improving the performance in accessing shared processor caches. (c) 2012 Elsevier B.V. All rights reserved.
C1 [Lo, Shi-Wu; Huang, Wen-Yan; Qiu, Sheng-Feng] Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Min Hsiung Chia Yi, Taiwan.
   [Lam, Kam-Yiu] City Univ Hong Kong, Dept Comp Sci, Kowloon, Hong Kong, Peoples R China.
C3 National Chung Cheng University; City University of Hong Kong
RP Lo, SW (corresponding author), Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Univ Rd, Min Hsiung Chia Yi, Taiwan.
EM shiwulo@cs.ccu.edu.tw; cskylam@cityu.edu.hk; hwy94@cs.ccu.edu.tw;
   csf95m@cs.ccu.edu.tw
RI Lam, Kam Yiu/W-3711-2018
OI Lam, Kam-Yiu/0000-0003-0673-3566
FU Industrial Technology Research Institute
FX The authors thank the sponsorship by Industrial Technology Research
   Institute.
CR [Anonymous], P INT S COMP ARCH
   Flautner K, 2002, CONF PROC INT SYMP C, P148, DOI 10.1109/ISCA.2002.1003572
   Hsu L.R., 2006, PACT 06, P13, DOI DOI 10.1145/1152154.1152161
   Iyer R., 2004, Proc. 18th Annual Int'l Conf. Supercomputing, P257
   Kaxiras S, 2001, ACM COMP AR, P240, DOI 10.1109/ISCA.2001.937453
   Kim SB, 2004, 13TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES, PROCEEDINGS, P111
   Kim Seongbeom, P 13 INT C PAR ARCH, P111
   KleinOswski A, 2001, SPRINGER INT SER ENG, V610, P83
   Kobus J., 2009, TECHNICAL REPORT
   Li YM, 2005, INT S HIGH PERF COMP, P71
   Nesbit KJ, 2007, CONF PROC INT SYMP C, P57, DOI 10.1145/1273440.1250671
   Paolieri M, 2009, CONF PROC INT SYMP C, P57, DOI 10.1145/1555815.1555764
   Qureshi M. K., 39 ANN IEEE ACM INT, P423
   Rafique Nauman., 2006, P 15 INT C PARALLEL, P2
   Suh GE, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P117
   Suhendra V, 2008, DES AUT CON, P300
   Tullsen DeanM., 1998, 25 years of the international symposia on Computer architecture (selected papers), ISCA '98, P533, DOI [DOI 10.1145/285930.286011, 10.1145/285930.286011]
   Tune E, 2004, INT SYMP MICROARCH, P183
   Zhou H., 2003, ACM Transactions on Embedded Computing Systems, V2, P347
NR 19
TC 2
Z9 2
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR-MAY
PY 2013
VL 59
IS 4-5
SI SI
BP 271
EP 278
DI 10.1016/j.sysarc.2012.11.005
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 162VK
UT WOS:000320293900009
DA 2024-07-18
ER

PT J
AU Ngan, N
   Dokladalova, E
   Akil, M
   Contou-Carrère, F
AF Ngan, N.
   Dokladalova, E.
   Akil, M.
   Contou-Carrere, F.
TI Fast and efficient FPGA implementation of connected operators
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Image processing; Connected Component Tree; Connected filters; Graph;
   Hardware implementation; FPGA; Embedded architecture
ID CONCURRENT COMPUTATION; IMAGE; ALGORITHMS; FILTERS; SEGMENTATION; TREE
AB The Connected Component Tree (CCT)-based operators play a central role in the development of new algorithms related to image processing applications such as pattern recognition, video-surveillance or motion extraction. The CCT construction, being a time consuming task (about 80% of the application time), these applications remain far-off mobile embedded systems. This paper presents its efficient FPGA implementation suited for embedded systems. Three main contributions are discussed: an efficient data structure proposal adapted to representing the CCT in embedded systems, a memory organization suitable for FPGA implementation by using on-chip memory and a customizable hardware accelerator architecture for CCT-based applications. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Ngan, N.; Contou-Carrere, F.] Sagem, Ctr Excellence Thermal & Portable Cameras, Safran Grp, Massy Palaiseau, France.
   [Dokladalova, E.; Akil, M.] Univ Paris Est, Unite Mixte CNRS UMR 8049, Dept Comp Sci, Esiee Paris, France.
C3 Safran S.A.; Universite Gustave-Eiffel; ESIEE Paris; Centre National de
   la Recherche Scientifique (CNRS); Ecole des Ponts ParisTech
RP Ngan, N (corresponding author), Sagem, Ctr Excellence Thermal & Portable Cameras, Safran Grp, Massy Palaiseau, France.
EM ngann@esiee.fr
RI Dokladalova, Eva/AAO-4175-2020; Akil, Mohamed/ABI-1552-2020;
   DOKLADALOVA, Eva/L-4374-2019
OI Dokladalova, Eva/0000-0003-1765-7394; Akil, Mohamed/0000-0001-9029-2163;
   
CR ALNUWEIRI HM, 1992, IEEE T PATTERN ANAL, V14, P1014, DOI 10.1109/34.159904
   *ALTERA, 2006, STRAT 2 EP2S60 DSP D
   *ALTERA, 2006, TRIM MEM STRAT 2 DEV
   [Anonymous], IM PROC 2007 ICIP 20
   BERGER C, 2005, LRDE SEM JUL
   Chiang YJ, 2005, COMP GEOM-THEOR APPL, V30, P165, DOI 10.1016/j.comgeo.2004.05.002
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   Couprie M, 2005, J MATH IMAGING VIS, V22, P231, DOI 10.1007/s10851-005-4892-4
   Crespo J, 1995, SIGNAL PROCESS, V47, P201, DOI 10.1016/0165-1684(95)00108-5
   Cuisenaire O, 1999, P SOC PHOTO-OPT INS, V3661, P920, DOI 10.1117/12.348652
   deLorimier M, 2006, ANN IEEE SYM FIELD P, P143
   Fabrizio J, 2009, LECT NOTES COMPUT SC, V5720, P272, DOI 10.1007/978-3-642-03613-2_25
   Flatt H., 2008, ASAP 08, P144
   Goldstein SC, 2000, COMPUTER, V33, P70, DOI 10.1109/2.839324
   Hartenstein R., 1999, Field Programmable Logic and Applications. 9th International Workshop, FPL'99. Proceedings (Lecture Notes in Computer Science Vol.1673), P385
   Hartenstein R, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P642, DOI 10.1109/DATE.2001.915091
   Jalba AC, 2004, PATTERN RECOGN, V37, P901, DOI 10.1016/j.patcog.2003.09.009
   JEAN SD, 1994, INT S CIRC SYST ISCA, P565
   Johnston CT, 2008, DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, P228, DOI 10.1109/DELTA.2008.21
   JONES R, 1997, P IEEE WORKSH NONL S
   Matas P, 2008, LECT NOTES COMPUT SC, V5259, P230, DOI 10.1007/978-3-540-88458-3_21
   Mattes J, 2000, LECT NOTES COMPUT SC, V1953, P392
   Mattes J, 1999, LECT NOTES COMPUT SC, V1568, P298
   Mei BF, 2003, LECT NOTES COMPUT SC, V2778, P61
   MEIJSTER A, 2004, THESIS U GRONINGEN
   Menotti-Gomes D., 2007, P 8 INT S MATH MORPH, P437
   Merigot A, 1997, IEEE T COMPUT, V46, P558, DOI 10.1109/12.589222
   Meyer F., 1990, Journal of Visual Communication and Image Representation, V1, P21, DOI 10.1016/1047-3203(90)90014-M
   Miyamori T, 1999, IEICE T INF SYST, VE82D, P389
   Moga AN, 1997, IEEE T PATTERN ANAL, V19, P441, DOI 10.1109/34.589204
   Najman L, 2003, LECT NOTES COMPUT SC, V2886, P62
   Najman L, 2006, IEEE T IMAGE PROCESS, V15, P3531, DOI 10.1109/TIP.2006.877518
   NGAN N, 2007, WORKSH DES ARCH SIGN
   PISCAGLIA P, 1999, ECMAST 99, P316
   SALEMBIER P, 1995, IEEE T IMAGE PROCESS, V4, P1153, DOI 10.1109/83.403422
   Salembier P, 1998, IEEE T IMAGE PROCESS, V7, P555, DOI 10.1109/83.663500
   Salembier P, 2000, COMP IMAG VIS, V18, P169
   Salembier P, 2000, IEEE T IMAGE PROCESS, V9, P561, DOI 10.1109/83.841934
   Soille P, 2008, IEEE T PATTERN ANAL, V30, P1132, DOI 10.1109/TPAMI.2007.70817
   TARJAN RE, 1975, J ACM, V22, P215, DOI 10.1145/321879.321884
   Vincent L., 1992, PROC NATO SHAPE PICT, P197
   Wilkinson MHF, 2000, COMP IMAG VIS, V18, P311
   Wilkinson MHF, 2008, IEEE T PATTERN ANAL, V30, P1800, DOI 10.1109/TPAMI.2007.70836
NR 43
TC 3
Z9 3
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2011
VL 57
IS 8
BP 778
EP 789
DI 10.1016/j.sysarc.2011.06.002
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 828MC
UT WOS:000295504100004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Chen, JJ
   Thiele, L
AF Chen, Jian-Jia
   Thiele, Lothar
TI Platform synthesis and partitioning of real-time tasks for energy
   efficiency
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Power-aware design; Task partitioning; Processing unit allocation;
   Platform synthesis; Real-time embedded systems; Heterogeneous processing
   units
AB Energy-efficient and power-aware designs have played important roles in modern computing systems to reduce the power bills for server systems or prolong the lifetime of embedded devices. Moreover, systems with multiple heterogeneous processing units have been widely adopted to enhance the computing capability or reduce the power consumption. This work explores how to synthesize a heterogeneous multiprocessor platform or select processing units with the partitioning of real-time tasks so that the energy consumption is minimized. Given a set of processing unit types, characterized by the power consumption for maintaining activeness and executing jobs, this paper proposes an efficient and effective algorithm to allocate processing units with energy-efficient task partitioning. When the constraint on the numbers of allocated processing units is not specified, we show that the algorithm is with a (1 + In n)-approximation factor, in worst cases, for processing unit types with a variety of power consumption models, where n is the number of tasks. The approximation factor is asymptotically optimal for polynomial-time approximation algorithms unless P = NP. Moreover, we also present how to deal with specified maximal numbers of allocated processing units to minimize the energy consumption. Simulation results show that the proposed algorithm is effective for energy consumption minimization. (C) 2011 Published by Elsevier B.V.
C1 [Chen, Jian-Jia] Karlsruhe Inst Technol KIT, Dept Informat, Karlsruhe, Germany.
   [Thiele, Lothar] Swiss Fed Inst Technol, Comp Engn & Networks Lab, Zurich, Switzerland.
C3 Helmholtz Association; Karlsruhe Institute of Technology; Swiss Federal
   Institutes of Technology Domain; ETH Zurich
RP Chen, JJ (corresponding author), Karlsruhe Inst Technol KIT, Dept Informat, Karlsruhe, Germany.
EM jian-jia.chen@kit.edu; thiele@tik.ee.ethz.ch
RI Chen, Jian-Jia/ABJ-6763-2022
OI Chen, Jian-Jia/0000-0001-8114-9760
CR Anderson JH, 2004, INT CON DISTR COMP S, P428, DOI 10.1109/ICDCS.2004.1281609
   Andrei A, 2007, IEEE T VLSI SYST, V15, P262, DOI 10.1109/TVLSI.2007.891101
   Aydin H, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P95, DOI 10.1109/REAL.2001.990600
   Aydin H, 2003, P 17 INT PAR DISTR P, P113
   Baruah SK, 2004, PROC INT CONF PARAL, P467
   Biermann F, 2009, ENVIRON POLIT SER, P1
   Chase J. S., 2001, S OP SYST PRINC, P103
   Chen J, 2005, INT CONF ACOUST SPEE, P257
   Chen J.-J., 2009, Parallel and Distributed Processing Symposium, International, P1, DOI DOI 10.1109/IPDPS.2009.5161024
   Chen JJ, 2007, IEEE IC CAD, P289, DOI 10.1109/ICCAD.2007.4397279
   Chen JJ, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P408
   CHEN JJ, 2008, INT C PAR DISTR SYST, P161
   CHEN JJ, 2007, RTCSA, P28
   de Langen P.J., 2006, IPDPS
   Garey M.R., 1979, COMPUTERS INTRACTABI
   HSU HR, 2006, ACM IEEE C DES AUT T, P1061
   HUANG TY, 2007, 21 INT PAR DISTR PRO, P1
   Hung CM, 2006, REAL TIM SYST SYMP P, P303, DOI 10.1109/RTSS.2006.22
   Ishihara T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P197, DOI 10.1109/LPE.1998.708188
   Jejurikar R, 2004, DES AUT CON, P275, DOI 10.1145/996566.996650
   Jyh-Han Lin, 1992, Proceedings of the Twenty-Fourth Annual ACM Symposium on the Theory of Computing, P771, DOI 10.1145/129712.129787
   Kim M, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1331331.1331333
   Liu H, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P92, DOI 10.1109/ECRTS.2008.18
   Mishra R., 2003, INT PAR DISTR PROC S, P21
   Papadimitriou C. H., 1994, Computational Complexity
   Raz R., 1997, 29 ANN ACM S THEOR C, P475, DOI 10.1145/258533.258641
   Rusu C, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P418
   SCHMITZ MT, 2002, P DES AUT TEST EUR C
   SUH J, 2003, INT PAR DISTR PROC S, P125
   Vazirani V.V., 2001, Approximation algorithms, V1
   Wang LP, 2008, REAL TIM SYST SYMP P, P323, DOI 10.1109/RTSS.2008.31
   XU R, 2005, ACM SIGPLAN SIGBED C, P1
   Yang CY, 2009, DES AUT TEST EUROPE, P694
   YU Y, 2002, P 9 INT C PAR DISTR
   Zhu D, 2006, Proceedings of the 12th IEEE Real-Time and Embedded Technology and Applications Symposium, P397
NR 35
TC 5
Z9 5
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2011
VL 57
IS 6
SI SI
BP 573
EP 583
DI 10.1016/j.sysarc.2010.09.008
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 780FU
UT WOS:000291840700002
DA 2024-07-18
ER

PT J
AU Jung, IY
   Yeom, HY
AF Jung, Im Y.
   Yeom, Heon Y.
TI Provenance security guarantee from origin up to now in the e-Science
   environment
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE e-Science environment; Audit for cross-domain data transfer;
   Non-repudiable origin tracking; Transparent and scalable provenance
   audit
AB The e-Science environment provides science researchers with an online laboratory. Objects, including research data and related information, are transferred and shared in electronic form easily in an e-Science environment. Provenance, as a complete record of the changes applied to an object, provides a basis to trust an object. At this point, this paper proposes the "Provenance Security from Origin up to Now (PSecON)" scheme to solve the problem of how to trust provenance which is used for object trust. Through PSecON, while tracing the real source of an object transferred between e-Science environments, researchers can ensure the integrity of the object and its provenance, and confirm its actual origin. PSecON satisfies transparent audits and audit availability as well as the confidentiality and privacy of data and its provenance. These are provided by the history pool as an open board and by information hashing, respectively. PSecON supports forgery prevention and detection for provenance as well via two-way certification. Moreover, PSecON is scalable and ensures efficient and fast tracking of provenance. Based on the detailed description of PSecON in the e-Science domain, this paper demonstrates the soundness of PSecON to ensure provenance security and its easy applicability to real-world systems by analyzing the time, space and transmission overhead. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Jung, Im Y.; Yeom, Heon Y.] Seoul Natl Univ, Seoul 151742, South Korea.
C3 Seoul National University (SNU)
RP Jung, IY (corresponding author), Seoul Natl Univ, San 56-1, Seoul 151742, South Korea.
EM iyung@dcslab.snu.ac.kr; yeom@snu.ac.kr
OI Jung, Im/0000-0002-9713-1757
CR [Anonymous], 2009, IEEE PES POW SYST C
   Bose R, 2002, 14TH INTERNATIONAL CONFERENCE ON SCIENTIFIC AND STATISTICAL DATABASE MANAGEMENT, PROCEEDINGS, P15, DOI 10.1109/SSDM.2002.1029701
   Braun U., 2008, HOTSEC'08
   Braun U., 2006, TR0406 HARV U COMP S
   Brostoff S, 2005, SOFTWARE PRACT EXPER, V35, P835, DOI 10.1002/spe.691
   Chervenak A, 2000, J NETW COMPUT APPL, V23, P187, DOI 10.1006/jnca.2000.0110
   DAI CY, 2008, 200818 CERIAS PURD U
   Davidson S. B., 2008, P 2008 ACM SIGMOD IN, P1345, DOI DOI 10.1145/1376616.1376772
   DEMCHENKO Y, 2006, 2 IEEE INT C E SCI G
   Filho D.L. G., 2006, Demonstrating data possession and uncheatable data transfer
   Foster I., 2001, INT J SUPERCOMPUTER, V15
   FOSTER J, 2006, LNCS, V3779, P2
   Gadang SS, 2008, FOURTH INTERNATIONAL SYMPOSIUM ON INFORMATION ASSURANCE AND SECURITY, PROCEEDINGS, P132, DOI 10.1109/IAS.2008.47
   Golubchik L, 2003, COMMUN ACM, V46, P50, DOI 10.1145/602421.602448
   Groth P., 2006, An architecture for provenance systems
   HAN H, 2006, 8 AS PAC WEB C, P1159
   HASAN R, 2009, ACM T STORAGE, V12, P1
   Hasan Ragib, 2007, STORAGESS 07
   JIA X, 2008, 13 EUR S RES COMP SE
   Jung IY, 2007, LECT NOTES COMPUT SC, V4360, P175
   JUNG IY, 2007, 3 IEEE INT C E SCI G
   KIM HS, WSES 2008
   Lang B., 2006, IEEE NCA06 WORKSH AD
   Miles Simon, 2007, Journal of Grid Computing, V5, P1, DOI 10.1007/s10723-006-9055-3
   NOPONEN S, 2008, 32 ANN IEEE INT COMP, P973
   Simmhan YL, 2005, SIGMOD REC, V34, P31, DOI 10.1145/1084805.1084812
   Simmhan YL, 2006, LECT NOTES COMPUT SC, V4145, P222
   STEPHEN C, 2009, 1 WORKSH THEOR PRACT
   SZOMSZOR M, 2003, INT C ONT DAT APPL S
   Vijayakumar NN, 2006, LECT NOTES COMPUT SC, V4145, P46
   WELCH V, 2003, 12 INT S HIGH PERF D
   Zhang J, 2009, LECT NOTES COMPUT SC, V5776, P17, DOI 10.1007/978-3-642-04219-5_2
   CRYPTO LIB 5 5 2
   QUICKHASH LIB
NR 34
TC 2
Z9 3
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2011
VL 57
IS 4
BP 425
EP 440
DI 10.1016/j.sysarc.2010.04.006
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765XB
UT WOS:000290741600009
DA 2024-07-18
ER

PT J
AU He, GJ
   Zhai, A
AF He, Guojin
   Zhai, Antonia
TI Efficient dynamic program monitoring on multi-core systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multi-core; Program monitoring; Compiler optimisation
ID SECURITY
AB Dynamic program execution monitors allow programmers to observe and verify an application while it is running. Instrumentation-based dynamic program monitors often incur significant performance overhead due to instrumentation. Special hardware supports have been proposed to reduce this overhead. However, most of these supports often target specific monitoring requirements, and thus have limited applicability. Recently, with multi-core systems becoming mainstream, executing the monitored program and the monitor simultaneously on separate cores has emerged as an attractive option. However, due to the large amount of information forwarded to the monitor, existing approaches of dynamic monitoring on multi-core still suffers from significant performance overhead, unless adapt special-purpose hardware support.
   In this paper, we present a novel dynamic execution monitoring model on the multi-core architecture. This model is based on two observations: (1) a monitor only requires specific information from the monitored program: (2) some information can be easily computed by the monitor from information that have already been communicated. Based on these observations, we propose hardware and software support to build a dynamic execution monitoring system that only communicates information that is relevant to monitoring purposes. Furthermore, we developed optimization techniques that decide the set of data to forward to the monitor and the data set to compute by the monitor, so that the total execution time of the monitor is minimized.
   We evaluate the performance impact of the proposed dynamic program monitoring system with SPEC2006 integer benchmarks for two intensive monitoring tasks: taint-propagation and memory-bug-detection. Compared with instrumentation-based monitors, the proposed techniques is able to reduce the performance overhead of the two monitors by 3.7x and 2.2x, respectively. (C) 2010 Elsevier B.V. All rights reserved.
C1 [He, Guojin; Zhai, Antonia] Univ Minnesota, Dept Comp Sci & Engn, Minneapolis, MN 55455 USA.
C3 University of Minnesota System; University of Minnesota Twin Cities
RP He, GJ (corresponding author), Univ Minnesota, Dept Comp Sci & Engn, Minneapolis, MN 55455 USA.
EM guojinhe@cs.umn.edu
FU Division Of Computer and Network Systems; Direct For Computer & Info
   Scie & Enginr [0834599] Funding Source: National Science Foundation
CR Aho A.V., 2007, PRINCIPLES TECHNIQUE, V2nd
   Chen HB, 2008, CONF PROC INT SYMP C, P401, DOI 10.1109/ISCA.2008.18
   Chen S., 2006, VLDB
   CHEN S, 2008, P 34 ANN INT S COMP
   Cheng Q., 2006, IEEE 11 S COMPUTCOMM, P749
   CONDIT J, 2003, P ACM SIGPLAN 2003 C, P232
   Crandall JR, 2004, INT SYMP MICROARCH, P221
   Dalton M., 2007, P 34 ANN INT S COMP
   Edward Suh G., 2004, ACM Sigplan Notices, DOI [DOI 10.1145/1037187.1024404, 10.1145/1024393.1024404]
   Hangal S, 2002, ICSE 2002: PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, P291, DOI 10.1109/ICSE.2002.1007976
   HASTINGS R, 1991, PROCEEDINGS OF THE WINTER 1992 USENIX CONFERENCE, P125
   HE G, 2008, INTERACT 12
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Nagarajan Vijay, 2009, Operating Systems Review, V43, P15, DOI 10.1145/1531793.1531798
   Nagarajan V., VEE, P1
   Nethercote N., 2007, ACM PLDI 07
   Newsome J., 2005, P 1I ANN NETW DISTR
   NIGHTINGALE EB, 2008, SIGARCH COMPUT ARCHI, V36, P308
   Qin F, 2006, INT SYMP MICROARCH, P135
   Ruwase O, 2008, SPAA'08: PROCEEDINGS OF THE TWENTIETH ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, P35
   Savage S, 1997, ACM T COMPUT SYST, V15, P391, DOI 10.1145/269005.266641
   Saxena P, 2008, INT SYM CODE GENER, P74
   Seward J., 2005, P USENIX 05 ANN TECH
   Shetty R, 2006, IBM J RES DEV, V50, P261, DOI 10.1147/rd.502.0261
   VENKATARAMANI G, 2008, P 14 INT S HIGH PERF
   VENKATARAMANI G, 2007, P 13 INT S HIGH PERF
   Witchel E., 2002, P 10 INT C ARCH SUPP
   ZHAI A, 2002, ARCH SUPPORT PROG LA, P171
   ZHOU P, 2004, P 31 ANN INT S COMP
NR 29
TC 2
Z9 2
U1 1
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2011
VL 57
IS 1
SI SI
BP 121
EP 133
DI 10.1016/j.sysarc.2010.07.011
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 721DJ
UT WOS:000287331600010
DA 2024-07-18
ER

PT J
AU Im, S
   Shin, D
AF Im, Soojun
   Shin, Dongkun
TI ComboFTL: Improving performance and lifespan of MLC flash memory using
   SLC flash buffer
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Flash memory; Multi-level cell; Flash translation layer; Embedded
   storage
AB Multi-level cell (MLC) flash memory has lower bit cost compared to single-level cell (SLC) flash memory. However, there are several obstacles to the wide use of MLC flash memory, including slow write performance and shorter lifespan. To improve the performance and lifespan of MLC flash memory, we propose an FIT (flash translation layer) for MLC flash memory, called ComboFTL. By exploiting the SIC mode of MLC flash memory, ComboFTL manages a small SLC region for hot data and a large MLC region for cold data. To provide the performance and lifespan similar to those of SIC flash memory, ComboFTL identifies the hotness/coldness of data effectively. It can also adjust its several policies based on workload changes. Our experimental results showed that ComboFTL improves the write performance and lifespan of MLC flash memory significantly. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Im, Soojun; Shin, Dongkun] Sungkyunkwan Univ, Sch ICE, Suwon 440746, South Korea.
C3 Sungkyunkwan University (SKKU)
RP Shin, D (corresponding author), Sungkyunkwan Univ, Sch ICE, Suwon 440746, South Korea.
EM dongkun@skku.edu
FU Ministry of Education, Science and Technology [2010-0010387]
FX This research was supported by Basic Science Research Program through
   the National Research Foundation of Korea (NRF) funded by the Ministry
   of Education, Science and Technology (2010-0010387).
CR Ban Amir, 1995, US Patent, Patent No. [5,404,485, 5404485]
   Bauer M., 1995, P SOL STAT CIRC C
   Chang LP, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P187, DOI 10.1109/RTTAS.2002.1137393
   Chiang ML, 1999, J SYST SOFTWARE, V48, P213, DOI 10.1016/S0164-1212(99)00059-X
   Chiang ML, 1999, SOFTWARE PRACT EXPER, V29, P267, DOI 10.1002/(SICI)1097-024X(199903)29:3<267::AID-SPE233>3.0.CO;2-T
   Cho T., 2001, IEEE J SOLID STATE C, V36
   Corbato F.J., 1996, HONOR PM MORSE, P217
   Hsieh J.W., 2005, P 2005 ACM S APPL CO, P838
   Im S., 2009, SAC 09
   In J., 2009, United State Patent, Patent No. [7,516,295, 7516295]
   Johnson T., 1994, P VLDB C, P297
   Kang J., 2006, Proceedings of the International Conference on Embedded Software (EMSOFT), P161
   Kawaguchi A., 1995, P USENIX TECHN C
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Lee S., 2009, P USENIX TECHN C
   Lee S, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1234675.1234677
   Li-Pin Chang, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P428
   Nicola V.F., 1992, EVALUATION REV, V20, P35
   Nokia Corp, QTOP PHON ED 4 1 2
   Park S.H., 2008, P SPEED 08
   Roohparvar F., 2007, United State Patent, Patent No. [7,366,013, 7366013]
   Samsung Electronics, 4GB FLEX ONENAND
   Sungjin Lee, 2008, Operating Systems Review, V42, P36, DOI 10.1145/1453775.1453783
   WU M, 1994, SIGPLAN NOTICES, V29, P86, DOI 10.1145/195470.195506
NR 24
TC 57
Z9 63
U1 2
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2010
VL 56
IS 12
BP 641
EP 653
DI 10.1016/j.sysarc.2010.09.005
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 701JO
UT WOS:000285814400001
OA Bronze
DA 2024-07-18
ER

PT J
AU Youn, JM
   Ahn, M
   Paek, Y
   Kim, J
   Cho, J
AF Youn, Jonghee M.
   Ahn, Minwook
   Paek, Yunheung
   Kim, Jongwung
   Cho, Jeonghun
TI Two versions of architectures for dynamic implied addressing mode
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded processor; Compiler; Optimization; Addressing mode
AB The complexity of today's embedded applications increases with various requirements such as execution time, code size or power consumption. To satisfy these requirements for performance, efficient instruction set design is one of the important issues because an instruction customized for specific applications can make better performance than multiple instructions in aspect of fast execution time, decrease of code size, and low power consumption. Limited encoding space, however, does not allow adding application specific and complex instructions freely to the instruction set architecture. To resolve this problem, conventional architectures increases free space for encoding by trimming excessive bits required beyond the fixed word length. This approach however shows severe weakness in terms of the complexity of compiler, code size and execution time. In this paper, we propose a new instruction encoding scheme based on the dynamic implied addressing mode (DIAM) to resolve limited encoding space and side-effect by trimming. We report our two versions of architectures to support our DIAM-based approach. In the first version, we use a special on-chip memory to store extra encoding information. In the second version, we replace the memory by a small on-chip buffer along with a special instruction. We also suggest a code generation algorithm to fully utilize DIAM. In our experiment, the architecture augmented with DIAM shows about 8% code size reduction and 18% speed up on average, as compared to the basic architecture without DIAM. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Kim, Jongwung; Cho, Jeonghun] Kyungpook Natl Univ, Sch Elect Engn & Comp Sci, Taegu 702701, South Korea.
   [Youn, Jonghee M.; Ahn, Minwook; Paek, Yunheung] Seoul Natl Univ, Sch Elect Engn & Comp Sci, Seoul, South Korea.
C3 Kyungpook National University; Seoul National University (SNU)
RP Cho, J (corresponding author), Kyungpook Natl Univ, Sch Elect Engn & Comp Sci, Taegu 702701, South Korea.
EM jhyoun@optimizer.snu.ac.kr; mwahn@optimizer.snu.ac.kr; ypaek@snu.ac.kr;
   ber.woong@gmail.com; jcho@ee.knu.ac.kr
OI Youn, Jonghee M./0000-0001-7408-3804
FU Korea Science and Engineering Foundation (KOSEF) [2009-0083190]; Korea
   Government (MEST) [2009-0063249]
FX This work was supported by the Korea Science and Engineering Foundation
   (KOSEF) NRL Program grant (No. 2009-0083190) and the Engineering
   Research Center of Excellence Program (Grant 2009-0063249) funded by the
   Korea Government (MEST), the MKE (The Ministry of Knowledge Economy),
   Korea, under the ITRC (Information Technology Research Center) support
   program supervised by the NIPA (National IT Industry Promotion Agency)
   (NIPA-2010-C1090-1031-0004).
CR AHN M, 2009, THESIS SEOUL NATL U
   AHN M, 2007, T HIPEAC, V2, P40
   [Anonymous], 2001, MIPS32 ARCHITECTUR A, VIV-a
   [Anonymous], 1986, UCRL53745 LAWR LIV N
   ARAUJO G, 1997, THESIS PRINCETON U
   Krishnaswamy A, 2002, ACM SIGPLAN NOTICES, V37, P56, DOI 10.1145/566225.513840
   LEFURGE C, 30 ANN IEEE ACM INT
   Mbaye MM, 2007, J VLSI SIG PROC SYST, V47, P297, DOI 10.1007/s11265-007-0050-0
   OKUMA T, 1998, P 11 INT S SYST SYNT
   Patterson DavidA., 2005, Computer organization and design: The hardware/software interface, Vthird, pB
   PEES S, 1999, P DES AUT C DAC NEW
   Phelan R., 2003, IMPROVING ARM CODE D
   Scharwaechter H, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1234675.1234679
   SCHLIEBUSCH O, 2002, DES AUT C 2002 P 7 A
   UCHIYAMA K, 2000, SH 5 ST50 ADV MICROP
   WADE JF, 1975, P 2 ANN S COMP ARCH, P41
   YOUN JM, 2009, HPCC 09
   YOUN JM, 2009, 7 IEEE S APPL SPEC P
NR 18
TC 1
Z9 1
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2010
VL 56
IS 8
SI SI
BP 368
EP 383
DI 10.1016/j.sysarc.2010.05.014
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 642NQ
UT WOS:000281222300007
DA 2024-07-18
ER

PT J
AU Li, B
   Peng, L
   Ramadass, B
AF Li, Bin
   Peng, Lu
   Ramadass, Balachandran
TI Accurate and efficient processor performance prediction via regression
   tree based modeling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Modeling techniques; Modeling of computer architecture; Measurement;
   Evaluation; Modeling; Simulation of multiple-processor systems
AB Computer architects usually evaluate new designs using cycle-accurate processor simulation. This approach provides a detailed insight into processor performance, power consumption and complexity. However, only configurations in a subspace can be simulated in practice due to long simulation time and limited resource, leading to suboptimal conclusions which might not be applied to a larger design space. in this paper, we propose a performance prediction approach which employs state-of-the-art techniques from experiment design, machine learning and data mining. According to our experiments on single and multi-core processors, our prediction model generates highly accurate estimations for unsampled points in the design space and show the robustness for the worst-case prediction. Moreover, the model provides quantitative interpretation tools that help investigators to efficiently tune design parameters and remove performance bottlenecks. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Peng, Lu; Ramadass, Balachandran] Louisiana State Univ, Dept Elect & Comp Engn, Baton Rouge, LA 70803 USA.
   [Li, Bin] Louisiana State Univ, Dept Expt Stat, Baton Rouge, LA 70803 USA.
C3 Louisiana State University System; Louisiana State University; Louisiana
   State University System; Louisiana State University
RP Peng, L (corresponding author), Louisiana State Univ, Dept Elect & Comp Engn, Baton Rouge, LA 70803 USA.
EM bli@lsu.edu; lpeng@lsu.edu; bramad2@lsu.edu
OI , Lu Peng/0000-0003-3545-286X; Li, Bin/0000-0003-0831-092X
CR [Anonymous], 1993, Advances in neural information processing systems
   [Anonymous], [No title captured]
   Blewitt ME, 2008, NAT GENET, V40, P663, DOI 10.1038/ng.142
   BURGER DC, 1997, 1342 U WISC CS DEP
   Domingos P, 2000, SEVENTEENTH NATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE (AAAI-2001) / TWELFTH INNOVATIVE APPLICATIONS OF ARTIFICIAL INTELLIGENCE CONFERENCE (IAAI-2000), P564
   Efron B., 1982, SOC IND APPL MATH, V30, DOI DOI 10.1137/1.9781611970319
   Friedman JH, 2001, ANN STAT, V29, P1189, DOI 10.1214/aos/1013203451
   Friedman JH, 2002, COMPUT STAT DATA AN, V38, P367, DOI 10.1016/S0167-9473(01)00065-2
   Hastie T., 2009, The Elements of Statistical Learning
   Hsing-Wen Sung, 1995, Biomedical Engineering, Applications Basis Communications, V7, P593
   JOSEPH P, 2006, P INT S MICR DEC
   Joseph PJ, 2006, INT S HIGH PERF COMP, P99, DOI 10.1109/HPCA.2006.1598116
   KEARNS M, 1994, J ACM, V41, P67, DOI 10.1145/174644.174647
   LEE B, 2007, P 13 INT S HIGH PERF
   Lee BC, 2006, ACM SIGPLAN NOTICES, V41, P185, DOI [10.1145/1168917.1168881, 10.1145/1168919.1168881]
   LI B, 2008, P 2008 ACM INT C MEA
   OULDAHMEDVALL E, 2007, P 2007 IEEE INT S PE
   Ridgeway G, 2007, Update, DOI DOI 10.1111/J.1467-9752.1996.TB00390.X
   Saar-Tsechansky Maytal., 2001, Proceedings of the Seventeenth International Joint Conference on Artificial Intelligence (IJCAI-2001), P911
   Sair S., 2000, MEMORY BEHAV SPEC200
   SCHAPIRE R, 2002, LECT NOTES STAT
   Valiant L. G., 1984, Communications of the ACM, V27, P1134, DOI 10.1145/1968.1972
NR 22
TC 30
Z9 40
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT-DEC
PY 2009
VL 55
IS 10-12
BP 457
EP 467
DI 10.1016/j.sysarc.2009.09.004
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 537ZT
UT WOS:000273154000004
DA 2024-07-18
ER

PT J
AU Bakhouya, M
AF Bakhouya, Mohamed
TI Evaluating the energy consumption and the silicon area of on-chip
   interconnect architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE System-on-Chip; On-chip interconnects; Energy consumption and area
   requirements; Load and traffic models; Simulation and evaluation
AB Sophisticated on-chip interconnects using packet and circuit switching techniques were recently proposed as a solution to non-scalable shared-bus schemes currently used in Systems-on-Chip (SoCs) implementation. Different interconnect architectures have been studied and adapted for SoCs to achieve high throughput, low latency and energy consumption, and efficient silicon area. Recently, a new on-chip interconnect architecture by adapting the WK-recursive network topology structure has been introduced for SoCs. This paper analyses and compares the energy consumption and the area requirements of Wk-recursive network with five common on-chip interconnects, 2D Mesh, Ring, Spidergon, Fat-Tree and Butterfly Fat-Tree. We investigated the effects of load and traffic models and the obtained results show that the traffic models and load that ends processing elements has a direct effect on the energy consumption and area requirements. In these results, WK-recursive interconnect generally has a higher energy consumption and silicon area requirements in heavy traffic load. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Bakhouya, Mohamed] George Washington Univ, HPC Lab, Washington, DC USA.
C3 George Washington University
EM bakhouya@gmail.com
RI Bakhouya, Mohamed/C-9165-2012; Bakhouya, Mohamed/AAQ-8060-2020
OI Bakhouya, Mohamed/0000-0001-8558-5471
CR [Anonymous], NETWORK SIMULATOR NS
   Avresky DR, 1999, IPPS PROC, P143
   BALKAN AO, 2006, MESH OF TREES INTERC
   Banerjee K, 2002, IEEE T ELECTRON DEV, V49, P2001, DOI 10.1109/TED.2002.804706
   Bertozzi D., 2004, IEEE CIRCUITS SYSTEM
   BONONI L, 2006, P DATE 06
   Brinkmann A, 2002, P IEEE INT ASIC C&E, P211, DOI 10.1109/ASIC.2002.1158058
   COPPOLA M, 2004, P INT S SYST ON CHIP
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Fang JF, 2003, 2003 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS, AND SIGNAL PROCESSING, VOLS 1 AND 2, CONFERENCE PROCEEDINGS, P1028
   Fang JF, 2007, INFORM SCIENCES, V177, P5611, DOI 10.1016/j.ins.2007.04.013
   Flynn D, 1997, IEEE MICRO, V17, P20, DOI 10.1109/40.612211
   Guerrier P., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P250, DOI 10.1109/DATE.2000.840047
   Hegedûs A, 2005, IEEE INT SYMP CIRC S, P3375, DOI 10.1109/ISCAS.2005.1465352
   Hofmann R, 2002, P IEEE INT ASIC C&E, P221, DOI 10.1109/ASIC.2002.1158060
   HU J, 2005, THESIS CARNEGIE MELL
   Karim F, 2002, IEEE MICRO, V22, P36, DOI 10.1109/MM.2002.1044298
   Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
   LANGEN D, 2000, 13 ANN IEEE INT ASIC
   LEMAIRE R, 2005, 16 IEEE WORKSH RAP S
   Mahdaly A. I., 1990, Proceedings. Second IEEE Workshop on Future Trends of Distributed Computing Systems, P374, DOI 10.1109/FTDCS.1990.138349
   MEHRA R, 1994, P INT WORKSH LOW POW, P197
   MOADELI M, 2007, P 21 INT C ADV INF N
   Pande PP, 2005, IEEE DES TEST COMPUT, V22, P404, DOI 10.1109/MDT.2005.108
   PANDE PP, 2005, IEEE T, V54
   RAGHUNATHAN V, P DAC 2003, P900
   Suboh S, 2008, TELECOMMUN SYST, V37, P137, DOI 10.1007/s11235-008-9077-1
   SUBOH S, ACM IEEE NOCS 2008 P, P205
   Suboh S, 2008, 2008 4TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, P75, DOI 10.1109/SPL.2008.4547735
   Sun Y., 2002, P IEEE NORCHIP C
   VARATKAR G, 2002, P DES AUT C DAC, P510
   Wingard D, 2001, DES AUT CON, P673, DOI 10.1109/DAC.2001.935592
   Wolkotte P.T., 2005, P 15 INT C FIELD PRO
   Wolkotte PT, 2005, 2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P82, DOI 10.1109/ISSOC.2005.1595650
   XU J, 2006, ACM T EMBED COMPUT S, P263
   Ye TT, 2003, IEEE INT CONF ASAP, P97, DOI 10.1109/ASAP.2003.1212833
NR 36
TC 5
Z9 6
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL-SEP
PY 2009
VL 55
IS 7-9
BP 387
EP 395
DI 10.1016/j.sysarc.2009.07.002
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 513XZ
UT WOS:000271358800004
OA Bronze
DA 2024-07-18
ER

PT J
AU Wang, NC
   Hung, YP
AF Wang, Neng-Chung
   Hung, Yi-Ping
TI Multicast communication in wormhole-routed 2D torus networks with
   hamiltonian cycle model
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hamiltonian cycle; Multicast; Parallel computing; Torus networks;
   Wormhole routing
AB In this paper, we propose an efficient multipath multicast routing algorithm in wormhole-routed 2D torus networks. We first introduce a hamiltonian cycle model for exploiting the feature of torus networks. Based on this model, we find a hamiltonian cycle in torus networks. Then, an efficient multipath multicast routing algorithm with hamiltonian cycle model (mulitpath-HCM) is presented. The proposed multipath multicast routing algorithm utilizes communication channels more uniformly in order to reduce the path length of the routing messages, making the multicasting more efficient. Simulation results show that the multicast latency of the proposed multipath-HCM routing algorithm is Superior to that of fixed and dual-path routing algorithms. (c) 2008 Elsevier B.V. All rights reserved.
C1 [Wang, Neng-Chung] Natl United Univ, Dept Comp Sci & Informat Engn, Miaoli 360, Taiwan.
   [Hung, Yi-Ping] Chaoyang Univ Technol, Dept Comp Sci & Informat Engn, Taichung 413, Taiwan.
C3 National United University; Chaoyang University of Technology
RP Wang, NC (corresponding author), Natl United Univ, Dept Comp Sci & Informat Engn, Miaoli 360, Taiwan.
EM ncwang@nuu.edu.tw; s9327604@mail.cyut.edu.tw
RI Huang, Yung-Fa/AAJ-4607-2020
OI Wang, Neng-Chung/0000-0002-1021-9124
CR Anderson E., 1997, P 1997 ACMIEEE C SUP, P1
   [Anonymous], P 38 IEEE COMP SOC I
   Boppana R. V., 1994, Proceedings. Sixth IEEE Symposium on Parallel and Distributed Processing (Cat. No.94TH0675-9), P722, DOI 10.1109/SPDP.1994.346103
   Chen TS, 2000, PARALLEL COMPUT, V26, P1459, DOI 10.1016/S0167-8191(00)00058-2
   Chen TS, 1998, INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-IV, PROCEEDINGS, P674
   DALLY WJ, 1986, DISTRIB COMPUT, V1, P187, DOI 10.1007/BF01660031
   Fagg GE, 2000, LECT NOTES COMPUT SC, V1908, P354
   Fleury E, 1998, J PARALLEL DISTR COM, V53, P26, DOI 10.1006/jpdc.1998.1473
   KALE L, 2003, P IPDPS 03 NIC FRANC, P69
   LibeskindHadas R, 1996, SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P180, DOI 10.1109/HPCA.1996.501184
   LIN XO, 1994, IEEE T PARALL DISTR, V5, P793, DOI 10.1109/71.298203
   MCKINLEY PK, 1994, IEEE T PARALL DISTR, V5, P1252, DOI 10.1109/71.334899
   NI LM, 1993, COMPUTER, V26, P62, DOI 10.1109/2.191995
   NOAKES M, 1990, ADVANCED RESEARCH IN VLSI : PROCEEDINGS OF THE SIXTH MIT CONFERENCE, P179
   Panda D. K., 1994, Parallel Computer Routing and Communication. First International Workshop, PCRCW '94. Proceedings, P131
   Rabenseifner R, 2003, INT J HIGH PERFORM C, V17, P49, DOI 10.1177/1094342003017001005
   Robinson DF, 1997, J PARALLEL DISTR COM, V45, P104, DOI 10.1006/jpdc.1997.1372
   ROBINSON DF, 1995, IEEE T PARALL DISTR, V6, P1029, DOI 10.1109/71.473513
   Thakur R, 2005, INT J HIGH PERFORM C, V19, P119, DOI 10.1177/1094342005054258
   Wang NC, 2005, J SYST ARCHITECT, V51, P165, DOI 10.1016/j.sysarc.2004.11.001
   Wang SY, 2000, IEEE T COMPUT, V49, P246, DOI 10.1109/12.841128
NR 21
TC 7
Z9 7
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2009
VL 55
IS 1
BP 70
EP 78
DI 10.1016/j.sysarc.2008.09.002
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 394CO
UT WOS:000262423200007
DA 2024-07-18
ER

PT J
AU Lója, K
   Giaccone, P
AF Loja, Krisztina
   Giaccone, Paolo
TI Nash equilibria in bandwidth allocation for non-cooperative peer-to-peer
   networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE peer-to-peer networks; game theory; Nash equilibrium; bandwidth
   allocation
ID SYSTEMS; GAME
AB In peer-to-peer networks, peers act as clients and servers, i.e., they can download files from others and allow others to download from them, at the same time. Since the bandwidth of a,peer acting as server is shared among all its clients, the download rate experienced by a peer depends on the server choices of the other peers.
   We focus our investigation on the bandwidth allocation among the peers and model this system with non-cooperative game theory. We assume that peers are rational players that maximize their utility, corresponding to minimize their download time. We study the existence of Nash equilibrium points under a very simple server selection policy and show that it is efficiency from the point of view of the bandwidth utilization. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Giaccone, Paolo] Politecn Torino, Dipartimento Elettr, I-10129 Turin, Italy.
C3 Polytechnic University of Turin
RP Giaccone, P (corresponding author), Politecn Torino, Dipartimento Elettr, I-10129 Turin, Italy.
EM paolo.giaccone@polito.it
RI Giaccone, Paolo/F-3125-2018
OI Giaccone, Paolo/0000-0003-4283-7936
CR ADAR E, 2000, FIRST MONDAY, V5, P10
   Buragohain C, 2003, THIRD INTERNATIONAL CONFERENCE ON PEER-TO-PEER COMPUTING (P2P2003), PROCEEDINGS, P48, DOI 10.1109/PTP.2003.1231503
   COHEN B, 2003, WORKSH EC PEER PEER
   Courcoubetis C, 2006, IEEE J SEL AREA COMM, V24, P1034, DOI 10.1109/JSAC.2006.872885
   Feldman M, 2006, IEEE J SEL AREA COMM, V24, P1010, DOI 10.1109/JSAC.2006.872882
   FELDMAN M, 2003, 1 WORKSH EC PEER PEE
   Feldman M., 2004, ACM E COMM C EC 04 M
   Félegyházi M, 2006, IEEE T MOBILE COMPUT, V5, P463, DOI 10.1109/TMC.2006.68
   Jin YM, 2003, IEEE INFOCOM SER, P1242
   MA RTB, 2004, ACM SIGMETRICS 04
   Manini D, 2005, 2005 WORKSHOP ON TECHNIQUES, METHODOLOGIES AND TOOLS FOR PERFORMANCE EVALUATION OF COMPLEX SYSTEMS, PROCEEDINGS, P34, DOI 10.1109/FIRB-PERF.2005.16
   MARBACH P, 2002, IEEE INFOCOM 02
   MEO M, 2005, GLOB INT S GI2005 MI
   NASH J, 1951, ANN MATH, V54, P286, DOI 10.2307/1969529
   NASH JF, 1950, P NATL ACAD SCI USA, V36, P48, DOI 10.1073/pnas.36.1.48
   RANGANATHAN K, 2003, WORKSH EC PEER PEER
   RASMUSEN E, 2001, GAMES INFORM
   Schelling Thomas C., 1960, STRATEGY CONFLICT
   van Lint JH., 1992, COURSE COMBINATORICS
   Yaïche H, 2000, IEEE ACM T NETWORK, V8, P667, DOI 10.1109/90.879352
NR 20
TC 4
Z9 4
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN-FEB
PY 2008
VL 54
IS 1-2
BP 81
EP 96
DI 10.1016/j.sysarc.2007.04.001
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 311OB
UT WOS:000256608400007
DA 2024-07-18
ER

PT J
AU Santoro, A
   Quaglia, F
AF Santoro, Andrea
   Quaglia, Francesco
TI Multiprogrammed non-blocking checkpoints in support of optimistic
   simulation on myrinet clusters
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE optimistic simulation; rollback-based synchronization; checkpointing;
   DMA; myrinet; performance optimization; multiprogramming
AB CCL (checkpointing and communication library) is a software layer in support of optimistic parallel discrete event simulation (PDES) on myrinet-based COTS clusters. Beyond classical low latency message delivery functionalities, this library implements CPU offloaded, non-blocking (asynchronous) checkpointing functionalities based on data transfer capabilities provided by a programmable DMA engine on board of myrinet network cards. These functionalities are unique since optimistic simulation systems conventionally rely on checkpointing implemented as a synchronous, CPU-based data copy. Releases of CCL up to v2.4 only support monoprogrammed non-blocking checkpoints. This forces re-synchronization between CPU and DMA activities, which is a potential source of overhead, each time a new checkpoint request must be issued at the simulation application level while the last issued one is still being carried out by the DMA engine. In this paper we present a redesigned release of CCL (v3.0) that, exploiting hardware capabilities of more advanced myrinet clusters, supports multiprogrammed non-blocking checkpoints. The multiprogrammed approach allows higher degree of con-currency between checkpointing and other simulation specific operations carried out by the CPU, with benefits on performance. We also report the results of the experimental evaluation of those benefits for the case of a Personal Communication System (PCS) simulation application, selected as a real world test-bed. (c) 2007 Elsevier B.V. All rights reserved.
C1 Univ Roma La Sapienza, Dipartimento Informat & Sistemist, Sch Engn, I-00198 Rome, Italy.
C3 Sapienza University Rome
RP Quaglia, F (corresponding author), Univ Roma La Sapienza, Dipartimento Informat & Sistemist, Sch Engn, Via Salaria 113, I-00198 Rome, Italy.
EM quaglia@dis.uniroma1.it
CR Boukerche A, 1999, THIRTEENTH WORKSHOP ON PARALLEL AND DISTRIBUTED SIMULATION - PROCEEDINGS, P166, DOI 10.1109/PADS.1999.766173
   Bruce D., 1995, Proceedings. Ninth Workshop on Parallel and Distributed Simulation. (PADS'95) (Cat. No.95TB8096), P40, DOI 10.1109/PADS.1995.404318
   Carothers C. D., 1995, Proceedings. Ninth Workshop on Parallel and Distributed Simulation. (PADS'95) (Cat. No.95TB8096), P87, DOI 10.1109/PADS.1995.404313
   Carothers CD, 2000, PADS 2000: FOURTEENTH WORKSHOP ON PARALLEL AND DISTRIBUTED SIMULATION, PROCEEDINGS, P53, DOI 10.1109/PADS.2000.847144
   Elnozahy E. N., 1992, Proceedings 11th Symposium on Reliable Distributed Systems (Cat. No.92CH3187-2), P39, DOI 10.1109/RELDIS.1992.235144
   Fleischmann J., 1995, Proceedings. Ninth Workshop on Parallel and Distributed Simulation. (PADS'95) (Cat. No.95TB8096), P50, DOI 10.1109/PADS.1995.404317
   Franks S, 1997, 11TH WORKSHOP ON PARALLEL AND DISTRIBUTED SIMULATION, PROCEEDINGS, P72, DOI 10.1109/PADS.1997.594589
   FUJIMOTO RM, 1990, COMMUN ACM, V33, P30, DOI 10.1145/84537.84545
   FUJIMOTO RM, 1992, IEEE T COMPUT, V41, P68, DOI 10.1109/12.123382
   JEFFERSON DR, 1985, ACM T PROGR LANG SYS, V7, P404, DOI 10.1145/3916.3988
   Kandukuri S, 2002, IEEE T WIREL COMMUN, V1, P46, DOI 10.1109/7693.975444
   LI K, 1994, IEEE T PARALL DISTR, V5, P874, DOI 10.1109/71.298215
   *MYRICOM, 1999, INPRESS LAN 4
   *MYRICOM, 2001, LAN 9
   *MYRICOM, 2001, PCI64 PROGR DOC
   PAKIN S, 1995, P SUP 95
   PLANK JS, 1995, PROCEEDINGS OF THE 1995 USENIX TECHNICAL CONFERENCE, P213
   Preiss B. R., 1994, ACM Transactions on Modeling and Computer Simulation, V4, P223, DOI 10.1145/189443.189444
   Quaglia F, 2005, J PARALLEL DISTR COM, V65, P667, DOI 10.1016/j.jpdc.2005.02.006
   Quaglia F, 2003, IEEE T PARALL DISTR, V14, P593, DOI 10.1109/TPDS.2003.1206506
   Quaglia F, 2002, 16TH WORKSHOP ON PARALLEL AND DISTRIBUTED SIMULATION, PROCEEDINGS, P143
   Quaglia F, 2001, NINTH INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, PROCEEDINGS, P241, DOI 10.1109/MASCOT.2001.948874
   Ronngren R, 1996, TENTH WORKSHOP ON PARALLEL AND DISTRIBUTED SIMULATION - PADS 96, PROCEEDINGS, P70, DOI 10.1109/PADS.1996.761564
   RONNGREN R, 1994, 8TH WORKSHOP ON PARALLEL AND DISTRIBUTED SIMULATION (PADS '94), P110
   Santoro A, 2003, SEVENTH IEEE INTERNATIONAL SYMPOSIUM ON DISTRIBUTED SIMULATION AND REAL-TIME APPLICATIONS, PROCEEDINGS, P120, DOI 10.1109/DISRTA.2003.1243005
   Santoro A, 2006, SIMUL-T SOC MOD SIM, V82, P5, DOI 10.1177/0037549706065350
   Skold S, 1996, 1996 WINTER SIMULATION CONFERENCE PROCEEDINGS, P653, DOI 10.1145/256562.256779
   Soliman HM, 1998, IEEE T PARALL DISTR, V9, P947, DOI 10.1109/71.730524
   STEINMAN JS, 1993, 1993 WINTER SIMULATION CONFERENCE PROCEEDINGS, P687
   West D, 1996, TENTH WORKSHOP ON PARALLEL AND DISTRIBUTED SIMULATION - PADS 96, PROCEEDINGS, P78, DOI 10.1109/PADS.1996.761565
NR 30
TC 3
Z9 3
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2007
VL 53
IS 9
BP 659
EP 676
DI 10.1016/j.sysarc.2007.01.003
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 183PQ
UT WOS:000247585100009
DA 2024-07-18
ER

PT J
AU Temmerman, M
   Daylight, EG
   Catthoor, F
   Demeyer, S
   Dhaene, T
AF Temmerman, Marijn
   Daylight, Edgar G.
   Catthoor, Francky
   Demeyer, Serge
   Dhaene, Tom
TI Optimizing data structures at the modeling level in embedded multimedia
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 5th International Workshop on Embedded Computer Systems - Architectures,
   Modeling, and Simulation
CY JUL 18-20, 2005
CL Samos, GREECE
DE embedded systems; UML-model transformation; data structures;
   design-space exploration; multimedia
ID SOFTWARE
AB Traditional design techniques for embedded systems apply transformations on the source code to optimize hardware-related cost factors. Unfortunately, such transformations cannot adequately deal with the highly dynamic nature of today's multimedia applications. Therefore, we go one step back in the design process. Starting from a conceptual UML model, we first transform the model before refining it into executable code. This paper presents: various model transformations, an estimation technique for the steering cost parameters, and three case studies that show how our model transformations result in factors improvement in memory footprint and performance with respect to the initial implementation. (c) 2006 Elsevier B.V. All rights reserved.
C1 Karel Grote Hogesch, Dept Elect Engn, B-2660 Antwerp, Belgium.
   IMEC, DESICS Div, B-3001 Louvain, Belgium.
   Univ Antwerp, Dept Math & Comp Sci, B-2020 Antwerp, Belgium.
C3 IMEC; University of Antwerp
RP Temmerman, M (corresponding author), Karel Grote Hogesch, Dept Elect Engn, Salesianenlaan 30, B-2660 Antwerp, Belgium.
EM marijn.temmerman@kdg.be
RI Dhaene, Tom/A-4541-2009; Demeyer, Serge/JMQ-7341-2023
OI Demeyer, Serge/0000-0002-4463-2945
CR Catthoor F., 1998, CUSTOM MEMORY MANAGE
   Daylight EG, 2004, IEEE T VLSI SYST, V12, P269, DOI 10.1109/TVLSI.2004.824303
   Demeyer S., 2002, Object-Oriented Reengineering Patterns
   Fowler M., 2018, Refactoring: Improving the Design of Existing Code
   Pareto Vilfredo, 1971, MANUAL POLITICAL EC
   *PHIL EL N AM CORP, 1997, TRIMEDIA TM1000 PREL
   Pimentel AD, 2006, IEEE T COMPUT, V55, P99, DOI 10.1109/TC.2006.16
   REYES V, 2006, DATE 06, P474
   Rumbaugh James, 1999, The unified modeling language reference manual
   Suny? G., 2001, LNCS, P134, DOI DOI 10.1007/3-540-45441-1_11
   Vijaykrishnan N, 2003, IEEE T COMPUT, V52, P59, DOI 10.1109/TC.2003.1159754
   Yang P, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P120, DOI 10.1109/CODESS.2003.1275270
   YKMANCOUVREUR C, 2002, T EMBEDDED COMPUT SY, V1, P106
   2005, ATOMIUM
NR 14
TC 3
Z9 3
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2007
VL 53
IS 8
BP 539
EP 549
DI 10.1016/j.sysarc.2006.11.008
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 184LQ
UT WOS:000247643500008
DA 2024-07-18
ER

PT J
AU Martínez, A
   Martínez, R
   Alfaro, FJ
   Sánchez, JL
AF Martinez, Alejandro
   Martinez, Raul
   Alfaro, Francisco J.
   Sanchez, Jose L.
TI A low-cost strategy to provide full QoS support in Advanced Switching
   networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE PCI express advanced switching; QoS; network architecture; arbitration
ID ROUND-ROBIN
AB Advanced Switching (AS) is an open-standard fabric-interconnect technology that is built over the same physical and link layers as PCI Express technology. Moreover, it includes an optimized transaction layer to enable essential communication capabilities, including protocol encapsulation, peer-to-peer communications, mechanisms to provide quality of service (QoS), enhanced fail-over, high availability, multicast communications, and congestion and system management. In this paper, we propose a strategy to use the AS resources that provides a good performance and QoS support at a low cost. When the system is considered as a whole rather than each element being taken separately, it is possible to use only two virtual channels (VCs) at the switches to provide a service like that with many more VCs. As a result, we obtain a noticeable reduction of silicon area and arbitration time. Our proposal is fully compatible with the AS specification and permits us to provide an adequate performance both for typical multimedia applications and for best-effort traffic. (c) 2006 Elsevier B.V. All rights reserved.
C1 Univ Castilla La Mancha, Escuela Politecn Super, Dept Sistemas Informat, Albacete 02071, Spain.
C3 Universidad de Castilla-La Mancha
RP Martínez, A (corresponding author), Univ Castilla La Mancha, Escuela Politecn Super, Dept Sistemas Informat, Albacete 02071, Spain.
EM alejandro@dsi.uclm.es; raulmm@dsi.uclm.es; falfaro@dsi.uclm.es;
   jsanchez@dsi.uclm.es
RI Sánchez, José L./M-3057-2019; Alfaro-Cortes, Francisco J./E-1268-2015
OI Sánchez, José L./0000-0002-3498-9174; Alfaro-Cortes, Francisco
   J./0000-0002-4430-4482
CR *ADV SWITCH INT SP, 2005, ADV SWITCH COR ARCH
   Alfaro FJ, 2004, IEEE T PARALL DISTR, V15, P810, DOI 10.1109/TPDS.2004.46
   [Anonymous], J INTERNETWORKIN OCT
   [Anonymous], 2000, INFINIBAND ARCH SPEC
   [Anonymous], 1991, ART COMPUTER SYSTEM
   CHRYSOS N, 2004, P IEEE GLOB 2004 C N
   DALLY W, 1998, P 6 S HOT INT, P41
   DUATO J, 1999, P 11 S HIGH PERF COM
   Elhanany I, 2005, IEEE NETWORK, V19, P5, DOI 10.1109/MNET.2005.1407692
   Golestani S. J., 1994, Proceedings IEEE INFOCOM '94. The Conference on Computer Communications. Networking for Global Communications (Cat. No.94CH3401-7), P636, DOI 10.1109/INFCOM.1994.337677
   *IEEE, 8021D2004 IEEE
   KATEVENIS M, 1991, IEEE J SEL AREA COMM, V9, P1265, DOI 10.1109/49.105173
   KATEVENIS M, 1997, P WORKSH COMM ARCH S
   MARTINEZ A, P 12 INT C HIGH PERF, P158
   MARTINEZ R, 2006, IEEE INT S NETW COMP
   MARTINEZ R, 2006, INT C PAR DISTR SYST
   Minkenberg C, 2003, ACM SIGCOMM COMP COM, V33, P119, DOI 10.1145/774763.774782
   Parekh AK, 1993, IEEE ACM T NETWORK, V1, P344, DOI 10.1109/90.234856
   PAREKH AK, 1994, IEEE ACM T NETWORK, V2, P137, DOI 10.1109/90.298432
   *PCI SPEC INT GROU, 2003, PCI EXPR BAS ARCH SP
   Peh LS, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P255, DOI 10.1109/HPCA.2001.903268
   Shreedhar M, 1996, IEEE ACM T NETWORK, V4, P375, DOI 10.1109/90.502236
   SIMOS D, 2004, FORTHICSTR339
   Stiliadis D, 1998, IEEE ACM T NETWORK, V6, P611, DOI 10.1109/90.731196
   Yum KH, 2002, IEEE T PARALL DISTR, V13, P1261, DOI 10.1109/TPDS.2002.1158264
   YUM KH, 2001, P 28 ANN INT S COMP
   ZHANG LX, 1991, ACM T COMPUT SYST, V9, P101, DOI 10.1145/103720.103721
NR 27
TC 3
Z9 4
U1 0
U2 6
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2007
VL 53
IS 7
BP 355
EP 368
DI 10.1016/j.sysarc.2006.10.013
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 184NY
UT WOS:000247649900002
DA 2024-07-18
ER

PT J
AU Salomon, R
   Sill, F
AF Salomon, Ralf
   Sill, Frank
TI High-speed, low-leakage integrated circuits: An evolutionary algorithm
   perspective
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 19th International Conference on Architecture of Computing Systems
CY MAR 13-16, 2006
CL Frankfurt, GERMANY
DE low-power; leakage minimization; evolutionary algorithms; dual-threshold
   CMOS
ID LOW-POWER
AB The markets today observe users having increasing demands on processing speed and energy consumption of their mobile devices. However, processing speed as well as functionality always comes at the expense of energy and thus limits, among other things, mobility and integration density. Recent technological developments allow for the simultaneous realization of slow, low-energy consuming as well as fast, high-energy consuming gates on the very same chip. In this respect, a particular design is an abstract optimization task for which this paper applies evolutionary algorithms. These algorithms are heuristic population-based search procedures that utilize certain mechanisms known from natural evolution. In comparison to currently available deterministic optimization procedures, the evolutionary algorithms achieved some energy savings of about 10-40% on standard ISCAS test problems, while still yielding the highest processing speed possible. (c) 2006 Elsevier B.V. All rights reserved.
C1 Univ Rostock, Fac Comp Sci & Elect Engn, D-18051 Rostock, Germany.
C3 University of Rostock
RP Salomon, R (corresponding author), Univ Rostock, Fac Comp Sci & Elect Engn, D-18051 Rostock, Germany.
EM ralf.salomon@uni-rostock.de; frank.sill@uni-rostock.de
RI Torres, Frank Sill/A-1634-2013
OI Sill Torres, Frank/0000-0002-4028-455X
CR [Anonymous], 1994, Evolutionsstrategie '94
   [Anonymous], 1962, Industrial Research
   [Anonymous], 1995, Evolution and Optimum Seeking, Sixth-Generation Computer Technology Series
   Back T., 1997, IEEE Transactions on Evolutionary Computation, V1, P3, DOI 10.1109/4235.585888
   Chen W, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P263, DOI 10.1109/LPE.2001.945413
   Fogel D.B., 1995, EVOLUTIONARY COMPUTA
   Goldberg David E, 1989, GENETIC ALGORITHMS S
   Hansen MC, 1999, IEEE DES TEST COMPUT, V16, P72, DOI 10.1109/54.785838
   Kao JT, 2000, IEEE J SOLID-ST CIRC, V35, P1009, DOI 10.1109/4.848210
   Karnik T, 2002, DES AUT CON, P486, DOI 10.1109/DAC.2002.1012674
   Kuroda T, 2002, PR IEEE COMP DESIGN, P310, DOI 10.1109/ICCD.2002.1106787
   Salomon R, 1996, BIOSYSTEMS, V39, P263, DOI 10.1016/0303-2647(96)01621-8
   Sill F, 2005, I CONF VLSI DESIGN, P874, DOI 10.1109/ICVD.2005.147
   SILL F, 2004, P 17 S INT CIRC SYST
   SILL F, 2005, P 18 S INT CIRC SYST
   Sundararajan V., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P139, DOI 10.1109/LPE.1999.799429
   Wei L., 1999, Proceedings ofthe Design Automation Conference, P430
   Wei LQ, 2000, PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P413, DOI 10.1109/CICC.2000.852697
   Weste N., 2011, CMOS VLSI Design: A Circuits and Systems Perspective, V4th ed.
NR 19
TC 10
Z9 10
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2007
VL 53
IS 5-6
SI SI
BP 321
EP 327
DI 10.1016/j.sysarc.2006.10.001
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 158LS
UT WOS:000245793600008
DA 2024-07-18
ER

PT J
AU Garcia, F
   Piattini, M
   Ruiz, F
   Canfora, G
   Visaggio, CA
AF Garcia, Felix
   Piattini, Mario
   Ruiz, Francisco
   Canfora, Gerardo
   Visaggio, Corrado A.
TI FMESP: Framework for the modeling and evaluation of software processes
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ACM Workshop on Quantitative Techniques for Software Process
CY OCT 31-NOV 05, 2004
CL Newport Beach, CA
SP ACM
DE software process modeling; software measurement; conceptual framework;
   software engineering environment
AB Nowadays, organizations face with a very high competitiveness and for this reason they have to continuously improve their processes. Two key aspects to be considered in the software processes management in order to promote their improvement are their effective modeling and evaluation. The integrated management of these key aspects is not a trivial task, the huge number and diversity of elements to take into account makes it complex the management of software processes. To case and effectively support this management, in this paper we propose FMESP: a framework for the integrated management of the modeling and measurement of software processes. FMESP incorporates the conceptual and technological elements necessary to ease the integrated management of the definition and evaluation of software processes. From the measurement perspective of the framework and in order to provide the support for the software process measurement at model level a set of representative measures have been defined and validated. (C) 2006 Elsevier B.V. All rights reserved.
C1 Univ Castilla La Mancha, Dept Comp Sci, Alarcos Res Grp, E-13071 Ciudad Real, Spain.
   Univ Sannio, RCOST Res Ctr Software Technol, Benevento, Italy.
C3 Universidad de Castilla-La Mancha; University of Sannio
RP Garcia, F (corresponding author), Univ Castilla La Mancha, Dept Comp Sci, Alarcos Res Grp, E-13071 Ciudad Real, Spain.
EM Felix.Garcia@uclm.es
RI Ruiz, Francisco/D-4295-2011; Piattini, Mario/F-6271-2013; Garcia,
   Felix/D-4299-2011
OI Ruiz, Francisco/0000-0002-4923-7848; Piattini,
   Mario/0000-0002-7212-8279; Canfora, Gerardo/0000-0003-0049-1279;
   visaggio, Corrado Aaron/0000-0002-0558-4450; Garcia,
   Felix/0000-0001-6460-0353
CR [Anonymous], P 6 INT C EMP ASS SO
   BASILI VR, 1988, IEEE T SOFTWARE ENG, V14, P758, DOI 10.1109/32.6156
   Basili VR, 1999, IEEE T SOFTWARE ENG, V25, P456, DOI 10.1109/32.799939
   BRIAND L, 1998, ISERN9829
   Canfora G, 2006, SOFTWARE PRACT EXPER, V36, P283, DOI 10.1002/spe.697
   Canfora G, 2005, J SYST SOFTWARE, V77, P113, DOI 10.1016/j.jss.2004.11.007
   Cook JE, 1999, ACM T SOFTW ENG METH, V8, P147, DOI 10.1145/304399.304401
   CURTIS B, 1992, P INT C SOFTW MAINT, P2
   FLORAC WA, 1999, SEI S SOFTW, P1
   Fuggetta A., 2000, P C LIM IR FUT SOFTW, P25, DOI DOI 10.1145/336512.336521
   García F, 2003, LECT NOTES COMPUT SC, V2786, P94
   GARCIA F, 2003, ENTERPRISE INFORMATI, V4, P219
   García F, 2006, INFORM SOFTWARE TECH, V48, P631, DOI 10.1016/j.infsof.2005.07.001
   Goldenson D., 2003, CROSSTALK J DEFENSE, V6, P20
   Gruber TR, 1995, INT J HUM-COMPUT ST, V43, P907, DOI 10.1006/ijhc.1995.1081
   Object Management Group, 2002, SOFTW PROC ENG MET S
   *OMG, 2002, XML MET INT XMI SPEC
   *OMG, 2002, MET OBJ FAC MOF SPEC
   Osterweil LJ, 1997, PROC INT CONF SOFTW, P540, DOI 10.1145/253228.253440
   Poels G, 2000, INFORM SOFTWARE TECH, V42, P35, DOI 10.1016/S0950-5849(99)00053-1
   Ruiz F, 2002, LECT NOTES COMPUT SC, V2559, P546
   TAUTZ C, 1998, REFSENO REPRESENTATI
   Vizcaino A, 2003, LECT NOTES ARTIF INT, V2663, P307
NR 23
TC 11
Z9 13
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2006
VL 52
IS 11
BP 627
EP 639
DI 10.1016/j.sysarc.2006.06.007
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 106WW
UT WOS:000242133700004
DA 2024-07-18
ER

PT J
AU Dobravec, T
   Zerovnik, J
   Robic, B
AF Dobravec, T
   Zerovnik, J
   Robic, B
TI An optimal message routing algorithm for circulant networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE circulant networks; two-terminal routing; restricted shortest paths;
   algorithm design
ID DOUBLE-LOOP NETWORKS; GRAPHS
AB A k-circulant network G(n;h(1),h(2),....h(k)) is an undirected graph where the node set is Z(n)={0.1,...,n-1}and the edge set is the union of sets of unordered pairs E-i={(u,u+sign(i) * h(vertical bar i vertical bar)(mod n))vertical bar u is an element of Z(n)}, for i is an element of {-k,...,-1, 1,...,k}. We present an optimal (i.e. using shortest paths) dynamic two-terminal message routing algorithm for k-circulant networks, k >= 2. Instead of computing the shortest paths in advance or using routing tables, our algorithm uses only the address of the final destination to determine the next node to which the message must be sent in order to stay on one of the shortest paths to its destination. We introduce the restricted shortest paths, which are used by Our routing algorithm, and present an efficient algorithm for their construction in 2-circulant graphs. (C) 2006 Elsevier B.V. All rights reserved.
C1 Univ Ljubljana, Fac Comp & Informat Sci, Ljubljana, Slovenia.
   Univ Maribor, Fac Mech Engn, SLO-2000 Maribor, Slovenia.
   Inst Math Phys & Mech, Ljubljana, Slovenia.
C3 University of Ljubljana; University of Maribor
RP Dobravec, T (corresponding author), Univ Ljubljana, Fac Comp & Informat Sci, Trzaska 25, Ljubljana, Slovenia.
EM tomaz.dobravec@fri.uni-lj.si
OI Zerovnik, Janez/0000-0002-6041-1106
CR AGUILO F, 1995, DISCRETE MATH, V138, P15, DOI 10.1016/0012-365X(95)94025-8
   BEIVIDE R, 1991, IEEE T COMPUT, V40, P1109, DOI 10.1109/12.93744
   BERMOND JC, 1995, J PARALLEL DISTR COM, V24, P2, DOI 10.1006/jpdc.1995.1002
   CAI JY, 1999, LNCS, V1627, P360
   CHENG Y, 1988, J ALGORITHM, V9, P401, DOI 10.1016/0196-6774(88)90030-2
   Chou CY, 1999, INFORM PROCESS LETT, V70, P259, DOI 10.1016/S0020-0190(99)00072-1
   Codenotti B, 1998, LINEAR ALGEBRA APPL, V285, P123, DOI 10.1016/S0024-3795(98)10126-X
   COOPERMAN G, 1995, DIMACS SER DISCRETE, V21, P47
   Dobravec T, 2003, J SYST ARCHITECT, V48, P387, DOI 10.1016/S1383-7621(03)00025-0
   DOBRAVEC T, 2001, P IASTED INT S APPL, P408
   DOBRAVEC T, 2004, THESIS U LJUBLJANA S
   DOBRAVEC T, 2002, 17 INT S COMP INF SC, V17, P332
   DOBRAVEC T, 2002, IASTED INT C COMM CO, P287
   DOBRAVEC T, 2003, P 12 INT EL COMP SCI, P437
   DU DZ, 1990, NETWORKS, V20, P173, DOI 10.1002/net.3230200204
   ESCUDERO M, 1988, ARS COMBIN A, V25, P187
   FIOL MA, 1987, IEEE T COMPUT, V36, P702, DOI 10.1109/TC.1987.1676963
   Guan DJ, 1998, INFORM PROCESS LETT, V65, P255, DOI 10.1016/S0020-0190(98)00013-1
   Hwang F. K., 1997, Parallel Processing Letters, V7, P259, DOI 10.1142/S0129626497000279
   Hwang FK, 2003, THEOR COMPUT SCI, V299, P107, DOI 10.1016/S0304-3975(01)00341-3
   Hwang FK, 2001, THEOR COMPUT SCI, V263, P211, DOI 10.1016/S0304-3975(00)00243-7
   Hwang FK, 1991, PROBAB ENG INFORM SC, V5, DOI 10.1017/S0269964800002072
   Leighton F.T., 1992, Introduction to Parallel Algorithms and Architecture: Arrays, Trees, Hypercubes
   Robic B, 2000, COMPUT ARTIF INTELL, V19, P37
   ROBIC B, 1996, 397 U CAMBR COMP LAB
   ZEROVNIK J, 1993, J ALGORITHM, V14, P226, DOI 10.1006/jagm.1993.1011
   Zerovnik J., 2000, PROC 1 INT C SOFTV E, P175
NR 27
TC 19
Z9 20
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2006
VL 52
IS 5
BP 298
EP 306
DI 10.1016/j.sysarc.2005.12.003
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 037TQ
UT WOS:000237170500004
DA 2024-07-18
ER

PT J
AU Bóo, M
   Amor, M
AF Bóo, M
   Amor, M
TI High-performance architecture for anisotropic filtering
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE texture mapping; anisotropic filtering; graphics hardware
AB Anisotropic filtering has been developed as a way of increasing the quality of texture mapping. However, a real hardware implementation of anisotropic filters implies approximations and simplifications that result in lower quality. In this paper we present a new, efficient hardware oriented anisotropic filtering technique. Specifically, the new algorithm we propose is based on the utilisation of a new distance computation method. This distance generation scheme permits simplification of the algorithm without reducing its quality. Additionally, a classification procedure for the identification of the position of each texel inside the footprint is proposed. This simple procedure permits the reduction of the computational requirements associated with the algorithm. We also present a new method for the computation of the coverage of a texel, based on the storage of a reduced set of possible coverage patterns. The new distance scheme obtains the patterns of all texels from a given texel through simple shift operations. The good quality results obtained with the filtering algorithm we propose, together with the low computational and storage requirements of the architecture we present, makes it a good candidate for hardware implementation. (c) 2004 Elsevier B.V. All rights reserved.
C1 Univ A Coruna, Dept Elect & Syst, E-15071 La Coruna, Spain.
   Univ Santiago de Compostela, Dept Elect & Comp Engn, E-15782 Santiago De Compostela, Spain.
C3 Universidade da Coruna; Universidade de Santiago de Compostela
RP Univ A Coruna, Dept Elect & Syst, E-15071 La Coruna, Spain.
EM margamor@udc.es
RI Amor, Margarita/O-9232-2015
OI Amor, Margarita/0000-0003-4641-7891
CR [Anonymous], 1989, THESIS U CALIFORNIA
   Beers A. C., 1996, Computer Graphics Proceedings. SIGGRAPH '96, P373, DOI 10.1145/237170.237276
   BOO M, 2004, SI ANISOTROPIC FILTE
   GREENE N, 1986, IEEE COMPUT GRAPH, V6, P21, DOI 10.1109/MCG.1986.276658
   Huttner T., 1999, Proceedings 1999 EUROGRAPHICS/SIGGRAPH Workshop on Graphics Hardware, P35, DOI 10.1145/311534.311572
   Kraus Martin., 2002, Proceedings of the ACM SIGGRAPH/EUROGRAPHICS Conference on Graphics Hardware, HWWS '02, P7
   LANDSALE RC, 1991, THESIS U TORONTO
   Lee YC, 2003, VISUAL COMPUT, V19, P10, DOI 10.1007/s00371-002-0169-8
   McCormack J, 1999, COMP GRAPH, P243, DOI 10.1145/311535.311562
   Schilling A, 1996, IEEE COMPUT GRAPH, V16, P32, DOI 10.1109/38.491183
   SCHILLING A, 1991, COMP GRAPH, V25, P133, DOI 10.1145/127719.122733
   SEN P, 2004, P EUR SIGGRAPH WORKS
   Shin H., 2001, P ACM SIGGRAPHEUROGR, P99
   Soler C, 2002, ACM T GRAPHIC, V21, P673, DOI 10.1145/566570.566635
   Wei LY, 2001, COMP GRAPH, P355, DOI 10.1145/383259.383298
   WEI LY, 2004, P EUR SIGGRAPH WORKS
   WILLIAMS L, 1983, COMPTUER GRAPHICS, V7, P1
   Wolberg G., 1990, Digital image warping
   Ying LI, 2001, SPRING EUROGRAP, P301
   YU Y, 2000, SIGGRAPH 2000 SKETCH
NR 20
TC 3
Z9 6
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2005
VL 51
IS 5
BP 297
EP 314
DI 10.1016/j.sysarc.2004.11.003
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 926QN
UT WOS:000229137800002
DA 2024-07-18
ER

PT J
AU Karci, A
AF Karci, A
TI Generalized parallel divide and conquer on 3D mesh and torus
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE parallel computation; binomial tree; task graph; divide and conquer
ID HYPERCUBE; TOPOLOGY
AB In this paper, we handle the problem of (1)mapping divide-and-conquer idea to 3D mesh and torus interconnection networks. Binary tree is not an efficient computation structure, thus, we select the computation structure as binomial tree. We propose an algorithm for divide and conquer on 3D meshes/torus. After that we give dilation of this algorithm for any 3D mesh whose size is power of 2 and the congestion of this embedding is 1, since each binomial tree consists of two edge-disjoint binomial tree B(n - 1)s.
   The communication times of proposed algorithm for store-and-forward routing mechanisms are evaluated with respect to some specific values of message ratio alpha, The results of wormhole routing mechanism are better than the results of store-and-forward routing mechanism due to the nommit dilation of embedding.
   The efficiency of the proposed algorithm is also investigated in this paper. If sequential algorithm has the complexity or number of computation as the quadratic form of size of data, then the proposed algorithm is cost-optimal depending on the routing mechanism being wormhole. In the store-and-forward routing mechanism, the number of computation in the sequential algorithm does not make the proposed algorithm be cost-optimal or not. The communication time is dominant and computation time is less effective than communication time. (c) 2004 Elsevier B.V.. All rights reserved.
C1 Firat Univ, Dept Comp Engn, Fac Engn, TR-23119 Elazig, Turkey.
C3 Firat University
RP Firat Univ, Dept Comp Engn, Fac Engn, TR-23119 Elazig, Turkey.
EM akarci@firat.edu.tr
RI KARCI, Ali/A-9604-2019; Karci, Ali/AAG-5337-2019
OI Karci, Ali/0000-0002-8489-8617
CR Chen TS, 2000, J SYST ARCHITECT, V46, P919, DOI 10.1016/S1383-7621(99)00049-1
   CORMEN TH, 1990, INTRO ALGORITHMS, P968
   GATES K, 222 EIDG TH ZURIH
   Giglmayr J, 2000, OPT LASER TECHNOL, V32, P473, DOI 10.1016/S0030-3992(00)00100-6
   GONZALEZ A, 1995, IEEE T PARALL DISTR, V6, P803, DOI 10.1109/71.406957
   Gorlatch S, 1997, PARALLEL COMPUT, V23, P687, DOI 10.1016/S0167-8191(97)00024-0
   JOHNSON SL, 1990, COMMUNICATION NETWOR
   Lakshmivarahan S, 1999, PARALLEL COMPUT, V25, P1877, DOI 10.1016/S0167-8191(99)00069-1
   Lo V, 1996, IEEE T PARALL DISTR, V7, P1049, DOI 10.1109/71.539736
   LOIDL HW, 1995, GLASGOW WORKSH FUNCT
   Lopez P, 1998, J SYST ARCHITECT, V44, P815, DOI 10.1016/S1383-7621(97)00019-2
   Loucif S, 2000, J SYST ARCHITECT, V46, P1103, DOI 10.1016/S1383-7621(00)00012-6
   Mou Z. G., 1988, Journal of Supercomputing, V2, P257, DOI 10.1007/BF00129780
   VALEROGARCIA M, 1997, UPCDAC199730
   VUILLEMIN J, 1987, COMMUN ACM, V21, P309
   WU IC, 1991, 2 ANN INT S ALG TAIP
NR 16
TC 4
Z9 4
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2005
VL 51
IS 5
BP 281
EP 295
DI 10.1016/j.sysarc.2004.06.004
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 926QN
UT WOS:000229137800001
DA 2024-07-18
ER

PT J
AU Paderewski-Rodríguez, P
   Torres-Carbonell, JJ
   Rodríguez-Fortiz, MJ
   Medina-Medina, N
   Molina-Ortiz, F
AF Paderewski-Rodríguez, P
   Torres-Carbonell, JJ
   Rodríguez-Fortiz, MJ
   Medina-Medina, N
   Molina-Ortiz, F
TI A Software System evolutionary and adaptive framework:: application to
   Agent-based systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Workshop on Adaptable Systems and Software Architectures (WASA)
CY JUN 25, 2002
CL Las Vegas, NV
DE blackboard; agent-based systems; evolution; software architecture
AB In this paper we present part of our current work: a proposal on a Software System evolutionary framework. This proposal is based mainly on previous work carried out by the GEDES (Group of Specification, Development and Evolution of Software) Research Group. Within this framework, we try to model the way a Software System can evolve, and especially, the evolution of Agent-based systems. We present the way systems evolve based on the application of operators and the understanding of definition of focusing on which should be these operators, and invariants in Agent-based systems, as well as introducing examples of actions and restrictions applied. (C) 2003 Elsevier B.V. All rights reserved.
C1 Minist Ciencia & Tecnol Palacio Comunicac, Secretaria Estado Telecomunicac & Soc Informac, Madrid 28071, Spain.
   Univ Granada, ETS Ingn Informat, Dept Lenguajes & Sistemas Informat, E-18071 Granada, Spain.
C3 University of Granada; University of Sevilla
RP Minist Ciencia & Tecnol Palacio Comunicac, Secretaria Estado Telecomunicac & Soc Informac, Plaza Cibeles S-N, Madrid 28071, Spain.
EM patricia@ugr.es; jj.torres@setsi.mcyt.es; mjfortiz@ugr.es; fmo@ugr.es
RI Paderewski Rodriguez, Patricia/E-1009-2012; Medina, Nuria
   Medina/B-1743-2012
OI Paderewski Rodriguez, Patricia/0000-0001-6626-9633; Medina, Nuria
   Medina/0000-0002-6013-732X
CR ANDERSSON J, 2000, P 4 INT SOFTW ARCH W
   Franklin S., 1996, P 3 INT WORKSH AG TH
   García-Cabrera L, 2002, J SOFTW MAINT EVOL-R, V14, P389, DOI 10.1002/smr.262
   GELERNTER D, 1992, COMMUNICATION ACM, V35
   PADEREWSKIRODRI.P, 2002, P SERP02 WASA02 LAS, P44
   PARETSLLORCA J, 1995, THESIS U GRANADA
   PARETSLLORCA J, 2002, INSA INT C HON HERB
   RODRIGUEZ MJ, 2000, LECT NOTES COMPUTER, V1798
   Rodríguez-Fortiz MJ, 2000, INTERNATIONAL SYMPOSIUM ON PRINCIPLES OF SOFTWARE EVOLUTION, PROCEEDINGS, P83, DOI 10.1109/ISPSE.2000.913225
   RODRIGUEZFORTIZ MJ, 2001, INT WORKSH PRINC SOF, P54
   TORKAR R, 2002, BUILDING RELIABLE CO
   TORRESCARBONELL JJ, 2002, INT J COMPUTING ANTI, V12, P3
   TORRESCARBONELL JJ, 2000, LNCS, V1798, P439
   TORRESCARBONELL JJ, 1996, TROIS C EUR SYST ROM, P705
NR 14
TC 3
Z9 3
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2004
VL 50
IS 7
BP 407
EP 416
DI 10.1016/j.sysarc.2003.08.012
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 834JG
UT WOS:000222406800005
DA 2024-07-18
ER

PT J
AU Aweya, J
   Ouellette, M
   Montuno, DY
AF Aweya, J
   Ouellette, M
   Montuno, DY
TI A multi-queue TCP window control scheme with dynamic buffer allocation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE TCP window control; congestion control; dynamic buffer threshold; buffer
   allocation
AB Explicit transmission control protocol (TCP) window control through the modification of the receiver's advertised window in ACK packets is one of the ways intermediate network elements can contribute to the end-to-end TCP control. The TCP receiver's advertised window, which indicates the level of the receive buffer of a TCP connection, limits the maximum window and consequently the throughput that can be achieved by the TCP sender. Thus, appropriate reduction of the advertised window by intermediate network elements can control the number of packets sent from a TCP sender. This paper describes a TCP window control scheme for a shared memory system with multiple queues. A dynamic buffer threshold, computed using a simple recursive algorithm, is used to dynamically allocate buffer space to the queues. (C) 2003 Elsevier B.V. All rights reserved.
C1 Nortel Networks, Ottawa, ON K1Y 4H7, Canada.
RP Aweya, J (corresponding author), Nortel Networks, POB 3511,Stn C, Ottawa, ON K1Y 4H7, Canada.
EM aweyaj@nortelnetworks.com; ouellett@nortelnetworks.com;
   delfin@nortelnetworks.com
CR [Anonymous], 1997, 2001 IETF RFC
   HILDRETH S, 1998, SUNEXPERT MAGAZI JUL
   Jacobson V., 1988, Computer Communication Review, V18, P314, DOI 10.1145/52325.52356
   Kalampoukas L, 1998, IEEE INFOCOM SER, P242, DOI 10.1109/INFCOM.1998.659660
   KARANDIKAR S, 2000, ACM COMPUTER COMMUNI, V30
   MANDERVILLE R, 1998, DATA COMMUNICATI NOV
   REARDON M, 1998, DATA COMMUNICATI SEP
   SATYAVOLU R, 1998, ATMFORUM980152R1
   SIEGEL E, 1998, RATE CONTROL ENHANCE
NR 9
TC 2
Z9 2
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2003
VL 49
IS 7-9
BP 369
EP 385
DI 10.1016/S1383-7621(03)00088-2
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 747PE
UT WOS:000186812600006
DA 2024-07-18
ER

PT J
AU Mermer, C
   Kim, D
   Berg, SG
   Gove, R
   Kim, Y
AF Mermer, C
   Kim, D
   Berg, SG
   Gove, R
   Kim, Y
TI Use of embedded DRAMs in video and image computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE embedded DRAM; on-chip memory; data cache; latency; mediaprocessors;
   systems-on-a-chip
AB We have evaluated the role of embedded dynamic random access memory (eDRAM) in the performance of programmable mediaprocessors, focusing on video/image computing. eDRAM's contributions to improving the total system performance can be assessed by measuring the number of CPU stall cycles caused by the memory transactions. We decomposed the CPU stall cycles into three components: latency due to row access, latency due to the pipeline of memory transactions, and burst transfer time. We used a cycle-accurate cache and eDRAM model to measure the system performance in executing selected low-level video/image computing functions on a mediaprocessor core. We simulated various values for data bus width, page size, and row-access time of eDRAM, pipeline delay of a memory transaction, and data cache line size. While the wider data width of eDRAM does reduce the burst transfer time, the actual reduction in the total stall cycles when the width was expanded from 8 to 16 bytes was lower than expected, ranging from 6.2% to 18.9%. Instead, we found that the row-access latency and memory transaction pipeline delay represent the major portion of the CPU stall cycles. For example, in case of 32-byte wide data bus, they account for 85.3-95.1% of the memory busy time during which data cache misses are serviced. We show how to lower the CPU stall time further, e.g., using no-write-allocate data cache to reduce the total burst transfer time, efficient memory banking to reduce the number of eDRAM page misses, and various software/hardware methods to bring data to the cache before they are needed by the CPU. In particular, the regular memory access pattern in video/image computing allows several methods to enhance the memory performance in using eDRAM, e.g., enlarging the cache line size and data prefetching. This paper presents our methodology, experimental results, and findings, which would be useful to the design of highly integrated systems on a chip with eDRAM in the future. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Washington, Dept Bioengn, Seattle, WA 98195 USA.
   Univ Washington, Dept Elect Engn, Seattle, WA 98195 USA.
   Univ Washington, Dept Comp Sci & Engn, Seattle, WA 98195 USA.
   Micron Technol Inc, San Jose, CA 95131 USA.
C3 University of Washington; University of Washington Seattle; University
   of Washington; University of Washington Seattle; University of
   Washington; University of Washington Seattle; Micron Technology
RP Univ Washington, Dept Bioengn, Box 352500, Seattle, WA 98195 USA.
EM ykim@u.washington.edu
OI Mermer, Coskun/0000-0002-7740-6813
CR Allan VH, 1995, ACM COMPUT SURV, V27, P367, DOI 10.1145/212094.212131
   Basoglu C, 2000, IEEE MICRO, V20, P48, DOI 10.1109/40.848472
   BERG SG, 1999, P SOC PHOTO-OPT INS, V3655, P147
   BERG SG, 2002, THESIS U WASHINGTON
   Burger D, 1997, IEEE MICRO, V17, P55, DOI 10.1109/40.641597
   CHEN TF, 1995, IEEE T COMPUT, V44, P609, DOI 10.1109/12.381947
   Cuppu V, 1999, CONF PROC INT SYMP C, P222, DOI [10.1109/ISCA.1999.765953, 10.1145/307338.300998]
   *INT INC, 1997, FOC TRANSF PC PLATF
   Iyer SS, 1999, IEEE SPECTRUM, V36, P56, DOI 10.1109/6.755442
   Keitel-Schulz D, 1998, PROC INT SYMP SYST, P23, DOI 10.1109/ISSS.1998.730592
   Luk Chi-Keung, 1996, P 7 INT C ARCH SUPP, P222, DOI [DOI 10.1145/248209.237190, DOI 10.1145/237090.237190]
   Mermer C, 2003, PARALLEL COMPUT, V29, P691, DOI 10.1016/S0167-8191(03)00040-1
   Panda P. R., 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051), P477, DOI 10.1109/ICCAD.1999.810697
   Patterson DavidA., 1996, Computer architecture: a quantitative approach, V2nd
   Przybylski S., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P160, DOI 10.1109/ISCA.1990.134521
   Schaller RR, 1997, IEEE SPECTRUM, V34, P52, DOI 10.1109/6.591665
   Yamauchi T, 1997, SEVENTEENTH CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, P303, DOI 10.1109/ARVLSI.1997.634862
NR 17
TC 0
Z9 0
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2003
VL 49
IS 7-9
BP 315
EP 330
DI 10.1016/S1383-7621(03)00056-0
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 747PE
UT WOS:000186812600002
DA 2024-07-18
ER

PT J
AU Das, N
   Bhattacharya, BB
   Bezrukov, SL
AF Das, N
   Bhattacharya, BB
   Bezrukov, SL
TI Permutation routing in optical MIN with minimum number of stages
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE bit-permute-complement permutations; hybrid optical MIN's; multistage
   interconnection network; path-dependent loss; permutation admissibility;
   shuffle-exchange networks
ID MULTISTAGE INTERCONNECTION NETWORKS; CUBE-TYPE NETWORKS; OMEGA-NETWORKS;
   SHUFFLE; REARRANGEABILITY; ADMISSIBILITY; ALGORITHM
AB In a hybrid optical multistage interconnection network (MIN), optical signals are routed by electronically controlled switches using directional couplers. A relevant design problem is to minimize the path-dependent loss of the optical signal, which is directly proportional to the number of couplers, i.e., the number of switches through which the signal has to pass. In general, given the network size and the type of the MIN, the number of stages is a constant. Hence, an input signal has to pass through a fixed number of couplers to reach the output. In this paper, it is shown that the routing delay and path-dependent loss in a fixed-stage N x N MIN, can be significantly reduced on the average by using a variable-stage shuffle-exchange network instead. An arbitrary N x N permutation P can be routed with minimum delay and minimum path-dependent loss, if the minimum number of stages of the MIN necessary to route P is known. An O(Nn) algorithm (N = 2(n)) is presented here for checking the admissibility of a given permutation P in an m-stage shuffle-exchange network (SEN), where 1 < m < n. The minimum-stage SEN needed to pass P can then be determined in O(Nn log n) time. Furthermore, for n < m less than or equal to 2n - 1, a necessary condition for permutation admissibility is derived which is shown to be necessary as well as sufficient for the special class of BPC (bit-permute-complement) permutations., It has been shown that, for 1 less than or equal to m less than or equal to 2n - 1, the minimum number of stages required to pass a BPC permutation P through a SEN can be determined in O(n(2)) time, and P can be routed through a variable-stage SEN using the minimum number of stages only. In an optical MIN, this technique helps to reduce the path-dependent loss by limiting the number of stages to be traversed by the optical signal. (C) 2003 Elsevier Science B.V. All rights reserved.
C1 Indian Stat Inst, Adv Comp & Microelect Unit, Kolkata 700108, W Bengal, India.
   Univ Wisconsin, Dept Math & Comp Sci, Superior, WI 54880 USA.
C3 Indian Statistical Institute; Indian Statistical Institute Kolkata;
   University of Wisconsin System
RP Indian Stat Inst, Adv Comp & Microelect Unit, Kolkata 700108, W Bengal, India.
EM ndas@isical.ac.in; bhargab@isical.ac.in; sb@mcs.uwsuper.edu
RI Bhattacharya, Bhargab/AAE-6130-2020
CR ABDENNADHER A, 1992, PROC INT CONF PARAL, P159
   Bass DW, 1997, THIRD INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS, AND NETWORKS, PROCEEDINGS (I-SPAN '97), P165, DOI 10.1109/ISPAN.1997.645088
   DAS N, 1993, IEEE T COMPUT, V42, P665, DOI 10.1109/12.277286
   DAS N, 1994, IEEE T COMPUT, V43, P1439, DOI 10.1109/12.338106
   Hu Q, 1996, IEEE T COMPUT, V45, P97, DOI 10.1109/12.481490
   Pan Y, 1999, IEEE COMMUN MAG, V37, P50, DOI 10.1109/35.747249
   PARKER DS, 1980, IEEE T COMPUT, V29, P213, DOI 10.1109/TC.1980.1675553
   RAGHAVENDRA CS, 1986, IEEE T COMPUT, V35, P307, DOI 10.1109/TC.1986.1676763
   SHEN XJ, 1995, IEEE T COMPUT, V44, P714, DOI 10.1109/12.381960
   SHEN XJ, 1995, IEEE T COMPUT, V44, P1144, DOI 10.1109/12.464393
   SHEN XJ, 1995, IEEE T COMPUT, V44, P604, DOI 10.1109/12.376176
   STONE HS, 1971, IEEE T COMPUT, VC 20, P153, DOI 10.1109/T-C.1971.223205
   VARMA A, 1988, IEEE T COMMUN, V36, P1138, DOI 10.1109/26.7531
   WU CL, 1980, IEEE T COMPUT, V29, P694, DOI 10.1109/TC.1980.1675651
   Yang YY, 2000, J PARALLEL DISTR COM, V60, P72, DOI 10.1006/jpdc.1999.1595
NR 15
TC 3
Z9 3
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2003
VL 48
IS 11-12
BP 311
EP 323
DI 10.1016/S1383-7621(03)00013-4
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 674EY
UT WOS:000182625500001
DA 2024-07-18
ER

PT J
AU Yin, L
   Xu, JA
   Wang, C
   Wang, Q
   Zhou, FC
AF Yin, Long
   Xu, Jian
   Wang, Chen
   Wang, Qiang
   Zhou, Fucai
TI Detecting CAN overlapped voltage attacks with an improved voltage-based
   in-vehicle intrusion detection system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Voltage-based IDS; DUET attack; Manipulated overlapped voltage attack;
   LSTM Autoencoder
ID ANOMALY DETECTION; CONTROLLER
AB The in-vehicle voltage-based intrusion detection system (VIDS) can recognize the identity of the ECUs and detect the physical layer attacks that cannot be detected by the content-based or frequency-based IDS. However, recent research in VIDS has discovered an overlapped voltage attack that can bypass the existing VIDS by generating overlapped voltage signals from two compromised ECUs to distort the fingerprint of the target ECU. The existing solutions need to change the communication protocol or network topology to mitigate the attack, which may involve additional development costs or scheduling mechanisms to coordinate the tasks. In this paper, motivated by not changing the network topology and protocols, we propose an improved VIDS that can efficiently detect the overlapped voltage attack of the in-vehicle CAN network. Before retraining the VIDS classifier model, we add the mechanism for detecting and filtering overlapped signals in the voltage samples by applying the Long Short-Term Memory (LSTM) autoencoder network to preserve the fingerprint characteristics of the benign waveform in the original samples. First, we establish an LSTM autoencoder model with benign voltages collected in a usual scenario and then apply the automatic thresholding approach to obtain the threshold to separate the overlapped and benign voltages. Next, we filter the overlapped voltages and extract the fingerprint features from the filtered voltage samples to predict the classification of the masquerade CAN packet during the attack. Finally, we evaluate the performance and attack success rate of the proposed VIDS on a CAN bus testbench. The results show that the proposed VIDS can effectively detect the overlapped voltage attack and identify the compromised ECU mimicking the distorted voltage fingerprints with an accuracy of 99.4%. The attack success rate of the proposed VIDS drops to 0 similar to 18%, which is about 60 similar to 95% for the existing VIDS.
C1 [Yin, Long; Xu, Jian; Wang, Chen; Wang, Qiang; Zhou, Fucai] Northeastern Univ, Software Coll, Shenyang 110000, Liaoning, Peoples R China.
   [Xu, Jian] Chinese Acad Sci, State Key Lab Informat Secur, Inst Informat Engn, Beijing 100093, Peoples R China.
C3 Northeastern University - China; Chinese Academy of Sciences; Institute
   of Information Engineering, CAS
RP Xu, JA (corresponding author), Northeastern Univ, Software Coll, Shenyang 110000, Liaoning, Peoples R China.; Xu, JA (corresponding author), Chinese Acad Sci, State Key Lab Informat Secur, Inst Informat Engn, Beijing 100093, Peoples R China.
EM xuj@mail.neu.edu.cn
RI xu, jian/AID-5163-2022
OI xu, jian/0000-0001-5590-8540; Yin, Long/0000-0003-0552-3516
FU National Natural Science Foundation of China [61872069, 62072090,
   62173101]
FX <B>Acknowledgments</B> This work was supported in part by the National
   Natural Science Foundation of China under grants 61872069, 62072090 and
   62173101.
CR Bhatia R, 2021, 28TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2021), DOI 10.14722/ndss.2021.23013
   Cho KT, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1109, DOI 10.1145/3133956.3134001
   Cho KT, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1044, DOI 10.1145/2976749.2978302
   Cho KT, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P911
   Choi W, 2018, IEEE T VEH TECHNOL, V67, P4757, DOI 10.1109/TVT.2018.2810232
   Choi W, 2018, IEEE T INF FOREN SEC, V13, P2114, DOI 10.1109/TIFS.2018.2812149
   Foruhandeh M, 2019, 35TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE (ACSA), P229, DOI 10.1145/3359789.3359834
   Hafeez A, 2019, INT COMPUT ENG CONF, P29, DOI [10.1109/icenco48310.2019.9027298, 10.1109/ICENCO48310.2019.9027298]
   Hossain MD, 2020, IEEE ACCESS, V8, P185489, DOI 10.1109/ACCESS.2020.3029307
   Hu R, 2022, SCI REP-UK, V12, DOI 10.1038/s41598-022-10200-4
   Javed MA, 2021, J SYST ARCHITECT, V121, DOI 10.1016/j.sysarc.2021.102309
   Karopoulos G, 2022, ELECTRONICS-SWITZ, V11, DOI 10.3390/electronics11071072
   Kauffman S, 2021, J SYST ARCHITECT, V113, DOI 10.1016/j.sysarc.2020.101876
   Kneib M, 2019, Arxiv, DOI arXiv:1911.09881
   Kneib M, 2020, 27TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2020), DOI 10.14722/ndss.2020.24025
   Kneib M, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P787, DOI 10.1145/3243734.3243751
   Kulandaivel Sekar, 2021, 2021 IEEE Symposium on Security and Privacy (SP), P195, DOI 10.1109/SP40001.2021.00122
   Lalouani W, 2023, CLUSTER COMPUT, V26, P1447, DOI 10.1007/s10586-022-03821-x
   Levy E., 2021, arXiv
   Longari S, 2021, IEEE T NETW SERV MAN, V18, P1913, DOI 10.1109/TNSM.2020.3038991
   Marchetti M, 2017, IEEE INT VEH SYM, P1577, DOI 10.1109/IVS.2017.7995934
   Markovitz M, 2017, VEH COMMUN, V9, P43, DOI 10.1016/j.vehcom.2017.02.005
   Miller C., 2014, BLACK HAT US, P1, DOI DOI 10.13140/RG.2.1.4620.8485
   Murvay PS, 2020, IEEE ACCESS, V8, P68895, DOI 10.1109/ACCESS.2020.2985326
   Murvay PS, 2014, IEEE SIGNAL PROC LET, V21, P395, DOI 10.1109/LSP.2014.2304139
   Park SH, 2018, IEEE INT VEH SYM, P1672, DOI 10.1109/IVS.2018.8500658
   Roeschlin M., 2023, NDSS
   Rumez M, 2019, IEEE VEHIC NETW CONF, DOI 10.1109/vnc48660.2019.9062819
   Serag K., 2023, 32 USENIX SEC S
   Shen LY, 2022, J SYST ARCHITECT, V133, DOI 10.1016/j.sysarc.2022.102764
   Song HM, 2020, VEH COMMUN, V21, DOI 10.1016/j.vehcom.2019.100198
   Stabili D, 2017, 2017 AEIT INTERNATIONAL ANNUAL CONFERENCE
   Tabacof P, 2016, Arxiv, DOI arXiv:1612.00155
   Tariq S, 2020, COMPUT SECUR, V94, DOI 10.1016/j.cose.2020.101857
   Taylor A, 2016, PROCEEDINGS OF 3RD IEEE/ACM INTERNATIONAL CONFERENCE ON DATA SCIENCE AND ADVANCED ANALYTICS, (DSAA 2016), P130, DOI 10.1109/DSAA.2016.20
   Tian MQ, 2020, SECUR COMMUN NETW, V2020, DOI 10.1155/2020/8834845
   Xu TW, 2019, IEEE ICC
   Xun YJ, 2022, IEEE INTERNET THINGS, V9, P2124, DOI 10.1109/JIOT.2021.3090397
   Yang Y, 2020, SMART CITIES-BASEL, V3, P17, DOI 10.3390/smartcities3010002
   Zenden I, 2022, The resilience of deep learning intrusion detection systems for automotive networks
   Zhao Q, 2022, ACM T EMBED COMPUT S, V21, DOI 10.1145/3540198
   Zhou J, 2021, IEEE ACCESS, V9, P2665, DOI 10.1109/ACCESS.2020.3046862
   Zhou J, 2020, ACM T EMBED COMPUT S, V18, DOI 10.1145/3362034
NR 43
TC 3
Z9 3
U1 3
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2023
VL 143
AR 102957
DI 10.1016/j.sysarc.2023.102957
EA AUG 2023
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA Y3GG7
UT WOS:001104181200001
DA 2024-07-18
ER

PT J
AU Yan, Z
   Qu, HP
   Zhang, XS
   Xu, JL
   Lin, XJ
AF Yan, Zhen
   Qu, Haipeng
   Zhang, Xiaoshuai
   Xu, Jian-Liang
   Lin, Xi-Jun
TI Identity-based proxy matchmaking encryption for cloud-based anonymous
   messaging systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Anonymous communication; Matchmaking encryption; Anonymity; Authenticity
AB Cloud-based anonymous messaging systems have been widely utilized in covert conversations to enable people to anonymously exchange encrypted data in public using cryptographic techniques. Recently, Ateniese et al. proposed the identity-based matchmaking encryption (IB-ME) which provides confidentiality, anonymity and authenticity in a logical single step for such systems. However, there are two crucial and practical issues in IB-ME. On the one hand, the existing IB-MEs only achieve indistinguishability under adaptive chosen identity and plaintext attacks (IND-ID-CPA). How to structure the IB-ME with indistinguishability under adaptive chosen identity and ciphertext attacks (IND-ID-CCA) is still an open problem. On the other hand, the computational cost of the receiver is considerable when using IB-ME since the ciphertext leaks no information about its sender's and specified receiver's identities. Thus, the receiver has to attempt to match "all"ciphertexts one by one with its own decryption key and "all"potential senders' identities. To reduce such a cost of the receiver in IB-ME, it is desired for the receiver to delegate the decryption ability with respect to the potential senders to some proxies. With the proxy keys, these proxies can match the ciphertexts parallelly. Nonetheless, an obvious challenge is how to delegate such ability to a proxy without losing anonymity and authenticity to protect the privacy of both the sender and the receiver. In this paper, we propose a novel CCA-secure solution, called identity-based proxy matchmaking encryption (IB-PME) for cloud-based anonymous messaging systems, to address the foregoing issues. The security analysis and the performance evaluation demonstrate that our proposed IB-PME is highly practical.
C1 [Yan, Zhen; Qu, Haipeng; Zhang, Xiaoshuai; Xu, Jian-Liang; Lin, Xi-Jun] Ocean Univ China, Coll Comp Sci & Technol, Qingdao, Peoples R China.
   [Zhang, Xiaoshuai] Univ Glasgow, James Watt Sch Engn, Glasgow, Scotland.
C3 Ocean University of China; University of Glasgow
RP Lin, XJ (corresponding author), Ocean Univ China, Coll Comp Sci & Technol, Qingdao, Peoples R China.
EM linxj77@163.com
OI Yan, Zhen/0000-0003-0410-9110
CR Akinyele JA, 2013, J CRYPTOGR ENG, V3, P111, DOI 10.1007/s13389-013-0057-3
   Ateniese G, 2019, LECT NOTES COMPUT SC, V11693, P701, DOI 10.1007/978-3-030-26951-7_24
   Baek J, 2005, LECT NOTES COMPUT SC, V3386, P380
   Bansal U, 2022, J SYST ARCHITECT, V123, DOI 10.1016/j.sysarc.2021.102387
   Bauer K, 2007, WPES'07: PROCEEDINGS OF THE 2007 ACM WORKSHOP ON PRIVACY IN ELECTRONIC SOCIETY, P11
   Bennhold K., 2014, NEW YORK TIMES, pA6
   Boyen Xavier, 2008, International Journal of Applied Cryptography, V1, P3, DOI 10.1504/IJACT.2008.017047
   Cha JC, 2003, LECT NOTES COMPUT SC, V2567, P18
   Chase E., 2014, Google Patents US Patent, Patent No. [8,762,741, 8762741]
   Chatterjee S, 2011, DISCRETE APPL MATH, V159, P1311, DOI 10.1016/j.dam.2011.04.021
   Chen BW, 2021, IEEE INTERNET THINGS, V8, P15010, DOI 10.1109/JIOT.2021.3073008
   Chen HH, 2022, IEEE ACCESS, V10, P13367, DOI 10.1109/ACCESS.2022.3144829
   Chen J., 2023, ADV CRYPTOLOGY ASIAC, P394
   Chen J, 2007, IEEE T INF FOREN SEC, V2, P468, DOI 10.1109/TIFS.2007.904944
   Corrigan-Gibbs H, 2015, P IEEE S SECUR PRIV, P321, DOI 10.1109/SP.2015.27
   Dharminder D, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102242
   Dingledine R, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE 13TH USENIX SECURITY SYMPOSIUM, P303
   Francati D, 2021, LECT NOTES COMPUT SC, V13143, P415, DOI 10.1007/978-3-030-92518-5_19
   Goel V., 2014, NEW YORK TIMES, pB3
   Huang XY, 2015, IEEE T COMPUT, V64, P971, DOI 10.1109/TC.2014.2315619
   Jansen R, 2018, 25TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2018), DOI 10.14722/ndss.2018.23261
   Ji XY, 2022, J SYST ARCHITECT, V129, DOI 10.1016/j.sysarc.2022.102634
   Li HY, 2015, INT CONF SMART GRID, P599, DOI 10.1109/SmartGridComm.2015.7436366
   Liu YT, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101934
   Murdoch SJ, 2005, P IEEE S SECUR PRIV, P183, DOI 10.1109/SP.2005.12
   Nekrasov M, 2018, J INTERNET SERV APPL, V9, DOI 10.1186/s13174-018-0093-4
   Nikooghadam M, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2020.101955
   Sonntag M, 2019, PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON INFORMATION SYSTEMS SECURITY AND PRIVACY (ICISSP), P536, DOI 10.5220/0007471205360543
   Sun JF, 2022, IEEE T IND INFORM, V18, P6483, DOI 10.1109/TII.2021.3133345
   Tasoff H, 2019, YET TRUSTWORTHY
   Wu F, 2022, J SYST ARCHITECT, V132, DOI 10.1016/j.sysarc.2022.102737
   Xu SM, 2022, IEEE T DEPEND SECURE, V19, P1064, DOI 10.1109/TDSC.2020.3001557
   Zhao C, 2023, J SYST ARCHITECT, V138, DOI 10.1016/j.sysarc.2023.102855
NR 33
TC 3
Z9 3
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2023
VL 142
AR 102950
DI 10.1016/j.sysarc.2023.102950
EA AUG 2023
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA P7RL7
UT WOS:001052607800001
DA 2024-07-18
ER

PT J
AU Chen, JC
   Han, PC
   Zhang, Y
   You, T
   Zheng, PY
AF Chen, Jinchao
   Han, Pengcheng
   Zhang, Ying
   You, Tao
   Zheng, Pengyi
TI Scheduling energy consumption-constrained workflows in heterogeneous
   multi-processor embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Workflow scheduling; Heterogeneous multi-processor; Embedded system;
   Energy consumption
ID PARALLEL APPLICATIONS; ALGORITHM; TASKS
AB Heterogeneous multi-processor architecture which achieves rich functionalities with different types of processors, is widely used to provide powerful calculating capability while keeping energy consumption under control. Although this architecture can improve system flexibility for adapting to future requirement variations, it results in a complex multi-task scheduling problem for system designers to produce a reasonable schedule that satisfies all deadline, data dependency, and energy limitation constraints. In this paper, we concentrate on the energy consumption-constrained scheduling problem of workflows in heterogeneous multi-processor embedded systems. First, we model the workflows and energy consumption of processors, and formulate the energy consumption-constrained scheduling problem as an optimization one whose objective is to shorten the schedule length of workflows as much as possible. Then, with an improved energy per-assignment strategy, we propose a novel energy difference coefficient-based scheduling algorithm to produce an approximately optimal allocation of processors, frequencies, and start times for each task while guaranteeing that the data dependency and energy limitation constraints are satisfied. Finally, experiments on both randomly-generated and real-world workflows are conducted to verify the reliability and efficiency of the proposed approach.
C1 [Chen, Jinchao; Han, Pengcheng; Zhang, Ying; You, Tao] Northwestern Polytech Univ, Sch Comp Sci, Xian 710072, Peoples R China.
   [Han, Pengcheng] Xian Aeronaut Comp Tech Res Inst, AVIC, Xian 710075, Peoples R China.
   [Zheng, Pengyi] Shaanxi Inst Int Trade & Commerce, Coll Informat & Engn, Xian 712046, Peoples R China.
C3 Northwestern Polytechnical University; Aviation Industry Corporation of
   China (AVIC); Xi'an Aeronautical Institute
RP Chen, JC (corresponding author), Northwestern Polytech Univ, Sch Comp Sci, Xian 710072, Peoples R China.
EM cjc@nwpu.edu.cn; hanpengcheng_1990@nwpu.edu.cn; zhang_ying@nwpu.edu.cn;
   youtao@nwpu.edu.cn; zhengpengyi@csiic.edu.cn
RI Chen, Jinchao/R-7884-2019
OI Chen, Jinchao/0000-0001-6234-1001
FU National Natural Science Foundation of China [62106202, 62102316]
FX Acknowledgements This paper is supported in part by the National Natural
   Science Foundation of China No. 62106202 and No. 62102316.
CR Arabnejad H, 2014, IEEE T PARALL DISTR, V25, P682, DOI 10.1109/TPDS.2013.57
   Arunarani AR, 2019, FUTURE GENER COMP SY, V91, P407, DOI 10.1016/j.future.2018.09.014
   Berriman GB, 2004, PROC SPIE, V5493, P221, DOI 10.1117/12.550551
   Chakravarthi KK, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101916
   Chen JC, 2022, J SYST ARCHITECT, V129, DOI 10.1016/j.sysarc.2022.102598
   Chen JC, 2022, IEEE T INTELL TRANSP, V23, P25546, DOI 10.1109/TITS.2021.3066240
   Chen JC, 2022, SWARM EVOL COMPUT, V69, DOI 10.1016/j.swevo.2021.101005
   Chen JC, 2022, IEEE T INTELL TRANSP, V23, P16842, DOI 10.1109/TITS.2021.3131473
   Chen JC, 2018, J SYST ARCHITECT, V90, P72, DOI 10.1016/j.sysarc.2018.09.002
   Durillo JJ, 2014, FUTURE GENER COMP SY, V36, P221, DOI 10.1016/j.future.2013.07.005
   Han PC, 2021, J SYST ARCHITECT, V112, DOI 10.1016/j.sysarc.2020.101837
   Han PC, 2020, IEEE ACCESS, V8, P25060, DOI 10.1109/ACCESS.2020.2971351
   He K, 2019, IEEE T PARALL DISTR, V30, P2, DOI 10.1109/TPDS.2018.2851221
   Hu YK, 2017, FUTURE GENER COMP SY, V74, P119, DOI 10.1016/j.future.2016.08.022
   Huang J, 2022, J SYST ARCHITECT, V132, DOI 10.1016/j.sysarc.2022.102739
   Jing Huang, 2021, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, V40, P2481, DOI 10.1109/TCAD.2021.3049688
   Juve G, 2013, FUTURE GENER COMP SY, V29, P682, DOI 10.1016/j.future.2012.08.015
   Lee WY, 2012, IEEE T PARALL DISTR, V23, P530, DOI 10.1109/TPDS.2011.87
   Lee YC, 2011, IEEE T PARALL DISTR, V22, P1374, DOI 10.1109/TPDS.2010.208
   Li KQ, 2019, J PARALLEL DISTR COM, V123, P13, DOI 10.1016/j.jpdc.2018.09.003
   Liu XF, 2018, IEEE T EVOLUT COMPUT, V22, P113, DOI 10.1109/TEVC.2016.2623803
   Maechling P., 2007, WORKFLOWS E SCI, P143, DOI DOI 10.1007/978-1-84628-757-2_10
   Peng JW, 2022, J SYST ARCHITECT, V122, DOI 10.1016/j.sysarc.2021.102329
   Qingjia Huang, 2012, Proceedings of the 2012 12th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGrid 2012), P781, DOI 10.1109/CCGrid.2012.49
   Quan Z, 2020, IEEE T PARALL DISTR, V31, P1165, DOI 10.1109/TPDS.2019.2959533
   Rimal BP, 2017, IEEE T PARALL DISTR, V28, P290, DOI 10.1109/TPDS.2016.2556668
   Song JL, 2017, IEEE INT SYMP PARAL, P32, DOI 10.1109/ISPA/IUCC.2017.00015
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Xiao XR, 2016, IEEE TRUST BIG, P1471, DOI [10.1109/TrustCom.2016.228, 10.1109/TrustCom.2016.0230]
   Xie G., 2019, IEEE T COMPUT AIDED, DOI 10.1109/TCAD.2019.2921350.
   Xie GQ, 2022, IEEE T SUST COMPUT, V7, P27, DOI 10.1109/TSUSC.2021.3057983
   Xie GQ, 2020, FUTURE GENER COMP SY, V105, P916, DOI 10.1016/j.future.2017.05.033
   Xie GQ, 2018, IEEE T SUST COMPUT, V3, P167, DOI 10.1109/TSUSC.2017.2711362
   Xie GQ, 2017, IEEE T PARALL DISTR, V28, P3426, DOI 10.1109/TPDS.2017.2730876
   Xie GQ, 2017, IEEE T SUST COMPUT, V2, P62, DOI 10.1109/TSUSC.2017.2705183
   Xie GQ, 2017, IEEE T IND INFORM, V13, P1068, DOI 10.1109/TII.2017.2676183
   Zhang LX, 2017, INFORM SCIENCES, V379, P241, DOI 10.1016/j.ins.2016.08.003
   Zhou JY, 2022, IEEE WINT CONF APPL, P1, DOI 10.1109/WACVW54805.2022.00005
   Zhou JL, 2023, IEEE T AUTOM SCI ENG, V20, P20, DOI 10.1109/TASE.2021.3062408
   Zhou JL, 2021, IEEE T IND INFORM, V17, P7820, DOI 10.1109/TII.2020.3011506
   Zhu WJ, 2022, J SYST ARCHITECT, V132, DOI 10.1016/j.sysarc.2022.102741
NR 41
TC 42
Z9 42
U1 13
U2 21
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2023
VL 142
AR 102938
DI 10.1016/j.sysarc.2023.102938
EA JUL 2023
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA O6QA6
UT WOS:001045018600001
HC Y
HP N
DA 2024-07-18
ER

PT J
AU Liu, ZH
   Gong, JW
   Ma, YJ
   Niu, YX
   Wang, BC
AF Liu, Zhenhua
   Gong, Jingwan
   Ma, Yuanju
   Niu, Yaxin
   Wang, Baocang
TI Forward and backward secure updatable ElGamal encryption scheme for
   cloud storage
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Updatable public-key encryption; ElGamal encryption;
   Indistinguishability obfuscation; Puncturable pseudorandom function;
   Forward security; Backward security
ID OBFUSCATION
AB Updatable encryption can support key/ciphertext update functionality, resist key compromise attacks, and be applicable to cloud storage. However, as a type of partitioning strategy, leakage sets or firewalls technique has been adopted by the existing updatable encryption schemes to build a relaxed security model, which forbids the adversary from querying the secret key at the challenge-equal epochs and hardly captures forward and backward security. In this paper, an enhanced security model can be built by considering a corruption oracle that allows any secret key query without requiring leakage sets. Then we utilize the indistinguishability obfuscation technique of the punctured program to construct an updatable ElGamal encryption scheme with no-directional key update and uni-directional ciphertext update. Furthermore, under the framework of the enhanced security model, the proposed scheme is proven to be IND-CPA. Finally, by comparison with the existing updatable encryption schemes, the proposed scheme eliminates leakage sets and firewalls, and can achieve both forward and backward security.
C1 [Liu, Zhenhua; Gong, Jingwan; Ma, Yuanju; Niu, Yaxin] Xidian Univ, Sch Math & Stat, Xian 710071, Peoples R China.
   [Liu, Zhenhua] State Key Lab Cryptol, POB 5159, Beijing 100878, Peoples R China.
   [Wang, Baocang] Xidian Univ, State Key Lab Integrated Serv Networks, Xian 710071, Peoples R China.
C3 Xidian University; Xidian University
RP Gong, JW (corresponding author), Xidian Univ, Sch Math & Stat, Xian 710071, Peoples R China.
EM zhualiu@hotmail.com; jwgong0318@163.com; bcwang79@aliyun.com
RI Liu, Zhenhua/AAF-5101-2020
OI Liu, Zhenhua/0000-0001-6636-5780
FU Natural Science Basic Research Plan in Shaanxi Province of China
   [2022JZ-38]; Fundamental Research Funds for the Central Universities
   [QTZX23001]; National Natural Science Foundation of China [61807026];
   Plan For Scientific Innovation Talent of Henan Province [184100510012];
   Program for Science and Technology Innovation Talents in the
   Universities of Henan Province [18HASTIT022]
FX This is the full version of a paper that appeared in the proceedings of
   Frontiers in Cyber Security-FCS 2022, with DOI:
   10.1007/978-981-19-8445-7\protect\T1\textunderscore21 [1] . A summary of
   the changes made in the extension is given in Section 1.4. 4.4. This
   work is supported by the Natural Science Basic Research Plan in Shaanxi
   Province of China under Grant No. 2022JZ-38, the Fundamental Research
   Funds for the Central Universities under Grant No. QTZX23001, the
   National Natural Science Foundation of China under Grants No. 61807026,
   the Plan For Scientific Innovation Talent of Henan Province under Grant
   No. 184100510012, and in part by the Program for Science and Technology
   Innovation Talents in the Universities of Henan Province under Grant No.
   18HASTIT022.
CR Ananth P, 2017, LECT NOTES COMPUT SC, V10211, P445, DOI 10.1007/978-3-319-56614-6_15
   Barak B, 2012, J ACM, V59, DOI 10.1145/2160158.2160159
   Barker E., 2012, NIST SPECIAL PUBLICA, DOI [DOI 10.6028/NIST.SP.800-57PT1R4, 10.6028/NIST.SP.800-57pt1r4]
   Bellare M., 1994, Advances in Cryptology - CRYPTO '94. 14th Annual International Cryptology Conference. Proceedings, P216
   Blaze M, 1998, LECT NOTES COMPUT SC, V1403, P127, DOI 10.1007/BFb0054122
   Boneh Dan, 2020, Advances in Cryptology - ASIACRYPT 2020. 26th International Conference on the Theory and Application of Cryptology and Information Security. Proceedings. Lecture Notes in Computer Science (LNCS 12393), P559, DOI 10.1007/978-3-030-64840-4_19
   Boneh D, 2004, LECT NOTES COMPUT SC, V3152, P443
   Boneh D, 2013, LECT NOTES COMPUT SC, V8042, P410, DOI 10.1007/978-3-642-40041-4_23
   Boyd C, 2020, LECT NOTES COMPUT SC, V12170, P464, DOI 10.1007/978-3-030-56784-2_16
   Cassano L, 2022, J SYST ARCHITECT, V129, DOI 10.1016/j.sysarc.2022.102592
   Chen H, 2022, LECT NOTES COMPUT SC, V13554, P387, DOI 10.1007/978-3-031-17140-6_19
   ELGAMAL T, 1985, IEEE T INFORM THEORY, V31, P469, DOI 10.1109/TIT.1985.1057074
   Everspaugh A, 2017, LECT NOTES COMPUT SC, V10403, P98, DOI 10.1007/978-3-319-63697-9_4
   Gay R, 2021, LECT NOTES COMPUT SC, V12698, P97, DOI 10.1007/978-3-030-77883-5_4
   Google Cloud, RAT KES CLOUD KMS DO
   Hästad J, 1999, SIAM J COMPUT, V28, P1364, DOI 10.1137/S0097539793244708
   Jiang Y., 2022, CRYPTOLOGY EPRINT AR
   Jing ZJ, 2020, COMPUT COMMUN, V161, P202, DOI 10.1016/j.comcom.2020.07.033
   Kan G, 2021, J SYST ARCHITECT, V121, DOI 10.1016/j.sysarc.2021.102332
   Kaur J, 2023, J SYST ARCHITECT, V135, DOI 10.1016/j.sysarc.2022.102805
   Klooss M, 2019, LECT NOTES COMPUT SC, V11476, P68, DOI 10.1007/978-3-030-17653-2_3
   Lehmann A, 2018, LECT NOTES COMPUT SC, V10822, P685, DOI 10.1007/978-3-319-78372-7_22
   Liu ZH, 2022, COMM COM INF SC, V1726, P324, DOI 10.1007/978-981-19-8445-7_21
   Long Chen, 2020, Advances in Cryptology - ASIACRYPT 2020. 26th International Conference on the Theory and Application of Cryptology and Information Security. Proceedings. Lecture Notes in Computer Science (LNCS 12393), P590, DOI 10.1007/978-3-030-64840-4_20
   Mukhtar MA, 2020, J SYST ARCHITECT, V104, DOI 10.1016/j.sysarc.2019.101698
   Nishimaki R, 2022, LECT NOTES COMPUT SC, V13178, P194, DOI 10.1007/978-3-030-97131-1_7
   Odoom J, 2022, J SYST ARCHITECT, V129, DOI 10.1016/j.sysarc.2022.102600
   P.S.S. Council, 2018, DAT SEC STAND PCI DS
   Sahai A, 2021, SIAM J COMPUT, V50, P857, DOI 10.1137/15M1030108
   Shi-Feng Sun, 2020, Public-Key Cryptography - PKC 2020. 23rd IACR International Conference on Practice and Theory of Public-Key Cryptography. Proceedings. Lecture Notes in Computer Science (LNCS 12110), P309, DOI 10.1007/978-3-030-45374-9_11
   Wang ZQ, 2022, J SYST ARCHITECT, V133, DOI 10.1016/j.sysarc.2022.102756
   Waters B, 2009, LECT NOTES COMPUT SC, V5677, P619, DOI 10.1007/978-3-642-03356-8_36
   Xu YL, 2022, J SYST ARCHITECT, V128, DOI 10.1016/j.sysarc.2022.102558
   Yao Jiang, 2020, Advances in Cryptology - ASIACRYPT 2020. 26th International Conference on the Theory and Application of Cryptology and Information Security. Proceedings. Lecture Notes in Computer Science (LNCS 12393), P529, DOI 10.1007/978-3-030-64840-4_18
NR 34
TC 1
Z9 1
U1 4
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2023
VL 141
AR 102926
DI 10.1016/j.sysarc.2023.102926
EA JUL 2023
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N5XT5
UT WOS:001037745600001
DA 2024-07-18
ER

PT J
AU Liu, Q
   Zhang, XJ
   Xue, JT
   Zhou, R
   Wang, X
   Tang, W
AF Liu, Qing
   Zhang, Xiaojun
   Xue, Jingting
   Zhou, Rang
   Wang, Xin
   Tang, Wei
TI Enabling blockchain-assisted certificateless public integrity checking
   for industrial cloud storage systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Industrial cloud storage systems; Public integrity checking; Identity
   privacy; Ethereum blockchain; Malicious behaviors
ID DATA POSSESSION; SECURE
AB Due to the sharp increase in industrial data, cloud computing has been integrated into intelligent Industrial Internet of Things systems to store and process massive data. Since core data are key factors in the industrial production process, any intercepted or altered data may cause severe consequences, and the integrity and confidentiality of outsourced industrial data have become extremely concerning security issues. In this paper, we focus on devising an enhanced blockchain-assisted certificateless public integrity checking (BA-CPIC) mechanism for industrial cloud storage systems. BA-CPIC contributes to checking outsourced industrial encrypted data, and exploits the smart contract in the Ethereum blockchain to provide assistance to users for checking malicious behaviors of auditors (e.g., colluding with industrial cloud servers or lazing checking). Besides, BA-CPIC preserves the identity privacy of users enjoying outsourced storage and blockchain-assisted integrity checking services. By contrast, some misbehaved users in industrial cloud storage systems could also be traced and revoked in due course. BA-CPIC avoids both inherent drawbacks of key escrow and complex certificate management, it is provided corresponding security analysis under the certificateless security model. The performance evaluation demonstrates the feasibility of BA-CPIC in the deployment of industrial cloud storage systems.
C1 [Liu, Qing; Zhang, Xiaojun; Xue, Jingting; Wang, Xin; Tang, Wei] Southwest Petr Univ, Res Ctr Cyber Secur, Res Ctr Smart Oil & Gas Field, Sch Comp Sci, Chengdu 610500, Peoples R China.
   [Zhou, Rang] Chengdu Univ Technol, Sch Comp Sci & Cyber Secur, Chengdu 610059, Peoples R China.
C3 Southwest Petroleum University; Chengdu University of Technology
RP Zhang, XJ (corresponding author), Southwest Petr Univ, Res Ctr Cyber Secur, Res Ctr Smart Oil & Gas Field, Sch Comp Sci, Chengdu 610500, Peoples R China.
EM liuqingswpu@163.com; zhangxjdzkd2012@163.com; jtxue@swpu.edu.cn;
   zr02018@hotmail.com; wxsenator@163.com; twei1123@163.com
OI Tang, Wei/0000-0001-5739-4168
FU National Nature Science Foundation of China [61902327, 62102048]; China
   Postdoctoral Science Foundation [2020M681316]; Sichuan Natural Science
   Foundation [2023NSFSC1398, 2023NSFSC1399]; Youth Scientific and
   Technology Innovation Team Project of SWPU [2019CXTD05]; Chengdu Key R D
   project [2021-YF05-00965-SN]; Natural Science Starting Project of SWPU
   [2021QHZ017]
FX This work was supported in part by the National Nature Science
   Foundation of China under Grant 61902327 and 62102048; in part by the
   China Postdoctoral Science Foundation under Grant 2020M681316; in part
   by the Sichuan Natural Science Foundation under Grant 2023NSFSC1398 and
   2023NSFSC1399; in part by the Youth Scientific and Technology Innovation
   Team Project of SWPU under Grant 2019CXTD05; and in part by the Chengdu
   Key R & D project under Grant 2021-YF05-00965-SN, in part by Natural
   Science Starting Project of SWPU under grant 2021QHZ017.
CR Al-Riyami SS, 2003, LECT NOTES COMPUT SC, V2894, P452
   Armknecht F, 2014, CCS'14: PROCEEDINGS OF THE 21ST ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P831, DOI 10.1145/2660267.2660310
   Ateniese G, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P598
   Bowers KevinD., 2009, Proc. of ACM-CCSW '09, P43, DOI DOI 10.1145/1655008.1655015
   Chen T, 2021, IEEE T EMERG TOP COM, V9, P1433, DOI 10.1109/TETC.2020.2979019
   Deyan Chen, 2012, Proceedings of the 2012 International Conference on Computer Science and Electronics Engineering (ICCSEE 2012), P647, DOI 10.1109/ICCSEE.2012.193
   Feng J, 2022, IEEE T IND INFORM, V18, P7009, DOI 10.1109/TII.2020.2998086
   Gennaro R, 2010, LECT NOTES COMPUT SC, V6056, P142
   Gudeme JR, 2021, J PARALLEL DISTR COM, V156, P163, DOI 10.1016/j.jpdc.2021.06.001
   Hahn C, 2022, IEEE T SERV COMPUT, V15, P2047, DOI 10.1109/TSC.2020.3030947
   Hossain A, 2014, IEEE WORLD CONGR SER, P454, DOI 10.1109/SERVICES.2014.86
   Huang LX, 2022, IEEE T DEPEND SECURE, V19, P936, DOI 10.1109/TDSC.2020.3004827
   Huang P, 2020, IEEE ACCESS, V8, P94780, DOI 10.1109/ACCESS.2020.2993606
   Juels A, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P584
   Li HW, 2020, IEEE T CLOUD COMPUT, V8, P484, DOI 10.1109/TCC.2017.2769645
   Li JG, 2021, IEEE T SERV COMPUT, V14, P71, DOI 10.1109/TSC.2018.2789893
   Li RN, 2019, IEEE T SERV COMPUT, V12, P762, DOI 10.1109/TSC.2018.2853167
   Li ZR, 2023, J SYST ARCHITECT, V137, DOI 10.1016/j.sysarc.2023.102854
   Liu JN, 2022, IEEE T DEPEND SECURE, V19, P1518, DOI 10.1109/TDSC.2020.3027579
   Miao Y, 2022, IEEE T INF FOREN SEC, V17, P3663, DOI 10.1109/TIFS.2022.3211642
   Ni JB, 2022, IEEE T DEPEND SECURE, V19, P1753, DOI 10.1109/TDSC.2020.3036641
   Niu SF, 2023, J SYST ARCHITECT, V136, DOI 10.1016/j.sysarc.2023.102836
   Pointcheval D, 2000, J CRYPTOL, V13, P361, DOI 10.1007/s001450010003
   Rui Zhou, 2021, 2021 IEEE 6th International Conference on Cloud Computing and Big Data Analytics (ICCCBDA), P675, DOI 10.1109/ICCCBDA51879.2021.9442586
   Sharma Y, 2019, PROCEEDINGS 2019 AMITY INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE (AICAI), P898, DOI [10.1109/AICAI.2019.8701398, 10.1109/aicai.2019.8701398]
   Wang C, 2013, IEEE T COMPUT, V62, P362, DOI 10.1109/TC.2011.245
   Wang HQ, 2014, IET INFORM SECUR, V8, P114, DOI 10.1049/iet-ifs.2012.0271
   Wang Q, 2022, IEEE INTERNET THINGS, V9, P14162, DOI 10.1109/JIOT.2020.3016721
   Wang T, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101971
   Xu Y, 2021, IEEE T EMERG TOP COM, V9, P1421, DOI 10.1109/TETC.2020.3005610
   Xu ZY, 2023, IEEE J BIOMED HEALTH, V27, P2334, DOI 10.1109/JBHI.2021.3128775
   Xue JT, 2019, SCI CHINA INFORM SCI, V62, DOI 10.1007/s11432-018-9462-0
   Yang XD, 2020, IEEE ACCESS, V8, P144809, DOI 10.1109/ACCESS.2020.3014510
   Yu J, 2015, IEEE T INF FOREN SEC, V10, P1167, DOI 10.1109/TIFS.2015.2400425
   Zhang XJ, 2022, IEEE T NETW SERV MAN, V19, P5333, DOI 10.1109/TNSM.2022.3189650
   Zhang XJ, 2021, IEEE T CLOUD COMPUT, V9, P1362, DOI 10.1109/TCC.2019.2927219
   Zhang Y, 2021, IEEE T CLOUD COMPUT, V9, P923, DOI 10.1109/TCC.2019.2908400
   Zhang Y, 2020, IEEE T DEPEND SECURE, V17, P608, DOI 10.1109/TDSC.2018.2829880
   Zhao J, 2022, IEEE SYST J, V16, P4477, DOI 10.1109/JSYST.2021.3125835
   Zhou L, 2023, IEEE T DEPEND SECURE, V20, P4325, DOI 10.1109/TDSC.2022.3207384
NR 40
TC 1
Z9 1
U1 3
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2023
VL 140
AR 102898
DI 10.1016/j.sysarc.2023.102898
EA MAY 2023
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA I3KX1
UT WOS:001001812200001
DA 2024-07-18
ER

PT J
AU Kaur, J
   Das, S
AF Kaur, Jaspinder
   Das, Shirshendu
TI TPPD: Targeted Pseudo Partitioning based Defence for cross-core covert
   channel attacks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cache security; Timing channel attacks; Cache partitioning; Covert
   Channel Attack (CCA); Last level cache (LLC)
ID HIGH-PERFORMANCE; CACHE; MECHANISM
AB Contemporary computing employs cache hierarchy to fill the speed gap between processors and main memories. In order to optimise system performance, Last Level Caches (LLC) are shared among all the cores. Cache sharing has made them an attractive surface for cross-core timing channel attacks. In these attacks, an attacker running on another core can exploit the access timing of the victim process to infiltrate the secret information. One such attack is called a cross-core Covert Channel Attack (CCA). Timely detection and then prevention of cross-core CCA is critical for maintaining the integrity and security of users, especially in a shared computing environment. In this work, we have proposed an efficient cross-core CCA mitigation technique. We propose a way-wise cache partitioning on targeted sets, only for the processes suspected to be attackers. In this way, the performance impact on the entire LLC is minimised, and benign applications can utilise the LLC to its full capacity. We have used a cycle-accurate simulator (gem5) to analyse the performance of the proposed method and its security effectiveness. It has been successful in abolishing the cross-core covert timing channel attack with no significant performance impact on benign applications. It causes 23% less cache misses in comparison to existing partitioning based solutions while requiring approximate to 0.26% storage overhead.
C1 [Kaur, Jaspinder] Indian Inst Technol Ropar, Dept CSE, Ropar 140001, Punjab, India.
   [Das, Shirshendu] Indian Inst Technol Hyderabad, Dept CSE, Hyderabad 502285, Telangana, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Ropar; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Hyderabad
RP Kaur, J (corresponding author), Indian Inst Technol Ropar, Dept CSE, Ropar 140001, Punjab, India.
EM 2017csz0002@iitrpr.ac.in; shirshendu@cse.iith.ac.in
RI Das, Shirshendu/JPK-8802-2023
CR Aciiçmez O, 2006, LECT NOTES COMPUT SC, V4307, P112
   Agarwal Anurag, 2021, DESIGN AUTOMATION TE
   [Anonymous], 2011, BENCHMARKING MODERN
   [Anonymous], 2005, P BSDCAN
   Bernstein D. J., 2005, CACHE TIMING ATTACKS
   Bienia Christian, 2009, P 5 ANN WORKSH MOD B
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Dessouky G, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P451
   Domnitser L, 2012, ACM T ARCHIT CODE OP, V8, DOI 10.1145/2086696.2086714
   Dutta KK, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P695, DOI 10.23919/DATE51398.2021.9474096
   Fan Yao, HARDWARE ORIENTED SE
   Fang HY, 2019, INT J PARALLEL PROG, V47, P571, DOI 10.1007/s10766-018-0609-3
   Gullasch D, 2011, P IEEE S SECUR PRIV, P490, DOI 10.1109/SP.2011.22
   Halwe PD, 2013, 2013 IEEE 11TH INTERNATIONAL CONFERENCE ON DEPENDABLE, AUTONOMIC AND SECURE COMPUTING (DASC), P179, DOI 10.1109/DASC.2013.59
   Irazoqui G, 2015, 2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P629, DOI 10.1109/DSD.2015.56
   Irazoqui G, 2015, P IEEE S SECUR PRIV, P591, DOI 10.1109/SP.2015.42
   Jain A, 2016, CONF PROC INT SYMP C, P78, DOI 10.1109/ISCA.2016.17
   Jaleel A, 2010, CONF PROC INT SYMP C, P60, DOI 10.1145/1815961.1815971
   Jaleel Aamer, 2010, ACM SIGARCH COMPUT A, V38, P60
   Johnson D., 2001, International Journal of Information Security, V1, P36, DOI 10.1007/s102070100002
   Kaur J, 2022, J FOOD MEAS CHARACT, V16, P533, DOI 10.1007/s11694-021-01179-z
   Kumar P, 2021, IEEE COMPUT ARCHIT L, V20, P138, DOI 10.1109/LCA.2021.3112180
   Liu FF, 2015, P IEEE S SECUR PRIV, P605, DOI 10.1109/SP.2015.43
   Lyu Y., 2018, J. Hardw. Syst. Secur., V2, P33, DOI 10.1007/s41635-017-0025-y
   Osvik DA, 2006, LECT NOTES COMPUT SC, V3860, P1
   Qureshi MK, 2006, INT SYMP MICROARCH, P423
   Qureshi MK, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P360, DOI 10.1145/3307650.3322246
   Qureshi MK, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P775, DOI [10.1109/MICR0.2018.00068, 10.1109/MICRO.2018.00068]
   Rijmen Vincent., 2001, P FEDERAL INFORM PRO, P19, DOI DOI 10.1007/978-3-662-04722-4_1
   RIVEST RL, 1978, COMMUN ACM, V21, P120, DOI [10.1145/359340.359342, 10.1145/357980.358017]
   Sari S, 2019, 2019 4TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND ENGINEERING (UBMK), P469, DOI [10.1109/UBMK.2019.8907000, 10.1109/ubmk.2019.8907000]
   Tromer E, 2010, J CRYPTOL, V23, P37, DOI 10.1007/s00145-009-9049-y
   Wang Y, 2016, DES AUT CON, DOI 10.1145/2897937.2898086
   Wang ZH, 2007, CONF PROC INT SYMP C, P494, DOI 10.1145/1273440.1250723
   Warrier TS, 2013, LECT NOTES COMPUT SC, V7767, P207, DOI 10.1007/978-3-642-36424-2_18
   Yan MJ, 2019, P IEEE S SECUR PRIV, P888, DOI 10.1109/SP.2019.00004
   Yang C, 2017, IEEE T PARALL DISTR, V28, P29, DOI 10.1109/TPDS.2016.2554278
   Yu X., 2019, 12 USENIX WORKSH CYB
   Zhang DF, 2015, ACM SIGPLAN NOTICES, V50, P503, DOI 10.1145/2694344.2694372
NR 39
TC 3
Z9 3
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2023
VL 135
AR 102805
DI 10.1016/j.sysarc.2022.102805
EA DEC 2022
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7Y4GT
UT WOS:000914840600001
OA Green Submitted, Green Accepted
DA 2024-07-18
ER

PT J
AU Cui, MY
   Kritikakou, A
   Mo, L
   Casseau, E
AF Cui, Minyu
   Kritikakou, Angeliki
   Mo, Lei
   Casseau, Emmanuel
TI Near-optimal energy-efficient partial-duplication task mapping of
   real-time parallel applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Fault tolerant; Task mapping; DVFS; Real-time execution; Reliability;
   Energy minimization
ID OPTIMIZATION; RELIABILITY
AB Minimizing energy consumption, as well as meeting real-time and reliability constraints, are major goals during system deployment. When complex platforms, such as multicore architectures with DVFS, and parallel applications are considered, these goals are significantly impacted by task mapping. To minimize energy consumption, while meeting real-time and reliability constraints, this work proposes a task mapping approach to jointly solve the problem of task allocation, task scheduling, frequency assignment, and task duplication. A novel heuristic algorithm is proposed to cope with this NP-hard problem, consisting of a pruning phase, which maintains only the task configurations that satisfy reliability constraints, and a mapping phase, which minimizes total energy consumption under real-time and precedence constraints. The obtained results show that the proposed heuristic obtains near-optimal results, with low computation time, compared to optimal solvers, while it achieves better energy consumption and finds slightly more solutions compared to other heuristic approaches.
C1 [Cui, Minyu; Kritikakou, Angeliki; Casseau, Emmanuel] Univ Rennes, INRIA, CNRS, IRISA, Rennes, France.
   [Mo, Lei] Southeast Univ, Sch Automation, Nanjing, Peoples R China.
C3 Universite de Rennes; Centre National de la Recherche Scientifique
   (CNRS); Inria; Southeast University - China
RP Cui, MY (corresponding author), Univ Rennes, INRIA, CNRS, IRISA, Rennes, France.
EM minyu.cui@irisa.fr; angeliki.kritikakou@irisa.fr; lmo@seu.edu.cn;
   emmanuel.casseau@irisa.fr
RI Mo, Lei/K-3631-2019
OI Mo, Lei/0000-0002-1119-7617
CR Cui MY, 2022, INT J PARALLEL PROG, V50, P267, DOI 10.1007/s10766-022-00724-7
   Cui MY, 2021, IEEE REAL TIME, P387, DOI 10.1109/RTAS52030.2021.00038
   Cui MY, 2020, LECT NOTES COMPUT SC, V12471, P213, DOI 10.1007/978-3-030-60939-9_15
   Deng Z., 2021, J SUPER COMPUT
   Gou CJ, 2018, INT C PAR DISTRIB SY, P577, DOI [10.1109/ICPADS.2018.00081, 10.1109/PADSW.2018.8644620]
   Guo Y., 2011, P 2011 INT GREEN COM, P1
   Haque MA, 2017, IEEE T PARALL DISTR, V28, P813, DOI 10.1109/TPDS.2016.2600595
   Huang K, 2018, IEEE ACCESS, V6, P57614, DOI 10.1109/ACCESS.2018.2873641
   Quan G, 2010, IEEE T IND INFORM, V6, P329, DOI 10.1109/TII.2010.2052057
   Roeder J, 2021, 36TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, SAC 2021, P501, DOI 10.1145/3412841.3441930
   Rokicki S, 2019, ICCAD-IEEE ACM INT
   Salehi M, 2016, IEEE T PARALL DISTR, V27, P1497, DOI 10.1109/TPDS.2015.2444402
   Salehi M, 2015, I SYMPOS LOW POWER E, P225, DOI 10.1109/ISLPED.2015.7273518
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Tosun S, 2012, J SUPERCOMPUT, V62, P265, DOI 10.1007/s11227-011-0720-3
   Xie GQ, 2018, IEEE T SUST COMPUT, V3, P167, DOI 10.1109/TSUSC.2017.2711362
   Xie GQ, 2017, IEEE T IND INFORM, V13, P1629, DOI 10.1109/TII.2016.2641473
   Zhang LX, 2016, INT J ELEC POWER, V78, P499, DOI 10.1016/j.ijepes.2015.11.102
   Zhao BX, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442094
   Zhou JL, 2019, IEEE T COMPUT AID D, V38, P2215, DOI 10.1109/TCAD.2018.2883993
   Zhu D, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P35, DOI 10.1109/ICCAD.2004.1382539
NR 21
TC 3
Z9 3
U1 1
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2023
VL 134
AR 102790
DI 10.1016/j.sysarc.2022.102790
EA NOV 2022
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6R3OO
UT WOS:000892217000007
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Barzegaran, M
   Pop, P
AF Barzegaran, Mohammadreza
   Pop, Paul
TI Extensibility-aware Fog Computing Platform configuration for
   mixed-criticality applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Fog Computing; Mixed-criticality systems; Scheduling; Extensibility;
   Evolvability; Optimization; Time-Sensitive Networking
ID OPTIMIZATION; PERFORMANCE; DESIGN
AB In this paper, we consider that critical control applications and Fog applications share a Fog Computing Platform (FCP). Critical control applications are implemented as periodic hard real-time tasks and messages and have stringent timing and safety requirements, and require safety certification. Fog applications are implemented as aperiodic tasks and messages and are not critical. Such applications need different approaches to guarantee their timing and dependability requirements. We formulate an optimization problem for the joint configuration of critical control and Fog applications, such that (i) the deadlines and Quality-of-Control (QoC) of control applications are guaranteed at design-time, (ii) the configuration is extensible and supports the addition of future new control applications without requiring costly re-certification, and (iii) the design-time configuration together with the runtime Fog resource management mechanisms, can successfully accommodate multiple dynamic responsive Fog applications. We evaluate our approach on several test cases assuming scenarios for hosting both Fog applications and future critical control applications. The results show that our approach generates extensible schedules which enables Fog nodes to handle Fog applications with a shorter response time and a larger number of future control applications.
C1 [Barzegaran, Mohammadreza; Pop, Paul] Tech Univ Denmark, DTU Compute, Kongens Lyngby, Denmark.
C3 Technical University of Denmark
RP Barzegaran, M (corresponding author), Tech Univ Denmark, DTU Compute, Kongens Lyngby, Denmark.
EM mohba@dtu.dk; paupo@dtu.dk
RI Pop, Paul/IQV-8126-2023; Barzegaran, Mohammadreza/AAO-6308-2020
OI Pop, Paul/0000-0001-9981-1775; Barzegaran,
   Mohammadreza/0000-0003-0640-6653
FU European Union's Horizon 2020 research and innovation programme under
   the Marie Sklodowska-Curie grant [764785]; FORA-Fog Computing for
   Robotics and Industrial Automation
FX The research leading to these results has received funding from the
   European Union's Horizon 2020 research and innovation programme under
   the Marie Sklodowska-Curie grant agreement No. 764785, FORA-Fog
   Computing for Robotics and Industrial Automation.
CR Almeida L., 2003, P IEEE REAL TIME SYS
   [Anonymous], 2010, IEC 61508
   [Anonymous], 2018, IEEE Std 802.1Q-2018, P1, DOI [10.1109/IEEESTD.2018.8403927, DOI 10.1109/IEEESTD.2018.8403927]
   [Anonymous], 2020, IEEE Standard 802.1AS-2020, P1, DOI 10.1109/IEEESTD.2020.9121845
   [Anonymous], 2018, 19342018 IEEE
   AUDSLEY N, 1993, SOFTWARE ENG J, V8, P284, DOI 10.1049/sej.1993.0034
   Avasalcai C, 2019, 2019 IEEE INTERNATIONAL CONFERENCE ON EDGE COMPUTING (IEEE EDGE), P72, DOI 10.1109/EDGE.2019.00027
   Barzegaran M., 2020, 2 WORKSHOP FOG COMPU
   Barzegaran M, 2021, J ENG-JOE, V2021, P745, DOI 10.1049/tje2.12069
   Barzegaran M, 2021, IEEE ACCESS, V9, P50782, DOI 10.1109/ACCESS.2021.3069142
   Barzegaran M, 2020, 2020 IEEE INTERNATIONAL CONFERENCE ON EDGE COMPUTING (EDGE 2020), P67, DOI 10.1109/EDGE50951.2020.00018
   Barzegaran M, 2020, IEEE INT C EMERG, P77, DOI 10.1109/ETFA46521.2020.9212010
   Barzegaran M, 2020, IEEE ACCESS, V8, P104085, DOI 10.1109/ACCESS.2020.2999322
   Bonomi Flavio, 2012, P 1 MCC WORKSH MOB C, P13, DOI 10.1145/2342509.2342513
   Burke E. K., 2014, Search Methodologies, DOI DOI 10.1007/0-387-28356-0_6
   Burns A, 2018, ACM COMPUT SURV, V50, DOI 10.1145/3131347
   Buttazzo G., 2005, S COMP SCI
   Buttazzo GC, 2011, HARD REAL-TIME COMPUTING SYSTEMS: PREDICTABLE SCHEDULING ALGORITHMS AND APPLICATIONS, THIRD EDITION, P1, DOI 10.1007/978-1-14614-0676-1
   Cervin A, 2019, IEEE INT C EMERG, P1025, DOI [10.1109/etfa.2019.8869221, 10.1109/ETFA.2019.8869221]
   Chen CH, 2018, IEEE NETWORK, V32, P24, DOI 10.1109/MNET.2018.1700146
   Craciunas SS, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P183, DOI 10.1145/2997462997470
   European Telecommunications Standards Institute, 2016, 003 GS MEC EUR TEL S
   Eurotech, 2016, BRIDG GAP OP TECHN I
   Feng X, 2002, REAL TIM SYST SYMP P, P26, DOI 10.1109/REAL.2002.1181559
   Gagliardi M, 1996, 1996 IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P100, DOI 10.1109/RTTAS.1996.509527
   Gavrilut V, 2017, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2017), P267, DOI 10.1145/3139258.3139284
   Google, 2021, Google OR-tools
   Guo LP, 2012, SAE INT J PASSENG CA, V5, P17, DOI 10.4271/2012-01-0005
   IEEE, 2016, Official Website of the 802.1 Time-Sensitive Networking Task Group
   Karagiannis V, 2019, 2019 IEEE 3RD INTERNATIONAL CONFERENCE ON FOG AND EDGE COMPUTING (ICFEC), DOI 10.1109/cfec.2019.8733150
   Karagiannis V, 2017, INT CONF NETW SER
   Kopetz H., 1997, REAL TIME SYSTEMS DE
   Kornecki A, 2009, INNOV SYST SOFTW ENG, V5, P149, DOI 10.1007/s11334-009-0088-1
   Lakshmanan K, 2009, EUROMICRO, P239, DOI 10.1109/ECRTS.2009.33
   Lincoln B, 2002, IEEE DECIS CONTR P, P1319, DOI 10.1109/CDC.2002.1184698
   Lipari G, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P151, DOI 10.1109/EMRTS.2003.1212738
   Mehiaoui A, 2013, ACM SIGPLAN NOTICES, V48, P121, DOI 10.1145/2499369.2465572
   Nebbiolo Technologies, 2021, NEBB
   OpenStack, 2020, DOC NOV SCHED
   Pop Paul, 2018, IEEE Communications Standards Magazine, V2, P55, DOI 10.1109/MCOMSTD.2018.1700057
   Pop P, 2004, IEEE T VLSI SYST, V12, P793, DOI 10.1109/tvlsi.2004.831467
   Pop P, 2021, INFORM SYST, V98, DOI 10.1016/j.is.2021.101727
   Puliafito C, 2019, ACM T INTERNET TECHN, V19, DOI 10.1145/3301443
   Regehr J, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P25, DOI 10.1109/REAL.2003.1253251
   Rowe D., 1994, CHANGE, V94, P541
   Shin I, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P2, DOI 10.1109/REAL.2003.1253249
   Shin I, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347383
   Sinnen O, 2007, Task Scheduling for Parallel Systems, V60
   Skarlat O, 2018, INT CONF UTIL CLOUD, P164, DOI 10.1109/UCC.2018.00025
   STROSNIDER JK, 1995, IEEE T COMPUT, V44, P73, DOI 10.1109/12.368008
   TTTech Computertechnik AG, 2021, NERVE
   ULLMAN JD, 1975, J COMPUT SYST SCI, V10, P384, DOI 10.1016/S0022-0000(75)80008-0
   Verucchi M, 2020, IEEE REAL TIME, P226, DOI 10.1109/RTAS48715.2020.000-4
   Wang YZ, 2014, PARALLEL COMPUT, V40, P611, DOI 10.1016/j.parco.2014.09.012
   Wang YF, 2019, INT SYM COMPUT INTEL, P23, DOI 10.1109/ISCID.2019.10088
   Yin LX, 2018, IEEE T IND INFORM, V14, P4712, DOI 10.1109/TII.2018.2851241
   Zheng W, 2005, ACSD2005: FIFTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, P132, DOI 10.1109/ACSD.2005.13
   Zhu Q, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2362336.2362352
   Zhu Q, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P275, DOI 10.1109/RTAS.2009.37
   Zuberi KM, 2000, IEEE T COMPUT, V49, P182, DOI 10.1109/12.833115
NR 60
TC 2
Z9 2
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2022
VL 133
AR 102776
DI 10.1016/j.sysarc.2022.102776
EA NOV 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6R2BZ
UT WOS:000892114100005
OA Green Published, hybrid
DA 2024-07-18
ER

PT J
AU Li, XY
   Ge, L
   Chen, JH
   Peng, ZN
AF Li, Xiaoyu
   Ge, Lin
   Chen, Jiahui
   Peng, Zhiniang
TI Comments on "A blockchain-based attribute-based signcryption scheme to
   secure data sharing in the
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Data sharing; Attribute-based signcryption; Confidentiality attack;
   Unauthorized access control
AB Secure data sharing deserves special attention in cloud computing since the operating environment is semi-trusted. Recently, Eltayieb et al. proposed a blockchain-based attribute-based signcryption scheme to secure data sharing in the cloud (Journal of Systems Architecture, doi: https://doi.org/10.1016/j.sysarc.2019. 101653). However, after carefully revisiting this scheme, we found out that Eltayieb et al.'s scheme is not secure against confidentiality attack. Thus, the data confidentiality of this scheme is broken, and any data user can have unauthorized access control on outsourced data.
C1 [Li, Xiaoyu; Ge, Lin] Zhengzhou Univ Aeronaut, Sch Intelligent Engn, Zhengzhou 450046, Peoples R China.
   [Chen, Jiahui] Guangdong Univ Technol, Sch Comp, Guangzhou 510006, Peoples R China.
   [Peng, Zhiniang] Chinese Acad Sci, Shenzhen Inst Adv Technol, Shenzhen 518055, Peoples R China.
   [Peng, Zhiniang] Sangfor Technol Inc, Shenzhen 518055, Peoples R China.
C3 Zhengzhou University of Aeronautics; Guangdong University of Technology;
   Chinese Academy of Sciences; Shenzhen Institute of Advanced Technology,
   CAS
RP Peng, ZN (corresponding author), Chinese Acad Sci, Shenzhen Inst Adv Technol, Shenzhen 518055, Peoples R China.; Peng, ZN (corresponding author), Sangfor Technol Inc, Shenzhen 518055, Peoples R China.
EM leexiaoyu1987@gmail.com; lingesnow@126.com; csjhchen@gmail.com;
   jiushigujiu@gmail.com
RI Li, Xiaoyu/R-4104-2018
OI Li, Xiaoyu/0000-0002-0561-2028
FU National Natural Science Founda-tion of China [61902079]; Scientific and
   Technologi-cal Key Project of Henan Province [212102210399]; Key
   Scientific Research Project of Colleges and Universities in Henan
   Province [20A520040, 21A520047]
FX Acknowledgments This work was supported by the National Natural Science
   Founda-tion of China under Grant No. 61902079, the Scientific and
   Technologi-cal Key Project of Henan Province under Grant No.
   212102210399, the Key Scientific Research Project of Colleges and
   Universities in Henan Province under Grant No. 20A520040 and No.
   21A520047.
CR Eltayieb N, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101653
   Gagné M, 2010, LECT NOTES COMPUT SC, V6280, P154, DOI 10.1007/978-3-642-15317-4_11
   Goyal V., 2006, P 2006 INT C PRIVACY, P1
   Hu C., 2015, An Attribute-Based Signcryption Scheme to Secure Attribute-Defined Multicast Communications, P418
   Maji Hemanta K., 2011, Topics in Cryptology - CT-RSA 2011. The Cryptographers' Track at the RSA Conference 2011, P376, DOI 10.1007/978-3-642-19074-2_24
   Rao YS, 2017, FUTURE GENER COMP SY, V67, P133, DOI 10.1016/j.future.2016.07.019
   Sahai A, 2005, LECT NOTES COMPUT SC, V3494, P457, DOI 10.1007/11426639_27
   Wei LF, 2014, INFORM SCIENCES, V258, P371, DOI 10.1016/j.ins.2013.04.028
NR 8
TC 1
Z9 1
U1 2
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2022
VL 131
AR 102702
DI 10.1016/j.sysarc.2022.102702
EA AUG 2022
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4W9UR
UT WOS:000860500200008
DA 2024-07-18
ER

PT J
AU Pang, JL
   Han, ZY
   Zhou, RT
   Tan, HS
   Cao, Y
AF Pang, Jinlong
   Han, Ziyi
   Zhou, Ruiting
   Tan, Haisheng
   Cao, Yue
TI Online scheduling algorithms for unbiased distributed learning over
   wireless edge networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Distributed learning; Wireless edge network; Online scheduling
ID INTERNET
AB To realize smart IoT services, such as intelligent video surveillance, smart city and autonomous driving, tremendous amount of distributed machine learning jobs will train unbiased models over large datasets collected by geo-distributed wireless edge network, adopting a parameter server (PS) architecture. The training of unbiased distributed learning (UDL) relies on geo-distributed data and brings high response latency and bandwidth consumption, introducing a new challenge: how to schedule UDL jobs such that the response latency (training time) is minimized, meanwhile reducing the expensive bandwidth cost among geo-distributed sites in the edge wireless network. To address it, we propose two online scheduling algorithms, Okita and Okita*, to achieve long-term overall cost minimization. Okita schedules UDL jobs at each time slot in a preemptive manner to jointly decide the execution time window, the amount of training data, the number and the location of concurrent workers and PSs in each site, whereas Okita* schedules jobs via a non-preemptive fashion. To evaluate the practical effectiveness of the proposed algorithms, we implement both testbed experiments and large-scaled simulations. We show that our proposed algorithms can reduce up to 70% of the total training cost, compared to three classical schedulers in today's cloud system.
C1 [Pang, Jinlong; Han, Ziyi; Zhou, Ruiting; Cao, Yue] Wuhan Univ, Sch Cyber Sci & Engn, Wuhan, Peoples R China.
   [Tan, Haisheng] Univ Sci & Technol China, Sch Comp Sci & Technol, Hefei, Peoples R China.
C3 Wuhan University; Chinese Academy of Sciences; University of Science &
   Technology of China, CAS
RP Zhou, RT (corresponding author), Wuhan Univ, Sch Cyber Sci & Engn, Wuhan, Peoples R China.
EM ruitingzhou@whu.edu.cn
RI Cao, Yue/T-5536-2019
OI Cao, Yue/0000-0002-5425-5848; Cao, Yue/0000-0002-2098-7637
CR Alameddine HA, 2019, IEEE J SEL AREA COMM, V37, P668, DOI 10.1109/JSAC.2019.2894306
   Amiri MM, 2020, IEEE T SIGNAL PROCES, V68, P2155, DOI 10.1109/TSP.2020.2981904
   [Anonymous], 2019, Tiny ImageNet visual recognition challenge
   [Anonymous], 2017, Google Cloud TPU
   [Anonymous], 2018, IBM WATSON MACHINE L
   [Anonymous], AMAZON EC2 INSTANCES
   [Anonymous], 2017, Microsoft Azure machine learning
   [Anonymous], KUBERNETES
   [Anonymous], 2006, Caltech101 Dataset
   [Anonymous], 2009, The CIFAR-10 Dataset
   [Anonymous], 2018, Amazon SageMaker
   Armbrust M, 2010, COMMUN ACM, V53, P50, DOI 10.1145/1721654.1721672
   Bao YX, 2018, IEEE INFOCOM SER, P495, DOI 10.1109/INFOCOM.2018.8486422
   Cano I, 2016, Arxiv, DOI arXiv:1603.09035
   [陈珺娴 Chen Junxian], 2020, [高分子通报, Polymer Bulletin], P1
   Chen Q, 2020, IEEE T PARALL DISTR, V31, P1357, DOI 10.1109/TPDS.2019.2962435
   Chen TQ, 2015, Arxiv, DOI arXiv:1512.01274
   Chi Zhang, 2020, Mobihoc '20: Proceedings of the Twenty-First International Symposium on Theory, Algorithmic Foundations, and Protocol Design for Mobile Networks and Mobile Computing, P101, DOI 10.1145/3397166.3409122
   Ghodsi A., 2011, 8 USENIX S NETWORKED
   Gu JC, 2019, PROCEEDINGS OF THE 16TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P485
   Han Ziyi, 2021, PROC IEEE ICPADS
   HDFS, ABOUT US
   He HW, 2022, J PARALLEL DISTR COM, V159, P51, DOI 10.1016/j.jpdc.2021.09.002
   Hindman B., 2011, NSDI, V11, P295, DOI DOI 10.1016/0375-6505(85)90011-2
   Hu HP, 2020, AAAI CONF ARTIF INTE, V34, P7179
   Iandola FN, 2016, PROC CVPR IEEE, P2592, DOI 10.1109/CVPR.2016.284
   Jeon M, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P947
   Karp R, 1972, COMPLEXITY COMPUTER, V40, P85, DOI 10.1007/978-3-540-68279-08
   Khelifi H, 2019, IEEE COMMUN LETT, V23, P52, DOI 10.1109/LCOMM.2018.2875978
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lee WY, 2021, INT CON DISTR COMP S, P841, DOI 10.1109/ICDCS51616.2021.00085
   Li M, 2014, 11 USENIX S OPERATIN
   Liang J, 2021, J SYST ARCHITECT, V121, DOI 10.1016/j.sysarc.2021.102311
   Liu L, 2020, FUTURE GENER COMP SY, V112, P549, DOI 10.1016/j.future.2020.06.007
   Liu YQ, 2020, IEEE INTERNET THINGS, V7, P6722, DOI 10.1109/JIOT.2020.3004500
   Lyu XC, 2019, IEEE J SEL AREA COMM, V37, P2393, DOI 10.1109/JSAC.2019.2934002
   Lyu XC, 2017, IEEE J SEL AREA COMM, V35, P2606, DOI 10.1109/JSAC.2017.2760186
   Mahajan K, 2020, PROCEEDINGS OF THE 17TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P289
   Narayanan D, 2020, PROCEEDINGS OF THE 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '20), P481
   Huynh NV, 2022, IEEE J SEL AREA COMM, V40, P484, DOI 10.1109/JSAC.2021.3118432
   Peng JW, 2022, J SYST ARCHITECT, V122, DOI 10.1016/j.sysarc.2021.102329
   Peng YH, 2018, EUROSYS '18: PROCEEDINGS OF THE THIRTEENTH EUROSYS CONFERENCE, DOI 10.1145/3190508.3190517
   Qin Zhang, 2020, Mobihoc '20: Proceedings of the Twenty-First International Symposium on Theory, Algorithmic Foundations, and Protocol Design for Mobile Networks and Mobile Computing, P111, DOI 10.1145/3397166.3409128
   Saleem U, 2021, IEEE T WIREL COMMUN, V20, P360, DOI 10.1109/TWC.2020.3024538
   Schrijver A., 1998, THEORY LINEAR INTEGE
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Szegedy C, 2016, PROC CVPR IEEE, P2818, DOI 10.1109/CVPR.2016.308
   Szegedy Christian, 2015, IEEE C COMP VIS PATT, DOI [10.1109/cvpr.2015.7298594, DOI 10.1109/CVPR.2015.7298594]
   Torralba A, 2011, PROC CVPR IEEE, P1521, DOI 10.1109/CVPR.2011.5995347
   Tun YK, 2021, IEEE COMMUN LETT, V25, P249, DOI 10.1109/LCOMM.2020.3026033
   Vavilapalli V.K., P 4 ANN S
   Wang SQ, 2018, IEEE INFOCOM SER, P63, DOI 10.1109/INFOCOM.2018.8486403
   Wang XF, 2020, IEEE COMMUN SURV TUT, V22, P869, DOI 10.1109/COMST.2020.2970550
   Weijie Shi, 2014, ACM SIGMETRICS Performance Evaluation Review, V42, P71, DOI 10.1145/2591971.2591980
   Xiao WC, 2020, PROCEEDINGS OF THE 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '20), P533
   Xiaoxi Zhang, 2015, ACM SIGMETRICS Performance Evaluation Review, V43, P3, DOI 10.1145/2745844.2745855
   Xie SN, 2017, PROC CVPR IEEE, P5987, DOI 10.1109/CVPR.2017.634
   Yan F, 2015, KDD'15: PROCEEDINGS OF THE 21ST ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P1355, DOI 10.1145/2783258.2783270
   You Wencong, 2020, IEEE INT CONF SENS
   Yu M., 2021, IEEE T NETW SCI ENG
   Zaharia Matei, 2010, 2 USENIX WORKSHOP HO
   Zhang Xin, 2020, P ACM MOBIHOC
   Zhou RT, 2019, IEEE J SEL AREA COMM, V37, P1046, DOI 10.1109/JSAC.2019.2906745
   Zhu GX, 2020, IEEE COMMUN MAG, V58, P19, DOI 10.1109/MCOM.001.1900103
NR 65
TC 2
Z9 2
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2022
VL 131
AR 102673
DI 10.1016/j.sysarc.2022.102673
EA AUG 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5R8SB
UT WOS:000874774200002
DA 2024-07-18
ER

PT J
AU Huo, DD
   Cao, C
   Liu, P
   Wang, YZ
   Li, MX
   Xu, Z
AF Huo, Dongdong
   Cao, Chen
   Liu, Peng
   Wang, Yazhe
   Li, Mingxuan
   Xu, Zhen
TI Commercial hypervisor-based task sandboxing mechanisms are unsecured?
   But we can fix it!
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cyber-Physical-Social Systems; Internet of Things devices; RTOS task
   sandboxing; Intra-Mode Privilege Separation
ID MODEL
AB Cyber-Physical-Social Systems are frequently prescribed for providing valuable information on personalized services. The foundation of these services is big data which must be trustily collected and efficiently processed. Though High Performance Computing and Communication technique makes great contributions to addressing the issue of data processing, its effectiveness still relies on the veracity of data generated from Internet of Things (IoT) devices. Nevertheless, IoT devices, as basic production facilities to ensure data's security, are unable to deploy expensive security extensions. Consequently, it causes the implementation of the task sandboxing, the fundamental security mechanism in Real-Time Operating Systems (RTOSs), much simpler and more vulnerable. In this paper, we take ARM Mbed uVisor as an example system, utilizing hypervisor-based task sandboxing mechanisms, and presents three new findings: First, we discover vulnerabilities against Mbed task sandboxing, which can be exploited to compromise system-maintained data structure to manipulate any tasks' data. Second, we present LIPS (Lightweight Intra-Mode Privilege Separation), building a special protection domain to isolate particular system-maintained data structures. Finally, thorough evaluation and experimental tests show the efficiency of LIPS to defeat these attacks, with small runtime overheads and good portability.
C1 [Huo, Dongdong; Wang, Yazhe; Li, Mingxuan; Xu, Zhen] Chinese Acad Sci, Inst Informat Engn, Beijing, Peoples R China.
   [Huo, Dongdong; Wang, Yazhe; Li, Mingxuan; Xu, Zhen] Univ Chinese Acad Sci, Sch Cyber Secur, Beijing, Peoples R China.
   [Cao, Chen] Penn State Univ, Cyber Secur Lab, Coll Informat Sci & Technol, State Coll, PA USA.
   [Cao, Chen] Penn State Univ, Behrend Coll, State Coll, PA USA.
   [Liu, Peng] Penn State Univ, Informat Sci & Technol, State Coll, PA USA.
   [Liu, Peng] Penn State Univ, Ctr Cyber Secur Informat Privacy & Trust, State Coll, PA USA.
   [Liu, Peng] Penn State Univ, Cyber Secur Lab, State Coll, PA USA.
C3 Chinese Academy of Sciences; Institute of Information Engineering, CAS;
   Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS; Pennsylvania Commonwealth System of Higher Education (PCSHE);
   Pennsylvania State University; Pennsylvania Commonwealth System of
   Higher Education (PCSHE); Pennsylvania State University; Pennsylvania
   Commonwealth System of Higher Education (PCSHE); Pennsylvania State
   University; Pennsylvania Commonwealth System of Higher Education
   (PCSHE); Pennsylvania State University; Pennsylvania Commonwealth System
   of Higher Education (PCSHE); Pennsylvania State University
RP Wang, YZ (corresponding author), Chinese Acad Sci, Inst Informat Engn, Beijing, Peoples R China.
EM huodongdong@iie.ac.cn; ccao@psu.edu; pxl20@psu.edu; wangyazhe@iie.ac.cn;
   limingxuan2@iie.ac.cn; xuzhen@iie.ac.cn
RI zhang, xueying/JMB-7808-2023; Liu, Peng/A-4255-2013
FU National Key R&D Program of China [2019YFB1706000]
FX The authors would like to thank the anonymous reviewers for their
   critical suggestions that greatly improved the paper quality. This work
   is supported by the National Key R&D Program of China (No.
   2019YFB1706000) .
CR Abadi M, 2009, ACM T INFORM SYST SE, V13, DOI 10.1145/1609956.1609960
   Abou El Kalam A., 2019, J UBIQUITOUS SYST PE, V12, P09, DOI [10.5383/JUSPN.12.01.002, DOI 10.5383/JUSPN.12.01.002]
   [Anonymous], 2018, MOB COMPUT COMMUN RE
   [Anonymous], 2014, 11 USENIX S OP SYST
   ARM, 2020, TRUST BAS SYST ARCH
   ARM, 2020, NVID 40 BILL ARM PUR
   ARM, 2018, UV TECHN OV
   ARM, 2018, UV PORT GUID
   ARM, 2020, MBED OS
   ARM, 2019, ARMV8 M ARCH REF MAN
   Aweke ZB, 2018, DES AUT TEST EUROPE, P1015, DOI 10.23919/DATE.2018.8342161
   Brasser F, 2015, DES AUT CON, DOI 10.1145/2744769.2744922
   Buneman P, 2001, LECT NOTES COMPUT SC, V1973, P316
   Chen G, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101688
   Cheng S, 2015, FORM ASP COMPUT, V27, P167, DOI 10.1007/s00165-014-0308-9
   Cho Y, 2017, 24TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2017), DOI 10.14722/ndss.2017.23024
   Clements AA, 2017, P IEEE S SECUR PRIV, P289, DOI 10.1109/SP.2017.37
   Clements AA, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P65
   FreeRTOS, 2017, FREERTOS MPU
   Guan F, 2016, J SYST SOFTWARE, V118, P19, DOI 10.1016/j.jss.2016.04.063
   Hategekimana F, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101827
   Inam R, 2011, IEEE INT C EMERG
   Kim CH, 2018, 25TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2018), DOI 10.14722/ndss.2018.23107
   Koeberl P, 2014, P 9 EUR C COMP SYST
   Kuzhiyelil Don, 2020, Information Security. 23rd International Conference, ISC 2020. Proceedings. Lecture Notes in Computer Science (LNCS 12472), P290, DOI 10.1007/978-3-030-62974-8_17
   Li JT, 2016, IEEE T INF FOREN SEC, V11, P2572, DOI 10.1109/TIFS.2016.2587242
   Li JK, 2011, IEEE T INF FOREN SEC, V6, P1404, DOI 10.1109/TIFS.2011.2159712
   Lv ZH, 2021, IEEE T IND INFORM, V17, P1496, DOI 10.1109/TII.2020.2994747
   Mogosanu L, 2018, LECT NOTES COMPUT SC, V11050, P359, DOI 10.1007/978-3-030-00470-5_17
   Noorman  J., 2013, 22 USENIX SEC S USEN, P479
   Nyman T, 2017, LECT NOTES COMPUT SC, V10453, P259, DOI 10.1007/978-3-319-66332-6_12
   Ren L, 2021, IEEE INTERNET THINGS, V8, P12578, DOI 10.1109/JIOT.2020.3008170
   Ren L, 2021, IEEE T IND INFORM, V17, P6457, DOI 10.1109/TII.2020.3001054
   Ren L, 2020, IEEE T NEUR NET LEAR, V31, P3721, DOI 10.1109/TNNLS.2020.3001602
   Ren L, 2020, IEEE T NETW SCI ENG, V7, P2286, DOI 10.1109/TNSE.2019.2942042
   Sun WH, 2016, IEEE T PARALL DISTR, V27, P1187, DOI 10.1109/TPDS.2014.2355202
   Tice C, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P941
   Venkatesan SP, 2020, INT J AMBIENT ENERGY, DOI 10.1080/01430750.2020.1719887
   Wang XK, 2021, IEEE T IND INFORM, V17, P1573, DOI 10.1109/TII.2020.2967768
   Wang XK, 2020, IEEE T BIG DATA, V6, P666, DOI 10.1109/TBDATA.2018.2824303
   Wang XK, 2018, IEEE T COMPUT SOC SY, V5, P481, DOI 10.1109/TCSS.2018.2813320
   Xu W, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P414, DOI 10.1145/2810103.2813637
   Yang K, 2012, WORLD WIDE WEB, V15, P409, DOI 10.1007/s11280-011-0138-0
   Zhang M, 2013, 22 USENIX SEC S USEN, P337, DOI [10.5555/2534766.2534796, DOI 10.1145/2818000.2818016]
   Zhang P, 2018, FUTURE GENER COMP SY, V78, P753, DOI 10.1016/j.future.2016.12.015
   Zhou XK, 2021, IEEE T IND INFORM, V17, P3469, DOI 10.1109/TII.2020.3022432
   Zhou XK, 2021, IEEE ACM T COMPUT BI, V18, P912, DOI 10.1109/TCBB.2020.2994780
   Zhou XK, 2020, IEEE INTERNET THINGS, V7, P6429, DOI 10.1109/JIOT.2020.2985082
NR 48
TC 1
Z9 1
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102114
DI 10.1016/j.sysarc.2021.102114
EA APR 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SD1RG
UT WOS:000651143900002
OA Green Published
DA 2024-07-18
ER

PT J
AU Liu, BW
   Xu, XL
   Qi, LY
   Ni, Q
   Dou, WC
AF Liu, Bowen
   Xu, Xiaolong
   Qi, Lianyong
   Ni, Qiang
   Dou, Wanchun
TI Task scheduling with precedence and placement constraints for resource
   utilization improvement in multi-user MEC environment
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mobile edge computing; Offloading; Precedence constraints; Resource
   utilization
ID EDGE; ALGORITHM; ALLOCATION; ASSIGNMENT
AB Efficient task scheduling improves offloading performance in mobile edge computing (MEC) environment. The jobs offloaded by different users would have different dependent tasks with diverse resource demands at different times. Meanwhile, due to the heterogeneity of edge servers configurations in MEC, offloaded jobs may frequently have placement constraints, restricting them to run on a particular class of edge servers meeting specific software running settings. This spatio-temporal information gives the opportunity to improve the resource utilization of the computing system. In this paper, we study the scheduling method for the jobs consisting of dependent tasks offloaded by different users in MEC. A new task offloading scheduler, Horae, is proposed to not only improve the resource utilization of MEC environment but also guarantees to select the edge server which could satisfy placement constraints for each offloaded task. Concretely, considering the fact that each job would experience slack time as a result of competing for limited resource with other jobs in MEC, Horae minimizes the sum of all slack time values of all the jobs while guaranteeing placement constraints, and therefore improve the resource utilization of the system. Horae was validated for its feasibility and efficiency by means of extensive experiments, which are presented in this paper.
C1 [Liu, Bowen; Dou, Wanchun] Nanjing Univ, State Key Lab Novel Software Technol, Nanjing, Peoples R China.
   [Xu, Xiaolong] Nanjing Univ Informat Sci & Technol, Sch Comp & Software, Nanjing, Peoples R China.
   [Qi, Lianyong] Qufu Normal Univ, Sch Informat Sci & Engn, Jining, Peoples R China.
   [Ni, Qiang] Univ Lancaster, Sch Comp & Commun, InfoLab21, Lancaster, England.
C3 Nanjing University; Nanjing University of Information Science &
   Technology; Qufu Normal University; Lancaster University
RP Dou, WC (corresponding author), Nanjing Univ, State Key Lab Novel Software Technol, Nanjing, Peoples R China.
EM liubw@smail.nju.edu.cn; njuxlxu@gmail.com; lianyongqi@gmail.com;
   q.ni@lancaster.ac.uk; douwc@nju.edu.cn
RI Xu, Xiaolong/U-2547-2019; Qi, Lianyong/AAO-2681-2020; Ni,
   Qiang/B-4990-2010
OI Xu, Xiaolong/0000-0003-4879-9803; Ni, Qiang/0000-0002-4593-1656; Liu,
   Bowen/0000-0001-5949-9756
FU National Natural Science Foundation of China [61672276]; Key Research
   and Development Project of Jiangsu Province, China [BE2019104]; National
   Science Foundation of China [61872219]; Natural Science Foundation of
   Shandong Province [ZR2019MF001]; Open Project of State Key Laboratory
   for Novel Software Technology [KFKT2020B08]; Collaborative Innovation
   Center of Novel Software Technology and Industrialization, Nanjing
   University, China
FX This work is supported in part by the National Natural Science
   Foundation of China, under Grant No. 61672276, the Key Research and
   Development Project of Jiangsu Province, China under Grant No.
   BE2019104, the National Science Foundation of China under Grant No.
   61872219, the Natural Science Foundation of Shandong Province under
   Grant No. ZR2019MF001, the Open Project of State Key Laboratory for
   Novel Software Technology under Grant No. KFKT2020B08 and the
   Collaborative Innovation Center of Novel Software Technology and
   Industrialization, Nanjing University, China.
CR [Anonymous], 2010, PROC 8 INT C MOBILE, DOI [DOI 10.1145/1814433, 10.1145/1814433.1814441, DOI 10.1145/1814433.1814441]
   [Anonymous], 2011, P 8 USENIX S NETW SY
   CATTRYSSE D, 1990, EUR J OPER RES, V46, P38, DOI 10.1016/0377-2217(90)90296-N
   Chekuri C, 2001, J ALGORITHM, V41, P212, DOI 10.1006/jagm.2001.1184
   Chudak FA, 1999, J ALGORITHM, V30, P323, DOI 10.1006/jagm.1998.0987
   Dai HJ, 2019, J SYST ARCHITECT, V94, P14, DOI 10.1016/j.sysarc.2019.02.004
   Ding ST, 2019, FUTURE GENER COMP SY, V93, P583, DOI 10.1016/j.future.2018.10.054
   Du JB, 2018, IEEE T COMMUN, V66, P1594, DOI 10.1109/TCOMM.2017.2787700
   Du S, 2019, J SYST ARCHITECT, V93, P33, DOI 10.1016/j.sysarc.2018.12.009
   Feng J., 2018, 2018 IEEE INT C COMM, P1
   Gao Z, 2019, IEEE INTERNET THINGS, V6, P9280, DOI 10.1109/JIOT.2019.2911669
   Hunt P., 2010, P USENIX C USENIX AN, V10, P1
   KAHN AB, 1962, COMMUN ACM, V5, P558, DOI 10.1145/368996.369025
   Lawler E., 1993, LOGISTICS PRODUCTION
   Liu KK, 2016, 2016 13TH ANNUAL IEEE INTERNATIONAL CONFERENCE ON SENSING, COMMUNICATION, AND NETWORKING (SECON), P243
   Mao YY, 2016, IEEE J SEL AREA COMM, V34, P3590, DOI 10.1109/JSAC.2016.2611964
   Meskar E, 2018, IEEE CONF COMPUT, P184, DOI 10.1109/INFCOMW.2018.8406965
   Özbakir L, 2010, APPL MATH COMPUT, V215, P3782, DOI 10.1016/j.amc.2009.11.018
   Potra FA, 2000, J COMPUT APPL MATH, V124, P281, DOI 10.1016/S0377-0427(00)00433-7
   Radulescu A., 1999, Conference Proceedings of the 1999 International Conference on Supercomputing, P68, DOI 10.1145/305138.305162
   Sundar S, 2018, IEEE INFOCOM SER, P37, DOI 10.1109/INFOCOM.2018.8486305
   Tang WD, 2019, J SYST ARCHITECT, V94, P1, DOI 10.1016/j.sysarc.2019.02.001
   TARJAN RE, 1976, ACTA INFORM, V6, P171, DOI 10.1007/BF00268499
   Wan SH, 2020, COMPUT NETW, V168, DOI 10.1016/j.comnet.2019.107036
   Wan SH, 2020, COMPUT COMMUN, V149, P99, DOI 10.1016/j.comcom.2019.10.012
   Wan SH, 2019, FUTURE GENER COMP SY, V91, P382, DOI 10.1016/j.future.2018.08.007
   Wang PF, 2019, IEEE INTERNET THINGS, V6, P2872, DOI 10.1109/JIOT.2018.2876198
   Wang W, 2015, IEEE T PARALL DISTR, V26, P2822, DOI 10.1109/TPDS.2014.2362139
   Xu J, 2018, IEEE INFOCOM SER, P207, DOI 10.1109/INFOCOM.2018.8485977
   Zeng P, 2020, J SYST ARCHITECT, V106, DOI 10.1016/j.sysarc.2020.101713
   Zhang G., 2018, 2018 IEEE international conference on communications (ICC), P1, DOI DOI 10.1109/ICC.2018.8422316
   Zhao H., 2006, P 20 INT PARALLEL DI, P14
NR 32
TC 28
Z9 30
U1 1
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2021
VL 114
AR 101970
DI 10.1016/j.sysarc.2020.101970
EA FEB 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA US3RH
UT WOS:000697350100002
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Moulik, S
   Das, Z
   Devaraj, R
   Chakraborty, S
AF Moulik, Sanjay
   Das, Zinea
   Devaraj, Rajesh
   Chakraborty, Shounak
TI SEAMERS: A Semi-partitioned Energy-Aware scheduler for heterogeneous
   MulticorE Real-time Systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Heuristic strategy; Multicore scheduling; Energy-aware; Semi-partitioned
AB Over the years, the nature of processing platforms is witnessing a significant shift in most of the battery supported real-time systems, which now support a combination of specialized multicores to meet the demands of modern applications. Devising energy-efficient schedulers has become a critical issue for such kinds of devices. Hence, this research presents a low-overhead heuristic strategy named SEAMERS, for DVFS based energy aware scheduling for a set of real-time periodic tasks on a heterogeneous multicore platform. The presented strategy operates in four phases, namely Deadline Partitioning, Core Clustering, Task Allocation and Energy-Aware Scheduling. Our experimental analysis shows that the presented strategy improves upon the state-of-the-art in terms of energy savings (16% to 47% on average) and enables significant improvement in resource utilization.
C1 [Moulik, Sanjay; Das, Zinea] Indian Inst Informat Technol, Dept Comp Sci & Engn, Gauhati, India.
   [Devaraj, Rajesh] Nvidia Graph, Bangalore, Karnataka, India.
   [Chakraborty, Shounak] Norwegian Univ Sci & Technol, Dept Comp Sci IDI, Trondheim, Norway.
C3 Norwegian University of Science & Technology (NTNU)
RP Moulik, S (corresponding author), Indian Inst Informat Technol, Dept Comp Sci & Engn, Gauhati, India.
EM sanjay@iiitg.ac.in
RI Moulik, Sanjay/AFL-0557-2022; Devaraj, RAJESH/J-1984-2019
OI Moulik, Sanjay/0000-0003-3654-781X; Devaraj, RAJESH/0000-0002-4481-102X
CR Allavena A., 2001, WORKSHOP POWER MANAG
   Anderson JH, 2001, EUROMICRO, P76, DOI 10.1109/EMRTS.2001.934004
   Anderson JH, 2000, SEVENTH INTERNATIONAL CONFERENCE ON REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P297, DOI 10.1109/RTCSA.2000.896405
   [Anonymous], 2004, BIN PACKING MACHINE
   Awan MA, 2016, REAL-TIME SYST, V52, P450, DOI 10.1007/s11241-015-9236-x
   Bansal S, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101743
   Baruah SK, 2016, PROC EUROMICR, P215, DOI 10.1109/ECRTS.2016.10
   Bastoni Andrea., 2010, P 6 INT WORKSHOP OPE, P33
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Buttazzo GC, 1998, REAL TIM SYST SYMP P, P286, DOI 10.1109/REAL.1998.739754
   Bygde S, 2009, IEEE INT CONF EMBED, P13, DOI 10.1109/RTCSA.2009.9
   Chang SS, 2020, J SYST ARCHITECT, V105, DOI 10.1016/j.sysarc.2019.101704
   Chwa HS, 2015, REAL TIM SYST SYMP P, P119, DOI 10.1109/RTSS.2015.19
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Gerards MET, 2013, ACM T ARCHIT CODE OP, V9, DOI 10.1145/2400682.2400700
   Han CC, 1996, IEEE T COMPUT, V45, P814, DOI 10.1109/12.508320
   Levin G, 2010, EUROMICRO, P3, DOI 10.1109/ECRTS.2010.34
   Moghaddas V, 2016, MICROPROCESS MICROSY, V45, P208, DOI 10.1016/j.micpro.2016.05.005
   Moulik Sanjay, 2017, 2017 18th International Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT). Proceedings, P204, DOI 10.1109/PDCAT.2017.00041
   Moulik S, 2021, J SYST ARCHITECT, V112, DOI 10.1016/j.sysarc.2020.101847
   Moulik S, 2020, ASIA S PACIF DES AUT, P500, DOI 10.1109/ASP-DAC47756.2020.9045240
   Moulik S, 2019, I CONF VLSI DESIGN, P476, DOI 10.1109/VLSID.2019.00100
   Moulik S, 2018, IEEE 20TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS / IEEE 16TH INTERNATIONAL CONFERENCE ON SMART CITY / IEEE 4TH INTERNATIONAL CONFERENCE ON DATA SCIENCE AND SYSTEMS (HPCC/SMARTCITY/DSS), P659, DOI 10.1109/HPCC/SmartCity/DSS.2018.00117
   Moulik S, 2018, I CONF VLSI DESIGN, P43, DOI 10.1109/VLSID.2018.35
   Nair PP, 2018, PROCEEDINGS OF THE 2018 8TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED 2018), P63, DOI 10.1109/ISED.2018.8704123
   Nguyen L., 1996, P INT S MULT SYST
   Niemeier M, 2011, EUROMICRO, P115, DOI 10.1109/ECRTS.2011.19
   Pagani S., 2018, ADV TECHNIQUES POWER
   Pagani S, 2017, IEEE T PARALL DISTR, V28, P1315, DOI 10.1109/TPDS.2016.2623616
   Raravi G, 2014, REAL-TIME SYST, V50, P87, DOI 10.1007/s11241-013-9191-3
   Ripoll I, 2013, IEEE T COMPUT, V62, P1813, DOI 10.1109/TC.2012.243
   Roy SK, 2020, J SYST ARCHITECT, V105, DOI 10.1016/j.sysarc.2019.101706
   Saidi S, 2015, 2015 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), P220, DOI 10.1109/CODESISSS.2015.7331385
   Sheikh SZ, 2019, ACM T EMBED COMPUT S, V17, DOI 10.1145/3291387
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Tosun S, 2012, J SUPERCOMPUT, V62, P265, DOI 10.1007/s11227-011-0720-3
   Wang X, 2016, IEEE T IND INFORM, V12, P101, DOI 10.1109/TII.2015.2500161
   Zhao MX, 2019, J SYST ARCHITECT, V100, DOI 10.1016/j.sysarc.2019.101661
NR 39
TC 19
Z9 20
U1 1
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2021
VL 114
AR 101953
DI 10.1016/j.sysarc.2020.101953
EA FEB 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA US3RH
UT WOS:000697350100004
DA 2024-07-18
ER

PT J
AU Sadhukhan, D
   Ray, S
   Obaidat, MS
   Dasgupta, M
AF Sadhukhan, Dipanwita
   Ray, Sangram
   Obaidat, Mohammad S.
   Dasgupta, Mou
TI A secure and privacy preserving lightweight authentication scheme for
   smart-grid communication using elliptic curve cryptography
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Smart grid communication; Mutual authentication; AVISPA; Elliptic Curve
   Cryptography (ECC); Key management
ID ADVANCED METERING INFRASTRUCTURE; SCALABLE KEY MANAGEMENT; PROVABLY
   SECURE; USER AUTHENTICATION; EFFICIENT; PROTOCOL; AGREEMENT; EXCHANGE;
   DESIGN; PROTECTION
AB In last few decades, smart-grid architecture has evolved as a new power service provider that can accomplish regulations of power generation with significant capabilities to monitor power consumption behaviour of the consumers and help in stabilization of the power system. With the huge progress of the delay sensitive smart grid network, it has to encounter various challenges. One of them is cyber-threats to the transmitted messages, control information of the smart-grid, and privacy-preservation of the consumers over smart-grid environment that leave annihilate consequences in real word. One of the key solutions of these cyber-threats is mutual authentication and setting up safe communication between the consumer and the utility-provider. In this paper, we have addressed novel mutual authentication scheme between consumer and substations formed on elliptic curve cryptography with trifling operations for smart-grid environment that is robust against all possible security threats. This scheme also provides a session key negotiation phase to provide secure communication with significantly less communication and computation overheads. The mathematical security testingand formal security testing using broadly-accepted BAN-logic has established that our scheme is robust against all relevant security threats. Further, the simulation result of the proposed schemethrough well-known AVISPA confirms that our scheme is well secure.Finally, to validate the practical ability, the proposed scheme is evaluated using well accepted network simulator tool NS-2, that shows the proposed scheme is efficient to be implemented in realistic scenario.
C1 [Sadhukhan, Dipanwita; Ray, Sangram] Natl Inst Technol Sikkim, Dept Comp Sci & Engn, Ravangla 737139, Sikkim, India.
   [Obaidat, Mohammad S.] Univ Sharjah, Coll Comp & Informat, Sharjah, U Arab Emirates.
   [Obaidat, Mohammad S.] Univ Jordan, KASIT, Amman, Jordan.
   [Obaidat, Mohammad S.] Univ Sci & Technol Beijing USTB, Beijing, Peoples R China.
   [Dasgupta, Mou] Natl Inst Technol Raipur, Dept Comp Applicat, Raipur 492010, Madhya Pradesh, India.
C3 National Institute of Technology (NIT System); National Institute of
   Technology Sikkim; University of Sharjah; University of Jordan; National
   Institute of Technology (NIT System); National Institute of Technology
   Raipur
RP Ray, S (corresponding author), Natl Inst Technol Sikkim, Dept Comp Sci & Engn, Ravangla 737139, Sikkim, India.
EM dipanwitasadhukhan@gmail.com; sangram.ism@gmail.com;
   msobaidat@gmail.com; elle.est.mou@gmail.com
RI Sadhukhan, Dipanwita/AFZ-5167-2022; Obaidat, Mohammad S./KBC-2747-2024
OI Sadhukhan, Dipanwita/0000-0001-6208-3591; Dasgupta,
   Mou/0000-0002-9948-6041
FU TEQIP III, NPIU, Ministry of Education, Government of India; Ministry of
   Education, Government of India
FX The research work is an outcome of the R&D project sanctioned to Dr.
   Sangram Ray under the Minor Seed Grant funded by TEQIP III, NPIU,
   Ministry of Education, Government of India. Authors are immensely
   grateful to the Editor-in-Chief, Editor and anonymous reviewers for
   their precious comments and beneficial suggestions. The research is also
   carried out with the support from the Ministry of Education, Government
   of India."
CR Abbasinezhad-Mood D, 2020, IEEE T IND INFORM, V16, P7287, DOI 10.1109/TII.2020.2974258
   Abbasinezhad-Mood D, 2020, IEEE T IND ELECTRON, V67, P2844, DOI 10.1109/TIE.2019.2912789
   Abbasinezhad-Mood D, 2020, IEEE T IND INFORM, V16, P1495, DOI 10.1109/TII.2019.2927512
   Abbasinezhad-Mood D, 2019, AD HOC NETW, V89, P119, DOI 10.1016/j.adhoc.2019.03.005
   Abbasinezhad-Mood D, 2018, IEEE T IND INFORM, V14, P4815, DOI 10.1109/TII.2018.2806974
   Abbasinezhad-Mood D, 2018, IEEE T IND ELECTRON, V65, P7996, DOI 10.1109/TIE.2018.2807383
   Abbasinezhad-Mood D, 2018, FUTURE GENER COMP SY, V84, P47, DOI 10.1016/j.future.2018.02.034
   Abdalla M, 2005, LECT NOTES COMPUT SC, V3386, P65
   Adhikari S, 2020, COMPUT COMMUN, V157, P187, DOI 10.1016/j.comcom.2020.04.024
   Adhikari S, 2019, INT J COMMUN SYST, V32, DOI 10.1002/dac.3839
   Ali I, 2020, J SYST ARCHITECT, V103, DOI 10.1016/j.sysarc.2019.101692
   Ali I, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101636
   Ali R, 2018, FUTURE GENER COMP SY, V84, P200, DOI 10.1016/j.future.2017.06.018
   Amin R, 2016, AD HOC NETW, V36, P58, DOI 10.1016/j.adhoc.2015.05.020
   Armando A, 2005, LECT NOTES COMPUT SC, V3576, P281
   Badra M, 2017, AD HOC NETW, V64, P32, DOI 10.1016/j.adhoc.2017.05.011
   Bishop, 2010, OR L REV, V89, P1107
   Biswas G.P., 2012, P 2 INT C COMP SCI E, P562
   BURROWS M, 1990, ACM T COMPUT SYST, V8, P18, DOI [10.1145/77648.77649, 10.1145/74851.74852]
   Canetti R, 2002, LECT NOTES COMPUT SC, V2332, P337
   Challa S, 2018, COMPUT ELECTR ENG, V69, P534, DOI 10.1016/j.compeleceng.2017.08.003
   Challa S, 2017, IEEE ACCESS, V5, P3028, DOI 10.1109/ACCESS.2017.2676119
   Chen YW, 2017, ENERGIES, V10, DOI 10.3390/en10091354
   Chim T. W., 2011, 2011 IEEE Second International Conference on Smart Grid Communications (SmartGridComm 2011), P196, DOI 10.1109/SmartGridComm.2011.6102316
   Das AK, 2018, IEEE J BIOMED HEALTH, V22, P1310, DOI 10.1109/JBHI.2017.2753464
   DOLEV D, 1983, IEEE T INFORM THEORY, V29, P198, DOI 10.1109/TIT.1983.1056650
   Dua A, 2016, INT CONF COMP INFO, P52
   Ferrag MA, 2018, SUSTAIN CITIES SOC, V38, P806, DOI 10.1016/j.scs.2017.12.041
   Fouda MM, 2011, IEEE T SMART GRID, V2, P675, DOI 10.1109/TSG.2011.2160661
   Gao Q., 2012, INT ENERGY SUSTAINAB, P1, DOI DOI 10.1109/IESC.2012.6217197
   He DB, 2016, IET COMMUN, V10, P1795, DOI 10.1049/iet-com.2016.0091
   Holloway, 1996, USING CSP PROTOCOL A
   Hussain M, 2019, J SYST ARCHITECT, V101, DOI 10.1016/j.sysarc.2019.101655
   Islam SKH, 2017, INT J COMPUT MATH, V94, P39, DOI 10.1080/00207160.2015.1088148
   Issariyakul T., 2009, INTRO NETWORK SIMULA, P1, DOI [DOI 10.1007/978-0-387-71760-9_2, 10.1007/978-0-387-71760-9, DOI 10.1007/978-0-387-71760-9]
   Kilinc HH, 2014, IEEE COMMUN SURV TUT, V16, P1005, DOI 10.1109/SURV.2013.091513.00050
   Koblitz N, 2000, DESIGN CODE CRYPTOGR, V19, P173, DOI 10.1023/A:1008354106356
   Kocher Paul, 1999, LECT NOTES COMPUTER, P388, DOI [DOI 10.1007/3-540-48405-1_25, 10.1007/3-540-48405-1_25]
   Kumar N, 2015, IEEE VEH TECHNOL MAG, V10, P81, DOI 10.1109/MVT.2015.2481562
   Kumar P, 2019, IEEE T SMART GRID, V10, P4349, DOI 10.1109/TSG.2018.2857558
   Li HW, 2014, IEEE T PARALL DISTR, V25, P2053, DOI 10.1109/TPDS.2013.124
   Li QH, 2011, IEEE T SMART GRID, V2, P686, DOI 10.1109/TSG.2011.2138172
   Li X, 2019, J PARALLEL DISTR COM, V132, P242, DOI 10.1016/j.jpdc.2017.11.008
   Liu NA, 2013, IEEE T IND ELECTRON, V60, P4746, DOI 10.1109/TIE.2012.2216237
   Luo H., 2016, PLOS ONE, V11
   Lynn, PAIRING BASED CRYPTO
   Mahmood K, 2018, FUTURE GENER COMP SY, V81, P557, DOI 10.1016/j.future.2017.05.002
   Mahmood K, 2016, COMPUT ELECTR ENG, V52, P114, DOI 10.1016/j.compeleceng.2016.02.017
   Messerges TS, 2002, IEEE T COMPUT, V51, P541, DOI 10.1109/TC.2002.1004593
   MILLER VS, 1986, LECT NOTES COMPUT SC, V218, P417, DOI 10.1007/3-540-39799-x_31
   Misra S, 2015, IET NETW, V4, P37, DOI 10.1049/iet-net.2013.0182
   Mohammadali A, 2018, IEEE T SMART GRID, V9, P2834, DOI 10.1109/TSG.2016.2620939
   Nafi NS, 2016, J NETW COMPUT APPL, V76, P23, DOI 10.1016/j.jnca.2016.10.003
   Nicanfar H., 2011, Innovative Smart Grid Technologies Asia (ISGT), 2011 IEEE PES, P1
   Nicanfar H, 2013, IEEE T SMART GRID, V4, P253, DOI 10.1109/TSG.2012.2226252
   &Obaidat M.S., 2016, SMART CITIES HOMES, P323
   Odelu V, 2018, IEEE T SMART GRID, V9, P1900, DOI 10.1109/TSG.2016.2602282
   Odelu V, 2017, FUTURE GENER COMP SY, V68, P74, DOI 10.1016/j.future.2016.09.009
   Oh S, 2012, APPL MATH INFORM SCI, V6, P257
   Paar C., 2009, UNDERSTANDING CRYPTO
   Park JH, 2013, IEEE T SMART GRID, V4, P1613, DOI 10.1109/TSG.2013.2258823
   Park K, 2018, IEEE ACCESS, V6, P30225, DOI 10.1109/ACCESS.2018.2844190
   Ray S., 2011, 2011 International Conference on Recent Trends in Information Systems (ReTIS), P297, DOI 10.1109/ReTIS.2011.6146885
   Ray S., 2012, P WORLD C EXP SYST W
   Ray S, 2016, WIRELESS PERS COMMUN, V90, P1331, DOI 10.1007/s11277-016-3393-7
   Sadhukhan D., 2018, 4 INT C RECENT ADV I, P1
   Sadhukhan D, 2021, J SUPERCOMPUT, V77, P1114, DOI 10.1007/s11227-020-03318-7
   Singh S, 2018, J SYST ARCHITECT, V91, P41, DOI 10.1016/j.sysarc.2018.09.006
   Sule R, 2012, IEEE POW ENER SOC GE
   Tan B, 2017, J SYST ARCHITECT, V80, P41, DOI 10.1016/j.sysarc.2017.09.001
   Tsai JL, 2016, IEEE T SMART GRID, V7, P906, DOI 10.1109/TSG.2015.2440658
   Vaidya B., 2011, COMMUNICATIONS ICC 2, P1
   Vanstone Scott., 1992, Communications of the ACM, V35, P50
   Viganò L, 2006, ELECTRON NOTES THEOR, V155, P61, DOI 10.1016/j.entcs.2005.11.052
   Wan ZG, 2014, IEEE T IND ELECTRON, V61, P7055, DOI 10.1109/TIE.2014.2331014
   Wang WY, 2013, COMPUT NETW, V57, P1344, DOI 10.1016/j.comnet.2012.12.017
   Wazid M, 2019, J SYST ARCHITECT, V97, P185, DOI 10.1016/j.sysarc.2018.12.005
   Wazid M, 2018, IEEE INTERNET THINGS, V5, P269, DOI 10.1109/JIOT.2017.2780232
   Wu DP, 2011, IEEE T SMART GRID, V2, P375, DOI 10.1109/TSG.2011.2120634
   Wu F, 2019, IEEE SYST J, V13, P2830, DOI 10.1109/JSYST.2018.2876226
   Wu F, 2018, FUTURE GENER COMP SY, V82, P727, DOI 10.1016/j.future.2017.08.042
   Xia JY, 2012, IEEE T SMART GRID, V3, P1437, DOI 10.1109/TSG.2012.2199141
   Zhang LP, 2019, FUTURE GENER COMP SY, V100, P770, DOI 10.1016/j.future.2019.05.069
NR 83
TC 43
Z9 44
U1 3
U2 22
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2021
VL 114
AR 101938
DI 10.1016/j.sysarc.2020.101938
EA FEB 2021
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA US3RH
UT WOS:000697350100012
DA 2024-07-18
ER

PT J
AU Zhang, QX
   Tang, C
   Bai, T
   Meng, ZH
   Zhan, YH
   Niu, JY
   Deen, MJ
AF Zhang, Qingxia
   Tang, Chao
   Bai, Tian
   Meng, Zihao
   Zhan, Yuhao
   Niu, Junyu
   Deen, M. Jamal
TI A two-layer optimal scheduling framework for energy savings in a data
   center for Cyber-Physical-Social Systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE CPSS application support; Energy efficiency management; Intelligent
   optimization framework; Cooling system; Data center
ID MODEL; OPTIMIZATION
AB In recent years, big data and data analytics based on Cyber-Physical-Social Systems (CPSS) have become increasingly popular in providing valued services to humans. For many applications of CPSS, adequate computing infrastructure, which can be realized using powerful data centers (DCs), is needed. These DCs can then provide CPSS application developers with flexible and efficient High-Performance-Computing-Communications services. In DCs, the energy consumption of the cooling system which dissipates the heat generated by information technology (IT) devices should be optimized. Since the cooling system is one of the main energy consumers of DCs, optimization of its energy consumption can drastically reduce the operating costs while maintaining stable operation of the IT devices by efficient heat dissipation. Therefore, there is continuing development on improving the performance of cooling systems for DCs using different optimization strategies. In particular, model-based optimization algorithms have had impressive advances, but their deployment in real physical systems often becomes difficult due to limited data, poor optimization efficiency, and potential operation risks. In this paper, we propose a two-layer optimal scheduling framework for room-level cooling of DCs. In the global layer, we use limited data to build a set of novel physically-based empirical models to achieve accurate system energy tracking. Then with defined equipment operating constraints, a genetic algorithm efficiently obtains the optimal plan of all equipment control while ensuring safe system operations. In the local layer, through interactions with the global layer, local precision air conditioners are regulated to stabilize the room temperature within a safe range. To test our solution in a real physical system, we deployed the two-layer optimal scheduling technique in the real DC cooling system of Postal Savings Bank of China in Hefei, China. Our solution achieved an impressive average reduction of 6.1% on cooling load factor.
C1 [Zhang, Qingxia; Niu, Junyu] Fudan Univ, Sch Comp Sci & Technol, Shanghai 201203, Peoples R China.
   [Tang, Chao; Bai, Tian; Meng, Zihao] Gridsum, DataSci Grp, Beijing 100083, Peoples R China.
   [Zhan, Yuhao] Postal Savings Bank China, Hefei Data Ctr, Hefei 230000, Anhui, Peoples R China.
   [Deen, M. Jamal] McMaster Univ, Dept Elect & Comp Engn, Hamilton, ON L8S 4L8, Canada.
C3 Fudan University; McMaster University
RP Deen, MJ (corresponding author), McMaster Univ, Dept Elect & Comp Engn, Hamilton, ON L8S 4L8, Canada.
EM jamal@mcmaster.ca
RI Deen, M. Jamal/A-7567-2008; MENG, ZIHAO/P-7022-2017
OI Deen, Jamal/0000-0002-6390-0933
FU National Natural Science Foundation of China (NSFC) [61540002]
FX This work is supported by the National Natural Science Foundation of
   China (NSFC) under grant No. 61540002.
CR Barroso Luiz Andre, 2009, The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines, V4, P1, DOI [DOI 10.2200/S00516ED2V01Y201306CAC024, DOI 10.2200/S00193ED1V01Y200905CAC006]
   Chen, 2013, VERIFICATION CHILLER
   De Coninck R, 2014, J BUILD PERFORM SIMU, V7, P271, DOI 10.1080/19401493.2013.801518
   Fan C, 2019, APPL ENERG, V240, P35, DOI 10.1016/j.apenergy.2019.02.052
   Fu YY, 2019, ENERG BUILDINGS, V198, P503, DOI 10.1016/j.enbuild.2019.06.037
   Fux SF, 2014, ENERG BUILDINGS, V68, P811, DOI 10.1016/j.enbuild.2012.06.016
   Gao G., 2019, Energy-Efficient Thermal Comfort Control in Smart Buildings via Deep Reinforcement Learning
   Huang YH, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101808
   Hydeman M., 2002, ASHRAE Transactions, V108, P733
   Jin GY, 2011, C IND ELECT APPL, P2298, DOI 10.1109/ICIEA.2011.5975975
   Kaler, 2016, ASME INT MECH ENG C, P50640
   Lazic N., 2018, ADV NEURAL INFORM PR, V31, P3814
   Lee T.-S., 2004, ASHRAE T, V110
   Liu, 2016, THESIS S CHINA U TEC
   Nasruddin, 2019, CASE STUD THERM ENG, V13, DOI 10.1016/j.csite.2019.100391
   Nienborg B, 2017, APPL ENERG, V185, P732, DOI 10.1016/j.apenergy.2016.10.106
   Peng Zhao, 2019, 2019 IEEE 5th International Conference on Computer and Communications (ICCC), P1664, DOI 10.1109/ICCC47050.2019.9064040
   Ren L, 2020, IEEE T NETW SCI ENG, V7, P2286, DOI 10.1109/TNSE.2019.2942042
   Risbeck MJ, 2017, ENERG BUILDINGS, V142, P220, DOI 10.1016/j.enbuild.2017.02.053
   Roy D.S., 2020, J SYST ARCHIT
   Saththasivam J, 2017, HEAT TRANSFER ENG, V38, P389, DOI 10.1080/01457632.2016.1194697
   Serale G, 2018, ENERGIES, V11, DOI 10.3390/en11030631
   Um J, 2019, ENERGIES, V12, DOI 10.3390/en12091799
   Wang SG, 2013, INT C PAR DISTRIB SY, P102, DOI 10.1109/ICPADS.2013.26
   Wang XK, 2020, IEEE T BIG DATA, V6, P666, DOI 10.1109/TBDATA.2018.2824303
   Wang XK, 2018, IEEE T COMPUT SOC SY, V5, P481, DOI 10.1109/TCSS.2018.2813320
   Wang XW, 2021, IEEE SYST J, V15, P3881, DOI 10.1109/JSYST.2020.2997050
   Wang X, 2017, J SYST ARCHITECT, V76, P117, DOI 10.1016/j.sysarc.2016.11.009
   Wei TS, 2017, DES AUT CON, DOI 10.1145/3061639.3062224
   Yang Y.-Y., 2019, ARXIV191100840
   Yuan Y., 2019, INT C GEN EV COMP, P416
NR 31
TC 9
Z9 9
U1 6
U2 25
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102050
DI 10.1016/j.sysarc.2021.102050
EA FEB 2021
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SU7LX
UT WOS:000663315100022
DA 2024-07-18
ER

PT J
AU Song, WN
   Cai, XJ
   Zhao, MY
   Shen, ZY
   Jia, ZP
AF Song, Weinning
   Cai, Xiaojun
   Zhao, Mengying
   Shen, Zhaoyan
   Jia, Zhiping
TI A lightweight online backup manager for energy harvesting powered
   nonvolatile processor systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Energy harvesting system; Nonvolatile processors (NVPs); Dynamic power
   and energy management
ID REDUCTION; MODEL; TIME
AB With the explosive growth of battery-free and energy-harvesting devices, the energy harvesting powered system has gained more attentions and been widely used in different fields. However, unstable harvested energy is a challenge of energy-harvesting devices since the program execution would be interrupted frequently. Nonvolatile processor (NVP) is proposed to back up volatile logics before energy depletion and recover the system status after energy resumption. This paper takes the challenge of forward progress improvement issue in NVP system and proposes a lightweight online backup strategy which tries to aggressively use energy in capacitor after receiving energy warnings. We also build a flexible and accurate simulation tool for NVP system evaluation. The experimental results show an average of 24.2% and 13.7% improved forward progress compared with instant backup method and the most related work, respectively.
C1 [Song, Weinning; Cai, Xiaojun; Zhao, Mengying; Shen, Zhaoyan; Jia, Zhiping] Shandong Univ, Sch Comp Sci & Technol, Jinan, Shandong, Peoples R China.
C3 Shandong University
RP Cai, XJ (corresponding author), Shandong Univ, Sch Comp Sci & Technol, Jinan, Shandong, Peoples R China.
EM xj_cai@sdu.edu.cn
RI Cai, Xiaojun/C-1864-2015; liu, xq/JDW-2596-2023
OI Song, Weining/0000-0002-4757-0081
FU NSFC-Shandong Joint Fund, China [U1806203]; Major scientific and
   technological innovation project in Shandong Province, China
   [2019JZZY010449]
FX This work was supported by NSFC-Shandong Joint Fund, China (U1806203),
   Major scientific and technological innovation project in Shandong
   Province, China (2019JZZY010449).
CR Bartling SC, 2013, ISSCC DIG TECH PAP I, V56, P432, DOI 10.1109/ISSCC.2013.6487802
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Chen WM, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI [10.1145/3316781.3317816, 10.1109/fie43999.2019.9028400]
   Chetto M, 2019, J SYST ARCHITECT, V98, P243, DOI 10.1016/j.sysarc.2019.06.002
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Fan W, 2020, DES AUT TEST EUROPE, P1247, DOI 10.23919/DATE48585.2020.9116561
   Grezaud R, 2013, IEEE INT NEW CIRC
   Gu YZ, 2016, ASIA S PACIF DES AUT, P147, DOI 10.1109/ASPDAC.2016.7428003
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hicks M, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P228, DOI 10.1145/3079856.3080238
   Holdings A, 2014, ARM ARCHITECTURE REF
   Jue Wang, 2010, 2010 International Conference on Green Circuits and Systems (ICGCS 2010), P646, DOI 10.1109/ICGCS.2010.5542984
   Külah H, 2008, IEEE SENS J, V8, P261, DOI 10.1109/JSEN.2008.917125
   Li J, 2017, DES AUT CON, DOI 10.1145/3061639.3062282
   Li Q., DESIGN AUTOMATION C
   Liu D, 2017, IEEE T PARALL DISTR, V28, P475, DOI 10.1109/TPDS.2016.2586059
   Liu YP, 2016, ISSCC DIG TECH PAP I, V59, P84, DOI 10.1109/ISSCC.2016.7417918
   Liu YP, 2015, DES AUT CON, DOI 10.1145/2744769.2747910
   Lucia B, 2015, ACM SIGPLAN NOTICES, V50, P575, DOI [10.1145/2737924.2737978, 10.1145/2813885.2737978]
   Ma KS, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3077575
   Ma KS, 2015, INT S HIGH PERF COMP, P526, DOI 10.1109/HPCA.2015.7056060
   Michael A, 2019, MORGAN STANLEY WEARA
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1537, DOI 10.1109/TPDS.2015.2442980
   Naderiparizi S, 2015, IEEE INT CONF RFID, P166, DOI 10.1109/RFID.2015.7113088
   Pouchet L.-N., 2015, PolyBench/C 4.1
   Raghunathan V, 2005, 2005 FOURTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P457
   Ransford B., 2014, P WORKSH MEM SYST PE, P1, DOI DOI 10.1145/2618128.2618136
   Ransford B, 2011, ACM SIGPLAN NOTICES, V46, P159, DOI [10.1145/1961296.1950386, 10.1145/1961295.1950386]
   Ransford Benjamin., 2008, HotPower
   Sakimura N, 2014, ISSCC DIG TECH PAP I, V57, P184, DOI 10.1109/ISSCC.2014.6757392
   Sakimura N, 2009, IEEE J SOLID-ST CIRC, V44, P2244, DOI 10.1109/JSSC.2009.2023192
   Sample AP, 2008, IEEE T INSTRUM MEAS, V57, P2608, DOI 10.1109/TIM.2008.925019
   Sheng X, 2013, DES AUT TEST EUROPE, P865
   Song WN, 2019, IEEE T COMPUT, V68, P498, DOI 10.1109/TC.2018.2879103
   Sudevalayam S, 2011, IEEE COMMUN SURV TUT, V13, P443, DOI 10.1109/SURV.2011.060710.00094
   Talla V., 2015, P 11 ACM C EMERGING, P1, DOI DOI 10.1145/2716281.2836089
   Taneja J, 2008, 2008 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, PROCEEDINGS, P407, DOI 10.1109/IPSN.2008.67
   Tehrani K, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101804
   Wang YQ, 2012, DES AUT TEST EUROPE, P1519
   Wing-kei Yu, 2011, 2011 IEEE/IFIP 41st International Conference on Dependable Systems and Networks Workshops (DSN-W), P75, DOI 10.1109/DSNW.2011.5958839
   Xie M., 2016, P CODES ISSS, P22
   Xie MM, 2015, DES AUT CON, DOI 10.1145/2744769.2744842
   Xie MM, 2015, ASIA S PACIF DES AUT, P316, DOI 10.1109/ASPDAC.2015.7059024
   Yan KG, 2019, J SYST ARCHITECT, V98, P126, DOI 10.1016/j.sysarc.2019.07.004
   Yang Y, 2013, ACS NANO, V7, P9461, DOI 10.1021/nn4043157
   Yiqun Wang, 2012, ESSCIRC 2012 - 38th European Solid State Circuits Conference, P149, DOI 10.1109/ESSCIRC.2012.6341281
   Zhao MY, 2017, IEEE T COMPUT AID D, V36, P1804, DOI 10.1109/TCAD.2017.2666606
   Zhao MY, 2015, DES AUT TEST EUROPE, P567
   Zhao WS, 2006, IEEE DTIS: 2006 INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED SYSTEMS IN NANOSCALE TECHNOLOGY, PROCEEDINGS, P323, DOI 10.1109/DTIS.2006.1708702
NR 49
TC 4
Z9 4
U1 1
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2021
VL 113
AR 101900
DI 10.1016/j.sysarc.2020.101900
EA FEB 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XE0ST
UT WOS:000723108000012
DA 2024-07-18
ER

PT J
AU Gao, ZG
   Cheng, ZC
   Diao, WJ
   Zhang, JH
   Lu, HJ
AF Gao, Zhigang
   Cheng, Zhichao
   Diao, Wenjie
   Zhang, Jianhui
   Lu, Huijuan
TI Identity authentication based on trajectory characteristics of mobile
   devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Trajectory-based authentication; Similarity of trajectories; Template
   library; Big data
ID SECURITY
AB Users' trip location information is of great value in the study of social computing and big data. Based on the personalized characteristics of user trajectory data, this paper proposes a Trajectory-based Identity Authentication Method (TIAM). TIAM consists of the registration phase and the authentication phase. Users initialize the trip routes and the coordinates of home and office in the registration phase to set template trajectories and stay points. In the authentication phase, TIAM first preprocesses trajectory data, and then calculates the similarity between the sample trajectories to be authenticated and the template trajectories in the template library, and detects if there are stay-point hits in the sample trajectories. Third, TIAM authenticates whether the current user is valid based on similarities and stay-point hits, and updates the template library with new sample trajectories that are authenticated as valid to accommodate changes in the users' trip routes. Because the process of collecting data and authentication is transparent to a user, TIAM does not reveal the user's biological information, and can dynamically adapt to the change of user's trajectories. Therefore, TIAM has strong flexibility and adaptability. Experiments show that the average authentication accuracy of TIAM is 96.74%. It is not only suitable for the identification of mobile device owners, but also suitable for monitoring children safety and transport vehicles of dangerous goods.
C1 [Gao, Zhigang; Cheng, Zhichao; Diao, Wenjie; Zhang, Jianhui] Hangzhou Dianzi Univ, Coll Comp Sci & Technol, Hangzhou, Peoples R China.
   [Lu, Huijuan] China Jiliang Univ, Key Lab Electromagnet Wave Informat Technol & Met, Coll Informat Engn, Hangzhou 310018, Peoples R China.
C3 Hangzhou Dianzi University; China Jiliang University
RP Gao, ZG (corresponding author), Hangzhou Dianzi Univ, Coll Comp Sci & Technol, Hangzhou, Peoples R China.
EM gaozhigang@hdu.edu.cn
RI zhang, jian/HPD-1712-2023; jin, li/IWU-4648-2023; zhan, y/ISA-2807-2023
FU National Natural Science Foundation of China [61877015, 61572164,
   61473109, 61272315]; Public Welfare Project of Science and Technology
   Department of Zhejiang Province [2017C34003]; project of education
   planning in Zhejiang [2018SCG005]
FX This work is supported by the National Natural Science Foundation of
   China under grants no. 61877015, no. 61572164, no. 61473109 and no.
   61272315, the Public Welfare Project of Science and Technology
   Department of Zhejiang Province under grant no. 2017C34003, and the
   project of education planning in Zhejiang under grant no. 2018SCG005.
CR Cairncross F., 2001, The death of distance: How the communications revolution is changing our lives
   Chen L, 2011, INFORM SCIENCES, V181, P1264, DOI 10.1016/j.ins.2010.11.035
   Chen Z, 2010, SIGMOD, P255
   Deza M.M., 2009, ENCY DISTANCES, DOI [10.1007/978-3-642-00234-2_1.pdf, DOI 10.1007/978-3-642-00234-2_1.PDF]
   Dixon H.B., 2014, JUDGES J, V53, P38
   Fang ZY, 2012, INT CONF E BUS ENG, P321, DOI 10.1109/ICEBE.2012.59
   Ganjewar P., 2013, INT J ENG RES APPL I, V3, P863
   Gong YX, 2017, COMPUT ENVIRON URBAN, V64, P169, DOI 10.1016/j.compenvurbsys.2017.02.003
   González MC, 2008, NATURE, V453, P779, DOI 10.1038/nature06958
   Ivis F., 2006, Proceedings of the 19th annual NorthEast SAS Users ., P1
   Kang C., 2010, 2010 35th International Conference on Infrared, Millimeter, and Terahertz Waves (IRMMW-THz 2010), DOI 10.1109/ICIMW.2010.5612960
   Kohlenberg T.M., 2011, U.S. Patent, Patent No. [US 201101486.33A1, 20110148633]
   Le L, 2016, 2016 3RD IEEE/ACM INTERNATIONAL CONFERENCE ON BIG DATA COMPUTING, APPLICATIONS AND TECHNOLOGIES (BDCAT), P1, DOI 10.1145/3006299.3006312
   Manley E, 2018, TRANSPORTATION, V45, P703, DOI 10.1007/s11116-016-9747-x
   Mao J, 2020, J SYST ARCHITECT, V104, DOI 10.1016/j.sysarc.2019.101696
   Mendhak, GPSLOGGER ANDR
   Microsoft, GEOLIFE GPS TRAJ
   Robusto C.C., 1957, Am. Math. Mon, V64, P38, DOI [DOI 10.2307/2309088, 10.2307/2309088]
   Sander J, 1998, DATA MIN KNOWL DISC, V2, P169, DOI 10.1023/A:1009745219419
   Tse KW, 2019, 2019 IEEE 9TH SYMPOSIUM ON COMPUTER APPLICATIONS & INDUSTRIAL ELECTRONICS (ISCAIE), P125, DOI [10.1109/iscaie.2019.8743995, 10.1109/ISCAIE.2019.8743995]
   Vildjiounaite E, 2006, LECT NOTES COMPUT SC, V3968, P187
   Wang J, 2019, J SYST ARCHITECT, V96, P53, DOI 10.1016/j.sysarc.2018.12.003
   Wiedenbeck S., 2006, Proceedings of the working conference on Advanced visual interfaces (AVI '06), P177
   Zang H., 2011, P 17 ANN INT C MOB C, P145, DOI DOI 10.1145/2030613.2030630
   Zhao X, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101665
   Zheng Y, 2015, ACM T INTEL SYST TEC, V6, DOI 10.1145/2743025
   Zheng YT, 2020, BMC CARDIOVASC DISOR, V20, DOI 10.1186/s12872-019-01308-z
NR 27
TC 4
Z9 4
U1 0
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2021
VL 112
AR 101857
DI 10.1016/j.sysarc.2020.101857
EA JAN 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PY7ID
UT WOS:000612214600007
DA 2024-07-18
ER

PT J
AU Wang, CD
   Tok, YC
   Poolat, R
   Chattopadhyay, S
   Elara, MR
AF Wang, Chundong
   Tok, Yee Ching
   Poolat, Rohini
   Chattopadhyay, Sudipta
   Elara, Mohan Rajesh
TI How to secure autonomous mobile robots? An approach with fuzzing,
   detection and mitigation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Fuzzing; Autonomous mobile robot; Attack detection and mitigation;
   Embedded systems
ID SYSTEMS
AB Autonomous mobile robots share social spaces with humans, usually working together for domestic or professional tasks. Cyber security breaches in such robots undermine the trust between humans and robots. In this paper, we investigate how to apprehend and inflict security threats at the design and implementation stage of an autonomous mobile robot. To this end, we leverage the idea of directed fuzzing and design RoboFuzzthat systematically tests an autonomous mobile robot in line with the robot's states and the surrounding environment. The methodology of RoboFuzzis to study critical environmental parameters affecting the robot's state transitions and subject the robot control program with rational but harmful sensor values so as to compromise the robot. Furthermore, we develop detection and mitigation algorithms to counteract the impact of RoboFuzz. The difficulties mainly lie in the trade-offamong limited computation resources, timely detection and the retention of work efficiency in mitigation. In particular, we propose detection and mitigation methods that take advantage of historical records of obstacles to detect inconsistent obstacle appearances regarding untrustworthy sensor values and navigate the movable robot to continue moving so as to carry on a planned task. By doing so, we manage to maintain a low cost for detection and mitigation but also retain the robot's work efficacy. We have prototyped the bundle of RoboFuzz, detection and mitigation algorithms in a real-world movable robot. Experimental results confirm that RoboFuzzmakes a success rate of up to 93.3% in imposing concrete threats to the robot while the overall loss of work efficacy is merely 4.1% at the mitigation mode.
C1 [Wang, Chundong] ShanghaiTech Univ, Sch Informat Sci & Technol, Shanghai, Peoples R China.
   [Tok, Yee Ching; Chattopadhyay, Sudipta; Elara, Mohan Rajesh] Singapore Univ Technol & Design, Singapore, Singapore.
   [Poolat, Rohini] Natl Univ Singapore, Singapore, Singapore.
C3 ShanghaiTech University; Singapore University of Technology & Design;
   National University of Singapore
RP Chattopadhyay, S (corresponding author), Singapore Univ Technol & Design, Singapore, Singapore.
EM wangchd@shanghaitech.edu.cn; yeeching_tok@mymail.sutd.edu.sg;
   rohini_poolat@yahoo.com; sudipta_chattopadhyay@sutd.edu.sg;
   rajeshelara@sutd.edu.sg
RI Poolat Parameswarath, Rohini/HNB-3705-2023; Mohan, Rajesh
   Elara/K-9199-2018; Tok, Yee Ching/I-6876-2018; Chattopadhyay,
   Sudipta/ADP-6499-2022
OI Poolat Parameswarath, Rohini/0000-0003-3708-452X; Tok, Yee
   Ching/0000-0002-3553-5334; Chattopadhyay, Sudipta/0000-0002-4843-5391
FU Startup Funding of ShanghaiTech University [RGAST1702,
   MOE2018-T2-01-098]
FX This work was jointly supported by grants RGAST1702 and
   MOE2018-T2-01-098, Singapore. C. Wang's work was partially supported by
   the Startup Funding of ShanghaiTech University.
CR Alemzadeh H., 2016, 2016 46 ANN IEEE IFI, P395, DOI DOI 10.1109/DSN.2016.43
   [Anonymous], 2012, ROBOTS ROBOTIC DEVIC
   [Anonymous], 2015, ARXIV150404339
   [Anonymous], 2008, Fuzzing for Software Security
   Bartocci E., 2018, SPECIFICATION BASED, P135, DOI 10.1007/978-3-319-75632-5
   Belikovetsky S., 2017, 11 USENIX WORKSH OFF
   Bogdan-Chub, 2018, ROB VAC CLEAN XIAOM
   Böhme M, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P2329, DOI 10.1145/3133956.3134020
   Chattopadhyay A, 2017, DES AUT TEST EUROPE, P1104, DOI 10.23919/DATE.2017.7927154
   Cheng L, 2017, ANN COMPUT SECURITY, P315, DOI 10.1145/3134600.3134640
   Chhetri SR, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967050
   Cho KT, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P911
   Decker M, 2017, ROBOT AUTON SYST, V87, P348, DOI 10.1016/j.robot.2016.09.017
   Dutta RG, 2017, DES AUT CON, DOI 10.1145/3061639.3062241
   Fiorini P, 2000, AUTON ROBOT, V9, P227, DOI 10.1023/A:1008954632763
   Giese D., 2018, XIAOMI SMART HOME DE
   Haidegger T, 2013, ROBOT AUTON SYST, V61, P1215, DOI 10.1016/j.robot.2013.05.008
   Helin A, 2018, RADAMSA GEN PURPOSE
   Humayed A, 2017, IEEE INTERNET THINGS, V4, P1802, DOI 10.1109/JIOT.2017.2703172
   iRobot Corporation, 2018, IROBOT CREAT 2 PROGR
   iRobot Corporation, 2018, CO INF IROBOT
   Kirschgens L. A., 2018, ARXIV180606681, P1
   Lee D, 2003, IEEE INT CONF ROBOT, P2830, DOI 10.1109/ROBOT.2003.1242021
   Lera F.J.R., 2017, Robotics-Legal, Ethical and Socioeconomic Impacts
   Li LP, 2018, APPL SCI-BASEL, V8, DOI 10.3390/app8050676
   Lim K., 2017, CHANGI AIRPORT TURNS
   Liu Y, 2016, IEEE T DEPEND SECURE, V13, P220, DOI 10.1109/TDSC.2015.2427841
   Liu Y, 2014, ICCAD-IEEE ACM INT, P183, DOI 10.1109/ICCAD.2014.7001350
   Liu Y, 2009, CCS'09: PROCEEDINGS OF THE 16TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P21
   Guerrero-Higueras AM, 2018, ROBOT AUTON SYST, V99, P75, DOI 10.1016/j.robot.2017.10.006
   Mitchell R, 2014, ACM COMPUT SURV, V46, DOI 10.1145/2542049
   Moosbrugger P, 2017, FORM METHOD SYST DES, V51, P31, DOI 10.1007/s10703-017-0275-x
   Quarta D, 2017, P IEEE S SECUR PRIV, P268, DOI 10.1109/SP.2017.20
   Sabaliauskaite G, 2017, ROBOT AUTON SYST, V98, P174, DOI 10.1016/j.robot.2017.09.018
   Salvini P, 2010, 2010 IEEE RO-MAN
   Sommer R, 2010, P IEEE S SECUR PRIV, P305, DOI 10.1109/SP.2010.25
   Urbina D. I., 2016, P ACM SIGSAC C COMP, P1092
   Vincent J., 2018, IROBOTS LATEST ROOMB
   Wang SY, 2019, IEEE INT CONF ROBOT, P584, DOI [10.1109/ICRA.2019.8793764, 10.1109/icra.2019.8793764]
   Wasicek A, 2014, DES AUT CON, DOI 10.1145/2593069.2593095
   Wei TS, 2015, ICCAD-IEEE ACM INT, P465, DOI 10.1109/ICCAD.2015.7372606
   Yan K, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2843940
   Yousef KMA, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18051643
   Zheng BW, 2016, IEEE T COMPUT AID D, V35, P699, DOI 10.1109/TCAD.2016.2523937
   Zheng BW, 2015, DES AUT CON, DOI 10.1145/2744769.2747920
NR 45
TC 9
Z9 9
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2021
VL 112
AR 101838
DI 10.1016/j.sysarc.2020.101838
EA JAN 2021
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PY7ID
UT WOS:000612214600004
DA 2024-07-18
ER

PT J
AU Pacher, M
   Brinkschulte, U
AF Pacher, Mathias
   Brinkschulte, Uwe
TI Evaluation of the dependability of an artificial DNA in a dynamic
   automotive environment
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 22nd IEEE International Symposium on Real-Time Distributed Computing
   (ISORC)
CY MAY 07-09, 2019
CL Valencia, SPAIN
SP IEEE, IEEE Comp Soc
DE Artificial DNA; Artificial hormone system; Self-organization;
   Dependability; Dynamic merger and separation
ID DESIGN
AB In the last decade, bio-inspired techniques like self-organization and emergence have been in the focus of several research projects to deal with the challenge to develop, to configure and to maintain highly distributed and embedded systems. They are promising approaches to handle real-world applications such as control tasks in cars which may suffer from processor or task failures and must adapt to a changing environment.
   In biology the structure and organization of a system is coded in its DNA, while dynamic control flows are regulated by the hormone system. We adapted these concepts to embedded systems using an artificial DNA (ADNA) and an artificial hormone system (AHS) and both were implemented in a middleware. Based on these concepts, highly reliable, robust and flexible systems can be created. These properties predestine the ADNA and AHS for the use in future automotive applications.
   We showed in recent publications several examples for the use of the ADNA/AHS approach dealing with automotive applications running on the processors of a distributed system. In this contribution, we compute the failure probabilities of a p: 1 redundant system where a group of p processors shares a redundant processor and compare it with the failure probability of the ADANA system. The results motivate us to go one step further and to extend the ADNA/AHS approach for applications running on the processors of different distributed systems which normally operate as isolated systems, but may temporarily merge if they get in communication range. We show this in an automotive example where a driving car uses the processors of others cars to run its tasks. We also evaluate performance measures like down-times, reaction times and so on. The evaluations show that this approach is very promising for automotive applications.
C1 [Pacher, Mathias; Brinkschulte, Uwe] Johann Wolfgang Goethe Univ Frankfurt Main, Inst Informat, Frankfurt, Germany.
C3 Goethe University Frankfurt
RP Brinkschulte, U (corresponding author), Johann Wolfgang Goethe Univ Frankfurt Main, Inst Informat, Frankfurt, Germany.
EM mpacher@uni-frankfurt.de; brinks@es.cs.uni-frankfurt.de
CR [Anonymous], 2003, AUTONOMIC COMPUTING
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   Bernauer A, 2009, INT CONF SELF SELF, P126, DOI 10.1109/SASO.2009.41
   Brinkschulte U., 2008, ORGANIC COMPUTING
   Brinkschulte U., 2013, P WORKSH EMB SELF OR
   Brinkschulte U, 2017, EURASIP J EMBED SYST, DOI 10.1186/s13639-016-0066-2
   Brinkschulte U, 2016, CONCURR COMP-PRACT E, V28, P3711, DOI 10.1002/cpe.3460
   Hornby GS, 2001, IEEE INT CONF ROBOT, P4146, DOI 10.1109/ROBOT.2001.933266
   Jiao HZ, 2014, IEEE T GEOSCI REMOTE, V52, P4524, DOI 10.1109/TGRS.2013.2282356
   Kephart JO, 2003, COMPUTER, V36, P41, DOI 10.1109/MC.2003.1160055
   Lee EA, 2003, J CIRCUIT SYST COMP, V12, P231, DOI 10.1142/S0218126603000751
   Lee JY, 2004, BIOSYSTEMS, V78, P39, DOI 10.1016/j.biosystems.2004.06.005
   Maurer M., 2016, AUTONOMOUS DRIVING, DOI 10.1007/978-3-662-48847-8_18
   Nicolescu G., 2010, Model-Based Design for Embedded Systems
   O'Grady NP, 2002, CLIN INFECT DIS, V35, P1281, DOI 10.1086/502007
   Sangiovanni-Vincentelli A, 2001, IEEE DES TEST COMPUT, V18, P23, DOI 10.1109/54.970421
   Weiss G, 2009, LECT NOTES COMPUT SC, V5586, P32, DOI 10.1007/978-3-642-02704-8_4
   Yi CH, 2014, 2014 14TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT), P204, DOI 10.1109/ISCIT.2014.7011901
NR 24
TC 2
Z9 2
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2020
VL 107
AR 101736
DI 10.1016/j.sysarc.2020.101736
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA LZ3XG
UT WOS:000541160800006
DA 2024-07-18
ER

PT J
AU Usach, H
   Vila, JA
   Torens, C
   Adolf, F
AF Usach, Hector
   Vila, Juan A.
   Torens, Christoph
   Adolf, Florian
TI Architectural design of a Safe Mission Manager for Unmanned Aircraft
   Systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Software architecture; Automated Contingency Management; Formal methods;
   Partitioning; UAS
AB Civil Aviation Authorities are elaborating a new regulatory framework for the safe operation of Unmanned Aircraft Systems (UAS). Current proposals are based on the analysis of the specific risks of the operation as well as on the definition of some risk mitigation measures. In order to achieve the target level of safety, we propose increasing the level of automation by providing the on-board system with Automated Contingency Management functions. The aim of the resulting Safe Mission Manager System is to autonomously adapt to contingency events while still achieving mission objectives through the degradation of mission performance. In this paper, we discuss some of the architectural issues in designing this system. The resulting architecture makes a conceptual differentiation between event monitoring, decision-making on a policy for dealing with contingencies and the execution of the corresponding policy. We also discuss how to allocate the different Safe Mission Manager components to a partitioned, Integrated Modular Avionics architecture. Finally, determinism and predictability are key aspects in contingency management due to their overall impact on safety. For this reason, we model and verify the correctness of a contingency management policy using formal methods.
C1 [Usach, Hector; Vila, Juan A.] Univ Politecn Valencia, Cami de Vera S-N, E-46022 Valencia, Spain.
   [Torens, Christoph; Adolf, Florian] German Aerosp Ctr DLR, Inst Flight Syst, Dept Unmanned Aircraft, Lilienthalpl 7, D-38108 Braunschweig, Germany.
C3 Universitat Politecnica de Valencia; Helmholtz Association; German
   Aerospace Centre (DLR)
RP Usach, H (corresponding author), Univ Politecn Valencia, Cami de Vera S-N, E-46022 Valencia, Spain.
EM hecusmo@doctor.upv.es
OI Usach, Hector/0000-0002-2549-7530; Adolf,
   Florian-Michael/0000-0001-5516-8001
FU Spanish Regional Government "Generalitat Valenciana" [ACIF/2016/197]
FX This work was supported by the Spanish Regional Government "Generalitat
   Valenciana" under contract ACIF/2016/197.
CR Adolf F., 2007, AIAA INFOTECH AEROSP, P2769, DOI DOI 10.2514/6.2007-2769
   Adolf F, 2009, ADVANCES IN ROBOTICS RESEARCH, P275, DOI 10.1007/978-3-642-01213-6_25
   Adolf FM, 2017, LECT NOTES COMPUT SC, V10548, P33, DOI 10.1007/978-3-319-67531-2_3
   Aeronautical Radio Inc, 2003, 6531 ARINC
   Aeronautical Radio Inc., 2000, 42415 ARINC
   [Anonymous], 2004, TECHNICAL REPORT
   [Anonymous], 1978, HUMAN COMPUTER CONTR
   Baier C, 2008, PRINCIPLES OF MODEL CHECKING, P1
   Berry K., 2013, TECHNICAL REPORT
   Blin K., 2000, 18 APPL AER C AIAA D, P4270, DOI [10.2514/6.2000-4270, DOI 10.2514/6.2000-4270]
   Bonasso RP, 1997, J EXP THEOR ARTIF IN, V9, P237, DOI 10.1080/095281397147103
   Cimatti A., 2002, Computer Aided Verification. 14th International Conference, CAV 2002. Proceedings (Lecture Notes in Computer Science Vol.2404), P359
   Civil Air Navigation Services Organisation, 2014, ANSP CONS RPAS OP
   Cofer D., 2014, TECHNICAL REPORT
   de Haag M. U., 2015, 34 DIG AV SYST C DAS, P1, DOI [10.1109/DASC.2015.7311443, DOI 10.1109/DASC.2015.7311443]
   Dheedan A., 2008, DISTRIBUTED NETWORKS, P317
   Ducard GJJ, 2009, ADV IND CONTROL, P1
   Eaton CM, 2016, AEROSPACE-BASEL, V3, DOI 10.3390/aerospace3010001
   European Aviation Safety Agency, 2016, CERT SPEC CS VLA B
   European Aviation Safety Agency (EASA),, 2015, INTR REG FRAM OP UNM
   European Organisation for the Safety of Air Navigation, 2012, EUROCONTROL SPEC US
   European RPAS Steering Group, 2013, ROADM INT CIV REM PI
   Federal Aviation Administration, 2004, AIRPL FLYING HDB
   Federal Aviation Administration, 2013, INT CIV UNM AIRCR SY
   Finke M, 2016, DEFINING RPAS EMERGE
   Frey A., 2015, 34 DIG AV SYST C DAS, P1, DOI [10.1109/DASC.2015.7311437, DOI 10.1109/DASC.2015.7311437]
   Grochtmann M., 1995, EUROPEAN QUALITY WEE, P30
   Hayhurst K., 2007, TECHNICAL REPORT
   International Civil Aviation Organization, 2005, ANN 2 CONV INT CIV A
   International Civil Aviation Organization, 2001, ANN 6 CONV INT CIV A
   Johnson C. W., 2008, 26 INT C SYST SAF IN
   Kim Y., 2015, 34 DIG AV SYST C DAS, P1, DOI [10.1109/DASC.2015.7311430, DOI 10.1109/DASC.2015.7311430]
   Kiyak E., 2012, INT J SYST APPL ENG, V6
   Kochenderfer M. J., 2012, LINCOLN LAB J, V19
   Kopardekar P., 2016, P IEEE AIAA 35 DIG A, P33
   Korn B, 2006, 25 C INT COUNC AER S
   Leucker M, 2009, J LOGIC ALGEBR PROGR, V78, P293, DOI 10.1016/j.jlap.2008.08.004
   Li JM, 2015, IEEE AUTOTESTCON, P80, DOI 10.1109/AUTEST.2015.7356470
   Manfredi Guido, 2016, P 2016 IEEE AIAA 35, P1, DOI DOI 10.1109/DASC.2016.7778055
   Masmano M., 2009, 11 REAL TIM LIN WORK
   Masmano M., 2010, 12 REAL TIM LIN WORK
   Mattern F., 1989, Parallel and Distributed Algorithms. Proceedings of the International Workshop, P215
   Misic V B., 1997, Yugoslav Journal for Operations Research, V7, P79
   NATO Standardization Agency, 2009, STANAG 4671 UNM AER
   Oliveira R.S., 2015, THESIS
   RABIN MO, 1963, INFORM CONTROL, V6, P230, DOI 10.1016/S0019-9958(63)90290-0
   Radio Technical Commission for Aeronautics (RTCA), 2011, DO333ED216 RTCA
   Radio Technical Commission for Aeronautics (RTCA) Std, 2011, DO178CED12C RTCA
   Roman R., 2014, 4 SESAR INNOVATION D
   Saxena A., 2007, EUR CONTR C ECC IEEE, P3515
   Shively R. J., 2015, TECHNICAL REPORT
   Stansbury R., 2009, AIAA INFOTECH AEROSP, P1, DOI [10.2514/6.2009-2038, DOI 10.2514/6.2009-2038]
   Tang L., 2007, AER C IEEE BIG SKY M, P1
   Tang L., 2007, AAAI FALL S ART INT
   Torens C, 2015, AIAA INFOTECH AEROSP, DOI DOI 10.2514/6.2015-1645
   Torens C, 2014, J AEROSP INFORM SYST, V11, P649, DOI 10.2514/1.I010163
   Unmanned Aircraft System (UAS), 2015, TASK FORC REC FIN RE
   Usach H., 2015, P 5 INT C APPL THEOR, P11, DOI [10.1145/2899361.2899363, DOI 10.1145/2899361.2899363]
   Usach H, 2018, J INTELL ROBOT SYST, V92, P587, DOI 10.1007/s10846-017-0694-3
   Webster M., 2012, IAIAA INFOTECH AEROS, DOI [10.2514/6.2012-2573, DOI 10.2514/6.2012-2573]
   Wild G, 2016, AEROSPACE, V3, DOI 10.3390/aerospace3030022
   Williams A. P., 2015, NATO SUPREME ALLIED
NR 62
TC 7
Z9 8
U1 0
U2 9
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2018
VL 90
SI SI
BP 94
EP 108
DI 10.1016/j.sysarc.2018.09.003
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GZ2VC
UT WOS:000449245500009
OA Green Published
DA 2024-07-18
ER

PT J
AU Tchendjou, GT
   Simeu, E
   Alhakim, R
AF Tchendjou, Ghislain Takam
   Simeu, Emmanuel
   Alhakim, Rshdee
TI Fuzzy logic based objective image quality assessment with FPGA
   implementation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Conference on Design and Architectures for Signal and Image Processing
   (DASIP)
CY OCT 12-14, 2016
CL Rennes, FRANCE
SP Univ Rennes 1, Inst Natl Sci Appliquees Rennes, IETR
DE Image quality assessment; Machine learning; Fuzzy logic; FPGA
   implementation; MCCV; ANFIS; HLS
ID INFERENCE SYSTEM; REGRESSION; ANFIS
AB This paper analyzes the application of different machine learning techniques for objective Image Quality Assessment (IQA), and proposes an implementation on Field Programmable Gate Array (FPGA) system of final model generated by one of these techniques. The quality database TID2013 used for the construction of models contains a set of independent variables (quality metrics) and human rating Mean Opinion Score (MOS) extract from image. The first step in the modeling process deals with the selection of an accurate set of image metrics that are used as the input data of the model. The selected input metric data are used with the MOS as entries of machine learning methods to produce the final models. Different machine learning methods are evaluated and their performances in terms of image quality prediction are compared. The proposed methods consist of two classification techniques (Linear Discriminant Analysis and k-Nearest Neighbors) and four nonlinear regressions approaches (Artificial Neural Network, Non-Linear Polynomial Regression, decision tree and fuzzy logic). Both the stability and the robustness of designed models are evaluated by using a variant of Monte-Carlo cross validation (MCCV) with 1000 randomly chosen validation sets. The simulation results demonstrate that fuzzy logic model has the highest stable behavior and the best agreement with human visual perception. Thus implemented models consist of the final models produced by fuzzy logic modeling using Gaussian and Generalize Bell membership functions. The proposal implementation is done on Kintex 7 FPGA by using Xilinx Vivado and Vivado HLS tool.
C1 [Tchendjou, Ghislain Takam; Simeu, Emmanuel; Alhakim, Rshdee] Univ Grenoble Alpes, TIMA, F-38000 Grenoble, France.
   [Tchendjou, Ghislain Takam; Simeu, Emmanuel; Alhakim, Rshdee] CNRS, TIMA, F-38000 Grenoble, France.
C3 Communaute Universite Grenoble Alpes; Institut National Polytechnique de
   Grenoble; Universite Grenoble Alpes (UGA); Centre National de la
   Recherche Scientifique (CNRS); Communaute Universite Grenoble Alpes;
   Institut National Polytechnique de Grenoble; Universite Grenoble Alpes
   (UGA); Centre National de la Recherche Scientifique (CNRS)
RP Tchendjou, GT (corresponding author), Univ Grenoble Alpes, TIMA, F-38000 Grenoble, France.; Tchendjou, GT (corresponding author), CNRS, TIMA, F-38000 Grenoble, France.
EM ghislain.takam@univ-grenoble-alpes.fr;
   emmanuel.simeu@univ-grenoble-alpes.fr;
   rshdee.alhakim@univ-grenoble-alpes.fr
CR Al-Hmouz A, 2012, IEEE T LEARN TECHNOL, V5, P226, DOI 10.1109/TLT.2011.36
   Alhakim R, 2015, INT C MICROELECTRON, P5, DOI 10.1109/ICM.2015.7437973
   ALTMAN NS, 1992, AM STAT, V46, P175, DOI 10.2307/2685209
   [Anonymous], 2014, Data Mining with Decision Trees: Theory and Applications
   [Anonymous], 2007, PRINCIPLES SOFT COMP, DOI DOI 10.1007/978-3-540-35781-0
   Cameron AC, 1997, J ECONOMETRICS, V77, P329
   Domingos Pedro, 2000, P 17 INT C MACH LEAR, V747, P223
   Ekobo Akoa B, 2013, IEEE INT ON LINE, P175, DOI 10.1109/IOLTS.2013.6604073
   Ekobo Akoa B, 2013, 2013 IEEE 27TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS WORKSHOPS (WAINA), P285, DOI 10.1109/WAINA.2013.191
   Fang R., BNB METHOD REFERENCE
   Fritzke B, 1997, P SOC PHOTO-OPT INS, V3165, P86, DOI 10.1117/12.284208
   JANG JSR, 1993, IEEE T SYST MAN CYB, V23, P665, DOI 10.1109/21.256541
   JANG JSR, 1995, P IEEE, V83, P378, DOI 10.1109/5.364486
   Joo Y. H., 2009, FUZZY SYSTEMS MODELI
   Khoshnevisan B., 2014, Information Processing in Agriculture, V1, P14, DOI DOI 10.1016/J.INPA.2014.04.001
   MCLACHLAN G., 2004, WILEY SER PROB STAT
   Moorthy AK, 2011, MULTIMED TOOLS APPL, V51, P675, DOI 10.1007/s11042-010-0640-x
   Pinpin L.K., 2008, CYB INT SYST 2008 CI, p[1, 9]
   Ponomarenko N, 2015, SIGNAL PROCESS-IMAGE, V30, P57, DOI 10.1016/j.image.2014.10.009
   Ponomarenko N, 2013, LECT NOTES COMPUT SC, V8192, P402, DOI 10.1007/978-3-319-02895-8_36
   Tchendjou GT, 2016, CONF DESIGN ARCHIT, P98, DOI 10.1109/DASIP.2016.7853803
   Tchendjou GT, 2016, IEEE INT ON LINE, P193, DOI 10.1109/IOLTS.2016.7604697
   Wetcher-Hendricks D., 2011, ANAL QUANTITATIVE DA
   Wu HR, 2012, IEEE INT CONF MULTI, P113, DOI 10.1109/ICMEW.2012.27
   Xu Long., 2015, Visual quality assessment by machine learning
   Xu QS, 2001, CHEMOMETR INTELL LAB, V56, P1, DOI 10.1016/S0169-7439(00)00122-2
NR 26
TC 14
Z9 14
U1 0
U2 11
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2018
VL 82
BP 24
EP 36
DI 10.1016/j.sysarc.2017.12.002
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA FW8GZ
UT WOS:000425571000003
DA 2024-07-18
ER

PT J
AU Liao, SW
   Kao, CL
   Shimizu, Y
AF Liao, Shih-Wei
   Kao, Chia-Lung
   Shimizu, Yuki
TI A profile-guided synergistic computation framework for Halide
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Image processing; Heterogeneous computing; Halide
AB Recently, heterogeneous computing that incorporates the main processor(s) with accelerator(s) for boosting the performance of applications becomes popular. While joining forces of the accelerators could help improve performance, it may also sometimes produce the negative results. In particular, this happens during the execution of the image processing applications. Halide, in particular, has such a problem. Our previous study found that dynamically dispatching image processing tasks to the CPU and the GPU could often lead to prolonged execution time. In this paper, we propose a profile-guided job dispatching mechanism to better harness the computing power of the different types of computing elements. The proposed mechanism assigns the computation tasks onto the proper computing elements, based on the measured performance during the early rounds of the task execution. We implemented the proposed mechanism in the Halide framework. We evaluate the efficiency of the dispatching method with two benchmarks, including bilateral grid filters and local Laplacian filters using the CPU-only, the GPU-only and the hybrid CPU-GPU configurations. Our results show that the profile guided approach boosts the performance with 1K resolution which is 52% faster than the dynamic approach for local Laplacian filters. On the other hand, for bilateral grid filters, the difference is within 7%. For local Laplacian filters with 8K resolution, the boosted performance is 38% faster than the dynamic approach. In addition, for bilateral grid filters, the difference is within 7%. As a result, it delivers better results than dispatching mechanism in previous work. Since the high-level C+ + objects are offered to the programmers and the implementation details of the proposed method are hidden from them, the programmers are allowed to focus on the application logics rather than coordinating the computation between the heterogeneous computing elements.
C1 [Liao, Shih-Wei; Kao, Chia-Lung; Shimizu, Yuki] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan.
C3 National Taiwan University
RP Kao, CL (corresponding author), Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan.
EM r99943147@ntu.edu.tw
CR Anderson M., 2014, A Framework for Composing High-Performance OpenCL from Python Descriptions
   [Anonymous], P 22 INT C PAR ARCH
   Ayguadé E, 2010, INT J PARALLEL PROG, V38, P440, DOI 10.1007/s10766-010-0135-4
   Bergstra J., 2010, Proc. Python Sci. Comput. Conf., V1, P3
   Chen J, 2007, ACM T GRAPHIC, V26, DOI [10.1109/SARNOF.2007.4567317, 10.1145/1276377.1276506, 10.1145/1239451.1239554]
   Chi-Keung Luk, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P45
   DeVito Z., 2011, P 2011 INT C HIGH PE, V11
   Grewe D, 2014, LECT NOTES COMPUT SC, V8664, P87, DOI 10.1007/978-3-319-09967-5_5
   Hegarty J, 2014, ACM T GRAPHIC, V33, DOI 10.1145/2601097.2601174
   Hung SH, 2014, J SIGNAL PROCESS SYS, V75, P123, DOI 10.1007/s11265-013-0732-8
   Khronos, 2015, OPENCL OP STAND PAR
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Liao S. -W., 2017, J SIGNAL PROCESS SYS
   Microsoft Corp, 2015, C AMP C ACC MASS PAR
   Mittal S, 2015, ACM COMPUT SURV, V47, DOI 10.1145/2788396
   Mullapudi RT, 2016, ACM T GRAPHIC, V35, DOI 10.1145/2897824.2925952
   nvidia, 2015, CUDA C PROGR GUID V7
   Pandit P., 2014, P ANN IEEEACM INT S, DOI [10.1145/2544137.2544163, DOI 10.1145/2544137.2544163]
   Paris S, 2011, ACM T GRAPHIC, V30, DOI 10.1145/1964921.1964963
   Planas J, 2013, INT PARALL DISTRIB P, P138, DOI 10.1109/IPDPS.2013.53
   Ragan-Kelley J, 2012, ACM T GRAPHIC, V31, DOI 10.1145/2185520.2185528
   Ragan-Kelley J, 2013, ACM SIGPLAN NOTICES, V48, P519, DOI 10.1145/2499370.2462176
NR 22
TC 0
Z9 0
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2017
VL 81
BP 54
EP 61
DI 10.1016/j.sysarc.2017.10.005
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FO6WL
UT WOS:000417009700006
DA 2024-07-18
ER

PT J
AU Xie, Y
   Zeng, G
   Kurachi, R
   Xie, GQ
   Dou, Y
   Zhou, ZL
AF Xie Yong
   Zeng Gang
   Kurachi, Ryo
   Xie Guoqi
   Dou Yong
   Zhou Zhili
TI An optimized design of CAN FD for automotive cyber-physical systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Automotive cyber-physical systems; Bandwidth utilization; CAN FD; Design
   method; Signal clustering; Schedulability
ID CONTROLLER-AREA-NETWORK; PRIORITY ASSIGNMENT
AB CAN with flexible data rate (CAN FD) is considered the next generation in-vehicle network standard for automotive cyber-physical systems. CAN FD supports a data phase bit-rate of up to 10 Mbps and message payload of up to 64 bytes. However, the substantial differences regarding the allowed message payloads and the heterogeneity of the signal periods indicate the need for a systematic design method to fully utilize its large transmission bandwidth. We propose an optimized design method for CAN FD to minimize bandwidth utilization while meeting the signal timing constraint. First, two slack evaluation metrics are defined for the quantitative analysis of the potential packing choices. Based on these metrics, we propose a clustering-based signal packing algorithm, and the schedulability of the signals and the packed messages are both verified. The proposed method is compared with other design methods proposed for both CAN and CAN FD. The experimental results demonstrated that our method is the most bandwidth efficient and can meet the timing constraint simultaneously.
C1 [Xie Yong] Xiamen Univ Technol, Coll Comp & Informat Engn, Xiamen, Peoples R China.
   [Xie Yong; Dou Yong] Natl Univ Defens Technol, Natl Lab Parallel & Distributed Proc, Changsha, Hunan, Peoples R China.
   [Zeng Gang] Nagoya Univ, Grad Sch Informat Sci, Nagoya, Aichi, Japan.
   [Kurachi, Ryo] Nagoya Univ, Grad Sch Informat Sci, Nagoya, Aichi, Japan.
   [Xie Guoqi] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha, Hunan, Peoples R China.
   [Zhou Zhili] Nanjing Univ Informat Sci & Technol, Sch Comp & Software, Nanjing, Jiangsu, Peoples R China.
C3 Xiamen University of Technology; National University of Defense
   Technology - China; Nagoya University; Nagoya University; Hunan
   University; Nanjing University of Information Science & Technology
RP Xie, Y (corresponding author), Xiamen Univ Technol, Coll Comp & Informat Engn, Xiamen, Peoples R China.
EM yongxie@xmut.edu.cn
FU National Natural Science Foundation of China [61502405, 61772195,
   61702172]; Fujian Educational Bureau [JA15368]; CCF-Venustech Open
   Research Fund [CCF-VenustechRP2017012]; Priority Academic Program
   Development of Jiangsu Higher Education Institutions; Jiangsu
   Collaborative Innovation Center on Atmospheric Environment and Equipment
   Technology; Hunan Provincial Key Laboratory of Network Investigational
   Technology [2016WLZC020]; CERNET Innovation Project [NGII20161003]
FX This project is supported by National Natural Science Foundation of
   China (61502405, 61772195, 61702172), Fujian Educational Bureau
   (JA15368), the CCF-Venustech Open Research Fund under Grant No.
   CCF-VenustechRP2017012, the Priority Academic Program Development of
   Jiangsu Higher Education Institutions, Jiangsu Collaborative Innovation
   Center on Atmospheric Environment and Equipment Technology, and the Open
   Research Fund of Hunan Provincial Key Laboratory of Network
   Investigational Technology (2016WLZC020), the CERNET Innovation Project
   (NGII20161003).
CR Audsley NC, 2001, INFORM PROCESS LETT, V79, P39, DOI 10.1016/S0020-0190(00)00165-4
   Bordoloi UD, 2014, REAL TIM SYST SYMP P, P284, DOI 10.1109/RTSS.2014.8
   Burns A., 1994, P 1 INT CAN C, P1
   Cormen T. H., 2009, Introduction to Algorithms, VSecond
   Davis RI, 2007, REAL-TIME SYST, V35, P239, DOI 10.1007/s11241-007-9012-7
   Davis RI, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P279, DOI 10.1145/2834848.2834866
   Davis RI, 2009, REAL-TIME SYST, V41, P152, DOI 10.1007/s11241-008-9065-2
   GmbH Robert Bosch, 2011, CISC VIS NETW IND GL
   Hartwich F., 2012, P INT CAN C, P1
   Lin CW, 2013, ICCAD-IEEE ACM INT, P115, DOI 10.1109/ICCAD.2013.6691106
   Pölzlbauer F, 2013, 2013 20TH ANNUAL IEEE INTERNATIONAL CONFERENCE AND WORKSHOPS ON THE ENGINEERING OF COMPUTER BASED SYSTEMS (ECBS 2013), P69, DOI 10.1109/ECBS.2013.32
   Pölzlbauer F, 2012, IEEE EMBED SYST LETT, V4, P65, DOI 10.1109/LES.2012.2208094
   Pop P., 2005, ACM Trans. Embedded Comput. Syst., V4, P112
   Saket R., 2006, J EMBEDDED COMPUTING, V2, P93
   Sandström K, 2000, SEVENTH INTERNATIONAL CONFERENCE ON REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P399, DOI 10.1109/RTCSA.2000.896418
   Schmidt KW, 2014, IEEE T IND INFORM, V10, P578, DOI 10.1109/TII.2013.2266636
   TINDELL KW, 1994, REAL TIM SYST SYMP P, P259
   Tuohy S, 2015, IEEE T INTELL TRANSP, V16, P534, DOI 10.1109/TITS.2014.2320605
   Urul G., 2015, THESIS
   Yong Xie, 2015, IEEE/CAA Journal of Automatica Sinica, V2, P422
   Zheng W, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P161, DOI 10.1109/RTSS.2007.40
   Zhu Q., 2008, P IEEE REAL TIM EMB, P275
NR 22
TC 12
Z9 12
U1 0
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2017
VL 81
BP 101
EP 111
DI 10.1016/j.sysarc.2017.10.008
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FO6WL
UT WOS:000417009700011
DA 2024-07-18
ER

PT J
AU Lu, ZH
   Wang, XY
   Wu, J
   Hung, PCK
AF Lu, Zhihui
   Wang, Xueying
   Wu, Jie
   Hung, Patrick C. K.
TI InSTechAH: Cost-effectively autoscaling smart computing hadoop cluster
   in private cloud
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Autoscaling; Cost effectiveness; Big data; Hadoop; Smart computing;
   Private cloud; Openstack; Cloud datacenter
AB Report shows that in many cloud data centers, computing resources are not used efficiently and thereby cause resource waste. In many cloud nodes, the utilization rate of CPU is only 20%. A large-scale multi layer smart computing system (such as Deep Learning) require computing of a large amount of labeled data. To improve cost-effectiveness of resources in cloud data centers, running big data-based smart computing applications to utilize residual computing resource capacity is a feasible solution. However, performance loss brought by resource competition and interference between host application and smart computing application is the main challenge for us. In this paper, we design, implement and evaluate the InSTechAH: A big data-oriented cost-effective cluster autoscaling and scheduling scheme in private cloud, which improves the resource utilization as well as to maintain required quality of services by autoscaling and scheduling background smart computing analytics tasks. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Lu, Zhihui; Wang, Xueying; Wu, Jie] Fudan Univ, Sch Comp Sci, Shanghai, Peoples R China.
   [Hung, Patrick C. K.] Univ Ontario Inst Technol, Fac Business & IT, Oshawa, ON, Canada.
C3 Fudan University; Ontario Tech University
RP Hung, PCK (corresponding author), Univ Ontario Inst Technol, Fac Business & IT, Oshawa, ON, Canada.
EM lzh@fudan.edu.cn; xueyingwang13@fudan.edu.cn; jwu@fudan.edu.cn;
   patricic.hung@uoit.ca
RI chen, ying/HHS-8254-2022; Hung, Patrick C. K./AAI-4261-2020
FU Fudan-Hitachi Innovative Software Technology Joint Laboratory-InSTech;
   National Natural Science Foundation of China [61728202, 61572137];
   Shanghai Innovation Action Project [16DZ1100200]
FX The work of this paper is supported by National Natural Science
   Foundation of China under Grant No. 61572137-Multiple Clouds based CDN
   as a Service Key Technology Research, & under Grant No.
   61728202-Research on Internet of Things Big Data Transmission and
   Processing Architecture based on Cloud-Fog Hybrid Computing Model, and
   Shanghai 2016 Innovation Action Project under Grant
   16DZ1100200-Data-trade-supporting Big data Testbed This paper work is
   also supported by Fudan-Hitachi Innovative Software Technology Joint
   Laboratory-InSTech project-"Cloud Architecture for Big Data ".
CR Ahmad Faraz., 2012, P 17 INT C ARCHITECT, P61
   [Anonymous], INT J SERVICE COMPUT
   [Anonymous], 2014, THESIS
   [Anonymous], 1986, Time series: theory and methods
   Barroso L., 2011, P 38 INT S COMP ARCH
   Chen YY, 2012, INT CONF SOFTW ENG, P43
   Chohan N., 2010, WORKSH HOT TOP CLOUD
   Clay A. B., 2013, P MASCOTS
   Dai WY, 2018, IEEE T BIG DATA, V4, P313, DOI 10.1109/TBDATA.2016.2597149
   Dashevskiy M, 2009, LECT NOTES COMPUT SC, V5792, P31, DOI 10.1007/978-3-642-04944-6_4
   Delimitrou C, 2013, ACM T COMPUT SYST, V31, DOI 10.1145/2556583
   Fang W., 2012, P IEEE SCC, P6609
   Govindan Sriram., 2011, P 2 ACM S CLOUD COMP, p22:1
   Kaushik R., 2012, ENERGY CONSERVING VA
   Lee G., 2011, 3 USENIX C HOT TOP C
   Lee G., 2012, PERFORMANCE PREDICTI
   Leverich J., 2010, ACM SIGOPS OPER SYST, V44
   Li XY, 2016, LECT NOTES COMPUT SC, V10065, P375, DOI 10.1007/978-3-319-49178-3_29
   Maheshwari N, 2012, FUTURE GENER COMP SY, V28, P119, DOI 10.1016/j.future.2011.07.001
   Mars J., 2011, P 44 ANN INT S MICR
   Qiu MK, 2019, IEEE T CLOUD COMPUT, V7, P250, DOI 10.1109/TCC.2016.2607708
   Qiu MK, 2015, IEEE T COMPUT, V64, P3528, DOI 10.1109/TC.2015.2409857
   Rallo A., 2013, DATA CTR EFFICIENCY
   Romer T, 2010, THESIS
   Thirumala B., 2011, GLOB J COMPUT SCI TE, VXI
   Vasic N, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P423
   Wang NN, 2016, LECT NOTES COMPUT SC, V10065, P77, DOI 10.1007/978-3-319-49178-3_6
   Wang X., 2015, STECHAH AUTOSCALING, P395
   Zhang Q., 2013, INT C DISTR COMP SYS
   Zhang W., 2014, P 14 ACM INT S CLUST
NR 30
TC 10
Z9 10
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2017
VL 80
BP 1
EP 16
DI 10.1016/j.sysarc.2017.07.002
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL0EB
UT WOS:000413883100001
DA 2024-07-18
ER

PT J
AU Tan, B
   Biglari-Abhari, M
   Salcic, Z
AF Tan, Benjamin
   Biglari-Abhari, Morteza
   Salcic, Zoran
TI Towards decentralized system-level security for MPSoC-based embedded
   applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Conference on Design and Architectures for Signal and Image Processing
   (DASIP)
CY OCT 12-14, 2016
CL Rennes, FRANCE
SP Univ Rennes 1, Inst Natl Sci Appliquees Rennes, IETR
DE Embedded systems; Security; Access control; Multiprocessor; Isolation
AB With the increasing connectivity and complexity of embedded systems, security issues have become a key consideration in design. In this paper, we propose a decentralized system-level approach for isolating application tasks without the need to rely on a centralized privileged authority at run-time. We discuss the need for isolation to reduce the potential impact of a task compromise or untrustworthy IP block, and present mechanisms to allow for safe sharing of memory regions and IP blocks between tasks in the system. After exploring the architectural requirements for enforcing our security model we present a hardware Isolation Unit, which can be customized for different types of dynamic permission changes depending on task-resource relationships and added to heterogeneous MPSoCs to enforce our security approach. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Tan, Benjamin; Biglari-Abhari, Morteza; Salcic, Zoran] Univ Auckland, Dept Elect & Comp Engn, Auckland, New Zealand.
C3 University of Auckland
RP Tan, B (corresponding author), Univ Auckland, Dept Elect & Comp Engn, Auckland, New Zealand.
EM ptan262@aucklanduni.ac.nz; m.abhari@auckland.ac.nz;
   z.salcic@auckland.ac.nz
RI Tan, Benjamin/Q-8521-2019
OI Tan, Benjamin/0000-0002-7642-3638
CR [Anonymous], 2007, OTT LIN S
   [Anonymous], 2013, SE LINUX PROJECT
   [Anonymous], 1992, 15 NAT COMP SEC C
   ARM Limited, 2009, PRD29GENC009492CUNRE
   Bathen L.A.D., 2010, P 5 WORKSH EMB SYST
   Brasser F, 2015, DES AUT CON, DOI 10.1145/2744769.2744922
   Cotret P., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P655, DOI 10.1109/FPL.2012.6339233
   DENNIS JB, 1966, COMMUN ACM, V9, P143, DOI 10.1145/365230.365252
   Drescher G, 2016, IT-INF TECHNOL, V58, P281, DOI 10.1515/itit-2016-0032
   Fiorin L, 2008, IEEE T COMPUT, V57, P1216, DOI 10.1109/TC.2008.69
   Grammatikakis MD, 2015, IEEE T COMPUT AID D, V34, P1344, DOI 10.1109/TCAD.2015.2448684
   Grammatikakis MD, 2014, 2014 IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2014 IEEE 6TH INTL SYMP ON CYBERSPACE SAFETY AND SECURITY, 2014 IEEE 11TH INTL CONF ON EMBEDDED SOFTWARE AND SYST (HPCC,CSS,ICESS), P1032, DOI 10.1109/HPCC.2014.173
   Hattendorf A., 2012, 2012 7th IEEE International Symposium on Industrial Embedded Systems (SIES 2012). Proceedings, P299, DOI 10.1109/SIES.2012.6356601
   Keller E, 2010, CONF PROC INT SYMP C, P350, DOI 10.1145/1816038.1816010
   Koeberl P, 2014, P 9 EUR C COMP SYST
   Ladakis E., 2013, EUROSEC
   Lemay M, 2015, LECT NOTES COMPUT SC, V9200, P404, DOI 10.1007/978-3-319-23165-5_19
   Lie D, 2000, ACM SIGPLAN NOTICES, V35, P168, DOI 10.1145/384264.379237
   Liu C, 2014, IEEE T EMERG TOP COM, V2, P461, DOI 10.1109/TETC.2014.2348182
   Lukacs S, 2014, IEEE INT CONF AUTO
   Paulitsch M, 2015, 2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P453, DOI 10.1109/DSD.2015.100
   Porquet J., 2011, IEEE/ACM Design Automation Test in Europe (DATE), P1
   Salcic Z., 2016, P 21 IEEE INT C EM T
   SALTZER JH, 1974, COMMUN ACM, V17, P388, DOI 10.1145/361011.361067
   SANDHU RS, 1994, IEEE COMMUN MAG, V32, P40, DOI 10.1109/35.312842
   Strackx R, 2010, L N INST COMP SCI SO, V50, P344
   Szekeres L, 2014, IEEE SECUR PRIV, V12, P45, DOI 10.1109/MSP.2014.44
   Tan B., 2016, C DES ARCH SIGN IM P
   Woodruff J, 2014, CONF PROC INT SYMP C, P457, DOI 10.1109/ISCA.2014.6853201
NR 29
TC 9
Z9 10
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2017
VL 80
BP 41
EP 55
DI 10.1016/j.sysarc.2017.09.001
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA FL0EB
UT WOS:000413883100004
DA 2024-07-18
ER

PT J
AU Scrbak, M
   Islam, M
   Kavi, KM
   Ignatowski, M
   Jayasena, N
AF Scrbak, Marko
   Islam, Mahzabeen
   Kavi, Krishna M.
   Ignatowski, Mike
   Jayasena, Nuwan
TI Exploring the Processing-in-Memory design space
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ARCS Scientific Congress
CY MAY 05-07, 2015
CL Sydney, AUSTRALIA
SP ARCS
DE Processing in memory; Heterogeneous computing; High performance
   computing; 3D-DRAM; Energy efficient computing
AB With the emergence of 3D-DRAM, Processing-in-Memory has once more become of great interest to the research community and industry. Here we present our observations on a subset of the PIM design space. We show how the architectural choices for PIM core frequency and cache sizes will affect the overall power consumption and energy efficiency. We include a detailed power consumption breakdown for an ARM-like core as a PIM core. We show the maximum possible number of PIM cores we can place in the logic layer with respect to a predefined power budget. Additionally, we catalog additional sources of power consumption in a system with PIM such as 3D-DRAM link power and discuss the possible power reduction techniques. We describe the shortcomings of using ARM-like cores for PIM and discuss other alternatives for the PIM cores. Finally, we explore the optimal design choices for the number of cores as a function of performance, utilization, and energy efficiency. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Scrbak, Marko; Islam, Mahzabeen; Kavi, Krishna M.] Univ North Texas, CSRL, Denton, TX USA.
   [Ignatowski, Mike; Jayasena, Nuwan] Adv Micro Devices Inc, AMD Res, Sunnyvale, CA 94088 USA.
C3 University of North Texas System; University of North Texas Denton;
   Advanced Micro Devices
RP Scrbak, M (corresponding author), Univ North Texas, Comp Sci & Engn, 3940 N Elm, Denton, TX 76201 USA.
EM marko.scrbak@gmail.com; mahzabeenislam@my.unt.edu; krishna.kavi@unt.edu;
   mike.ignatowski@amd.com; nuwan.jayasena@amd.com
CR [Anonymous], WONDP 1 WORKSH NEAR
   [Anonymous], 2014, 2 WORKSH NEAR DAT PR
   [Anonymous], 2013, SIGPLAN WORKSH MEM S
   Black B, 2006, INT SYMP MICROARCH, P469
   Brockman J.B., 1997, REPORTS U NOTRE DAME
   Chang DW, 2013, ASIA S PACIF DES AUT, P657, DOI 10.1109/ASPDAC.2013.6509675
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Chen K, 2012, DES AUT TEST EUROPE, P33
   Draper J., 2002, Conference Proceedings of the 2002 International Conference on SUPERCOMPUTING, P14, DOI 10.1145/514191.514197
   Ferdman M, 2014, IEEE MICRO, V34, P31, DOI 10.1109/MM.2014.41
   Gara A., 2008, ACM IEEE C SUP WORKS
   Graham S., 2012, MEMC P
   Islam M., 2014, WORKSH UNCO IN PRESS
   Keckler SW, 2011, IEEE MICRO, V31, P7, DOI 10.1109/MM.2011.89
   Kogge P. M., 1994, Proceedings of the 1994 International Conference on Parallel Processing, P77
   Patterson D, 1997, IEEE MICRO, V17, P34, DOI 10.1109/40.592312
   Pugsley Seth H, 2014, INT S PERF AN SYST S
   Rezaei M, 2006, J SYST ARCHITECT, V52, P41, DOI 10.1016/j.sysarc.2005.02.004
   Spiliopoulos V, 2013, I S MOD ANAL SIM COM, P535, DOI 10.1109/MASCOTS.2013.75
   Torrellas J., 2012, 2012 IEEE 30th International Conference on Computer Design (ICCD 2012), P3, DOI 10.1109/ICCD.2012.6378607
   Zhang D., 2014, P 23 INT S HIGH PERF
NR 21
TC 9
Z9 9
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2017
VL 75
SI SI
BP 59
EP 67
DI 10.1016/j.sysarc.2016.08.001
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EU7MQ
UT WOS:000401219300006
DA 2024-07-18
ER

PT J
AU Li, ZM
   Park, H
   Malik, A
   Wang, KIK
   Salcic, Z
   Kuzmin, B
   Glass, M
   Teich, J
AF Li, Zhenmin
   Park, Heejong
   Malik, Avinash
   Wang, Kevin I-Kai
   Salcic, Zoran
   Kuzmin, Boris
   Glass, Michael
   Teich, Jurgen
TI Using design space exploration for finding schedules with guaranteed
   reaction times of synchronous programs on multi-core architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Synchronous program; SystemJ; Guaranteed reaction time; Design space
   exploration; Evolutionary algorithm; Scheduling; Multi-core architecture
ID LANGUAGE
AB The synchronous model of computation is well suited for real-time systems, because it allows static analysis in order to find and guarantee their reaction times. Today's multi-core systems are becoming the predominant computing platforms. Synchronous programs are typically compiled into single threaded code, which makes them unsuitable for exploiting parallelism of the multi-core platforms. Moreover, static timing analysis becomes highly intractable for multi-core systems. This article proposes a novel methodology that aims at finding the mapping and schedule of synchronous programs that guarantees, statically, reaction times when mapped onto a multi-core system consisting of two types of time-predictable cores. The proposed methodology combines design space exploration based on evolutionary algorithm and scheduling of parts of synchronous programs. It allows minimizing the resource usage in terms of number of cores by finding the mapping and schedule with the guaranteed reaction time for architectures with different number of cores. In particular, we: (a) transform a synchronous program written in synchronous System.] to a graph-based model represented with two types of computation nodes suitable for execution on two types of time-predictable cores, (b) perform mapping of computation nodes on a customizable multi-core platform using genetic operations, and (c) generate a resulting static schedule of computation nodes for each mapping as part of the design space exploration. The design flow, from program specification and node mapping to the design space exploration and multi-core scheduling is completely automated. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Li, Zhenmin; Park, Heejong; Malik, Avinash; Wang, Kevin I-Kai; Salcic, Zoran] Univ Auckland, Auckland 1, New Zealand.
   [Kuzmin, Boris; Glass, Michael; Teich, Jurgen] Univ Erlangen Nurnberg, Erlangen, Germany.
C3 University of Auckland; University of Erlangen Nuremberg
RP Li, ZM (corresponding author), Univ Auckland, Auckland 1, New Zealand.
EM zli133@aucklanduni.ac.nz; hpar081@aucklanduni.ac.nz;
   avinash.malik@auckland.ac.nz; kevin.wang@auckland.ac.nz;
   z.salcic@auckland.ac.nz; boriskuzmin@gmx.de; glass@cs.fau.de;
   teich@cs.fau.de
RI Glaß, Michael/AAY-4451-2020
OI Glaß, Michael/0000-0002-8006-8843; Wang, Kevin/0000-0001-8450-2558;
   Salcic, Zoran/0000-0001-7714-9848
CR [Anonymous], 2003, INTRO EVOLUTIONARY C
   [Anonymous], P LUX EUR 12 EUR LIG
   [Anonymous], 1997, HARDW SOFTW COD PRIN
   BENVENISTE A, 1991, P IEEE, V79, P1270, DOI 10.1109/5.97297
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   BERRY G, 1992, SCI COMPUT PROGRAM, V19, P87, DOI 10.1016/0167-6423(92)90005-V
   Boldt M, 2008, ELECTRON NOTES THEOR, V203, P65, DOI 10.1016/j.entcs.2008.05.011
   Buttazzo GC, 2005, REAL-TIME SYST, V29, P5, DOI 10.1023/B:TIME.0000048932.30002.d9
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Edwards SA, 2002, IEEE T COMPUT AID D, V21, P169, DOI 10.1109/43.980257
   Edwards SA, 2007, DES AUT CON, P264, DOI 10.1109/DAC.2007.375165
   Eles P, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P132, DOI 10.1109/DATE.1998.655847
   Grandpierre T, 2003, FIRST ACM AND IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P123, DOI 10.1109/MEMCOD.2003.1210097
   Grandpierre T, 1999, HARDW SOFTW CODES, P74, DOI 10.1109/HSC.1999.777396
   Gruian F, 2006, FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P149, DOI 10.1109/MEMCOD.2006.1695918
   HALBWACHS N, 1992, IEEE T SOFTWARE ENG, V18, P785, DOI 10.1109/32.159839
   Jia ZJ, 2014, MICROPROCESS MICROSY, V38, P9, DOI 10.1016/j.micpro.2013.10.005
   Ju L, 2010, DES AUT CON, P48
   Kuo M, 2011, DES AUT CON, P480
   Lavagno L., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P511, DOI 10.1109/DAC.1999.781369
   Lee C, 2010, J SIGNAL PROCESS SYS, V58, P193, DOI 10.1007/s11265-009-0351-6
   LEGUERNIC P, 1991, P IEEE, V79, P1321, DOI 10.1109/5.97301
   Li Z, 2014, EVID-BASED COMPL ALT, V2014, DOI 10.1155/2014/289264
   Liu I, 2012, PR IEEE COMP DESIGN, P87, DOI 10.1109/ICCD.2012.6378622
   Lukasiewycz M, 2011, GECCO-2011: PROCEEDINGS OF THE 13TH ANNUAL GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, P1723
   Lukasiewycz M, 2007, IEEE C EVOL COMPUTAT, P935, DOI 10.1109/CEC.2007.4424570
   Madsen J, 2006, INT FED INFO PROC, V225, P185
   Malik A., 2009, P 7 INT WORKSH JAV T, P120, DOI [10.1145/1620405.1620423, DOI 10.1145/1620405.1620423]
   Malik A, 2010, COMPUT LANG SYST STR, V36, P317, DOI 10.1016/j.cl.2010.01.001
   Nadeem M., 2011, Proceedings of the 2011 IEEE 9th International Conference on Dependable, Autonomic and Secure Computing (DASC 2011), P292, DOI 10.1109/DASC.2011.67
   Nadeem M, 2012, ASIA S PACIF DES AUT, P17, DOI 10.1109/ASPDAC.2012.6164940
   Park H, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2740961
   Potop-Butucaru Dumitru, 2007, Compiling esterel, V86
   ROOP P. S., 2009, CASES 09, P205
   Rosvall Kathrin., 2014, P C DESIGN AUTOMATIO, P326
   Salcic Z, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435254
   SARKAR V., 1989, PARTITIONING SCHEDUL
   Schoeberl M., 2008, THESIS
   Schoeberl M, 2009, JOP REFERENCE HDB BU
   STENSTROM P, 1990, COMPUTER, V23, P12, DOI 10.1109/2.55497
   Wang JF, 2013, PROCEEDINGS OF 2013 IEEE INTERNATIONAL CONFERENCE ON GREY SYSTEMS AND INTELLIGENT SERVICES (GSIS), P20, DOI 10.1109/GSIS.2013.6714731
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Yip E, 2013, INT CONF APPL CONCUR, P160, DOI 10.1109/ACSD.2013.19
NR 43
TC 5
Z9 5
U1 1
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2017
VL 74
BP 30
EP 45
DI 10.1016/j.sysarc.2016.12.003
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EO8PN
UT WOS:000396952100003
DA 2024-07-18
ER

PT J
AU Zeng, XZ
   Garg, SK
   Strazdins, P
   Jayaraman, PP
   Georgakopoulos, D
   Ranjan, R
AF Zeng, Xuezhi
   Garg, Saurabh Kumar
   Strazdins, Peter
   Jayaraman, Prem Prakash
   Georgakopoulos, Dimitrios
   Ranjan, Rajiv
TI IOTSim: A simulator for analysing IoT applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Internet of things (Iot); Big data; Mapreduce; Cloud computing;
   Programming model; Modelling and simulation
ID CLOUD; INTERNET; CYBERINFRASTRUCTURE; MANAGEMENT; TOOLKIT; SERVICE;
   THINGS; MODEL
AB A disruptive technology that is influencing not only computing paradigm but every other business is the rise of big data. Internet of Things (loT) applications are considered to be a major source of big data. Such loT applications are in general supported through clouds where data is stored and processed by big data processing systems. In order to improve the efficiency of cloud infrastructure so that they can efficiently support loT big data applications, it is important to understand how these applications and the corresponding big data processing systems will perform in cloud computing environments. However, given the scalability and complex requirements of big data processing system5, an empirical evaluation on actual cloud infrastructure can hinder the development of timely and cost effective loT solutions. Therefore, a simulator supporting MT applications in cloud environment is highly demanded, but such work is still in its infancy. To fill this gap, we have designed and implemented IOTSim which supports and enables simulation of loT big data processing using MapReduce model in cloud computing environment. A real case study validates the efficacy of the simulator. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Zeng, Xuezhi; Strazdins, Peter] Australian Natl Univ, Res Sch Comp Sci, Canberra, ACT 2914, Australia.
   [Garg, Saurabh Kumar] Univ Tasmania, Hobart, Tas 7001, Australia.
   [Jayaraman, Prem Prakash; Georgakopoulos, Dimitrios] RMIT, Melbourne, Vic, Australia.
   [Ranjan, Rajiv] Newcastle Univ, Newcastle Upon Tyne, Tyne & Wear, England.
C3 Australian National University; University of Tasmania; Royal Melbourne
   Institute of Technology (RMIT); Newcastle University - UK
RP Zeng, XZ (corresponding author), Australian Natl Univ, Res Sch Comp Sci, Canberra, ACT 2914, Australia.
EM xuezhi.zeng@anu.edu.au; saurabh.garg@utas.edu.au;
   peter.strazdins@anu.edu.au; prem.jayaraman@rmit.edu.au;
   dimitrios.georgakopoulos@rmit.edu.au; raj.ranjan@ncl.ac.uk
RI Georgakopoulos, Dimitrios/C-5019-2011; Jayaraman, Prem
   Prakash/A-6784-2013; Garg, Saurabh/J-7802-2014; Ranjan,
   Rajiv/F-4700-2011
OI Ranjan, Rajiv/0000-0002-6610-1328
CR Aazam M, 2014, INT BHURBAN C APPL S, P414, DOI 10.1109/IBCAST.2014.6778179
   Abadi D, 2014, SIGMOD REC, V43, P61
   Agrawal Agrawal D. D., 14 INT C EXT DAT TEC, P530, DOI DOI 10.1145/1951365.1951432
   Alarabi L, 2014, SIGMOD'14: PROCEEDINGS OF THE 2014 ACM SIGMOD INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P897, DOI 10.1145/2588555.2594528
   [Anonymous], INT J COMPUTER APPL
   [Anonymous], 2009, MAPREDUCE728 AP JIRA
   Atzori L, 2010, COMPUT NETW, V54, P2787, DOI 10.1016/j.comnet.2010.05.010
   Bashar Abul., 2014, INT C CLOUD COMPUTIN, P1
   Bell WH, 2002, LECT NOTES COMPUT SC, V2536, P46
   Buyya R, 2002, CONCURR COMP-PRACT E, V14, P1175, DOI 10.1002/cpe.710
   Calheiros RN, 2013, SOFTWARE PRACT EXPER, V43, P595, DOI 10.1002/spe.2124
   Calheiros RN, 2011, SOFTWARE PRACT EXPER, V41, P23, DOI 10.1002/spe.995
   Casanova H, 2001, FIRST IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, PROCEEDINGS, P430, DOI 10.1109/CCGRID.2001.923223
   Chen D, 2013, MOBILE NETW APPL, V18, P651, DOI 10.1007/s11036-013-0456-9
   Deng Z, 2015, IEEE T PARALL DISTR, V26, P834, DOI 10.1109/TPDS.2014.2311811
   Dumitrescu CL, 2005, 2005 IEEE INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, VOLS 1 AND 2, P1151
   Fan W., 2013, ACM sIGKDD Explorations Newsletter, V14, P1
   Garcia P., 2005, PLANESTSIM NEW OVERL
   Garg S. K., 2011, Proceedings of the 2011 IEEE 4th International Conference on Utility and Cloud Computing (UCC 2011), P105, DOI 10.1109/UCC.2011.24
   Georgakopoulos D, 2015, 2015 IEEE CONFERENCE ON COLLABORATION AND INTERNET COMPUTING (CIC), P142, DOI 10.1109/CIC.2015.34
   Hammoud S., 2010, 2010 Seventh International Conference on Fuzzy Systems and Knowledge Discovery (FSKD 2010), P2993, DOI 10.1109/FSKD.2010.5569086
   He BS, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P260, DOI 10.1145/1454115.1454152
   Jongtack Jung, 2012, 2012 International Conference on ICT Convergence (ICTC), P504, DOI 10.1109/ICTC.2012.6387186
   Khan R, 2012, 10TH INTERNATIONAL CONFERENCE ON FRONTIERS OF INFORMATION TECHNOLOGY (FIT 2012), P257, DOI 10.1109/FIT.2012.53
   Kim B., 2014, EUR C MOD SIM, P664
   Kliazovich D, 2012, J SUPERCOMPUT, V62, P1263, DOI 10.1007/s11227-010-0504-1
   Kouki Y., 2012, 2012 IEEE 4th International Conference on Cloud Computing Technology and Science (CloudCom). Proceedings, P135, DOI 10.1109/CloudCom.2012.6427519
   Lämmel R, 2008, SCI COMPUT PROGRAM, V70, P1, DOI 10.1016/j.scico.2007.07.001
   Lim S., 2009, ICIS 2009 P, V91, P1
   Malhotra R., 2013, SIJ T COMPUT SCI ENG, V1
   Mundkur P, 2011, ERLANG 11: PROCEEDINGS OF THE 2011 ACM SIGPLAN ERLANG WORKSHOP, P84
   Núñez A, 2012, J GRID COMPUT, V10, P185, DOI 10.1007/s10723-012-9208-5
   Perera C, 2014, T EMERG TELECOMMUN T, V25, P81, DOI 10.1002/ett.2704
   Perera C, 2014, IEEE COMMUN SURV TUT, V16, P414, DOI 10.1109/SURV.2013.042313.00197
   Qian Xiaocong, 2010, 2010 12th IEEE International Conference on Communication Technology (ICCT 2010), P1068, DOI 10.1109/ICCT.2010.5688537
   Ranjan R, 2012, J SUPERCOMPUT, V61, P292, DOI 10.1007/s11227-010-0426-y
   Simatos C., 2002, PROJECT REPORT
   Solanas A, 2014, IEEE COMMUN MAG, V52, P74, DOI 10.1109/MCOM.2014.6871673
   Song H, 2000, P ACM IEEE 2000 C SU, P53
   Taura K, 2003, ACM SIGPLAN NOTICES, V38, P215, DOI 10.1145/966049.781533
   Uckelmann D, 2011, ARCHITECTING THE INTERNET OF THINGS, P1, DOI 10.1007/978-3-642-19157-2
   Verma A, 2011, IEEE INT C CL COMP, P253, DOI 10.1109/CLUSTER.2011.36
   Wang GY, 2009, LSAP 2009: WORKSHOP ON LARGE-SCALE SYSTEM AND APPLICATION PERFORMANCE, P19
   Wang L, 2012, CLOUD COMPUTING: METHODOLOGY, SYSTEMS, AND APPLICATIONS, P1
   Wang LZ, 2013, COMPUT ELECTR ENG, V39, P3, DOI 10.1016/j.compeleceng.2012.05.001
   Wang LZ, 2010, NEW GENERAT COMPUT, V28, P137, DOI 10.1007/s00354-008-0081-5
   Wang LZ, 2010, NEW GENERAT COMPUT, V28, P111, DOI 10.1007/s00354-009-0077-9
   Weber RH, 2010, INTERNET OF THINGS: LEGAL PERSPECTIVES, P1, DOI 10.1007/978-3-642-11710-7
   Wickremasinghe B, 2010, INT CON ADV INFO NET, P446, DOI 10.1109/AINA.2010.32
   Wu XD, 2014, IEEE T KNOWL DATA EN, V26, P97, DOI 10.1109/TKDE.2013.109
   Yin CT, 2015, SCI CHINA INFORM SCI, V58, DOI 10.1007/s11432-015-5397-4
   Zeng XZ, 2015, IEEE ACM INT SYMP, P765, DOI 10.1109/CCGrid.2015.175
   Zhang R., 2014, P VLDB ENDOWMENT, V7
NR 53
TC 111
Z9 116
U1 0
U2 22
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2017
VL 72
SI SI
BP 93
EP 107
DI 10.1016/j.sysarc.2016.06.008
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EJ9JN
UT WOS:000393542500010
DA 2024-07-18
ER

PT J
AU Lin, C
   Wang, ZY
   Han, D
   Wu, YK
   Yu, CW
   Wu, GW
AF Lin, Chi
   Wang, Zhiyuan
   Han, Ding
   Wu, Youkun
   Yu, Chang Wu
   Wu, Guowei
TI TADP: Enabling temporal and distantial priority scheduling for on-demand
   charging architecture in wireless rechargeable sensor Networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 17th IEEE International Conference on High Performance Computing and
   Communications (HPCC) / 12th IEEE International Conference on Embedded
   Software and Systems (ICESS)
CY AUG 24-26, 2015
CL New York, NY
SP IEEE
DE Wireless rechargeable sensor networks; Charging scheduling; Temporal &
   distantial priority charging; scheduling; Preemption; On-demand charging
   architecture
ID MOBILE ENERGY REPLENISHMENT; POWER TRANSFER; MAC PROTOCOL; COVERAGE;
   AGGREGATION; MANAGEMENT; ALGORITHMS; SERVICE
AB Recently, adopting mobile energy chargers to replenish the energy supply of sensor nodes in wireless sensor networks has gained increasing attentions from the research community. The utilization of the mobile energy chargers provides a more reliable energy supply than systems harvesting dynamic energy from the surrounding environment Wireless power transfer technique provides a new alternative for solving the limited power capacity problem for so many popular mobile wireless devices, and makes wireless rechargeable sensor networks (WRSNs) promising. However, mainly due to the underestimate of the unbalanced influences of spatial and temporal constraints posed by charging requests, traditional scheduling strategies for on-demand WRSNs architecture achieve rather low charging request throughput or successful rate, posing as a major bottleneck for further improvements. In this paper, we propose a Temporal & Distantial Priority charging scheduling algorithm (TADP), which takes both the distance between nodes and the mobile charger and the arrival time of charging requests into consideration, and quantizes these two factors step by step. TADP forms a mixed priority queue which directs mobile charger to replenish the energy for nodes. At last extensive simulations are conducted to demonstrate the advantages of TADP. Simulation results reveal that TADP can achieve better scheduling performance in guaranteeing the scheduling success of the high-priority tasks and improving stability of the system. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Lin, Chi; Wang, Zhiyuan; Han, Ding; Wu, Youkun; Wu, Guowei] Dalian Univ Technol, Sch Software Technol, Rd 8, Dalian 116620, Peoples R China.
   [Lin, Chi; Wang, Zhiyuan; Han, Ding; Wu, Youkun; Wu, Guowei] Key Lab Ubiquitous Network & Serv Software Liaoni, Dalian 116621, Peoples R China.
   [Yu, Chang Wu] Chung Hua Univ, Dept Comp Sci & Informat Engn, Changhua, Taiwan.
C3 Dalian University of Technology
RP Lin, C (corresponding author), Dalian Univ Technol, Sch Software Technol, Rd 8, Dalian 116620, Peoples R China.; Lin, C (corresponding author), Key Lab Ubiquitous Network & Serv Software Liaoni, Dalian 116621, Peoples R China.
EM c.lin@dlut.edu.cn
RI Han, Ding/K-4716-2019; Yu, Chang Wu/A-6334-2010
OI Yu, Chang Wu/0000-0001-7783-1513
CR [Anonymous], 2011, Network Protocols (ICNP), 2011 19th IEEE International Conference on
   [Anonymous], 2013, P 16 ACM INT C MOD A
   [Anonymous], 2012, P 15 ACM INT C MOD A
   [Anonymous], 17 IEEE INT C HIGH P
   Cheng P, 2013, IEEE T WIREL COMMUN, V12, P3072, DOI 10.1109/TWC.2013.050313.121691
   Dai HP, 2013, IEEE INT CONF MOB, P10, DOI 10.1109/MASS.2013.60
   Dai HP, 2013, 2013 IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE (WCNC), P986
   Dai HN, 2013, INT J DISTRIB SENS N, DOI 10.1155/2013/760834
   Fachang Jiang, 2011, 2011 IEEE 8th International Conference on Mobile Ad-Hoc and Sensor Systems, P69, DOI 10.1109/MASS.2011.19
   Fu LK, 2013, IEEE INFOCOM SER, P2922
   Guo ST, 2013, IEEE INFOCOM SER, P1932
   He L, 2014, IEEE INFOCOM SER, P1195, DOI 10.1109/INFOCOM.2014.6848051
   He L, 2015, IEEE T MOBILE COMPUT, V14, P1861, DOI 10.1109/TMC.2014.2368557
   He L, 2013, IEEE INT CONF MOB, P28, DOI 10.1109/MASS.2013.51
   He SB, 2013, IEEE T MOBILE COMPUT, V12, P1931, DOI 10.1109/TMC.2012.161
   Jiang LT, 2014, L N INST COMP SCI SO, V131, P732, DOI 10.1007/978-3-319-11569-6_62
   Jiang LT, 2014, MOBILE NETW APPL, V19, P543, DOI 10.1007/s11036-014-0522-y
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Kulathumani V, 2009, ACM T SENSOR NETWORK, V5, DOI 10.1145/1498915.1498921
   Kurs A, 2007, SCIENCE, V317, P83, DOI 10.1126/science.1143254
   Liguang Xie, 2013, IEEE Wireless Communications, V20, P140, DOI 10.1109/MWC.2013.6590061
   Liguang Xie, 2012, 2012 9th Annual IEEE Communications Society Conference on Sensor, Mesh and Ad Hoc Communications and Networks (SECON), P10, DOI 10.1109/SECON.2012.6275766
   Lin C, 2016, J SYST SOFTWARE, V113, P381, DOI 10.1016/j.jss.2015.12.017
   Lin C, 2012, J COMPUT SYST SCI, V78, P1686, DOI 10.1016/j.jcss.2011.10.017
   LIN S, 1973, OPER RES, V21, P498, DOI 10.1287/opre.21.2.498
   Luo H, 2011, IEEE T PARALL DISTR, V22, P501, DOI 10.1109/TPDS.2010.93
   Madhja A, 2016, COMPUT NETW, V97, P98, DOI 10.1016/j.comnet.2016.01.007
   Madhja A, 2015, COMPUT NETW, V80, P89, DOI 10.1016/j.comnet.2015.01.018
   Ren PY, 2014, IEEE J SEL AREA COMM, V32, P237, DOI 10.1109/JSAC.2014.141205
   Sharma V, 2010, IEEE T WIREL COMMUN, V9, P1326, DOI 10.1109/TWC.2010.04.080749
   Shi Y, 2011, IEEE INFOCOM SER, P1350, DOI 10.1109/INFCOM.2011.5934919
   Shu Y., 2016, IEEE T MOBI IN PRESS
   Shu YC, 2015, ACM T SENSOR NETWORK, V11, DOI 10.1145/2700257
   SPURI M, 1994, REAL TIM SYST SYMP P, P2, DOI 10.1109/REAL.1994.342735
   Tan R, 2012, IEEE ACM T NETWORK, V20, P450, DOI 10.1109/TNET.2011.2164620
   Tang L, 2011, IEEE INFOCOM SER, P1305, DOI 10.1109/INFCOM.2011.5934913
   Thekkilakattil A, 2014, EUROMICRO, P301, DOI 10.1109/ECRTS.2014.21
   Vigorito CM, 2007, 2007 4TH ANNUAL IEEE COMMUNICATIONS SOCIETY CONFERENCE ON SENSOR, MESH AND AD-HOC COMMUNICATIONS AND NETWORKS, VOLS 1 AND 2, P21, DOI 10.1109/SAHCN.2007.4292814
   Wang Y. -y., 2004, J SOFTW, V3, P005
   Welzl Emo, 1991, NEW RESULTS NEW TREN
   Xie L., 2013, P 14 ACM INT S MOB A, P109
   Xie LG, 2013, IEEE INFOCOM SER, P1636
   Xie LG, 2012, IEEE ACM T NETWORK, V20, P1748, DOI 10.1109/TNET.2012.2185831
   Xing GL, 2008, MOBIHOC'08: PROCEEDINGS OF THE NINTH ACM INTERNATIONAL SYMPOSIUM ON MOBILE AD HOC NETWORKING AND COMPUTING, P231
   Yang Y., 2015, WIRELESS RECHARGEABL
   Yongmin Zhang, 2013, 2013 IEEE International Conference on Sensing, Communications and Networking (SECON), P273, DOI 10.1109/SAHCN.2013.6644996
   Zhang S, 2015, IEEE T COMPUT, V64, P654, DOI 10.1109/TC.2013.2297926
   Zhang S, 2012, IEEE INT CONF MOB, P84, DOI 10.1109/MASS.2012.6502505
   Zhao M, 2014, IEEE T MOBILE COMPUT, V13, P2689, DOI 10.1109/TMC.2014.2307335
NR 49
TC 69
Z9 71
U1 1
U2 36
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2016
VL 70
SI SI
BP 26
EP 38
DI 10.1016/j.sysarc.2016.04.005
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EC3XS
UT WOS:000388061000004
DA 2024-07-18
ER

PT J
AU Ahmed, MA
   Ali, F
AF Ahmed, Moataz A.
   Ali, Fakhreldin
TI Multiple-path testing for cross site scripting using genetic algorithms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Web testing; Security testing; Cross-site scripting; Genetic algorithms
AB Web applications suffer from different security vulnerabilities that could be exploited by hackers to cause harm in a variety of ways. A number of approaches have been proposed to test for such vulnerabilities. However, some gaps are still to be addressed. In this paper, we address one of such gaps: the problem of automatically generating test data (i.e., possible attacks) to test for cross site scripting (XSS) type of vulnerability. The objective is to generate a set of test data to exercise candidate security-vulnerable paths in a given script. The desirable set of test data must be effective in the sense that it uncovers whether any path can indeed be exploited to launch an attack. We designed a genetic algorithm-based test data generator that uses a database of XSS attack patterns to generate possible attacks and assess whether the attack is successful. We considered different types of XSS vulnerability: stored, reflected and DOM based. We empirically validated our test data generator using case studies of Web applications developed using PHP and MySQL. Empirical results show that our test data generator is effective in generating, in one run, multiple test data to cover multiple target paths. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Ahmed, Moataz A.; Ali, Fakhreldin] King Fahd Univ Petr & Minerals, Informat & Comp Sci Dept, Dhahran 31261, Saudi Arabia.
C3 King Fahd University of Petroleum & Minerals
RP Ahmed, MA (corresponding author), King Fahd Univ Petr & Minerals, Informat & Comp Sci Dept, Dhahran 31261, Saudi Arabia.
EM moataz@kfupm.edu.sa; fakhreldin@kfupm.edu.sa
OI Ahmed, Moataz/0000-0003-0042-8819
CR Ahmed MA, 2008, COMPUT OPER RES, V35, P3107, DOI 10.1016/j.cor.2007.01.012
   Ali F., 2012, THESIS KING FAHD U P
   Alssir FT, 2012, ADV INTEL SOFT COMPU, V144, P163
   [Anonymous], 1990, 6101219901 IEEE
   Avancini A., 2010, Proceedings of the 2010 ICSE Workshop on Software Engineering for Secure Systems. Cape Town, South Africa, P65, DOI DOI 10.1145/1809100.1809110
   Chess B, 2004, IEEE SECUR PRIV, V2, P76, DOI 10.1109/MSP.2004.111
   Chess B., 2007, Secure programming with static analysis
   Di Lucca GA, 2006, INFORM SOFTWARE TECH, V48, P1172, DOI 10.1016/j.infsof.2006.06.006
   Dowd M., 2007, The Art of Software Security Assessment: Identifying and Preventing Software Vulnerabilities
   Eaton C, 2009, ADV COMPUT, V75, P281, DOI 10.1016/S0065-2458(08)00805-X
   Goldberg D. E., 1989, GENETIC ALGORITHMS S
   Holland J.H., 1992, Adaptation in Natural and Artificial Systems, DOI DOI 10.7551/MITPRESS/1090.001.0001
   Huang Y.-W., 2004, P 13 INT C WORLD WID, P40, DOI [10.1145/988672.988679, DOI 10.1145/988672.988679]
   Huang YW, 2005, COMPUT NETW, V48, P739, DOI 10.1016/j.comnet.2005.01.003
   Jovanovic N, 2006, P IEEE S SECUR PRIV, P258, DOI 10.1109/SP.2006.29
   Kals S., 2006, P 15 INT C WORLD WID, P247, DOI [DOI 10.1145/1135777.1135817, 10.1145/1135777.1135817]
   Kiezun A, 2009, PROC INT CONF SOFTW, P199, DOI 10.1109/ICSE.2009.5070521
   Klein Amit., 2005, DOM Based Cross Site Scripting or XSS of the Third Kind
   KOREL B, 1990, IEEE T SOFTWARE ENG, V16, P870, DOI 10.1109/32.57624
   Korscheck C., 2010, AUTOMATIC DETECTION
   Kosuga Y, 2007, TWENTY-THIRD ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, PROCEEDINGS, P107, DOI 10.1109/ACSAC.2007.20
   Li N, 2010, J SYST SOFTWARE, V83, P2263, DOI 10.1016/j.jss.2010.07.007
   McAllister S, 2008, LECT NOTES COMPUT SC, V5230, P191, DOI 10.1007/978-3-540-87403-4_11
   McMinn P, 2004, SOFTW TEST VERIF REL, V14, P105, DOI 10.1002/stvr.294
   Myers G J., 2004, The Art of Software Testing, V2nd ed.
   Nguyen H.Q., 2000, Testing Applications on the Web: Test Planning for Internet Based Systems
   Offutt J., 2004, 15 INT S SOFTW REL E
   Rathore A., 2011, Proceedings of the Fourth Annual ACM Bangalore Conference, P1
   Salas P.A.P., 2007, 18 AUSTR SOFTW ENG C
   Shahriar H., 2009, ICSE WORKSH SOFTW EN
   Shahriar H., 2008, 32 ANN IEEE INT COMP
   Shahriar H, 2008, INT CONF QUAL SOFTW, P77, DOI 10.1109/QSIC.2008.33
   SHANKAR U., 2001, Proceedings of the 10th conference on USENIX Security Symposium-Volume 10, SSYM'01, USENIX Association, Berkeley, CA, USA, P16
   Sthamer H. H., 1995, THESIS U GLAMORGAN
   STROM RE, 1993, IEEE T SOFTWARE ENG, V19, P478, DOI 10.1109/32.232013
   Stytz MR, 2006, IEEE SECUR PRIV, V4, P77, DOI 10.1109/MSP.2006.64
   Tappenden A., 2005, AG C 2005 P
   Tian H, 2009, 2009 2ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY, VOL 2, P237, DOI 10.1109/ICCSIT.2009.5234394
   Wassermann G., 2008, ACM IEEE 30 INT C SO
NR 39
TC 22
Z9 27
U1 0
U2 23
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2016
VL 64
BP 50
EP 62
DI 10.1016/j.sysarc.2015.11.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DM9QZ
UT WOS:000376702100006
DA 2024-07-18
ER

PT J
AU Li, Z
   Ren, SP
   Quan, G
AF Li, Zheng
   Ren, Shangping
   Quan, Gang
TI Energy minimization for reliability-guaranteed real-time applications
   using DVFS and checkpointing techniques
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE DVFS; Checkpointing; Transient fault
AB This paper addresses the energy minimization issue when executing real-time applications that have stringent reliability and deadline requirements. To guarantee the satisfaction of the application's reliability and deadline requirements, checkpointing, Dynamic Voltage Frequency Scaling (DVFS) and backward fault recovery techniques are used. We formally prove that if using backward fault recovery, executing an application with a uniform frequency or neighboring frequencies if the desired frequency is not available, not only consumes the minimal energy but also results in the highest system reliability. Based on this theoretical conclusion, we develop a strategy that utilizes DVFS and checkpointing techniques to execute real-time applications so that not only the applications reliability and deadline requirements are guaranteed, but also the energy consumption for executing the applications is minimized. The developed strategy needs at most one execution frequency change during the execution of an application, hence, the execution overhead caused by frequency switching is small, which makes the strategy particularly useful for processors with a large frequency switching overhead. We empirically compare the developed real-time application execution strategy with recently published work. The experimental results show that, without sacrificing reliability and deadline satisfaction guarantees, the proposed approach can save up to 12% more energy when compared with other approaches. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Li, Zheng; Ren, Shangping] IIT, Chicago, IL 60616 USA.
   [Quan, Gang] Florida Int Univ, Miami, FL 33174 USA.
C3 Illinois Institute of Technology; State University System of Florida;
   Florida International University
RP Li, Z (corresponding author), IIT, Chicago, IL 60616 USA.
EM zli80@iit.edu; ren@iit.edu; gang.quan@fiu.edu
RI Ren, Shangping/B-5683-2019; Quan, Gang/JVZ-6756-2024
OI Quan, Gang/0000-0002-1007-4850
FU NSF [CAREER 0746643, CNS 1018731, CNS-0917021, CNS-1018108]; Direct For
   Computer & Info Scie & Enginr; Division Of Computer and Network Systems
   [1018108, 1018731] Funding Source: National Science Foundation
FX This work was supported, in part, by NSF CAREER 0746643, NSF CNS
   1018731, NSF CNS-0917021 and NSF CNS-1018108.
CR Aupy Guillaume, 2012, ENERGY AWARE SCHEDUL
   AYDIN H, P 27 IEEE INT REAL T
   Burd T.D., HICSS
   Castillo X., 1982, DERIVATION CALIBRATI
   Chandra Vikas, DFT
   Dakai Zhu, 2009, RELIABILITY AWARE EN
   Dick Robert P., CODES CASHE 98
   Ernst D., 2004, RAZOR CIRCUIT LEVEL
   Ishihara Tohru, ISLPED 98
   Iyer R.K., 1986, MEASUREMENT MODELING
   Jaberi N., 2012, OPEN QUESTION DEPEND
   Kim Kyong, LECT NOTES COMPUTER
   Kim W., 2008, P INT S HIGH PERF CO
   Lee H., 1999, P 6 INT C REAL TIM C
   Li Zheng, 2013, RELIABILITY GUARANTE
   Li Zheng, 2013, INT SYMP OBJECT COMP
   Maheshwari Atul, 2004, TRADING OFF TRANSIEN
   Punnekkat Sasikumar, IEEE INT WORKSH REAL
   Quming Zhou, IEEE ACM INT C COMP
   Rao R.R., 2007, COMPUTING SOFT ERROR
   Rizvandi N. B., 2012, CORR
   Rizvandi Nikzad Babaii, 2011, SOME OBSERVATIONS OP
   Shivakumar P., 2002, P INT C DEP SYST NET
   Unsal Osman S., ISLPED
   Zhang Bin, 7 INT S QUAL EL DES
   Zhao Baoxian, ICCAD
   Zhao Baoxian, DAC
   Zhao Baoxian, IEEE INT C COMP DES
   Zhu D., ICCAD, P20
   Zhu Dakai, P IEEE ACM INT C COM
   Zhu Dakai, 2011, RELIABILITY AWARE DY
   Ziegler J.F., 2004, Trends in Electronic Reliability - Effects of Terrestrial Cosmic Rays
   1986, FAULT TOLERANT COMPU, V1
NR 33
TC 16
Z9 16
U1 0
U2 8
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2015
VL 61
IS 2
BP 71
EP 81
DI 10.1016/j.sysarc.2014.12.002
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CE6RT
UT WOS:000351966500001
DA 2024-07-18
ER

PT J
AU Soumya, J
   Tiwary, S
   Chattopadhyay, S
AF Soumya, J.
   Tiwary, Srijan
   Chattopadhyay, Santanu
TI Area-performance trade-off in floorplan generation of
   Application-Specific Network-on-Chip with soft cores
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Communication cost; Application-Specific Network-on-Chip; Sequence pair;
   Particle Swarm Optimization
ID TOPOLOGY GENERATION; ALGORITHM; DESIGN; FLOW
AB Application-Specific Network-on-Chip (ASNoC) synthesis has found increasing significance in developing System-on-Chip (SoC) solutions for applications. This paper integrates various issues in the ASNoC synthesis process - availability of soft cores (with area and aspect ratio regulations), floorplanning for the whole NoC and determining router locations. Apart from attaching primary routers to the cores, it also introduces necessary extra secondary routers, so that the inter-router link length can be kept within a specified upper bound. A Particle Swarm Optimization (PSO) based formulation has been made to solve this integrated problem with a trade-off between the overall chip-area and the network communication overhead. Experimentation has been carried out with a set of well-known benchmarks. Apart from static communication cost, throughput, latency and energy consumption of the approach have been computed. The approach compares favourably with some recent approaches reported in the literature. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Soumya, J.; Tiwary, Srijan; Chattopadhyay, Santanu] Indian Inst Technol, Dept Elect & Elect Commun Engn, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Soumya, J (corresponding author), Indian Inst Technol, Dept Elect & Elect Commun Engn, Kharagpur 721302, W Bengal, India.
EM soumyaj@ece.iitkgp.ernetin; srizane@gmail.com;
   santanu@ece.iitkgp.ernet.in
OI Joshi, Soumya/0000-0003-2276-1698
FU Science and Engineering Research Board, Government of India
   [SB/53/EECE/058/2013]
FX This work is partially supported by Science and Engineering Research
   Board, Government of India (SB/53/EECE/058/2013, Dated 26/08/2013).
CR Ahonen T., 2004, Proceedings of the 2004 International Workshop on System Level Interconnect Prediction, P53
   [Anonymous], 2012 MED C EMB COMP
   [Anonymous], VLSI ISVLSI 2010 IEE
   [Anonymous], TECH REP
   [Anonymous], 2008, INT J HIGH PERFORMAN, DOI DOI 10.1504/IJHPSA.2008.021797
   [Anonymous], HSPICE REFERENCE GUI
   [Anonymous], COMM COMP SIGN PROC
   [Anonymous], AICT 2009 INT C APPL
   [Anonymous], INTEGRATION VLSI J
   [Anonymous], DES AUT TEST EUR C E
   [Anonymous], Q8WARE SYNTHESIS TOO
   [Anonymous], 2006, IEEE ACM INT C COMP
   [Anonymous], 2011 INT C MICR ICM
   [Anonymous], 2006, P DES AUT TEST EUR C
   [Anonymous], IEEE T VERY LARGE SC
   [Anonymous], 1995, 1995 IEEE INT C
   Ascia G, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P182
   Bertozzi D, 2005, IEEE T PARALL DISTR, V16, P113, DOI 10.1109/TPDS.2005.22
   Chan HaywardH., 2004, GLSVLSI '04-'Proceedings of the lJfth ACM Great Lakes symposium on VLSI, P282
   Chan Jeremy, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P265
   Chang KC, 2008, IET COMPUT DIGIT TEC, V2, P239, DOI 10.1049/iet-cdt:20070049
   Chen GL, 2010, SOFT COMPUT, V14, P1329, DOI 10.1007/s00500-009-0501-6
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   DEGLORIA A, 1994, IEEE T COMPUT AID D, V13, P694, DOI 10.1109/43.285242
   Dumitriu V, 2009, IEEE T VLSI SYST, V17, P1433, DOI 10.1109/TVLSI.2008.2004592
   Guoming Lai, 2010, 2010 IEEE International Conference on Intelligent Computing and Intelligent Systems (ICIS 2010), P554, DOI 10.1109/ICICISYS.2010.5658391
   Gwee BH, 1999, INTEGRATION, V28, P157, DOI 10.1016/S0167-9260(99)00015-2
   Handa K, 1995, 1995 IEEE INTERNATIONAL CONFERENCE ON EVOLUTIONARY COMPUTATION, VOLS 1 AND 2, P716, DOI 10.1109/ICEC.1995.487473
   Ho R, 2001, P IEEE, V89, P490, DOI 10.1109/5.920580
   Ho SY, 2004, IEEE T VLSI SYST, V12, P874, DOI [10.1109/TVLSI.2004.831464, 10.1109/tvlsi.2004.831464]
   Jalabert A, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P884
   Kakoee MR, 2009, IEEE INT SOC CONF, P379, DOI 10.1109/SOCCON.2009.5398016
   Khan G. N., 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P75, DOI 10.1109/NOCS.2012.16
   Kundu S, 2012, MICROPROCESS MICROSY, V36, P471, DOI 10.1016/j.micpro.2012.05.012
   Kwon S, 2011, INT SYM QUAL ELECT, P182
   Leary G, 2009, IEEE T VLSI SYST, V17, P674, DOI 10.1109/TVLSI.2008.2011205
   Luo Guilan, 2008, 2008 First International Conference on Intelligent Networks and Intelligent Systems (ICINIS), P89, DOI 10.1109/ICINIS.2008.100
   Morgan Ahmed A., 2008, Proceedings 3rd International Design and Test Workshop (IDT 2008), P33, DOI 10.1109/IDT.2008.4802460
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   Ogras UY, 2005, IEEE IC CAD, P246, DOI 10.1109/ICCAD.2005.1560072
   Ogras UY, 2005, DES AUT TEST EUROPE, P352, DOI 10.1109/DATE.2005.137
   Pinto A, 2003, PR IEEE COMP DESIGN, P146, DOI 10.1109/ICCD.2003.1240887
   Sahu PK, 2014, IEEE T VLSI SYST, V22, P300, DOI 10.1109/TVLSI.2013.2240708
   Sahu PK, 2013, J SYST ARCHITECT, V59, P60, DOI 10.1016/j.sysarc.2012.10.004
   Shan Yan, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P277
   Soumya J, 2013, J SYST ARCHITECT, V59, P361, DOI 10.1016/j.sysarc.2013.05.013
   Srinivasan K, 2005, IEEE IC CAD, P231, DOI 10.1109/ICCAD.2005.1560070
   Srinivasan K, 2005, ASIA S PACIF DES AUT, P489, DOI 10.1145/1120725.1120919
   Srinivasan K, 2006, IEEE T VLSI SYST, V14, P407, DOI 10.1109/TVLSI.2006.871762
   Stergiou S, 2005, DES AUT TEST EUROPE, P1188, DOI 10.1109/DATE.2005.1
   Sun TY, 2006, IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, P7
   Tang ML, 2007, IEEE T SYST MAN CY B, V37, P62, DOI 10.1109/TSMCB.2006.883268
   Tang ML, 2005, LECT NOTES COMPUT SC, V3449, P215
   Tosun S, 2012, IET COMPUT DIGIT TEC, V6, P318, DOI 10.1049/iet-cdt.2011.0080
   Varatkar GV, 2004, IEEE T VLSI SYST, V12, P108, DOI 10.1109/TVLSI.2003.820523
   Xiaoping Tang, 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P106, DOI 10.1109/DATE.2000.840024
   Yao B, 2003, ACM T DES AUTOMAT EL, V8, P55, DOI 10.1145/606603.606607
   Yu B, 2010, ASIA S PACIF DES AUT, P527
   Zhong Wei, 2011, QUALITY ELECT DESIGN, P1
NR 59
TC 10
Z9 10
U1 2
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2015
VL 61
IS 1
BP 1
EP 11
DI 10.1016/j.sysarc.2014.11.001
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AZ8SX
UT WOS:000348485900001
DA 2024-07-18
ER

PT J
AU Long, LB
   Liu, D
   Hu, JT
   Gu, SZ
   Zhuge, QF
   Sha, EHM
AF Long, Linbo
   Liu, Duo
   Hu, Jingtong
   Gu, Shouzhen
   Zhuge, Qingfeng
   Sha, Edwin H. -M.
TI A space allocation and reuse strategy for PCM-based embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Phase change memory; Wear-leveling; Endurance; Non-volatile memory;
   Embedded systems
ID PHASE-CHANGE MEMORY; MAIN MEMORY; HYBRID PRAM; CACHE; ARCHITECTURE;
   MANAGEMENT; ENDURANCE
AB Phase change memory (PCM) has emerged as a promising candidate to replace DRAM in embedded systems, due to its appealing properties, such as zero leakage power, scalability, shock-resistivity and high density. However, it can only sustain a limited number of write operations. On the other hand, as a program in embedded systems usually distributes write traffic in an extremely unbalanced way, which could further decrease PCM lifetime.
   In this paper, we propose a space-based wear leveling technique in software compiler level by exploiting the program-specific features. The basic idea is to extend frequently written variables into specific-sized arrays, and evenly distribute writes on allocated array. In such way, we can effectively distribute the write traffic of the program across the whole PCM chip. A space allocation and reuse (SAR) strategy and a polynomial-time algorithm are proposed to produce optimal and near-optimal space allocation, respectively, for achieving a balanced write distribution. The experimental results show our technique can greatly extend the lifetime of PCM-based embedded systems compared with the previous work, and achieve approximately 94% the theoretical maximum of lifetime. Compared with a baseline scheme without Wear-leveling mechanism, our technique introduces no more than 0.8% extra writes and 0.7% running overhead. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Long, Linbo; Liu, Duo; Gu, Shouzhen; Zhuge, Qingfeng; Sha, Edwin H. -M.] Chongqing Univ, Coll Comp Sci, Chongqing 630044, Peoples R China.
   [Long, Linbo; Liu, Duo; Gu, Shouzhen; Zhuge, Qingfeng; Sha, Edwin H. -M.] Chongqing Univ, Minist Educ, Key Lab Dependable Serv Comp Cyber Phys Soc, Chongqing 630044, Peoples R China.
   [Hu, Jingtong] Oklahoma State Univ, Sch Elect & Comp Engn, Stillwater, OK 74078 USA.
C3 Chongqing University; Chongqing University; Oklahoma State University
   System; Oklahoma State University - Stillwater
RP Liu, D (corresponding author), Chongqing Univ, Coll Comp Sci, Chongqing 630044, Peoples R China.
EM liuduo@cqu.edu.cn
OI Hu, Jingtong/0000-0003-4029-4034
FU National Natural Science Foundation of China [61309004, 61173014];
   National 863 Program [2013AA013202]; NSF [CNS-1015802]; Research Fund
   for the Doctoral Program of Higher Education of China [201301911 20030];
   Fundamental Research Funds for the Central Universities [CDJZR14185501];
    [cstc2012ggC40005];  [cstc2013jcyjA40025]
FX This work is partially supported by the National Natural Science
   Foundation of China (No. 61309004 and 61173014), National 863 Program
   (2013AA013202), NSF CNS-1015802, Research Fund for the Doctoral Program
   of Higher Education of China (201301911 20030), Chongqing
   cstc2012ggC40005 and cstc2013jcyjA40025, Fundamental Research Funds for
   the Central Universities (CDJZR14185501).
CR [Anonymous], 2010, 2010 IEEE 16 INT S H, DOI DOI 10.1109/HPCA.2010.5416650
   [Anonymous], 2012, 2012 INT JT C NEUR N, DOI DOI 10.1109/HPCA.2012.6169027
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Bock S, 2011, INT SYM PERFORM ANAL, P56, DOI 10.1109/ISPASS.2011.5762715
   Chang LP, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P187, DOI 10.1109/RTTAS.2002.1137393
   Chang YH, 2007, DES AUT CON, P212, DOI 10.1109/DAC.2007.375155
   Chang YH, 2010, IEEE T COMPUT, V59, P53, DOI 10.1109/TC.2009.134
   Chen CH, 2012, DES AUT CON, P453
   Chen YR, 2010, MIDWEST SYMP CIRCUIT, P1109, DOI 10.1109/MWSCAS.2010.5548848
   Dhiman G, 2009, DES AUT CON, P664
   Duo Liu, 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P357, DOI 10.1109/RTSS.2011.40
   Ferreira AP, 2010, DES AUT TEST EUROPE, P914
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hu JT, 2013, DES AUT TEST EUROPE, P599
   Hu JT, 2011, IEEE T COMPUT AID D, V30, P584, DOI 10.1109/TCAD.2010.2097307
   Hu JT, 2010, DES AUT CON, P350
   Hu Jingtong., 2011, Design, Automation Test in Europe Conference Exhibition (DATE), 2011, P1
   Lee BC, 2010, IEEE MICRO, V30, P131, DOI 10.1109/MM.2010.24
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Li H, 2010, MIDWEST SYMP CIRCUIT, P1, DOI 10.1109/MWSCAS.2010.5548590
   Liu D., 2013, 2012 17 AS S PAC DES, P279
   Liu TT, 2011, DES AUT CON, P405
   Park H, 2011, DES AUT CON, P59
   Qureshi Moinuddin K., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P14, DOI 10.1145/1669112.1669117
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Rodríguez-Rodríguez R, 2013, DES AUT TEST EUROPE, P93
   Seong NH, 2010, CONF PROC INT SYMP C, P383, DOI 10.1145/1816038.1816014
   Shao ZL, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P398, DOI 10.1109/ISVLSI.2012.81
   Shao ZL, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P380, DOI 10.1109/ISVLSI.2012.75
   Shi L., 2010, GLVLSI '10: Proceedings of the 20th ACM/IEEE Great Lakes Symposium on VLSI, 2010, P91
   Sun GY, 2009, INT S HIGH PERF COMP, P239, DOI 10.1109/HPCA.2009.4798259
   Tseng WC, 2010, IEEE INT CONF VLSI, P131, DOI 10.1109/VLSISOC.2010.5642609
   Wang TZ, 2013, ACM SIGPLAN NOTICES, V48, P91, DOI 10.1145/2499369.2465563
   Wang TZ, 2012, ASIA S PACIF DES AUT, P317, DOI 10.1109/ASPDAC.2012.6164966
   Wangyuan Zhang, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P2
   Xie YA, 2011, IEEE DES TEST COMPUT, V28, P44, DOI 10.1109/MDT.2011.20
   Xue C. J., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P325
   Zhang H, 2009, PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND NATURAL COMPUTING, VOL I, P262, DOI 10.1109/CINC.2009.108
   Zhang WY, 2009, INT CONFER PARA, P101, DOI 10.1109/PACT.2009.30
   Zhang YT, 2000, ACM SIGPLAN NOTICES, V35, P150, DOI 10.1145/384264.379235
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
   Zilberberg O, 2013, ACM COMPUT SURV, V45, DOI 10.1145/2480741.2480746
NR 42
TC 7
Z9 7
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2014
VL 60
IS 8
BP 655
EP 667
DI 10.1016/j.sysarc.2014.07.002
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AR5LT
UT WOS:000343626900004
DA 2024-07-18
ER

PT J
AU Chefi, A
   Soudani, A
   Sicard, G
AF Chefi, Ahmed
   Soudani, Adel
   Sicard, Gilles
TI Contribution to the design of a CMOS image sensor with low-complexity
   video compression for wireless sensor networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE CMOS imagers; Video compression; Wireless sensor networks; Low power
AB Demand for low-power sensing devices with integrated image processing capabilities is increasing, especially for resource-constrained systems such as WSNs. CMOS technology enables the integration of image sensing and image processing, which improves the overall system performance. The aim of this paper is to present and evaluate a smart image sensor integrating a user-driven video compression scheme designed to respect the energy constraints of image processing and transmission over WSNs. The interest of our solution is twofold. First, compression settings can be changed at run time depending on video characteristics. Second, compression is applied only on blocks that change significantly over time. This paper presents in details the internal hardware architecture of the proposed system and describes its performance, with relevant comparisons to some related works. Crown Copyright (C) 2013 Published by Elsevier B.V. All rights reserved.
C1 [Chefi, Ahmed; Sicard, Gilles] UJF, Grenoble INP, CNRS, TIMA Lab, F-38031 Grenoble, France.
   [Chefi, Ahmed] Sci Fac Monastir, Elect & Microelect Lab, Monastir 5019, Tunisia.
   [Soudani, Adel] King Saud Univ, Coll Comp & Informat Sci, Riyadh 11451, Saudi Arabia.
C3 Communaute Universite Grenoble Alpes; Institut National Polytechnique de
   Grenoble; Universite Grenoble Alpes (UGA); Centre National de la
   Recherche Scientifique (CNRS); Universite de Monastir; King Saud
   University
RP Chefi, A (corresponding author), UJF, Grenoble INP, CNRS, TIMA Lab, 46 Ave Felix Viallet, F-38031 Grenoble, France.
EM Ahmed.Chefi@imag.fr; asoudani@ksu.edu.sa; Gilles.Sicard@imag.fr
FU Research Center of the College of Computer and Information Sciences -
   King Saud University
FX This work is supported by the Research Center of the College of Computer
   and Information Sciences - King Saud University
CR Ahmad JJ, 2009, 2009 43RD ANNUAL CONFERENCE ON INFORMATION SCIENCES AND SYSTEMS, VOLS 1 AND 2, P629, DOI 10.1109/CISS.2009.5054795
   Aizawa K., 1996, IAPR WORKSH MACH VIS, P418
   Akyildiz IF, 2007, COMPUT NETW, V51, P921, DOI 10.1016/j.comnet.2006.10.002
   Amhaz H., 2011, 2011 18th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2011), P472, DOI 10.1109/ICECS.2011.6122315
   Amhaz H., 2010, Proceedings of the 2010 17th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2010), P311, DOI 10.1109/ICECS.2010.5724515
   Bandyopadhyay A, 2005, IEEE INT SYMP CIRC S, P5318, DOI 10.1109/ISCAS.2005.1465836
   Barr K, 2003, PROCEEDINGS OF MOBISYS 2003, P231, DOI 10.1145/1066116.1066123
   Cao Zhi-Yan, 2008, P INT C INF TECHN CO, V2, P740
   Chang HC, 2002, IEEE T CIRC SYST VID, V12, P741, DOI 10.1109/TCSVT.2002.803221
   Chen SS, 2011, IEEE T VLSI SYST, V19, P538, DOI 10.1109/TVLSI.2009.2038388
   Chi YM, 2008, IEEE INT SYMP CIRC S, P1862, DOI 10.1109/ISCAS.2008.4541804
   Culurciello E, 2006, ANALOG INTEGR CIRC S, V49, P39, DOI 10.1007/s10470-006-8737-x
   Duran-Faundez C, 2011, SIGNAL PROCESS-IMAGE, V26, P466, DOI 10.1016/j.image.2011.07.005
   El Gamal Abbas, 1999, P SPIE EL IM 99, P12
   Hill J, 2000, ACM SIGPLAN NOTICES, V35, P93, DOI 10.1145/384264.379006
   Hong CS, 2002, P SOC PHOTO-OPT INS, V4669, P125, DOI 10.1117/12.463419
   Kaddachi ML, 2012, COMPUT STAND INTER, V34, P14, DOI 10.1016/j.csi.2011.04.001
   Karl H, 2005, PROTOCOLS AND ARCHITECTURES FOR WIRELESS SENSOR NETWORKS, P59
   Katayama Y, 1999, J VLSI SIG PROCESS S, V22, P59, DOI 10.1023/A:1008173803054
   Kawahito S, 1997, IEEE J SOLID-ST CIRC, V32, P2030, DOI 10.1109/4.643661
   Kemeny SE, 1997, IEEE T CIRC SYST VID, V7, P575, DOI 10.1109/76.611169
   KOO BT, 2003, 5 INT C ASIC 2003 P, V2, P934
   Lee DU, 2007, PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P216, DOI 10.1109/IPSN.2007.4379681
   Lin ZQ, 2008, IEEE T CIRCUITS-I, V55, P2561, DOI 10.1109/TCSI.2008.920094
   Lin ZQ, 2008, IEEE INT SYMP CIRC S, P2134, DOI 10.1109/ISCAS.2008.4541872
   Lu Q, 2008, COMPUT NETW, V52, P2594, DOI 10.1016/j.comnet.2008.05.006
   Luo Q, 2002, 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, P325
   Marpe Detlev, 2003, P SPIE C WAV APPL IN, P9
   Mendis SK, 1997, IEEE J SOLID-ST CIRC, V32, P187, DOI 10.1109/4.551910
   Nilchi A, 2009, IEEE J SOLID-ST CIRC, V44, P1829, DOI 10.1109/JSSC.2009.2016693
   Ohta J, 2008, OPT SCI ENG-CRC, V129, P1
   Olyaei A., 2005, 2005 48th IEEE International Midwest Symposium on Circuits and Systems (IEEE Cat. No. 05CH37691), P1267
   Ooi Y, 1997, INT CONF ACOUST SPEE, P599, DOI 10.1109/ICASSP.1997.599839
   SHAPIRO JM, 1993, IEEE T SIGNAL PROCES, V41, P3445, DOI 10.1109/78.258085
   Shnayder V., 2004, Proceedings of the 2nd international conference on Embedded Networked Sensor Systems SenSys04, P188, DOI DOI 10.1145/1031495.1031518
   Srisooksai T, 2012, J NETW COMPUT APPL, V35, P37, DOI 10.1016/j.jnca.2011.03.001
   Tan EJ, 2007, IEEE INT SYMP CIRC S, P2395, DOI 10.1109/ISCAS.2007.377942
   Thyagarajan KS, 2011, STILL IMAGE AND VIDEO COMPRESSION WITH MATLAB, P1
   Ya JH, 2004, 2004 INTERNATIONAL CONFERENCE ON COMMUNICATION, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, P805, DOI 10.1109/ICCCAS.2004.1346303
   Zarandy Akos, 2011, FOCAL PLANE SENSOR P, P320
   Zhang ML, 2010, J SENSORS, V2010, DOI 10.1155/2010/920693
   Zhou ZM, 1997, IEEE T ELECTRON DEV, V44, P1759, DOI 10.1109/16.628833
NR 42
TC 7
Z9 7
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 818
EP 825
DI 10.1016/j.sysarc.2013.07.010
PN A
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295AW
UT WOS:000330090000002
DA 2024-07-18
ER

PT J
AU Duan, LT
   Guo, B
   Shen, Y
   Wang, Y
   Zhang, WL
AF Duan, Lin-Tao
   Guo, Bing
   Shen, Yan
   Wang, Yi
   Zhang, Wen-Li
TI Energy analysis and prediction for applications on smartphones
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Battery energy; Energy model; Energy monitor; Smartphones
ID MOBILE CONSUMER DEVICES
AB A rich variety of applications are deployed on mobile devices, such as smartphones, and most of them consume huge battery energy during the execution. Unfortunately, it's hard to obtain the application energy consumption for the end user based on professional measurement devices. Therefore, it is crucial to model the energy consumption of applications to easily understand the application power behavior for end users without external tools. In this paper, a time energy model (TEM) is proposed, which is a regression model to estimate the application energy consumption on real mobile devices. Compared with the component energy model (CEM), TEM uses a time variable to characterize and contain a variety of mobile devices' properties, such as power consumption and performance, to simply, rapidly and accurately estimate the mobile devices' energy consumption during application execution. Based on our TEM, the execution time of an application can be easily measured and obtained as well. To demonstrate the effectiveness and accuracy of TEM, the energy consumptions of three applications are measured by our energy monitor, PowerTutor and a HOIKI 3334 power meter, respectively. The experiment results show that, on average, our TEM can achieve a 1.30% error rate compared to CEM, a 2.88% error rate compared to PowerTutor and a 8.98% error rate compared to HOIKI 3334. Therefore, TEM can help end users rapidly and conveniently predict the applications energy consumption. (C) 2013 Elsevier BM. All rights reserved.
C1 [Duan, Lin-Tao; Guo, Bing; Wang, Yi; Zhang, Wen-Li] Sichuan Univ, Sch Comp Sci, Chengdu 610065, Peoples R China.
   [Duan, Lin-Tao] Chengdu Univ, Sch Informat Sci & Technol, Chengdu 610106, Peoples R China.
   [Duan, Lin-Tao] Chengdu Univ, Key Lab Pattern Recognit & Intelligent Informat P, Chengdu 610106, Peoples R China.
   [Shen, Yan] Chengdu Univ Informat Technol, Sch Control Engn, Chengdu 610225, Peoples R China.
C3 Sichuan University; Chengdu University; Chengdu University; Chengdu
   University of Information Technology
RP Guo, B (corresponding author), Sichuan Univ, Sch Comp Sci, Chengdu 610065, Peoples R China.
EM guobing@scu.edu.cn
RI Wang, Yiting/GQZ-0946-2022
FU National Natural Science Foundation of China [61272104, 61073045,
   61332001]; Sichuan Science Fund for Distinguished Young Scholars
   [2010JQ0011]; Fund from State Key Laboratory of Computer Architecture,
   Institute of Computing Technology, Chinese Academy of Sciences
   [ICT-ARCH2010003]; Natural Science Younger Foundation of Chengdu
   University [2010XJZ25]; Natural Science Foundation of Department of
   Education, Sichuan Province, China [10ZB146]
FX This research is supported by National Natural Science Foundation of
   China (No. 61272104, No. 61073045 and No. 61332001); Sichuan Science
   Fund for Distinguished Young Scholars (No. 2010JQ0011); the Fund from
   State Key Laboratory of Computer Architecture, Institute of Computing
   Technology, Chinese Academy of Sciences under Grant No. ICT-ARCH2010003;
   Natural Science Younger Foundation of Chengdu University (No. 2010XJZ25)
   and Natural Science Foundation of Department of Education, Sichuan
   Province, China (No. 10ZB146).
CR [Anonymous], 2010, P USENIX ANN TECH C
   [Anonymous], IEEE WIREL COMMUN
   [Anonymous], 2004, INTRO MACHINE LEARNI
   [Anonymous], 2010, P 10 ACM SIGCOMM C I
   Balasubramanian N, 2009, IMC'09: PROCEEDINGS OF THE 2009 ACM SIGCOMM INTERNET MEASUREMENT CONFERENCE, P280
   Cignetti T., 2000, P ACM INT WORKSH MOD, P96
   Dong M, 2012, IEEE T MOBILE COMPUT, V11, P724, DOI 10.1109/TMC.2012.40
   Dong Mian., 2011, Proceedings of the 9th international conference on Mobile systems, applications, and services, MobiSys '11, P335, DOI DOI 10.1145/1999995.2000027
   He A, 2010, IEEE T CONSUM ELECTR, V56, P1814, DOI 10.1109/TCE.2010.5606331
   Jung W, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P353
   Kennedy M, 2011, GREEN IT: TECHNOLOGIES AND APPLICATIONS, P173
   Kim M, 2012, IEEE T CONSUM ELECTR, V58, P333, DOI 10.1109/TCE.2012.6227431
   Kim S, 2009, IEEE T CONSUM ELECTR, V55, P376, DOI 10.1109/TCE.2009.5174397
   Lim SH, 2011, IEEE T CONSUM ELECTR, V57, P1637, DOI 10.1109/TCE.2011.6131136
   Liu XT, 2008, IEEE T MOBILE COMPUT, V7, P995, DOI 10.1109/TMC.2007.70767
   Pathak Abhijit D., 2012, Proceedings of the PCIM ASIA 2012. International Conference and Exhibition for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, P29
   Pathak A, 2011, EUROSYS 11: PROCEEDINGS OF THE EUROSYS 2011 CONFERENCE, P153
   Shye Alex, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P168, DOI 10.1145/1669112.1669135
   Sonnenscbein M., 2009, WHY GO GREEN SUSTAIN
   Zhang L, 2010, PROCEEDINGS OF 2010 INTERNATIONAL CONFERENCE ON PUBLIC ADMINISTRATION (6TH), VOL II, P105, DOI 10.1145/1878961.1878982
   Zhang M., 2011, P 10 ACM WORKSH HOT, P1
NR 21
TC 18
Z9 18
U1 0
U2 5
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1375
EP 1382
DI 10.1016/j.sysarc.2013.08.011
PN D
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 296QZ
UT WOS:000330201800020
DA 2024-07-18
ER

PT J
AU Schneider, R
   Goswami, D
   Masrur, A
   Becker, M
   Chakraborty, S
AF Schneider, Reinhard
   Goswami, Dip
   Masrur, Alejandro
   Becker, Martin
   Chakraborty, Samarjit
TI Multi-layered scheduling of mixed-criticality cyber-physical systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Scheduling; Cyber-physical systems; Mixed-criticality systems; Real-time
   systems
AB In this paper, we deal with the schedule synthesis problem of mixed-criticality cyber-physical systems (MCCPS), which are composed of hard real-time tasks and feedback control tasks. The real-time tasks are associated with deadlines that must always be satisfied whereas feedback control tasks are characterized by their Quality of Control (QoC) which needs to be optimized. A straight-forward approach to the above scheduling problem is to translate the QoC requirements into deadline constraints and then, to apply traditional real-time scheduling techniques such as Deadline Monotonic (DM). In this work, we show that such scheduling leads to overly conservative results and hence is not efficient in the above context. On the other hand, methods from the mixed-criticality systems (MC) literature mainly focus on tasks with different criticality levels and certification issues. However, in MCCPS, the tasks may not be fully characterized by only criticality levels, but they may further be classified according to their criticality types, e.g., deadline-critical real-time tasks and QoC-critical feedback control tasks. On the contrary to traditional deadline-driven scheduling, scheduling MCCPS requires to integrate both, deadline-driven and QoC-driven techniques which gives rise to a challenging scheduling problem. In this paper, we present a multi-layered schedule synthesis scheme for MCCPS that aims to jointly schedule deadline-critical, and QoC-critical tasks at different scheduling layers. Our scheduling framework (i) integrates a number of QoC-oriented metrics to capture the QoC requirements in the schedule synthesis (ii) uses arrival curves from real-time calculus which allow a general characterization of task triggering patterns compared to simple task models such as periodic or sporadic, and (iii) has pseudo-polynomial complexity. Finally, we show the applicability of our scheduling scheme by a number of experiments. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Schneider, Reinhard; Becker, Martin; Chakraborty, Samarjit] Tech Univ Munich, Inst Real Time Comp Syst, Munich, Germany.
   [Goswami, Dip] TU Eindhoven, Dept Elect Engn, Eindhoven, Netherlands.
   [Masrur, Alejandro] TU Chemnitz, Dept Comp Sci, Chemnitz, Germany.
C3 Technical University of Munich; Eindhoven University of Technology;
   Technische Universitat Chemnitz
RP Schneider, R (corresponding author), Tech Univ Munich, Inst Real Time Comp Syst, Munich, Germany.
EM reinhard.schneider@rcs.ei.tum.de
RI Chakraborty, Samarjit/AAU-9569-2020
OI Chakraborty, Samarjit/0000-0002-0503-6235
CR [Anonymous], ACC
   [Anonymous], ICEELI
   [Anonymous], RTSS
   [Anonymous], DATE
   [Anonymous], EMSOFT
   [Anonymous], ISORC
   [Anonymous], ESA
   [Anonymous], 2007, RTSS
   [Anonymous], RTAS
   [Anonymous], 2003, DATE
   [Anonymous], EUR WORKSH REAL TIM
   [Anonymous], 2008, CDC
   [Anonymous], ICCPS
   [Anonymous], 2010, RTAS
   [Anonymous], DATE
   [Anonymous], CDC
   [Anonymous], FLEXIBLE STATIC SCHE
   [Anonymous], SYSTEM SAFETY
   [Anonymous], 2011, RTSS
   [Anonymous], RTSS
   [Anonymous], RTSS
   [Anonymous], FDL
   [Anonymous], RTSS
   [Anonymous], ASP DAC
   [Anonymous], RTSS
   [Anonymous], RTSS
   [Anonymous], SIES
   [Anonymous], ICDCS
   Davis R.I., 1993, RTSS
   Dorf R.C., 2001, Modern Control Systems, V9th
   GHAZALIE TM, 1995, REAL-TIME SYST, V9, P31, DOI 10.1007/BF01094172
   Kirsch C.M., 2012, Advances in Real-Time Systems (to Georg Farber on the occasion of his appointment as Professor Emeritus at TU Munchen after leading the Lehrstuhl fur Realzeit-Computersysteme for 34 illustrious years, P103
   Le Boudec J.-Y., 2001, LNCS, V2050
   Lee E. A., 2008, ISORC
   Lehoczky JohnP., 1987, RTSS
   LEUNG JYT, 1982, PERFORM EVALUATION, V2, P237, DOI 10.1016/0166-5316(82)90024-4
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Majumdar Rupak, 2011, EMSOFT
   Obermaisser R, 2009, IEEE T COMPUT AID D, V28, P956, DOI 10.1109/TCAD.2009.2014005
   Sprunt B., 1989, Real-Time Systems, V1, P27, DOI 10.1007/BF02341920
   STROSNIDER JK, 1995, IEEE T COMPUT, V44, P73, DOI 10.1109/12.368008
   Wu YF, 2010, IEEE T IND INFORM, V6, P610, DOI 10.1109/TII.2010.2053378
   Zhou K, 1996, ROBUST OPTIMAL CONTR
NR 43
TC 28
Z9 30
U1 0
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1215
EP 1230
DI 10.1016/j.sysarc.2013.09.003
PN D
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 296QZ
UT WOS:000330201800009
DA 2024-07-18
ER

PT J
AU Park, J
   Lee, HC
   Lee, MJ
AF Park, Jongmoon
   Lee, Hong-Chang
   Lee, Myung-Joon
TI JCOOLS: A toolkit for generating context-aware applications with JCAF
   and DROOLS
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Context awareness; Inference engine; JCAF; DROOLS; JCOOLS
AB We present a toolkit named JCOOLS that effectively generates context-aware applications in a ubiquitous environment. With JCOOLS, developers can define contexts and actions as context rules according to the change of context information. Based on the predefined context rules and the underlying DROOLS inference engine, JCOOLS generates responding actions that would execute in the associated end-user applications. In addition, to facilitate the development and deployment of context-aware applications, JCOOLS generates abstract program codes based on the context information for JCAF. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Park, Jongmoon; Lee, Hong-Chang; Lee, Myung-Joon] Univ Ulsan, Sch Elect Engn, Ulsan 680749, South Korea.
C3 University of Ulsan
RP Lee, MJ (corresponding author), Univ Ulsan, Mugeo2 I Dong, Ulsan 680749, South Korea.
EM monster28g@gmail.com; myhyunii@mail.ulsan.ac.kr; mjlee@ulsan.ac.kr
FU University of Ulsan
FX This work was supported by the 2013 Research Fund of University of
   Ulsan.
CR Abowd Gregory D., 1979, P 1 INT S HANDH UB C, P304
   [Anonymous], J CONVERG
   [Anonymous], J CONVERGENCE
   Baldauf M, 2007, INT J AD HOC UBIQ CO, V2, P263, DOI 10.1504/IJAHUC.2007.014070
   Bardram JE, 2005, LECT NOTES COMPUT SC, V3468, P98
   Dey AK, 2001, HUM-COMPUT INTERACT, V16, P97, DOI 10.1207/S15327051HCI16234_02
   FAHY P, 2004, MOB SYST APPL SERV M, P304
   Gu T, 2004, VTC2004-SPRING: 2004 IEEE 59TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-5, PROCEEDINGS, P2656
   Henricksen K, 2006, PERVASIVE MOB COMPUT, V2, P37, DOI 10.1016/j.pmcj.2005.07.003
   Luo HL, 2011, HUM-CENT COMPUT INFO, V1, DOI 10.1186/2192-1962-1-5
   Miraoui M., 2008, UBIQUITOUS COMPUT CO, P68
   Salaja Silas, 2012, HUMAN CENTRIC COMPUT, V2, P1
   Schilit B., 1994, 1994 1 WORKSHOP MOBI, P85, DOI [DOI 10.1109/WMCSA.1994.16, 10.1109/WMCSA.1994.16]
   Truong HL, 2009, INT J WEB INF SYST, V5, P5, DOI 10.1108/17440080910947295
   Xiuguo Zhang, 2012, International Journal of Wireless and Mobile Computing, V5, P184, DOI 10.1504/IJWMC.2012.046785
NR 15
TC 4
Z9 4
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2013
VL 59
IS 9
SI SI
BP 759
EP 766
DI 10.1016/j.sysarc.2013.03.015
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 246SD
UT WOS:000326558500010
DA 2024-07-18
ER

PT J
AU Minakov, I
   Passerone, R
AF Minakov, Ivan
   Passerone, Roberto
TI PASES: An energy-aware design space exploration framework for wireless
   sensor networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded systems; Design space exploration; Wireless sensor networks;
   Platform based design; Energy aware
AB Energy consumption is one of the most constraining requirements for the development and implementation of wireless sensor networks. Many design aspects affect energy consumption, ranging from the hardware components, operations of the sensors, the communication protocols, the application algorithms, and the application duty cycle. A full design space exploration solution is therefore required to estimate the contribution to energy consumption of all of these factors, and significantly decrease the effort and time spent to choose the right architecture that fits best to a particular application. In this paper we present a flexible and extensible simulation and design space exploration framework called "PASES" for accurate power consumption analysis of wireless sensor networks. PASES performs both performance and energy analysis, including the application, the communication and the platform layers, providing an extensible and customizable environment. The framework assists the designers in the selection of an optimal hardware solution and software implementation for the specific project of interest ranging from standalone to large scale networked systems. Experimental and simulation results demonstrate the framework accuracy and utility. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Minakov, Ivan; Passerone, Roberto] Univ Trento, Dipartimento Ingn & Sci Informaz, Povo, TN, Italy.
C3 University of Trento
RP Passerone, R (corresponding author), Univ Trento, Dipartimento Ingn & Sci Informaz, Via Sommar 5, Povo, TN, Italy.
EM roberto.passerone@unitn.it
RI Passerone, Roberto/B-5272-2015
OI Passerone, Roberto/0000-0001-6315-1023
CR [Anonymous], P 12 ANN POSTGRADUAT
   Boulis A, 2007, SENSYS'07: PROCEEDINGS OF THE 5TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P407
   Carloni L. P., 2002, ESSDERC 2002. Proceedings of the 32nd European Solid-State Device Research Conference, P19
   Dam T., 2003, the 1st International Conference on Embedded Networked Sensor Systems, P171, DOI DOI 10.1145/958491.958512
   Densmore D, 2006, IEEE DES TEST COMPUT, V23, P359, DOI 10.1109/MDT.2006.112
   Fraboulet A, 2007, PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P176, DOI 10.1109/IPSN.2007.4379677
   Fummi F, 2008, 2008 FORUM ON SPECIFICATION, VERIFICATION AND DESIGN LANGUAGES, P73
   Ghenassia Frank., 2006, TRANSACTION LEVEL MO
   Gutierrez Jose A., 2004, TECHNICAL REPORT
   Henderson Thomas R., 2008, P ACM SIGCOMM08 SEAT
   Jongerden MR, 2009, IET SOFTW, V3, P445, DOI 10.1049/iet-sen.2009.0001
   Kopke Andreas., 2008, Proceedings of the 1st international conference on Simulation tools and tech- niques for communications, networks and systems workshops, P71, DOI DOI 10.4108/ICST.SIMUTOOLS2008.3031
   Landsiedel O, 2005, Second IEEE Workshop on Embedded Networked Sensors, P37, DOI 10.1109/EMNETS.2005.1469097
   Levis P., 2003, SENSYS 03, P126, DOI DOI 10.1145/958491.958506
   Memsic Inc, MICAZ MICA2 WIR MEAS
   Panigrahi D., 2001, P 14 INT C VLSI DES
   Perkins CE, 1999, WMCSA '99, SECOND IEEE WORKSHOP ON MOBILE COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P90, DOI 10.1109/MCSA.1999.749281
   Perla E, 2008, PM2HW2N'08: PROCEEDINGS OF THE THIRD ACM INTERNATIONAL WORKSHOP ON PERFORMANCE MONITORING, MEASUREMENT, AND EVALUATION OF HETEROGENEOUS WIRELESS AND WIRED NETWORKS, P35, DOI 10.1145/1454630.1454636
   Pinto A, 2006, ACM T DES AUTOMAT EL, V11, P537, DOI 10.1145/1142980.1142982
   Polastre J., 2004, SenSys '04, P95, DOI [DOI 10.1145/1031495.1031508, 10.1145/1031495.1031508]
   Polley J, 2004, 2004 FIRST ANNUAL IEEE COMMUNICATIONS SOCIETY CONFERENCE ON SENSOR AND AD HOC COMMUNICATIONS AND NETWORKS, P145, DOI 10.1109/SAHCN.2004.1381912
   San Jose CA, 2011, 802154 IEEE ATM CORP
   Texas Instruments, 2011, MSP430X1XX FAM US GU
   Titzer BL, 2005, 2005 Fourth International Symposium on Information Processing in Sensor Networks, P477
   Tremblay O, 2007, 2007 IEEE VEHICLE POWER AND PROPULSION CONFERENCE, VOLS 1 AND 2, P284
   Weber D, 2007, IEEE INTL CONF IND I, P335, DOI 10.1109/INDIN.2007.4384779
   Ye W, 2002, IEEE INFOCOM SER, P1567, DOI 10.1109/INFCOM.2002.1019408
   Younis M, 2002, MASCOTS 2002: 10TH IEEE INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATIONS SYSTEMS, PROCEEDINGS, P129, DOI 10.1109/MASCOT.2002.1167069
NR 28
TC 26
Z9 31
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2013
VL 59
IS 8
SI SI
BP 626
EP 642
DI 10.1016/j.sysarc.2013.05.020
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 212PK
UT WOS:000323995100006
DA 2024-07-18
ER

PT J
AU Sallai, J
   Hedgecock, W
   Volgyesi, P
   Nadas, A
   Balogh, G
   Ledeczi, A
AF Sallai, Janos
   Hedgecock, Will
   Volgyesi, Peter
   Nadas, Andras
   Balogh, Gyorgy
   Ledeczi, Akos
TI Weapon classification and shooter localization using distributed
   multichannel acoustic sensors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Sensor networks; Data fusion; Acoustic source localization; Weapon
   classification; Caliber estimation
AB A wireless sensor network-based wearable countersniper system prototype is presented. The sensor board is connected to a small helmet-mounted microphone array that uses time of arrival (ToA) estimates of the ballistic shockwave and the muzzle blast to compute the angle of arrival (AoA) of both acoustic events. A low-power radio is used to form an ad-hoc multihop network that shares the detections among the nodes. Utilizing all available ToA and AoA data, a novel sensor fusion algorithm then estimates the shooter position, bullet trajectory, miss distance, caliber, and weapon type. A single sensor relying only on its own detections is able determine the shooter position when both the shockwave and the muzzle blast are detected by at least three microphones each. Even with just one shockwave and one muzzle blast detection, the miss distance and range can be accurately estimated by a single sensor. The system has been tested multiple times at the US Army Aberdeen Test Center and the Nashville Police Academy. The demonstrated performance is 1-degree trajectory precision, over 95% caliber estimation accuracy, and close to 100% weapon estimation accuracy for 4 out of the 6 guns tested. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Sallai, Janos; Hedgecock, Will; Volgyesi, Peter; Nadas, Andras; Balogh, Gyorgy; Ledeczi, Akos] Vanderbilt Univ, Inst Software Integrated Syst, Nashville, TN 37203 USA.
   [Ledeczi, Akos] Vanderbilt Univ, Dept Elect Engn & Comp Sci, Nashville, TN USA.
C3 Vanderbilt University; Vanderbilt University
RP Ledeczi, A (corresponding author), Vanderbilt Univ, Inst Software Integrated Syst, Nashville, TN 37203 USA.
EM janos.sallai@vanderbilt.edu; rhedgecock@isis.vanderbilt.edu;
   peter.volgyesi@vanderbilt.edu; nadand@isis.vanderbilt.edu;
   bogyom@isis.vanderbilt.edu; akos.ledeczi@vanderbilt.edu
OI Hedgecock, Will/0000-0002-8776-8746; Ledeczi, Akos/0000-0003-2876-585X
FU Darpa IpTO ASSIST; US Navy [STTR N06-T004]; Puritan Research
   Corporation; ARO MURI [W911NF-06-1-0076]
FX The Darpa IpTO ASSIST program, the US Navy through STTR N06-T004,
   Puritan Research Corporation and ARO MURI Grant W911NF-06-1-0076 have
   supported this research. We'd like to express our gratitude to Brian A.
   Weiss, Craig Schlenoff and the US Army Aberdeen Test Center who carried
   out the independent evaluation of the system. We are also grateful to
   Miklos Maroti, Gyula Simon, Branislav Kusy, Bela Feher, Sebestyen Dora,
   Ken Pence, Ted Bapty, Jason Scott, Christopher Nash, Dan Siewiorek and
   the Nashville Police Academy for their comments and contributions.
CR [Anonymous], BOOM WARR COUNT SYST
   [Anonymous], EARS GUNSHOT LOCALIZ
   [Anonymous], TINYOS HARDW PLATF
   [Anonymous], CROSSBOW MICAZ MPR24
   Chacón-Rodríguez A, 2011, IEEE T CIRCUITS-I, V58, P363, DOI 10.1109/TCSI.2010.2072052
   Damarla T, 2010, IEEE SENS J, V10, P1469, DOI 10.1109/JSEN.2010.2045496
   Danicki E., 2005, Archives of Acoustics, V30, P233
   Duckworth GL, 1999, P SOC PHOTO-OPT INS, V3577, P210, DOI 10.1117/12.336972
   Fansler KS, 1998, SHOCK VIB, V5, P1
   GAY D, 2003, P PROGR LANG DES IMP
   Kusy B., 2006, INF PROC SENS NETW I
   Lédeczi A, 2005, ACM T SENSOR NETWORK, V1
   Lindgren D, 2010, EURASIP J ADV SIG PR, DOI 10.1155/2010/690732
   Maróti M, 2004, LECT NOTES COMPUT SC, V3231, P99
   Sadler BM, 1998, J ACOUST SOC AM, V104, P955, DOI 10.1121/1.423312
   Sallai J., 2006, 3 EUR WORKSH WIR SEN
   Simon Gyula., 2004, SENSYS 04, P1, DOI [DOI 10.1145/1031495.1031497, 10.1145/1031495.1031497]
   Stoughton R, 1997, J ACOUST SOC AM, V102, P781, DOI 10.1121/1.419904
   Volgyesi P., 2007, 5 INT C MOB SYST APP
   Weiss B.A., 2006, PERF METR INT SYST W
   WHITHAM GB, 1952, COMMUN PUR APPL MATH, V5, P301, DOI 10.1002/cpa.3160050305
NR 21
TC 36
Z9 43
U1 0
U2 20
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2011
VL 57
IS 10
SI SI
BP 869
EP 885
DI 10.1016/j.sysarc.2011.04.003
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 877PM
UT WOS:000299194400002
DA 2024-07-18
ER

PT J
AU Ouni, B
   Ayadi, R
   Mtibaa, A
AF Ouni, Bouraoui
   Ayadi, Ramzi
   Mtibaa, Abdellatif
TI Temporal partitioning of data flow graph for dynamically reconfigurable
   architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Temporal partitioning; Reconfigurable architecture; FPGA-engineering;
   VLSI applications; Algorithm; Data flow graph
AB In this paper, we present a novel temporal partitioning algorithm that temporally partitions a data flow graph on reconfigurable system. Our algorithm can be used to resolve the temporal partitioning problem at the behaviour level. Our algorithm optimizes the whole latency of the design; this aim can be reached by minimizing the latency of the graph and the number of partitions at the same time. Consequently, our algorithm starts by the lowest possible number of partitions; and next it uses the eigenvectors of the graph to find the best schedule of nodes that minimizes the latency of the graph. The proposed methodology was tested on several examples on reconfigurable architecture based on Xilinx Vertex-II XC2V1000 FPGA device. The results show significant reduction in the design latency compared to famous related algorithms used in this field. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Ouni, Bouraoui; Ayadi, Ramzi; Mtibaa, Abdellatif] Fac Sci, Lab Elect & Microelect, Monastir 5000, Tunisia.
C3 Universite de Monastir
RP Ouni, B (corresponding author), Fac Sci, Lab Elect & Microelect, Monastir 5000, Tunisia.
EM bouraoui_ouni@yahoo.fr
OI MTIBAA, Abdellatif/0000-0001-5180-9975
CR ABDELLATIF M, 2007, COMPUTERS ELECT ENG, V33, P285
   Cardoso JMP, 2003, IEEE T COMPUT, V52, P1362, DOI 10.1109/TC.2003.1234532
   CARDOSO JMP, 1999, 10 INT C VER LARG SC, P485
   Gleich D., 2005, HIERARCHICAL DIRECTE
   JEONG B, 1999, THESIS SEOUL NATL U
   Jiang Yun-Chuan, 2007, IEEE T VERY LARGE SC, V15
   KAUL K, 1998, INT C PAR ARCH COMP, P22
   KAUL K, INT REC ARCH WORKSH, P606
   LIU H, 1998, IEEE T COMPUTER AIDE, V17
   Liu HQ, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P497, DOI 10.1109/ICCAD.1998.742958
   Mak WK, 2003, IEEE T COMPUT AID D, V22, P952, DOI 10.1109/TCAD.2003.814237
   MOHAR B, 1990, CZECH MATH J, V40, P343
   OUNI B, 2005, DESIGN AUTOMATION EM, V9, P177
   OUNI B, 2008, J ENG APPL SCI
   OUNI B, 2009, INT J COMPUTER SCI E
   TRIMBERGER S, 1998, P ACM INT S FIELD PR, P53
   Wu GM, 2001, IEEE T COMPUT AID D, V20, P1266, DOI 10.1109/43.952745
NR 17
TC 5
Z9 8
U1 1
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2011
VL 57
IS 8
BP 790
EP 798
DI 10.1016/j.sysarc.2011.05.002
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 828MC
UT WOS:000295504100005
DA 2024-07-18
ER

PT J
AU Hardy, D
   Puaut, I
AF Hardy, Damien
   Puaut, Isabelle
TI WCET analysis of instruction cache hierarchies
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Timing estimation; Caches; Cache hierarchies
AB With the advent of increasingly complex hardware in real-time embedded systems (processors with performance enhancing features such as pipelines, caches, multiple cores), most embedded processors use a hierarchy of caches. While much research has been devoted to the prediction of Worst-Case Execution Times (WCETs) in the presence of a single level of cache (instruction caches, data caches, impact of cache replacement policies), very little research has focused on WCET estimations in the presence of cache hierarchies.
   In this paper, we propose a safe static instruction cache analysis method for multi-level caches. Variations of the method are presented to model different cache hierarchy management policies between cache levels: non-inclusive, inclusive and exclusive cache hierarchies. The method supports multiple replacement policies.
   The proposed method is experimented on medium-size benchmarks and a larger application. We show that the method is tight in the case of non-inclusive caches hierarchies and exclusive caches hierarchies, provided that all cache levels use the Least Recently Used (LRU) replacement policy. We further evaluate the additional pessimism when inclusion is enforced or when a non-LRU replacement policy is used. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Hardy, Damien; Puaut, Isabelle] Univ Europeenne Bretagne IRISA, Rennes, France.
C3 Universite de Rennes
RP Hardy, D (corresponding author), Univ Europeenne Bretagne IRISA, Rennes, France.
EM damien.hardy@irisa.fr; isabelle.puaut@irisa.fr
FU French National Research Agency [ANR-05-PDIT-018-01]
FX This study was partially supported by the French National Research
   Agency Project Mascotte (ANR-05-PDIT-018-01).
CR [Anonymous], 9 INT WORKSH WORST C
   Ballabriga C, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P341, DOI 10.1109/ECRTS.2008.34
   BERG C, 2006, 6 INT WORKSH WORST C
   Chattopadhyay S, 2009, REAL TIM SYST SYMP P, P47, DOI 10.1109/RTSS.2009.20
   Colin A, 2001, EUROMICRO, P37
   Cousot P, 2004, INT FED INFO PROC, V156, P359
   Ferdinand C., 1998, Languages, Compilers, and Tools for Embedded Systems. ACM SIGPLAN Workshop LCTES'98. Proceedings, P16, DOI 10.1007/BFb0057777
   FERDINAND C, EMSOFT 01, V2211, P469
   HARDY D, 2008, P REAL TIM SYST S, P456
   HARDY D, 2009, P 30 REAL TIM SYST S
   HECKMANN R, P IEEE, V9
   KIRK DB, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P322, DOI 10.1109/REAL.1990.128764
   Li XF, 2006, REAL-TIME SYST, V34, P195, DOI 10.1007/s11241-006-9205-5
   LI Y, 2009, P 30 REAL TIM SYST S
   Lundqvist T., 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P255, DOI 10.1109/RTCSA.1999.811244
   Lundqvist T., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P12, DOI 10.1109/REAL.1999.818824
   Mueller F, 2000, REAL-TIME SYST, V18, P217, DOI 10.1023/A:1008145215849
   MUELLER F, 1997, ACM SIGPLAN WORKSH L, P29
   MUELLER F, 1994, THESIS
   MUELLER F, 1995, ACM SIGPLAN WORKSH L, P137
   Negi HS, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P201
   PUAUT I, 2006, EUR C REAL TIM SYST
   Puschner P., 1989, Real-Time Systems, V1, P159, DOI 10.1007/BF00571421
   Puschner PP, 1997, REAL-TIME SYST, V13, P67, DOI 10.1023/A:1007905003094
   Ramaprasad H, 2005, RTAS 2005: 11TH IEEE REAL TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P148
   Reineke J, 2007, REAL-TIME SYST, V37, P99, DOI 10.1007/s11241-007-9032-3
   Reineke J, 2008, LCTES'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN-SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P51
   Staschulat J, 2005, EUROMICRO, P41, DOI 10.1109/ECRTS.2005.26
   Theiling H, 2000, REAL-TIME SYST, V18, P157, DOI 10.1023/A:1008141130870
   VERA X, 2003, REAL TIM SYST S CANC
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Zheng Y, 2004, INT SYM PERFORM ANAL, P89
NR 32
TC 10
Z9 14
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2011
VL 57
IS 7
SI SI
BP 677
EP 694
DI 10.1016/j.sysarc.2010.08.007
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 807YO
UT WOS:000293939100002
DA 2024-07-18
ER

PT J
AU Gonzalez-Alberquilla, R
   Castro, F
   Pinuel, L
   Tirado, F
AF Gonzalez-Alberquilla, R.
   Castro, F.
   Pinuel, L.
   Tirado, F.
TI Stack filter: Reducing L1 data cache power consumption
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Power-performance efficient design; Memory hierarchy; Cache memory
AB The L1 data cache is one of the most frequently accessed structures in the processor. Because of this and its moderate size it is a major consumer of power. In order to reduce its power consumption, in this paper a small filter structure that exploits the special features of the references to the stack region is proposed. This filter, which acts as a top - non-inclusive - level of the data memory hierarchy, consists of a register set that keeps the data stored in the neighborhood of the top of the stack. Our simulation results show that using a small Stack Filter (SF) of just a few registers, 10-25% data cache power savings can be achieved on average, with a negligible performance penalty. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Gonzalez-Alberquilla, R.; Pinuel, L.] Univ Complutense Madrid, ArTeCS Grp, Dept Comp Architecture, E-28040 Madrid, Spain.
C3 Complutense University of Madrid
RP Castro, F (corresponding author), Univ Complutense Madrid, ArTeCS Grp, Dept Comp Architecture, E-28040 Madrid, Spain.
EM rgalberquilla@pdi.ucm.es; fcas-tror@pdi.ucm.es; lpinuel@pdi.ucm.es;
   ptirado@pdi.ucm.es
RI Castro, Fernando/G-8704-2015; Castro, Fernando/JBR-8028-2023; TIRADO,
   FRANCISCO/P-8201-2014
OI Castro, Fernando/0000-0002-2773-3023; TIRADO,
   FRANCISCO/0000-0003-0974-2687
FU Spanish government [CICYT-TIN 2008/508]; Hipeac2 European Network of
   Excellence; Spanish Ministry of Education
FX This work was supported in part by the Spanish government through
   Research Contract CICYT-TIN 2008/508, Consolider Ingenio2010 2007/2011
   and by the Hipeac2 European Network of Excellence. Also it was supported
   by an FPU grant from the Spanish Ministry of Education.
CR Albonesi D., J INSTRUCTION LEVEL, P2
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Ballapuram CS, 2008, ACM SIGPLAN NOTICES, V43, P60, DOI 10.1145/1353536.1346290
   CaBcaval C., 2003, P 17 ANN INT C SUP S, P150
   Ching-Long Su, 1995, Proceedings of the Twenty-Eighth Hawaii International Conference on System Sciences, P306, DOI 10.1109/HICSS.1995.375383
   Cho SY, 1999, CONF PROC INT SYMP C, P100
   Ditzel D. R., 1982, Computer Architecture News, V10, P48, DOI 10.1145/964750.801825
   Fritts JE, 2009, MICROPROCESS MICROSY, V33, P301, DOI 10.1016/j.micpro.2009.02.010
   Geiger M., 2005, BASIC REGION CACHING
   Ghose K., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P70, DOI 10.1109/LPE.1999.799412
   Gonzalez-Alberquilla R., 2009, INT C HARDW SOFTW CO, P257
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hemsath A., 2007, IMPLEMENTING STACK C
   Huang M, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P10, DOI 10.1109/LPE.2001.945364
   Jang S., 1996, INT S CIRC SYST, P3494
   Kim N. S., 2002, CHALLENGES ARCHITECT
   Kin J, 1997, INT SYMP MICROARCH, P184, DOI 10.1109/MICRO.1997.645809
   Lea Hwang Lee, 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P267, DOI 10.1109/LPE.1999.799454
   Lee H.-H.S., 2000, P 2000 INT C COMPILE, P120
   Lee HHS, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P5, DOI 10.1109/HPCA.2001.903247
   Montanaro J., 1997, Digital Technical Journal, V9, P49
   Mudge T., SIMPLESCALAR ARM POW
   Racunas Paul., 2003, Proceedings of the 17th Annual International Conference on Supercomputing, P22
   Viredaz MA, 2003, IEEE MICRO, V23, P66, DOI 10.1109/MM.2003.1179900
   Ward, 2002, COMPUTATION STRUCTUR
NR 25
TC 6
Z9 7
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2010
VL 56
IS 12
BP 685
EP 695
DI 10.1016/j.sysarc.2010.10.002
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 701JO
UT WOS:000285814400004
DA 2024-07-18
ER

PT J
AU Fazlali, M
   Sabeghi, M
   Zakerolhosseini, A
   Bertels, K
AF Fazlali, Mahmood
   Sabeghi, Mojtaba
   Zakerolhosseini, Ali
   Bertels, Koen
TI Efficient task scheduling for runtime reconfigurable systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE FPGA; Reconfigurable computing; Runtime task scheduling; Operating
   system
AB Recent research indicates the promising performance of employing reconfigurable systems to accelerate multimedia and communication applications. Nonetheless, they are yet to be widely adopted. One reason is the lack of efficient operating system support for these platforms. In this paper, we address the problem of runtime task scheduling as a main part of the operating systems. To do so, a new task replacement parameter, called Time-Improvement, is proposed for compiler assisted scheduling algorithms. In contrast with most related approach, we validate our approach using real application workload obtained from an application for multimedia test remotely taken by students. The proposed online task scheduling algorithm outperforms previous algorithms and accelerates task execution from 4% up to 20%. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Fazlali, Mahmood; Zakerolhosseini, Ali] Shahid Beheshti Univ, Dept Elect & Comp Engn, Tehran, Iran.
C3 Shahid Beheshti University
RP Fazlali, M (corresponding author), Delft Univ Technol, Comp Engn Lab, Dept Elect Engn, Delft, Netherlands.
EM m.fazlali@tudelft.nl; m.sabeghi@tudelft.nl; a-zakery@sbu.ac.ir;
   k.l.m.bertels@tudelft.nl
RI Bertels, Koen/ABG-3443-2020; Fazlali, Mahmood/JCP-3157-2023; Sabeghi,
   Mojtaba/B-6041-2008
OI Bertels, Koen/0000-0001-9310-4885; Fazlali, Mahmood/0000-0002-1701-5562
FU Iran Telecommunication Research Center (ITRC) [T/500/185]; Hartes
   project [EU-IST-035143]
FX The authors would like to thank the reviewers for the insightful
   suggestions on improving this paper. Also we thank Iran
   Telecommunication Research Center (ITRC) and Hartes project for
   supporting this research in the context of the project T/500/185 and
   project EU-IST-035143, respectively.
CR Ahmadinia A, 2004, SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P22, DOI 10.1145/1016568.1016582
   AHMADINIA A, 2010, RECONODES OPTIMIZATI
   Clemente JA, 2010, MICROPROCESS MICROSY, V34, P73, DOI 10.1016/j.micpro.2009.12.003
   BARNETT G, 2009, CPU SCHEDULING SIMUL
   Bauer L, 2009, P INT C HARDW SOFTW, P335
   Clemente Juan Antonio, 2008, 2008 International Conference on Reconfigurable Computing and FPGAs (ReConFig), P79, DOI 10.1109/ReConFig.2008.31
   Compton K, 2002, ACM COMPUT SURV, V34, P171, DOI 10.1145/508352.508353
   Cordone R, 2009, IEEE T COMPUT AID D, V28, P662, DOI 10.1109/TCAD.2009.2015739
   Dawei Wang, 2009, Journal of Software, V4, P81
   Fazlali M., 2009, Proceedings of the 2009 International Conference on Engineering of Reconfigurable Systems & Algorithms. ERSA 2009, P323
   FAZLALI M, 2010, P 6 INT S APPL REC C, P318
   FAZLALI M, 2010, P 6 SO PROGR LOG C S
   Fu Wenyin., 2005, P IEEE S FIELD PROGR
   *GNU, GNU COMP COLL INT
   GU Z, 2007, P IEEE REAL TIM EMB, P32
   Handa M, 2004, LECT NOTES COMPUT SC, V3203, P444
   HAYDEN KHS, 2007, THESIS U CALIFORNIA
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Liang L, 2007, INT C COMP SUPP COOP, P1072
   Lubbers E., 2010, RECONOS OPERATING SY
   Lübbers E, 2009, I C FIELD PROG LOGIC, P551, DOI 10.1109/FPL.2009.5272418
   Marconi T, 2008, LECT NOTES COMPUT SC, V4943, P306, DOI 10.1007/978-3-540-78610-8_33
   Nollet V, 2004, DES AUT CON, P256, DOI 10.1145/996566.996637
   PAN Z, 2007, IEEE T COMPUTERS TC, V56, P1666
   Pan ZX, 2008, IEEE T VLSI SYST, V16, P1465, DOI 10.1109/TVLSI.2008.2000974
   Resano J, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1391962.1391966
   ROLLMANN M, 2008, P INT C EMB COMP SYS, P182
   Rupnow Kyle, 2009, Proceedings of the 2009 International Conference on Field-Programmable Technology (FPT 2009), P353, DOI 10.1109/FPT.2009.5377621
   SABEGHI M, 2010, 6 ANN WORKSH INT OP, P30
   SABEGHI M, 2009, P DES AUT TEST EUR D
   SABEGHI M, 2009, P 19 INT C FIELD PRO
   SABEGHI M, 2010, INT WORKSH HIGHL EFF, P54
   So HKH, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1331331.1331338
   Steiger C, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P224, DOI 10.1109/REAL.2003.1253269
   Taher M, 2009, IEEE T COMPUT, V58, P1398, DOI 10.1109/TC.2009.81
   Vassiliadis S, 2004, IEEE T COMPUT, V53, P1363, DOI 10.1109/TC.2004.104
   Vuletic M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P748, DOI 10.1109/DATE.2004.1268960
   Walder H., 2002, P 2 INT C ENG RECONF, P24
   Wigley G., 2002, Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, P10
   WIGLEY G, 2006, P 20 INT PAR DISTR P
   Yankova Y, 2007, I C FIELD PROG LOGIC, P697, DOI 10.1109/FPL.2007.4380748
NR 41
TC 9
Z9 14
U1 1
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2010
VL 56
IS 11
SI SI
BP 623
EP 632
DI 10.1016/j.sysarc.2010.07.016
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 693HL
UT WOS:000285215100008
DA 2024-07-18
ER

PT J
AU Huang, CH
   Hsiung, PA
   Shen, JS
AF Huang, Chun-Hsian
   Hsiung, Pao-Ann
   Shen, Jih-Sheng
TI Model-based platform-specific co-design methodology for dynamically
   partially reconfigurable systems with hardware virtualization and
   preemption
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE UML; Dynamically partially reconfigurable system; Hardware/software
   co-design
AB To facilitate the development of the dynamically partially reconfigurable system (DPRS), we propose a model-based platform-specific co-design (MPC) methodology for DPRS with hardware virtualization and preemption. For DPRS analysis and validation, a model-based verification and estimation framework is proposed to make model-driven architecture (MDA) more realistic and applicable to the DPRS design. Considering inherent characteristics of DPRS and real-time system requirements, a semi-automatic model translator converts the UML models of DPRS into timed automata models with transition urgency semantics for model checking. Furthermore, a UML-based hardware/software co-design platform (UCoP) can support the direct interaction between the UML models and the real hardware architecture. Compared to the existing estimation methods. UCoP can provide accurate and efficient platform-specific verification and estimation. We also propose a hierarchical design that consists of a hardware virtualization mechanism for dynamically linking the device nodes, kernel modules, and on-demand reconfigurable hardware functions and a hardware preemption mechanism for further increasing the utilization of hardware resources per unit time. Further, we realize a dynamically partially reconfigurable network security system (DPRNSS) to show the applicability and practicability of the MPC methodology. The DPRNSS cannot only dynamically adapt some of its hardware functions at run-time to meet different system requirements, but also determine which mechanism will be used. Our experiments also demonstrate that the hardware virtualization mechanism can save the overall system execution time up to 12.8% and the hardware preemption mechanism can reduce up to 41.3% of the time required by reconfiguration-based methods. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Huang, Chun-Hsian; Hsiung, Pao-Ann; Shen, Jih-Sheng] Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chiayi 621, Taiwan.
C3 National Chung Cheng University
RP Hsiung, PA (corresponding author), Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chiayi 621, Taiwan.
EM hpa@computer.org
RI Hsiung, Pao-Ann/B-1293-2011; Huang, Chun-Hsian/AAT-1699-2021
OI Hsiung, Pao-Ann/0000-0002-3639-1467; Huang,
   Chun-Hsian/0000-0002-0508-6312
CR AMICUCCI C, 2006, P 2006 INT C ENG REC, P63
   [Anonymous], PETALINUX
   [Anonymous], EARL ACC PART REC US
   Becker J, 2007, P IEEE, V95, P438, DOI 10.1109/JPROC.2006.888404
   Borgatti M, 2005, DES AUT TEST EUROPE, P266, DOI 10.1109/DATE.2005.61
   Brito AV, 2007, IEEE COMP SOC ANN, P35, DOI 10.1109/ISVLSI.2007.69
   Chun-Hsian Huang, 2007, International Journal of Electrical Engineering, V14, P229
   Clarke EM, 1999, MODEL CHECKING, P1
   Donato A, 2005, IEEE INT SOC CONF, P235
   Graf P, 2007, I C FIELD PROG LOGIC, P722, DOI 10.1109/FPL.2007.4380754
   Hagemeyer J, 2007, I C FIELD PROG LOGIC, P331, DOI 10.1109/FPL.2007.4380668
   HENZINGER TA, 1992, PROCEEDINGS OF THE SEVENTH ANNUAL IEEE SYMPOSIUM ON LOGIC IN COMPUTER SCIENCE, P394, DOI 10.1109/LICS.1992.185551
   Hsiung P.-A., 2009, RECONFIGURABLE SYSTE
   HSIUNG PA, ACM T RECON IN PRESS
   Hsiung PA, 2009, J SYST SOFTWARE, V82, P1627, DOI 10.1016/j.jss.2009.03.013
   Hsiung PA, 2006, I C FIELD PROG LOGIC, P190
   Huang C.-M., 2008, 22 INT C ADV INFORM, P1
   Huang CH, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/231940
   Huang CH, 2009, IEEE EMBED SYST LETT, V1, P19, DOI 10.1109/LES.2009.2028039
   Huang ZY, 2009, IEEE INT SYMP CIRC S, P221, DOI 10.1109/ISCAS.2009.5117725
   Kalte H., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P223
   KETTELHOIT B, 2006, P 16 IEEE INT C FIEL, P1
   Lavazza L., 2001, METHODOLOGY FORMALIZ
   Montone A., 2008, 2008 International Conference on Reconfigurable Computing and FPGAs (ReConFig), P109, DOI 10.1109/ReConFig.2008.36
   Morandi M., 2008, 2008 IEEE Computer Society Annual Symposium on VLSI, P286, DOI 10.1109/ISVLSI.2008.39
   *NALL, 2004, XTREMEDSP DEV KIT 2
   Santambrogio M.D., 2008, 2008 IEEE International Symposium on Parallel and Distributed Processing, P1
   SANTAMBROGIO MD, 2005, P 2009 INT C COMP SC, P926
   Schattkowsky T, 2005, DES AUT TEST EUROPE, P692, DOI 10.1109/DATE.2005.20
   Silva ML, 2006, J SYST ARCHITECT, V52, P709, DOI 10.1016/j.sysarc.2006.04.004
   STEINBACH B, 2005, P 2 INT DAC WORKSH U
   *TEL INC, 2004, RHAPS US GUID
   WILLIAMS JA, 2004, P INT C ENG REC SYST
   *XIL, 2006, MICROBLAZE PROC REF
   *XIL, 2007, ML310 US GUID VIRT 2
NR 35
TC 11
Z9 11
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2010
VL 56
IS 11
SI SI
BP 545
EP 560
DI 10.1016/j.sysarc.2010.07.007
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 693HL
UT WOS:000285215100002
DA 2024-07-18
ER

PT J
AU Baklouti, M
   Aydi, Y
   Marquet, P
   Dekeyser, JL
   Abid, M
AF Baklouti, M.
   Aydi, Y.
   Marquet, Ph.
   Dekeyser, J. L.
   Abid, M.
TI Scalable mpNoC for massively parallel systems - Design and
   implementation on FPGA
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Communication; FPGA; Network architecture; SIMD parallel processing;
   System on a Chip
ID INTERCONNECTION NETWORKS; PERFORMANCE
AB The high chip-level integration enables the implementation of large-scale parallel processing architectures with 64 and more processing nodes on a single chip or on an FPGA device. These parallel systems require a cost-effective yet high-performance interconnection scheme to provide the needed communications between processors. The massively parallel Network on Chip (mpNoC) was proposed to address the demand for parallel irregular communications for massively parallel processing System on Chip (mppSoC). Targeting FPGA-based design, an efficient mpNoC low level RTL implementation is proposed taking into account design constraints. The proposed network is designed as an FPGA based Intellectual Property (IP) able to be configured in different communication modes. It can communicate between processors and also perform parallel I/O data transfer which is clearly a key issue in an SIMD system. The mpNoC RTL implementation presents good performances in terms of area, throughput and power consumption which are important metrics targeting an on chip implementation. mpNoC is a flexible architecture that is suitable for use in FPGA-based parallel systems. This paper introduces the basic mppSoC architecture. It mainly focuses on the mpNoC flexible IP based design and its implementation on FPGA. The integration of mpNoC in mppSoC is also described. Implementation results on a Stratix II FPGA device are given for three data-parallel applications ran on mppSoC. The obtained good performances justify the effectiveness of the proposed parallel network. It is shown that the mpNoC is a lightweight parallel network making it suitable for both small as well as large FPGA-based parallel systems. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Baklouti, M.; Aydi, Y.; Abid, M.] Univ Sfax, Natl Sch Engineers ENIS, Sfax 3038, Tunisia.
   [Baklouti, M.; Marquet, Ph.; Dekeyser, J. L.] Univ Lille, F-59044 Villeneuve Dascq, France.
   [Baklouti, M.; Marquet, Ph.; Dekeyser, J. L.] Univ Lille 1, LIFL, F-59650 Villeneuve Dascq, France.
   [Baklouti, M.; Marquet, Ph.; Dekeyser, J. L.] INRIA Lille Nord Europe, F-59650 Villeneuve Dascq, France.
   [Baklouti, M.; Marquet, Ph.; Dekeyser, J. L.] CNRS, UMR 8022, F-59650 Villeneuve Dascq, France.
C3 Universite de Sfax; Ecole Nationale dIngenieurs de Sfax (ENIS);
   Universite de Lille; Universite de Lille; Centre National de la
   Recherche Scientifique (CNRS)
RP Baklouti, M (corresponding author), Univ Sfax, Natl Sch Engineers ENIS, BP 1173, Sfax 3038, Tunisia.
EM mouna.baklouti@lifl.fr; yassine.aydi@oous.rnu.tn;
   philippe.marquet@lifl.fr; jean-luc.dekeyser@lifl.fr;
   mohamed.abid@enis.rnu.tn
RI Baklouti, Mouna/AGK-0652-2022; Aydi, Yassine/GQP-2772-2022; Baklouti,
   Mouna/GXV-2322-2022
OI Baklouti, Mouna/0000-0001-9862-8506; Aydi, Yassine/0000-0002-9911-060X; 
CR ALMUHIT A, 2004, P INT C AUT ROB AG I
   *ALT CORP, 2004, STRAT 2 DEV HDB
   [Anonymous], P COMPC SAN FRANC CA
   AYDI Y, 2007, P INT C SCI TECHN AU
   BAKLOUTI M, 2008, P DES ARCH SIGN IM P
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   CHOUDHARY AN, 1989, PARALLEL ARCHITECTUR
   DIAS DM, 1981, IEEE T COMPUT, V30, P273, DOI 10.1109/TC.1981.1675775
   DU H, 2003, P DES AUT TEST EUR C
   DUQUENNOY S, 2006, P 15 IP BAS SOC DES
   Eklund S.E, 2001, P 4 INT C EV SYST BI, P216
   Ferreira R., 2009, P IEEE INT S PAR DIS, P1
   Freitas HC, 2008, CSE 2008: PROCEEDINGS OF THE 11TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING, P188, DOI 10.1109/CSEW.2008.60
   GAO X, 2006, P MULT COMP ENG SYST, P1610
   GRONDALSKI R, 1987, P INT SOL STAT CIRC, P87
   Hillis W.Daniel., 1989, CONNECTION MACHINE
   HILTON C, 2006, P COMP DIG TECHN, P181
   HORD RM, 1982, ILLIAC 4 FIRST SUPER
   KRUSKAL CP, 1986, THEOR COMPUT SCI, V48, P75, DOI 10.1016/0304-3975(86)90084-8
   KRUSKAL CP, 1983, IEEE T COMPUT, V32, P1091, DOI 10.1109/TC.1983.1676169
   KRUSKAL CP, 1988, IEEE T COMPUT, V37, P1337, DOI 10.1109/12.8700
   KUMAR M, 1984, J PARALLEL DISTR COM, V1, P81, DOI 10.1016/0743-7315(84)90012-1
   LAWRIE DH, 1975, IEEE T COMPUT, V24, P1145, DOI 10.1109/T-C.1975.224157
   Lee MH, 2000, J VLSI SIG PROC SYST, V24, P147, DOI 10.1023/A:1008189221436
   MARQUET P, 2007, P 4 INT C COMP FRONT, P277
   Parhami B., 1999, INTRO PARALLEL PROCE
   PARKINSON D, 1986, NASA C PUBLICATION, P205
   PATEL JH, 1981, IEEE T COMPUT, V30, P771, DOI 10.1109/TC.1981.1675695
   PEASE MC, 1977, IEEE T COMPUT, V26, P458, DOI 10.1109/TC.1977.1674863
   RANKA S, 1990, IEEE T PATTERN ANAL, V12, P315, DOI 10.1109/34.49056
   Rupp M, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/275975
   SCHACK C, 2009, P 9 INT WORKSH EMB C, P98
   Schurz F., 2007, P INT DES PROC TECHN
   Siegel H. J., 1978, Proceedings of the 5th Annual Symposium on Computer Architecture, P223, DOI 10.1145/800094.803052
   SIEGEL HJ, 1979, COMPUTER, V12, P57, DOI 10.1109/MC.1979.1658780
   Smith S. D., 1979, Proceedings of the 6th Annual Symposium on Computer Architecture, P232, DOI 10.1145/800090.802913
   STONE HS, 1971, IEEE T COMPUT, VC 20, P153, DOI 10.1109/T-C.1971.223205
   SZYMANSKI TH, 1989, J PARALLEL DISTR COM, V7, P541, DOI 10.1016/0743-7315(89)90035-X
NR 38
TC 15
Z9 17
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2010
VL 56
IS 7
SI SI
BP 278
EP 292
DI 10.1016/j.sysarc.2010.04.001
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 626PK
UT WOS:000279978400007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Kornaros, G
AF Kornaros, George
TI A soft multi-core architecture for edge detection and data analysis of
   microarray images
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE DNA microarray; Edge detection; Multi-core embedded system;
   System-on-Chip; Multi-processing; Reconfigurable architecture;
   Co-processor accelerator
ID PERFORMANCE; PLATFORMS; DESIGN; FILTER
AB As configurable processing advances, elements from the traditional approaches of both hardware and software development can be combined by incorporating customized, application-specific computational resources into the processor's architecture, especially in the case of field-programmable-gate-array-based systems with soft-processors, so as to enhance the performance of embedded applications. This paper explores the use of several different microarchitectural alternatives to increase the performance of edge detection algorithms, which are of fundamental importance for the analysis of DNA microarray images. Optimized application-specific hardware modules are combined with efficient parallellized software in an embedded soft-core-based multi-processor. It is demonstrated that the performance of one common edge detection algorithm, namely Sobel, can be boosted remarkably. By exploiting the architectural extensions offered by the soft-processor, in conjunction with the execution of carefully selected application-specific instruction-set extensions on a custom-made accelerating co-processor connected to the processor core, we introduce a new approach that makes this methodology noticeably more efficient across various applications from the same domain, which are often similar in structure. With flexibility to update the processing algorithms, an improvement reaching one order of magnitude over all-software solutions could be obtained. In support of this flexibility, an effective adaptation of this approach is demonstrated which performs real-time analysis of extracted microarray data; the proposed reconfigurable multi-core prototype has been exploited with minor changes to achieve almost 5x speedup. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Kornaros, George] Tech Univ Crete, Dept Elect & Comp Engn, Kounoupidiana, Chania, Greece.
   [Kornaros, George] Inst Educ Technol, Appl Informat & Multimedia Dept, Iraklion, Greece.
C3 Technical University of Crete; Hellenic Mediterranean University
RP Kornaros, G (corresponding author), Tech Univ Crete, Dept Elect & Comp Engn, Kounoupidiana, Chania, Greece.
EM kornaros@epp.teiher.gr
RI Kornaros, George/ABI-7247-2020
OI Kornaros, George/0000-0002-2371-0633
CR Abbasi TA, 2007, J ACT PASSIV ELECTRO, V2, P271
   ADAMS R, 1994, IEEE T PATTERN ANAL, V16, P641, DOI 10.1109/34.295913
   *AFF INC, GEN CHIP ARR
   *AG DES SOL, HAND C
   *ALT, ALT NIOS 2 PROC
   [Anonymous], FAST SIMPL LINK FSL
   [Anonymous], 1970, PICTURE PROCESSING P
   [Anonymous], INT J PATTERN RECOGN
   Bajcsy P, 2004, IEEE T IMAGE PROCESS, V13, P15, DOI 10.1109/TIP.2003.819941
   Barcelos CAZ, 2003, IEEE T IMAGE PROCESS, V12, P751, DOI 10.1109/TIP.2003.814242
   Benini L, 2007, IEEE DES TEST COMPUT, V24, P38, DOI 10.1109/MDT.2007.12
   Beucher S., 2018, Mathematical Morphology in Image Processing, P433
   Bicego M, 2005, PATTERN ANAL APPL, V8, P181, DOI 10.1007/s10044-005-0254-5
   CANNY J, 1986, IEEE T PATTERN ANAL, V8, P679, DOI 10.1109/TPAMI.1986.4767851
   Dimond R., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P1
   Fort B, 2006, ANN IEEE SYM FIELD P, P131
   Gonzalez R., 2005, HOT CHIPS
   ImpulseC Corporation, IMP C LANG
   Jacob AC, 2006, ANN IEEE SYM FIELD P, P295
   KANOPOULOS N, 1988, IEEE J SOLID-ST CIRC, V23, P358, DOI 10.1109/4.996
   Kao O, 2001, PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON IMAGING SCIENCE, SYSTEMS AND TECHNOLOGY, VOLS I AND II, P280
   KAZAKOVA N, 2004, IEEE INT S CIRC SYST, P913
   Labrecque M, 2008, ANN IEEE SYM FIELD P, P195, DOI 10.1109/FCCM.2008.8
   LACHOWICZ S, 2008, 4 IEEE INT S EL DES, P474
   Lukac R, 2004, IEEE T NANOBIOSCI, V3, P272, DOI 10.1109/TNB.2004.837907
   MARR D, 1980, PROC R SOC SER B-BIO, V207, P187, DOI 10.1098/rspb.1980.0020
   *MDS AN TECHN, AX GENEPIX 4000B US
   Noori H, 2008, J SUPERCOMPUT, V45, P313, DOI 10.1007/s11227-008-0174-4
   Park T, 2003, BMC BIOINFORMATICS, V4, DOI 10.1186/1471-2105-4-33
   Patterson TA, 2006, NAT BIOTECHNOL, V24, P1140, DOI 10.1038/nbt1242
   Rodellar V, 2007, 2007 3RD SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, P13, DOI 10.1109/SPL.2007.371717
   SATO J, 1991, P ICCD, P414
   SATO J, 1994, IEICE T FUNDAMENTA A, V77
   Smyth Gordon K, 2003, Methods Mol Biol, V224, P111
   Sobel I., 1990, An Isotropic 3x3 Image Gradient Operator, P376, DOI [10.13140/RG.2.1.1912.4965, DOI 10.13140/RG.2.1.1912.4965]
   *STANF U, STANF MICR DAT PUBL
   STEINER G, 2006, EMBEDDED MAGAZIN MAR
   STERPONE L, 2007, ACM 17 GREAT LAK S V, P341
   Stewart AG, 2008, IEEE J QUANTUM ELECT, V44, P157, DOI 10.1109/JQE.2007.910940
   Su F, 2006, IEEE T COMPUT AID D, V25, P211, DOI 10.1109/TCAD.2005.855956
   Sun F, 2006, IEEE T COMPUT AID D, V25, P1589, DOI 10.1109/TCAD.2005.858269
   VINYALS O, 2007, TR07002 INT COMP SCI
   Volder J. E., 1959, IRE T ELECTRON COM, VEC-8, P330, DOI [10.1109/TEC.1959.5222693, DOI 10.1109/TEC.1959.5222693]
   Wang Y, 2007, INFORM SCIENCES, V177, P1123, DOI 10.1016/j.ins.2006.07.004
   Wickerhauser MV, 2004, P SOC PHOTO-OPT INS, V5439, P24, DOI 10.1117/12.548915
   *XIL, XIL MICROBLAZE PROC
   *XIL INC, 2007, EDK PROF US GUID UG4
   YANG Y, 2000, SPOT USER GUIDE
   Yang YH, 2002, J COMPUT GRAPH STAT, V11, P108, DOI 10.1198/106186002317375640
   YIANNACOURAS P, 2006, INT S FIELD PROGR GA, P201
   [No title captured]
   IMAGENE IMAGENE 6 1
NR 52
TC 14
Z9 15
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2010
VL 56
IS 1
BP 48
EP 62
DI 10.1016/j.sysarc.2009.11.004
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 558YF
UT WOS:000274784100005
DA 2024-07-18
ER

PT J
AU Al Bouna, B
   Chbeir, R
   Marrara, S
AF Al Bouna, Bechara
   Chbeir, Richard
   Marrara, Stefania
TI Enforcing role based access control model with multimedia signatures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Access control model; Multimedia signatures
AB Recently ubiquitous technology has invaded almost every aspect of the modern life. Several application domains, have integrated ubiquitous technology to make the management of resources a dynamic task. However, the need for adequate and enforced authentication and access control models to provide safe access to sensitive information remains a critical matter to address in such environments. Many security models were proposed in the literature thus few were able to provide adaptive access decisions based on the environmental changes. In this paper, we propose an approach based on our previous work [B.A. Bouna, R. Chbeir, S. Marrara, A multimedia access control language for virtual and ambient intelligence environments, In Secure Web Services (2007) 111-120] to enforce current role based access control models [M.J. Moyer, M. Ahama, Generalized role-based access control, in: Proceedings of International Conference on Distributed Computing Systems (ICDCS), Phoenix, Arizona, USA, 2001. pp. 391-398] using multimedia objects in a dynamic environment. In essence, multimedia objects tend to be complex, memory and time consuming nevertheless they provide interesting information about users and their context (user surrounding, his moves and gesture, people nearby, etc.). The idea behind our approach is to attribute to roles and permissions, multimedia signatures in which we integrate conditions based on users' context information described using multimedia objects in order to limit role activation and the abuse of permissions in a given environment. We also describe our architecture which extends the known XACML [XACML, XACML Profile for Role Based Access Control (RBAC), http://docs.oasis-open.org/xacml/cd-xacml-rbac-profile-01.pdf.2008] terminology to incorporate multimedia signatures. We provide an overview of a possible implementation of the model to illustrate how it could be valuable once integrated in an intelligent environment. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Al Bouna, Bechara; Chbeir, Richard] Univ Burgundy, CNRS, LE21, F-21078 Dijon, France.
   [Marrara, Stefania] Univ Milan, Dept Informat Technol, I-26013 Crema, CR, Italy.
C3 Universite de Bourgogne; Centre National de la Recherche Scientifique
   (CNRS); University of Milan
RP Al Bouna, B (corresponding author), Univ Burgundy, CNRS, LE21, F-21078 Dijon, France.
EM bechara.albouna@u-bourgogne.fr; richard.chbeir@u-bourgogne.fr;
   marrara@dti.unimi.it
RI Chbeir, Richard/A-1071-2013
OI Chbeir, Richard/0000-0003-4112-1426
CR *A ALL, 2008, IM WEB SERV
   [Anonymous], ASIACCS 2006
   Bertino E, 2001, IEEE INTERNET COMPUT, V5, P21, DOI 10.1109/4236.935172
   Bhatti R, 2005, DISTRIB PARALLEL DAT, V18, P83, DOI 10.1007/s10619-005-1075-7
   BOUNA BA, 2007, SECURE WEB SERVICES, P111
   CHALHOUB G, 2004, J DIGITAL INFORM MAN, P116
   Covington MJ, 2002, 18TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, PROCEEDINGS, P249, DOI 10.1109/CSAC.2002.1176296
   COVINGTON MJ, 2000, 23 NAT INF SYST SEC, P16
   COVINGTON MJ, 2001, SACMAT 01, P10
   DAVIS M, 2006, 18 ANN S EL IM SCI T
   DEMPSTER AP, 1968, J ROY STAT SOC B, V30, P205
   Dey AK, 2001, HUM-COMPUT INTERACT, V16, P97, DOI 10.1207/S15327051HCI16234_02
   Ferraiolo D. F., 2001, ACM Transactions on Information and Systems Security, V4, P224, DOI 10.1145/501978.501980
   Ferraiolo DavidF., 1999, ACM T INFORM SYST SE, V2, P34, DOI DOI 10.1145/300830.300834
   HU J, 2004, 5 WORKSH PERV SEC PR
   *IBM, 2008, QBIC DB2 IM EXT
   Jain AK, 2004, IEEE T CIRC SYST VID, V14, P4, DOI 10.1109/TCSVT.2003.818349
   JEAN K, 2003, 8 LOND COMM S LOND
   Joshi JBD, 2005, IEEE T KNOWL DATA EN, V17, P4, DOI 10.1109/TKDE.2005.1
   KELLER PE, 2000, AEROSPACE ELECT SYST, P17
   Kumar A., 2002, Operating Systems Review, V36, P53, DOI 10.1145/567331.567336
   *LAB EFGS COMP, 2008, IM PROC
   LANDWEHR CE, 1981, COMPUT SURV, V13, P247, DOI 10.1145/356850.356852
   Mitchell S., 2000, Proceedings of the 9th workshop on ACM SIGOPS European workshop: beyond the PC: new challenges for the operating system, P13
   Moyer MJ, 2001, INT CON DISTR COMP S, P391, DOI 10.1109/ICDSC.2001.918969
   Nepal S, 1999, PROC INT CONF DATA, P22, DOI 10.1109/ICDE.1999.754894
   *O TECHN, 2007, OR MULT
   Poole D, 2000, LECT NOTES ARTIF INT, V1861, P70
   PRESS JC, 2008, COMMUNITY DEV JAVA T
   Shafer G, 1976, MATH THEORY EVIDENCE, DOI DOI 10.1080/00401706.1978.10489628
   Smach F., 2006, IECON 2006. 32nd Annual Conference on IEEE Industrial Electronics (IEEE Cat. No. 06CH37763), P3238, DOI 10.1109/IECON.2006.347588
   Toninelli A, 2006, LECT NOTES COMPUT SC, V4273, P473
   WOLF R, 2003, MMM ACNS, P267
   Wullems C, 2004, SECOND IEEE ANNUAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATIONS WORKSHOPS, PROCEEDINGS, P132
   *XACML, 2008, XACML PROF ROL BAS A
NR 35
TC 7
Z9 7
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2009
VL 55
IS 4
SI SI
BP 264
EP 274
DI 10.1016/j.sysarc.2008.10.003
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 444DZ
UT WOS:000265962000007
DA 2024-07-18
ER

PT J
AU Wolter, C
   Menzel, M
   Schaad, A
   Miseldine, P
   Meinel, C
AF Wolter, Christian
   Menzel, Michael
   Schaad, Andreas
   Miseldine, Philip
   Meinel, Christoph
TI Model-driven business process security requirement specification
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Web service security; Business process; Model transformation; Security
   annotations; Access control
AB Various types of security goals, such as authentication or confidentiality. can be defined as policies for service-oriented architectures, typically in a manual fashion. Therefore, we foster a model-driven transformation approach from modelled security goals in the context of process models to concrete security implementations. We argue that specific types of security goals may be expressed in a graphical fashion at the business process modelling level which in turn can be transformed into corresponding access control and security policies. In this paper we present security policy and policy constraint models. We further discuss a translation of security annotated business processes into platform specific target languages, such as XACML or AXIS2 security configurations. To demonstrate the suitability of this approach an example transformation is presented based on an annotated process. (C) 2008 Elsevier B.V. All rights reserved
C1 [Wolter, Christian; Schaad, Andreas; Miseldine, Philip] SAP Res, CEC Karlsruhe, D-76131 Karlsruhe, Germany.
   [Menzel, Michael; Meinel, Christoph] Hasso Plattner Inst, D-14482 Potsdam, Germany.
C3 SAP; University of Potsdam
RP Wolter, C (corresponding author), SAP Res, CEC Karlsruhe, Vincenz Priessnitz Str 1, D-76131 Karlsruhe, Germany.
EM christian.wolter@sap.com; michael.menzel@hpi.uni-potsdam.de;
   andreas.schaad@sap.com; philip.miseldine@sap.com;
   meinel@hpi.uni-potsdam.de
CR ABEYRUWAN S, 2008, APACHE RAMPART WS SE
   ALBERTS C, 2003, NETWORKED SYSTEMS SU
   Anderson A., 2005, CORE HIERARCHICAL RO
   Basin D., 2003, Proceedings 8th ACM Symposium on Access Control Models and Technologies (SACMAT '03), P100, DOI DOI 10.1145/775412.775425
   BEISIEGEL M, 2007, 7SCA POLICY IN PRESS
   Ben-Ari M., PRINCIPLES SPIN MODE
   CLARKE EM, 2000, ORNA GRUMBERG DOR A
   Denker G, 2003, LECT NOTES COMPUT SC, V2870, P335
   DENKER G, 2003, INT SEM WEB C, P335
   Goldblatt R., 1987, Logics of Time and Computation
   Huang D., 2005, P SEM WEB POL WORKSH
   Huang WK, 1999, FOURTH ACM WORKSHOP ON ROLE-BASED ACCESS CONTROL, PROCEEDINGS, P83, DOI 10.1145/319171.319179
   JAMES H, 2006, SYST ENG, V9, P187
   Jurjens J., 2002, "UML" 2002 - Unified Modeling Language. Model Engineering, Concepts, and Tools. 5th International Conference. Proceedings (Lecture Notes in Computer Science Vol.2460), P412
   Kim A, 2005, LECT NOTES COMPUT SC, V3761, P1483
   Miller R. J., 1993, 19th International Conference on Very Large Data Bases Proceedings, P120
   Mossakowski T, 2003, TIME-ICTL 2003: 10TH INTERNATIONAL SYMPOSIUM ON TEMPORAL REPRESENTATION AND REASONING AND FOURTH INTERNATIONAL CONFERENCE ON TEMPORAL LOGIC, PROCEEDINGS, P83
   Nagaratnam N, 2005, IBM SYST J, V44, P847, DOI 10.1147/sj.444.0847
   Oh S, 2003, INFORM SYST, V28, P533, DOI 10.1016/S0306-4379(02)00029-7
   Ouyang C., 2006, BPM0602
   Perera S, 2006, ICWS 2006: IEEE INTERNATIONAL CONFERENCE ON WEB SERVICES, PROCEEDINGS, P833
   Pfleeger C. P., 2002, Security in computing
   Rodríguez A, 2006, LECT NOTES COMPUT SC, V4083, P51
   ROSENBERG J, 2004, DAVID REMY SECURING
   ROSHAN K, 1997, DBSEC, P166
   Sadiq S, 2007, LECT NOTES COMPUT SC, V4714, P149
   Sandhu RS, 1996, COMPUTER, V29, P38, DOI 10.1109/2.485845
   Schaad A., 2006, SACMAT 2006. Proceedings of Eleventh ACM Symposium on Access Control Models and Technologies, P139
   SCHREITER T, 2006, P EMISA
   Shen HB, 2006, SEVENTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, P74
   SHEN HB, 2006, ATTRIBUTE BASED ACCE, P74
   Tatsubori M, 2004, IEEE INTERNATIONAL CONFERENCE ON WEB SERVICES, PROCEEDINGS, P244, DOI 10.1109/ICWS.2004.1314745
   Wang L., 2004, P 2004 ACM WORKSHOP, P45, DOI DOI 10.1145/1029133.1029140
   Wolter C, 2007, LECT NOTES COMPUT SC, V4714, P64
NR 34
TC 62
Z9 62
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2009
VL 55
IS 4
SI SI
BP 211
EP 223
DI 10.1016/j.sysarc.2008.10.002
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 444DZ
UT WOS:000265962000002
DA 2024-07-18
ER

PT J
AU Darwish, MG
   Radwan, AA
   El-Baky, MAA
   Hamed, K
AF Darwish, M. G.
   Radwan, A. A.
   El-Baky, M. A. Abd
   Hamed, K.
TI TTPM - An efficient deadlock-free algorithm for multicast communication
   in 2D torus networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multicomputers; 2D torus topology; Multicast communication; Wormhole
   routing; Deadlock-free routing
ID WORMHOLE-ROUTED NETWORKS; 2-D MESH MULTICOMPUTERS
AB A torus network has become increasingly important to multicomputer design because of its many features including scalability, low bandwidth and fixed degree of nodes. A multicast communication is a significant operation in multicomputer systems and can be used to support several other collective communication operations. This paper presents an efficient algorithm, TTPM, to find a deadlock-free multicast wormhole routing in two-dimensional torus parallel machines. The introduced algorithm is designed such that messages can be sent to any number of destinations within two start-up communication phases: hence the name Torus Two Phase Multicast (TTPM) algorithm. An efficient routing function is developed and used as a basis for the introduced algorithm. Also, TTPM allows some intermediate nodes that are not in the destination set to perform multicast functions. This feature allows flexibility in multicast path selection and therefore improves the performance. Performance results of a simulation study on torus networks are discussed to compare TTPM algorithm with a previous algorithm. (C) 2008 Published by Elsevier B.V.
C1 [Radwan, A. A.] Menia Univ, Fac Sci, Dept Comp Sci, Minia, Egypt.
   [Darwish, M. G.] Cairo Univ, Fac Comp & Informat, Cairo, Egypt.
   [El-Baky, M. A. Abd; Hamed, K.] Fayum Univ, Fac Sci, Dept Math & Comp, IkhwanWeb, Egypt.
C3 Egyptian Knowledge Bank (EKB); Minia University; Egyptian Knowledge Bank
   (EKB); Cairo University; Egyptian Knowledge Bank (EKB); Fayoum
   University
RP Radwan, AA (corresponding author), Menia Univ, Fac Sci, Dept Comp Sci, Minia, Egypt.
EM Gdarwish@mcit.gov.eg; aaaradwan2008@yahoo.com; mabaky@yahoo.com;
   kadryha1@yahoo.com
CR ABDELBAKY MA, 2000, THESIS CAIRO U FAYOU
   Al-Dubai A, 2006, FUTURE GENER COMP SY, V22, P805, DOI 10.1016/j.future.2006.02.009
   [Anonymous], IEEE COMPUTERS
   DALLY WJ, 1990, IEEE T COMPUT, V39, P775, DOI 10.1109/12.53599
   Hwang K., 1993, Advanced Computer Architecture: Parallelism, Scalability, Programmability
   ISHIHATA, 1991, P INT S SUP NOV, P46
   LIN XO, 1994, IEEE T PARALL DISTR, V5, P793, DOI 10.1109/71.298203
   MCKINLEY PK, 1995, COMPUTER, V28, P39, DOI 10.1109/2.476198
   MCKINLEY PK, 1994, IEEE T PARALL DISTR, V5, P1252, DOI 10.1109/71.334899
   Mohapatra P, 1996, EIGHTH IEEE SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, P198, DOI 10.1109/SPDP.1996.570334
   Moharam H, 2000, J SYST ARCHITECT, V46, P1073, DOI 10.1016/S1383-7621(00)00010-2
   NI LM, 1995, P ICPP WORKSH CHALL
   Oral S, 2004, MICROPROCESS MICROSY, V28, P477, DOI 10.1016/j.micpro.2004.04.003
   Panda D. K., 1994, Parallel Computer Routing and Communication. First International Workshop, PCRCW '94. Proceedings, P131
   Robinson DF, 1997, J PARALLEL DISTR COM, V45, P104, DOI 10.1006/jpdc.1997.1372
   ROBINSON DF, 1995, IEEE T PARALLEL DIST, V6
   Tseng YC, 1996, IEEE T PARALL DISTR, V7, P138, DOI 10.1109/71.485503
   UPADHYAY J, 1995, P INT C HIGH PERF CO, P743
   WANG H, TREE BASED MULTICAST
NR 19
TC 6
Z9 6
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2008
VL 54
IS 10
BP 919
EP 928
DI 10.1016/j.sysarc.2008.03.004
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 358IW
UT WOS:000259911400004
DA 2024-07-18
ER

PT J
AU Sarakis, L
   Moshopoulos, N
   Loukatos, D
   Marinis, K
   Stathopoulos, P
   Mitrou, N
AF Sarakis, L.
   Moshopoulos, N.
   Loukatos, D.
   Marinis, K.
   Stathopoulos, P.
   Mitrou, N.
TI A versatile timing unit for traffic shaping, policing and charging in
   packet-switched networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE temporal resolution; hardware/software co-design; token bucket;
   effective rate; QoS
ID VALIDATION; INTERNET
AB Timing has a key role in several traffic control functions encountered in modern packet-switched networks. In order to be effective, a timing unit must provide fine resolution, be simple to implement and scale well with the number of controlled traffic streams. This paper addresses the design, implementation and evaluation of a timing unit that can support accurate and efficient implementations of traffic shaping, policing and charging in packet-switched networks. The timing unit is implemented in hardware and, therefore, overcomes constraints associated with software-based timers. It accommodates a pool of independently-clocked timers and counters, organised in timing blocks, and, consequently, is able to support, in parallel, traffic streams with diverse timing requirements. The design supports shaping and policing through token buckets, leaky buckets and a scheme, variation of the token bucket, that aims at providing statistical quality of service guarantees by exploiting the effective rate concept. Charging is supported by dedicated counters that measure the utilization of the effective rate. The granularity of the timing unit is adjustable in run-time to adapt to changes in the rate parameters of the shaping and policing functions. The validation of the timing unit is done through the development of a prototype board consisting of programmable hardware and embedded software blocks. The temporal resolution of the timing unit and the advantages of the hardware/ software co-design are experimentally evaluated. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Sarakis, L.] Inst Informat & Telecommun, Natl Ctr Sci Res Demokritos, Athens, Greece.
   [Sarakis, L.; Loukatos, D.; Marinis, K.; Stathopoulos, P.; Mitrou, N.] Natl Tech Univ Athens, Sch Elect & Comp Engn, GR-15773 Athens, Greece.
   [Moshopoulos, N.] ATMEL HELLAS SA, IC Grp, Athens, Greece.
C3 National Centre of Scientific Research "Demokritos"; National Technical
   University of Athens
RP Sarakis, L (corresponding author), Inst Informat & Telecommun, Natl Ctr Sci Res Demokritos, 15310 Aghia Paraskevi,POB 60228, Athens, Greece.
EM sarakis@iit.demokritos.gr; nmoshopoulos@athens.atmel.com;
   dlouka@telecom.ntua.gr; kmarinis@microlab.ntua.gr;
   pstath@telecom.ntua.gr; mitrou@softlab.ntua.gr
RI Sarakis, Lambros/AAB-8798-2020
OI Sarakis, Lambros/0000-0002-3890-5476; Loukatos,
   Dimitrios/0000-0002-7675-842X
CR Anania L., 1997, INTERNET EC
   [Anonymous], J INTERNETWORKIN OCT
   [Anonymous], 1994, 1633 IETF RFC
   BARABANOV M, 1997, LINUX J
   Barzilai TP, 1998, IEEE J SEL AREA COMM, V16, P397, DOI 10.1109/49.669047
   Bennett JCR, 1997, IEEE ACM T NETWORK, V5, P675, DOI 10.1109/90.649568
   BLAKE S, 1998, 2475 IETR RFC
   CAMPBELL AT, 1999, COMPUT COMMUN REV, V29, P7
   Chao H. J., 1991, ICC 91. International Conference on Communications Conference Record (Cat. No.91CH2984-3), P180, DOI 10.1109/ICC.1991.162356
   CHAO HJ, 1992, SIGCOMM S COMM ARCH, P77
   *CISC SYST INC, 2005, CISC 7200 SER DES LI
   COURCOUBETIS C, 1998, P IEEE INT C COMM IC
   DaSilva LuizA., 2000, IEEE Communications Surveys Tutorials, V3, P2, DOI [DOI 10.1109/COMST.2000.5340797, 10.1109/COMST.2000.5340797]
   Elwalid AI, 1993, IEEE ACM T NETWORK, V1, P329, DOI 10.1109/90.234855
   FLOYD S, 1995, IEEE ACM T NETWORK, V3, P365, DOI 10.1109/90.413212
   JACOBSON V, 1989, TEPDUMP          JUN
   KELLY F, 1994, P 14 INT TEL C ITC 1
   LAINE J, RUDE CRUDE REAL TIME
   MILLER B, 1991, IEEE T INSTRUM MEAS, V40, P578, DOI 10.1109/19.87022
   Mitrou N, 1999, IEEE COMMUN LETT, V3, P300, DOI 10.1109/4234.798024
   MITROU N, 2000, TUTORIAL HDB ATM PER
   NORROS I, 1995, IEEE J SEL AREA COMM, V13, P953, DOI 10.1109/49.400651
   Parekh AK, 1993, IEEE ACM T NETWORK, V1, P344, DOI 10.1109/90.234856
   Rexford J, 1997, IEEE J SEL AREA COMM, V15, P938, DOI 10.1109/49.594854
   Soldatos J, 2004, TELECOMMUN SYST, V27, P9, DOI 10.1023/B:TELS.0000032941.38060.01
   Srinivasan B, 1998, FOURTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM - PROCEEDINGS, P112, DOI 10.1109/RTTAS.1998.683194
   TURNER JS, 1986, IEEE COMMUN MAG, V24, P8, DOI 10.1109/MCOM.1986.1092946
   Vayias E, 2002, PERFORM EVALUATION, V48, P67, DOI 10.1016/S0166-5316(02)00031-7
   YODAIKEN V, 1999, P 5 LIN EXP RAL NC
   ZHANG H, 1991, P ACM SIGCOMM, P113, DOI DOI 10.1145/115992.116004
NR 30
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2008
VL 54
IS 5
BP 491
EP 506
DI 10.1016/j.sysarc.2007.08.004
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315FL
UT WOS:000256863400002
DA 2024-07-18
ER

PT J
AU Pande, PP
   Ganguly, A
   Zhu, HB
   Grecu, C
AF Pande, Partha Pratim
   Ganguly, Amlan
   Zhu, Haibo
   Grecu, Cristian
TI Energy reduction through crosstalk avoidance coding in networks on chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 9th EUROMICRO Conference on Digital System Design - Architectures,
   Methods and Tools
CY AUG 30-SEP 01, 2006
CL Cavtat, CROATIA
SP XILINX, ALDEC
DE networks on chip; crosstalk; crosstalk avoidance codes; interconnect
   energy; low power interconnects; wormhole switching
ID COMMUNICATION; SCHEMES; FUTURE
AB Commercial designs are currently integrating from 10 to 100 embedded processors in a single system oil chip (SoC) and the number is likely to increase significantly in the near future. With this ever increasing degree of integration, design of communication architectures for large, multi-core SoCs is a challenge. Traditional bus-based systems will no longer be able to meet the clock cycle requirements of these big SoCs. Instead, the communication requirements of these large multi processor SoCs (MP-SoCs) are convened by the emerging network-on-chip (NoC) paradigm. Crosstalk between adjacent wires is an important signal integrity issue in NoC communication fabrics and it can cause timing violations and extra energy dissipation. Crosstalk avoidance codes (CACs) can be used to improve the signal integrity by reducing the effective coupling capacitance, lowering the energy dissipation of wire segments. As NoCs are built oil packet-switching, it is advantageous to modify data packets by including coded bits to protect against the negative effects of crosstalk. By incorporating crosstalk avoidance coding in NoC data streams and organizing the CAC-encoded data packets in an efficient manner, so that total number of encoding/decoding operations can be reduced over the communication channel, we are able to achieve lower communication energy, which in turn will help to decrease the overall energy dissipation. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Pande, Partha Pratim; Ganguly, Amlan; Zhu, Haibo] Washington State Univ, Sch Elect Engn & Comp Sci, Pullman, WA 99164 USA.
   [Grecu, Cristian] Univ British Columbia, Dept Elect & Comp Engn, SoC Res Lab, Vancouver, BC V6T 1Z4, Canada.
C3 Washington State University; University of British Columbia
RP Pande, PP (corresponding author), Washington State Univ, Sch Elect Engn & Comp Sci, POB 642752, Pullman, WA 99164 USA.
EM pande@eecs.wsu.edu; ganguly@eecs.wsu.edu; haibo@eecs.wsu.edu;
   grecuc@ece.ubc.ca
CR Benini L., 2002, IEEE Computer, Vol, V35, No, P70
   Bertozzi D., 2004, IEEE Circuits and Systems Magazine, V4, P18, DOI 10.1109/MCAS.2004.1330747
   Bertozzi D, 2005, IEEE T COMPUT AID D, V24, P818, DOI 10.1109/TCAD.2005.847907
   Duato J., 2002, INTERCONNECTION NETW
   Grecu C, 2005, MICROELECTRON J, V36, P833, DOI 10.1016/j.mejo.2005.03.006
   Ho R, 2001, P IEEE, V89, P490, DOI 10.1109/5.920580
   Kapur P, 2002, IEEE T ELECTRON DEV, V49, P598, DOI 10.1109/16.992868
   Kretzschmar C, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P512, DOI 10.1109/DATE.2004.1268897
   Magarshack P, 2003, DES AUT CON, P419
   Murali S, 2005, IEEE DES TEST COMPUT, V22, P434, DOI 10.1109/MDT.2005.104
   Pande PP, 2005, IEEE T COMPUT, V54, P1025, DOI 10.1109/TC.2005.134
   Rossi D, 2005, IEEE DES TEST COMPUT, V22, P59, DOI 10.1109/MDT.2005.10
   Sotiriadis PP, 2002, IEEE T VLSI SYST, V10, P341, DOI 10.1109/TVLSI.2002.1043337
   Sridhara SR, 2005, IEEE T VLSI SYST, V13, P655, DOI 10.1109/TVLSI.2005.848816
   Sridhara SR, 2005, I CONF VLSI DESIGN, P417, DOI 10.1109/ICVD.2005.65
   Stan MR, 1997, IEEE T VLSI SYST, V5, P444, DOI 10.1109/92.645071
   Tseng HP, 2001, IEEE T COMPUT AID D, V20, P528, DOI 10.1109/43.918211
   VANGAL S, 2007, P IEEE INT SOL STAT, P98
   Victor B, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P57, DOI 10.1109/ICCAD.2001.968598
NR 19
TC 16
Z9 16
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR-APR
PY 2008
VL 54
IS 3-4
BP 441
EP 451
DI 10.1016/j.sysarc.2007.09.002
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 312XK
UT WOS:000256705500008
DA 2024-07-18
ER

PT J
AU Qu, Y
   Soininen, JP
   Nurmi, J
AF Qu, Yang
   Soininen, Juha-Pekka
   Nurmi, Jari
TI Static scheduling techniques for dependent tasks on dynamically
   reconfigurable devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE run-time reconfiguration; dynamically reconfigurable hardware; task
   scheduling; genetic algorithm
ID CONFIGURATION RELOCATION; DEFRAGMENTATION; SYSTEMS
AB Dynamically reconfigurable hardware not only has high silicon reusability, but it can also deliver high performance for computation-intensive tasks. Advanced features such as run-time reconfiguration allow multiple tasks to be mapped onto the same device either simultaneously or multiplexed in time domain. These tasks need to be scheduled optimally or near optimally in order to efficiently utilize the device. It is a NP-hard problem, because task scheduling, allocation and configuration prefetching all need to be considered. In this paper, we target dependent task models and propose three static schedulers that use different problem solving strategies. The first is a heuristic approach developed from traditional list-based schedulers. It presents high efficiency but the least accuracy. The second is based on a full-domain search using constraint programming. It can guarantee to produce optimal solutions but requires significant searching effort. The last is a guided random search technique based on a genetic algorithm, which shows reasonable efficiency and much better accuracy than the heuristic approach. (c) 2007 Elsevier B.V. All rights reserved.
C1 Tech Res Ctr Finland, FI-90571 Oulu, Finland.
   Tampere Univ Technol, Inst Digital & Comp Syst, Tampere, Finland.
C3 VTT Technical Research Center Finland; Tampere University
RP Qu, Y (corresponding author), Tech Res Ctr Finland, Kaitovayla 1, FI-90571 Oulu, Finland.
EM yang.qu@vtt.fi
RI Nurmi, Jari/A-1839-2008
OI Nurmi, Jari/0000-0003-2169-4606
CR *ALT CORP, STRAT 3 EPGA FAM OV
   *ATM CORP, FPSLIC AVR FPGA
   Bazargan K, 2000, IEEE DES TEST COMPUT, V17, P68, DOI 10.1109/54.825678
   BREBNER G, 2001, P 11 INT WORKSH FIEL, P182
   Compton K, 2002, ACM COMPUT SURV, V34, P171, DOI 10.1145/508352.508353
   Compton K, 2002, IEEE T VLSI SYST, V10, P209, DOI 10.1109/TVLSI.2002.1043324
   Compton K, 2000, ANN IEEE SYM FIELD P, P279, DOI 10.1109/FPGA.2000.903415
   Correa RC, 1999, IEEE T PARALL DISTR, V10, P825, DOI 10.1109/71.790600
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Diessel O, 2000, IEE P-COMPUT DIG T, V147, P181, DOI 10.1049/ip-cdt:20000485
   DIESSEL O, 1997, P 7 INT WORKSH FIELD, P131
   Fekete SP, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P658, DOI 10.1109/DATE.2001.915093
   FREUDER EC, 1997, PURSUIT HOLY GRAIL C, V2, P57
   Fry TW, 2005, IEEE T CIRC SYST VID, V15, P1138, DOI 10.1109/TCSVT.2005.852625
   FUJII T, 1999, P INT SOL STAT CIRC, P360
   Goodman J, 2001, IEEE J SOLID-ST CIRC, V36, P1808, DOI 10.1109/4.962304
   HAUCK S, 1998, ACM SIGDA INT S FIEL, P65
   Holland J.H., 1992, Adaptation in Natural and Artificial Systems, DOI DOI 10.7551/MITPRESS/1090.001.0001
   HOU ESH, 1994, IEEE T PARALL DISTR, V5, P113, DOI 10.1109/71.265940
   LI S, 2002, P INT C VLSI DES, P245
   LI Z, 2002, THESIS NW U DEP ECE
   MAESTRE R, 2001, IEEE T VLSI SYST, V9
   Marriott K., 1998, PROGRAMMING CONSTRAI
   *PACT XPP TECHN, XPP PROD OV
   Panainte EM, 2006, DES AUT TEST EUROPE, P367
   Panainte EM, 2005, DES AUT TEST EUROPE, P100, DOI 10.1109/DATE.2005.184
   Qu Y, 2006, DES AUT TEST EUROPE, P963
   Qu Y, 2006, 2006 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, P83
   *QUICKSILVER TECHN, AD ACM SYST PLATF OV
   Resano J, 2005, DES AUT TEST EUROPE, P106, DOI 10.1109/DATE.2005.18
   *SICS AB, SICSTUS MAN
   Singh H, 2000, IEEE T COMPUT, V49, P465, DOI 10.1109/12.859540
   Skliarova I, 2004, IEEE T COMPUT, V53, P1449, DOI 10.1109/TC.2004.102
   Steiger C, 2004, IEEE T COMPUT, V53, P1393, DOI 10.1109/TC.2004.99
   Tabero J, 2004, LECT NOTES COMPUT SC, V3203, P241
   *TRISC, A7 FIELD CONF SYST O
   Vassiliadis S, 2004, IEEE T COMPUT, V53, P1363, DOI 10.1109/TC.2004.104
   Walder H., 2002, P 2 INT C ENG RECONF, P24
   *XIL INC, VIRT 5 MULT PLATF FP
   *XIL INC, APPL NOT XAPP290 2 F
NR 40
TC 22
Z9 22
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2007
VL 53
IS 11
BP 861
EP 876
DI 10.1016/j.sysarc.2007.02.004
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 210OU
UT WOS:000249466300005
DA 2024-07-18
ER

PT J
AU Niemann, JC
   Puttmann, C
   Porrmann, M
   Rückert, U
AF Niemann, Jorg-Christian
   Puttmann, Christoph
   Porrmann, Mario
   Rueckert, Ulrich
TI Resource efficiency of the GigaNetIC chip multiprocessor architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 19th International Conference on Architecture of Computing Systems
CY MAR 13-16, 2006
CL Frankfurt, GERMANY
DE network on chip; system on chip; chip multiprocessor; rapid prototyping;
   FPGA; ASIC; GigaNetIC; GigaNoC
AB In this article, we present the prototypical implementation of the scalable GigaNetIC chip multiprocessor architecture. We use an FPGA-based rapid prototyping system to verify the functionality of our architecture in a network application scenario before fabricating the ASIC in a modem CMOS standard cell technology. The rapid prototyping environment gives us the opportunity to test our multiprocessor architecture with Ethernet-based data streams in a real network scenario. Our system concept is based on a massively parallel processor structure. Due to its regularity, our architecture can be easily scaled to accommodate a wide range of packet processing applications with various performance and throughput requirements at high reliability. Furthermore, the composition based on predefined building blocks guarantees fast design cycles and simplifies system verification. We present standard cell synthesis results as well as a performance analysis for a firewall application with various couplings of hardware accelerators. Finally, we compare implementations of our architecture with state-of-the-art desktop CPUs. We use simple, general-purpose applications as well as the introduced packet processing tasks to determine the performance capabilities and the resource efficiency of the GigaNetIC architecture. We show that, if supported by the application, parallelism offers more opportunities than increasing clock frequencies. (c) 2006 Elsevier B.V. All rights reserved.
C1 Univ Gesamthsch Paderborn, Heinz Nixdorf Inst, D-4790 Paderborn, Germany.
C3 University of Paderborn
RP Puttmann, C (corresponding author), Univ Gesamthsch Paderborn, Heinz Nixdorf Inst, Warburger Str 100, D-4790 Paderborn, Germany.
EM niemann@hni.upb.de; puttmann@hni.upb.de; porrmann@hni.upb.de;
   rueckert@hni.upb.de
RI Porrmann, Mario/T-3264-2019
OI Porrmann, Mario/0000-0003-1005-5753
CR Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Duato J., 1997, INTERCONNECTION NETW
   Grünewald M, 2004, INTERNATIONAL CONFERENCE ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, P209, DOI 10.1109/PCEE.2004.1335612
   HOLLSTEIN T, 2000, ITG FACH TAG AMB INT, P127
   KALTE H, 2002, P IEEE WORKSH HET RE
   KASTENS U, 2004, P ACM SIGPLAN SIGBED
   Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
   LANGEN D, 2002, P IEEE WORKSH HET RE
   Niemann JC, 2006, LECT NOTES COMPUT SC, V3894, P268
   NIEMANN JC, 2005, ADV NETWORKING COMMU
   Niemann MC, 2005, IEEE COMP SOC ANN, P311
   *SIL, 2002, WISHBONE SYST ON CHI
   Thomas A, 2005, IEEE COMP SOC ANN, P118, DOI 10.1109/ISVLSI.2005.51
   ZHONGHAI L, 2003, P INT S SYST CHIP
NR 14
TC 9
Z9 10
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2007
VL 53
IS 5-6
SI SI
BP 285
EP 299
DI 10.1016/j.sysarc.2006.10.007
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 158LS
UT WOS:000245793600005
DA 2024-07-18
ER

PT J
AU Bishnu, A
   Bhattacharya, BB
   Kundu, MK
   Murthy, CA
   Acharya, T
AF Bishnu, A
   Bhattacharya, BB
   Kundu, MK
   Murthy, CA
   Acharya, T
TI A pipeline architecture for computing the Euler number of a binary image
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT International Conference on Image Processing (ICIP 2001)
CY OCT 07-10, 2001
CL THESSALONIKI, GREECE
SP IEEE Signal Processing Soc, IEEE
DE Euler number; image processing; pipeline architecture; VLSI
   implementation
AB Euler number of a binary image is a fundamental topological feature that remains invariant under translation, rotation, scaling, and rubber-sheet transformation of the image. In this work, a run-based method for computing Enter number is formulated and a new hardware implementation is described. Analysis of time complexity and performance measure is provided to demonstrate the efficiency of the method. The sequential version of the proposed algorithm requires significantly fewer number of pixel accesses compared to the existing methods and tools based on bit-quad counting or quad-tree, both for the worst case and the average case. A pipelined architecture is designed with a single adder tree to implement the algorithm on-chip by exploiting its inherent parallelism, The architecture uses O(N) 2-input gates and requires O(NlogN) time to compute the Euler number of an N x N image. The same hardware, with minor modification, can be used to handle arbitrarily large pixel matrices. A standard cell based VLSI implementation of the architecture is also reported. As Euler number is a widely used parameter, the proposed design can be readily used to save computation time in many image processing applications. (c) 2005 Elsevier B.V. All rights reserved.
C1 Indian Stat Inst, Ctr Soft Comp Res, Kolkata 700108, India.
   Japan Adv Inst Sci & Technol, Tatsunokuchi, Ishikawa 9231292, Japan.
   Avisere Inc, Tucson, AZ 85711 USA.
C3 Indian Statistical Institute; Indian Statistical Institute Kolkata;
   Japan Advanced Institute of Science & Technology (JAIST)
RP Indian Stat Inst, Ctr Soft Comp Res, 203 BT Rd, Kolkata 700108, India.
EM arijit@jaist.ac.jp; bhargab@isical.ac.in; malay@isical.ac.in;
   murthy@isical.ac.in; tinku.acharya@avisere.com
RI Bhattacharya, Bhargab/AAE-6130-2020
CR [Anonymous], 1982, Digital Picture Processing
   Bishnu A, 2002, INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, PROCEEDINGS, P121, DOI 10.1109/ITCC.2002.1000372
   CHEN MH, 1988, PATTERN RECOGN LETT, V8, P295, DOI 10.1016/0167-8655(88)90078-5
   CHIAVETTA F, 1993, PATTERN RECOGN LETT, V14, P849, DOI 10.1016/0167-8655(93)90148-7
   DEY S, 2000, P 13 INT C VLSI DES, P330
   DiZenzo S, 1996, IEEE T PATTERN ANAL, V18, P83, DOI 10.1109/34.476016
   DYER CR, 1980, COMPUT VISION GRAPH, V13, P270, DOI 10.1016/0146-664X(80)90050-7
   Gonzalez R. C., 2007, DIGITAL IMAGE PROCES
   GRAY SB, 1971, IEEE T COMPUT, VC 20, P551, DOI 10.1109/T-C.1971.223289
   Hwang K., 1985, COMPUTER ARCHITECTUR
   Juan L.D.S., 1996, PATTERN RECOGN, V29, P471
   LEE CN, 1991, CVGIP-GRAPH MODEL IM, V53, P522, DOI 10.1016/1049-9652(91)90003-3
   Leighton F.T., 1992, Introduction to Parallel Algorithms and Architecture: Arrays, Trees, Hypercubes
   Minsky M.L., 1968, PERCEPTRONS
   Nayar SK, 1996, INT J COMPUT VISION, V17, P219, DOI 10.1007/BF00128232
   Pogue BW, 2000, J BIOMED OPT, V5, P72, DOI 10.1117/1.429971
   Pratt W.K, 1978, DIGITAL IMAGE PROCES
   Rosin PL, 1995, PROCEEDINGS OF THE 6TH BRITISH MACHINE VISION CONFERENCE 1995, VOLS 1 AND 2, P347
   SAMET H, 1985, IEEE T PAMI, V7
   SHIH FY, 1995, IEEE T IMAGE PROCESS, V4, P11, DOI 10.1109/83.350817
   SRIHARI SN, 1986, P ACM IEEE JOINT FAL
   STAVRIANOPOULOU A, 2000, P 15 INT C PATT REC, V3, P7034
   VENKATARANGAN AB, 2000, THESIS SUNY STONY BR
NR 23
TC 31
Z9 34
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2005
VL 51
IS 8
BP 470
EP 487
DI 10.1016/j.sysarc.2004.12.001
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 951TA
UT WOS:000230952700002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Sridharan, K
   Priya, TK
AF Sridharan, K
   Priya, TK
TI A parallel algorithm for constructing reduced visibility graph and its
   FPGA implementation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE reduced visibility graph; parallel algorithm and architecture; FPGA
   implementation
ID SHORTEST PATHS; SEARCH
AB A central geometric structure in applications such as robotic path planning and hidden line elimination in computer graphics is the visibility graph. A new parallel algorithm to construct the reduced visibility graph in a convex polygonal environment is presented in this paper. The computational complexity is O(p(2) log(n/p)) where p is the number of objects and n is the total number of vertices. A key feature of the algorithm is that it supports easy mapping to hardware. The algorithm has been simulated (and verified) using C. Results of hardware implementation show that the design operates at high speed requiring only small space. In particular, the hardware implementation operates at approximately 53 MHz and accommodates the reduced visibility graph of an environment with 80 vertices in one XCV3200E device. (C) 2004 Elsevier B.V. All rights reserved.
C1 Indian Inst Technol, Dept Elect Engn, Madras 600036, Tamil Nadu, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Madras
RP Sridharan, K (corresponding author), Indian Inst Technol, Dept Elect Engn, Madras 600036, Tamil Nadu, India.
EM sridhara@iitm.ac.in; tkpriya@yahoo.com
CR [Anonymous], 2012, Robot Motion Planning
   BARBEHENN M, 1995, IEEE T ROBOTIC AUTOM, V11, P198, DOI 10.1109/70.370502
   DeHon A, 2000, COMPUTER, V33, P41, DOI 10.1109/2.839320
   Dobkin D. P., 1988, Proceedings of the Fourth Annual Symposium on Computational Geometry, P224, DOI 10.1145/73393.73416
   DOYLE AB, 1994, IEEE INT CONF ROBOT, P1561, DOI 10.1109/ROBOT.1994.351366
   GUPTA KK, 1995, IEEE T ROBOTIC AUTOM, V11, P897, DOI 10.1109/70.478437
   Janet JA, 1997, IEEE T ROBOTIC AUTOM, V13, P132, DOI 10.1109/70.554354
   Katz DS, 2003, COMPUTER, V36, P52, DOI 10.1109/MC.2003.1160056
   Lam SK, 2001, J INTELL ROBOT SYST, V32, P307, DOI 10.1023/A:1013949515552
   LOZANOPEREZ T, 1979, COMMUN ACM, V22, P560, DOI 10.1145/359156.359164
   ROHNERT H, 1986, INFORM PROCESS LETT, V23, P71, DOI 10.1016/0020-0190(86)90045-1
   Tzionas PG, 1997, IEEE T ROBOTIC AUTOM, V13, P237, DOI 10.1109/70.563646
NR 12
TC 1
Z9 2
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2004
VL 50
IS 10
BP 635
EP 644
DI 10.1016/j.sysarc.2004.02.003
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 858GN
UT WOS:000224180400004
DA 2024-07-18
ER

PT J
AU Dustdar, S
   Gall, H
AF Dustdar, S
   Gall, H
TI Architectural concerns in distributed and mobile collaborative systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 11th Euromicro Conference on Parallel, Distributed and Network-Based
   Processing
CY FEB 05-07, 2003
CL GENOA, ITALY
SP Italian Natl Res Council, Inst Appl Math & Informat Technol, European Commiss Informat Soc Technol Program, Euromicro
DE process awareness; software architecture; mobile collaborative systems
ID WORKFLOW
AB Organizations increasingly coordinate their product and service development processes to deliver their products and services as fast as possible, and to involve employees, customers, suppliers, and business partners seamlessly in different stages of the processes. These processes have to consider that their participants are increasingly on the move or distributed while they are working. Expertise needs to be shared across locations and different mobile devices. This paper describes a framework for distributed and mobile collaboration, defines a set of requirements for virtual communities, and discusses a mobile teamwork support software architecture that has been developed in the EU-project MOTION. The framework together with the architecture enables to enhance current collaboration approaches to include the dimension of mobile participants and virtual communities for distributed product development. This is achieved by integrating process and workspace management requirements with Peer-to-Peer Middleware, Publish-Subscribe, and Community and User Management components. (C) 2003 Elsevier B.V. All rights reserved.
C1 Vienna Univ Technol, Distributed Syst Grp, A-1040 Vienna, Austria.
C3 Technische Universitat Wien
RP Vienna Univ Technol, Distributed Syst Grp, Argentinierstr 8-184-1, A-1040 Vienna, Austria.
EM dustdar@infosys.tuwien.ac.at; gall@infosys.tuwien.ac.at
RI Dustdar, Schahram/G-9877-2015
OI Dustdar, Schahram/0000-0001-6872-8821; Gall, Harald/0000-0002-3874-5628
CR BASS L, 1998, SOFTWARE ARCH PRACTI
   Bolcer GA, 2000, IEEE INTERNET COMPUT, V4, P46, DOI 10.1109/4236.845390
   Bosch J., 2000, Design and Use of Software Architectures: Adopting and Evolving a Product-Line Approach
   Bussler C, 1999, IEEE CONCURR, V7, P32, DOI 10.1109/4434.788777
   BUSSLER C, 2001, COMPUTER SCI LECT NO, P16
   CASATI F, 2001, COMPUTER SCI LECT NO, P171
   CHEN Q, 2001, HPL200114
   Chinn SJ, 2000, IEEE T ENG MANAGE, V47, P485, DOI 10.1109/17.895343
   Christophides V., 2001, Cooperative Information Systems. 9th International Conference CoopIS 2001. Proceedings (Lecture Notes in Computer Science Vol.2172), P386
   CRAVEN N, 1995, P COOCS INT C MILP C
   Cugola G, 2001, IEEE T SOFTWARE ENG, V27, P827, DOI 10.1109/32.950318
   Dayal U., 2001, P 27 VLDB C ROM IT
   DUSTDAR S, 2003, P 11 EUR C PAR DISTR
   ELLIS CA, 1991, COMMUN ACM, V34, P38
   ELLIS CA, 1980, COMPUT SURV, V12, P26
   ELLIS CA, 1995, P COOCS INT C MILP C
   FENKAM P, 2000, THESIS TECHNICAL U V
   FLORES F, 1988, ACM T OFFICE INFORMA, V6
   Gong L, 2001, IEEE INTERNET COMPUT, V5, P88, DOI 10.1109/4236.935182
   GRUDIN J, 1988, P ACM CSCW 88 C AUG
   HAUSLEITNER A, 1999, ERFAHRUNGEN JAVA PRO
   Hauswirth M, 1999, LECT NOTES COMPUT SC, V1687, P20, DOI 10.1145/318774.318784
   JAZAYERI M, 2000, SOFTWARE ARCH PRODUC
   KAFEZA E, 2001, COMPUTER SCI LECT NO, P74
   KIRDA E, 2001, 10 IEEE WORKSH EN TE
   KLOCKNER K, 2001, P 10 EUR WORKSH PAR, P277
   KRITHIVISAN R, 2001, COMPUTER SCI LECT NO, P89
   KRUCHTEN PB, 1995, IEEE SOFTWARE, V12, P42, DOI 10.1109/52.469759
   PAPAZOGLOU MP, 1998, COMPUTER SCI LECT NO, P192
   PUUSTJARVI J, 2001, COMPUTER SCI LECT NO, P836
   SCHAL T, 1996, WORKFLOW MANAGMENT S
   *WFMC, 1995, WORKFL MAN SPEC GLOS
   ZENG L, 2001, COMPUTER SCI LECT NO, P409
NR 33
TC 20
Z9 22
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2003
VL 49
IS 10-11
BP 457
EP 473
DI 10.1016/S1383-7621(03)00092-4
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 749XH
UT WOS:000186955000005
DA 2024-07-18
ER

PT J
AU Wolinski, C
   Gokhale, M
   McCabe, K
AF Wolinski, C
   Gokhale, M
   McCabe, K
TI Polymorphous fabric-based systems: Model, tools, applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
AB A polymorphous fabric-based systems is a parameterized cellular architecture in which an array of computing cells communicates with an embedded processor through a global memory. This architecture is customizable to different classes of applications by functional unit, interconnect, and memory parameters, and can be instantiated efficiently on platform FPGAs. In previous work [IEEE Micro 22(5) (2002)], we have demonstrated the advantage of reconfigurable fabrics for image and signal processing applications. Recently, we have build a fabric generator (FG), a Java-based toolset that greatly accelerates construction of the fabrics. A module-generation library is used to define, instantiate, and interconnect cells' datapaths. FG also generates customized sequencers for individual cells or collections of cells. We describe the fabric-based system model, the FIG toolset, and concrete realizations of fabric architectures generated by FIG on the Altera Excalibur ARM that can deliver 4.5 GigaMACs/s (8/16 bit data, multiply-accumulate). (C) 2003 Elsevier B.V. All rights reserved.
C1 Los Alamos Natl Lab, Los Alamos, NM 87545 USA.
   IFSIC, IRISA, F-35042 Rennes, France.
C3 United States Department of Energy (DOE); Los Alamos National
   Laboratory; Universite de Rennes
RP Wolinski, C (corresponding author), Los Alamos Natl Lab, POB 1663, Los Alamos, NM 87545 USA.
RI McCabe, Kevin/H-3381-2013
CR BAUMGARTE V, INT C ENG REC SYST A
   ESTLICK M, ACM FPGA2001
   GOKHALE M, 2003, J SUPERCOMPUTING, V24
   GOKHALE M, INT C APPL SPEC ARR
   GREEN CED, 1996, FIELD PROGRAMMABLE L, P126
   GUCCIONE S, JAVA BASED INTERFACE
   HAUSER JR, 1997, P IEEE WORKSH FPGAS
   HUTCHINS B, P IEEE S FIELD PROGR
   MIYAMORI T, IEEE S FPGAS CUST CO
   Vuillemin JE, 1996, IEEE T VLSI SYST, V4, P56, DOI 10.1109/92.486081
   WOLINSKI C, 2002, ERSA
   WOLINSKI C, 2002, IEEE MICRO, V22
   WOLINSKI C, HPCA9SSRS
   [No title captured]
NR 14
TC 4
Z9 4
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2003
VL 49
IS 4-6
BP 143
EP 154
DI 10.1016/S1383-7621(03)00074-2
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 738MH
UT WOS:000186292100003
DA 2024-07-18
ER

PT J
AU Wu, JG
   Srikanthan, T
AF Wu, JG
   Srikanthan, T
TI An improved reconfiguration algorithm for degradable VLSI/WSI arrays
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE degradable VLSI/WSI array; reconfiguration; fault-tolerance; greedy
   algorithm; NP-completeness
AB This paper discusses the NP-complete problem of reconfiguring a two-dimensional degradable VLSI/WSI array under the row and column routing constraints. A new strategy for row selection in the logical array is proposed and Low's algorithm is simplified. Experimental results show that our algorithm is approximately 50% faster than the most efficient algorithm, cited in the literature, without loss of performance. (C) 2003 Elsevier B.V. All rights reserved.
C1 Nanyang Technol Univ, Sch Comp Engn, Ctr High Performance Embedded Syst, Singapore 639798, Singapore.
C3 Nanyang Technological University
RP Wu, JG (corresponding author), Nanyang Technol Univ, Sch Comp Engn, Ctr High Performance Embedded Syst, Nanyang Ave, Singapore 639798, Singapore.
EM asjgwu@ntu.edu.sg; astsrikan@ntu.edu.sg
OI Srikanthan, Thambipillai/0000-0003-3664-4345
CR Chen YY, 1997, IEEE T COMPUT, V46, P1363, DOI 10.1109/12.641936
   Distante F, 1997, 1997 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, P261, DOI 10.1109/DFTVS.1997.628333
   GREENE JW, 1984, J ACM, V31, P694, DOI 10.1145/1634.2377
   Horita T, 2000, IEEE T COMPUT, V49, P542, DOI 10.1109/12.862214
   KOREN I, 1990, COMPUTER, V23, P73, DOI 10.1109/2.56854
   KUO SY, 1987, IEEE DES TEST COMPUT, V4, P24, DOI 10.1109/MDT.1987.295111
   KUO SY, 1992, IEEE T COMPUT AID D, V11, P1289, DOI 10.1109/43.170991
   LAM CWH, 1989, IEEE T COMPUT, V38, P833, DOI 10.1109/12.24292
   Low CP, 1997, IEEE T COMPUT AID D, V16, P1213, DOI 10.1109/43.662684
   Low CP, 2000, IEEE T COMPUT, V49, P553, DOI 10.1109/12.862215
   MANGIR TE, 1982, IEEE T COMPUT, V31, P609, DOI 10.1109/TC.1982.1676058
   NEGRINI R, 1989, FAULT TOLERANCE RECO
   SAMI M, 1986, P IEEE, V74, P712, DOI 10.1109/PROC.1986.13533
   WEY CL, 1987, IEEE T COMPUT AID D, V6, P222
NR 14
TC 24
Z9 25
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2003
VL 49
IS 1-2
BP 23
EP 31
DI 10.1016/S1383-7621(03)00041-9
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 713YZ
UT WOS:000184886700002
DA 2024-07-18
ER

PT J
AU Cha, H
   Kim, J
   Ha, R
AF Cha, H
   Kim, J
   Ha, R
TI Bandwidth constrained smoothing for multimedia streaming with scheduling
   support
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE end-system QoS management; multimedia streaming; bandwidth smoothing;
   real-time task scheduling
ID PERFORMANCE
AB Providing a satisfactory multimedia service in networking environments requires an effective media delivery mechanism. However, a common network such as the Internet does not provide a guaranteed network bandwidth to accommodate multimedia service in a reliable fashion. A typical approach to assist multimedia delivery is via buffer management and task scheduling in end-systems. Buffer management techniques are classified into two categories; one is to adapt the changes in network load and the other is to smooth the bandwidth requirement. The former may cause a serious loss of service quality whereas the latter is unable to adapt to the dynamic network condition. In this paper, we propose a bandwidth-adaptive media smoothing technique which smoothes the bandwidth requirement for media delivery at run time by considering the availability of network bandwidth. Meanwhile, the bandwidth smoothing technique still has the possibility of causing jitter because the policy runs on the application layer so that it cannot guarantee task completion in time. Thus, we also propose a task scheduling algorithm optimized for the bandwidth adaptive smoothing. This scheduling technique handles the media data appropriately in order to minimize jitter. Simulation results with prerecorded MPEG videos show that the quality of delivered video is improved with the proposed bandwidth adaptive smoothing and task scheduling mechanisms. (C) 2003 Published by Elsevier Science B.V.
C1 Yonsei Univ, Dept Comp Sci, Seodaemun Gu, Seoul 120749, South Korea.
   Pantech & Curitel Co Ltd, Seocho Gu, Seoul 137070, South Korea.
   Hongik Univ, Dept Comp Engn, Mapo Gu, Seoul 121791, South Korea.
C3 Yonsei University; Hongik University
RP Kwangwoon Univ, Dept Comp Sci, Nowon Gu, Weolgye Dong 447-1, Seoul 139702, South Korea.
EM hjcha@cs.yonsei.ac.kr
RI Cha, Hojung/G-8084-2012
CR Bewick C, 2002, IEEE SYMP COMP COMMU, P114, DOI 10.1109/ISCC.2002.1021666
   CEN S, 1998, P MULT COMP NETW JAN, P250
   Cha HJ, 2003, MULTIMED TOOLS APPL, V19, P155, DOI 10.1023/A:1022195128444
   FENG W, 1995, P IS T SPIE S MULT C, P234
   Goyal P, 1996, PROCEEDINGS OF THE SECOND SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '96), P107, DOI 10.1145/248155.238766
   Goyal P., 1996, Computer Communication Review, V26, P157, DOI 10.1145/248157.248171
   Lakshman TV, 1997, IEEE ACM T NETWORK, V5, P336, DOI 10.1109/90.611099
   Li CZ, 2002, IEEE ACM T NETWORK, V10, P776, DOI 10.1109/TNET.2002.805024
   MCCANNE S, 1995, P ACM MULT 95 SAN FR, P511
   Mercer C. W., 1994, Proceedings of the International Conference on Multimedia Computing and Systems (Cat. No.94TH0631-2), P90, DOI 10.1109/MMCS.1994.292439
   Nieh Jason., 1997, P 16 ACM S OPERATING, P184, DOI DOI 10.1145/268998.266677
   ROWE LA, 1994, P IS T SPIE S HIGH S, P134
   SALEHI J, 1996, P ACM SIGMETRICS 96, P222
   Sen S, 2000, IEEE T MULTIMEDIA, V2, P37, DOI 10.1109/6046.825793
   WALPOLE J, 1997, P 26 SPIE APPL IM PA
   ZHANG H, 1995, P IEEE, V83, P1374, DOI 10.1109/5.469298
NR 16
TC 1
Z9 1
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2003
VL 48
IS 11-12
BP 353
EP 366
DI 10.1016/S1383-7621(03)00022-5
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 674EY
UT WOS:000182625500004
DA 2024-07-18
ER

PT J
AU Sun, H
   Dai, SS
   Huang, JZ
   Yue, YL
   Qin, X
AF Sun, Hui
   Dai, Shangshang
   Huang, Jianzhong
   Yue, Yinliang
   Qin, Xiao
TI DAC: A dynamic active and collaborative cache management scheme for
   solid state disks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Caching scheme; Hot/cold; Collaborative; Active write back; NAND flash;
   Solid state disks
ID BUFFER REPLACEMENT ALGORITHM; GARBAGE COLLECTION; STORAGE-SYSTEMS;
   FLASH; LRU; PERFORMANCE
AB NAND Flash memory-based SSDs have been widely used in modern storage systems to improve the performance and energy consumption. Existing caching management schemes rarely consider the utilization of parallel resources in flash memory array inside an SSD while these parallel resources cannot be fully exploited. The I/Os-access conflicts deteriorate the SSD performance and enlarge the response time under write-intensive workloads. Most cache replacement strategies give priority to clean data to improve the I/O-access conflicts, thereby boosting the SSD performance. However, clean data entirely depends on missed read-I/Os requests. Ideally, data replacement ought to evict clean data in the cache thanks to low replacement cost. As such, flash memory-based caching schemes give the highest priority to clean data. However, the proportion of replaced clean data is low in cache data. To solve this issue, we propose a dynamic active and collaborative cache management named DAC, in which the cache is composed of cold cache, hot cache, ghost cold cache, and ghost hot cache. DAC determines hot-cold changes of the I/O requests in workloads based on ghost cache size, thereby adjusting the real cache size to well serve I/O requests. The dynamic write-back window (DWW) mechanism dynamically adjusts the write-back window size in the cold cache. The write-back thresholds automatically update according to the changes in I/O patterns in workloads. When a flash chip is in the idle state, DAC produces clean data by proactively writing normal cold cache data back into flash memory, and the clean data is migrated into the active cold cache. DAC prioritizes replacing data in the active cold cache, aiming to avoid evicting data that are just read from flash memory. This method is adept at boosting the replacement rate of clean data, thereby optimizing SSD performance. We undertake extensive experiments in the latest NVMe SSD simulator to validate the DAC's edge over the seven existing caching schemes including LRU, CFLRU, GCaR-CFLRU, LCR, ARC, AD-LRU, and MQsim. The results unveil that our DAC shortens the response time by up to 60.8% with an average optimization rate of 24.4%. When it comes to response-time cliff, the maximum improvement offered by DAC reaches approximately 68.71%; meanwhile, DAC delivers an average optimization rate of 26.9%. Besides, the number of erase count reduces by up to 93.3% with an average improvement rate of 17.04%.
C1 [Sun, Hui; Dai, Shangshang] Anhui Univ, Jiu Long Rd 111, Hefei 230601, Anhui, Peoples R China.
   [Huang, Jianzhong] Huazhong Univ Sci & Technol, Luoyu Rd 1037, Wuhan 430074, Hubei, Peoples R China.
   [Yue, Yinliang] Zhongguancun Lab, Shuangqing Rd 30, Beijing 100084, Peoples R China.
   [Qin, Xiao] Auburn Univ, Quad Ctr Auburn, Auburn, AL 36849 USA.
C3 Anhui University; Huazhong University of Science & Technology;
   Zhongguancun Laboratory; Auburn University System; Auburn University
RP Sun, H (corresponding author), Anhui Univ, Jiu Long Rd 111, Hefei 230601, Anhui, Peoples R China.; Yue, YL (corresponding author), Zhongguancun Lab, Shuangqing Rd 30, Beijing 100084, Peoples R China.
EM sunhui@ahu.edu.cn; shangshagndai@ahu.edu.cn; hjzh@hust.edu.cn;
   yueyl@zgclab.edu.cn; xqin@auburn.edu
RI Huang, Jianzhong/KEI-1516-2024; yue, yin/KGM-0300-2024
FU National Natural Science Foundation of China [62072001, CARCH201915];
   State Key Laboratory of Computer Architecture (ICT, CAS) [KJ2017A015];
   Natural Science Research Projects at Higher Institutions in Anhui
   Province [IIS-1618669]; U.S. National Science Foundation [OAC-1642133,
   CCF-0845257];  [61702004]
FX This work is supported in part by National Natural Science Foundation of
   China under Grants 61702004, 62072001, State Key Laboratory of Computer
   Architecture (ICT, CAS) under Grant No. CARCH201915, and Natural Science
   Research Projects at Higher Institutions in Anhui Province (KJ2017A015)
   . Xiao Qin's work is supported by the U.S. National Science Foundation
   under Grants IIS-1618669, OAC-1642133, CCF-0845257.
CR [Anonymous], 2018, G2M RES RELEASES FAL
   Bai S, 2016, CONCURR COMP-PRACT E, V28, P2670, DOI 10.1002/cpe.3730
   Beckmann N, 2018, PROCEEDINGS OF THE 15TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION (NSDI'18), P389
   Bhimani J, 2018, PROCEEDINGS 2018 IEEE 11TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING (CLOUD), P17, DOI 10.1109/CLOUD.2018.00010
   Burr GW, 2016, IEEE J EM SEL TOP C, V6, P146, DOI 10.1109/JETCAS.2016.2547718
   Bux W, 2010, PERFORM EVALUATION, V67, P1172, DOI 10.1016/j.peva.2010.07.003
   Chen A, 2016, SOLID STATE ELECTRON, V125, P25, DOI 10.1016/j.sse.2016.07.006
   Chen H, 2021, CONCURR COMP-PRACT E, V33, DOI 10.1002/cpe.5395
   Chen H, 2019, DES AUT TEST EUROPE, P590, DOI [10.23919/date.2019.8715252, 10.23919/DATE.2019.8715252]
   Chen QH, 2022, PR IEEE COMP DESIGN, P59, DOI 10.1109/ICCD56317.2022.00019
   Cho MS, 2021, ELECTRONICS-SWITZ, V10, DOI 10.3390/electronics10202503
   DAN A, 1990, PERF E R SI, V18, P143, DOI 10.1145/98460.98525
   Ebrahimi S, 2022, IEEE T EMERG TOP COM, V10, P1492, DOI 10.1109/TETC.2021.3102041
   Fan ZQ, 2014, IEEE S MASS STOR SYS
   Gao CM, 2019, IEEE S MASS STOR SYS, P172, DOI 10.1109/MSST.2019.000-5
   Gao CM, 2018, IEEE T COMPUT AID D, V37, P168, DOI 10.1109/TCAD.2017.2693281
   Gao CM, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3131850
   Gomez-Luna J., 2018, MQSIM GITHUB REPOSIT
   Guo JY, 2017, INT PARALL DISTRIB P, P1184, DOI 10.1109/IPDPS.2017.55
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   HU Y., 2011, P INT C SUPERCOMPUTI, P96
   Huang MQ, 2010, PROCEEDINGS OF THE 2010 COMPUTING FRONTIERS CONFERENCE (CF 2010), P41, DOI 10.1145/1787275.1787282
   Jain A, 2016, CONF PROC INT SYMP C, P78, DOI 10.1109/ISCA.2016.17
   Jen-Wei Hsieh, 2006, ACM Transaction on Storage, V2, P22, DOI 10.1145/1138041.1138043
   Jin PQ, 2012, DATA KNOWL ENG, V72, P83, DOI 10.1016/j.datak.2011.09.007
   Johnson T., 1994, P 20 INT C VER LARG, P439
   Jung H, 2008, IEEE T CONSUM ELECTR, V54, P1215, DOI 10.1109/TCE.2008.4637609
   Kultursay Emre, 2013, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2013), P256
   Lee C, 2017, SYSTOR'17: PROCEEDINGS OF THE 10TH ACM INTERNATIONAL SYSTEMS AND STORAGE CONFERENCE, DOI 10.1145/3078468.3078479
   Li P, 2021, P INT MULTICONFERENC, P1
   Li Z, 2009, IEEE T CONSUM ELECTR, V55, P1351, DOI 10.1109/TCE.2009.5277999
   Lin H., 2022, IEEE Trans Comput-Aided Des Integr Circuits Syst
   Lin H., 2022, P 51 INT C PARALLEL, P1
   Liu CY, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE AND STORAGE (NAS)
   Liu RP, 2022, IEEE T PARALL DISTR, V33, P2444, DOI 10.1109/TPDS.2022.3143295
   Lung M, 2014, INT S HIGH PERF COMP, P524
   Megiddo N, 2004, COMPUTER, V37, P58, DOI 10.1109/MC.2004.1297303
   Megiddo N, 2003, USENIX ASSOCIATION PROCEEDINGS OF THE 2ND USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST'03), P115
   Micron, 2014, NAND FLASH MEM MLC M
   Narayanan D, 2008, PROCEEDINGS OF THE 6TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '08), P253
   O'Neil E. J., 1993, SIGMOD Record, V22, P297, DOI 10.1145/170036.170081
   Ou Y., 2009, DAMON 09, P15
   Pan YBA, 2021, IEEE T CONSUM ELECTR, V67, P141, DOI 10.1109/TCE.2021.3067604
   Park S.-y., 2006, P 2006 INT C COMP AR, P234, DOI DOI 10.1145/1176760.1176789
   Rodriguez LV, 2021, PROCEEDINGS OF THE 19TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '21), P341
   Ruan X., 2021, 2021 IEEE INT C NETW, P1
   Sha Z., 2021, IFIP INT C NETWORK P, P214
   Sha ZB, 2022, DES AUT TEST EUROPE, P891, DOI 10.23919/DATE54114.2022.9774532
   SNIA, 2008, MSR CAMBR TRAC
   Song Jiang, 2002, Performance Evaluation Review, V30, P31, DOI 10.1145/511399.511340
   Sun H, 2022, J SYST ARCHITECT, V131, DOI 10.1016/j.sysarc.2022.102705
   Sun H, 2021, IEEE T PARALL DISTR, V32, P1437, DOI 10.1109/TPDS.2021.3052028
   Tavakkol A, 2018, PROCEEDINGS OF THE 16TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P49
   Tavakkol Arash., 2016, ACM Transactions on Modeling and Performance Evaluation of Computing Systems (TOMPECS), V1, P1
   traces cs umass edu, 2002, UMASS TRACE REPOSITO
   Tripathy S, 2022, J SYST ARCHITECT, V122, DOI 10.1016/j.sysarc.2021.102334
   Wan JG, 2017, INT PARALL DISTRIB P, P102, DOI 10.1109/IPDPS.2017.54
   Wu S., 2016, P 2016 INT C SUP, P1
   Wu SZ, 2017, IEEE T PARALL DISTR, V28, P2852, DOI 10.1109/TPDS.2017.2692757
   Yadgar G, 2021, ACM T STORAGE, V17, DOI 10.1145/3423137
   Yan SQ, 2017, ACM T STORAGE, V13, DOI 10.1145/3121133
   [曾祥伟 Zeng Xiangwei], 2021, [计算机科学与探索, Journal of Frontiers of Computer Science & Technology], V15, P84
   Zhou B, 2021, ASIA S PACIF DES AUT, P645, DOI 10.1145/3394885.3431520
NR 63
TC 1
Z9 1
U1 1
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2023
VL 140
AR 102896
DI 10.1016/j.sysarc.2023.102896
EA MAY 2023
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA P8RM2
UT WOS:001053287400001
OA hybrid
DA 2024-07-18
ER

PT J
AU Liu, SG
   Liu, YW
   Liu, WD
   Zhang, YC
AF Liu, Shuanggen
   Liu, Yaowei
   Liu, Wandi
   Zhang, Yuchen
TI A certificateless multi-dimensional data aggregation scheme for smart
   grid
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Fog computing; Multi-dimensional data aggregation; Paillier homomorphic
   encryption; Certificateless
ID AUTHENTICATION
AB In the context of the smart grid, the use of smart meters to regularly collect electricity data from customers poses a significant risk of privacy disclosure. Furthermore, traditional data aggregation schemes assume a fully trusted authority, neglecting the possibility of malicious trusted third parties and collusive attacks from control centers and gateways, which raises privacy invasion concerns for users. To address this issue, this article proposes a multi-dimensional data aggregation scheme based on certificateless public key cryptography for smart grid, which utilizes Paillier homomorphic encryption system in a fog computing-based architecture and implements authentication and key negotiation among member users. This scheme is designed to resist collusive attacks from control centers (CC) and fog nodes (FNs), while also protecting users' privacy even in the face of a malicious key generation center (KGC). Detailed security analysis demonstrates that the proposed scheme meets the security requirements of the smart grid. Additionally, Performance analysis shows that the proposed scheme can effectively reduce the computational overhead of both smart meters and aggregators compared to existing multidimensional data aggregation schemes.
C1 [Liu, Shuanggen; Liu, Yaowei; Liu, Wandi; Zhang, Yuchen] Xian Univ Posts & Telecommun, Sch Cyberspace Secur, Xian 710121, Peoples R China.
C3 Xi'an University of Posts & Telecommunications
RP Liu, SG (corresponding author), Xian Univ Posts & Telecommun, Sch Cyberspace Secur, Xian 710121, Peoples R China.
EM liusgxupt@163.com
RI liu, sha/JXL-6600-2024; Zhang, Yuchen/ABL-9720-2022; ren,
   jing/JXN-8411-2024; wang, yingying/JSK-6741-2023
OI Zhang, Yuchen/0000-0002-3153-4000; Liu, Shuanggen/0000-0002-8188-2820
FU National Natural Science Foundation of China [62102311]
FX Acknowledgments This work was supported by National Natural Science
   Foundation of China under Grant (NO. 62102311) .
CR Al-Riyami SS, 2003, LECT NOTES COMPUT SC, V2894, P452
   Cha JC, 2003, LECT NOTES COMPUT SC, V2567, P18
   Chen YW, 2021, IEEE INTERNET THINGS, V8, P12360, DOI 10.1109/JIOT.2021.3063412
   Chen YW, 2019, IEEE SENS J, V19, P3921, DOI 10.1109/JSEN.2019.2895769
   Guo R, 2022, J SYST ARCHITECT, V129, DOI 10.1016/j.sysarc.2022.102633
   Hassan A, 2018, J AMB INTEL HUM COMP, V9, P1713, DOI 10.1007/s12652-017-0622-1
   Jakobsson M, 2002, LECT NOTES COMPUT SC, V2339, P178
   Jin CH, 2022, J SYST ARCHITECT, V127, DOI 10.1016/j.sysarc.2022.102522
   Li JG, 2020, WIRELESS PERS COMMUN, V111, P1255, DOI 10.1007/s11277-019-06912-y
   Li JG, 2021, IEEE T SERV COMPUT, V14, P71, DOI 10.1109/TSC.2018.2789893
   Li JG, 2018, FUND INFORM, V157, P111, DOI 10.3233/FI-2018-1620
   Li JG, 2015, SECUR COMMUN NETW, V8, P1979, DOI 10.1002/sec.1146
   Li SH, 2018, IEEE T IND INFORM, V14, P462, DOI 10.1109/TII.2017.2721542
   Liu SG, 2022, FRONT INFORM TECH EL, V23, P1354, DOI 10.1631/FITEE.2100518
   Lu R, 2017, IEEE ACCESS, V5, P3302, DOI 10.1109/ACCESS.2017.2677520
   Lu RX, 2012, IEEE T PARALL DISTR, V23, P1621, DOI 10.1109/TPDS.2012.86
   Merad-Boudia OR, 2021, IEEE INTERNET THINGS, V8, P6143, DOI 10.1109/JIOT.2020.3040982
   Ming Y, 2019, IEEE ACCESS, V7, P32907, DOI 10.1109/ACCESS.2019.2903533
   Mohammadali A, 2021, IEEE T SMART GRID, V12, P5212, DOI 10.1109/TSG.2021.3049222
   Paillier P, 1999, LECT NOTES COMPUT SC, V1592, P223
   Saleem A, 2020, IEEE INTERNET THINGS, V7, P6132, DOI 10.1109/JIOT.2019.2957314
   Senouci MR, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102271
   Shamir A., 1984, WORKSH THEOR APPL CR, P47, DOI DOI 10.1007/3-540-39568-7
   Shen H, 2020, INFORM SCIENCES, V526, P289, DOI 10.1016/j.ins.2020.03.107
   Shen H, 2017, IEEE T INF FOREN SEC, V12, P1369, DOI 10.1109/TIFS.2017.2656475
   Shiraly D, 2022, J SYST ARCHITECT, V124, DOI 10.1016/j.sysarc.2021.102390
   Song JC, 2020, IEEE SYST J, V14, P900, DOI 10.1109/JSYST.2019.2912415
   Wang HW, 2022, WIRELESS PERS COMMUN, V126, P1577, DOI 10.1007/s11277-022-09809-5
   Wang WM, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102215
   Zeng ZX, 2023, IEEE SYST J, V17, P1110, DOI [10.1109/JSYST.2022.3177418, 10.1109/IECON49645.2022.9968885]
   Zhang Liying, 2022, IEEE SYST J, V17, P569
   Zhang XJ, 2022, J SYST ARCHITECT, V127, DOI 10.1016/j.sysarc.2022.102508
   Zuo XJ, 2021, IEEE SYST J, V15, P395, DOI 10.1109/JSYST.2020.2994363
NR 33
TC 3
Z9 3
U1 3
U2 15
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2023
VL 140
AR 102890
DI 10.1016/j.sysarc.2023.102890
EA MAY 2023
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA I2GD3
UT WOS:001001010500001
DA 2024-07-18
ER

PT J
AU Chwa, HS
   Lee, JKY
AF Chwa, Hoon Sung
   Lee, Jinkyu
TI Tight necessary feasibility analysis for recurring real-time tasks on a
   multiprocessor
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Necessary feasibility analysis; Multiprocessor platform; Real-time
   systems; Recurring real-time tasks
AB One of the important design issues for time-critical embedded systems is to derive necessary conditions that meet all job deadlines invoked by a set of recurring real-time tasks under a computing resource (called feasibility). To this end, existing studies focused on how to derive a tight lower-bound of execution requirement (i.e., demand) of a target set of real-time tasks. In this paper, we address the following question regarding the supply provided by a multiprocessor resource: is it possible for a real-time task set to always utilize all the provided supply? We develop a systematic approach that i) calculates the amount of supply proven unusable, ii) finds a partial schedule that yields a necessary condition to minimize the amount of unusable supply, and iii) uses the partial schedule to further reclaim unusable supply. While the systematic approach can be applied to most (if not all) recurring real-time task models, we show two examples how the approach can yield tight necessary feasibility conditions for the sequential task model and the gang scheduling model. We demonstrate the proposed approach finds a number of additional infeasible task sets which have not been proven infeasible by any existing studies for the task models.
C1 [Chwa, Hoon Sung] DGIST, Dept Elect Engn & Comp Sci, Daegu, South Korea.
   [Lee, Jinkyu] Sungkyunkwan Univ SKKU, Dept Comp Sci & Engn, Seoul, South Korea.
C3 Daegu Gyeongbuk Institute of Science & Technology (DGIST); Sungkyunkwan
   University (SKKU)
RP Lee, JKY (corresponding author), Sungkyunkwan Univ SKKU, Dept Comp Sci & Engn, Seoul, South Korea.
EM chwahs@dgist.ac.kr; jinkyu.lee@skku.edu
OI Lee, Jinkyu/0000-0002-2332-1996
FU National Research Foundation of Korea (NRF) [NRF-2021R1A2B5B02001758,
   NRF-2022R1A4A301 8824, NRF-2017M3A9G8084463, NRF-2018R1A5A1060031,
   NRF-2020R1F1A1076058]; Institute of Information & communications
   Technology Planning & Evaluation (IITP) , South Korea - Korea government
   (MSIT) [IITP-2022-0-01053]
FX This work was supported by the National Research Foundation of Korea
   (NRF) grant (NRF-2021R1A2B5B02001758, NRF-2022R1A4A301 8824,
   NRF-2017M3A9G8084463, NRF-2018R1A5A1060031, NRF-2020R1F1A1076058) and
   Institute of Information & communications Technology Planning &
   Evaluation (IITP) , South Korea grant (IITP-2022-0-01053) funded by the
   Korea government (MSIT) .
CR Andersson B, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P247, DOI 10.1145/2997465.2997482
   Baker TP, 2006, REAL TIM SYST SYMP P, P178, DOI 10.1109/RTSS.2006.7
   Baruah S, 2005, REAL TIM SYST SYMP P, P321
   Baruah S, 2006, EUROMICRO, P85, DOI 10.1109/ECRTS.2006.29
   Baruah S, 2009, EUROMICRO, P259, DOI 10.1109/ECRTS.2009.31
   BARUAH SK, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P182, DOI 10.1109/REAL.1990.128746
   Bertogna M, 2011, J SYST ARCHITECT, V57, P487, DOI 10.1016/j.sysarc.2010.09.004
   Chang S., 2022, J SYST ARCHIT, V124, P1
   Chwa HS, 2022, IEEE T PARALL DISTR, V33, P1520, DOI 10.1109/TPDS.2021.3118610
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Fisher N, 2006, 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P135, DOI 10.1109/RTCSA.2006.12
   Griffin D, 2020, REAL TIM SYST SYMP P, P76, DOI 10.1109/RTSS49844.2020.00018
   Hoon Sung Chwa, 2019, 2019 IEEE Real-Time Systems Symposium (RTSS). Proceedings, P446, DOI 10.1109/RTSS46320.2019.00046
   HORN WA, 1974, NAV RES LOG, V21, P177, DOI 10.1002/nav.3800210113
   Kato S, 2009, REAL TIM SYST SYMP P, P459, DOI 10.1109/RTSS.2009.42
   Mok A.K.-L., 1983, Fundamental Design Problems of Distributed Systems for the HardReal-Time Environment
NR 16
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2023
VL 135
AR 102808
DI 10.1016/j.sysarc.2022.102808
EA DEC 2022
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8I2ER
UT WOS:000921540000001
DA 2024-07-18
ER

PT J
AU Kumar, CM
   Amin, R
   Brindha, M
AF Kumar, C. Madan
   Amin, Ruhul
   Brindha, M.
TI SafeCom: Robust mutual authentication and session key sharing protocol
   for underwater wireless sensor networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Underwater wireless sensor network; Security attacks; Scyther Simulation
ID SCHEME; INTERNET
AB Waterways are used to monitor a variety of incredible occurrences that occur in an underwater environment, such as weather impact surveillance, aquatic life, natural resource surveys, defense activities, and so on. The underwater network and its components are vulnerable to numerous attacks since they are employed to evaluate oceanographic content gathering and future forecasts. Several protocols have been offered to combat these attacks. However, they have all proven ineffective. This study considers an underwater wireless sensor network architecture and designs an authentication technique that establishes a session key for safe communication. Our protocol's security study reveals that it protects against a wide range of serious security threats. We used Scyther Simulator to test security threats and found that the protocol is entirely secure. The suggested protocol's performance is assessed in terms of security features, computation, and communication cost and found to be satisfactory, competing with other relevant works.
C1 [Kumar, C. Madan; Brindha, M.] Natl Inst Technol, Dept Comp Sci & Engn, Tiruchirappalli 620015, Tamil Nadu, India.
   [Amin, Ruhul] DR SPM Int Inst Informat Technol Naya Raipur, Dept Comp Sci & Engn, Chhattisgarh 492002, India.
C3 National Institute of Technology (NIT System); National Institute of
   Technology Tiruchirappalli
RP Amin, R (corresponding author), DR SPM Int Inst Informat Technol Naya Raipur, Dept Comp Sci & Engn, Chhattisgarh 492002, India.
EM madansecure@gmail.com; amin_ruhul@live.com; brindham@nitt.edu
CR Ali R, 2018, FUTURE GENER COMP SY, V84, P200, DOI 10.1016/j.future.2017.06.018
   Almuhaideb AM, 2021, ARAB J SCI ENG, V46, P8189, DOI 10.1007/s13369-021-05442-9
   Almuhaideb AM, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20236860
   Almuhaideb AM, 2020, IEEE ACCESS, V8, P178183, DOI 10.1109/ACCESS.2020.3025733
   Amin R, 2018, FUTURE GENER COMP SY, V80, P483, DOI 10.1016/j.future.2016.05.032
   Challa S, 2017, IEEE ACCESS, V5, P3028, DOI 10.1109/ACCESS.2017.2676119
   Chen M, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19051146
   Das AK, 2017, WIRELESS PERS COMMUN, V94, P1899, DOI 10.1007/s11277-016-3718-6
   Das ML, 2009, IEEE T WIREL COMMUN, V8, P1086, DOI 10.1109/TWC.2008.080128
   Gope P, 2019, IEEE T IND INFORM, V15, P4957, DOI 10.1109/TII.2019.2895030
   Gope P, 2016, IEEE T IND ELECTRON, V63, P7124, DOI 10.1109/TIE.2016.2585081
   Goyal N, 2020, WIRELESS PERS COMMUN, V113, P1, DOI 10.1007/s11277-020-07175-8
   Guo C, 2018, FUTURE GENER COMP SY, V84, P190, DOI 10.1016/j.future.2017.07.038
   He DB, 2015, MULTIMEDIA SYST, V21, P49, DOI 10.1007/s00530-013-0346-9
   He J, 2018, INT J DISTRIB SENS N, V14, DOI 10.1177/1550147718756311
   Jiang Q, 2017, COMPUT ELECTR ENG, V63, P182, DOI 10.1016/j.compeleceng.2017.03.016
   Kumar P, 2012, SENSORS-BASEL, V12, P1625, DOI 10.3390/s120201625
   Kumari S, 2016, COMPUT NETW, V104, P137, DOI 10.1016/j.comnet.2016.05.007
   Li X, 2018, IEEE INTERNET THINGS, V5, P1606, DOI 10.1109/JIOT.2017.2787800
   Li X, 2018, J NETW COMPUT APPL, V103, P194, DOI 10.1016/j.jnca.2017.07.001
   Li X, 2016, SECUR COMMUN NETW, V9, P2643, DOI 10.1002/sec.1214
   Lu YR, 2019, WIREL NETW, V25, P1461, DOI 10.1007/s11276-017-1604-0
   Mishra D, 2018, MULTIMED TOOLS APPL, V77, P18295, DOI 10.1007/s11042-017-5376-4
   Mo JQ, 2020, WIREL COMMUN MOB COM, V2020, DOI 10.1155/2020/5686498
   Mo JQ, 2019, SECUR COMMUN NETW, V2019, DOI 10.1155/2019/2136506
   Mohit P, 2017, VEH COMMUN, V9, P64, DOI 10.1016/j.vehcom.2017.02.006
   Nyang DaeHun, 2009, IACR CRYPTOL EPRINT, V2009
   Porambage P, 2014, IEEE WCNC, P2728, DOI 10.1109/WCNC.2014.6952860
   Wang CY, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17122946
   Wu F, 2018, PEER PEER NETW APPL, V11, P1, DOI 10.1007/s12083-016-0485-9
   Wu F, 2017, PEER PEER NETW APPL, V10, P16, DOI 10.1007/s12083-015-0404-5
   Wu F, 2017, J AMB INTEL HUM COMP, V8, P101, DOI 10.1007/s12652-016-0345-8
   Yang G, 2019, PROCEDIA COMPUT SCI, V147, P210, DOI 10.1016/j.procs.2019.01.225
   Yu S, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18103191
   Zagrouba R, 2021, CMC-COMPUT MATER CON, V67, P1103, DOI 10.32604/cmc.2021.014035
   Zhang SL, 2020, IEEE ACCESS, V8, P48285, DOI 10.1109/ACCESS.2020.2979906
NR 36
TC 4
Z9 4
U1 2
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2022
VL 130
AR 102650
DI 10.1016/j.sysarc.2022.102650
EA JUL 2022
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3R1UN
UT WOS:000838705100008
DA 2024-07-18
ER

PT J
AU Yao, TC
   Wang, J
   Wan, M
   Xin, ZK
   Wang, YA
   Cao, RQ
   Li, SG
   Chi, XB
AF Yao, Tiechui
   Wang, Jue
   Wan, Meng
   Xin, Zhikuang
   Wang, Yangang
   Cao, Rongqiang
   Li, Shigang
   Chi, Xuebin
TI VenusAI: An artificial intelligence platform for scientific discovery on
   supercomputers
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE AI platform; Scientific discovery; Large-scale computation;
   Supercomputer; AI application
ID ENERGY MINIMIZATION; SPECIAL-ISSUE; IMPLEMENTATION; CONVERGENCE; MODELS
AB Since the machine learning platform can provide one-stop artificial intelligence (AI) application solutions, it has been widely used in the industrial and commercial internet fields in recent years. Based on the heterogeneous accelerator cards, scientific discovery using large-scale computation and massive data is a significant tendency in the future. However, building a platform for scientific discovery remains challenging, including large-scale heterogeneous resource scheduling and support for massive multi-source data. To free researchers from tedious resource management and environmental configuration, we propose a VenusAI platform for large-scale computing scenarios in scientific research, based on heterogeneous resources scheduling framework. This paper firstly illustrates the VenusAI platform architecture design scheme based on the supercomputers and elaborates on the virtualization and containerization of the underlying hardware resources. Next, a technical framework for heterogeneous resource aggregation and scheduling is proposed. A unified resource interface in the application service layer is introduced. Considering the core three parts of the AI scenario: data, model, and computing power, modularized service decoupling is carried out. Furthermore, three types of experiments are evaluated on the supercomputers and show that the performance of the scheduling framework on virtual clusters is better than that on common clusters. Finally, three scientific discovery applications deployed on VenusAI, i.e., new energy forecasting, materials design, and unmanned aerial vehicle planning, demonstrate the advantages of the platform in solving practical scientific problems.
C1 [Yao, Tiechui; Wang, Jue; Wan, Meng; Xin, Zhikuang; Wang, Yangang; Cao, Rongqiang; Chi, Xuebin] Chinese Acad Sci, Comp Network Informat Ctr, Beijing, Peoples R China.
   [Yao, Tiechui; Wang, Jue; Xin, Zhikuang; Wang, Yangang; Cao, Rongqiang; Chi, Xuebin] Univ Chinese Acad Sci, Sch Comp Sci & Technol, Beijing, Peoples R China.
   [Li, Shigang] Swiss Fed Inst Technol, Dept Comp Sci, Zurich, Switzerland.
C3 Chinese Academy of Sciences; Computer Network Information Center, CAS;
   Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS; Swiss Federal Institutes of Technology Domain; ETH Zurich
RP Wang, J (corresponding author), Chinese Acad Sci, Comp Network Informat Ctr, Beijing, Peoples R China.
EM yaotiechui@cnic.cn; wangjue@sccas.cn; wanmengdamon@cnic.cn;
   xinzhikuang@cnic.cn; wangyg@sccas.cn; caorq@sccas.cn;
   shigang.li@inf.ethz.ch; chi@sccas.cn
RI Wang, Jue/GVU-0480-2022; yao, tiechui/JBJ-8844-2023
OI yao, tiechui/0000-0002-1928-0466; Wang, Jue/0000-0001-5573-9986; Wan,
   Meng/0000-0001-5965-6272
FU Strategic Priority Research Program of the Chinese Academy of Sciences
   [XDA27000000]; Beijing Natural Science Foundation-Haidian Original
   Innovation Joint Founda-tion, China [L182053]
FX This work was supported by the Strategic Priority Research Program of
   the Chinese Academy of Sciences (Grant No. XDA27000000) ;Beijing Natural
   Science Foundation-Haidian Original Innovation Joint Founda-tion, China
   (Grant No. L182053) .
CR Acosta-Quinonez RI, 2021, J SYST ARCHITECT, V113, DOI 10.1016/j.sysarc.2020.101897
   Amazon E., 2015, AMAZON WEB SERVICES
   Artrith N, 2017, PHYS REV B, V96, DOI 10.1103/PhysRevB.96.014112
   Asch M, 2018, INT J HIGH PERFORM C, V32, P435, DOI 10.1177/1094342018778123
   Baidu, 2021, WHAT IS EASYDL BAIDU
   Behler J, 2011, J CHEM PHYS, V134, DOI 10.1063/1.3553717
   Brayford David, 2020, PASC '20: Proceedings of the Platform for Advanced Scientific Computing Conference, DOI 10.1145/3394277.3401850
   [陈珺娴 Chen Junxian], 2020, [高分子通报, Polymer Bulletin], P1
   Colton S, 2012, FRONT ARTIF INTEL AP, V242, P21, DOI 10.3233/978-1-61499-098-7-21
   Elbadawi M, 2020, DRUG DISCOV TODAY, V26, P769, DOI 10.1016/j.drudis.2020.12.003
   Feng H, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102048
   Ficco M, 2019, J SYST ARCHITECT, V97, P107, DOI 10.1016/j.sysarc.2019.04.004
   Jia WL, 2020, PROCEEDINGS OF SC20: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SC20), DOI 10.1109/SC41405.2020.00009
   Jia WL, 2017, COMPUT PHYS COMMUN, V211, P8, DOI 10.1016/j.cpc.2016.07.003
   Jumper J, 2021, NATURE, V596, P583, DOI 10.1038/s41586-021-03819-2
   Li C., 2019, Reinforcement learning for cyber-physical systems: with cybersecurity case studies
   Li J., 2013, ACM T EMBEDDED COMPU, V12, P1
   Li JL, 2020, MATTER-US, V3, P393, DOI 10.1016/j.matt.2020.06.011
   Lillicrap Timothy P, 2015, ARXIV150902971
   [刘全 Liu Quan], 2018, [计算机学报, Chinese Journal of Computers], V41, P1
   Liu Z., COMPUT SYST APPL, V30, P40
   Makridakis S, 1997, J FORECASTING, V16, P147, DOI 10.1002/(SICI)1099-131X(199705)16:3<147::AID-FOR652>3.0.CO;2-X
   Makridakis S, 2017, FUTURES, V90, P46, DOI 10.1016/j.futures.2017.03.006
   Meikang Qiu, 2011, 2011 IEEE/ACM International Conference on Green Computing and Communications, P56, DOI 10.1109/GreenCom.2011.18
   Meikang Qiu, 2006, Web Intelligence and Agent Systems, V4, P43
   Mittal S, 2019, J SYST ARCHITECT, V97, P428, DOI 10.1016/j.sysarc.2019.01.011
   Mucha T., 2020, ARTIFICIAL INTELLIGE
   Pouyanfar S, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3234150
   Qiu H, 2020, INFORM FUSION, V55, P59, DOI 10.1016/j.inffus.2019.07.012
   Qiu M., 2009, ACM S APPL COMP, P1637
   Qiu MK, 2008, J PARALLEL DISTR COM, V68, P443, DOI 10.1016/j.jpdc.2007.06.014
   Qiu MK, 2006, LECT NOTES COMPUT SC, V4096, P25
   Qiu MK, 2019, IEEE T SUST COMPUT, V4, P1, DOI 10.1109/TSUSC.2018.2880127
   Qiu MK, 2016, INT J COMMUN SYST, V29, P2364, DOI 10.1002/dac.2959
   Qiu MK, 2015, IEEE T EMERG TOP COM, V3, P544, DOI 10.1109/TETC.2015.2398824
   Qiu MK, 2009, J PARALLEL DISTR COM, V69, P546, DOI 10.1016/j.jpdc.2009.02.005
   Qiu MK, 2003, 200S IEEE SYMPOSIUM ON HUMAN CENTRIC COMPUTING LANGUAGES AND ENVIRONMENTS, P84
   Raghu M, 2020, ARXIV200311755
   Schwarz N., 2020, SMOKY MOUNTAINS COMP, P145
   Shao ZL, 2006, IEEE T COMPUT, V55, P443, DOI 10.1109/TC.2006.59
   Sutskever Ilya, 2014, P 27 INT C NEURAL IN, P3104
   Tang DJ, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102055
   Tencent, 2021, TENC AI LAB YUN SHEN
   Topol EJ, 2019, NAT MED, V25, P44, DOI 10.1038/s41591-018-0300-7
   Wang CY, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102016
   Wang J, 2020, INT J HIGH PERFORM C, V34, P157, DOI 10.1177/1094342020905932
   Wang J, 2017, COMPUT PHYS COMMUN, V211, P1, DOI 10.1016/j.cpc.2016.08.017
   Wang J, 2016, FUTURE GENER COMP SY, V54, P501, DOI 10.1016/j.future.2015.02.011
   Wang Y., 2020, FRONT DATA COMPUT, V1, P86
   Wu CH, 2004, IEEE T INTELL TRANSP, V5, P276, DOI 10.1109/TITS.2004.837813
   Wu G, 2013, J PARALLEL DISTR COM, V73, P330, DOI 10.1016/j.jpdc.2012.09.007
   Yang R, 2021, INT J MED ROBOT COMP, V17, DOI 10.1002/rcs.2194
   Yao TC, 2022, IEEE T SUSTAIN ENERG, V13, P607, DOI 10.1109/TSTE.2021.3123337
   Yao tiechui, 2021, Computer Engineering, V47, P316, DOI 10.19678/j.issn.1000-3428.0057693
   Yoo AB, 2003, LECT NOTES COMPUT SC, V2862, P44
   Yu B, 2018, PROCEEDINGS OF THE TWENTY-SEVENTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P3634
   Zheng CAP, 2020, AAAI CONF ARTIF INTE, V34, P1234
NR 57
TC 6
Z9 8
U1 4
U2 19
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2022
VL 128
AR 102550
DI 10.1016/j.sysarc.2022.102550
EA MAY 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q7TO
UT WOS:000802886800004
DA 2024-07-18
ER

PT J
AU Singla, P
   Sarangi, SR
AF Singla, Priyanka
   Sarangi, Smruti R.
TI A survey and experimental analysis of checkpointing techniques for
   energy harvesting devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Energy harvesting devices; Correctness; Efficiency; Instrumentation;
   Checkpointing; Nonvolatile memory
ID NONVOLATILE SRAM; DESIGN; ARCHITECTURE; NETWORKS; SYSTEM
AB With the advent of ultra-low-power embedded processors, energy harvesting devices (EHDs) are becoming exceedingly prevalent. These devices are highly portable, self-sustainable, and once deployed, they can run for an extremely long time. They can thus be installed at hard-to-reach locations. Despite the benefits, it is challenging to use these devices as they rely on sporadic and variable sources of ambient energy, and are equipped with very small memories. The intermittent nature of the ambient energy leads to a loss of device state. Such repeated failures might cause non-termination of the programs executing on these devices. To achieve termination, we need to use state retention techniques that guarantee the programs' forward progress.Checkpointing is the most common state retention technique. However, performing checkpointing arbitrarily can lead to inefficient and incorrect execution of the program. Thus, several approaches have been proposed to perform checkpointing intelligently. In this paper, we present a comprehensive survey of these checkpointing techniques. We also performed an extensive evaluation of 13 state-of-the-art approaches and showed detailed time and energy figures for these approaches. Our comparison provides dual benefits: (i) it tells the reader which classes of checkpointing approaches are the best, (ii) it shows the sensitivity of performance with respect to various external factors such as the nature of the energy source and the energy storage capacity.This survey will help researchers quickly understand the complexities and issues involved in creating checkpointing schemes. It will further enable them to efficiently design their programs by choosing the best checkpointing mechanism according to their requirements.
C1 [Singla, Priyanka; Sarangi, Smruti R.] IIT Delhi, Sch Informat Technol, New Delhi 110016, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Delhi
RP Singla, P (corresponding author), IIT Delhi, Sch Informat Technol, New Delhi 110016, India.
EM priyanka@cse.iitd.ac.in; srsarangi@cse.iitd.ac.in
OI Singla, Priyanka/0000-0002-0236-5965
CR Ahmed S., 2020, ACM T EMBED COMPUT S, V19
   Ahmed S., 2019, PROC ACM LCTES, P97
   [Anonymous], 1824, REFLECTIONS MOTIVE P
   [Anonymous], 2020, ENERGY HARVESTING SY
   [Anonymous], 1987, CONCURRENCY CONTROL
   Aouda FaycalAit., 2014, 2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), P1
   Arreola AR, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18010172
   Baghsorkhi SS, 2018, INT SYM CODE GENER, P38, DOI 10.1145/3168816
   Balsamo D, 2016, IEEE T COMPUT AID D, V35, P1968, DOI 10.1109/TCAD.2016.2547919
   Balsamo D, 2015, IEEE EMBED SYST LETT, V7, P15, DOI 10.1109/LES.2014.2371494
   Berthou G, 2020, 21ST ACM SIGPLAN/SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS (LCTES '20), P85, DOI 10.1145/3372799.3394365
   Berthou G, 2020, 2020 23RD EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2020), P89, DOI 10.1109/DSD51259.2020.00025
   Bhatti N.A., 2016, Proceedings of the 2016 International Conference on Em- bedded Wireless Systems and Networks, P137
   Bhatti NA, 2017, 2017 16TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN), P209, DOI 10.1145/3055031.3055082
   Branco A, 2019, PROCEEDINGS OF THE 17TH CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS '19), P55, DOI 10.1145/3356250.3360033
   Chalasani S, 2008, PROCEEDINGS IEEE SOUTHEASTCON 2008, VOLS 1 AND 2, P442
   Chen G., 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P310, DOI 10.1109/ISSCC.2011.5746332
   Chen W.-M., 2019, ICCAD-IEEE ACM INT, P1, DOI DOI 10.1109/iccad45719.2019.8942154
   Chen W.-M., 2021, HETEROGENEITY AWARE
   Chen WM, 2020, IEEE T COMPUT AID D, V39, P4399, DOI 10.1109/TCAD.2020.2977078
   Choi J, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P399, DOI 10.1145/3352460.3358279
   Choi J, 2019, IEEE REAL TIME, P331, DOI 10.1109/RTAS.2019.00035
   Colin A, 2018, CC'18: PROCEEDINGS OF THE 27TH INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION, P116, DOI 10.1145/3178372.3179525
   Colin A, 2018, ACM SIGPLAN NOTICES, V53, P767, DOI [10.1145/3296957.3173210, 10.1145/3173162.3173210]
   Colin A, 2016, ACM SIGPLAN NOTICES, V51, P514, DOI 10.1145/3022671.2983995
   Colin A, 2016, ACM SIGPLAN NOTICES, V51, P577, DOI 10.1145/2954679.2872409
   Dahiya M., 2018, INTERNA TIONAL C VER, P161
   Daulby Timothy, 2020, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
   de Winkel J, 2020, PROC ACM INTERACT MO, V4, DOI 10.1145/3411839
   Didioui A., 2014, THESIS U RENNES 1
   Eriksson Joakim., 2007, Proceedings of the European Conference on Wireless Sensor Networks (EWSN), Poster/Demo session, V118
   Fan W, 2020, DES AUT TEST EUROPE, P1247, DOI 10.23919/DATE48585.2020.9116561
   Finanger R., 2020, HERES WHY ENERGY HAR
   Geissdoerfer K, 2019, PROCEEDINGS OF THE 17TH CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS '19), P83, DOI 10.1145/3356250.3360042
   Ghodsi Z, 2017, ICCAD-IEEE ACM INT, P376, DOI 10.1109/ICCAD.2017.8203802
   Gobieski G, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P199, DOI 10.1145/3297858.3304011
   Gomez A, 2016, DES AUT TEST EUROPE, P349
   Habibzadeh M, 2017, IEEE CIRC SYST MAG, V17, P29, DOI 10.1109/MCAS.2017.2757081
   Harrop P., 2009, ENV ISSUES ENERGY HA
   Hester J, 2017, PROCEEDINGS OF THE 15TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS'17), DOI 10.1145/3131672.3131673
   Hester J, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2903140
   Hester J, 2015, SENSYS'15: PROCEEDINGS OF THE 13TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P5, DOI 10.1145/2809695.2809707
   Hicks M, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P228, DOI 10.1145/3079856.3080238
   Hoseinghorban A., 2020, IEEE T COMPUT AIDED
   Hoseinghorban A, 2021, IEEE T EMERG TOP COM, V9, P2076, DOI 10.1109/TETC.2019.2961007
   Jayakumar H, 2014, 2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2656075.2656089
   Jayakumar H, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/2983628
   Jayakumar H, 2014, I CONF VLSI DESIGN, P330, DOI 10.1109/VLSID.2014.63
   Jiang XF, 2005, 2005 Fourth International Symposium on Information Processing in Sensor Networks, P463
   Kang CK, 2020, IEEE T COMPUT AID D, V39, P3479, DOI 10.1109/TCAD.2020.3012217
   Kang CK, 2018, I SYMPOS LOW POWER E, P164, DOI 10.1145/3218603.3218633
   Keni Qiu, 2020, GLSVLSI '20. Proceedings of the 2020 Great Lakes Symposium on VLSI, P369, DOI 10.1145/3386263.3407596
   Ko Ko Win, 2010, 2010 12th IEEE International Conference on Communication Systems (ICCS 2010), P289, DOI 10.1109/ICCS.2010.5686355
   KOO R, 1987, IEEE T SOFTWARE ENG, V13, P23, DOI 10.1109/TSE.1987.232562
   Kortbeek V, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P85, DOI 10.1145/3373376.3378476
   Krishnan AS, 2019, DES AUT TEST EUROPE, P734, DOI [10.23919/DATE.2019.8714997, 10.23919/date.2019.8714997]
   Li FY, 2019, IEEE T COMPUT AID D, V38, P15, DOI 10.1109/TCAD.2018.2803624
   Li HH, 2015, DES AUT TEST EUROPE, P7
   Li J, 2017, DES AUT CON, DOI 10.1145/3061639.3062282
   Li Z., 2016, P 53 ANN DES AUT C, P1
   Lim W.S., 2020, IEEE T COMPUT AIDED
   Lin YC, 2019, I SYMPOS LOW POWER E, DOI 10.1109/islped.2019.8824923
   Liu YP, 2017, IEEE T COMPUT AID D, V36, P1660, DOI 10.1109/TCAD.2017.2648841
   Lu X, 2015, IEEE COMMUN SURV TUT, V17, P757, DOI 10.1109/COMST.2014.2368999
   Lucia B, 2015, ACM SIGPLAN NOTICES, V50, P575, DOI [10.1145/2737924.2737978, 10.1145/2813885.2737978]
   Ma KS, 2015, INT S HIGH PERF COMP, P526, DOI 10.1109/HPCA.2015.7056060
   Maeng K, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P129
   Maeng K, 2020, PROCEEDINGS OF THE 41ST ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '20), P1005, DOI 10.1145/3385412.3385998
   Maeng K, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P1101, DOI 10.1145/3314221.3314613
   Maeng K, 2017, P ACM PROGRAM LANG, V1, DOI 10.1145/3133920
   Maioli A., DISCOVERING HIDDEN A
   Majid AY, 2020, ACM T SENSOR NETWORK, V16, DOI 10.1145/3360285
   Mendis HR, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358190
   Merrett GV, 2017, DES AUT TEST EUROPE, P960, DOI 10.23919/DATE.2017.7927130
   Mirhoseini A, 2016, IEEE T MULTI-SCALE C, V2, P277, DOI 10.1109/TMSCS.2016.2550442
   Mirhoseini A, 2013, INT CONF PERVAS COMP, P216, DOI 10.1109/PerCom.2013.6526735
   Pala D., 2020, T COMPUT AIDED INTEG
   Pan C, 2019, ACM TRANS CYBER-PHYS, V3, DOI 10.1145/3324609
   Prauzek M, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18082446
   Ransford B, 2011, ACM SIGPLAN NOTICES, V46, P159, DOI [10.1145/1961296.1950386, 10.1145/1961295.1950386]
   Rault T, 2014, COMPUT NETW, V67, P104, DOI 10.1016/j.comnet.2014.03.027
   ROUNDY S, 2003, THESIS U CALIFORNIA
   Ruppel E, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P1085, DOI 10.1145/3314221.3314583
   Sarangi SR, 2015, INT WORKS POW TIM, P47, DOI 10.1109/PATMOS.2015.7347586
   Shenck NS, 2001, IEEE MICRO, V21, P30, DOI 10.1109/40.928763
   Shoemaker Nicholas, 2020, TAPAS 2020: Proceedings of the 11th ACM SIGPLAN International Workshop on Tools for Automatic Program Analysis, P20, DOI 10.1145/3427764.3428323
   Singla P, 2019, DES AUT TEST EUROPE, P546, DOI [10.23919/date.2019.8715130, 10.23919/DATE.2019.8715130]
   Sliper ST, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317812
   Song WN, 2021, J SYST ARCHITECT, V113, DOI 10.1016/j.sysarc.2020.101900
   Su F, 2017, DES AUT TEST EUROPE, P966, DOI 10.23919/DATE.2017.7927131
   Sudevalayam S, 2011, IEEE COMMUN SURV TUT, V13, P443, DOI 10.1109/SURV.2011.060710.00094
   Surbatovich M., 2020, ARXIV PREPRINT ARXIV
   Surbatovich M, 2019, P ACM PROGRAM LANG, V3, DOI 10.1145/3360609
   Penella MT, 2009, IEEE IMTC P, P1578
   Ulukus S, 2015, IEEE J SEL AREA COMM, V33, P360, DOI 10.1109/JSAC.2015.2391531
   Umesh S., 2020, J SYST ARCHIT
   Valenta CR, 2014, IEEE MICROW MAG, V15, P108, DOI 10.1109/MMM.2014.2309499
   Van der Woude J, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P17
   Vullers RJM, 2009, SOLID STATE ELECTRON, V53, P684, DOI 10.1016/j.sse.2008.12.011
   Wang C, 2014, ULTRALOW POWER VOLTA
   Weddell AS, 2013, DES AUT TEST EUROPE, P905
   Williams H, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P69, DOI 10.1145/3373376.3378478
   Xie M., 2016, Proceedings of the Eleventh IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, page, P22
   Xie M., 2018, ACM Transactions on Design Automation of Electronic Systems (TODAES), V23, P1
   Zhang DM, 2015, DES AUT CON, DOI 10.1145/2744769.2744815
   Zhang H., 2011, P 4 WORKSH POW AW CO, P1
   Zhang P., 2013, 14 WORKSHOP HOT TOPI
   Zhang XY, 2018, IEEE COMP SOC ANN, P238, DOI 10.1109/ISVLSI.2018.00052
NR 108
TC 10
Z9 10
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2022
VL 126
AR 102464
DI 10.1016/j.sysarc.2022.102464
EA APR 2022
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1J2DL
UT WOS:000797732600007
DA 2024-07-18
ER

PT J
AU Ren, T
   Niu, JW
   Qiu, Y
AF Ren, Tao
   Niu, Jianwei
   Qiu, Yuan
TI Enhancing generalization of computation offloading policies in novel
   mobile edge computing environments by exploiting experience utility
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Computation offloading; Mobile edge computing; Experience sampling;
   Experience utility
ID RESOURCE-ALLOCATION; OPTIMIZATION; MANAGEMENT; NETWORKS; SYSTEMS
AB Recent years have witnessed the booming development of mobile devices (MDs), along with the surging popularity of mobile applications. Despite the unceasing progress of MDs, the great tension between the limited capability of MDs and the intensive demands of mobile applications remains intractable. Thanks to the proposal of mobile edge computing, the tension was partly alleviated by offloading computation-intensive and delaycritical tasks to edge servers, which are deployed with powerful computing and energy resources in close proximity to MDs. Researchers have paid numerous attention on designing efficient computation-offloading policies, latest of which are based on deep reinforcement learning (DRL). However, most existing DRL-based approaches suffer from poor generalizations in novel environments. To address the issue, this paper investigates the generalization of computation-offloading policy learning and proposes a novel scheduling approach by exploiting learning-experience utility. First, we define a group of experience utilities according to their contributions to the learning process. Then, novel maintaining and sampling strategies are proposed based on the experience utility to effectively improve the generalization performances of learned computation-offloading policies. Finally, extensive experiments are conducted and the substantial performance improvements of the proposed approach over the state-of-the-art approaches are verified by the experimental results.
C1 [Ren, Tao; Niu, Jianwei] Beihang Univ, Hangzhou Innovat Inst, Hangzhou 310051, Peoples R China.
   [Ren, Tao; Niu, Jianwei; Qiu, Yuan] Beihang Univ, Sch Comp Sci & Engn, State Key Lab Virtual Real Technol & Syst, Beijing 100191, Peoples R China.
   [Niu, Jianwei] Zhengzhou Univ, Zhengzhou Univ Res Inst Ind Technol, Sch Informat Engn, Zhengzhou 450001, Peoples R China.
   [Qiu, Yuan] Shanghai Aerosp Elect Technol Inst, Shanghai 201109, Peoples R China.
C3 Beihang University; Beihang University; Zhengzhou University
RP Niu, JW (corresponding author), Beihang Univ, Sch Comp Sci & Engn, State Key Lab Virtual Real Technol & Syst, Beijing 100191, Peoples R China.
EM niujianwei@buaa.edu.cn
FU Zhejiang Provincial Natural Science Foundation of China [LY22F020006]
FX This research was supported by Zhejiang Provincial Natural Science
   Foundation of China under Grant No. LY22F020006.
CR Akherfi Khadija, 2018, Applied Computing and Informatics, V14, P1, DOI 10.1016/j.aci.2016.11.002
   Al-Sarawi S, 2020, PROCEEDINGS OF THE 2020 FOURTH WORLD CONFERENCE ON SMART TRENDS IN SYSTEMS, SECURITY AND SUSTAINABILITY (WORLDS4 2020), P449, DOI 10.1109/WorldS450073.2020.9210375
   Andrews JG, 2014, IEEE J SEL AREA COMM, V32, P1065, DOI 10.1109/JSAC.2014.2328098
   [Anonymous], 1996, WIRELESS COMMUNICATI
   [Anonymous], 2021, ERICSSON MOBILITY RE, P3
   Bi SZ, 2018, IEEE T WIREL COMMUN, V17, P4177, DOI 10.1109/TWC.2018.2821664
   Cao B, 2019, IEEE COMMUN MAG, V57, P56, DOI 10.1109/MCOM.2019.1800608
   Chen C, 2019, IEEE T MOBILE COMPUT, V18, P2811, DOI 10.1109/TMC.2018.2883312
   Chen M, 2018, IEEE J SEL AREA COMM, V36, P587, DOI 10.1109/JSAC.2018.2815360
   Chen X, 2016, IEEE ACM T NETWORK, V24, P2827, DOI 10.1109/TNET.2015.2487344
   Fernando N, 2013, FUTURE GENER COMP SY, V29, P84, DOI 10.1016/j.future.2012.05.023
   Fujimoto S, 2018, PR MACH LEARN RES, V80
   Giordani M, 2020, IEEE COMMUN MAG, V58, P55, DOI 10.1109/MCOM.001.1900411
   Haas ZJ, 1997, 1997 IEEE 6TH INTERNATIONAL CONFERENCE ON UNIVERSAL PERSONAL COMMUNICATIONS RECORD, CONFERENCE RECORD, VOLS 1 AND 2, P562, DOI 10.1109/ICUPC.1997.627227
   Hu SH, 2020, IEEE INTERNET THINGS, V7, P1426, DOI 10.1109/JIOT.2019.2955311
   Huang L, 2020, IEEE T MOBILE COMPUT, V19, P2581, DOI 10.1109/TMC.2019.2928811
   Islam A, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102225
   Kuang ZF, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102167
   Li CL, 2019, J SYST ARCHITECT, V98, P221, DOI 10.1016/j.sysarc.2019.07.009
   Li J, 2018, IEEE WCNC, DOI 10.1109/WCNC.2018.8377343
   LTE: Evolved Universal Terrestrial Radio Access (E-UTRA), 2017, TR25942 3GPP ETSI
   Luong NC, 2019, IEEE COMMUN SURV TUT, V21, P3133, DOI 10.1109/COMST.2019.2916583
   Mach P, 2017, IEEE COMMUN SURV TUT, V19, P1628, DOI 10.1109/COMST.2017.2682318
   Mao YY, 2017, IEEE COMMUN SURV TUT, V19, P2322, DOI 10.1109/COMST.2017.2745201
   Mao YY, 2016, IEEE J SEL AREA COMM, V34, P3590, DOI 10.1109/JSAC.2016.2611964
   Meng XL, 2019, IEEE T WIREL COMMUN, V18, P4653, DOI 10.1109/TWC.2019.2926465
   Muñoz O, 2015, IEEE T VEH TECHNOL, V64, P4738, DOI 10.1109/TVT.2014.2372852
   Naderializadeh N, 2021, IEEE T WIREL COMMUN, V20, P3507, DOI 10.1109/TWC.2021.3051163
   Nasir YS, 2020, CONF REC ASILOMAR C, P398, DOI 10.1109/IEEECONF51394.2020.9443301
   Qiu MK, 2013, J COMPUT SYST SCI, V79, P518, DOI 10.1016/j.jcss.2012.11.002
   Qiu T, 2018, IEEE T VEH TECHNOL, V67, P8682, DOI 10.1109/TVT.2018.2841348
   Qiu XY, 2021, IEEE T PARALL DISTR, V32, P1085, DOI 10.1109/TPDS.2020.3042599
   Ren YJ, 2021, IEEE T IND INFORM, V17, P4978, DOI 10.1109/TII.2020.3021024
   Schaul T., 2016, ICLR (Poster), P1
   Tang F, 2021, J SYST ARCHITECT, V112, DOI 10.1016/j.sysarc.2020.101849
   Dinh TQ, 2017, IEEE T COMMUN, V65, P3571, DOI 10.1109/TCOMM.2017.2699660
   Wang JH, 2017, J SYST ARCHITECT, V72, P69, DOI 10.1016/j.sysarc.2016.05.003
   Wang YT, 2016, IEEE T COMMUN, V64, P4268, DOI 10.1109/TCOMM.2016.2599530
   Wu G, 2013, J PARALLEL DISTR COM, V73, P330, DOI 10.1016/j.jpdc.2012.09.007
   Yang B, 2021, IEEE T MOBILE COMPUT, V20, P2745, DOI 10.1109/TMC.2020.2990630
   You CS, 2017, IEEE T WIREL COMMUN, V16, P1397, DOI 10.1109/TWC.2016.2633522
   Yuan W., 2003, Operating Systems Review, V37, P149, DOI 10.1145/1165389.945460
   Zhang GL, 2019, IEEE INTERNET THINGS, V6, P4035, DOI 10.1109/JIOT.2018.2875909
   Zhang WW, 2013, IEEE T WIREL COMMUN, V12, P4569, DOI 10.1109/TWC.2013.072513.121842
   Zhou J., 2021, IEEE INTERNET THINGS
   Zhou ZY, 2019, IEEE T VEH TECHNOL, V68, P3113, DOI 10.1109/TVT.2019.2894851
   Zhu DL, 2021, IEEE WCNC, DOI 10.1109/WCNC49053.2021.9417127
NR 47
TC 3
Z9 3
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2022
VL 125
AR 102444
DI 10.1016/j.sysarc.2022.102444
EA MAR 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2P7LR
UT WOS:000819918100007
DA 2024-07-18
ER

PT J
AU Hugues, J
AF Hugues, Jerome
TI A correct-by-construction AADL runtime for the Ravenscar profile using
   SPARK2014
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE AADL; Runtime; SPARK2014; Ravenscar
ID FORMAL SEMANTICS; TIME; MODELS
AB Middleware is an integral part of critical software, providing core services for data exchange and manipulation, job execution, and scheduling. Their correctness is central to the correct execution of the software. They must be carefully configured to meet all functional and non-functional requirements. From a set of valid configuration parameters, one then has to demonstrate the implementation is correct and can fulfill its mission. Model-based techniques provide the foundations for correct-by-construction engineering. Most notably, they can be used to model a system, assess its configuration is correct, and then generate the corresponding middleware instance. The SAE AADL language supports the modeling of safety-critical systems and covers its design, configuration, and analysis. In this paper, we present several contributions: the definition of a model of computation aligned with the Ada Ravenscar profile supported by an architectural model expressed using AADL; derivation rules from AADL constructs to middleware services using Ada 2012 and SPARK 2014, and the proof of correctness of the implementation. Our contribution illustrates how one can prove the absence of runtime errors in middleware configured from high-level descriptions. This effort illustrates the positive effect models, programming languages and associated toolsets have on developing high-assurance middleware.
C1 [Hugues, Jerome] Carnegie Mellon Univ, Inst Software Engn, 4500 Fifth Ave, Pittsburgh, PA 15213 USA.
C3 Software Engineering Institute; Carnegie Mellon University
RP Hugues, J (corresponding author), Carnegie Mellon Univ, Inst Software Engn, 4500 Fifth Ave, Pittsburgh, PA 15213 USA.
EM jhugues@andrew.cmu.edu
RI Hugues, Jerome/X-3274-2019
OI Hugues, Jerome/0000-0003-0148-7175
FU Department of Defense [FA8702-15-D-0002]; Carnegie Mellon University,
   United States
FX Copyright 2021 Carnegie Mellon University. This material is based upon
   work funded and supported by the Department of Defense under Contract
   No. FA8702-15-D-0002 with Carnegie Mellon University, United States for
   the operation of the Software Engineering Institute, a federally funded
   research and development center. NO WARRANTY. THIS CARNEGIE MELLON
   UNIVERSITY AND SOFTWARE ENGINEERING INSTITUTE MATERIAL IS FURNISHED ON
   AN ``AS-IS'' BASIS. CARNEGIE MELLON UNIVERSITY MAKES NO WARRANTIES OF
   ANY KIND, EITHER EXPRESSED OR IMPLIED, AS TO ANY MATTER INCLUDING, BUT
   NOT LIMITED TO, WARRANTY OF FITNESS FOR PURPOSE OR MERCHANTABILITY,
   EXCLUSIVITY, OR RESULTS OBTAINED FROM USE OF THE MATERIAL. CARNEGIE
   MELLON UNIVERSITY DOES NOT MAKE ANY WARRANTY OF ANY KIND WITH RESPECT TO
   FREEDOM FROM PATENT, TRADEMARK, OR COPYRIGHT INFRINGEMENT. [DISTRIBUTION
   STATEMENT A] This material has been approved for public release and
   unlimited distribution. Please see Copyright notice for non-US
   Government use and distribution. DM21-0765
CR AdaCore Altran, 2011, SPARK 2014 REF MAN
   Alonso A., 2001, Ada Letters, V21, P27
   [Anonymous], 1996, Pattern oriented software architecture: a system of patters
   [Anonymous], 2017, AS5506C SAE
   Besnard L, 2016, INT HIGH LEVEL DESIG, P30, DOI 10.1109/HLDVT.2016.7748252
   Bozzano M, 2009, LECT NOTES COMPUT SC, V5775, P173, DOI 10.1007/978-3-642-04468-7_15
   Chetto M., 2014, REAL TIME SYSTEMS SC, DOI [10.1002/9781118984413, DOI 10.1002/9781118984413]
   Colaço JL, 2017, PROCEEDINGS 11TH 2017 INTERNATIONAL SYMPOSIUM ON THEORETICAL ASPECTS OF SOFTWARE ENGINEERING (TASE), P4
   Conquet E., 2010, P EMB REAL TIM SOFTW
   Croxford M., 2006, P 10 AUSTR WORKSH SA, P43
   DOBBING B, 2003, GUIDE USE RAVENSCAR
   Gacek Andrew., 2014, P 2014 ACM SIGADA AN, P19
   Gaudel V, 2013, P IEEE RAP SYST PROT, P59, DOI 10.1109/RSP.2013.6683959
   Gilles O, 2010, IEEE INT C ENG COMP, P337, DOI [10.1109/ICECCS.2010.53, 10.1109/ICECCS.2010.26]
   Harbour MG, 2001, EUROMICRO, P125, DOI 10.1109/EMRTS.2001.934015
   Hecht M, 2011, 2011 16TH IEEE INTERNATIONAL CONFERENCE ON ENGINEERING OF COMPLEX COMPUTER SYSTEMS (ICECCS), P361, DOI 10.1109/ICECCS.2011.44
   Henning M., 2006, ACM Queue, V4, P28, DOI 10.1145/1142031.1142044
   Hovsepyan A., 2014, 1 INT WORKSHOP MODEL, V1249, P28
   Hugues J., 2017, CYBER PHYS SYSTEM DE, P33, DOI DOI 10.1007/978-981-10-4436
   Hugues J., 2014, PROC ACM SIGADA ANN, P39
   Hugues J, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1376804.1376810
   Johnsen A, 2011, LECT NOTES COMPUT SC, V6652, P103, DOI 10.1007/978-3-642-21338-0_8
   Kwon J., 2003, CONCURR COMP-PRACT E, V17, DOI [10.1145/583810.583825, DOI 10.1145/583810.583825]
   Mamais George, 2012, EMBEDDED REAL TIME S
   Moy Y, 2019, CLIMBING SOFTWARE AS
   Moy Y, 2013, IEEE SOFTWARE, V30, P50, DOI 10.1109/MS.2013.43
   Ölveczky PC, 2010, LECT NOTES COMPUT SC, V6117, P47, DOI 10.1007/978-3-642-13464-7_5
   OpenAADL, **DATA OBJECT**, DOI 10.5281/zenodo.5459517
   Rahmoun S, 2015, IEEE INT C ENG COMP, P21, DOI 10.1109/ICECCS.2015.13
   Renault X, 2009, P IEEE RAP SYST PROT, P26, DOI 10.1109/RSP.2009.30
   Singhoff F, 2009, REAL-TIME SYST, V43, P259, DOI 10.1007/s11241-009-9072-y
   Taft S.T., 2013, LECT NOTES COMPUTER, V8339, P1
   Taft ST, 2016, IEEE HI ASS SYS ENGR, P238, DOI 10.1109/HASE.2016.54
   Varona-Gomez R., 2013, SYST CYBERN INFORM, V11, P37
   Vergnaud T, 2004, LECT NOTES COMPUT SC, V3063, P106
   Yang ZB, 2011, 2011 16TH IEEE INTERNATIONAL CONFERENCE ON ENGINEERING OF COMPLEX COMPUTER SYSTEMS (ICECCS), P344, DOI 10.1109/ICECCS.2011.41
NR 36
TC 4
Z9 4
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2022
VL 123
AR 102376
DI 10.1016/j.sysarc.2021.102376
EA JAN 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YV1LI
UT WOS:000752494100001
OA hybrid
DA 2024-07-18
ER

PT J
AU Jiang, Z
   Dong, P
   Wei, R
   Zhao, QL
   Wang, YK
   Zhu, DZ
   Zhuang, Y
   Audsley, N
AF Jiang, Zhe
   Dong, Pan
   Wei, Ran
   Zhao, Qingling
   Wang, Yankai
   Zhu, Dizhong
   Zhuang, Yan
   Audsley, Neil
TI PSpSys: A time-predictable mixed-criticality system architecture based
   on ARM TrustZone
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mixed-criticality systems; System architecture; Hardware-software
   co-design; TrustZone
ID PERFORMANCE
AB In mixed-criticality systems, components often have different criticality requirements that must be met. Components with different criticality requirements must be partitioned into independent execution domains with robust inter-domain isolation, in order to prevent interference between domains of different criticality. For the most critical components, timing-predictability and performance/efficiency are key in ensuring the correct execution of critical components. Existing approaches achieve the required inter-domain isolation using either virtualisation technology or a hardware isolation environment. However, these approaches often conflict with the required timing-predictability and performance/efficiency of components with the highest criticality, which originates from (i) the introduction of complicated system architectures; (ii) the neglection of partitioning and multiplexing of I/Os; (iii) the lack of bounded worst-case timing. In this article, we propose a new mixed-criticality system architecture based on ARM TrustZone technology, termed Parallel Space System (PSpSys), which is a timing-predictable system architecture with hardware-level isolation and predictable inter-domain shared I/O management. In addition, an alternative co-processor is also proposed for PSpSys, which significantly improves performance with reduced system complexity. PSpSys therefore can be applied to safety-critical mechatronic systems (e.g. unmanned autonomous systems, field robotics) which perform tasks on different critical levels. Finally, we demonstrate how PSpSys can be exploited to achieve all the required features in real hardware platform (Xilinx ZC706 evaluation board).
C1 [Jiang, Zhe] ARM Ltd, York, N Yorkshire, England.
   [Wei, Ran; Zhuang, Yan] Dalian Univ Technol, Sch Artificial Intelligence, Dalian, Peoples R China.
   [Zhao, Qingling] Nanjing Univ Sci & Technol, Nanjing, Peoples R China.
   [Dong, Pan] Natl Univ Def Technol, Changsha, Peoples R China.
   [Wang, Yankai] Fudan Univ, Shanghai, Peoples R China.
   [Zhu, Dizhong; Audsley, Neil] Univ York, Dept Comp Sci, York, N Yorkshire, England.
C3 Dalian University of Technology; Nanjing University of Science &
   Technology; National University of Defense Technology - China; Fudan
   University; University of York - UK
RP Wei, R (corresponding author), Dalian Univ Technol, Sch Artificial Intelligence, Dalian, Peoples R China.; Zhao, QL (corresponding author), Nanjing Univ Sci & Technol, Nanjing, Peoples R China.; Dong, P (corresponding author), Natl Univ Def Technol, Changsha, Peoples R China.
EM zhe.jiang@arm.com; pan.dong@nudt.edu.cn; ranwei@dlut.edu.cn;
   ada_zhao@njust.edu.cn
RI Wang, Yankai/IUN-1626-2023; Wei, Ran/X-8750-2019
OI Wang, Yankai/0000-0002-8879-0582; Wei, Ran/0000-0003-2191-1359
FU Fundamental Research Funds for the Central Universities of China;
   National Natural Science Foundation of China [U19A2060, U1913201,
   61902185]; Jiangsu Provincial Natural Science Foundation, China
   [BK20190448]
FX The authors would like to thank the editors and anonymous reviewers for
   their helpful feedback. This work was supported by the Fundamental
   Research Funds for the Central Universities of China. This work was also
   supported by the National Natural Science Foundation of China (Grant No.
   U19A2060, U1913201 and 61902185), in part by the Jiangsu Provincial
   Natural Science Foundation, China under Grant BK20190448.
CR [Anonymous], 2021, ICASSP 2021 2021 IEE, DOI DOI 10.1109/ICASSP39728.2021.9415015
   [Anonymous], 2011, ISO 262622011
   ARM Ltd, ARM TRUSTZONE 0000
   AUDSLEY N, 1993, SOFTWARE ENG J, V8, P284, DOI 10.1049/sej.1993.0034
   Audsley Neil., 2017, 29 EUR C REAL TIM SY
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Burns A, 2013, EUROMICRO, P282, DOI 10.1109/ECRTS.2013.37
   Burns A., 2001, Real-time Systems and Programming Languages: Ada 95, Real-Time Java and Real-Time POSIX, V3rd
   Burns A., 2013, Dept. Comput. Sci., Univ. York, Tech. Rep., P1
   Coombes Andrew, ADA USER J
   Dong P, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101774
   Dong P, 2018, 2018 IEEE 24TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA), P59, DOI 10.1109/RTCSA.2018.00016
   EMBC, EMBC BENCHM 0000
   Falk H., 2016, Proceedings of the 16th International Workshop on Worst-Case Execution Time Analysis (WCET'16), P1, DOI [DOI 10.4230/OASICS.WCET.2016.2, 10.4230/OASIcs.WCET.2016.2]
   FreeRTOS, FREERTOS 0000
   Gadepalli PK, 2019, IEEE REAL TIME, P77, DOI 10.1109/RTAS.2019.00015
   Gadepalli PK, 2017, REAL TIM SYST SYMP P, P56, DOI 10.1109/RTSS.2017.00013
   Ge Q, 2019, PROCEEDINGS OF THE FOURTEENTH EUROSYS CONFERENCE 2019 (EUROSYS '19), DOI 10.1145/3302424.3303976
   Hennessy John L, 2011, Computer Architecture: A Quantitative Approach
   Jiang Zhe, 2021, 2021 IEEE Real-Time Systems Symposium (RTSS)., P290, DOI 10.1109/RTSS52674.2021.00035
   Jiang Z, 2020, PR IEEE COMP DESIGN, P510, DOI 10.1109/ICCD50377.2020.00092
   Jiang Z, 2018, IEEE REAL TIME, P75, DOI 10.1109/RTAS.2018.00013
   Jiang Zhe, 2021, IEEE T COMPUT AID D
   Jun Zhang, 2010, Proceedings of the 5th International Conference on Computer Sciences and Convergence Information Technology (ICCIT 2010), P421, DOI 10.1109/ICCIT.2010.5711095
   Kapitza Rudiger., 2017, P 1 INT WORKSH SEC D
   Kostiainen K., 2012, ON BOARD CREDENTIALS
   Li XH, 2016, IEEE-ASME T MECH, V21, P740, DOI 10.1109/TMECH.2015.2493980
   LIM JT, 2017, P 26 S OP SYST PRINC
   Ling Z, 2017, IEEE GLOB COMM CONF
   Lyons, 2018, THESIS U NEW S WALES
   Maene P., 2017, IEEE Transactions on Computers
   Mauerer Ralf., 2017, ARXIV PREPRINT ARXIV
   MENON A, 2006, USENIX ANN C
   MISHRA P, 2020, IEEEASME T MECHATRON
   Modica P, 2018, IEEE INT CONF INDUST, P1651, DOI 10.1109/ICIT.2018.8352429
   Moy Y, 2013, IEEE SOFTWARE, V30, P50, DOI 10.1109/MS.2013.43
   Münch D, 2015, DES AUT TEST EUROPE, P579
   Paine N, 2014, IEEE-ASME T MECH, V19, P1080, DOI 10.1109/TMECH.2013.2270435
   Peter Michael., 2005, INT C COLL COMP NETW
   Pinto S, 2019, IEEE REAL TIME, P293, DOI 10.1109/RTAS.2019.00032
   Pinto S, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3291047
   Plumbridge G., 2014, ACM SIGARCH Comput. Architecture News, V41, P107
   Renesas Electronics, REN AUT US CAS 0000, P0000
   Sahoo Jyotiprakash, 2010, Proceedings of the 2010 Second International Conference on Computer and Network Technology (ICCNT 2010), P222, DOI 10.1109/ICCNT.2010.49
   Samsung, SAMS KNOX 0000
   Siemens, WEBS JAILHOUSE 0000
   Sisu Xi, 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P39
   Trujillo S, 2013, 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), P260, DOI 10.1109/DSD.2013.37
   West, 2011, ARXIV11125136
   Xen, XEN HYP 0000
   Xilinx, XIL OFF WEBS 0000
   Zhang W, 2015, PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION, 2014, VOL 9
NR 52
TC 2
Z9 2
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2022
VL 123
AR 102368
DI 10.1016/j.sysarc.2021.102368
EA DEC 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YH0BB
UT WOS:000742841200011
DA 2024-07-18
ER

PT J
AU Ren, JT
   Chen, XZ
   Liu, D
   Tan, YJ
   Duan, MM
   Li, RL
   Liang, L
AF Ren, Jinting
   Chen, Xianzhang
   Liu, Duo
   Tan, Yujuan
   Duan, Moming
   Li, Ruolan
   Liang, Liang
TI A machine learning assisted data placement mechanism for hybrid storage
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Data placement; Hybrid storage; Machine learning
ID NEURAL-NETWORKS; EFFICIENT
AB Emerging applications produce massive files that show different properties in file size, lifetime, and read/write frequency. Existing hybrid storage systems place these files onto different storage mediums assuming that the access patterns of files are fixed. However, we find that the access patterns of files are changeable during their lifetime. The key to improve the file access performance is to adaptively place the files on the hybrid storage system using the run-time status and the properties of both files and the storage systems. In this paper, we propose a machine learning assisted data placement mechanism that adaptively places files onto the proper storage medium by predicting access patterns of files. We design a PMFS based tracer to collect file access features for prediction and show how this approach is adaptive to the changeable access pattern. Based on data access prediction results, we present a linear data placement algorithm to optimize the data access performance on the hybrid storage mediums. Extensive experimental results show that the proposed learning algorithm can achieve over 90% accuracy for predicting file access patterns. Meanwhile, this paper can achieve over 17% improvement of system performance for file accesses compared with the state-of-the-art linear-time data placement methods.
C1 [Ren, Jinting; Chen, Xianzhang; Liu, Duo; Tan, Yujuan; Duan, Moming; Li, Ruolan] Chongqing Univ, Coll Comp Sci, Chongqing, Peoples R China.
   [Liang, Liang] Chongqing Univ, Sch Microelect & Commun Engn, Chongqing, Peoples R China.
C3 Chongqing University; Chongqing University
RP Chen, XZ (corresponding author), Chongqing Univ, Coll Comp Sci, Chongqing, Peoples R China.
EM xzchen109@gmail.com
RI liang, liang/IAO-8518-2023; li, li/ABD-8090-2021; Chen,
   Xianzhang/GOH-1024-2022; Chen, Hao/JHT-2948-2023; Wang,
   Jing/IQW-3496-2023
OI Chen, Hao/0009-0001-6480-7976; Wang, Jing/0000-0002-8296-2961; Chen,
   Xianzhang/0000-0001-8987-377X
FU National Natural Science Foundation of China [61802038, 62072059];
   Chongqing High-Tech Research Key Program [cstc2019jscxmbdx0063];
   Fundamental Research Funds for the Central Universities
   [2019CDJGFJSJ001]; Funds for Chongqing Distinguished Young Scholars
   [cstc2020jcyj-jqX0012]
FX We would like to thank the anonymous reviewers for their valuable
   feedback and improvements to this paper. This work is partially
   supported by grants from the National Natural Science Foundation of
   China (61802038 and 62072059) , Chongqing High-Tech Research Key
   Pro-gram (cstc2019jscxmbdx0063) , the Fundamental Research Funds for the
   Central Universities under Grant (2019CDJGFJSJ001) , the Funds for
   Chongqing Distinguished Young Scholars (cstc2020jcyj-jqX0012) .
CR Bisson T, 2007, I S MOD ANAL SIM COM, P402
   Chen XZ, 2016, J SYST ARCHITECT, V68, P51, DOI 10.1016/j.sysarc.2016.05.004
   Ding ZF, 2010, INT CONF COMP SCI, P148, DOI 10.1109/ICCSIT.2010.5563643
   Do Jaeyoung., 2011, Proceedings of the 2011 ACM SIGMOD International Conference on Management of data, SIGMOD '11, P1113, DOI DOI 10.1145/1989323.1989442
   Dulloor Subramanya R., 2014, P EUR C COMP SYST EU, P1, DOI [10.1145/2592798.2592814, DOI 10.1145/2592798.2592814]
   Elnably A., 2012, HOTSTORAGE
   Gao YY, 2017, 2017 19TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS (HPCC) / 2017 15TH IEEE INTERNATIONAL CONFERENCE ON SMART CITY (SMARTCITY) / 2017 3RD IEEE INTERNATIONAL CONFERENCE ON DATA SCIENCE AND SYSTEMS (DSS), P563, DOI 10.1109/HPCC-SmartCity-DSS.2017.73
   Granitto PM, 2006, CHEMOMETR INTELL LAB, V83, P83, DOI 10.1016/j.chemolab.2006.01.007
   Guerra J., 2011, P 9ST USENIX C FAST, P20
   Guyon I., 2003, Journal of Machine Learning Research, V3, P1157, DOI 10.1162/153244303322753616
   Iliadis I, 2017, ACM T STORAGE, V13, DOI 10.1145/3078839
   Kgil T, 2008, CONF PROC INT SYMP C, P327, DOI 10.1109/ISCA.2008.32
   Kgil Taeho., 2006, P 2006 INT C COMPILE, P103, DOI DOI 10.1145/1176760.1176774
   Kim Y., IEEE INT WORKSHOP MO
   Kwon Y, 2017, PROCEEDINGS OF THE TWENTY-SIXTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '17), P460, DOI 10.1145/3132747.3132770
   Li MZ, 2021, IEEE T PARALL DISTR, V32, P708, DOI 10.1109/TPDS.2020.3030548
   Lin Lin, 2011, Proceedings of the 2011 IEEE 19th International Symposium on Modelling, Analysis & Simulation of Computer and Telecommunication Systems (MASCOTS 2011), P318, DOI 10.1109/MASCOTS.2011.41
   Liu RP, 2020, INT PARALL DISTRIB P, P966, DOI 10.1109/IPDPS47924.2020.00103
   Liu Y, 2015, COMPUT J, V58, P2061, DOI 10.1093/comjnl/bxu156
   Niu N, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101786
   Pedregosa F, 2011, J. Mach. Learn. Res., V12, P2825
   Peng HC, 2005, IEEE T PATTERN ANAL, V27, P1226, DOI 10.1109/TPAMI.2005.159
   Qiu S, 2013, IEEE S MASS STOR SYS
   Saxena M., 2012, P 7 ACM EUR C COMP S, P267, DOI DOI 10.1145/2168836.2168863
   Shi HX, 2013, IEEE T MAGN, V49, P2603, DOI 10.1109/TMAG.2013.2250936
   Srivastava N, 2014, J MACH LEARN RES, V15, P1929
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Tarasov Vasily, 2016, USENIX; login, V41, P6
   Wang H., 2014, P 12 USENIX C FIL ST, P229
   Wu XJ, 2009, 2009 IEEE INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS & SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS (MASCOTS), P610
   Xiang CN, 2017, IEEE TRUST BIG, P776, DOI 10.1109/Trustcom/BigDataSE/ICESS.2017.312
   Xie Y., 2019, P ACM MOBICOM, P1
   Zhang G, 2010, IEEE S MASS STOR SYS
   Zhang XY, 2017, PR IEEE COMP DESIGN, P57, DOI 10.1109/ICCD.2017.18
   Zheng SA, 2019, PROCEEDINGS OF THE 17TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P207
NR 35
TC 5
Z9 5
U1 1
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2021
VL 120
AR 102295
DI 10.1016/j.sysarc.2021.102295
EA OCT 2021
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WI1WT
UT WOS:000708159300003
DA 2024-07-18
ER

PT J
AU He, SY
   Meng, HT
   Zhou, ZH
   Liu, YJ
   Huang, K
   Chen, G
AF He, Shengyu
   Meng, Haitao
   Zhou, Zhaoheng
   Liu, Yongjun
   Huang, Kai
   Chen, Gang
TI An efficient GPU-accelerated inference engine for binary neural network
   on mobile phones
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
ID STEREO ESTIMATION
AB Over the last years, deep neural networks (DNNs) are becoming more powerful and have risen in popularity, especially in mobile computing. Applications running on edge AI devices such as smartphones would potentially benefit from the new opportunities enabled by deep learning techniques. However, DNNs are by nature computationally and memory intensive, making them challenging to deploy on mobile devices. Binary neural networks (BNNs) have been considered as a promising solution that can significantly reduce the memory and computational requirements of DNNs while still offering similar capabilities of full precision DNN models. Currently, existing GPU-accelerated implementations of BNNs are only tailored for desktop platforms. Due to architecture differences, mere porting of such implementations to mobile devices yields suboptimal performance or is impossible in some cases. Therefore, there has still been a missing piece in the literature for GPU-accelerated implementations of BNNs on mobile devices. In this paper, we propose PhoneBit, a GPU-accelerated BNN inference engine for mobile devices that fully exploits the computing power of BNNs on mobile GPUs. PhoneBit provides a set of operator-level optimizations including locality-friendly data layout, bit packing with vectorization and layers integration for efficient binary convolution. We also provide a detailed implementation and parallelization optimization for PhoneBit to optimally utilize the memory bandwidth and computing power of mobile GPUs. Our experiment results show that PhoneBit can achieve significant speedup and energy efficiency compared with state-of-the-art frameworks for mobile devices. The PhoneBit open source library is available for download at https://code.ihub.org.cn/projects/915/repository/PhoneBit.
C1 [He, Shengyu; Meng, Haitao; Zhou, Zhaoheng; Huang, Kai; Chen, Gang] Sun Yat Sen Univ, Guangzhou, Guangdong, Peoples R China.
   [Liu, Yongjun] Changshu Inst Technol, Suzhou, Peoples R China.
   [Meng, Haitao] Peng Cheng Lab, Shenzhen, Peoples R China.
C3 Sun Yat Sen University; Changshu Institute of Technology; Peng Cheng
   Laboratory
RP Chen, G (corresponding author), Sun Yat Sen Univ, Guangzhou, Guangdong, Peoples R China.
EM cheng83@mail.sysu.edu.cn
RI Huang, Kai/JVO-5066-2024; Chen, Gang/HLG-1484-2023; li,
   jixiang/JXN-7599-2024; Haitao, Meng/AAO-3413-2021
OI Chen, Gang/0000-0003-4234-1359; Haitao, Meng/0000-0001-7919-0529
FU Shenzhen Basic Research Grants [JCYJ20180508152434975]; National Natural
   Science Foundation of China [61872393]
FX This work was supported in part by the Shenzhen Basic Research Grants
   (Grant No. JCYJ20180508152434975) and the National Natural Science
   Foundation of China (Grant No. 61872393) .
CR Bhat G, 2019, DES AUT TEST EUROPE, P144, DOI [10.23919/DATE.2019.8714831, 10.23919/date.2019.8714831]
   Blott M, 2018, ACM T RECONFIG TECHN, V11, DOI 10.1145/3242897
   Chen G, 2020, IEEE T COMPUT AID D, V39, P4179, DOI 10.1109/TCAD.2020.3012864
   Chen G, 2020, IEEE T PARALL DISTR, V31, P2896, DOI 10.1109/TPDS.2020.3006238
   Chen G, 2020, DES AUT TEST EUROPE, P786, DOI [10.23919/DATE48585.2020.9116236, 10.23919/date48585.2020.9116236]
   Courbariaux M., 2016, BinaryNet: Training deep neural networks with weights and activa
   de Prado M., 2020, IEEE T COMPUT AIDED
   Hang Y, 2015, P IEEE SEMICOND THER, P46, DOI 10.1109/SEMI-THERM.2015.7100138
   Hsiao TY, 2019, J SYST ARCHITECT, V95, P9, DOI 10.1016/j.sysarc.2019.02.008
   Hu YW, 2018, INT PARALL DISTRIB P, P244, DOI 10.1109/IPDPS.2018.00034
   Ignatov A., 2018, BENCHMARK RUNNING DE
   Ji Z, 2019, MOBILE EMBEDDED NEUR
   Karnaugh M., 1953, Trans. Am. Inst. Electr. Eng. I: Commun. Electron., V72, P593, DOI [10.1109/TCE.1953.6371932, DOI 10.1109/TCE.1953.6371932]
   Kim S., 2013, 2013 INT SOC DES C I
   Ling Y., J SYST ARCHIT, P102
   Liu Z, 2017, IEEE I CONF COMP VIS, P2755, DOI 10.1109/ICCV.2017.298
   Mittal S, 2020, J SYST ARCHITECT, V104, DOI 10.1016/j.sysarc.2019.101689
   Nakahara H, 2018, PROCEEDINGS OF THE 2018 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'18), P31, DOI 10.1145/3174243.3174266
   Nurvitadhi E, 2016, 2016 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P77, DOI 10.1109/FPT.2016.7929192
   Oskouei L., 2016, MM
   Ota K, 2017, ACM T MULTIM COMPUT, V13, DOI 10.1145/3092831
   Owens JD, 2008, P IEEE, V96, P879, DOI 10.1109/JPROC.2008.917757
   Pedersoli F., 2018, INT C LEARN REPR ICL
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Ren MY, 2018, PROC CVPR IEEE, P8711, DOI 10.1109/CVPR.2018.00908
   Shekhar S, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101710
   Simons T, 2019, ELECTRONICS-SWITZ, V8, DOI 10.3390/electronics8060661
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Wang HQ, 2018, 2018 14TH IEEE/ASME INTERNATIONAL CONFERENCE ON MECHATRONIC AND EMBEDDED SYSTEMS AND APPLICATIONS (MESA), DOI 10.1145/3204493.3204584
   Wu Q, 2014, INT SYMP INTEGR CIRC, P220, DOI 10.1109/ISICIR.2014.7029447
   Xu Z, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101762
   Yang H, 2017, P 25 ACM INT C MULT
   Zhang JH, 2019, PROCEEDINGS OF THE 27TH ACM INTERNATIONAL CONFERENCE ON MULTIMEDIA (MM'19), P2272, DOI 10.1145/3343031.3350534
   Zhao TL, 2018, PROCEEDINGS OF THE 2018 ACM MULTIMEDIA CONFERENCE (MM'18), P1545, DOI 10.1145/3240508.3240673
NR 34
TC 3
Z9 3
U1 2
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102156
DI 10.1016/j.sysarc.2021.102156
EA MAY 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SO1ZJ
UT WOS:000658777300006
DA 2024-07-18
ER

PT J
AU Lin, YH
   Jin, X
   Zhang, TY
   Han, ML
   Guan, N
   Deng, QX
AF Lin, Yuhan
   Jin, Xi
   Zhang, Tianyu
   Han, Meiling
   Guan, Nan
   Deng, Qingxu
TI Queue assignment for fixed-priority real-time flows in time-sensitive
   networks: Hardness and algorithm
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Resource management; Industrial internet of things; Real-time
   scheduling; Time-sensitive networks
ID CONTROLLER-AREA-NETWORK; SCHEDULABILITY ANALYSIS
AB Time sensitive networks (TSNs) enable deterministic real-time communication over Ethernet networks. According to IEEE 802.1Qbv standards, TSN switches use gates between queues and their corresponding egress ports to facilitate timing-deterministic communications. Management of switch resources, such as queues, has a significant impact on the schedulability of real-time flows. In this paper, we look into the theoretical foundation of queue management in TSN switches. We prove that the queue assignment problem for realtime flows on time sensitive networks under static priority scheduling is NP-hard in the strong sense, even if the number of queues per port is 3. Then we formulate the problem as a satisfiability modulo theories (SMT) specification. Besides, we propose a worst case response time analysis and a fast heuristic algorithms by eliminating scheduling conflicts. Experiments with randomly generated workload demonstrate the effectiveness of our algorithms for queue assignment of real-time flows.
C1 [Lin, Yuhan; Zhang, Tianyu; Deng, Qingxu] Northeastern Univ, Shenyang, Peoples R China.
   [Jin, Xi] Chinese Acad Sci, Shenyang Inst Automat, Guangzhou, Peoples R China.
   [Han, Meiling] Nanjing Univ Posts & Telecommun, Nanjing, Peoples R China.
   [Guan, Nan] Hong Kong Polytech Univ, Hong Kong, Peoples R China.
C3 Northeastern University - China; Chinese Academy of Sciences; Shenyang
   Institute of Automation, CAS; Nanjing University of Posts &
   Telecommunications; Hong Kong Polytechnic University
RP Deng, QX (corresponding author), Northeastern Univ, Shenyang, Peoples R China.
EM dengqx@mail.neu.edu.cn
RI zhang, tianyu/ITW-2265-2023
OI Lin, Yuhan/0000-0002-9883-3048; Guan, Nan/0000-0003-3775-911X; Deng,
   Qingxu/0000-0002-5185-6306; Zhang, Tianyu/0000-0003-1969-2855
FU National Key Research and Development Program of China [2018YFB1702003];
   National Natural Science Foundation of China [62072085]; LinoNing
   Revitalization Talents Program [XLYC1902017]
FX This work is supported in part by the National Key Research and
   Development Program of China under Grant 2018YFB1702003. This work is
   also supported by the National Natural Science Foundation of China under
   Grant 62072085 and the LinoNing Revitalization Talents Program under
   Grant XLYC1902017.
CR [Anonymous], 2020, IEEE Standard 802.1AS-2020, P1, DOI 10.1109/IEEESTD.2020.9121845
   Craciunas S. S., 2014, P 22 INT C REAL TIM, P45
   Craciunas SS, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P183, DOI 10.1145/2997462997470
   Craciunas SS, 2016, REAL-TIME SYST, V52, P161, DOI 10.1007/s11241-015-9244-x
   Dai XT, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415715
   Davis RI, 2007, REAL-TIME SYST, V35, P239, DOI 10.1007/s11241-007-9012-7
   Davis RI, 2013, REAL-TIME SYST, V49, P73, DOI 10.1007/s11241-012-9167-8
   Dürr F, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P203, DOI 10.1145/2997465.2997494
   Falk J, 2018, 2018 IEEE 24TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA), P136, DOI 10.1109/RTCSA.2018.00025
   FERRARI D, 1990, IEEE J SEL AREA COMM, V8, P368, DOI 10.1109/49.53013
   Gavrilut V, 2020, ACM TRANS CYBER-PHYS, V4, DOI 10.1145/3371708
   Gavrilut V, 2018, IEEE ACCESS, V6, P75229, DOI 10.1109/ACCESS.2018.2883644
   Guan N, 2011, J SYST ARCHITECT, V57, P536, DOI 10.1016/j.sysarc.2010.08.003
   Hanzálek Z, 2010, IEEE T IND INFORM, V6, P369, DOI 10.1109/TII.2010.2052819
   Heilmann Florian, 2019, ACM SIGBED Review, V16, P9, DOI 10.1145/3314206.3314207
   IEEE, 2016, IEEE STD 80211 2016, P1, DOI 10.1109/ IEEESTD.2016.7524656
   Jin X., 2020, IEEE CAA J AUTOM SIN
   Jin X, 2020, IEEE ACCESS, V8, P6751, DOI 10.1109/ACCESS.2020.2964690
   Nahas M, 2009, J SYST ARCHITECT, V55, P344, DOI 10.1016/j.sysarc.2009.03.004
   Navet N., 2000, J SYST ARCHIT
   Nayak NG, 2018, IEEE T IND INFORM, V14, P2066, DOI 10.1109/TII.2017.2782235
   Ojewale MA, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102079
   Oliver RS, 2018, IEEE REAL TIME, P13, DOI 10.1109/RTAS.2018.00008
   Pahlevan M, 2018, IEEE INT C EMERG, P337, DOI 10.1109/ETFA.2018.8502515
   Raagaard ML, 2017, 2017 IEEE FOG WORLD CONGRESS (FWC), P73
   Saifullah A, 2010, REAL TIM SYST SYMP P, P150, DOI 10.1109/RTSS.2010.41
   Singh J, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101782
   Specht J, 2017, REAL TIM SYST SYMP P, P178, DOI 10.1109/RTSS.2017.00024
   Specht J, 2016, PROC EUROMICR, P75, DOI 10.1109/ECRTS.2016.27
   Steiner W, 2010, REAL TIM SYST SYMP P, P375, DOI 10.1109/RTSS.2010.25
   TINDELL K, 1995, CONTROL ENG PRACT, V3, P1163, DOI 10.1016/0967-0661(95)00112-8
   ZHANG HB, 1993, IEEE SINGAPORE INTERNATIONAL CONFERENCE ON NETWORKS/INTERNATIONAL CONFERENCE ON INFORMATION ENGINEERING '93 - THEME: COMMUNICATIONS AND NETWORKS FOR THE YEAR 2000, VOLS 1 AND 2, P226, DOI 10.1109/SICON.1993.515761
NR 32
TC 6
Z9 8
U1 5
U2 45
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102141
DI 10.1016/j.sysarc.2021.102141
EA APR 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SD1RG
UT WOS:000651143900006
DA 2024-07-18
ER

PT J
AU Vignau, B
   Khoury, R
   Hallé, S
   Hamou-Lhadj, A
AF Vignau, Benjamin
   Khoury, Raphael
   Halle, Sylvain
   Hamou-Lhadj, Abdelwahab
TI The evolution of IoT Malwares, from 2008 to 2019: Survey, taxonomy,
   process simulator and perspectives
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE IoT security; Evolution of IoT malware; IoT botnet; VPNFilter;
   IoTReaper; Hide&#8217; n Seek; Echobot
ID BOTNET DEFENSE; GAME MODEL; DDOS; INTERNET; MIRAI; ATTACKS; DEVICES
AB The past decade has seen a rapidly growing interest in IoT-connected devices. But as is usually the case with computer systems and networks, malicious individuals soon realized that these objects could be exploited for criminal purposes. The problem is particularly salient since the firmware used in many Internet connected devices was developed without taking into consideration the expertise and best security practices gained over the past several years by programmers in other areas. Consequently, multiple attacks on IoT devices took place over the last decade, culminating in the largest ever recorded DDoS attack, the Mirai botnet, which took advantage of weaknesses in the security of the IoT. In this survey, we seek to shed light on the evolution of the IoT malware. We compare the characteristic features of 28 of the most widespread IoT malware programs of the last decade and propose a novel methodology for classifying malware based on its behavioral features. Our study also highlights the common practice of feature reuse across multiple malware programs.
C1 [Vignau, Benjamin; Khoury, Raphael; Halle, Sylvain] Univ Quebec Chicoutimi, Chicoutimi, PQ, Canada.
   [Hamou-Lhadj, Abdelwahab] Univ Concordia, Montreal, PQ, Canada.
   [Vignau, Benjamin; Khoury, Raphael; Halle, Sylvain] Lab Informat Eondamentale LIF, Marseille, France.
   [Hamou-Lhadj, Abdelwahab] Software Res & Technol Lab SRT Lab, Burnaby, BC, Canada.
C3 University of Quebec; University of Quebec Chicoutimi; Concordia
   University - Canada
RP Vignau, B (corresponding author), Univ Quebec Chicoutimi, Chicoutimi, PQ, Canada.; Vignau, B (corresponding author), Lab Informat Eondamentale LIF, Marseille, France.
EM benjamin.vignau1@uqac.ca
RI Hallé, Sylvain/H-4153-2019
OI Hallé, Sylvain/0000-0002-4406-6154; Vignau,
   Benjamin/0000-0002-3843-7326; Hamou-Lhadj,
   Abdelwahab/0000-0002-3319-5006
CR Adrian David, 2014, 8 USENIX WORKSH OFF
   Akamai, 2014, SPIK DDOS TOOLK
   Akamai, 2015, XOR DDOS BOTN LAUNCH
   Akamai, 2015, 1 CAS STUD FASTDNS I
   ALLEN LJS, 1994, MATH BIOSCI, V124, P83, DOI 10.1016/0025-5564(94)90025-6
   Angrishi K., 2017, TURNING INTERNET THI
   [Anonymous], 2017, IOTROOP BOTNET FULL
   [Anonymous], 2017, New Jersey Cybersecurity and Communications Integration Cell Threat Profiles
   [Anonymous], 2017, IoT Reaper: A Rappid Spreading New IoT Botnet
   [Anonymous], 2016, BOFFINS ANTIWORM BOT
   [Anonymous], 2016, US CERT ALERT TA16 2
   [Anonymous], 2002, Proceedings of the 9th ACM conference on Computer and communications security, DOI DOI 10.1145/586110.586130
   [Anonymous], 2019, LATEST ECHOBOT 26 IN
   [Anonymous], 2012, INTERNET CENSUS 2012
   [Anonymous], 2005, NDSS
   Antonakakis M, 2017, PROCEEDINGS OF THE 26TH USENIX SECURITY SYMPOSIUM (USENIX SECURITY '17), P1093
   Arghire I., 2016, NEW MIRAI VARIANTS H
   Arsene L., 2018, HIDE SEEK IOT BOTNET
   Avast, 2018, LETS PLAY HID N SEEK
   B. Lab, 2019, NEW PHAS THEM
   BadCyber, 2016, BADCYBER
   Ben D., 2016, BREAKING MIRAI IOT D
   Bensoussan A, 2010, LECT NOTES COMPUT SC, V6442, P135, DOI 10.1007/978-3-642-17197-0_9
   Botezatu B, 2018, NEW HIDE N SEEK IOT
   Botticelli B., 2017, IoT honeypots: State of the art
   Brian K.., 2017, FEAR REAPER REAPER M
   Brumaghin T.U. Edmund, 2018, VPNFILTER 3 MORE TOO
   Celeda P., 2010, 2010 Proceedings of European Conference on Computer Network Defense (EC2ND 2010), P3, DOI 10.1109/EC2ND.2010.15
   Celeda P., REVEALING BOTNETS US
   Ceron JM, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19030727
   Chen WS, 2011, 2011 NINTH IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS WORKSHOPS (ISPAW), P131, DOI 10.1109/ISPAW.2011.10
   Chen ZS, 2005, IEEE T NEURAL NETWOR, V16, P1291, DOI 10.1109/TNN.2005.853425
   Chen ZS, 2003, IEEE INFOCOM SER, P1890
   Cimpanu C., FBI TAKES CONTROL AP
   Cimpanu C., 2017, BrickerBot dev claims cyber-attack that affected over 60,000 Indian modems
   Cimpanu C., 2019, NOUVEAU MALWARE DECH
   Cimpanu C., 2018, Ukraine says it stopped a VPNFilter attack on a chlorine distillation station
   Cloudflare, 2017, INS INF MIR IOT BOTN
   Costin A, 2017, IEEE SEC PRIV WORKS, P132, DOI 10.1109/SPW.2017.38
   Dagon D, 2007, TWENTY-THIRD ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, PROCEEDINGS, P325, DOI 10.1109/ACSAC.2007.44
   Davila A., 2019, JENX BOTNET NEW IOT
   De Donno M, 2018, ADV INTELL SYST, V717, P59, DOI 10.1007/978-3-319-70578-1_7
   De Donno M, 2018, SECUR COMMUN NETW, DOI 10.1155/2018/7178164
   Ding F., 2017, Iot malware
   Durfina L, 2013, WORK CONF REVERSE EN, P449, DOI 10.1109/WCRE.2013.6671321
   Eli K., 2019, ECHOBOT MALWARE NOW
   Farahani B, 2018, FUTURE GENER COMP SY, V78, P659, DOI 10.1016/j.future.2017.04.036
   Ficco M, 2019, J SYST ARCHITECT, V97, P107, DOI 10.1016/j.sysarc.2019.04.004
   FortiGuard S.E., REAPER NEXT EVOLUTIO
   Frank C., 2017, P C INFORM SYSTEMS A, P1508
   Hachem Nabil., 2011, NETWORK INFORM SYSTE, P1, DOI 10.1109/SAR-SSI.2011.5931395
   Hallman, 2017, IODDOSTHE INTERNET D, P978, DOI [10.5220/0006246600470058, DOI 10.5220/0006246600470058]
   Heffner C., 2010, D LINK ROUTERS AUTHE
   Herwig S, 2019, 26TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2019), DOI 10.14722/ndss.2019.23488
   Hoque N, 2015, IEEE COMMUN SURV TUT, V17, P2242, DOI 10.1109/COMST.2015.2457491
   Iadmin, 2018, HYDR BOT 25 MIN OV K
   Ilascu I., 2019, New echobot botnet variant uses over 50 exploits to propagate
   Ilascu I., 2019, Echobot botnet spreads via 26 exploits, targets oracle, VMware apps
   Janus M., 2011, Heads of the Hydra. malware for network devices
   Jerkins JA, 2017, 2017 IEEE 7TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE IEEE CCWC-2017
   Ji YM, 2018, INT C COMP SUPP COOP, P837, DOI 10.1109/CSCWD.2018.8465280
   Jornt V.D.W., 2017, MYSTERIOUS EVOLVING
   Kambourakis G, 2017, IEEE MILIT COMMUN C, P267, DOI 10.1109/MILCOM.2017.8170867
   Kermack WO, 1927, P R SOC LOND A-CONTA, V115, P700, DOI 10.1098/rspa.1927.0118
   Kolias C, 2017, COMPUTER, V50, P80, DOI 10.1109/MC.2017.201
   Kolokoltsov VN, 2016, APPL MATH OPT, V74, P669, DOI 10.1007/s00245-016-9389-6
   Kotenko I, 2010, CONFERENCE ON CYBER CONFLICT, PROCEEDINGS 2010, P21
   Krebs B., 2016, New Mirai worm knocks 900k Germans offline
   Kumar A., 2019, CoRR
   Largent T.U. William, 2018, NEW VPNFILTER MALWAR
   Largent T.U. William, 2018, VPNFILTER UPDATE VPN
   Leyden J., 2016, RES EXPOSE MIRAI VUL
   Leyden J., 2017, AMNESIA IOT BOTNET F
   Malik M.et., 2016, Meet Remaiten - a Linux bot on steroids targeting routers and potentially other IoT devices
   MalwareMustDie, 2017, MMD00572016
   MalwareMustDie, 2016, MMD00592016
   MalwareMustDie, 2014, MMD00282014
   MalwareMustDie, 2014, MMD00262014 MALWAREM
   MalwareTech, 2016, MAPP MIR BOTN CAS ST
   MalwareTech, 2019, TRACK HID SEEK BOTN
   Manoharan S., 2018, IOT MALWARE ANAL DEV
   Margolis J, 2017, PROCEEDINGS 2017 INTERNATIONAL CONFERENCE ON SOFTWARE SECURITY AND ASSURANCE (ICSSA), P6, DOI 10.1109/ICSSA.2017.12
   Markowsky L, 2015, INT WORKSH INT DATA, P463, DOI 10.1109/IDAACS.2015.7340779
   Marzano A, 2018, IEEE SYMP COMP COMMU, P818
   Moore D, 2003, IEEE INFOCOM SER, P1901
   Moore D., 2004, NETWORK TELESCOPES T
   Moriuchi P., 2018, MIRAI VARIANT IOT BO
   N. Security, 2017, AG QBOT VAR ADDS NBO
   Netlab 360, 2018, NETL 360
   Netlab360, 2018, NETLAB360
   Netlab360, 2018, NETLAB360
   NewSkySecurity, 2018, NEWSKYSECURITY
   Nigam R., 2019, MIRAI VARIANT ECHOBO
   Nigam R., 2019, NEW MIRAI VARIANT AD
   Pa Y., 2016, J INF PROCESS, V24, P522, DOI [10.2197/ipsjjip.24.522, DOI 10.2197/IPSJJIP.24.522]
   Prokofiev AO, 2019, IEEE NW RUSS YOUNG, P301, DOI [10.1109/EIConRus.2019.8657100, 10.1109/eiconrus.2019.8657100]
   R. Emergency Response Team, 2017, HAJIME FRIEND FOE
   Radaware, 2017, BRICKERBOT RES PDOS
   Radaware, 2017, BRICKERBOT PDOS BACK
   Radaware, 2017, BRICKERBOT DARK KNIG
   Radware, 2018, JENX BOTN NEW IOT BO
   Rawat R. S., 2018, IJ Network Security, V20, P547
   Sam EdwardsI.P., 2016, Hajime: Analysis of a decentralized internet worm for iot devices
   Scott J., 2016, RISE MACHINES DYN AT
   Sendroiu A., 2018, HIDENSEEK ADAPTIVE P
   Shortt K., 2015, XOR DDOS MITIGATION
   Sicato JCS, 2019, APPL SCI-BASEL, V9, DOI 10.3390/app9132763
   Sinanovic H, 2017, INT CONF SOFTW, P416
   Sirmer J., 2018, BOTCEPTION HIRE BOTN
   Soper B, 2014, ANN ALLERTON CONF, P294, DOI 10.1109/ALLERTON.2014.7028469
   Spring T, 2016, BASHLITE FAMILY MALW
   Staniford S, 2002, P 11 USENIX SEC S SA, V2, P14
   Tara S., 2019, THEMOON RISES AGAIN
   Trend Mirco System, 2018, NEW RAP GROW IOT BOT
   TrendMicro, 2018, HIDE N SEEK BOTN US
   TrendMicro, 2017, PERS NEW INT THINGS
   Ullrich JohannesB., 2014, LINKSYS WORM THEMOON
   Valente J, 2019, IEEE SECUR PRIV, V17, P10, DOI 10.1109/MSEC.2019.2924167
   Vaughan-Nichols S.J., 2015, INCOMPETENCE NOT LIN
   Vignau B, 2019, 2019 COMPANION OF THE 19TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE QUALITY, RELIABILITY AND SECURITY (QRS-C 2019), P458, DOI 10.1109/QRS-C.2019.00088
   Wang AH, 2017, L N INST COMP SCI SO, V202, P176, DOI 10.1007/978-3-319-60753-5_19
   Wang YH, 2016, SECUR COMMUN NETW, V9, P3127, DOI 10.1002/sec.1518
   Wazid M, 2019, J SYST ARCHITECT, V97, P185, DOI 10.1016/j.sysarc.2018.12.005
   WOHLIN Claes, 2014, P 18 INT C EVALUATIO, DOI [10.1145/2601248.2601268.10, 10.1145/2601248.2601268]
   Wu Q., 2010, P 2010 SPRING SIMULA, P1, DOI DOI 10.1145/1878537.1878703
   Xiao C., 2017, NEW IOT LINUX MALWAR
   Zaddach A.C., BLACK HAT 2018
NR 127
TC 18
Z9 19
U1 0
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102143
DI 10.1016/j.sysarc.2021.102143
EA APR 2021
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SD1RG
UT WOS:000651143900004
DA 2024-07-18
ER

PT J
AU Zhang, YH
   Liu, B
   Jia, ZP
   Chen, RH
   Shen, ZY
AF Zhang, Yuhao
   Liu, Bing
   Jia, Zhiping
   Chen, Renhai
   Shen, Zhaoyan
TI An efficient highly parallelized ReRAM-based architecture for motion
   estimation of HEVC
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Resistive random access memory (ReRAM); Processing-in-memory (PIM);
   Motion estimation; High efficiency video coding (HEVC)
AB Motion estimation (ME) is a high efficiency video coding (HEVC) process for determining motion vectors that describe the blocks transformation direction from one adjacent frame to a future frame in a video sequence. ME is a memory and computation consuming process which accounts for more than 50% of the total running time of HEVC. To conquer the memory and computation challenges, this paper presents ReME, a highly paralleled processing-in-memory (PIM) architecture for the ME process based on resistive random access memory (ReRAM).
   In ReME, the space of ReRAM is mainly separated into storage engine and ME processing engine. The storage engine is used as conventional memory to store video frames and intermediate data, while the computation operations of ME are performed in ME processing engines. Each ME processing engine in ReME consists of Sum of Absolute Differences (SAD) modules, interpolation modules, and Sum of Absolute Transformed Difference (SATD) modules that transfer ME functions into ReRAM-based logic analog computation units. ReME further cooperates these basic computation units to perform ME processes in a highly parallel manner. Simulation results show that the proposed ReME accelerator significantly outperforms other implementations with time consuming and energy saving.
C1 [Zhang, Yuhao; Liu, Bing; Jia, Zhiping; Shen, Zhaoyan] Shandong Univ, Sch Comp Sci & Technol, Jinan, Peoples R China.
   [Chen, Renhai] Tianjin Univ, Shenzhen Res Inst, Coll Intelligence & Comp, Tianjin, Peoples R China.
C3 Shandong University; Tianjin University
RP Jia, ZP (corresponding author), Shandong Univ, Sch Comp Sci & Technol, Jinan, Peoples R China.; Chen, RH (corresponding author), Tianjin Univ, Shenzhen Res Inst, Coll Intelligence & Comp, Tianjin, Peoples R China.
EM jzp@sdu.edu.cn; renhai.chen@tju.edu.cn
RI Zhang, Yuhao/HHN-6356-2022; liu, xq/JDW-2596-2023
FU Shenzhen Science and Technology Foundation [JCYJ20170816093943197];
   National Science Foundation for Young Scientists of China [61902218]
FX The work described in this paper is partially supported by Shenzhen
   Science and Technology Foundation (JCYJ20170816093943197) , and the
   grants from the National Science Foundation for Young Scientists of
   China (Grant No. 61902218) .
CR Ahn J, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P105, DOI 10.1145/2749469.2750386
   Alibart F, 2013, NAT COMMUN, V4, DOI 10.1038/ncomms3072
   Babionitakis K, 2008, J REAL-TIME IMAGE PR, V3, P3, DOI 10.1007/s11554-007-0070-9
   Bojnordi MN, 2016, INT S HIGH PERF COMP, P1, DOI 10.1109/HPCA.2016.7446049
   Bossen F., 2013, JCTVC L1100 12 JCT V
   Chen WH, 2018, ISSCC DIG TECH PAP I, P494, DOI 10.1109/ISSCC.2018.8310400
   Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Han L, 2018, ACM T STORAGE, V14, DOI 10.1145/3177916
   Hu M, 2016, DES AUT CON, DOI 10.1145/2897937.2898010
   JCT-VC, 2018, HEVC TEST MOD HM
   Kim Y., 2012, 2012 IEEE INT SOC C
   Kim Y, 2015, ACM J EMERG TECH COM, V11, DOI 10.1145/2700234
   Lin JL, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P639, DOI 10.1145/3287624.3287715
   Luo FL, 2019, IEEE T MULTIMEDIA, V21, P851, DOI 10.1109/TMM.2018.2867260
   Silva DRD, 2020, IND INNOV, V27, P235, DOI 10.1080/13662716.2019.1576507
   Niu D., 2012, PROCEEDINGS OF 2012 IEEE 14TH INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY
   Niu DM, 2013, ICCAD-IEEE ACM INT, P17, DOI 10.1109/ICCAD.2013.6691092
   Ohm JR, 2012, IEEE T CIRC SYST VID, V22, P1669, DOI 10.1109/TCSVT.2012.2221192
   Penny W, 2019, IEEE I C ELECT CIRC, P162, DOI [10.1109/icecs46596.2019.8965050, 10.1109/ICECS46596.2019.8965050]
   Prezioso M, 2015, NATURE, V521, P61, DOI 10.1038/nature14441
   Pugsley SH, 2014, INT SYM PERFORM ANAL, P190, DOI 10.1109/ISPASS.2014.6844483
   Radicke S, 2014, I SYMP CONSUM ELECTR, P189
   Sampaio F, 2014, DES AUT TEST EUROPE
   Sampaio F, 2014, ICCAD-IEEE ACM INT, P132, DOI 10.1109/ICCAD.2014.7001343
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Shafique M, 2012, DES AUT CON, P866
   Song LH, 2018, INT S HIGH PERF COMP, P531, DOI 10.1109/HPCA.2018.00052
   Song LH, 2017, INT S HIGH PERF COMP, P541, DOI 10.1109/HPCA.2017.55
   Sullivan GJ, 2012, IEEE T CIRC SYST VID, V22, P1649, DOI 10.1109/TCSVT.2012.2221191
   Sze V, 2014, Integr. Circ. Syst. Algor. Archit, V39, P40
   Wang F, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P615, DOI 10.1145/3287624.3287656
   Wang PQ, 2018, DES AUT CON, DOI 10.1145/3195970.3196116
   Wang Y, 2020, IEEE T COMPUT AID D, V39, P4611, DOI 10.1109/TCAD.2020.2982623
   Wong HSP, 2012, P IEEE, V100, P1951, DOI 10.1109/JPROC.2012.2190369
   Yakopcic C, 2017, IEEE IJCNN, P1696, DOI 10.1109/IJCNN.2017.7966055
   Yang T. -H., 2019, ACM INT S COMP ARCH
   Zatt B, 2011, DES AUT CON, P1026
   Zhang D., 2014, IEEE INT ACM S HIGH
   Zheng L., 2020, IEEE INT PAR DISTR P
   Zhou MX, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P591, DOI 10.1145/3287624.3287711
NR 41
TC 0
Z9 0
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102123
DI 10.1016/j.sysarc.2021.102123
EA APR 2021
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SO1ZJ
UT WOS:000658777300001
DA 2024-07-18
ER

PT J
AU Berned, GP
   Rossi, FD
   Luizelli, MC
   de Souza, SX
   Beck, ACS
   Lorenzon, AF
AF Berned, Gustavo Paim
   Rossi, Fabio D.
   Luizelli, Marcelo C.
   de Souza, Samuel Xavier
   Beck, Antonio Carlos S.
   Lorenzon, Arthur F.
TI Low learning-cost offline strategies for EDP optimization of parallel
   applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Parallel Computing; Runtime optimization systems; Thread-level
   parallelism exploitation; Energy-delay product
ID PERFORMANCE PREDICTION; EFFICIENT
AB Many parallel applications do not scale with the number of threads. Several online and offline strategies have been proposed in order to optimize this number. While the former strategy can capture some behaviors that can only be known at runtime, the latter do not impose any execution overhead and can use more complex and efficient algorithms. However, the learning algorithm in these offline strategies may take several hours, precluding their use or a smooth portability across different systems. In this scenario, we propose a methodology to decrease the learning time of offline strategies by inferring the execution behavior of parallel applications using smaller input sets than the ones used by the target applications. It implements two search strategies: SEA, where all parallel regions of an application run with the same number of threads; and SPRA, which seeks to find an ideal number of threads for each parallel region of a given application. With an extensive set of experiments, we show that SEA and SPRA strategies converge to results close to an offline approach applied over the regular input, but being 88% and 87% faster, on average, respectively. We also show that SPRA is better than SEA for unbalanced applications.
C1 [Rossi, Fabio D.] Fed Inst Farroupilha, Campus Alegrete, Alegrete, Brazil.
   [de Souza, Samuel Xavier] Univ Fed Rio Grande do Norte, Dept Comp Engn & Automat, Natal, RN, Brazil.
   [Beck, Antonio Carlos S.] Univ Fed Rio Grande do Sul, Inst Informat, Porto Alegre, RS, Brazil.
   [Berned, Gustavo Paim; Luizelli, Marcelo C.; Lorenzon, Arthur F.] Fed Univ Pampa, Campus Alegrete, Alegrete, Brazil.
C3 Instituto Federal Farroupilha; Universidade Federal do Rio Grande do
   Norte; Universidade Federal do Rio Grande do Sul; Universidade Federal
   do Pampa
RP Lorenzon, AF (corresponding author), Fed Univ Pampa, Campus Alegrete, Alegrete, Brazil.
EM gustavoberned@unipampa.edu.br; fabio.rossi@iffarroupilha.edu.br;
   marceloluizelli@unipampa.edu.br; samuel@dca.ufrn.br; caco@inf.ufrgs.br;
   aflorenzon@unipampa.edu.br
RI Rossi, Fábio/E-6336-2017; Rossi, Fábio/ADQ-4913-2022
OI Rossi, Fábio/0000-0002-2450-1024; Rossi, Fábio/0000-0002-2450-1024;
   Lorenzon, Arthur/0000-0002-2412-3027
FU Foundation for Research of the State of Rio Grande do Sul, Brazil
   [19/2551-0001224-1, 19/2551-0001266-7]
FX This work was partially funded by Foundation for Research of the State
   of Rio Grande do Sul, Brazil (19/2551-0001224-1, 19/2551-0001266-7) .
CR Alessi F, 2015, LECT NOTES COMPUT SC, V9342, P219, DOI 10.1007/978-3-319-24595-9_16
   [Anonymous], 2007, Using OpenMP: Portable Shared Memory Parallel Programming
   Barnes BJ, 2008, ICS'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P368
   Benedict S, 2015, 2015 IEEE 29TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS, P1251, DOI 10.1109/IPDPSW.2015.12
   Bhatt S., 1992, Proceedings. Scalable High Performance Computing Conference SHPCC-92 (Cat. No.92TH0432-5), P38, DOI 10.1109/SHPCC.1992.232690
   Blake G, 2010, CONF PROC INT SYMP C, P302, DOI 10.1145/1816038.1816000
   Cabrera A, 2013, EUROMICRO WORKSHOP P, P343, DOI 10.1109/PDP.2013.56
   Chadha G, 2012, CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, P141
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Chou CY, 2007, LECT NOTES COMPUT SC, V4459, P158
   De Sensi D, 2016, EUROMICRO WORKSHOP P, P200, DOI 10.1109/PDP.2016.41
   Durillo JJ, 2019, PARALLEL COMPUT, V83, P3, DOI 10.1016/j.parco.2018.03.010
   Dutot PF, 2017, IEEE ACM INT SYMP, P381, DOI 10.1109/CCGRID.2017.16
   Gonzalez R, 1996, IEEE J SOLID-ST CIRC, V31, P1277, DOI 10.1109/4.535411
   Hackenberg Daniel, 2013, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2013), P194
   Hahnel Marcus, 2012, Performance Evaluation Review, V40, P13
   Ipek E, 2005, LECT NOTES COMPUT SC, V3648, P196
   Jayakumar A, 2015, INT PARALL DISTRIB P, P1161, DOI 10.1109/IPDPS.2015.20
   Joao JA, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P223
   Lee JH, 2010, CONF PROC INT SYMP C, P270, DOI 10.1145/1816038.1815996
   Li D., 2010, 2010 IEEE International Symposium on Parallel Distributed Processing (IPDPS), P1
   Lorenzon A.F., 2019, SPRINGER BRIEFS COMP, DOI [10.1007/978-3-030-28719-1, DOI 10.1007/978-3-030-28719-1]
   Lorenzon AF, 2015, IEEE INT SYMP CIRC S, P1374, DOI 10.1109/ISCAS.2015.7168898
   Lorenzon AF, 2019, IEEE T PARALL DISTR, V30, P1007, DOI 10.1109/TPDS.2018.2872992
   Lorenzon AF, 2017, DES AUT TEST EUROPE, P1229, DOI 10.23919/DATE.2017.7927176
   McCalpin JD., 1995, IEEE COMPUTER SOC TE, P19
   OpenMP Architecture Review Board, 2018, OPENMP API SPEC VERS
   Petersen W., 2004, OXFORD TEXTS APPL EN
   Popov M, 2019, INTERNATIONAL CONFERENCE ON SUPERCOMPUTING (ICS 2019), P342, DOI 10.1145/3330345.3330376
   Porterfield A., 2008, WORKSH MAN MAN COR S, P1
   Porterfield Allan K., 2013, 2013 IEEE International Symposium on Parallel and Distributed Processing, Workshops and PhD Forum (IPDPSW), P884, DOI 10.1109/IPDPSW.2013.15
   Quinn M. J., 2004, COMPUTER SCI SERIES
   Raasch SE, 2003, 12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P15
   Shafik R.A., 2015, Proceedings of the 6th Workshop on Parallel Programming and Run-Time Management Techniques for Many-Core Architectures, P19, DOI DOI 10.1145/2701310.2701311
   Sharkawi S, 2009, INT PARALL DISTRIB P, P828
   Sodhi S, 2008, CLUSTER COMPUT, V11, P151, DOI 10.1007/s10586-007-0039-2
   Sridharan S, 2014, ACM SIGPLAN NOTICES, V49, P169, DOI [10.1145/2594291.2594292, 10.1145/2666356.2594292]
   Sridharan Srinath., 2013, Proceedings of the 27th International ACM Conference on International Conference on Supercomputing, ICS '13, P337
   Subramanian L, 2013, INT S HIGH PERF COMP, P639, DOI 10.1109/HPCA.2013.6522356
   Suleman MA, 2008, ACM SIGPLAN NOTICES, V43, P277, DOI 10.1145/1353536.1346317
   Taborda DMG, 2012, COMPUT GEOTECH, V43, P80, DOI 10.1016/j.compgeo.2012.02.001
   Tiwari A, 2012, IEEE SYM PARA DISTR, P990, DOI 10.1109/IPDPSW.2012.121
   Tullsen DM, 1996, 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, P191, DOI 10.1145/232974.232993
   Vidya B., 2019, INT J RECENT TECHNOL, V7, P599
   Wheeler KB, 2008, 2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, P2282
   Witkowski M, 2013, FUTURE GENER COMP SY, V29, P208, DOI 10.1016/j.future.2012.06.003
   Yang L.T., 2005, Proceedings of the 2005 ACM/IEEE conference on Supercomputing, P40
   Zhang WZ, 2016, IEEE T COMPUT, V65, P495, DOI 10.1109/TC.2015.2417526
NR 48
TC 3
Z9 3
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2021
VL 114
AR 101959
DI 10.1016/j.sysarc.2020.101959
EA FEB 2021
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA US3RH
UT WOS:000697350100005
DA 2024-07-18
ER

PT J
AU Pradhan, B
   Vijayakumar, V
   Pratihar, S
   Kumar, D
   Reddy, KHK
   Roy, DS
AF Pradhan, Buddhadeb
   Vijayakumar, V.
   Pratihar, Sanjoy
   Kumar, Deepak
   Reddy, K. Hemant Kumar
   Roy, Diptendu Sinha
TI A genetic algorithm based energy efficient group paging approach for IoT
   over 5G
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Long-Term Evolution Advanced (LTE-A); Energy efficient communication;
   Group paging; 5G; Discontinuous Reception Mechanism (DRX)
ID LTE; MANAGEMENT; ALLOCATION; NETWORKS; QOS; MECHANISM; SCHEME
AB Cellular networks are evolving to the era of 5th Generation (5G), where 5G new radio (NR) and Long-Term Evolution: Advanced (LTE-A) Pro technologies are being envisioned for enabling smart and innovative services of the Internet-of-Things (IoT). However, existing LTE-A Pro protocols such as the group paging approach is still heavily inclined towards human-to-human communications owing to the heterogeneous characteristics of a wide variety of IoT devices. Since most IoT devices are battery operated and their power consumption rate decides the battery lifetime, hence energy-efficient data transfer protocols are of paramount importance for next-generation IoT networks. Group paging is one such mechanism that has been widely accepted to improve energy efficiency of IoT networks. However, grouping approach for IoT devices is still not a much addressed topic, though a few novel group paging approaches have been studied that focus on varied IoT characteristics and mobility; though such approaches are not computationally efficient particularly for massive IoT deployments. Therefore, this paper proposes a novel multi-parameter evolutionary optimization, namely, genetic algorithm (GA) based grouping approach that also considers IoT features such as traffic patterns, delay requirements, and mobility patterns. Results obtained from simulations validate that our proposed method can significantly improve IoT devices' energy efficiency over random grouping schemes and other approaches.
C1 [Pradhan, Buddhadeb] Natl Inst Technol Jamshedpur, Dept Comp Applicat, Jamshedpur, Bihar, India.
   [Vijayakumar, V.] Vellore Inst Technol, Sch Comp Sci & Engn, Vellore, Tamil Nadu, India.
   [Pratihar, Sanjoy] Indian Inst Informat Technol, Dept Comp Sci & Engn, Kalyani, W Bengal, India.
   [Kumar, Deepak; Roy, Diptendu Sinha] Natl Inst Technol Meghalaya, Dept Comp Sci & Engn, Shillong, Meghalaya, India.
   [Reddy, K. Hemant Kumar] Natl Inst Sci & Technol, Sch Comp Sci & Engn, Berhampur, India.
C3 National Institute of Technology (NIT System); National Institute of
   Technology Jamshedpur; Vellore Institute of Technology (VIT); VIT
   Vellore; National Institute of Technology (NIT System); National
   Institute of Technology Meghalaya; National Institute of Science &
   Technology (NIST)
RP Pradhan, B (corresponding author), Natl Inst Technol Jamshedpur, Dept Comp Applicat, Jamshedpur, Bihar, India.
EM bpradhan.ca@nitjsr.ac.in; vijayakumar.varadarajan@gmail.com;
   sanjoy.pratihar@gmail.com; deepak.kumar@nitm.ac.in;
   khemant.reddy@gmail.com; diptendu.sr@nitm.ac.in
RI varadarajan, vijayakumar/K-8007-2017; Kumar, Deepak/JCP-4165-2023;
   PRADHAN, BUDDHADEB/L-6032-2018; Kumar, Deepak/JCP-4139-2023; Pratihar,
   Sanjoy/K-8029-2017; Reddy, K Hemant Kumar/AAD-3894-2022; Pratihar,
   Sanjoy/Q-3547-2016
OI /0000-0003-2492-3312; Pratihar, Sanjoy/0000-0002-0833-6989
CR Agiwal M, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18061845
   Ali A, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19081830
   Aly AA, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19173651
   Arouk O, 2016, IEEE J SEL AREA COMM, V34, P1086, DOI 10.1109/JSAC.2016.2520222
   Bai T, 2019, PEER PEER NETW APPL, V12, P326, DOI 10.1007/s12083-017-0602-4
   Balasubramanya NM, 2016, IEEE INTERNET THINGS, V3, P398, DOI 10.1109/JIOT.2016.2527022
   Behera Ranjit Kumar, 2020, International Conference on Innovative Computing and Communications. Proceedings of ICICC 2019. Advances in Intelligent Systems and Computing (AISC 1059), P287, DOI 10.1007/978-981-15-0324-5_25
   Cheng RG, 2015, IEEE INTERNET THINGS, V2, P427, DOI 10.1109/JIOT.2015.2435655
   Chetto M, 2019, J SYST ARCHITECT, V98, P243, DOI 10.1016/j.sysarc.2019.06.002
   Deniziak S, 2019, J SYST ARCHITECT, V98, P92, DOI 10.1016/j.sysarc.2019.07.002
   Elhoseny M, 2019, STUD SYST DECIS CONT, V165, P29, DOI 10.1007/978-3-319-92807-4_2
   Elhoseny M, 2019, STUD SYST DECIS CONT, V165, P3, DOI 10.1007/978-3-319-92807-4_1
   Hwang HY, 2011, SENSORS-BASEL, V11, P11273, DOI 10.3390/s111211273
   Hwang R.-H., 2019, APPL SCI, V9
   Islam MT, 2014, IEEE COMMUN MAG, V52, P74, DOI 10.1109/MCOM.2014.6807949
   Khan F, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19194321
   Li B, 2018, SUSTAINABILITY-BASEL, V10, DOI 10.3390/su10051611
   Liang JM, 2013, IEEE J EM SEL TOP C, V3, P13, DOI 10.1109/JETCAS.2013.2243631
   Liu ZQ, 2019, FUTURE INTERNET, V11, DOI 10.3390/fi11060133
   Lu ZB, 2019, ELECTRONICS-SWITZ, V8, DOI 10.3390/electronics8091014
   Mejia-Alvarez P, 2019, J SYST ARCHITECT, V98, P388, DOI 10.1016/j.sysarc.2019.01.018
   Pau G, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18010221
   Polaki SK, 2015, 2015 IEEE 15TH INTERNATIONAL CONFERENCE ON ENVIRONMENT AND ELECTRICAL ENGINEERING (IEEE EEEIC 2015), P2061, DOI 10.1109/EEEIC.2015.7165494
   Qureshi KN, 2020, COMPUT ELECTR ENG, V84, DOI 10.1016/j.compeleceng.2020.106634
   Qureshi KN, 2020, COMPUT COMMUN, V149, P382, DOI 10.1016/j.comcom.2019.10.030
   Ravi Logesh, 2019, International Journal of Web Based Communities, V15, P271
   Reddy K. H. K., 2012, Proceedings of the 2012 1st International Conference on Recent Advances in Information Technology (RAIT 2012), P363, DOI 10.1109/RAIT.2012.6194447
   Reddy KHK, 2012, PROC TECH, V4, P573, DOI 10.1016/j.protcy.2012.05.091
   Reddy KHK, 2020, IEEE INTERNET THINGS, V7, P10527, DOI 10.1109/JIOT.2020.2999658
   Roy DS, 2019, IEEE INTERNET THINGS, V6, P2400, DOI 10.1109/JIOT.2018.2869323
   Rupanetti D, 2019, J SYST ARCHITECT, V98, P17, DOI 10.1016/j.sysarc.2019.06.003
   SHANNON CE, 1948, BELL SYST TECH J, V27, P623, DOI 10.1002/j.1538-7305.1948.tb00917.x
   Song Jeungeun, 2018, Sensors (Basel), V18, DOI 10.3390/s18010127
   Verma S, 2018, IEEE ICC
   Verma S, 2019, IEEE INTERNET THINGS, V6, P9187, DOI 10.1109/JIOT.2019.2928589
   Verma S, 2017, IEEE COMMUN SURV TUT, V19, P1457, DOI 10.1109/COMST.2017.2694469
   Wei CH, 2013, IEEE T VEH TECHNOL, V62, P3371, DOI 10.1109/TVT.2013.2251832
NR 37
TC 6
Z9 6
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2021
VL 113
AR 101878
DI 10.1016/j.sysarc.2020.101878
EA FEB 2021
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XE0ST
UT WOS:000723108000003
DA 2024-07-18
ER

PT J
AU Dou, CF
   Zhang, SK
   Wang, HP
   Sun, L
   Huang, Y
   Yue, WH
AF Dou, Chengfeng
   Zhang, Shikun
   Wang, Hanping
   Sun, Li
   Huang, Yu
   Yue, Weihua
TI ADHD fMRI short-time analysis method for edge computing based on
   multi-instance learning
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Edge computing; Multiple-instance learning; ADHD; Short-time analysis;
   fMRI
ID DEFICIT HYPERACTIVITY DISORDER; REGIONAL HOMOGENEITY; ENERGY
   MINIMIZATION; CHILDREN; BRAIN; DIAGNOSIS
AB Internet of things technology and edge computing have been applied increasingly in the field of medical treatment to solve the problem of imbalanced medical resources. To better diagnose Attention Deficit Hyperactivity Disorder (ADHD), we propose a new short-time diagnosis technology that can quickly analyze the functional magnetic resonance imaging (fMRI) of patients and assist doctors in remote diagnosis of patients. Different from current ADHD fMRI analysis methods, our method is fast and can reflect changes in the patients brain in different periods. This method can analyze the correlation between a small image segment and ADHD using streaming data and quantify it as a score. This score is trained and computed by the threshold-based EM-MI algorithm. Through the scores obtained by short-time analysis, we can distinguish healthy people from patients according to the probability of the image segment show a high correlation with ADHD. This method is tested by ADHD-200 data and has a good classification accuracy (70.4%). Besides, we make a visual display of the brain activities on healthy people and patients and find the difference is obvious. The above results show that our method can effectively help doctors in remote diagnosis of ADHD.
C1 [Dou, Chengfeng; Zhang, Shikun; Huang, Yu] Peking Univ, Natl Engn Res Ctr Software Engn, Beijing 100871, Peoples R China.
   [Dou, Chengfeng] Peking Univ, Sch Software & Microelect, Beijing 100871, Peoples R China.
   [Wang, Hanping; Sun, Li; Yue, Weihua] Peking Univ, Sch Elect Engn & Comp Sci, Beijing 100871, Peoples R China.
   [Huang, Yu; Yue, Weihua] Peking Univ, Inst Mental Hlth, Hosp 6, Beijing 100191, Peoples R China.
   [Sun, Li; Yue, Weihua] Peking Univ, Key Lab Mental Hlth, Minist Hlth, Beijing 100191, Peoples R China.
   [Sun, Li; Yue, Weihua] Peking Univ, Natl Clin Res Ctr Mental Disorders, Beijing 100191, Peoples R China.
   [Yue, Weihua] Peking Univ, PKU IDG McGovern Inst Brain Res, Beijing 100871, Peoples R China.
C3 Peking University; Peking University; Peking University; Peking
   University; Peking University; Peking University; Peking University
RP Huang, Y (corresponding author), Peking Univ, Natl Engn Res Ctr Software Engn, Beijing 100871, Peoples R China.; Yue, WH (corresponding author), Peking Univ, Inst Mental Hlth, Hosp 6, Beijing 100191, Peoples R China.
EM chengfengdou@pku.edu.cn; hy@pku.edu.cn; dryue@bjmu.edu.cn
RI Hassan, Randa/AAW-3624-2021
FU National Science and Technology Major Project for IND [2018ZX09201-014];
   National Key Technology R&D Program of China [2018YFC1314201,
   2016YFC13070 0 0]; National Natural Science Foundation of China
   [81,825,009, 81,571,313]; Peking University Clinical Scientist Program
   [BMU2019LCKXJ012]; Fundamental Research Funds for the Central
   Universities
FX This study was funded by the National Science and Technology Major
   Project for IND (2018ZX09201-014), National Key Technology R&D Program
   of China (2018YFC1314201 and 2016YFC13070 0 0), National Natural Science
   Foundation of China (81,825,009 and 81,571,313), Peking University
   Clinical Scientist Program (BMU2019LCKXJ012), the Fundamental Research
   Funds for the Central Universities. The authors sincerely appreciated Yu
   Zhu, Suli Zheng (the Sixth Hospital, Peking University) and Junlan Zhang
   (School of Software & Microelectronics, Peking University) for their
   valuable suggestions on data analysis and demonstration. Yu Huang and
   Weihua Yue are the co-corresponding authours.
CR [Anonymous], 2016, COMPUTER VISION PATT
   [Anonymous], 2016, COMPUTER VISION PATT
   [Anonymous], IEEE ACCESS
   [Anonymous], 2014, COMPUTER VISION PATT
   Brown RT, 2001, PEDIATRICS, V107, DOI 10.1542/peds.107.3.e43
   Carreira J, 2017, PROC CVPR IEEE, P4724, DOI 10.1109/CVPR.2017.502
   Dai D, 2012, FRONT SYST NEUROSCI, V6, DOI 10.3389/fnsys.2012.00063
   Danielson ML, 2018, J CLIN CHILD ADOLESC, V47, P199, DOI 10.1080/15374416.2017.1417860
   Di WH, 2010, NANOTECHNOLOGY, V21, DOI 10.1088/0957-4484/21/45/455703
   Dietterich TG, 1997, ARTIF INTELL, V89, P31, DOI 10.1016/S0004-3702(96)00034-3
   Feichtenhofer C, 2016, PROC CVPR IEEE, P1933, DOI 10.1109/CVPR.2016.213
   Greicius MD, 2003, P NATL ACAD SCI USA, V100, P253, DOI 10.1073/pnas.0135058100
   Guha MJA, 2009, DIAGNOSTIC STAT MANU, V29, P36
   Guo X., 2014, INT C INT COMP
   Li JY, 2011, J SYST ARCHITECT, V57, P840, DOI 10.1016/j.sysarc.2011.03.005
   [刘娜 Liu Na], 2019, [中华实用儿科临床杂志, Chinese Journal of Applied Clinical Pediatrics], V34, P1402
   Tran LT, 2014, PALG STUD GLOB HIGHE, P3
   Mao ZY, 2019, INFORM SCIENCES, V499, P1, DOI 10.1016/j.ins.2019.05.043
   Mousavi SS, 2018, LECT NOTE NETW SYST, V16, P426, DOI 10.1007/978-3-319-56991-8_32
   Myronenko A., 2019, IMAGE VIDEO PROCESSI
   Qiu H., 2020, IEEE ACCESS, P1
   Qiu H, 2021, IEEE T CLOUD COMPUT, V9, P1293, DOI 10.1109/TCC.2019.2911679
   Qiu H, 2020, INFORM FUSION, V55, P59, DOI 10.1016/j.inffus.2019.07.012
   Qiu MK, 2008, J PARALLEL DISTR COM, V68, P443, DOI 10.1016/j.jpdc.2007.06.014
   Qiu MK, 2012, J SYST ARCHITECT, V58, P439, DOI 10.1016/j.sysarc.2012.07.001
   Ray S., 2001, P INT C MACH LEARN I, P425
   Saad JF, 2017, NEUROIMAGE-CLIN, V15, P383, DOI 10.1016/j.nicl.2017.05.016
   Shao ZL, 2007, IEEE T CIRCUITS-II, V54, P445, DOI 10.1109/TCSII.2007.892215
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Stark DE, 2008, J NEUROSCI, V28, P13754, DOI 10.1523/JNEUROSCI.4544-08.2008
   Tang C., LECT NOTES COMPUTER, P104
   Yin C.H., 2015, 2015 IET INT C BIOM
   Yu XY, 2016, SCI BULL, V61, P682, DOI 10.1007/s11434-015-0823-y
   Zang YF, 2004, NEUROIMAGE, V22, P394, DOI 10.1016/j.neuroimage.2003.12.030
   Zang YF, 2007, BRAIN DEV-JPN, V29, P83, DOI 10.1016/j.braindev.2006.07.002
   Zhang Q, 2002, ADV NEUR IN, V14, P1073
   Zhu W., 1999, KEY MINING DEEP FRAM
   Zou L, 2017, IEEE ACCESS, V5, P23626, DOI 10.1109/ACCESS.2017.2762703
   Zou QH, 2008, J NEUROSCI METH, V172, P137, DOI 10.1016/j.jneumeth.2008.04.012
   Zuo XN, 2010, J NEUROSCI, V30, P15034, DOI 10.1523/JNEUROSCI.2612-10.2010
NR 40
TC 20
Z9 20
U1 4
U2 21
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2020
VL 111
AR 101834
DI 10.1016/j.sysarc.2020.101834
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PK4IW
UT WOS:000602411800009
DA 2024-07-18
ER

PT J
AU Baruah, S
   Burns, A
AF Baruah, Sanjoy
   Burns, Alan
TI Expressing survivability considerations in mixed-criticality scheduling
   theory
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 22nd IEEE International Symposium on Real-Time Distributed Computing
   (ISORC)
CY MAY 07-09, 2019
CL Valencia, SPAIN
SP IEEE, IEEE Comp Soc
DE Mixed-criticality scheduling; Survivability; Robustness and resilience;
   Preemptive uniprocessor scheduling algorithms
AB Mixed-criticality scheduling theory (MCSh) was developed to allow for more resource-efficient implementation of systems comprising different components that need to have their correctness validated at different levels of assurance. MCSh is primarily concerned with the pre-runtime verification of such systems; hence many mixed-criticality scheduling algorithms tend to exhibit poor survivability characteristics during run-time. (e.g., MCSh allows for less-important ("Lo-criticality") workloads to be completely discarded in the event that run-time behavior is not compliant with the assumptions under which the correctness of the Lo-criticality workload should be verified.) We propose extensions to MCSh to make it cognizant of survivability considerations, by defining quantitative metrics for the robustness and resilience of mixed-criticality scheduling algorithms. Such metrics allow us to make quantitative assertions regarding the survivability characteristics of mixed-criticality scheduling algorithms, and to compare different algorithms from the perspective of their survivability.
C1 [Baruah, Sanjoy] Washington Univ, St Louis, MO 63110 USA.
   [Burns, Alan] Univ York, York, N Yorkshire, England.
C3 Washington University (WUSTL); University of York - UK
RP Baruah, S (corresponding author), Washington Univ, St Louis, MO 63110 USA.
EM baruah@wustl.edu; alan.burns@york.ac.uk
FU NSF [CNS 1409175, CNS 1814739]; EPSRC grant MCCps [EP/P003664/1]; EPSRC
   [EP/P003664/1] Funding Source: UKRI
FX This research has been supported in part by NSF grants CNS 1409175 and
   CNS 1814739, and EPSRC grant MCCps (EP/P003664/1).
CR Baruah S, 2012, EUROMICRO, P145, DOI 10.1109/ECRTS.2012.42
   Baruah S. K., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P34, DOI 10.1109/RTSS.2011.12
   Baruah S, 2016, PROC EUROMICR, P131, DOI 10.1109/ECRTS.2016.12
   Baruah S, 2015, REAL TIM SYST SYMP P, P327, DOI 10.1109/RTSS.2015.38
   Baruah S, 2015, J ACM, V62, DOI 10.1145/2699435
   Baruah S, 2012, IEEE T COMPUT, V61, P1140, DOI 10.1109/TC.2011.142
   Baruah SK, 2010, LECT NOTES COMPUT SC, V6281, P90, DOI 10.1007/978-3-642-15155-2_10
   Burns A, 2018, IEEE T COMPUT, V67, P1478, DOI 10.1109/TC.2018.2831227
   Burns EM, 2016, TLS-TIMES LIT SUPPL, P6
   Dertouzos M.L., 1974, 39 Proceedings of the IFIP Congress, P807
   Ernst R, 2016, IEEE DES TEST, V33, P65, DOI 10.1109/MDAT.2016.2594790
   Esper A, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P139, DOI 10.1145/2834848.2834869
   Gu XZ, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P47, DOI [10.1109/RTSS.2016.15, 10.1109/RTSS.2016.014]
   Guan N., 2011, P IEEE REAL TIM SYST
   Jones CB., 1990, SYSTEMATIC SOFTWARE
   Lee J, 2014, REAL TIM SYST SYMP P, P41, DOI 10.1109/RTSS.2014.32
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu D, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P35, DOI [10.1109/RTSS.2016.10, 10.1109/RTSS.2016.013]
   Ramanathan S, 2018, I SYM OBJ-OR R-T D C, P17, DOI 10.1109/ISORC.2018.00011
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
NR 20
TC 3
Z9 3
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2020
VL 109
AR 101755
DI 10.1016/j.sysarc.2020.101755
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA OA2QK
UT WOS:000577636500002
OA Bronze
DA 2024-07-18
ER

PT J
AU Ali, I
   Gervais, M
   Ahene, E
   Li, FG
AF Ali, Ikram
   Gervais, Mwitende
   Ahene, Emmanuel
   Li, Fagen
TI A blockchain-based certificateless public key signature scheme for
   vehicle-to-infrastructure communication in VANETs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Pseudo-identity; Privacy-preservation; Bilinear pairing; Certificateless
   signature; Un-linkability
ID AGGREGATE SIGNATURE; PROVABLY-SECURE; EFFICIENT; AUTHENTICATION
AB Vehicular Ad Hoc Networks (VANETs) have been developing based on the state-of-art in wireless network communication technologies to improve traffic on roads. However, there are some threats to security and privacy due to the open wireless environment in VANETs and the high speed of vehicles. The authentication of messages related to traffic which are exchanged with the vehicles and the Road-Side Unit (RSU) is considered one of the most VANETs necessary security requirements. In this context, several schemes have been designed to secure the traffic-related messages in VANETs. However, these schemes suffer from high computational costs in signatures' verification. To minimize the computational cost of signature generation and verification, we propose an efficient Certificateless Public Key Signature (CL-PKS) scheme using bilinear pairing to provide conditional privacy-preserving authentication for Vehicle-To-Infrastructure (V2I) communication in VANETs. The CL-PKS scheme supports batch signature verification and aggregate signature verification functions to speed up verification process. In addition to this, we include blockchain to our CL-PKS scheme to implement revocation transparency of pseudo-identities efficiently before verifying the signatures. Furthermore, this scheme provides security proof and protection against different types of attacks. The proposed scheme incurs lower computational cost as compared to that incurred by existing schemes.
C1 [Ali, Ikram; Gervais, Mwitende; Ahene, Emmanuel; Li, Fagen] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Sichuan, Peoples R China.
C3 University of Electronic Science & Technology of China
RP Li, FG (corresponding author), Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Sichuan, Peoples R China.
EM fagenli@uestc.edu.cn
RI Ali, Ikram/ACC-8075-2022; Ahene, Emmanuel/X-4648-2018
OI Ali, Ikram/0000-0002-1499-9594; Ahene, Emmanuel/0000-0002-0810-1055
FU National Natural Science Foundation of China [61872058]; Fundamental
   Research Funds for the Central Universities [ZYGX2016J081]
FX The authors thank the editors and the anonymous reviewers for their
   valuable and enriching comments and suggestions. This work is supported
   by the National Natural Science Foundation of China under grant no.
   61872058 and the Fundamental Research Funds for the Central Universities
   under grant no. ZYGX2016J081.
CR Al-Riyami SS, 2003, LECT NOTES COMPUT SC, V2894, P452
   Ali I, 2019, VEH COMMUN, V16, P45, DOI 10.1016/j.vehcom.2019.02.002
   Ali I, 2017, INT J COOP INF SYST, V26, DOI 10.1142/S0218843016300011
   [Anonymous], 2001, ANN INT CRYPTOLOGY C
   [Anonymous], DESIGN RIJNDAEL AES
   [Anonymous], 2008, IEEE INFOCOM
   [Anonymous], 2016, IACR CRYPTOL EPRINT
   [Anonymous], VTC 1999 FALL IEEE V
   [Anonymous], 2005, INTELLIMOTION
   [Anonymous], 2007, IEEE STD 16093 2007, P1, DOI [DOI 10.1109/IEEESTD.2007.4338161, 10.1109/IEEESTD.2007.4338161]
   [Anonymous], 2016, BLOCKCHAIN INTERNET
   Atzori M., 2017, SSRN Electron. J.
   Barbosa M., 2008, P 2008 ACM S INF COM, V3788, P369
   Bhagya GN, 2021, J KING SAUD UNIV-COM, V33, P225, DOI 10.1016/j.jksuci.2018.02.016
   Boneh D, 2004, J CRYPTOL, V17, P297, DOI 10.1007/s00145-004-0314-9
   Boneh D, 2003, LECT NOTES COMPUT SC, V2656, P416
   de Fuentes JM, 2013, J SYST ARCHITECT, V59, P985, DOI 10.1016/j.sysarc.2013.07.009
   Du HZ, 2009, COMPUT STAND INTER, V31, P390, DOI 10.1016/j.csi.2008.05.013
   He DB, 2015, IEEE T INF FOREN SEC, V10, P2681, DOI 10.1109/TIFS.2015.2473820
   He DB, 2013, MATH COMPUT MODEL, V57, P2510, DOI 10.1016/j.mcm.2012.12.037
   Horng SJ, 2015, INFORM SCIENCES, V317, P48, DOI 10.1016/j.ins.2015.04.033
   Huang XY, 2007, LECT NOTES COMPUT SC, V4586, P308
   Irwin A., 2012, TELECOMMUN SYST, V50, DOI DOI 10.1007/s11235-010-9400-5
   Islam SKH, 2013, INT J COMPUT MATH, V90, P2244, DOI 10.1080/00207160.2013.776674
   Kumar P, 2019, J SUPERCOMPUT, V75, P3076, DOI 10.1007/s11227-018-2312-y
   Lu ZJ, 2018, IEEE ACCESS, V6, DOI [10.1109/ACCESS.2018.2864189, 10.1109/LSP.2018.2810121]
   Malhi AK, 2015, DISCRETE MATH THEOR, V17, P317
   Malip A, 2014, SECUR COMMUN NETW, V7, P588, DOI 10.1002/sec.760
   Manvi SS, 2017, VEH COMMUN, V9, P19, DOI 10.1016/j.vehcom.2017.02.001
   Mejri MN, 2014, VEH COMMUN, V1, P53, DOI 10.1016/j.vehcom.2014.05.001
   Mitsunari S, 2002, IEICE T FUND ELECTR, VE85A, P481
   Nakamoto Satoshi., 2008, BITCOIN ORG
   QU F, 2015, IEEE T INTELL TRANSP, V16, P2985, DOI DOI 10.1109/TITS.2015.2439292
   Raya M, 2007, J COMPUT SECUR, V15, P39, DOI 10.3233/JCS-2007-15103
   Shamir A., 1984, Advances in CryptologyCRYPTO 84, V196, P4753
   Tsai JL, 2017, IEEE SYST J, V11, P2395, DOI 10.1109/JSYST.2015.2490163
   Wazid M, 2019, J SYST ARCHITECT, V97, P185, DOI 10.1016/j.sysarc.2018.12.005
   Yu J., 2014, DTKI NEW FORMALIZED
   Zhang C., 2010, INFOCOM, 2010 Proceedings IEEE, P1
   Zhang C, 2010, IEEE T MOBILE COMPUT, V9, P850, DOI 10.1109/TMC.2010.29
   Zhang YH, 2019, IEEE T IND INFORM, V15, P5099, DOI 10.1109/TII.2019.2894108
   Zhang YH, 2021, IEEE T SERV COMPUT, V14, P1152, DOI 10.1109/TSC.2018.2864191
   Zhang YH, 2018, INFORM SCIENCES, V462, P262, DOI 10.1016/j.ins.2018.06.018
   Zhang ZF, 2006, LECT NOTES COMPUT SC, V3989, P293
NR 44
TC 80
Z9 84
U1 3
U2 66
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2019
VL 99
AR 101636
DI 10.1016/j.sysarc.2019.101636
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JF2LS
UT WOS:000491217500002
DA 2024-07-18
ER

PT J
AU Lin, LW
   Liu, XD
   Ma, RH
   Li, J
   Wang, DJ
   Guan, HB
AF Lin, Liwei
   Liu, Xiaodong
   Ma, Ruhui
   Li, Jian
   Wang, Dajin
   Guan, Haibing
TI vSimilar: A high-adaptive VM scheduler based on the CPU pool mechanism
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE CPU pool; Time-slice; VM classification; VM scheduler; Xen
AB In a virtualized system, the virtual machine (VM) scheduler plays a key role to the performance promotion of the virtual machine monitor (VMM), a.k.a. hypervisor. The scheduler is responsible for assigning adequate system resources to each VM according to the demands of the VM tenants, which is quite challenging as VM tenants' demands are quite dynamic and unpredictable. To this end, CPU pool mechanism has been widely adopted as an adaptive solution. However, the CPU pool mechanism still has defficiency in terms of VM classification model and time-slice allocation strategy, as the two strategies have to be effectively utilized for realizing a high-adaptive VM scheduler. In this paper, we thus explore opportunities to improve the CPU pool mechanism and develop a new VM scheduling solution, called vSimilar, which uses VM multi-classification model to more effectively adaptive to the VMs of running different types of tasks at different time. Moreover, by a dynamic time-slice function, vSimilar manages to provide a more efficient resource allocation. The experimental evaluation shows that vSimilar can significantly improve the performance of a VMM, such as Xen. The improvements include 1) a VM server hosted by Xen with vSimilar can reduce nearly 95% of a client's Ping round-trip time (Ping RTT), 2) vSimilar can help increase about 40% the TCP throughput, and about 20% the UDP throughput, between a Xen-hosted VM server and a client, and 3) vSimilar also increases the page operation rate by nearly 50% for a Xen-hosted VM Web server.
C1 [Lin, Liwei; Liu, Xiaodong; Ma, Ruhui; Li, Jian; Guan, Haibing] Shanghai Jiao Tong Univ, Dept Comp, Shanghai Key Lab Scalable Comp & Syst, Shanghai 200240, Peoples R China.
   [Wang, Dajin] Montclair State Univ, Dept Comp Sci, Montclair, NJ 07043 USA.
C3 Shanghai Jiao Tong University; Montclair State University
RP Li, J (corresponding author), Shanghai Jiao Tong Univ, Dept Comp, Shanghai Key Lab Scalable Comp & Syst, Shanghai 200240, Peoples R China.
EM llw02_02@sjtu.edu.cn; liuxiaodong@sjtu.edu.cn; ruhuima@sjtu.edu.cn;
   li-jian@sjtu.edu.cn; wangd@mail.montclair.edu; hbguan@sjtu.edu.cn
RI LU, LU/JEZ-4760-2023; l, j/HNC-5728-2023; Lin, L/HKO-8213-2023; zhang,
   cl/JDW-6549-2023; l, j/JVZ-8480-2024; guan, haibing/G-8142-2011; TIAN,
   YI/KHU-9704-2024; Li, Jiaxi/HTS-3430-2023; L, J/JEF-9564-2023; Wang,
   Zejun/KBB-8454-2024
OI guan, haibing/0000-0002-4714-7400; Li, Jiaxi/0000-0002-8197-8590; 
FU NSFC [61525204, 61732010]
FX We would like to thank reviewers for their insightful feedback. This
   work was supported in part by NSFC (no. 61525204, 61732010).
CR Alpaydin E, 2014, ADAPT COMPUT MACH LE, P115
   Barham P., 2003, Operating Systems Review, V37, P164, DOI 10.1145/1165389.945462
   Bindu GBH, 2017, 2017 INTERNATIONAL CONFERENCE ON NETWORKS & ADVANCES IN COMPUTATIONAL TECHNOLOGIES (NETACT), P34, DOI 10.1109/NETACT.2017.8076738
   Bottou L, 2014, MACH LEARN, V94, P133, DOI 10.1007/s10994-013-5335-x
   Bradford R, 2007, VEE'07: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON VIRTUAL EXECUTION ENVIRONMENTS, P169
   Carbonell R. S., 1983, Mach. Learn, V1, P3, DOI [10.1007/978-3-662-12405-5, DOI 10.1007/978-3-662-12405-5]
   Cheng YX, 2017, J SYST ARCHITECT, V72, P42, DOI 10.1016/j.sysarc.2016.06.006
   Cherkasova Ludmila, 2007, Performance Evaluation Review, V35, P42, DOI 10.1145/1330555.1330556
   Cho K.-M., 2013, NEURAL COMPUT APPL, V26
   Clark C, 2005, USENIX ASSOCIATION PROCEEDINGS OF THE 2ND SYMPOSIUM ON NETWORKED SYSTEMS DESIGN & IMPLEMENTATION (NSDI '05), P273
   Guan B, 2014, IEEE T CLOUD COMPUT, V2, P320, DOI 10.1109/TCC.2014.2328582
   Guan HB, 2014, IEEE T CLOUD COMPUT, V2, P130, DOI 10.1109/TCC.2014.2314649
   Hu Y., 2010, P 19 ACM INT S HIGH, P142
   Juma N., 2018, IEEE T DEPEND SECURE
   Kivity A., 2007, P LIN S DTTAW DNTOR, V1, P225
   Kundu S, 2012, ACM SIGPLAN NOTICES, V47, P3, DOI 10.1145/2365864.2151028
   Lee M, 2010, ACM SIGPLAN NOTICES, V45, P97
   Liao Guangdeng., 2008, "Proceedings of the 4th ACM/IEEE Symposium on Architectures for Networking and Communications Systems," ANCS '08, P161, DOI DOI 10.1145/1477942.1477971
   Liu XD, 2018, INT CONF ADV COMMUN, P251, DOI 10.23919/ICACT.2018.8323714
   Michalski A. S., 2013, MACHINE LEARNING ART
   Mogul J. C., 1991, EFFECT CONTEXT SWITC, V26
   Nishiguchi N., 2008, XEN SUMMIT ASIA
   Ongaro D, 2008, VEE'08: PROCEEDINGS OF THE FOURTH INTERNATIONAL CONFERENCE ON VIRTUAL EXECUTION ENVIRONMENTS, P1
   Rajan AKS, 2018, J SYST ARCHITECT, V82, P37, DOI 10.1016/j.sysarc.2018.01.001
   Ruhui Ma, 2015, Algorithms and Architectures for Parallel Processing. 15th International Conference, ICA3PP 2015. Proceedings: LNCS 9528, P77, DOI 10.1007/978-3-319-27119-4_6
   Surie A., 2008, Proc. of Mobile computing systems and applications, P74, DOI [DOI 10.1145/1411759.1411779, DOI 10.1145/1411759.1411779DOI.ORG/10.1145/1411759.1411779LAYA]
   Travostino F, 2006, FUTURE GENER COMP SY, V22, P901, DOI 10.1016/j.future.2006.03.007
   Wu Song, 2017, IEEE T SERV COMPUT
   Xu C, 2013, PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON ENERGY, P224
   Zeng LF, 2013, 2013 INTERNATIONAL CONFERENCE ON CLOUD COMPUTING AND BIG DATA (CLOUDCOM-ASIA), P267, DOI 10.1109/CLOUDCOM-ASIA.2013.40
NR 30
TC 2
Z9 2
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 361
EP 373
DI 10.1016/j.sysarc.2019.02.002
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300027
DA 2024-07-18
ER

PT J
AU Nasri, O
   Ben Lakhal, NM
   Adouane, L
   Slama, JB
AF Nasri, Othman
   Ben Lakhal, Nadhir Mansour
   Adouane, Lounis
   Slama, Jaleleddine Ben Hadj
TI Automotive decentralized diagnosis based on CAN real-time analysis
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Automotive embedded system; Controller area network; Decentralized fault
   diagnosis; CAN real-time analysis; Task schedulability
ID FAULT-TOLERANT CONTROL; CONTROLLER-AREA-NETWORK; RESPONSE-TIME; TIMING
   ANALYSIS; ASSISTANCE SYSTEMS; VEHICLES; MODEL; IDENTIFICATION;
   PROBABILITY; RELIABILITY
AB Nowadays, modern automotive systems include a great number of Electronic Control Units (ECUs). These ECUs provide many sophisticated systems such as engine control, antilock braking systems, etc. This fact has increased the automotive embedded networks complexity. Another important issue in this field is the necessity to define a suitable diagnosis strategy to prevent faults propagation. The integration of diagnosis functions into the automotive embedded systems contributes to overload the communication protocols. In this context, solutions for checking latencies entailed by extra-data traffic are urgently needed. Throughout this paper, a novel approach for the automotive diagnosis design, which is based on the Controller Area Network (CAN) analysis, is detailed. The principal contribution of this work consists in developing a decentralized fault diagnosis and studying its data traffic effect on messages deadlines. Our novel method, "CAN real-time analysis based on decentralized fault diagnosis", is a step ahead to a reliable early phase automotive design. As a proof of concept, the proposed approach is applied on a model of an advanced anti-crash system. The proposed design methodology presents several advantages. It optimizes the schedulability of tasks and facilitates the design validation. Moreover, a realistic hardware-in-the-loop simulation is carried out to validate our work.
C1 [Nasri, Othman; Ben Lakhal, Nadhir Mansour; Slama, Jaleleddine Ben Hadj] Univ Sousse, LATIS Lab, Natl Engn Sch Sousse ENISo, BP 264, Sousse Erriadh 1023, Tunisia.
   [Ben Lakhal, Nadhir Mansour; Adouane, Lounis] Clermont Auvergne Univ, Inst Pascal, UCA SIGMA, CNRS,UMR 6602, Clermont Ferrand, France.
C3 Universite de Sousse; Centre National de la Recherche Scientifique
   (CNRS); CNRS - Institute for Engineering & Systems Sciences (INSIS);
   Universite Clermont Auvergne (UCA)
RP Nasri, O (corresponding author), Univ Sousse, LATIS Lab, Natl Engn Sch Sousse ENISo, BP 264, Sousse Erriadh 1023, Tunisia.
EM othman.nasri@eniso.rnu.tn
OI Ben Hadj Slama, Jaleleddine/0000-0003-1817-1521; NASRI,
   Othman/0000-0001-9768-2906; Ben Lakhal, Nadhir
   Mansour/0000-0002-6840-0313
FU French National Research Agency (ANR); SYSTEM@TIC PARIS-REGION Cluster;
   French Environment and Energy Management Agency (ADEME); French
   Programme of Research, Experimentation and Innovation in Land transport
   (PREDIT)
FX This work is a continuation to the DIAFORE (Diagnosis for Distributed
   Functions) project. The French National Research Agency (ANR),
   SYSTEM@TIC PARIS-REGION Cluster, French Environment and Energy
   Management Agency (ADEME) and French Programme of Research,
   Experimentation and Innovation in Land transport (PREDIT) are the
   principle funders and supporters to DIAFORE. Authors thank Renault
   Trucks/Volvo SAS and SERMA INGENIERIE for their cooperation in achieving
   the experimentation platform.
CR Abdulmasih D, 2014, J SYST ARCHITECT, V60, P405, DOI 10.1016/j.sysarc.2014.02.002
   Amer NH, 2017, J INTELL ROBOT SYST, V86, P225, DOI 10.1007/s10846-016-0442-0
   Avedisov S. S., 2017, NONLINEAR DYNAM, P1
   Becker M, 2017, J SYST ARCHITECT, V80, P104, DOI 10.1016/j.sysarc.2017.09.004
   Berger R., 2015, THINK ACT
   Biondi F, 2017, APPL ERGON, V58, P238, DOI 10.1016/j.apergo.2016.06.016
   Bock F, 2018, J SYST ARCHITECT, V85-86, P1, DOI 10.1016/j.sysarc.2018.01.006
   Chen JC, 2015, IEEE T BROADCAST, V61, P279, DOI 10.1109/TBC.2015.2400819
   Da Lio M, 2015, IEEE T INTELL TRANSP, V16, P244, DOI 10.1109/TITS.2014.2330199
   Davis RI, 2007, REAL-TIME SYST, V35, P239, DOI 10.1007/s11241-007-9012-7
   Du XX, 2016, IEEE T IMAGE PROCESS, V25, P2075, DOI 10.1109/TIP.2016.2539683
   Du XX, 2015, IEEE T INTELL TRANSP, V16, P1225, DOI 10.1109/TITS.2014.2354423
   Fajri P, 2016, IEEE T ENERGY CONVER, V31, P1, DOI 10.1109/TEC.2015.2481180
   Feng Z, 2014, CHIN CONTR CONF, P1476, DOI 10.1109/ChiCC.2014.6896846
   Gallen R, 2015, IEEE T INTELL TRANSP, V16, P310, DOI 10.1109/TITS.2014.2331177
   Gueddi I, 2017, INT J CONTROL AUTOM, V15, P776, DOI 10.1007/s12555-015-0258-x
   Gut Georg, 2012, Multicore Software Engineering, Performance, and Tools. Proceedings International Conference (MSEPT 2012), P90, DOI 10.1007/978-3-642-31202-1_11
   Haghani A, 2016, CONTROL ENG PRACT, V54, P27, DOI 10.1016/j.conengprac.2016.05.011
   Hanson HA, 2002, IEEE T IND ELECTRON, V49, P1240, DOI 10.1109/TIE.2002.804970
   Hashimoto Y, 2016, TRANSPORT RES C-EMER, V71, P164, DOI 10.1016/j.trc.2016.07.011
   Hazra A, 2016, J APPL LOGIC, V18, P71, DOI 10.1016/j.jal.2016.09.001
   Heffernan D, 2014, IET SOFTW, V8, P193, DOI 10.1049/iet-sen.2013.0236
   Hernández-Alcántara D, 2016, CONTROL ENG PRACT, V49, P173, DOI 10.1016/j.conengprac.2015.12.002
   Huang S, 2016, RELIAB ENG SYST SAFE, V149, P148, DOI 10.1016/j.ress.2016.01.001
   Jo K, 2016, IEEE T INTELL TRANSP, V17, P250, DOI 10.1109/TITS.2015.2464697
   Kim JH, 2015, IEEE T VEH TECHNOL, V64, P4472, DOI 10.1109/TVT.2014.2371470
   Kim J, 2016, TELECOMMUN POLICY, V40, P919, DOI 10.1016/j.telpol.2016.07.006
   Kokolaki E, 2014, COMPUT COMMUN, V48, P159, DOI 10.1016/j.comcom.2014.04.001
   Lange R, 2016, COMPUT STAND INTER, V45, P13, DOI 10.1016/j.csi.2015.10.004
   Le Mortellec A, 2013, ENG APPL ARTIF INTEL, V26, P227, DOI 10.1016/j.engappai.2012.09.008
   Li B, 2015, KNOWL-BASED SYST, V86, P11, DOI 10.1016/j.knosys.2015.04.016
   Liu J, 2018, J SYST ARCHITECT, V90, P23, DOI 10.1016/j.sysarc.2018.08.007
   Liu TC, 2016, IEEE T INTELL TRANSP, V17, P1108, DOI 10.1109/TITS.2015.2496157
   Mebarki R, 2017, AUTON ROBOT, V41, P903, DOI 10.1007/s10514-016-9561-5
   Mu WY, 2017, J FRANKLIN I, V354, P3341, DOI 10.1016/j.jfranklin.2017.03.004
   Mubeen S, 2015, J SYST SOFTWARE, V99, P66, DOI 10.1016/j.jss.2014.09.005
   Mubeen S, 2014, J SYST ARCHITECT, V60, P828, DOI 10.1016/j.sysarc.2014.05.001
   Mubeen S, 2014, IEEE ACCESS, V2, P365, DOI 10.1109/ACCESS.2014.2319255
   Nasri O., 2012, INT J VEHICULAR TECH, V2012, P1
   Navet N, 2000, J SYST ARCHITECT, V46, P607, DOI 10.1016/S1383-7621(99)00016-8
   Noh S, 2018, IEEE T INTELL TRANSP, V19, P58, DOI 10.1109/TITS.2017.2691346
   Onkarappa N, 2014, IEEE T INTELL TRANSP, V15, P136, DOI 10.1109/TITS.2013.2274760
   Ouerhani Y, 2017, OPT LASER ENG, V89, P184, DOI 10.1016/j.optlaseng.2016.05.020
   Pan D, 2016, NONLINEAR DYNAM, V83, P579, DOI 10.1007/s11071-015-2348-y
   Pelliccione P, 2017, J SYST ARCHITECT, V77, P83, DOI 10.1016/j.sysarc.2017.02.005
   Pons R, 2015, ENG APPL ARTIF INTEL, V37, P319, DOI 10.1016/j.engappai.2014.09.016
   Purucker C, 2017, APPL ERGON, V58, P543, DOI 10.1016/j.apergo.2016.04.012
   Sankavaram C, 2015, IEEE ACCESS, V3, P407, DOI 10.1109/ACCESS.2015.2422833
   Shah MBN, 2016, IEEE T IND INFORM, V12, P1017, DOI 10.1109/TII.2016.2543232
   Shuai ZB, 2014, IEEE T VEH TECHNOL, V63, P591, DOI 10.1109/TVT.2013.2279843
   Phung SL, 2016, COMPUT VIS IMAGE UND, V149, P186, DOI 10.1016/j.cviu.2016.01.011
   TINDELL KW, 1994, REAL TIM SYST SYMP P, P259
   Xie Y, 2012, INT CONF CONNECT VEH, P83, DOI 10.1109/ICCVE.2012.23
   Yang C, 2018, MECH SYST SIGNAL PR, V99, P326, DOI 10.1016/j.ymssp.2017.06.023
   Zeng HB, 2010, IEEE T IND INFORM, V6, P678, DOI 10.1109/TII.2010.2050143
   Zeng HB, 2009, IEEE T IND INFORM, V5, P388, DOI 10.1109/TII.2009.2032067
   Zhang D, 2017, ISA T, V66, P376, DOI 10.1016/j.isatra.2016.09.026
   Zhang SS, 2015, IEEE T INTELL TRANSP, V16, P763, DOI 10.1109/TITS.2014.2341042
NR 58
TC 9
Z9 9
U1 1
U2 21
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 249
EP 258
DI 10.1016/j.sysarc.2019.01.009
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300021
DA 2024-07-18
ER

PT J
AU Cao, K
   Zhou, JL
   Wei, TQ
   Chen, MS
   Hu, SY
   Li, KQ
AF Cao, Kun
   Zhou, Junlong
   Wei, Tongquan
   Chen, Mingsong
   Hu, Shiyan
   Li, Keqin
TI A survey of optimization techniques for thermal-aware 3D processors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE 3D processors; Architecture; Floorplanning; Memory management; Task
   scheduling; Thermal characteristics
ID TASK ALLOCATION; MEMORY DESIGN; DARK SILICON; ARCHITECTURE; MANAGEMENT;
   ENERGY; TEMPERATURE; REFRESH; POWER; FLOORPLANNER
AB Interconnect scaling has become a major design challenge for traditional planar (2D) integrated circuits (ICs). Three-dimensional (3D) IC that stacks multiple device layers through 3D stacking technology is regarded as an effective solution to this dilemma. A promising 3D IC design direction is to construct 3D processors. However, 3D processors are likely to suffer from more serious thermal issues as compared to conventional 2D processors, which may hinder the employment or even offset the benefits of 3D stacking. Therefore, thermal-aware design techniques should be adopted to alleviate the thermal problems with 3D processors. In this survey, we review works on system level optimization techniques for thermal-aware 3D processor design from hierarchical perspectives of architecture, floorplanning, memory management, and task scheduling. We first survey 3D processor architectures to demonstrate how a 3D processor can be constructed by using 3D stacking technology, and present an overview of thermal characteristics of the constructed 3D processors. We then review thermal-aware floor planning, memory management and task scheduling techniques to show how the thermal impact on 3D processor performance can be reduced. A systematic classification method is utilized throughout the survey to emphasize similarities and differences of various thermal-aware 3D processor optimization techniques. This paper shows that the thermal impact on 3D processors is manageable by adopting thermal-aware techniques, thus making 3D processors into the mainstream in the near future.
C1 [Cao, Kun; Wei, Tongquan; Chen, Mingsong] East China Normal Univ, Shanghai Key Lab Trustworthy Comp, Shanghai 200062, Peoples R China.
   [Zhou, Junlong] Nanjing Univ Sci & Technol, Sch Engn & Comp Sci, Nanjing 210094, Jiangsu, Peoples R China.
   [Hu, Shiyan] Univ Essex, Dept Comp Sci, Colchester CO4 3SQ, Essex, England.
   [Li, Keqin] SUNY Coll New Paltz, Dept Comp Sci, New Paltz, NY 12561 USA.
C3 East China Normal University; Nanjing University of Science &
   Technology; University of Essex; State University of New York (SUNY)
   System; SUNY New Paltz
RP Wei, TQ (corresponding author), East China Normal Univ, Shanghai Key Lab Trustworthy Comp, Shanghai 200062, Peoples R China.
EM tqwei@cs.ecnu.edu.cn
RI Hu, Shiyan/D-4459-2015; Chen, Ming/GVU-8412-2022
FU Shanghai Municipal NSF [16ZR1409000]; China HGJ Project
   [2017ZX01038102-002]; National NFSC [61802185, 61872147]; Jiangsu NSF
   [BK20180470]; Fundamental Research Funds for the Central Universities
FX This work was supported in part by the Shanghai Municipal NSF under
   Grant 16ZR1409000, in part by the China HGJ Project under Grant
   2017ZX01038102-002, in part by the National NFSC under Grant 61802185
   and Grant 61872147, in part by Jiangsu NSF under Grant BK20180470, and
   in part by the Fundamental Research Funds for the Central Universities.
CR Agrawal A, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P546, DOI 10.1145/3123939.3124547
   Agyeman MO, 2018, J SYST ARCHITECT, V89, P103, DOI 10.1016/j.sysarc.2018.08.002
   Andreev AA, 2018, IEEE T COMPUT, V67, P73, DOI 10.1109/TC.2017.2695179
   [Anonymous], 2017, ADV MULTICORE SYSTEM
   [Anonymous], 2018, IMPROVING PERFORMANC
   [Anonymous], P 12 LAT AM TEST WOR
   [Anonymous], 2017, ENV POLLUT, DOI DOI 10.1016/J.ENVPOL.2017.04.006
   [Anonymous], J SUPERCOMPUT
   [Anonymous], P IEEE DES AUT TEST
   [Anonymous], 2018, IEEE T COMPUT AIDED
   [Anonymous], 3D STACKED CHIPS
   [Anonymous], 3D ICS INT CIRC SEC
   [Anonymous], P ACM DES AUT C
   [Anonymous], HETEROGENEOUS INTEGR
   [Anonymous], 2014, DESIGN AUTOMATION TE
   [Anonymous], IEICE ELECT EXPRESS
   [Anonymous], IEEE T COMPUT
   [Anonymous], 2018, INT TECHNOLOGY ROADM
   [Anonymous], IEICE ELECT EXPRESS
   [Anonymous], 2015, P IEEE 6 LAT AM S CI
   Asad A, 2017, MICROPROCESS MICROSY, V51, P76, DOI 10.1016/j.micpro.2017.03.011
   Athikulwongse K, 2014, IEEE T VLSI SYST, V22, P2145, DOI 10.1109/TVLSI.2013.2285593
   Azarkhish E, 2015, IEEE T VLSI SYST, V23, P1485, DOI 10.1109/TVLSI.2014.2340013
   Beigi MV, 2016, MEMSYS 2016: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, P415, DOI 10.1145/2989081.2989085
   Beigi MV, 2016, PR IEEE COMP DESIGN, P344, DOI 10.1109/ICCD.2016.7753299
   Chapman G, 2017, PROCEEDINGS OF THE 2017 ACM SIGCSE TECHNICAL SYMPOSIUM ON COMPUTER SCIENCE EDUCATION (SIGCSE'17), P1, DOI 10.1145/3017680.3025047
   Chatterjee S, 2012, P IEEE SEMICOND THER, P14, DOI 10.1109/STHERM.2012.6188820
   Chaturvedi V, 2014, P IEEE RAP SYST PROT, P107, DOI 10.1109/RSP.2014.6966900
   Chen XM, 2016, IEEE T VLSI SYST, V24, P1649, DOI 10.1109/TVLSI.2015.2483525
   Chen YJ, 2015, IEEE INT CONF VLSI, P349, DOI 10.1109/VLSI-SoC.2015.7314442
   Cheng WK, 2013, 2013 IEEE TENCON SPRING CONFERENCE, P95, DOI 10.1109/TENCONSpring.2013.6584424
   Cheng YQ, 2013, IEEE T VLSI SYST, V21, P239, DOI 10.1109/TVLSI.2011.2182067
   Chia-Chen Wen, 2013, Fifth Asia Symposium on Quality Electronic Design (ASQED 2013), P200, DOI 10.1109/ASQED.2013.6643588
   Chou CC, 2017, MEMSYS 2017: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, P268, DOI 10.1145/3132402.3132404
   Ciao-Ting Chou, 2017, 2017 IEEE International Conference on Consumer Electronics - Taiwan (ICCE-TW), P65, DOI 10.1109/ICCE-China.2017.7990997
   Coelho A, 2018, DES AUT TEST EUROPE, P1357, DOI 10.23919/DATE.2018.8342224
   Cong J, 2005, IEEE IC CAD, P745, DOI 10.1109/ICCAD.2005.1560164
   Cox M, 2013, IEEE SYM EMBED SYST, P11, DOI 10.1109/ESTIMedia.2013.6704498
   Cuesta D, 2015, APPL SOFT COMPUT, V34, P164, DOI 10.1016/j.asoc.2015.04.052
   Cuesta D, 2013, INTEGRATION, V46, P10, DOI 10.1016/j.vlsi.2012.04.003
   Cui YN, 2016, J CIRCUIT SYST COMP, V25, DOI 10.1142/S021812661640003X
   Das S, 2017, PR IEEE COMP DESIGN, P233, DOI 10.1109/ICCD.2017.43
   Dash R, 2017, IEEE T NANOBIOSCI, V16, P727, DOI 10.1109/TNB.2017.2704280
   Fu YX, 2017, IEEE T COMPUT AID D, V36, P1869, DOI 10.1109/TCAD.2017.2661808
   Ghaderi Z, 2018, IEEE T PARALL DISTR, V29, P772, DOI 10.1109/TPDS.2017.2780173
   Gu P, 2016, PR IEEE COMP DESIGN, P520, DOI 10.1109/ICCD.2016.7753336
   Gu P, 2016, 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), P347, DOI 10.1145/2902961.2903512
   Guan ML, 2017, IEEE T VLSI SYST, V25, P833, DOI 10.1109/TVLSI.2016.2606085
   Guan ML, 2015, INT SYM QUAL ELECT, P207, DOI 10.1109/ISQED.2015.7085426
   Hsieh AC, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2512457
   Hu X, 2018, IEEE MICRO, V38, P22, DOI 10.1109/MM.2018.011441561
   Huang Y, 2009, INT C COMP AID DES C, P497, DOI 10.1109/CADCG.2009.5246852
   Hung WL, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P98
   Jalili M, 2014, I C DEPEND SYS NETWO, P204, DOI 10.1109/DSN.2014.31
   Jeon D, 2016, ISSCC DIG TECH PAP I, V59, P416, DOI 10.1109/ISSCC.2016.7418084
   Jiang X, 2017, INT SYM QUAL ELECT, P289, DOI 10.1109/ISQED.2017.7918330
   Jin S, 2015, INTEGRATION, V48, P36, DOI 10.1016/j.vlsi.2014.05.001
   Joardar B.K., 2017, 2017 Eleventh IEEE/ACM International Symposium on Networks-on-Chip (NOCS), P1
   Kandlikar SG, 2017, SPR SER ADV MICROELE, V57, P245, DOI 10.1007/978-3-319-44586-1_10
   Kang K, 2016, DES AUT TEST EUROPE, P1465
   Kang K, 2015, IEEE T VLSI SYST, V23, P1828, DOI 10.1109/TVLSI.2014.2346032
   Kaplan R, 2016, INT WORKS POW TIM, P100, DOI 10.1109/PATMOS.2016.7833432
   Kim DH, 2015, IEEE T COMPUT, V64, P112, DOI 10.1109/TC.2013.192
   Kim DH, 2013, IEEE T VLSI SYST, V21, P862, DOI 10.1109/TVLSI.2012.2201760
   Knechtel J., 2017, ACM/EDAC/IEEE Design Automation Conference, P1
   Knechtel J., 2017, ACM Transactions on Design Automation of Electronic Systems (TODAES), V23, P1
   Kong J, 2017, I SYMPOS LOW POWER E
   Kong J, 2012, ACM COMPUT SURV, V44, DOI 10.1145/2187671.2187675
   Ku BonWoong., 2018, 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC), P1
   Kumar SS, 2017, IEEE T VLSI SYST, V25, P1549, DOI 10.1109/TVLSI.2016.2642587
   Le FL, 2017, J MICROMECH MICROENG, V27, DOI 10.1088/1361-6439/aa5dfc
   Lee D., 2018, INTEGRATION, P1
   Lee D, 2016, ACM T ARCHIT CODE OP, V12, DOI 10.1145/2832911
   Li B, 2017, POLYMER NANOCOMPOSITES FOR DIELECTRICS, P1
   Li J., 2013, SCI REP, V3, P1
   Li QF, 2016, INT J NURS SCI, V3, P45, DOI 10.1016/j.ijnss.2016.02.015
   Li ZW, 2012, ASIA S PACIF DES AUT, P47
   Liao CH, 2018, IEEE EMBED SYST LETT, V10, P49, DOI 10.1109/LES.2017.2776292
   Liao CH, 2015, DES AUT TEST EUROPE, P351
   Lim J, 2015, IEEE T COMPUT AID D, V34, P1455, DOI 10.1109/TCAD.2015.2413411
   Lin JM, 2018, DES AUT TEST EUROPE, P1339, DOI 10.23919/DATE.2018.8342221
   Lin JM, 2018, DES AUT TEST EUROPE, P1199, DOI 10.23919/DATE.2018.8342197
   Lin JM, 2017, IEEE T COMPUT AID D, V36, P1856, DOI 10.1109/TCAD.2017.2695900
   Lin SY, 2017, IEEE ACCESS, V5, P5566, DOI 10.1109/ACCESS.2017.2690323
   Linfu Xiao, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P561, DOI 10.1109/ASPDAC.2010.5419822
   Loi GL, 2006, DES AUT CON, P991, DOI 10.1109/DAC.2006.229426
   Lu X, 2016, NANOMED J, V3, P95, DOI 10.22038/NMJ.2016.7585
   Lung CL, 2011, DES AUT TEST EUROPE, P8
   Ma M, 2016, DESTECH TRANS SOC, P87
   Meng J, 2012, DES AUT TEST EUROPE, P611
   Ohira S, 2017, IEEE INT SYMP DESIGN, P190, DOI 10.1109/DDECS.2017.7934556
   Park J, 2013, IEEE INT CONF VLSI, P228, DOI 10.1109/VLSI-SoC.2013.6673280
   Raparti VY, 2017, IEEE T MULTI-SCALE C, V3, P72, DOI 10.1109/TMSCS.2017.2686856
   Sabry MM, 2014, FOUND TRENDS ELECTRO, V8, P118, DOI 10.1561/1000000032
   Saha D, 2017, I CONF VLSI DESIGN, P372, DOI 10.1109/VLSID.2017.40
   Scrbak M, 2017, J SYST ARCHITECT, V75, P59, DOI 10.1016/j.sysarc.2016.08.001
   Sepúlveda R, 2014, HIGH PERFORMANCE PROGRAMMING FOR SOFT COMPUTING, P1
   Shafique Muhammad., 2014, Proceedings of the 2014 International Conference on Hardware/Software Codesign and System Synthesis, CODES'14, P1
   Shin HH, 2018, IEEE T COMPUT, V67, P32, DOI 10.1109/TC.2017.2723392
   Singh AK, 2016, IEEE T VLSI SYST, V24, P2745, DOI 10.1109/TVLSI.2016.2517025
   Sun GY, 2011, FOUND TRENDS ELECTRO, V5, P1, DOI 10.1561/1000000016
   Tabrizi AF, 2016, INTEGRATION, V55, P202, DOI 10.1016/j.vlsi.2016.06.003
   Tajik H., 2013, P 50 ACM EDAC IEEE D, P1
   Tang YB, 2017, ASIA S PACIF DES AUT, P396, DOI 10.1109/ASPDAC.2017.7858355
   Tavakkoli F, 2016, INT J HEAT MASS TRAN, V97, P337, DOI 10.1016/j.ijheatmasstransfer.2016.02.010
   Tsai T.-H., 2012, ACM S APPL COMPUTING, P1618
   Tsai TH, 2018, IEEE T COMPUT, V67, P874, DOI 10.1109/TC.2017.2783941
   Tsai TH, 2016, J SYST SOFTWARE, V112, P11, DOI 10.1016/j.jss.2015.10.038
   Valamehr Jonathan, 2012, Cryptography and Security: From Theory to Applications. Essays Dedicated to Jean-Jacques Quisquater on the Occasion of His 65th Birthday: LNCS 6805, P364, DOI 10.1007/978-3-642-28368-0_24
   Wang C, 2015, IEEE T CIRCUITS-I, V62, P139, DOI 10.1109/TCSI.2014.2354752
   Wang H, 2017, IEEE T COMPUT, V66, P820, DOI 10.1109/TC.2016.2621758
   Wang XH, 2017, IEEE T COMPUT, V66, P1676, DOI 10.1109/TC.2017.2698456
   Wang Y, 2016, IEEE T VLSI SYST, V24, P1613, DOI 10.1109/TVLSI.2015.2467157
   Wang Z, 2018, INT J GREENH GAS CON, V76, P39, DOI 10.1016/j.ijggc.2018.06.011
   Xia HS, 2017, URBAN RAIL TRANSIT, V3, P1, DOI 10.1007/s40864-017-0060-6
   Xiao H, 2016, IEEE COMPUT ARCHIT L, V15, P129, DOI 10.1109/LCA.2015.2495125
   Xie Y, 2016, IEEE T MULTI-SCALE C, V2, P108, DOI 10.1109/TMSCS.2016.2550460
   Xin Li, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P209
   Xiuyi Zhou, 2008, 2008 37th International Conference on Parallel Processing (ICPP), P115, DOI 10.1109/ICPP.2008.51
   Xu Q, 2017, INTEGRATION, V59, P157, DOI 10.1016/j.vlsi.2017.06.013
   Yan C, 2018, IEEE T CIRCUITS-II, V65, P799, DOI 10.1109/TCSII.2017.2749523
   Yan HX, 2009, INTEGRATION, V42, P175, DOI 10.1016/j.vlsi.2008.06.001
   Yao K, 2017, ICCAD-IEEE ACM INT, P827, DOI 10.1109/ICCAD.2017.8203863
   Yu CH, 2014, IEEE T COMPUT AID D, V33, P763, DOI 10.1109/TCAD.2013.2293476
   Zaki A, 2017, EUR SIGNAL PR CONF, P361, DOI 10.23919/EUSIPCO.2017.8081229
   Zhan Y, 2007, FOUND TRENDS ELECTRO, V2, P255, DOI 10.1561/1000000007
   Zhang T, 2014, PR GR LAK SYMP VLSI, P51, DOI 10.1145/2591513.2591529
   Zhang TS, 2015, ACM J EMERG TECH COM, V12, DOI 10.1145/2700247
   Zhang Y, 2014, MICROPROCESS MICROSY, V38, P415, DOI 10.1016/j.micpro.2014.03.007
   Zhao DL, 2013, INT SYM QUAL ELECT, P80, DOI 10.1109/ISQED.2013.6523594
   Zhao JS, 2017, IEEE DES TEST, V34, P60, DOI 10.1109/MDAT.2015.2463282
   Zhou JL, 2017, J SYST SOFTWARE, V133, P1, DOI 10.1016/j.jss.2017.07.032
   Zhou PQ, 2007, IEEE IC CAD, P590, DOI 10.1109/ICCAD.2007.4397329
   Zhu HL, 2018, IEEE T COMPUT AID D, V37, P770, DOI 10.1109/TCAD.2017.2731683
   Zhu ZM, 2017, ASIA S PACIF DES AUT, P324, DOI 10.1109/ASPDAC.2017.7858343
NR 135
TC 84
Z9 84
U1 4
U2 38
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 397
EP 415
DI 10.1016/j.sysarc.2019.01.003
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500030
DA 2024-07-18
ER

PT J
AU Wang, X
   Wei, TP
   Kong, LH
   He, L
   Wu, F
   Chen, GH
AF Wang, Xiong
   Wei, Tianpeng
   Kong, Linghe
   He, Liang
   Wu, Fan
   Chen, Guihai
TI ECASS: Edge computing based auxiliary sensing system for self-driving
   vehicles
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Autopilot systems; Self-driving vehicle; Trajectory; GPS
ID AUTONOMOUS VEHICLE; METHODOLOGY; ALGORITHMS; VISION; DESIGN
AB Self-driving vehicles, combining automobiles with autopilot systems, enable intelligent and safe driving. Self driving vehicles can achieve accurate automatic navigation, trajectory tracking, and automatic overtaking by using GPS, radars, and inertial measurement unit (IMU). Among them, overtaking is essential in order to avoid excessive waiting time and improve the traffic efficiency. When following a large truck or bus, the self-driving vehicle cannot ensure the safe overtaking because the line-of-sight (LOS) range detected by the radar and camera is blocked, thus unable to perceive the surrounding environment accurately. A commonly adopted mitigation is to follow the truck or bus at a reduced speed, at the cost of reduced traffic efficiency and more traffic jams. To mitigate this deficiency, this paper develops an auxiliary sensing system using edge computing to locate nearby vehicles for self-driving vehicles, called ECASS. Specially, infrastructure deployed along the road like servers are utilized to accurately locate vehicles according to GPS and wireless information such as WiFi or DSRC. Subsequently, the server will transmit the localization information of nearby vehicles to the self-driving vehicle, based on which it can determine the driving state for the next moment despite of the obstruction. Extensive simulations verify that ECASS based trajectory is much closer to the real trajectory than GPS. Especially when GPS error is set within 10 m, ECASS can reduce the mean absolute localization error from more than 7 m to about 3 m.
C1 [Wang, Xiong; Wei, Tianpeng; Kong, Linghe; Chen, Guihai] Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
   [Wu, Fan] Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai, Peoples R China.
   [He, Liang] Univ Colorado Denver, Denver, CO USA.
C3 Shanghai Jiao Tong University; Shanghai Jiao Tong University; University
   of Colorado System; University of Colorado Anschutz Medical Campus;
   University of Colorado Denver; Children's Hospital Colorado
RP Kong, LH (corresponding author), Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
EM linghe.kong@sjtu.edu.cn
OI Chen, Guihai/0000-0002-6934-1685
FU National Key Research and Development Program [2016YFE0100600]; NSFC
   [61672349, 61672353, 61472252]
FX This work is partly supported by National Key Research and Development
   Program grant 2016YFE0100600 and NSFC 61672349, 61672353, 61472252.
CR Ackerman Evan., 2016, IEEE Spectrum, V53, P14
   Alessandretti G, 2007, IEEE T INTELL TRANSP, V8, P95, DOI 10.1109/TITS.2006.888597
   Anderson Sterling J., 2010, International Journal of Vehicle Autonomous Systems, V8, P190, DOI 10.1504/IJVAS.2010.035796
   Brubaker MA, 2013, PROC CVPR IEEE, P3057, DOI 10.1109/CVPR.2013.393
   Carlson J., URBAN ENV GPS AIDED
   Chen C, 2017, IEEE INTERNET THINGS, V4, P111, DOI 10.1109/JIOT.2016.2628701
   Coelingh E., IEEE SPECTR, V49
   Drawil NM, 2013, IEEE T INTELL TRANSP, V14, P262, DOI 10.1109/TITS.2012.2213815
   Falcone P, 2007, IEEE T CONTR SYST T, V15, P566, DOI 10.1109/TCST.2007.894653
   Fanni T, 2017, J SYST ARCHITECT, V78, P15, DOI 10.1016/j.sysarc.2017.06.003
   Franke U, 2013, 2013 IEEE INTERNATIONAL CONFERENCE ON COMPUTER VISION WORKSHOPS (ICCVW), P214, DOI 10.1109/ICCVW.2013.36
   Glaser S, 2010, IEEE T INTELL TRANSP, V11, P589, DOI 10.1109/TITS.2010.2046037
   Houenou A, 2013, IEEE INT C INT ROBOT, P4363, DOI 10.1109/IROS.2013.6696982
   Jeon HL, 2018, J WOMENS HEALTH, V27, P844, DOI 10.1089/jwh.2017.6842
   Lee GH, 2013, PROC CVPR IEEE, P2746, DOI 10.1109/CVPR.2013.354
   Lee U, 2014, IEEE ANN INT CONF CY, P445, DOI 10.1109/CYBER.2014.6917505
   Li Q, 2004, IEEE T INTELL TRANSP, V5, P300, DOI 10.1109/TITS.2004.838220
   Meier L, 2012, AUTON ROBOT, V33, P21, DOI 10.1007/s10514-012-9281-4
   Milanés V, 2012, EXPERT SYST APPL, V39, P3362, DOI 10.1016/j.eswa.2011.09.024
   Ngai DCK, 2011, IEEE T INTELL TRANSP, V12, P509, DOI 10.1109/TITS.2011.2106158
   Park SJ, 2003, IEEE MTT-S, P607, DOI 10.1109/MWSYM.2003.1211012
   Pelliccione P, 2017, J SYST ARCHITECT, V77, P83, DOI 10.1016/j.sysarc.2017.02.005
   Petrov P, 2014, IEEE T INTELL TRANSP, V15, P1643, DOI 10.1109/TITS.2014.2303995
   Quddus MA, 2007, TRANSPORT RES C-EMER, V15, P312, DOI 10.1016/j.trc.2007.05.002
   Rajan AKS, 2018, J SYST ARCHITECT, V82, P37, DOI 10.1016/j.sysarc.2018.01.001
   Sardellitti S, 2015, IEEE T SIGNAL INF PR, V1, P89, DOI 10.1109/TSIPN.2015.2448520
   Sosa-Reyna CM, 2018, J SYST ARCHITECT, V90, P15, DOI 10.1016/j.sysarc.2018.08.008
   Van Mierlo J, 2004, P I MECH ENG D-J AUT, V218, P43, DOI 10.1243/095440704322829155
   Wei JQ, 2013, IEEE INT VEH SYM, P763, DOI 10.1109/IVS.2013.6629559
   Wolcott RW, 2014, IEEE INT C INT ROBOT, P176, DOI 10.1109/IROS.2014.6942558
   Xing JR, 2018, J SYST ARCHITECT, V83, P1, DOI 10.1016/j.sysarc.2017.11.002
   Xiong HM, 2012, IEEE T INTELL TRANSP, V13, P1468, DOI 10.1109/TITS.2012.2192730
   Yang CC, 2015, IEEE COMMUN MAG, V53, P150, DOI 10.1109/MCOM.2015.7060497
   Ziegler J, 2014, IEEE INTEL TRANSP SY, V6, P8, DOI 10.1109/MITS.2014.2306552
NR 34
TC 14
Z9 14
U1 2
U2 39
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 258
EP 268
DI 10.1016/j.sysarc.2019.02.014
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500021
DA 2024-07-18
ER

PT J
AU Xia, CQ
   Jin, X
   Kong, LH
   Xu, C
   Zeng, P
AF Xia, Changqing
   Jin, Xi
   Kong, Linghe
   Xu, Chi
   Zeng, Peng
TI Lane scheduling around crossroads for edge computing based autonomous
   driving
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Edge computing; Autonomous driving; Scheduling; IoT; Crossroads
ID INTERNET
AB Autonomous driving, which can free our hands and feet, is of increasing importance in our daily lives. However, the capacity of onboard computation and communication limits the rapid development of autonomous driving. To address this issue, this paper proposes a novel model named the edge computing-based lanes scheduling system (ECLSS) to study lane scheduling for each vehicle around crossroads with real-time edge devices. There are several edge computing devices (ECD) deployed around crossroads in ECLSS that can collect information from vehicles and road conditions with short-range wired/wireless transmissions. Based on the strong computing power of ECDs and their real-time transmission performance, we propose two centralized management lane scheduling methods: the searching for efficient switching algorithm (SESA) and special vehicles lane switching algorithm (SVLSA). These edge computing-based autonomous driving methods aim to achieve high speed passing through crossroads and guarantee that special vehicles can pass through crossroads within a certain time. Extensive simulations are conducted, and the simulation results demonstrate the superiority of the proposed approaches over competing schemes in typical lane switching scenarios.
C1 [Xia, Changqing; Jin, Xi; Kong, Linghe; Xu, Chi; Zeng, Peng] Chinese Acad Sci, Shenyang Inst Automat, State Key Lab Robot, Shenyang, Liaoning, Peoples R China.
   [Xia, Changqing; Jin, Xi; Xu, Chi; Zeng, Peng] Chinese Acad Sci, Inst Robot & Intelligent Mfg, Shenyang, Liaoning, Peoples R China.
   [Xia, Changqing; Jin, Xi; Xu, Chi; Zeng, Peng] Chinese Acad Sci, Shenyang Inst Automat, Key Lab Networked Control Syst, Shenyang, Liaoning, Peoples R China.
   [Kong, Linghe] Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai, Peoples R China.
C3 Chinese Academy of Sciences; Shenyang Institute of Automation, CAS;
   Chinese Academy of Sciences; Chinese Academy of Sciences; Shenyang
   Institute of Automation, CAS; Shanghai Jiao Tong University
RP Xia, CQ (corresponding author), Care of Zhang P, Chinese Acad Sci, Shenyang Inst Automat, Key Lab Networked Control Syst, Shenyang, Liaoning, Peoples R China.
EM xiachangqing@sia.cn; zp@sia.cn
RI Xu, Chi/H-9523-2018; Kong, Linghe/U-6775-2019; Zeng, Peng/ABD-4844-2021
OI Xu, Chi/0000-0001-7389-5763; Jin, Xi/0000-0003-3570-7463; ceng,
   peng/0000-0001-7863-3260
FU Liaoning Provincial Natural Science Fund Project [20180520029,
   20180540114]; National Natural Science Foundation of China [61502474,
   61803368, 61533015]; independent subject of State Key Laboratory of
   Robotics; Youth Innovation Promotion Association CAS
FX This work was partially supported by the Liaoning Provincial Natural
   Science Fund Project (20180520029,20180540114), the National Natural
   Science Foundation of China (61502474,61803368,61533015), the
   independent subject of State Key Laboratory of Robotics, and the Youth
   Innovation Promotion Association CAS.
CR [Anonymous], P 3 ACM IEEE S EDG C
   [Anonymous], IEEE T INTELLIGENT V, DOI DOI 10.1109/TIV.2016.2578706
   [Anonymous], P IEEE INT C DISTR C
   [Anonymous], 2014, UMTRI201421
   [Anonymous], 2010, PROC 8 INT C MOBILE, DOI [DOI 10.1145/1814433, 10.1145/1814433.1814441, DOI 10.1145/1814433.1814441]
   [Anonymous], P IEEE C COMP VIS PA
   [Anonymous], SAFE MULTIAGENT REIN
   [Anonymous], P 3 ACM IEEE S EDG C
   [Anonymous], 2016, P 2016 IEEE 3 WORLD
   [Anonymous], P NELS JUST ON AUT C
   Chun BG, 2011, EUROSYS 11: PROCEEDINGS OF THE EUROSYS 2011 CONFERENCE, P301
   Dijiang Huang, 2010, 2010 Fifth International Symposium on Service Oriented System Engineering (SOSE 2010), P27, DOI 10.1109/SOSE.2010.20
   Feng J, 2017, IEEE T VEH TECHNOL
   Feng YH, 2015, TRANSPORT RES C-EMER, V55, P460, DOI 10.1016/j.trc.2015.01.007
   Hou XS, 2016, IEEE T VEH TECHNOL, V65, P3860, DOI 10.1109/TVT.2016.2532863
   Hu YL, 2017, LECT NOTES COMPUT SC, V10689, P201, DOI 10.1007/978-3-319-72329-7_18
   Kumar Swarun., 2012, Proceedings of the first edition of the MCC workshop on Mobile cloud computing, P41
   Lu N, 2014, IEEE INTERNET THINGS, V1, P289, DOI 10.1109/JIOT.2014.2327587
   Mach P, 2017, IEEE COMMUN SURV TUT, V19, P1628, DOI 10.1109/COMST.2017.2682318
   Mekki T, 2017, VEH COMMUN, V9, P268, DOI 10.1016/j.vehcom.2016.11.009
   Sasaki K, 2016, 2016 55TH ANNUAL CONFERENCE OF THE SOCIETY OF INSTRUMENT AND CONTROL ENGINEERS OF JAPAN (SICE), P1122, DOI 10.1109/SICE.2016.7749210
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Shojafar M, 2019, IEEE T CLOUD COMPUT, V7, P196, DOI 10.1109/TCC.2016.2551747
   Sun Y., 2018, LEARNING BASED TASK, P1
   Tang J, 2018, P INT COMP SOFTW APP, P361, DOI 10.1109/COMPSAC.2018.00057
   Wang M, 2015, IEEE T VEH TECHNOL, V64, P1664, DOI 10.1109/TVT.2014.2335201
   Whaiduzzaman M, 2014, J NETW COMPUT APPL, V40, P325, DOI 10.1016/j.jnca.2013.08.004
   Yu W, 2018, IEEE ACCESS, V6, P6900, DOI 10.1109/ACCESS.2017.2778504
NR 28
TC 7
Z9 7
U1 2
U2 41
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2019
VL 95
BP 1
EP 8
DI 10.1016/j.sysarc.2019.02.017
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HV5XT
UT WOS:000466059100001
DA 2024-07-18
ER

PT J
AU Zhan, JY
   Zhang, YM
   Jiang, W
   Yang, JH
   Li, L
   Li, YX
AF Zhan, Jinyu
   Zhang, Yiming
   Jiang, Wei
   Yang, Junhuan
   Li, Lin
   Li, Yixin
TI Energy-aware page replacement and consistency guarantee for hybrid
   NVM-DRAM memory systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE NVM; Page replacement; Energy consumption; Consistency guarantee
ID PHASE-CHANGE MEMORY; PERFORMANCE; CACHE; MODEL
AB Non-Volatile Memory (NVM) has been widely used in hybrid memory architecture due to the promising advantages like high density and low power consumption. Most of existing page replacement methods focused on prolonging the life time of NVM memory systems, which either consider the energy cost or deal with consistency errors caused by system failures. This paper proposes a page replacement method based on NVM-DRAM hybrid main memory systems for low power and consistency guarantee, called Energy-Aware Page Replacement (EAPR). The energy consumption of page access in DRAM and NVM is modelled considering the memory access like reading, writing and idle. EAPR utilizes page grouping policy to improve the migration efficiency between NVM and DRAM. Page groups are chosen to migrate according to their energy-related substitution degrees. To guarantee the consistency during page migration, this paper designs two consistency guarantee schemes in page replacement phase and transaction committing phase. Instead of deleting logs directly, our approach guarantees the consistency of hybrid memory systems by modifying the data structures of logs after the transactions of applications are submitted. Based on existing benchmarks, we conduct extensive experiments to evaluate the proposed method. Experimental results show that EAPR can reduce the energy consumption up to 40.19% compared with the existing page replacement algorithms, and also guarantee the consistency of transactions in NVM-DRAM hybrid memory systems.
C1 [Zhan, Jinyu; Zhang, Yiming; Jiang, Wei; Yang, Junhuan; Li, Yixin] Univ Elect Sci & Technol China, Sch Informat & Software, Chengdu, Sichuan, Peoples R China.
   [Li, Lin] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu, Sichuan, Peoples R China.
C3 University of Electronic Science & Technology of China; University of
   Electronic Science & Technology of China
RP Zhan, JY (corresponding author), Univ Elect Sci & Technol China, Sch Informat & Software, Chengdu, Sichuan, Peoples R China.
EM zhanjy@uestc.edu.cn
RI Zhang, Yiming/HGB-7344-2022; Zhang, Can/JUU-9511-2023; Lin,
   Fan/JZT-1441-2024; WANG, YANAN/KCL-4840-2024
OI Lin, Fan/0000-0002-7330-3833; Zhang, Yiming/0000-0001-9735-0418
FU Research Fund of National Key Laboratory of Computer Architecture
   [CARCH201501]; Open Project Program of the State Key Laboratory of
   Mathematical Engineering and Advanced Computing [2016A09]
FX This work was partly supported by the Research Fund of National Key
   Laboratory of Computer Architecture under Grant no. CARCH201501, and the
   Open Project Program of the State Key Laboratory of Mathematical
   Engineering and Advanced Computing under Grant no. 2016A09.
CR [Anonymous], 2015, PROC IEEE NON VOLATI, DOI DOI 10.1109/NVMSA.2015.7304363
   [Anonymous], TN4101 MICR
   Bienia C., 2017, INT C PARALLEL ARCHI, P72
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Chen E, 2010, IEEE T MAGN, V46, P1873, DOI 10.1109/TMAG.2010.2042041
   Choi JH, 2017, IEEE T PARALL DISTR, V28, P2896, DOI 10.1109/TPDS.2017.2689010
   Doller Ed, 2010, 2010 IEEE Hot Chips 22 Symposium (HCS), P1, DOI 10.1109/HOTCHIPS.2010.7480056
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Felber P, 2010, IEEE T PARALL DISTR, V21, P1793, DOI 10.1109/TPDS.2010.49
   Hameed F, 2017, DES AUT TEST EUROPE, P362, DOI 10.23919/DATE.2017.7927017
   Hassan A., 2015, P 12 ACM INT C COMPU, P1
   Hassan A, 2015, INT CONFER PARA, P492, DOI 10.1109/PACT.2015.58
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Jia GY, 2018, ENTERP INF SYST-UK, V12, P435, DOI 10.1080/17517575.2017.1295321
   Jia GY, 2017, IEEE T IND INFORM, V13, P1951, DOI 10.1109/TII.2016.2645941
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Lee HG, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P381, DOI 10.1109/ICCD.2011.6081427
   Liu TT, 2013, IEEE T SIGNAL PROCES, V61, P3509, DOI 10.1109/TSP.2013.2261295
   Mittal S, 2015, IEEE COMPUT ARCHIT L, V14, P115, DOI 10.1109/LCA.2014.2355193
   Poremba M, 2015, IEEE COMPUT ARCHIT L, V14, P140, DOI 10.1109/LCA.2015.2402435
   Qin HH, 2017, C IND ELECT APPL, P1, DOI 10.1109/ICIEA.2017.8282804
   Qureshi Moinuddin K., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P14, DOI 10.1145/1669112.1669117
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Ramos Luiz E, 2011, P INT C SUP, P85
   Salkhordeh R, 2016, DES AUT TEST EUROPE, P936
   Shao Yong Zheng, 2016, 2016 IEEE International Workshop on Electromagnetics (iWEM): Applications and Student Innovation Competition, P1, DOI 10.1109/iWEM.2016.7504943
   Soyoon Lee, 2011, Proceedings of the 2011 IEEE 19th International Symposium on Modelling, Analysis & Simulation of Computer and Telecommunication Systems (MASCOTS 2011), P168, DOI 10.1109/MASCOTS.2011.68
   Sun G., 2009, P INT S HIGH PERF CO, P239
   Xu J., 2016, P 14 USENIX C FIL ST
   Yoon H, 2012, PR IEEE COMP DESIGN, P337, DOI 10.1109/ICCD.2012.6378661
   Youngwoo Park, 2011, Proceedings of the 2011 2nd International Conference on Next Generation Information Technology (ICNIT), P82
   Zhang WY, 2009, INT CONFER PARA, P101, DOI 10.1109/PACT.2009.30
   Zhang YM, 2016, IEEE I C EMBED SOFTW, P148, DOI 10.1109/ICESS.2016.38
   Zhang YY, 2015, ACM SIGPLAN NOTICES, V50, P3, DOI [10.1145/2694344.2694370, 10.1109/OECC.2015.7340093]
   Zhang ZY, 2016, DES AUT TEST EUROPE, P942
   Zhao J., 2015, IPSJ Trans. Syst LSI Des. Methodol, V8, P2, DOI DOI 10.2197/IPSJTSLDM.8.2
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 37
TC 18
Z9 20
U1 1
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2018
VL 89
BP 60
EP 72
DI 10.1016/j.sysarc.2018.07.004
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GU5EI
UT WOS:000445308400007
DA 2024-07-18
ER

PT J
AU Wang, WJ
   Lin, WM
AF Wang, Wenjun
   Lin, Wei-Ming
TI An integrated autonomous control mechanism to optimize sharing of
   multiple resources in Simultaneous Multi-Threading processors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Simultaneous; Multi-Threading; Physical Register File; Write buffer;
   Resource sharing; Autonomous control
AB Simultaneous Multi-Threading (SMT) processors allow concurrent execution of multiple independent threads with sharing of key datapath components to enhance system performance with more efficient resource utilization. However, due to the nature of SMT processing, imbalanced distribution of critical shared resources may easily clog some pipeline stages by slower threads and lead to unexpected system performance degradation. In this paper, an integrated autonomous control mechanism is proposed to optimize the use of two critical shared resources among multiple threads based on threads' temporal behaviors in real time, by taking into account resource utilization snapshots at various stages of the pipeline. Our simulations based on M-Sim (Sharkey, 2005) [1] show that our proposed mechanism improves IPC (Instruction Per Clock Cycle) by a very significant margin (up to 100.4%) without sacrificing execution fairness among threads. Performance improvement from the proposed integrated approach on the two shared resources easily surpasses the aggregated benefits from two control mechanisms with each considering only one individual resource at a time.
C1 [Wang, Wenjun; Lin, Wei-Ming] Univ Texas San Antonio, Dept Elect & Comp Engn, San Antonio, TX 78249 USA.
C3 University of Texas System; University of Texas at San Antonio (UTSA)
RP Wang, WJ (corresponding author), Univ Texas San Antonio, Dept Elect & Comp Engn, San Antonio, TX 78249 USA.
EM wenjun.wang@utsa.edu
RI SUN, Ye/KBC-8159-2024; Wang, Ji/A-3774-2009; chen, yijia/KGM-4378-2024;
   Lin, Wei-Ming/ABE-6226-2021
OI Wang, Ji/0000-0002-0724-7538; 
CR Angelini C., 2010, AMDS BULLDOZER BOBCA
   Carroll S., 2016, INT J DISTRIB PARALL, V7
   Cazorla FJ, 2004, INT SYMP MICROARCH, P171
   HIRATA H, 1992, ACM COMP AR, V20, P136, DOI 10.1145/146628.139710
   Kanter D., 2010, INTERS SANDY BRIDGE
   Lawal S., 2015, Journal of Emerging Trends in Computing and Information Science, V6, P515
   Sharkey J., 2005, Technical Report CS-TR-05-DP1
   Sherwood T, 2002, ACM SIGPLAN NOTICES, V37, P45, DOI 10.1145/605432.605403
   Tullsen DM, 2001, INT SYMP MICROARCH, P318, DOI 10.1109/MICRO.2001.991129
   TULLSEN DM, 1995, ACM COMP AR, P392, DOI 10.1109/ISCA.1995.524578
   Tullsen DM, 1996, 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, P191, DOI 10.1145/232974.232993
   Wang W., 2016, ISCA 25 INT C DAT EN
   Zhang Y., 2014, 22 HIGH PERF COMP S
   Zhang Y., 2013, PDPTA 13 19 INT C PA
   Zhang Y., 2013, J COMPUT ELECT ENG, V40
   Zhang Y., 2014, 33 IEEE INT PERF COM
NR 16
TC 1
Z9 2
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2018
VL 88
BP 87
EP 96
DI 10.1016/j.sysarc.2018.06.003
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GQ9BF
UT WOS:000442060200009
DA 2024-07-18
ER

PT J
AU Dai, HJ
   Yan, C
   Gong, B
   Yang, JF
AF Dai, Hongjun
   Yan, Chao
   Gong, Bin
   Yang, Jianfeng
TI Explore prediction for instruction level redundant execution in fault
   tolerant microprocessors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 17th IEEE International Conference on High Performance Computing and
   Communications (HPCC) / 12th IEEE International Conference on Embedded
   Software and Systems (ICESS)
CY AUG 24-26, 2015
CL New York, NY
SP IEEE
DE Fault tolerance; Reliability prediction; Double instruction execution
ID RELIABILITY
AB Many devices with modern microprocessor have generated an increased attention for transient soft errors. Previous strategies for instruction level temporal redundancy in super-scalar out-of-order processors have up to 45% performance degradation in certain applications compared to normal execution. The reason is that the redundant workload slows down the normal execution. Solutions are proposed to avoid certain redundant execution by reusing the result of the previously executed instructions, but there are still limitations on the instruction level parallelism and the pipeline throughput In this paper, we propose a novel technique to recover the performance gap between instruction level temporal redundancy and normal execution. We present a set of micro-architectural extensions to implement the reliability prediction and integrate it with the issue logic of a dual instruction stream superscalar core, and conduct extensive evaluations to demonstrate how it can solve the performance problem. Experiments show that in average it can gain back nearly 71.13% of the overall IPC loss caused by redundant execution. Generally, it exhibits much performance and power efficiency within a high transient error rate. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Dai, Hongjun; Yan, Chao; Gong, Bin] Shandong Univ, Dept Comp Sci & Technol, Jinan, Peoples R China.
   [Yang, Jianfeng] Wuhan Univ, Dept Elect Informat, Wuhan, Peoples R China.
C3 Shandong University; Wuhan University
RP Dai, HJ (corresponding author), Shandong Univ, Dept Comp Sci & Technol, Jinan, Peoples R China.
EM dahogn@sdu.edu.cn; yanchao.chn@mail.sdu.edu.cn; gb@sdu.edu.cn;
   yjf@whu.edu.cn
CR [Anonymous], 2012, COMPUTER ARCHITECTUR
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Baumann R. C., 2001, IEEE Transactions on Device and Materials Reliability, V1, P17, DOI 10.1109/7298.946456
   Borodin D, 2010, DES AUT TEST EUROPE, P1665
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   Farooq MuhammadUmar., 2010, HPCA-16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture, P1, DOI DOI 10.1109/HPCA.2010.5416659
   Frangiotti M, 1995, PROCEEDINGS OF THE EIGHTH INTERNATIONAL KANT CONGRESS, VOL II, PT 1, SECT 1-9, P207, DOI 10.1109/DFTVS.1995.476954
   Gai KK, 2016, J NETW COMPUT APPL, V59, P46, DOI 10.1016/j.jnca.2015.05.016
   Gomaa M, 2003, CONF PROC INT SYMP C, P98, DOI 10.1109/ISCA.2003.1206992
   Gomaa MA, 2005, CONF PROC INT SYMP C, P172, DOI 10.1109/ISCA.2005.38
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Iyer RK, 2005, IEEE MICRO, V25, P18, DOI 10.1109/MM.2005.119
   Li JY, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2423636.2423642
   Lipasti MH, 1996, ACM SIGPLAN NOTICES, V31, P138, DOI 10.1145/248209.237173
   Liu QS, 2015, EARTH PLANETS SPACE, V67, P1, DOI 10.1186/s40623-015-0237-8
   Meixner Albert, 2007, 2007 16th International Conference on Parallel Architectures and Compilation Techniques, P104
   Mendelson A, 2000, DSN 2000: INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P473
   Mitra S, 2005, COMPUTER, V38, P43, DOI 10.1109/MC.2005.70
   Parashar A, 2004, CONF PROC INT SYMP C, P376
   Qiu MK, 2013, J SYST ARCHITECT, V59, P260, DOI 10.1016/j.sysarc.2012.12.003
   Ray J, 2001, INT SYMP MICROARCH, P214, DOI 10.1109/MICRO.2001.991120
   Rehman S, 2016, IEEE T COMPUT, V65, P80, DOI 10.1109/TC.2015.2417554
   Rohou E, 2015, INT SYM CODE GENER, P103, DOI 10.1109/CGO.2015.7054191
   Sexton FW, 2003, IEEE T NUCL SCI, V50, P603, DOI 10.1109/TNS.2003.813137
   Sohi G. S., 1989, FTCS 19 Digest of Papers. The Nineteenth International Symposium on Fault-Tolerant Computing (Cat. No.89CH2754-0), P436, DOI 10.1109/FTCS.1989.105616
   Tan JWJ, 2015, DES AUT TEST EUROPE, P369
   Thwaites B, 2014, INT CONFER PARA, P493, DOI 10.1145/2628071.2628110
   Timor A, 2010, IEEE T DEPEND SECURE, V7, P94, DOI 10.1109/TDSC.2008.31
   Walcott KR, 2007, CONF PROC INT SYMP C, P516, DOI 10.1145/1273440.1250726
   Wang C, 2015, IEEE T COMPUT, V64, P1296, DOI 10.1109/TC.2014.2315628
NR 31
TC 0
Z9 0
U1 0
U2 16
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2016
VL 70
SI SI
BP 70
EP 81
DI 10.1016/j.sysarc.2016.04.004
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EC3XS
UT WOS:000388061000008
DA 2024-07-18
ER

PT J
AU Paolucci, PS
   Biagioni, A
   Murillo, LG
   Rousseau, F
   Schor, L
   Tosoratto, L
   Bacivarov, I
   Buecs, RL
   Deschamps, C
   El-Antably, A
   Ammendola, R
   Fournel, N
   Frezza, O
   Leupers, R
   Lo Cicero, F
   Lonardo, A
   Martinelli, M
   Pastorelli, E
   Rai, D
   Rossetti, D
   Simula, F
   Thiele, L
   Vicini, P
   Weinstock, JH
AF Paolucci, Pier Stanislao
   Biagioni, Andrea
   Murillo, Luis Gabriel
   Rousseau, Frederic
   Schor, Lars
   Tosoratto, Laura
   Bacivarov, Iuliana
   Buecs, Robert L.
   Deschamps, Clement
   El-Antably, Ashraf
   Ammendola, Roberto
   Fournel, Nicolas
   Frezza, Ottorino
   Leupers, Rainer
   Lo Cicero, Francesca
   Lonardo, Alessandro
   Martinelli, Michele
   Pastorelli, Elena
   Rai, Devendra
   Rossetti, Davide
   Simula, Francesco
   Thiele, Lothar
   Vicini, Piero
   Weinstock, Jan H.
TI Dynamic many-process applications on many-tile embedded systems and HPC
   clusters: The EURETILE programming environment and execution platforms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Many-tile hardware architectures; Many-tile simulation; Many-process
   applications; Embedded systems; High performance computing; Dynamic
   multimedia application; Spiking neural network; Synaptic plasticity;
   Fault tolerance; Task migration; Application mapping; Hardware dependent
   Software; Distributed network processor; 3D toroidal interconnect
ID CORE
AB In the next decade, a growing number of scientific and industrial applications will require power-efficient systems providing unprecedented computation, memory, and communication resources. A promising paradigm foresees the use of heterogeneous many-tile architectures. The resulting computing systems are complex: they must be protected against several sources of faults and critical events, and application programmers must be provided with programming paradigms, software environments and debugging tools adequate to manage such complexity. The EURETILE (European Reference Tiled Architecture Experiment) consortium conceived, designed, and implemented: 1- an innovative many-tile, many-process dynamic fault-tolerant programming paradigm and software environment, grounded onto a lightweight operating system generated by an automated software synthesis mechanism that takes into account the architecture and application specificities; 2- a many-tile heterogeneous hardware system, equipped with a high-bandwidth, low-latency, point-to-point 3D-toroidal interconnect. The inter-tile interconnect processor is equipped with an experimental mechanism for systemic fault-awareness; 3- a full-system simulation environment, supported by innovative parallel technologies and equipped with debugging facilities. We also designed and coded a set of application benchmarks representative of requirements of future HPC and Embedded Systems, including: 4- a set of dynamic multimedia applications and 5- a large scale simulator of neural activity and synaptic plasticity. The application benchmarks, compiled through the EURETILE software tool-chain, have been efficiently executed on both the many-tile hardware platform and on the software simulator, up to a complexity of a few hundreds of software processes and hardware cores. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Paolucci, Pier Stanislao; Biagioni, Andrea; Tosoratto, Laura; Frezza, Ottorino; Lo Cicero, Francesca; Lonardo, Alessandro; Martinelli, Michele; Pastorelli, Elena; Rossetti, Davide; Simula, Francesco; Vicini, Piero] INFN Roma Sapienza, Ple Aldo Moro 2, I-00185 Rome, Italy.
   [Murillo, Luis Gabriel; Buecs, Robert L.; Leupers, Rainer; Weinstock, Jan H.] Rhein Westfal TH Aachen, ISS&SSS, Aachen, Germany.
   [Rousseau, Frederic; Deschamps, Clement; El-Antably, Ashraf; Fournel, Nicolas] Univ Joseph Fourier Grenoble, TIMA Lab, Grenoble, France.
   [Schor, Lars; Bacivarov, Iuliana; Rai, Devendra; Thiele, Lothar] Swiss Fed Inst Technol, Comp Engn & Networks Lab, Zurich, Switzerland.
   [Ammendola, Roberto] INFN Roma Tor Vergata, Rome, Italy.
C3 RWTH Aachen University; Communaute Universite Grenoble Alpes; Institut
   National Polytechnique de Grenoble; Universite Grenoble Alpes (UGA);
   Centre National de la Recherche Scientifique (CNRS); Swiss Federal
   Institutes of Technology Domain; ETH Zurich; University of Rome Tor
   Vergata
RP Tosoratto, L (corresponding author), INFN Roma Sapienza, Ple Aldo Moro 2, I-00185 Rome, Italy.
EM laura.tosoratto@roma1.infn.it
RI Ammendola, Roberto/AAG-8353-2020; Vicini, Piero/N-5203-2019; Rousseau,
   Frederic/AAK-2458-2021; Paolucci, Pier Stanislao/AAE-5783-2019;
   Pastorelli, Elena/KRP-6060-2024; Paolucci, Pier Stanislao/J-3457-2012;
   Rousseau, Frederic/I-2999-2016; Simula, Francesco/J-8609-2015; Biagioni,
   Andrea/O-3806-2014; Martinelli, Michele/J-8607-2015
OI Ammendola, Roberto/0000-0003-4501-3289; Vicini,
   Piero/0000-0002-4379-4563; Paolucci, Pier Stanislao/0000-0003-1937-6086;
   Pastorelli, Elena/0000-0003-0682-1232; Paolucci, Pier
   Stanislao/0000-0003-1937-6086; Rousseau, Frederic/0000-0003-0348-5624;
   Simula, Francesco/0000-0002-7955-1491; Murillo, Luis
   Gabriel/0000-0002-3831-4262; Biagioni, Andrea/0000-0001-5820-1209;
   Martinelli, Michele/0000-0002-2585-3005
FU European Commission [247846]
FX The EURETILE project has been funded by the European Commission Grant
   Agreement no. 247846 Call: FP7-ICT-2009-4 Obj. FET-ICT-2009.8.1.
CR aEl-Antably A, DSD 2015 IN PRESS
   Ajima Yuichiro, 2014, Supercomputing. 29th International Conference, ISC 2014. Proceedings: LNCS 8488, P498, DOI 10.1007/978-3-319-07518-1_35
   ALMEIDA GM, 2010, P 23 S INT CIRC SYST, P73
   Ammendola R, 2013, J INSTRUM, V8, DOI 10.1088/1748-0221/8/12/C12022
   Ammendola Roberto, 2013, 2013 IEEE International Symposium on Parallel and Distributed Processing, Workshops and PhD Forum (IPDPSW), P806, DOI 10.1109/IPDPSW.2013.128
   Ammendola R., 2011, Proceedings of the 2011 Symposium on Application Accelerators in High-Performance Computing (SAAHPC 2011), P113, DOI 10.1109/SAAHPC.2011.15
   Ammendola R., 2013, JINST J INSTRUMENTAT
   Ammendola R., 2014, IEEE P SRDS INT S RE
   Ammendola Roberto, 2013, FIELD PROGR TECHN FP
   [Anonymous], RES REV J ECOLOGY EN, DOI DOI 10.1145/2463209.2488734
   [Anonymous], CRAY XC SERIES NETWO
   [Anonymous], 1974, PROC IFIP C 74
   [Anonymous], 2012, 16662011 IEEE
   Bertozzi S, 2006, DES AUT TEST EUROPE, P13
   Braun G, 2004, IEEE T COMPUT AID D, V23, P1625, DOI 10.1109/TCAD.2004.836734
   Chang HWD, 1995, IEEE T PARALL DISTR, V6, P1301, DOI 10.1109/71.476170
   Chen DY, 2011, P AM MATH SOC, V139, P2891, DOI 10.1090/S0002-9939-2011-10720-2
   Chen Liming, 1995, 25 INT S FAULT TOL C, V113, P27
   Chin Lu, 1994, P 1994 IEEE IEEE REG
   Culler DavidE., 1999, PARALLEL COMPUTER AR
   Devendra Rai, 2014, P 51 ANN DES AUT C D, P1
   El-Antably A, 2015, CODES ISSS IN PRESS
   Engler DawsonR., 1998, EXOKERNEL OPERATING
   Experts ACE Associated Compiler, 2007, COSY COMP DEV SYST
   Fu FF, 2013, INT CONF ASIC
   Furber SB, 2013, IEEE T COMPUT, V62, P2454, DOI 10.1109/TC.2012.142
   Giorgi R, 2014, MICROPROCESS MICROSY, V38, P976, DOI 10.1016/j.micpro.2014.04.001
   Guerin X, 2009, IEEE INT CONF ASAP, P153, DOI 10.1109/ASAP.2009.9
   Holmbacka S, 2013, EUROMICRO WORKSHOP P, P310, DOI 10.1109/PDP.2013.52
   HOPKINS AL, 1978, P IEEE, V66, P1221, DOI 10.1109/PROC.1978.11113
   Izhikevich EM, 2008, P NATL ACAD SCI USA, V105, P3593, DOI 10.1073/pnas.0712231105
   Jones D., 2009, P INT C HIGH PERF EM
   Jung H, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584658
   Kang SH, 2012, IEEE SYM EMBED SYST, P28, DOI 10.1109/ESTIMedia.2012.6507026
   Merolla PA, 2014, SCIENCE, V345, P668, DOI 10.1126/science.1254642
   Milburn B.D., 1998, APPARATUS METHOD INI
   Modha S.D., COMMUNICATIONS ACM, V54, P62
   Mulas F, 2009, IEEE T COMPUT AID D, V28, P1870, DOI 10.1109/TCAD.2009.2032372
   Murillo L.G., 2012, P SYST SOFTW SOC SIL
   Murillo L.G., 2015, AS S PAC DE IN PRESS
   Murillo L.G., 2014, P DES AUT TEST EUR D
   Pang ZB, 2014, FRONT COMPUT SCI-CHI, V8, P357, DOI 10.1007/s11704-014-3500-9
   Paolucci P.S., 2014, ARXIV14084587CSDC
   Paolucci P.S., 2013, ARXIV13051459CSDC, phttp
   Paolucci P.S., 2013, ARXIV13108478CSDC
   Paolucci P.S., 2006, CODES+ISSS '06, P167, DOI DOI 10.1145/1176254.1176297
   Paolucci PS, 2001, COMPUT PHYS COMMUN, V139, P132, DOI 10.1016/S0010-4655(01)00235-1
   Pnueli A., 1977, 18 ANN S FDN COMP SC
   Quan Wei, 2014, P 2014 INT C COMP AR
   Schor L., 2014, P INT C COMP ARCH SY
   Schor L., 2014, P INT S PAR DISTR PR
   Schor L, 2012, CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, P71
   Schor L, 2013, J ELECTRON TEST, V29, P521, DOI 10.1007/s10836-013-5397-5
   Schor Lars, 2013, P INT C COMP ARCH SY, P1
   Schumacher C., 2013, 1 WORKSH VIRT PROT P
   Schumacher C., 2010, P INT C HARDW SOFTW
   SUEN TTY, 1992, IEEE T PARALL DISTR, V3, P488, DOI 10.1109/71.149966
   Thiele L, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435244
   Weinstock J.H., 2014, P DES AUT TEST EUR D
NR 59
TC 8
Z9 8
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2016
VL 69
BP 29
EP 53
DI 10.1016/j.sysarc.2015.11.008
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DW7HB
UT WOS:000383820700003
DA 2024-07-18
ER

PT J
AU Goens, A
   Castrillon, J
   Odendahl, M
   Leupers, R
AF Goens, Andres
   Castrillon, Jeronimo
   Odendahl, Maximilian
   Leupers, Rainer
TI An optimal allocation of memory buffers for complex multicore platforms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Optimization; Memory and buffer allocation; Mixed integer linear
   programming; Multicore; MPSoC
ID AWARE SCRATCHPAD-ALLOCATION; MAPPING OPTIMIZATION; ALGORITHMS
AB In deeply embedded heterogeneous multicores the allocation of data to memories is crucial for application performance. For applications with stringent throughput constraints, the allocation is often done manually by carefully assigning static memory locations to the logical buffers of the application. Today, designers are confronted with applications with thousands of buffers and architectures with hundreds of memories, rendering manual approaches impractical. In this paper we present an automatic approach for statically allocating logical buffers to physical memories, assuming a fixed task-to-processor mapping and respecting multiple throughput constraints.
   In our approach, we model the application in a data-centric way, by explicitly defining buffers and associating computational tasks that access the buffers within well-specified time intervals. Besides, we use an architecture model that allows to perform an allocation that is aware of the topology of the multicore and the physical bandwidth constraints of the interconnect. We present a layered approach to describe and solve the buffer-allocation problem as well as related subproblems, using mixed-integer linear programming. We show that the buffer-allocation problem is NP-complete, and present a more scalable formulation as a semi-definite programming problem. We evaluate the proposed LP methods by allocating around 1000 buffers corresponding to processing one frame in the Long-Term Evolution (LTE) standard, onto a multicore with 80 processing elements. We introduce a solution approach that allowed to find an optimal allocation in around 2 hours, which is at least two orders of magnitude faster than a straightforward formulation. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Goens, Andres; Castrillon, Jeronimo] Tech Univ Dresden, Cfaed, Chair Compiler Construct, Dresden, Germany.
   [Odendahl, Maximilian; Leupers, Rainer] Rhein Westfal TH Aachen, Inst Commun Technol & Embedded Syst, Aachen, Germany.
C3 Technische Universitat Dresden; RWTH Aachen University
RP Castrillon, J (corresponding author), Tech Univ Dresden, Cfaed, Chair Compiler Construct, Dresden, Germany.
EM andres.goens@tu-dresden.de; jeronimo.castrillon@tu-dresden.de;
   odendahl@ice.rwth-aachen.de; leupers@ice.rwth-aachen.de
RI Goens, Andres/JXN-8742-2024; Castrillon, Jeronimo/ABD-7975-2020
OI Castrillon, Jeronimo/0000-0002-5007-445X; Goens,
   Andres/0000-0002-0409-1363
FU German Research Foundation (DFG) within the Cluster of Excellence Center
   for Advancing Electronics Dresden (cfaed)
FX This work is supported in part by the German Research Foundation (DFG)
   within the Cluster of Excellence Center for Advancing Electronics
   Dresden (cfaed).
CR Andersen ED, 1995, MATH PROGRAM, V71, P221, DOI 10.1007/BF01586000
   ANJOS M. F., 2011, Handbook on semidefinite, conic and polynomial optimization, V166
   [Anonymous], 2013, Gurobi Optimizer Reference Manual
   [Anonymous], GLOB STAND MICR IND
   [Anonymous], 2014, Hybrid Memory Cube Specification 2.1
   [Anonymous], DAC 12
   Bijlsma T., 2007, TRCTIT0744 U TWENT
   Castrillon Jeronimo, 2014, Programming Heterogeneous MPSoCs: Tool Flows to Close the Software Productivity Gap
   Cormen T. H., 2009, Introduction to Algorithms, VSecond
   Cox C., 2014, An Introduction to LTE: LTE, LTE-Advanced, SAE, VOLTE and 4G Mobile Communications
   Damavandpeyma M, 2010, PR IEEE COMP DESIGN, P118, DOI 10.1109/ICCD.2010.5647616
   Even S., 1976, SIAM Journal on Computing, V5, P691, DOI 10.1137/0205048
   Falk H, 2009, DES AUT CON, P732
   Fettweis G, 2012, DES AUT TEST EUROPE, P1161
   Fonoberova M, 2010, ENERG SYST, P31, DOI 10.1007/978-3-642-12686-4_2
   Fürst S, 2010, DES AUT TEST EUROPE, P256
   Govindarajan R, 1996, 3RD INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, PROCEEDINGS, P419, DOI 10.1109/HIPC.1996.565857
   Jer-Min Jou, 1994, 1994 IEEE International Symposium on Circuits and Systems (Cat. No.94CH3435-5), P45, DOI 10.1109/ISCAS.1994.408751
   Jovanovic O, 2012, IEEE INT C COMPUT, P413, DOI 10.1109/ICCSE.2012.64
   Kang SH, 2012, IEEE SYM EMBED SYST, P28, DOI 10.1109/ESTIMedia.2012.6507026
   Kellerer H., 2004, KNAPSACK PROBLEMS
   Kwangsoo Seo, 1994, 1994 IEEE International Symposium on Circuits and Systems (Cat. No.94CH3435-5), P49, DOI 10.1109/ISCAS.1994.408752
   Kwok YK, 1999, ACM COMPUT SURV, V31, P406, DOI 10.1145/344588.344618
   Laurent M, 2005, HDBK OPER R, V12, P393
   Lorenz M, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P415, DOI 10.1109/ASPDAC.2001.913343
   Meftali S, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P19, DOI 10.1109/ISSS.2001.957907
   Menichelli F, 2009, IEEE T VLSI SYST, V17, P161, DOI 10.1109/TVLSI.2008.2001940
   Odendahl M, 2014, DES AUT TEST EUROPE
   Odendahl R.L.G.A.M., 2015, 5 INT WORKSH PAR COM
   Ozturk O., 2006, COMP SOC ANN S EM VL, DOI [10.1109/ISVLSI.2006.22., DOI 10.1109/ISVLSI.2006.22]
   Salamy H, 2012, IEEE T COMPUT AID D, V31, P717, DOI 10.1109/TCAD.2011.2181848
   Schrijver A., 1998, THEORY LINEAR INTEGE
   Sriram Sundararajan., 2009, EMBEDDED MULTIPROCES
   Suhendra V., 2006, CASES '06: Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, P401
   Suhendra Vivy., 2005, REAL TIME SYSTEMS S, P10
   Verma M, 2006, IEEE T COMPUT AID D, V25, P2035, DOI 10.1109/TCAD.2005.859523
   Wang GH, 2013, 2013 IEEE 15TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2013 IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (HPCC_EUC), P366, DOI 10.1109/HPCC.and.EUC.2013.60
   Wang Z., WCET AWARE ENERGY EF
   Yen TY, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P288, DOI 10.1109/ICCAD.1995.480025
NR 39
TC 7
Z9 7
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2016
VL 66-67
BP 69
EP 83
DI 10.1016/j.sysarc.2016.05.002
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DP0KM
UT WOS:000378178700006
DA 2024-07-18
ER

PT J
AU Wang, HJ
   Zhang, NY
   Créput, JC
   Ruicheic, Y
   Moreau, J
AF Wang, Hongjian
   Zhang, Naiyu
   Creput, Jean-Charles
   Ruicheic, Yassine
   Moreau, Julien
TI Massively parallel GPU computing for fast stereo correspondence
   algorithms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE GPU computing; Stereo matching; CFA demosaicing; Adaptive aggregation
   window
ID ADAPTIVE WINDOW
AB Current accurate stereo matching algorithms employ some key techniques that are not suitable for parallel GPU architecture. It will be tricky and cumbersome to directly take these techniques into GPU applications. Trying to tackle this difficulty, we design two GPU-based stereo matching algorithms, one using a local fixed aggregation window whose size is configurable, and the other using an adaptive aggregation window which only includes necessary pixels. We use the winner-takes-all (WTA) principle for optimization and a plain voting refinement for post-processing; both do not need complex data structures. We aim to implement on GPU platforms fast stereo matching algorithms that produce results with same-level quality as other WTA local dense methods that use window-based cost aggregation. In our GPU-based implementation of the fixed window partially demosaiced CFA stereo matching application, accelerations up to 20 times are obtained for large size images. In our GPU-based implementation of the adaptive window color stereo matching application, experiment results show that it can handle four pairs of standard images from Middlebury database within roughly 100 ms. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Wang, Hongjian; Zhang, Naiyu; Creput, Jean-Charles; Ruicheic, Yassine; Moreau, Julien] Univ Technol Belfort Montbeliard, IRTES SET, F-90010 Belfort, France.
C3 Universite de Technologie de Belfort-Montbeliard (UTBM)
RP Wang, HJ (corresponding author), Univ Technol Belfort Montbeliard, IRTES SET, F-90010 Belfort, France.
EM hongjian.wang@utbm.fr
RI jean-Charles, Creput/ABE-8155-2021; Moreau, Julien/G-6353-2018
OI Moreau, Julien/0000-0001-5008-9232; RUICHEK,
   Yassine/0000-0003-4795-8569; Wang, Hongjian/0000-0002-7775-3268
CR Adams J. E., 1997, U.S. Patent, Patent No. 5652621
   [Anonymous], 2012, Profiler user's guide
   [Anonymous], 1999, THESIS
   [Anonymous], P BRIT MACH VIS C BR
   [Anonymous], 2007, IEEE Conference on Computer Vision and Pattern Recognition
   Audirac H., 2005, EXPO FORESTAL
   Bayer B. E., 1976, U.S. patent, Patent No. 3,971,065
   Birchfield S, 1998, IEEE T PATTERN ANAL, V20, P401, DOI 10.1109/34.677269
   Bobick AF, 1999, INT J COMPUT VISION, V33, P181, DOI 10.1023/A:1008150329890
   Brown MZ, 2003, IEEE T PATTERN ANAL, V25, P993, DOI 10.1109/TPAMI.2003.1217603
   Cabani I, 2006, 2006 IEEE INTELLIGENT VEHICLES SYMPOSIUM, P61
   Chambon S., 2005, THESIS
   Colodro-Conde C, 2014, J SYST ARCHITECT, V60, P22, DOI 10.1016/j.sysarc.2013.11.006
   El-Etriby Sherif, 2006, Machine Graphics & Vision, V15, P349
   Faugeras O, 1993, TECHNICAL REPORT
   Fusiello A, 1997, PROC CVPR IEEE, P858, DOI 10.1109/CVPR.1997.609428
   Fusiello A, 2000, INT J PATTERN RECOGN, V14, P1053, DOI 10.1142/S0218001400000696
   Grauer-Gray S., 2009, Proc. IEEE WACV, P1
   Halawana H., 2010, THESIS
   HIBBARD RH, 1995, Patent No. 5382976
   Hiebert-Treuer S. A. N. B., 2006, 2006 STEREO DATASETS
   Hirschmüller H, 2008, IEEE T PATTERN ANAL, V30, P328, DOI 10.1109/TPAMl.2007.1166
   Hosni A., 2010, International Symposium on 3D Data Processing, Visualization and Transmission, P1
   Hosni A, 2009, IEEE IMAGE PROC, P2093, DOI 10.1109/ICIP.2009.5414478
   KANADE T, 1994, IEEE T PATTERN ANAL, V16, P920, DOI 10.1109/34.310690
   Kang SB, 2001, PROC CVPR IEEE, P103
   Keysers D, 2003, PATTERN RECOGN LETT, V24, P445, DOI 10.1016/S0167-8655(02)00268-4
   Klaus A, 2006, INT C PATT RECOG, P15
   Koschan A, 1996, PROCEEDINGS OF THE IEEE SOUTHWEST SYMPOSIUM ON IMAGE ANALYSIS AND INTERPRETATION, P155, DOI 10.1109/IAI.1996.493745
   Lukac R, 2007, IMAGE PROCESS SER, P1
   Mei X, 2011, PROC CVPR IEEE, P1257
   Nalpantidis L, 2010, IMAGE VISION COMPUT, V28, P940, DOI 10.1016/j.imavis.2009.11.011
   OKUTOMI M, 1992, INT J COMPUT VISION, V7, P143, DOI 10.1007/BF00128133
   Olague G, 2006, ARTIF LIFE, V12, P593, DOI 10.1162/artl.2006.12.4.593
   Park MG, 2015, PROC CVPR IEEE, P101, DOI 10.1109/CVPR.2015.7298605
   Reiche O, 2015, J SYST ARCHITECT, V61, P646, DOI 10.1016/j.sysarc.2015.09.004
   Rhemann C, 2011, PROC CVPR IEEE, DOI 10.1109/CVPR.2011.5995372
   Sanders J., 2010, CUDA BY EXAMPLE AN I
   Scharstein D, 2002, INT J COMPUT VISION, V47, P7, DOI 10.1023/A:1014573219977
   Shi CB, 2015, IEEE T IMAGE PROCESS, V24, P1412, DOI 10.1109/TIP.2015.2393054
   Sinha SN, 2014, PROC CVPR IEEE, P1582, DOI 10.1109/CVPR.2014.205
   Soraghan J., 2012, TELECOM ELECTRON COM, V4, P223
   Szeliski R, 2008, IEEE T PATTERN ANAL, V30, P1068, DOI 10.1109/TPAMI.2007.70844
   Taniai T, 2014, PROC CVPR IEEE, P1613, DOI 10.1109/CVPR.2014.209
   Tombari F, 2007, LECT NOTES COMPUT SC, V4872, P427
   Veksler O, 2002, IEEE T PATTERN ANAL, V24, P1654, DOI 10.1109/TPAMI.2002.1114859
   Wang L, 2007, THIRD INTERNATIONAL SYMPOSIUM ON 3D DATA PROCESSING, VISUALIZATION, AND TRANSMISSION, PROCEEDINGS, P798
   Wang ZF, 2008, PROC CVPR IEEE, P887
   Yang QX, 2009, IEEE T PATTERN ANAL, V31, P492, DOI 10.1109/TPAMI.2008.99
   Yanqin Yang, 2007, 2007 Third International IEEE Conference on Signal-Image Technologies and Internet-Based System (SITIS), P689, DOI 10.1109/SITIS.2007.33
   Yoon KJ, 2006, IEEE T PATTERN ANAL, V28, P650, DOI 10.1109/TPAMI.2006.70
   Yu W, 2010, IEEE T CIRC SYST VID, V20, P1509, DOI 10.1109/TCSVT.2010.2077771
   Zhang C, 2015, IEEE I CONF COMP VIS, P2057, DOI 10.1109/ICCV.2015.238
   Zhang K, 2009, IEEE T CIRC SYST VID, V19, P1073, DOI 10.1109/TCSVT.2009.2020478
   Zhang YJ, 2015, IEEE T VLSI SYST, V23, P1170, DOI 10.1109/TVLSI.2014.2326797
NR 55
TC 2
Z9 2
U1 0
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2016
VL 65
BP 46
EP 58
DI 10.1016/j.sysarc.2016.03.002
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DM9RB
UT WOS:000376702300004
DA 2024-07-18
ER

PT J
AU Kim, M
   Lee, S
   Shin, J
   Won, Y
AF Kim, Myungsik
   Lee, Seongjin
   Shin, Jinchul
   Won, Youjip
TI LASER: Latency-Aware Segment Relocation for non-volatile memory
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Latency-Aware Segment Relocation; LASER; Nonvolatile Random Access
   Memory (NVRAM); Fast boot; Embedded linux
ID EMBEDDED SYSTEMS; STARTUP TIME
AB In this work, we develop Latency-Aware Segment Relocation (LASER) which relocates a subset of segments of binary image to NVRAM to reduce program launch latency. A significant amount of time is spent on loading the binary image to main memory and initializing it. We develop a new system startup mechanism, to reduce the boot time by using selectively relocating read-only sections in NVRAM. We develop a model to determine the set of segments to be loaded into NVRAM given the maximum launch latency constraint and the physical latency of NVRAM. We implement LASER scheme to commercially available embedded systems (S5PC100 and Zynq7020). LASER-enabled systems achieve 54% and 38% reduction in boot time in S5PC100 and Zynq7020 systems, respectively. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Kim, Myungsik; Lee, Seongjin; Won, Youjip] Hanyang Univ, Dept Comp Sci Engn, Seoul 133791, South Korea.
   [Shin, Jinchul] SK Planet Co Ltd, Songnam, Gyeonggi Do, South Korea.
C3 Hanyang University
RP Won, Y (corresponding author), Hanyang Univ, Dept Comp Sci Engn, 17 Haengdang Dong, Seoul 133791, South Korea.
RI Lee, Seongjin/AAI-2365-2020
OI Lee, Seongjin/0000-0003-0760-1880
FU IT R&D program MKE/KEIT (Embedded system Software for New-memory based
   Smart Device) [10041608]; ICT R&D program of MSIP/IITP (Software
   Platform for ICT Equipments) [12221-14-1005]
FX This work is sponsored by IT R&D program MKE/KEIT (No. 10041608,
   Embedded system Software for New-memory based Smart Device). This work
   was supported by the ICT R&D program of MSIP/IITP (No. 12221-14-1005,
   Software Platform for ICT Equipments).
CR [Anonymous], 2006, P LIN S
   [Anonymous], 2009, S5PC100 US MAN REV
   [Anonymous], 2011, HotOS
   Atkinson L.W., 2004, US Patent, Patent No. 6760850
   Badam A, 2013, COMPUTER, V46, P45, DOI 10.1109/MC.2013.189
   Baik K., 2010, P LIN S, P10
   Bird T.R., 2004, P OTT LIN S, V1, P79
   Brown A.L., 2008, Ottawa Linux Symposium, P39
   Chang CW, 2014, IEEE T COMPUT, V63, P847, DOI 10.1109/TC.2013.96
   Colitti L., 2006, 5 SYST ADM NETW ENG
   Condit J, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P133
   Corriero N., 2011, 2011 First International Conference on Data Compression, Communications and Processing, P130, DOI 10.1109/CCP.2011.34
   Dong JB, 2011, DES AUT CON, P972
   eLinux.org, 2014, BOOT TIME        MAR
   Gartner Inc, 2013, GARTN SAYS SMARTPH S
   Hallinan C., 2009, LINUX J, V188
   Ho C.-C., 2014, P 2014 C RES AD CONV, P332
   Hulbert Jared., 2008, Linux Symposium, P211
   Jo H, 2009, IEEE T CONSUM ELECTR, V55, P2242, DOI 10.1109/TCE.2009.5373794
   Jo H, 2009, IEEE T CONSUM ELECTR, V55, P721, DOI 10.1109/TCE.2009.5174445
   Joo Yongsoo., 2009, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, CODES+ISSS '09, P373
   Kim M., 2014, EPISTEME FIRSTVIEW, P1
   Lackorzynski A., 2003, MINICOM
   Landley R., 2005, RAMFS ROOTS INITRAMF
   Lee D, 2013, 2013 IEEE 15TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2013 IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (HPCC_EUC), P2014, DOI 10.1109/HPCC.and.EUC.2013.290
   Lee K., 2013, LZ4 Compression and Improving Boot Time
   Lee T, 2014, P IEEE RAP SYST PROT, P115, DOI 10.1109/RSP.2014.6966901
   Lin YD, 2013, J NETW COMPUT APPL, V36, P1208, DOI 10.1016/j.jnca.2013.02.024
   Liu H.R., USING GNU COMPILER B, V31
   Makarov A, 2012, MICROELECTRON RELIAB, V52, P628, DOI 10.1016/j.microrel.2011.10.020
   Marchand H, 1999, MATH PROGRAM, V85, P15, DOI 10.1007/s101070050044
   Moon SP, 2003, IEEE T CONSUM ELECTR, V49, P1402, DOI 10.1109/TCE.2003.1261247
   Perez T., 2012, THESIS PONTIFICA U C
   Pesch R.H., GNU BINARY UTILITIES
   Reneris Ken, 2001, US Patent, Patent No. [6,209,088, 6209088]
   Samsung Electronics, 2012, REFR RF4289HARS US M, P13
   Tyson J., 2000, HOW BIOS WORKS
   Venkataraman Shivaram, 2011, P 9 USENIX C FIL STO, P5
   Wang J, 2014, ACM T ARCHIT CODE OP, V11, DOI 10.1145/2579671
   Weinberg W., 2005, TIME SPACE OPTIMIZIN
   Xie YA, 2011, IEEE DES TEST COMPUT, V28, P44, DOI 10.1109/MDT.2011.20
   Yamakita K, 2011, I C DEPEND SYS NETWO, P169, DOI 10.1109/DSN.2011.5958216
   Youngdale Eric, 1995, Linux Journal, V12-s
   Yue JH, 2013, INT S HIGH PERF COMP, P282, DOI 10.1109/HPCA.2013.6522326
NR 44
TC 2
Z9 2
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2015
VL 61
IS 8
BP 361
EP 373
DI 10.1016/j.sysarc.2015.06.003
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CR5WI
UT WOS:000361414700003
DA 2024-07-18
ER

PT J
AU García-Valls, M
   Cucinotta, T
   Lu, CY
AF Garcia-Valls, Marisol
   Cucinotta, Tommaso
   Lu, Chenyang
TI Challenges in real-time virtualization and predictable cloud computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud computing; Soft real-time systems; Virtualization; Resource
   management; Quality of service; SLA
ID ALGORITHM
AB Cloud computing and virtualization technology have revolutionized general-purpose computing applications in the past decade. The cloud paradigm offers advantages through reduction of operation costs, server consolidation, flexible system configuration and elastic resource provisioning. However, despite the success of cloud computing for general-purpose computing, existing cloud computing and virtualization technology face tremendous challenges in supporting emerging soft real-time applications such as online video streaming, cloud-based gaming, and telecommunication management. These applications demand real-time performance in open, shared and virtualized computing environments. This paper identifies the technical challenges in supporting real-time applications in the cloud, surveys recent advancement in real-time virtualization and cloud computing technology, and offers research directions to enable cloud-based real-time applications in the future. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Garcia-Valls, Marisol] Univ Carlos III Madrid, Dept Telemat Engn, Distributed Real Time Syst Lab, Madrid 28911, Spain.
   [Cucinotta, Tommaso] Alcatel Lucent, Bell Labs, Dublin, Ireland.
   [Lu, Chenyang] Washington Univ, Dept Comp Sci & Engn, Cyberphys Syst Lab, St Louis, MO 63130 USA.
C3 Universidad Carlos III de Madrid; Alcatel-Lucent; Washington University
   (WUSTL)
RP García-Valls, M (corresponding author), Univ Carlos III Madrid, Dept Telemat Engn, Distributed Real Time Syst Lab, Av Univ 30, Madrid 28911, Spain.
EM mvalls@it.uc3m.es; tommaso.cucinotta@alcatel-lucent.com;
   lu@cse.wustl.edu
RI Garcia-Valls, Marisol/D-6064-2013
OI Garcia-Valls, Marisol/0000-0003-2383-5310; Cucinotta,
   Tommaso/0000-0002-0362-0657
FU Salvador de Madariaga Programme for International Research Stays -
   Spanish Ministry of Education [PRX12/00252]; Spanish National Project
   REM4VSS [TIN2011-28339]; US ONR award [N000141310800]; US NSF
   [CNS-1329861]
FX This research was supported, in part, by the Salvador de Madariaga
   Programme for International Research Stays funded by the Spanish
   Ministry of Education under contract PRX12/00252; by the Spanish
   National Project REM4VSS (TIN2011-28339); by the US ONR award
   N000141310800; and by US NSF grant CNS-1329861 (CPS).
CR Abeni L, 1998, REAL TIM SYST SYMP P, P4, DOI 10.1109/REAL.1998.739726
   Abeni L., 2011, P IEEE INT WORKSH RE
   Abeni L., 2013, P IEEE INT C COMM IC
   Abramson D., 2006, Intel Technol. J, V10, P3, DOI DOI 10.1535/ITJ.1003.02
   Advanced Micro Devices Inc., 2008, WHIT AMD V TM NEST P
   Aeronautical Radio Inc, 2010, AV APPL SOFTW STAND, P11
   An X., 2012, TECH J SPEC ISSUE CO, V17
   Andrews M, 2004, J ALGORITHMS, V52, P57, DOI 10.1016/j.jalgor.2004.03.004
   Andrews M., 2008, P IEEE 27 C COMP COM, P116
   [Anonymous], 2012, IBM SYSTEM TECHNOLOG
   [Anonymous], 2011, INTEL LAN ACCESS DIV, P2011
   Barham P., 2003, Operating Systems Review, V37, P164, DOI 10.1145/1165389.945462
   Bazargan F., 2012, INT J INF SECUR RES, V2
   Beloglazov A, 2012, FUTURE GENER COMP SY, V28, P755, DOI 10.1016/j.future.2011.04.017
   BLAKE S., 1998, RFC2475
   Bosch P, 2009, BELL LABS TECH J, V13, P227, DOI 10.1002/bltj.20346
   Chang F., 2012, P 5 IEEE INT C CLOUD
   Checconi F., 2009, P 4 WORKSH VIRT HIGH
   Checconi F., 2009, P 5 INT WORKSH OP SY
   Chinni Shefali, 2007, INT WHIT VIRT MACH D
   Chiosi M., 2012, SDN OPENFL WORLD C
   Chiosi Margaret., 2012, NETWORK FUNCTIONS VI, DOI 10.1.1.402.8583
   Claypool M, 2006, COMMUN ACM, V49, P40, DOI 10.1145/1167838.1167860
   Crespo A., 2010, P 8 EUR DEP COMP C E
   Cucinotta T., 2014, P 4 INT C CLOUD COMP
   Cucinotta T., 2010, IEEE TRANS IND INF, V6
   Cucinotta T., 2008, P 29 REAL TIM SYST S
   Cucinotta T., 2011, P INT WORKSH EC CLOU
   Cucinotta T., 2009, P 2 IEEE INT WORKSH
   Cucinotta T, 2012, SERV ORIENTED COMPUT, V6, P151, DOI 10.1007/s11761-011-0089-4
   David Ott, 2009, UNDERSTANDINV VT D I
   Deng Z., 1998, IEEE REAL TIME SYSTE
   Domschitz P., 2012, P EUR 2012
   Dunlap G., 2009, SCHEDULER DEV UPDATE
   Garcia Valls M., 2013, P 2 INT WORKSH REAL, P13
   Valls MG, 2013, IEEE T IND INFORM, V9, P228, DOI 10.1109/TII.2012.2198662
   Valls MG, 2012, FUTURE GENER COMP SY, V28, P902, DOI 10.1016/j.future.2011.10.005
   Garcia-Valls M., 2003, LECT NOTES COMPUTER, V2596
   García-Valls M, 2014, FUTURE GENER COMP SY, V37, P191, DOI 10.1016/j.future.2013.10.019
   Govidan S., 2007, VEE
   Gu Z., 2012, J. Softw. Eng. Appl, V5, P277, DOI [10.4236/jsea.2012.54033, DOI 10.4236/JSEA.2012.54033]
   Gupta A., 2011, EVALUATION HPC APPL
   Gupta D., 2006, P ACM IFIP US INT C
   Hillenbrand M., 2012, 2 INT WORKSH CLOUD C
   Huang Chun-Ying, 2013, P 4 ACM MULT SYST C, P36, DOI DOI 10.1145/2483977.2483981
   Huang Wei., 2006, Proceedings of the 20th annual international conference on Supercomputing, ICS '06, P125, DOI DOI 10.1145/1183401.1183421
   IBM Corporation, 2006, IBM SYST VIRT V2 REL
   InfiniBand Trade Association, 2007, INF ARCH SPEC, V1
   Intel Corp, HARDW ASS VIRT TECHN
   Konstanteli K., 2012, 2012 IEEE 5th International Conference on Cloud Computing (CLOUD), P41, DOI 10.1109/CLOUD.2012.63
   Konstanteli K., 2010, COMPUT APPL, P243
   Konstanteli K., 2014, IEEE T CLOUD COMPUTI
   Kopetz H, 2003, P IEEE, V91, P112, DOI 10.1109/JPROC.2002.805821
   Kousiouris G., 2011, J SYST SOFTW
   Kyriazis D., 2010, P ANN INT C REAL TIM
   Lee J., 2012, IEEE REAL TIM EMB TE
   Lee M., 2010, VEE10
   Lin B., 2005, P ACM IEEE SUP
   Liu F., 2011, NIST special publication, V500-292, DOI DOI 10.6028/NIST.SP.500-292
   Liu J., 2006, P US C
   Madhavapeddy A., 2013, P ASPLOS13
   Masmano M., 2010, P 11 REAL TIM LIN WO
   Mauch V, 2013, FUTURE GENER COMP SY, V29, P1408, DOI 10.1016/j.future.2012.03.011
   Meierjohann M., 2001, UNIX CHANGE ROOT ENV
   Mell P., 2011, NIST SP800 145 NIST
   Mercer C. W., 1994, Proceedings of the International Conference on Multimedia Computing and Systems (Cat. No.94TH0631-2), P90, DOI 10.1109/MMCS.1994.292439
   Mergen M. F., 2006, Operating Systems Review, V40, P8, DOI 10.1145/1131322.1131328
   Mullender SJ, 2012, BELL LABS TECH J, V17, P25, DOI 10.1002/bltj.21542
   Nathuji R, 2010, EUROSYS'10: PROCEEDINGS OF THE EUROSYS 2010 CONFERENCE, P237
   Oberle K., 2013, P 10 INT C EC GRID C
   Oberle K., 2009, 13 INT C INT NEXT GE, P1, DOI DOI 10.1109/ICIN.2009.5357110
   Otero C., 2003, AMBIENT INTELLIGENCE
   Palopoli L, 2009, SOFTWARE PRACT EXPER, V39, P1, DOI 10.1002/spe.883
   Pianese F., 2010, IEEE IFIP NETWORK OP
   Regola N., 2010, 2 IEEE INT C CLOUD C
   Rosen E., 2001, RFC3031
   Sacha J., 2012, 2012 IEEE IFIP 42 IN, P1
   SCOPE Alliance, 2008, VIRT STAT ART VERS 1
   Serrano-Torres R., 2013, IEEE INT C IND INF I
   Sha L., 1986, RTSS
   Shea R., 2004, IEEE NETW, V27
   Smith J.E., 2005, IEEE COMPUT
   Sprunt B., 1990, THESIS
   STROSNIDER JK, 1995, IEEE T COMPUT, V44, P73, DOI 10.1109/12.368008
   Svard P., 2011, Proceedings of the 2011 IEEE 3rd International Conference on Cloud Computing Technology and Science (CloudCom 2011), P542, DOI 10.1109/CloudCom.2011.82
   Verissimo P., 2006, ACM SIGACT
   Voith T., 2009, ISONI WHITEPAPER V2
   Voith T., 2011, QUALITY SERVICE PROV
   Wroclawski J., 1997, The use of rsvp with ietf integrated services
   Wroclawski J., 1997, RFC2211
   Xi S., 2014, P ACM INT C EMB SOFT
   Xi S., 2013, P ACM IEEE INT S QUL
   Xi S., 2011, XEN ACM INT C EMB SO
   Xueli An, 2011, 36 ANN IEEE C LOC CO
   Yang HX, 2014, INT GEOSCI REMOTE SE, DOI 10.1109/IGARSS.2014.6947433
   Yoo S., 2011, P 2 AS PAC WORKSH SY
   Yun HC, 2012, EUROMICRO, P299, DOI 10.1109/ECRTS.2012.32
NR 97
TC 120
Z9 126
U1 0
U2 52
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2014
VL 60
IS 9
BP 726
EP 740
DI 10.1016/j.sysarc.2014.07.004
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AS7MD
UT WOS:000344439200002
OA Green Published
DA 2024-07-18
ER

PT J
AU Lam, KY
   Zhu, CJ
   Chang, YH
   Hsieh, JW
   Huang, PC
   Poon, CK
   Wang, JT
AF Lam, Kam-Yiu
   Zhu, Chun Jiang
   Chang, Yuan-Hao
   Hsieh, Jen-Wei
   Huang, Po-Chun
   Poon, Chung Keung
   Wang, Jiantao
TI Garbage collection of multi-version indexed data on flash memory
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Flash memory; Garbage collection; Multi-version index; Multi-version
   data; Flash-based embedded database
ID TRANSLATION LAYER; IMPLEMENTATION; DESIGN; TREE
AB Maintaining a multi-version index on flash memory could generate a lot of updates and invalid pages. It is important to have an efficient garbage collection mechanism to ensure the flash memory has sufficient number of free blocks for storing new data versions and their index structures. In this paper, we study the important performance issues in using the purging-range query to reclaim the blocks, which are storing old data versions and invalid index entries, to be free blocks. To reduce the cost for processing the purging-range query, we propose the physical block labeling (PBL) scheme to provide a better estimation on the purging version number to be used for purging old data versions. To further enhance the performance of the garbage collection process, and at the same time to maximize the deadspans of data versions and balance the wear levels of the blocks, we propose two schemes called, the sequential placement (SQ) and frequency-based placement (FBP), for placing new data versions into free pages. As illustrated in the performance studies, both SQ and FBP can effectively balance the wear levels of the blocks. The deadspans of data versions are longer under FBP than both SQ and RR, and the page reallocation cost is also lower under FBP especially when the size of flash memory allocated for the database is limited. The experimental results also illustrate that PBL can effectively minimize the number of invocations of the purging-range query to be one to reclaim the required number of blocks in each garbage collection. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Lam, Kam-Yiu; Zhu, Chun Jiang; Poon, Chung Keung; Wang, Jiantao] City Univ Hong Kong, Dept Comp Sci, Hong Kong, Hong Kong, Peoples R China.
   [Chang, Yuan-Hao; Huang, Po-Chun] Acad Sinica, Inst Informat Sci, Taipei, Taiwan.
   [Hsieh, Jen-Wei] NTUST, Dept Comp Sci & Informat Engn, Taipei, Taiwan.
C3 City University of Hong Kong; Academia Sinica - Taiwan; National Taiwan
   University of Science & Technology
RP Lam, KY (corresponding author), City Univ Hong Kong, Dept Comp Sci, Hong Kong, Hong Kong, Peoples R China.
EM cskylam@cityu.edu.hk; chunjizhu2@student.cityu.edu.hk;
   johnson@iis.sinica.edu.tw; jenwei@mail.ntust.edu;
   pchuang.19840320@gmail.com; csckpoon@cityu.edu.hk;
   jiantwang2@student.cityu.edu.hk
RI Hsieh, Jen-Wei/X-1989-2019; Chang, Yuan-Hao/ABA-6935-2020; Poon, Chung
   Keung/E-8663-2013; Lam, Kam Yiu/W-3711-2018
OI Chang, Yuan-Hao/0000-0002-1282-2111; Poon, Chung
   Keung/0000-0002-8508-5060; Zhu, Chunjiang/0000-0002-5227-3575; Lam,
   Kam-Yiu/0000-0003-0673-3566
CR Agrawal D., 2009, Proc. VLDB Endow, V2, P361, DOI 10.14778/1687627.1687669
   Ahn JS, 2013, IEEE T COMPUT, V62, P784, DOI 10.1109/TC.2012.20
   [Anonymous], 2011, Introduction to Embedded Systems-A Cyber-Physical Systems Approach
   Ban Amir, 1995, US Patent, Patent No. [5,404,485, 5404485]
   Becker B., 1996, VLDB Journal, V5, P264, DOI 10.1007/s007780050028
   Biveinis Laurynas., 2007, VLDB 07, P591
   Chang LP, 2007, APPLIED COMPUTING 2007, VOL 1 AND 2, P1126, DOI 10.1145/1244002.1244248
   Chiang ML, 1999, J SYST SOFTWARE, V48, P213, DOI 10.1016/S0164-1212(99)00059-X
   Cho H, 2009, DES AUT TEST EUROPE, P507
   Debnath B, 2010, PROC VLDB ENDOW, V3, P1414, DOI 10.14778/1920841.1921015
   Gal E, 2005, ACM COMPUT SURV, V37, P138, DOI 10.1145/1089733.1089735
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   Han LZ, 2006, LECT NOTES COMPUT SC, V4159, P103
   Kang Dongwon., 2007, EMSOFT, P144
   KAWAGUCHI A, 1995, PROCEEDINGS OF THE 1995 USENIX TECHNICAL CONFERENCE, P155
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Kwon O, 2011, J SYST SOFTWARE, V84, P1507, DOI 10.1016/j.jss.2011.02.042
   Lee EM, 2011, SIGMOD REC, V40, P5, DOI 10.1145/2094114.2094116
   Lee KY, 2009, J SYST SOFTWARE, V82, P1447, DOI 10.1016/j.jss.2009.03.008
   Lee S.-W., 2007, IEEE T EMBEDDED COMP, V6
   Li Huan., 2012, Proceedings of the 27th Annual ACM Symposium on Applied Computing, SAC '12, P1565
   Li-Pin Chang, 2006, ACM Transaction on Storage, V1, P381, DOI 10.1145/1111609.1111610
   Murugan Muthukumar., 2011, P 2011 IEEE 27 S MAS, P1
   Na Gap-Joo., 2009, Proceedings of the 18th ACM Conference on Information and Knowledge Management, CIKM '09, P1485
   Naranjo-Hernández D, 2012, IEEE T BIO-MED ENG, V59, P3177, DOI 10.1109/TBME.2012.2206384
   Nath S, 2008, PROC VLDB ENDOW, V1, P970, DOI 10.14778/1453856.1453961
   NORI AK, 2007, IEEE DATA ENG B, V30, P3
   Qin ZW, 2011, DES AUT CON, P17
   RAMAMRITHAM K, 1993, DISTRIB PARALLEL DAT, V1, P199, DOI 10.1007/BF01264051
   ROSENBLUM M, 1992, ACM T COMPUT SYST, V10, P26, DOI 10.1145/146941.146943
   Silva YN, 2009, VLDB J, V18, P719, DOI 10.1007/s00778-008-0120-3
   Wang J., 2014, IEEE T COMP IN PRESS
   Wu Chin-Hsien., 2006, Proceedings of the 2006 IEEE/ACM International Conference on Computer-Aided Design (ICCAD '06), P601
   Xu GX, 2012, IEEE T CONSUM ELECTR, V58, P1232, DOI 10.1109/TCE.2012.6414990
   YAFFS Specification, 2001, TECHNICAL REPORT
   Yin Shaoyi., 2009, Proceedings of the 12th Inter- national Conference on Extending Database Technology: Advances in Database Technology, EDBT '09, P588
   Zeinalipour-Yazti D, 2005, USENIX ASSOCIATION PROCEEDINGS OF THE 4TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P31
NR 37
TC 1
Z9 2
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2014
VL 60
IS 8
BP 630
EP 643
DI 10.1016/j.sysarc.2014.06.004
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AR5LT
UT WOS:000343626900002
DA 2024-07-18
ER

PT J
AU Long, SQ
   Zhao, YL
   Chen, W
AF Long, Sai-Qin
   Zhao, Yue-Long
   Chen, Wei
TI MORM: A Multi-objective Optimized Replication Management strategy for
   cloud storage cluster
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Replication management; Cloud storage; Multi-objective optimization;
   Artificial immune algorithm
ID COMPUTING ENVIRONMENTS; PERFORMANCE; ACCESS
AB Effective data management is an important issue for a large-scale distributed environment such as data cloud. This can be achieved by using file replication, which efficiently reduces file service time and access latency, increases file availability and improves system load balancing. However, replication entails various costs such as storage and energy consumption for holding replicas. This article proposes a multi-objective offline optimization approach for replica management, in which we view the various factors influencing replication decisions such as mean file unavailability, mean service time, load variance, energy consumption and mean access latency as five objectives. It makes decisions of replication factor and replication layout with an improved artificial immune algorithm that evolves a set of solution candidates through clone, mutation and selection processes. The proposed algorithm named Multi-objective Optimized Replication Management (MORM) seeks the near optimal solutions by balancing the trade-offs among the five optimization objectives. The article reports a series of experiments that show the effectiveness of the MORM. Experimental results conclusively demonstrate that our MORM is energy effective and outperforms default replication management of HDFS (Hadoop Distributed File System) and MOE (Multi-objective Evolutionary) algorithm in terms of performance and load balancing for large-scale cloud storage cluster. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Long, Sai-Qin; Zhao, Yue-Long; Chen, Wei] S China Univ Technol, Sch Engn & Comp Sci, Guangzhou 510006, Guangdong, Peoples R China.
C3 South China University of Technology
RP Zhao, YL (corresponding author), S China Univ Technol, Sch Engn & Comp Sci, Guangzhou 510006, Guangdong, Peoples R China.
EM longsaiqin@163.com; zhaolab@126.com; chw521@163.com
FU National Natural Science Foundation of China [60573145]; Ph.D. Programs
   Foundation of Ministry of Education of China [200805610019]; Science and
   Technology of Guangzhou City in China [2010Y0-C681]
FX The research is supported in part by the National Natural Science
   Foundation of China under Grant No. 60573145, the Ph.D. Programs
   Foundation of Ministry of Education of China under Grant No.
   200805610019 and the Science and Technology of Guangzhou City in China
   under Grant No. 2010Y0-C681.
CR Aazami A., 2004, P INT WORKSH MULT IN
   [Anonymous], 2008, S3 SIMPL STOR SERV
   Bonvin N., 2009, ACDC 09
   Calheiros RN, 2011, SOFTWARE PRACT EXPER, V41, P23, DOI 10.1002/spe.995
   Chang RS, 2008, J SUPERCOMPUT, V45, P277, DOI 10.1007/s11227-008-0172-6
   Choi SC, 2012, J SUPERCOMPUT, V59, P1289, DOI 10.1007/s11227-010-0536-6
   Dabrowski C, 2009, CONCURR COMP-PRACT E, V21, P927, DOI 10.1002/cpe.1410
   Dhruba B., 2010, HDFS ARCHITECTURE GU
   Dogan A, 2009, FUTURE GENER COMP SY, V25, P829, DOI 10.1016/j.future.2009.02.002
   Ghemawat S., 2003, Operating Systems Review, V37, P29, DOI 10.1145/1165389.945450
   Hassan OA, 2009, L N INST COMP SCI SO, V10, P512
   Intanagonwiwat C., 2000, MobiCom 2000. Proceedings of the Sixth Annual International Conference on Mobile Computing and Networking, P56, DOI 10.1145/345910.345920
   Jin S., 2005, P ACM INT C MOD AN S
   Kusic D, 2009, CLUSTER COMPUT, V12, P1, DOI 10.1007/s10586-008-0070-y
   KWAN TT, 1995, COMPUTER, V28, P68, DOI 10.1109/2.471181
   Lamehamedi H., 2003, P 12 HET COMP WORKSH
   Lee LW, 2000, IEEE T COMPUT, V49, P127, DOI 10.1109/12.833109
   Lei M, 2008, FUTURE GENER COMP SY, V24, P85, DOI 10.1016/j.future.2007.04.009
   Long SQ, 2012, 2012 INTERNATIONAL CONFERENCE ON CONTROL ENGINEERING AND COMMUNICATION TECHNOLOGY (ICCECT 2012), P597, DOI 10.1109/ICCECT.2012.160
   Luo Yinsheng, 2003, Journal of Xi'an Jiaotong University, V37, P840
   Moran M.J., 1995, FUNDAMENTALS ENG THE
   Nukarapu DT, 2011, IEEE T PARALL DISTR, V22, P1299, DOI 10.1109/TPDS.2010.207
   Phan D.H., 2012, GECCO 12 JUL 7 11 PH
   Qingsong Wei, 2010, Proceedings of the 2010 IEEE International Conference on Cluster Computing (CLUSTER 2010), P188, DOI 10.1109/CLUSTER.2010.24
   Qiu LL, 2001, IEEE INFOCOM SER, P1587, DOI 10.1109/INFCOM.2001.916655
   Rahman RM, 2006, SIXTH IEEE INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, P434
   RANGANATHAN K, 2001, P 2 INT WORKSH GRID
   Shang Rong-Hua, 2007, Journal of Software, V18, P2700, DOI 10.1360/josl82700
   Shvachko K., 2010, SYMPOSIUM, P1, DOI DOI 10.1109/MSST.2010.5496972
   Tang B, 2008, IEEE T MOBILE COMPUT, V7, P289, DOI 10.1109/TMC.2007.70770
   Tu MH, 2007, HASE 2007: 10TH IEEE HIGH ASSURANCE SYSTEMS ENGINEERING SYMPOSIUM, PROCEEDINGS, P423, DOI 10.1109/HASE.2007.40
   Wenhao Li, 2011, Proceedings of the 2011 IEEE 9th International Conference on Dependable, Autonomic and Secure Computing (DASC 2011), P496, DOI 10.1109/DASC.2011.95
   Xie T., 2008, IEEE T COMPUT, V57
   Xie T., 2009, ACM T STORAGE, V5
NR 34
TC 86
Z9 92
U1 0
U2 36
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2014
VL 60
IS 2
BP 234
EP 244
DI 10.1016/j.sysarc.2013.11.012
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AB5WA
UT WOS:000331858200008
DA 2024-07-18
ER

PT J
AU Caballero-Gil, P
   Caballero-Gil, C
   Molina-Gil, J
AF Caballero-Gil, Pino
   Caballero-Gil, Candido
   Molina-Gil, Jezabel
TI How to build vehicular ad-hoc networks on smartphones
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Vehicular ad-hoc network; Mobile application; Self-organization; Traffic
   congestion; Parking space
ID CHANGING PSEUDONYMS; PRIVACY
AB Vehicular ad-hoc networks have been defined in the literature as communications networks that allow disseminating information among vehicles to help to reduce traffic accidents and congestions. The practical deployment of such networks has been delayed mainly due to economic and technical issues. This paper describes a new software application to detect traffic incidents and exchange information about them, using only smartphones, without any central authority or additional equipment. Both road safety and communication security have been taken into account in the application design. On the one hand, the interface has been designed to avoid distractions while driving because it operates automatically and independently of the driver, through voice prompts. On the other hand, communication security, which is essential in critical wireless networks, is provided through the protection of attributes such as authenticity, privacy, integrity and non-repudiation. All this is achieved without increasing the price of vehicles and without requiring the integration of new devices neither in vehicles nor on roads. The only prerequisite is to have a smartphone equipped with Wi-Fi connectivity and GPS location in each vehicle. The proposed application has been successfully validated both in large-scale NS-2 simulations and in small-scale real tests to detect traffic congestions and empty parking spaces. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Caballero-Gil, Pino; Caballero-Gil, Candido; Molina-Gil, Jezabel] Univ La Laguna, Dept Stat Operat Res & Computing, E-38207 San Cristobal la Laguna, Spain.
C3 Universidad de la Laguna
RP Caballero-Gil, P (corresponding author), Univ La Laguna, Dept Stat Operat Res & Computing, E-38207 San Cristobal la Laguna, Spain.
EM pcaballe@ull.es; ccabgil@ull.es; jmmolina@ull.es
RI Caballero-Gil, Cándido/KFQ-5982-2024; Caballero-Gil,
   Candido/F-1540-2014; Molina Gil, Jezabel/F-1546-2014; Caballero-Gil,
   Pino/K-7251-2012
OI Caballero-Gil, Candido/0000-0002-6910-6538; Molina Gil,
   Jezabel/0000-0001-7702-9264; Caballero-Gil, Pino/0000-0002-0859-5876
FU Spanish MINECO; European FEDER Fund [TIN2011-25452,
   IPT-2012-0585-370000]; FPI scholarship [BES-2009-016774]
FX Research supported by the Spanish MINECO and the European FEDER Fund
   under Projects TIN2011-25452 and IPT-2012-0585-370000, and the FPI
   scholarship BES-2009-016774.
CR [Anonymous], 2006, P 3 INT WORKSH VEH A, DOI DOI 10.1145/1161064.1161070
   [Anonymous], 1609 IEEE
   Buttyán L, 2007, LECT NOTES COMPUT SC, V4572, P129, DOI 10.1007/978-3-540-73275-4_10
   Caballero-Gil C., 2011, WIPO Patent Application, Patent No. [PCT/ES2011/000220, 2011000220]
   Capkun S, 2003, IEEE T MOBILE COMPUT, V2, P52, DOI 10.1109/TMC.2003.1195151
   Dornbush S, 2007, IEEE VTS VEH TECHNOL, P11, DOI 10.1109/VETECS.2007.15
   Gerlach M, 2007, IEEE VTS VEH TECHNOL, P2521, DOI 10.1109/VETECS.2007.519
   Jiang D, 2008, IEEE VTS VEH TECHNOL, P2036, DOI 10.1109/VETECS.2008.458
   Lu RX, 2012, IEEE T VEH TECHNOL, V61, P86, DOI 10.1109/TVT.2011.2162864
   Mathur S., 2010, P 8 INT C MOBILE SYS, P123, DOI DOI 10.1145/1814433.1814448
   Panayappan R, 2007, VANET'07: PROCEEDINGS OF THE FOURTH ACM INTERNATIONAL WORKSHOP ON VEHICULAR AD HOC NETWORKS, P75
   Papadopouli M, 2000, GLOB TELECOMM CONF, P1707, DOI 10.1109/GLOCOM.2000.891928
   Raya M, 2007, J COMPUT SECUR, V15, P39, DOI 10.3233/JCS-2007-15103
   Sohrabi K, 2000, IEEE PERS COMMUN, V7, P16, DOI 10.1109/98.878532
   Wischhof L., 2007, THESIS HAMBURG HARBU
   Zeadally S, 2012, TELECOMMUN SYST, V50, P217, DOI 10.1007/s11235-010-9400-5
NR 16
TC 13
Z9 15
U1 0
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 996
EP 1004
DI 10.1016/j.sysarc.2013.08.015
PN B
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295AY
UT WOS:000330090200010
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Maker, F
   Amirtharajah, R
   Akella, V
AF Maker, Frank
   Amirtharajah, Rajeevan
   Akella, Venkatesh
TI MELOADES: Methodology for long-term online adaptation of embedded
   software for heterogeneous devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Heterogeneity; Embedded software; Online adaptation; Configuration space
   exploration; Power modeling; Design of Experiments
ID POWER MANAGEMENT; ENERGY
AB In this work MELOADES [mel-uh-dees] is presented: a methodology for long-term online adaptation of embedded software that addresses the challenge of redeploying software and executing it within resource constraints. Instead of using fixed analytical models of resource consumption developed offline or tuning model parameters, MELOADES automatically reconfigures hardware online without any analytical model. MELOADES leverages long-term deployment by first selecting a set of hardware configurations that can potentially execute software tasks while satisfying a range of resource constraints and then storing these in a memoization table. The table is initialized using a Design of Experiments (DoE) survey to generate these speculative configurations. During deployment, for each new task assigned to the software, either a memoized configuration is found or a limited search for a new configuration that satisfies the task constraints is performed. Search results are added to the memoization table to reduce the time and energy required for future searches and eventually MELOADES converges to a simple table look-up. The effectiveness of this technique was demonstrated with an image capture and wireless transmission representative long-term application deployed on a Nokia N80 smartphone. Using a genetic search algorithm for energy efficiency/constrained image tasks, MELOADES satisfied 94% of all task constraints, evaluated only 1.6% of the configuration space, and used 98.5% less energy than an exhaustive search. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Maker, Frank; Amirtharajah, Rajeevan; Akella, Venkatesh] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA.
C3 University of California System; University of California Davis
RP Maker, F (corresponding author), Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA.
EM flmaker@ucdavis.edu; amirtharajah@ucdavis.edu; akella@ucdavis.edu
OI Amirtharajah, Rajeevan/0000-0003-4727-9363
FU Nokia Research and Development, Palo Alto, CA; Google, Mountain View, CA
FX This work was partially funded by Nokia Research and Development, Palo
   Alto, CA and Google, Mountain View, CA. From Nokia in particular we
   would like to thank John Shen and Peter Boda for their support. We also
   thank Ville Tuulos for sending us an advance copy of his co-authored
   book [35] which helped tremendously with the software development for
   this project using Python for the S60 platform.
CR [Anonymous], P 6 C COMP SYST EURO
   [Anonymous], 2011, MOBISYS, DOI DOI 10.1145/1999995.2000027
   [Anonymous], ACM T EMBEDDED COMPU
   [Anonymous], P C DES AUT TEST EUR
   [Anonymous], ACM SIGARCH COMPUTER
   [Anonymous], THESIS U CALIFORNIA
   [Anonymous], MOBILE PYTHON RAPID
   [Anonymous], P 2006 INT S LOW POW
   [Anonymous], P 21 ACM SIGOPS S OP
   [Anonymous], AUT TEST EUR C EXH A
   Balani R., 2006, P 6 ACM IEEE INT C E, P112
   Bartolini Andrea., 2009, P 7 ACM INT C EMBEDD, P21
   Benini L, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P173, DOI 10.1109/LPE.1998.708184
   Chen JJ, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P28, DOI 10.1109/RTCSA.2007.37
   Cho J, 2009, IEEE T COMPUT, V58, P878, DOI 10.1109/TC.2009.27
   Cho YJ, 2006, DES AUT CON, P568, DOI 10.1109/DAC.2006.229292
   Gay D, 2003, ACM SIGPLAN NOTICES, V38, P1, DOI 10.1145/780822.781133
   Grossschädi J, 2007, DES AUT TEST EUROPE, P1110
   Han CC, 2005, PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES (MOBISYS 2005), P163, DOI 10.1145/1067170.1067188
   Hughes CJ, 2004, CONF PROC INT SYMP C, P138
   Irani Sandy, 2003, ACM Trans. Embed. Comput. Syst., V2, P325, DOI [DOI 10.1145/860176.860180, 10.1145/860176.860180]
   Jung W, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P353
   Lee S, 2000, DES AUT CON, P806
   Lipasti MH, 1996, ACM SIGPLAN NOTICES, V31, P138, DOI 10.1145/248209.237173
   Montgomery DC., 2001, Design and Analysis of Experiments
   Ramanathan D., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P606, DOI 10.1109/DATE.2000.840847
   Roy A, 2011, EUROSYS 11: PROCEEDINGS OF THE EUROSYS 2011 CONFERENCE, P139
   Tiwari V, 1996, J VLSI SIG PROCESS S, V13, P223, DOI 10.1007/BF01130407
   Urunuela R., 2006, Proceedings of the 6th ACM IEEE International conference on Embedded software - EMSOFT '06, P223
   Wang YZ, 2011, DES AUT CON, P41
   Yuan WH, 2006, IEEE T MOBILE COMPUT, V5, P799, DOI 10.1109/TMC.2006.98
   Zeng H, 2002, ACM SIGPLAN NOTICES, V37, P123, DOI 10.1145/605432.605411
   Zhang L, 2010, PROCEEDINGS OF 2010 INTERNATIONAL CONFERENCE ON PUBLIC ADMINISTRATION (6TH), VOL II, P105, DOI 10.1145/1878961.1878982
   Zhang YM, 2002, DES AUT CON, P183, DOI 10.1109/DAC.2002.1012617
NR 34
TC 1
Z9 1
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2013
VL 59
IS 8
SI SI
BP 643
EP 655
DI 10.1016/j.sysarc.2013.05.019
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 212PK
UT WOS:000323995100007
DA 2024-07-18
ER

PT J
AU Cao, S
   Li, ZL
   Wang, F
   Jiang, GY
   Chen, ZX
   Wei, SJ
AF Cao, Shan
   Li, Zhaolin
   Wang, Fang
   Jiang, Guoyue
   Chen, Zhixiang
   Wei, Shaojun
TI Energy-efficient stream task scheduling scheme for embedded multimedia
   applications on multi-issued stream architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded multimedia applications; Multi-issued stream architecture;
   Dynamic voltage frequency scaling; Energy-efficient schedule; H.264
   encoding
ID PROCESSOR
AB With the increasing requirement of computation and data amount in embedded multimedia applications, stream architectures are exploited to accelerate the multimedia processing. The increasing arithmetic units on stream architectures make energy consumption a critical metric. In this paper, an energy-efficient stream task scheduling scheme is proposed for embedded multimedia applications on a multi-issued stream architecture. The proposed scheduling scheme takes four steps for task mapping, V/F scaling and record reordering. The target stream application is first mapped to the processor in pipeline to reduce task dependency. Then the supply voltage and frequency of tasks are scaled down for energy reduction by DVFS without violating real-time constraints. The computation intensities of tasks are taken into consideration as the priority for more efficient energy reduction. Besides, when records are dependent, more parallelism is exploited and records are reordered to improve the processing performance. The proposed scheme is evaluated with a set of benchmarks and 14% energy reduction is achieved compared with the GeneS algorithm. (c) 2013 Elsevier B.V. All rights reserved.
C1 [Cao, Shan; Jiang, Guoyue; Chen, Zhixiang; Wei, Shaojun] Tsinghua Univ, Inst Microelect, Tsinghua Natl Lab Informat Sci & Technol, Beijing 100084, Peoples R China.
   [Li, Zhaolin; Wang, Fang] Tsinghua Univ, Res Inst Informat Technol, Tsinghua Natl Lab Informat Sci & Technol, Beijing 100084, Peoples R China.
C3 Tsinghua University; Tsinghua University
RP Cao, S (corresponding author), Tsinghua Univ, Inst Microelect, Tsinghua Natl Lab Informat Sci & Technol, Beijing 100084, Peoples R China.
EM caos09@mails.tsinghua.edu.cn; lzl73@mail.tsinghua.edu.cn;
   fwang@mail.tsinghua.edu.cn; jgy10@mails.tsinghua.edu.cn;
   chen-zx10@mails.tinghua.edu.cn; wsj@tsinghua.edu.cn
RI Cao, Shan/JOZ-2892-2023
OI Chen, Zhixiang/0000-0002-5636-6082
FU Tsinghua University Initiative Scientific Research Program; National Key
   Science and Technology Projects
FX This paper is supported by Tsinghua University Initiative Scientific
   Research Program and the National Key Science and Technology Projects.
CR Ahn J.H., 2007, P INT C SUPERCOMPUTI, P126, DOI DOI 10.1145/1274971.1274991
   [Anonymous], THESIS STANFORD U
   Benini L, 2000, IEEE T VLSI SYST, V8, P299, DOI 10.1109/92.845896
   Buck I, 2004, ACM T GRAPHIC, V23, P777, DOI 10.1145/1015706.1015800
   Chen Y.-S., 13 IEEE REAL TIM EMB, P81
   Dally WilliamJ., 2003, Proceedings of the 2003 ACM/IEEE conference on Supercomputing, SC '03, P35, DOI 10.1145/1048935.1050187
   Das A., 2006, PACT 06, P33, DOI DOI 10.1145/1152154.1152164
   Gu ZH, 2007, DES AUT CON, P294, DOI 10.1109/DAC.2007.375175
   Huang TC, 2012, IEEE J SOLID-ST CIRC, V47, P852, DOI 10.1109/JSSC.2012.2185577
   Issenin I., 2006, CODES ISSS 06, P294
   Kahle JA, 2005, IBM J RES DEV, V49, P589, DOI 10.1147/rd.494.0589
   Kapasi UJ, 2002, PR IEEE COMP DESIGN, P282, DOI 10.1109/ICCD.2002.1106783
   Khailany BK, 2008, IEEE J SOLID-ST CIRC, V43, P202, DOI 10.1109/JSSC.2007.909331
   Kim W, 2008, INT S HIGH PERF COMP, P115
   Kostreva MM, 2000, APPL MATH COMPUT, V116, P231, DOI 10.1016/S0096-3003(99)00176-9
   Liu H, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P92, DOI 10.1109/ECRTS.2008.18
   Mattson P, 2000, ACM SIGPLAN NOTICES, V35, P82, DOI 10.1145/384264.379005
   Nickolls J, 2010, IEEE MICRO, V30, P56, DOI 10.1109/MM.2010.41
   Rixner S., 2002, STREAM PROCESSOR ARC
   Sanders J, 2010, CUDA EXAMPLE INTRO G
   Semeraro G, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P29
   Taylor MB, 2004, CONF PROC INT SYMP C, P2
   Thies William., 2002, Compiler Construction, P49
   Tian WY, 2012, J SYST SOFTWARE, V85, P1673, DOI 10.1016/j.jss.2012.02.016
   Tiwari V., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P437, DOI 10.1109/92.335012
   Varatkar G, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P510
   Wang Y., 16 IEEE REAL TIM EMB, P195
   Wang Y, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/1929943.1929946
   Wiggers M., IEEE REAL TIM EMB TE, P183
   Xu RB, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P25, DOI 10.1109/RTSS.2007.49
   Yang XJ, 2007, CONF PROC INT SYMP C, P210, DOI 10.1145/1273440.1250689
   Yang XJ, 2012, ACM T ARCHIT CODE OP, V9, DOI 10.1145/2133382.2133387
   Yang XJ, 2009, ACM SIGPLAN NOTICES, V44, P111, DOI 10.1145/1594835.1504195
   Yang XJ, 2009, J SUPERCOMPUT, V47, P171, DOI 10.1007/s11227-008-0186-0
NR 34
TC 1
Z9 1
U1 0
U2 14
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR-MAY
PY 2013
VL 59
IS 4-5
SI SI
BP 187
EP 201
DI 10.1016/j.sysarc.2013.03.014
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 162VK
UT WOS:000320293900001
DA 2024-07-18
ER

PT J
AU Qiu, MK
   Ming, Z
   Li, JY
   Liu, JN
   Quan, G
   Zhu, YX
AF Qiu, Meikang
   Ming, Zhong
   Li, Jiayin
   Liu, Jianning
   Quan, Gang
   Zhu, Yongxin
TI Informer homed routing fault tolerance mechanism for wireless sensor
   networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Fault tolerance; WSN; Routing algorithm; Energy saving; Robustness
ID MINIMIZATION
AB Sensors in a wireless sensor network (WSN) are prone to failure, due to the energy depletion, hardware failures, etc. Fault tolerance is one of the critical issues in WSNs. The existing fault tolerance mechanisms either consume significant extra energy to detect and recover from the failures or need to use additional hardware and software resource. In this paper, we propose a novel energy-aware fault tolerance mechanism for WSN, called Informer Homed Routing (IHR). In our IHR, non cluster head (NCH) nodes select a limited number of targets in the data transmission. Therefore it consumes less energy. Our experimental results show that our proposed protocol can significantly reduce energy consumption, compared to two existing protocols: Low-Energy Adaptive Clustering Hierarchy (LEACH) and Dual Homed Routing (DHR). (c) 2013 Elsevier B.V. All rights reserved.
C1 [Qiu, Meikang; Li, Jiayin; Liu, Jianning] Univ Kentucky, Dept Elect & Comp Engn, Lexington, KY 40506 USA.
   [Ming, Zhong] Shenzhen Univ, Coll Comp Sci & Software, Shenzhen 518060, Guangdong, Peoples R China.
   [Quan, Gang] Florida Int Univ, Dept Elect & Comp Engn, Miami, FL 33174 USA.
   [Zhu, Yongxin] Shanghai Jiao Tong Univ, Sch Microelect, Shanghai 200240, Peoples R China.
C3 University of Kentucky; Shenzhen University; State University System of
   Florida; Florida International University; Shanghai Jiao Tong University
RP Ming, Z (corresponding author), Shenzhen Univ, Coll Comp Sci & Software, Shenzhen 518060, Guangdong, Peoples R China.
EM mqiu@engr.uky.edu; mingz@szu.edu.cn; jli6@engr.uky.edu;
   jianning.liu@uky.edu; gang.quan@fiu.edu; zhuyongxin@sjtu.edu.cn
RI Quan, Gang/JVZ-6756-2024
OI Quan, Gang/0000-0002-1007-4850
FU NSF [CNS-1249223, GD:10351806001000000, CNS-0969013, CNS-0917021,
   CNS-1018108]; NSFC [61071061, 61170077]; Univ. of Kentucky Start Up
   Fund; SZ-HK Innovation Circle project [ZYB200907060012A]; S & T project
   of SZ [JC200903120046A]; S & T project of GD [2012B091100198]; National
   High-Tech. R & D Program of China (863 Program) [2009AA012201]; Shanghai
   International S & T Collaboration Program [09540701900]; Direct For
   Computer & Info Scie & Enginr [1249223] Funding Source: National Science
   Foundation; Division Of Computer and Network Systems [1249223] Funding
   Source: National Science Foundation; Division Of Computer and Network
   Systems; Direct For Computer & Info Scie & Enginr [0917021] Funding
   Source: National Science Foundation
FX This work was supported in part by the NSF CNS-1249223, NSFC 61071061,
   the Univ. of Kentucky Start Up Fund; NSFC 61170077, SZ-HK Innovation
   Circle project ZYB200907060012A, NSF GD:10351806001000000, S & T project
   of SZ JC200903120046A, S & T project of GD 2012B091100198; the NSF
   CNS-0969013, CNS-0917021, and CNS-1018108; The National High-Tech. R & D
   Program of China (863 Program 2009AA012201) and the Shanghai
   International S & T Collaboration Program (09540701900).
CR Akyildiz IF, 2002, IEEE COMMUN MAG, V40, P102, DOI 10.1109/MCOM.2002.1024422
   [Anonymous], J EMBEDDED COMPUTING
   [Anonymous], 2004, THESIS OHIO STATE U
   [Anonymous], 2009, IEEE INT C COMMUNICA
   Attia SB, 2007, FAULT TOLERANCE MECH
   Heinzelman WB, 2002, IEEE T WIREL COMMUN, V1, P660, DOI 10.1109/TWC.2002.804190
   Jain N, 2008, 2008 IEEE CONFERENCE ON TECHNOLOGIES FOR HOMELAND SECURITY, VOLS 1 AND 2, P474, DOI 10.1109/THS.2008.4534499
   Misra S, 2009, COMPUT COMMUN NETW S, P1, DOI 10.1007/978-1-84800-328-6
   Qiu MK, 2006, LECT NOTES COMPUT SC, V4096, P25
   Qiu MK, 2011, IEEE T SMART GRID, V2, P715, DOI 10.1109/TSG.2011.2160298
   Qiu MK, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1497561.1497568
   Ramanathan N, 2004, CONF LOCAL COMPUT NE, P554
   Ringwald Matthias., 2006, SNIF: Sensor network inspection framework
   Sikka P, 2006, IPSN 2006: The Fifth International Conference on Information Processing in Sensor Networks, P492
   Song H., 2008, IEEE INFOCOM, P2128
   Szewczyk Robert., 2004, SENSYS 04, P214, DOI DOI 10.1145/1031495.1031521
   Tolle Gilman., 2005, P 2 INT C EMBEDDED N, P51, DOI DOI 10.1145/1098918.1098925
   Werner G., 2006, ACM SENSYS 06 BOULD, P357
   Xu N., 2004, P ACM SENSYS, P13, DOI DOI 10.1145/1031495.1031498
   Yang Li, 2009, 2009 1st International Conference on Information Science and Engineering (ICISE 2009), P2610, DOI 10.1109/ICISE.2009.481
   Yu SC, 2007, I C DEPEND SYS NETWO, P235, DOI 10.1109/DSN.2007.79
   ZigBee Alliance, ZIGB SPEC
NR 22
TC 87
Z9 89
U1 1
U2 18
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR-MAY
PY 2013
VL 59
IS 4-5
SI SI
BP 260
EP 270
DI 10.1016/j.sysarc.2012.12.003
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 162VK
UT WOS:000320293900008
DA 2024-07-18
ER

PT J
AU Kang, YS
   Nah, JH
   Park, WC
   Yang, SB
AF Kang, Yoon-Sig
   Nah, Jae-Ho
   Park, Woo-Chan
   Yang, Sung-Bong
TI gkDtree: A group-based parallel update kd-tree for interactive ray
   tracing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Ray tracing; Kd-tree; Dynamic scene
ID CONSTRUCTION
AB This paper proposes a new group-based acceleration data structure called gkDtree for interactive ray tracing of dynamic scenes. The main idea of the gkDtree is to construct the acceleration structure with a multi-level hierarchy, and to integrate a parallelization approach to result in a faster update and a more efficient tree traversal. A gkDtree can be viewed as a set of kd-trees, each of which is a local acceleration structure corresponding to a group. For a gkDtree, a scene is divided into several groups based on a scene graph. The local acceleration structure of each group involving only dynamic primitives is rebuilt. To achieve higher parallelization, dependencies among groups in different levels are removed before rebuilding occurs in parallel. To enhance the scalability of parallelization, a simple and fast load-balancing scheme is introduced. Furthermore, we apply a variety of accurate SAH (surface area heuristic) algorithms into tree generation for both static and dynamic groups. The experimental results show that a gkDtree has a real-time update performance. It has an update performance that is up to 166 times faster than a kd-tree for our test scenes in a six-core hardware system environment. Furthermore, the results also show that tree traversal performance of a gkDtree is competitive with that of a kd-tree. (c) 2011 Elsevier B.V. All rights reserved.
C1 [Kang, Yoon-Sig; Nah, Jae-Ho; Yang, Sung-Bong] Yonsei Univ, Dept Comp Sci, Seoul 120749, South Korea.
   [Park, Woo-Chan] Sejong Univ, Dept Comp Engn, Seoul, South Korea.
C3 Yonsei University; Sejong University
RP Yang, SB (corresponding author), Yonsei Univ, Dept Comp Sci, Seoul 120749, South Korea.
EM yang@cs.yonsei.ac.kr
OI Nah, Jae-Ho/0000-0001-7805-5333
CR Amanatides John, 1987, P EUROGRAPHICS, P3
   Benthin C., 2006, THESIS
   Bikker J, 2007, RT07: IEEE/EG SYMPOSIUM ON INTERACTIVE RAY TRACING 2007, P1
   Choi B., 2010, P C HIGH PERF GRAPH
   Djeu P., 2007, 0752 U TEX AUST DEP
   Garanzha K, 2009, COMPUT GRAPH FORUM, V28, P1199, DOI 10.1111/j.1467-8659.2009.01497.x
   GOLDSMITH J, 1987, IEEE COMPUT GRAPH, V7, P14, DOI 10.1109/MCG.1987.276983
   Havran  V., 2000, THESIS
   Havran V, 2006, RT 06: IEEE SYMPOSIUM ON INTERACTIVE RAY TRACING 2006, PROCEEDINGS, P71
   Hou QM, 2011, IEEE T VIS COMPUT GR, V17, P466, DOI 10.1109/TVCG.2010.88
   Hunt W, 2007, RT07: IEEE/EG SYMPOSIUM ON INTERACTIVE RAY TRACING 2007, P47, DOI 10.1109/RT.2007.4342590
   Hunt W, 2006, RT 06: IEEE SYMPOSIUM ON INTERACTIVE RAY TRACING 2006, PROCEEDINGS, P81
   Ize T., 2007, P EUR S PAR GRAPH VI, P101
   Ize T, 2006, RT 06: IEEE SYMPOSIUM ON INTERACTIVE RAY TRACING 2006, PROCEEDINGS, P47
   Kalojanov J., 2009, Proceedings of the 1st ACM conference on High Performance Graphics - HPG '09 (New York, New York, USA, 2009), P23
   Kalojanov J, 2011, COMPUT GRAPH FORUM, V30, P307, DOI 10.1111/j.1467-8659.2011.01862.x
   Lauterbach C, 2009, COMPUT GRAPH FORUM, V28, P375, DOI 10.1111/j.1467-8659.2009.01377.x
   Lauterbach C, 2006, RT 06: IEEE SYMPOSIUM ON INTERACTIVE RAY TRACING 2006, PROCEEDINGS, P39
   Lext J, 2001, IEEE COMPUT GRAPH, V21, P22, DOI 10.1109/38.909012
   Lext J., 2001, EUR 2001 SHORT PRES, P311
   MacDonald J. D., 1990, Visual Computer, V6, P153, DOI 10.1007/BF01911006
   Moller T., 1997, J GRAPHICS TOOLS, V2, P21, DOI [DOI 10.1080/10867651.1997.10487468, 10.1080/10867651.1997.10487468]
   Pantaleoni J., 2010, P C HIGH PERF GRAPH
   Pharr M., 2010, PHYS BASED RENDERING
   Popov S, 2006, RT 06: IEEE SYMPOSIUM ON INTERACTIVE RAY TRACING 2006, PROCEEDINGS, P89
   Shevtsov M., 2007, P GRAPHICON 2007
   Shevtsov M, 2007, COMPUT GRAPH FORUM, V26, P395, DOI 10.1111/j.1467-8659.2007.01062.x
   Wald I, 2003, PVG 2003 PROCEEDINGS, P77, DOI 10.1109/PVGS.2003.1249045
   Wald I, 2001, SPRING EUROGRAP, P277
   Wald I, 2007, ACM T GRAPHIC, V26, DOI 10.1145/1186644.1186650
   Wald I, 2007, RT07: IEEE/EG SYMPOSIUM ON INTERACTIVE RAY TRACING 2007, P33, DOI 10.1109/RT.2007.4342588
   Wald I, 2006, RT 06: IEEE SYMPOSIUM ON INTERACTIVE RAY TRACING 2006, PROCEEDINGS, P61
   Wald I, 2009, COMPUT GRAPH FORUM, V28, P1691, DOI 10.1111/j.1467-8659.2008.01313.x
   Yoon S.-E., 2007, P EUR S REND 2007
   Zhou K, 2008, ACM T GRAPHIC, V27, DOI 10.1145/1409060.1409079
NR 35
TC 9
Z9 13
U1 0
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2013
VL 59
IS 3
BP 166
EP 175
DI 10.1016/j.sysarc.2011.06.003
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 143SW
UT WOS:000318889500006
DA 2024-07-18
ER

PT J
AU Kachris, C
   Nikiforos, G
   Papaefstathiou, V
   Kavadias, S
   Katevenis, M
AF Kachris, Christoforos
   Nikiforos, George
   Papaefstathiou, Vassilis
   Kavadias, Stamatis
   Katevenis, Manolis
TI NP-SARC: Scalable network processing in the SARC multi-core FPGA
   platform
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network processing; Cache/scratchpad memory; Network interface;
   Remote-DMA; Multi-core FPGAs
ID COMMUNICATION
AB A multicore FPGA platform with cache-integrated network interfaces (NIs) has been developed, appropriate for scalable multicores, that combine the best of two worlds - the flexibility of caches (using implicit communication) and the efficiency of scratchpad memories (using explicit communication). Furthermore, the proposed scheme provides virtualized user-level RDAM capabilities and special hardware primitives (counter, queues) for the communication and synchronization of the cores.
   This paper presents how the proposed architecture can be utilized in the domain of network processing applications using the hardware synchronization mechanisms. Two representatives network processing benchmarks are used; one for header processing and one for payload processing. The Multiple Reader Queue (MRQ) scheme is utilized in the case of header processing, while in the case of payload processing where transfer of bulk data is required, the user-level RDMA scheme is utilized. These applications are mapped and evaluated to an FPGA platform with up to 24 processors. The performance evaluation in the domain of network processing shows that the proposed scheme can offer low latency communication and increased programming efficiency while it also offloads the processor from the communication and synchronization processes. (c) 2012 Elsevier B.V. All rights reserved.
C1 [Kachris, Christoforos; Nikiforos, George; Papaefstathiou, Vassilis; Kavadias, Stamatis; Katevenis, Manolis] Fdn Res & Technol FORTH, Inst Comp Sci, Iraklion, Crete, Greece.
RP Kachris, C (corresponding author), Athens Informat Technol, Athens, Greece.
EM kachris@ait.edu.gr; nikifog@ics.forth.gr; papaef@ics.forth.gr;
   kavadias@ics.forth.gr; kateveni@ics.forth.gr
FU European Commission project FP6 IP SARC; European Commission project
   HiPEAC NoE
FX This work was supported by the European Commission in the context of the
   projects FP6 IP SARC and HiPEAC NoE.
CR [Anonymous], 2002, CHALL DES 40 GB NETW
   Bhoedjang RAF, 1998, COMPUTER, V31, P53, DOI 10.1109/2.730737
   Byrd G.T., 1991, P 20 INT C PAR PROC, P251
   Byrd GT, 1999, P IEEE, V87, P456, DOI 10.1109/5.747866
   Chao J, 2000, IEEE COMMUN MAG, V38, P78, DOI 10.1109/35.888261
   Comer D., 2003, NETWORK SYSTEMS DESI
   Crowley P., 2000, Conference Proceedings of the 2000 International Conference on Supercomputing, P54, DOI 10.1145/335231.335237
   Deng Pan, 2005, 2005 Symposium on Architectures for Networking and Communications Systems (ANCS), P41, DOI 10.1109/ANCS.2005.4675264
   HEINLEIN J, 1994, SIGPLAN NOTICES, V29, P38, DOI 10.1145/195470.195494
   Jin YJ, 2005, 2005 International Conference on Hardware/Software Codesign and System Synthesis, P273
   Kachris C., 2010, Proceedings 2010 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2010), P328, DOI 10.1109/ReConFig.2010.51
   Kachris C., 2010, CLUST COMP WORKSH PO, P1
   Kalokerinos G, 2009, 2009 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, P149, DOI 10.1109/ICSAMOS.2009.5289226
   Katevenis MGH, 2010, IEEE MICRO, V30, P30, DOI 10.1109/MM.2010.77
   Kavadias S, 2010, PROCEEDINGS OF THE 2010 COMPUTING FRONTIERS CONFERENCE (CF 2010), P217, DOI 10.1145/1787275.1787328
   Kubiatowicz John., 1993, 7 INT C SUPERCOMPUTI, P195
   Leverich J, 2007, CONF PROC INT SYMP C, P358, DOI 10.1145/1273440.1250707
   Mai K, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P161, DOI [10.1109/ISCA.2000.854387, 10.1145/342001.339673]
   McKeown N, 1999, IEEE ACM T NETWORK, V7, P188, DOI 10.1109/90.769767
   Morandi Olivier, 2008, 2008 International Conference on High Performance Switching and Routing, P213, DOI 10.1109/HSPR.2008.4734446
   Mukherjee SS, 1996, 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, P247, DOI 10.1145/232974.232999
   Ostler Chris, 2007, AUT TEST EUR C DATE, P1
   Sankaralingam K, 2006, INT SYMP MICROARCH, P480
   SARC, 2005, SCAL COMP ARCH
   THIELE L, 2002, 1 WORKSH NETW PROC 8, P30
   Wolf T., 2000, 2000 IEEE International Symposium on Performance Analysis of Systems and Software. ISPASS (Cat. No.00EX422), P154, DOI 10.1109/ISPASS.2000.842295
   Wolf T., 2001, P INT C ARCH COMP SY, P149
NR 27
TC 1
Z9 1
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2013
VL 59
IS 1
BP 39
EP 47
DI 10.1016/j.sysarc.2012.11.001
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 085OS
UT WOS:000314624700004
DA 2024-07-18
ER

PT J
AU Rosado, DG
   Fernández-Medina, E
   López, J
AF Rosado, David G.
   Fernandez-Medina, Eduardo
   Lopez, Javier
TI Security services architecture for Secure Mobile Grid Systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Security architecture; Security services; Mobile Grid Computing;
   Development process; V&V
AB Mobile Grid, is a full inheritor of the Grid with the additional feature that it supports mobile users and resources. Security is an important aspect in Grid based systems, and it is more complex to ensure this in a mobile platform owing to the limitations of resources in these devices. A Grid infrastructure that supports the participation of mobile nodes and incorporates security aspects will thus play a significant role in the development of Grid computing. The idea of developing software through systematic development processes to improve software quality is not new. However, many information systems such as those of Grid Computing are still not developed through methodologies which have been adapted to their most differentiating features. The lack of adequate development methods for this kind of systems in which security is taken into account has encouraged us to build a methodology to develop them, offering a detailed guide for their analysis, design and implementation. It is important to use software V&V techniques, according to IEEE Std. 1012 for Software Verification and Validation, to ensure that a software system meets the operational needs of the user. This ensures that the requirements for the system are correct, complete, and consistent, and that the life-cycle products correctly design and implement system requirements. This paper shows part of a development process that we are elaborating for the construction of information systems based on Grid Computing, which are highly dependent on mobile devices in which security plays a highly important role. In the design activity of the process, we design a security architecture which serves as a reference for any mobile Grid application that we wish to build since this security architecture defines a complete set of security services which will be instantiated depending on the requirements and features found in previous activities of the process. A V&V task is also defined in the design activity to validate and verify both the architecture built and the traceability of the artifacts generated in this activity. In this paper, we will present the service-oriented security architecture for Mobile Grid Systems which considers all possible security services that may be required for any mobile Grid application. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Rosado, David G.; Fernandez-Medina, Eduardo] Univ Castilla La Mancha, Alarcos Res Grp, Informat Syst & Technol Inst, Informat Syst & Technol Dept,ESI, E-13071 Ciudad Real, Spain.
   [Lopez, Javier] Univ Malaga, Dept Comp Sci, ETS Ingn Informat, E-29071 Malaga, Spain.
C3 Universidad de Castilla-La Mancha; Universidad de Malaga; University of
   Sevilla
RP Rosado, DG (corresponding author), Univ Castilla La Mancha, Alarcos Res Grp, Informat Syst & Technol Inst, Informat Syst & Technol Dept,ESI, Paseo Univ 4, E-13071 Ciudad Real, Spain.
EM David.GRosado@uclm.es; Eduardo.FdezMedi-na@uclm.es; jlm@lcc.uma.es
RI Rosado, David G./L-8221-2014; Fernandez-Medina, Eduardo/D-4648-2011;
   Lopez, Javier/L-1459-2014
OI Rosado, David G./0000-0003-4613-5501; Fernandez-Medina,
   Eduardo/0000-0003-2553-9320; Lopez, Javier/0000-0001-8066-9991
FU "Viceconsejeria de Ciencia y Tecnologia de la Junta de Comunidades de
   Castilla-La Mancha" (Spain); FEDER; "Ministerio de Ciencia e Innovacion
   (CDTI)" (Spain) [IDI-20090557, PET2008-0136]
FX This research is part of the following projects: QUASIMODO
   (PAC08-0157-0668), SISTEMAS (PII2I09-0150-3135) and SEGMENT
   (HITO-09-138) financed by the "Viceconsejeria de Ciencia y Tecnologia de
   la Junta de Comunidades de Castilla-La Mancha" (Spain) and FEDER, and
   MEDUSAS (IDI-20090557) and BUSINESS (PET2008-0136) financed by the
   "Ministerio de Ciencia e Innovacion (CDTI)" (Spain).
CR [Anonymous], SECURITY ISSUES MOBI
   [Anonymous], 20080401 OMG
   [Anonymous], GRID SEC INFR GSI
   [Anonymous], P 8 ACM INT C MOB CO
   ARSENAULT A, 2001, 3157 IETF RFC
   BASS L, 2004, SECURITY SURVIVABILI
   Bayarou K, 2004, WIRELESS PERS COMMUN, V29, P283, DOI 10.1023/B:WIRE.0000047067.12167.67
   Belani E, 1998, PROCEEDINGS OF THE SEVENTH USENIX SECURITY SYMPOSIUM, P15
   BREU R, 2003, P INT C SOFTW SYST E
   Chakrabarti A, 2008, IEEE SECUR PRIV, V6, P44, DOI 10.1109/MSP.2008.12
   Chapin SJ, 1999, FUTURE GENER COMP SY, V15, P713, DOI 10.1016/S0167-739X(99)00021-7
   CLARKE BAM, 2002, P PAR DISTR COMP ISS
   COLOMBO M, 2007, LNCS, P1505
   DAIL H, 2004, GRID RESOURCE MANAGE, P73
   *EGEE MIDDL DES TE, 2004, EGEE MIDDL ARCH
   Enterprise Grid Alliance Security Working Group, 2005, ENT GRID SEC REQ VER
   Fais D, 2009, ELECTRON NOTES THEOR, V244, P53, DOI 10.1016/j.entcs.2009.07.038
   Foster I., 2001, Euro-Par 2001 Parallel Processing. 7th International Euro-Par Conference. Proceedings (Lecture Notes in Computer Science Vol.2150), P1
   Haley C.B., 2006, SESS 06, P35, DOI DOI 10.1145/1137627.1137634
   HUMPHREY M, 2005, LBNL54853
   *IEEE, 2004, IEEE STAND SOFTW VER
   Imai H., 2005, Wireless communications security
   *ITU, 2005, X509 ITUT
   Jansen W., 2003, P CAN INF TECHN SEC
   Jurjens Jan., 2004, SECURE SYSTEMS DEV U
   Kolonay RM, 2004, CONCURRENT ENGINEERING: THE WORLDWIDE ENGINEERING GRID, PROCEEDINGS, P97
   LIN WA, 2005, BUILDING UNIFIED G 1
   LODDERSTEDT T, 2002, SECUREUML UML BASED, P426
   MIKKONEN H, 2006, P INT C NETW SERV IC, P69
   MILLARD DE, 2005, P 1 INT ELEGI C ADV
   Mouratidis H, 2007, INTEGRATING SECURITY AND SOFTWARE ENGINEERING: ADVANCES AND FUTURE VISIONS, P1
   *OP GRID FOR, 2006, OP GRID SERV ARCH VE
   Rosado DG, 2008, ICSOFT 2008: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON SOFTWARE AND DATA TECHNOLOGIES, VOL SE/GSDCA/MUSE, P146
   Rosado DG, 2008, ARES 2008: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON AVAILABILITY, SECURITY AND RELIABILITY, P136, DOI 10.1109/ARES.2008.52
   Rosado DG, 2009, LECT NOTES COMPUT SC, V5833, P126, DOI 10.1007/978-3-642-04947-7_16
   Rosado DG, 2009, INT J GRID HIGH PERF, V1, P1, DOI 10.4018/jghpc.2009070101
   Rosado DG, 2010, INFORM SOFTWARE TECH, V52, P517, DOI 10.1016/j.infsof.2010.01.002
   Rosado DG, 2009, 2009 ICSE WORKSHOP ON SOFTWARE ENGINEERING FOR SECURE SYSTEMS, P1, DOI 10.1109/IWSESS.2009.5068452
   ROSADO DG, 2009, IEICE T INF IN PRESS
   SAJJAD A, 2005, P JOINT INT C AUT AU, P73
   SAMFAT D, 1995, P ACM INT C MOB COMP
   SRINIVASAN L, 2005, OVERVIEW SERVICE ORI
   VANSTEEN M, 1999, GLOBE WIDE AREA DIST
   XIAO Y, 2007, SECURITY DISIRIBUTED
NR 44
TC 4
Z9 6
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2011
VL 57
IS 3
SI SI
BP 240
EP 258
DI 10.1016/j.sysarc.2010.05.009
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 752PP
UT WOS:000289705000003
DA 2024-07-18
ER

PT J
AU Guo, H
   Parameswaran, S
AF Guo, Hui
   Parameswaran, Sri
TI Shifted gray encoding to reduce instruction memory address bus switching
   for low-power embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Bus encoding; Address bus switching reduction; Low power design;
   Application-specific design
ID COMPRESSION; PROCESSORS; CODE
AB Gray code bus encoding is a simple approach to reduce instruction address bus switching. It requires little encoding hardware and no additional bus lines. Our analytical study reveals that with Gray encoding the address bus switching can be reduced by nearly 50%, for long, sequentially accessed code.
   However, existing Gray bus encoding techniques involve decoding the Gray coded bus, which is expensive in terms of performance and area, and has stymied efforts to implement such a coding scheme in real systems. Furthermore, based on our experimental investigation on a set of benchmarks, the Gray bus encoding may be much less effective than expected - the switching reduction rate can be as low as under 30%.
   This paper presents a design approach to enable the use of Gray encoding by avoiding the bus decoding operation and to enhance the switching reduction efficiency by using a shifted Gray code for a given application. The experiment results show that our design approach can improve bus switching reduction rate by up to 22.55%, with little overhead on design logic and performance. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Guo, Hui; Parameswaran, Sri] Univ New S Wales, Sch Comp Sci & Engn, Sydney, NSW, Australia.
C3 University of New South Wales Sydney
RP Guo, H (corresponding author), Univ New S Wales, Sch Comp Sci & Engn, Sydney, NSW, Australia.
EM huig@cse.unsw.edu.au; sridevan@cse.unsw.edu.au
RI Parameswaran, Srikanth/J-3824-2016
OI Parameswaran, Sri/0000-0003-0435-9080
CR [Anonymous], DES COMP
   AUSTIN T, SIMPLESCALAR
   Benini L, 1997, PR GR LAK SYMP VLSI, P77, DOI 10.1109/GLSV.1997.580414
   Benini L, 2002, IEEE T VLSI SYST, V10, P521, DOI 10.1109/TVLSI.2002.801615
   Benini L, 1997, 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, P24, DOI 10.1109/LPE.1997.621202
   BITNER JR, 1976, COMMUN ACM, V19, P517, DOI 10.1145/360336.360343
   Cheng WC, 2002, IEEE T VLSI SYST, V10, P109, DOI 10.1109/92.994988
   Fornaciari W., 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518), P29, DOI 10.1109/HSC.2000.843702
   Gray F., 1953, United States Patent
   Kadayif I, 2002, P IEEE INT ASIC C&E, P301, DOI 10.1109/ASIC.2002.1158075
   Kirovski D, 1998, PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, P557, DOI 10.1109/ASPDAC.1998.669553
   LEEKATSAS H, 2000, P DES AUT C, P294
   Lv T, 2003, IEEE T VLSI SYST, V11, P943, DOI 10.1109/TVLSI.2003.817123
   Mehta H, 1996, PR GR LAK SYMP VLSI, P178, DOI 10.1109/GLSV.1996.497616
   Petrov P, 2004, IEEE T VLSI SYST, V12, P812, DOI [10.1109/TVLSI.2004.831468, 10.1109/tvlsi.2004.831468]
   Ramprasad S, 1999, IEEE T VLSI SYST, V7, P212, DOI 10.1109/92.766748
   Stan MR, 1997, IEEE T VLSI SYST, V5, P444, DOI 10.1109/92.645071
   STAN MR, 1995, IEEE T VLSI SYST, V3, P49, DOI 10.1109/92.365453
   SU CL, 1994, IEEE DES TEST COMPUT, V11, P24, DOI 10.1109/54.329448
   WOLFE Andrew., 1992, P 25 ANN INT S MICRO, P81
NR 20
TC 3
Z9 7
U1 0
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR-JUN
PY 2010
VL 56
IS 4-6
BP 180
EP 190
DI 10.1016/j.sysarc.2010.03.003
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 605XT
UT WOS:000278382500003
DA 2024-07-18
ER

PT J
AU Jeschke, H
AF Jeschke, Hartwig
TI Efficiency measures for SOC concepts
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Efficiency measure; System on chip (SOC); Conceptual level design;
   Design space exploration; Cost and performance modeling; Multicriteria
   analysis (MCA)
AB This paper discusses efficiency measures for the evaluation of high performance systems on a chip (SOC), considering a throughput rate R, chip size A, power dissipation P, and a flexibility criterion F. Based on the analysis of recently published multimedia chips, the paper shows equivalences between the ratio of R over AP, a weighted sum on 1/R, A, P, and a fuzzy multicriteria analysis on R. A. P. The paper indicates the fuzzy multicriteria analysis as generalization of the other efficiency measures, which can be easily extended to multiple cost and performance criteria. Because of the application of fuzzy set theory, the multicriteria approach supports quantitative criteria with a physical background as well as qualitative criteria by linguistic variables. Uncertainties at early conceptual phases are considered by a possibilistic measure, which is based on fuzzy set theory. (C) 2008 Elsevier B.V. All rights reserved.
C1 Leibniz Univ Hannover, Inst Mikroelektron Syst, D-30419 Hannover, Germany.
C3 Leibniz University Hannover
RP Jeschke, H (corresponding author), Leibniz Univ Hannover, Inst Mikroelektron Syst, Appelstr 4, D-30419 Hannover, Germany.
EM jeschke@ims.uni-hannover.de
CR FUJIYOSHI T, 2005, 2005 IEEE INT SOL ST, P128
   HUANG YW, 2005, 2005 IEEE INT SOL ST, P128
   JESCHKE H, 2005, THESIS U HANNOVER
   JESCHKE H, 2007, P SAMOS 7 WORKSH EMB, P190
   JESCHKE H, 1998, P IEEE INT S CIRC SY, V6, P151
   Jeschke H, 1992, IEEE T CIRC SYST VID, V2, P221, DOI 10.1109/76.143421
   LIN CC, 2006, 2005 IEEE INT SOL ST, P1596
   LIN CP, 2006, 2005 IEEE INT SOL ST, P1626
   LIU TM, 2006, 2005 IEEE INT SOL ST, P1576
   Nakano H, 2005, 2005 IEEE International Workshop on Antenna Technology: Small Antennas Novel MetaMaterials, Proceedings, P13
   PIRSCH P, 1995, P IEEE, V83, P220, DOI 10.1109/5.364465
   Saaty T. L., 1978, Fuzzy Sets and Systems, V1, P57, DOI 10.1016/0165-0114(78)90032-5
   Sangiovanni-Vincentelli A, 2007, P IEEE, V95, P467, DOI 10.1109/JPROC.2006.890107
   SCHWIEGERSHAUSE.M, 1997, THESIS U HANNOVER
   Sengör GF, 2002, TURK J VET ANIM SCI, V26, P183
   Stolberg H, 2004, ISSCC DIG TECH PAP I, V47, P330, DOI 10.1109/ISSCC.2004.1332728
   TORII S, 2005, 2005 IEEE INT SOL ST, P130
   Yager R. R., 1978, Fuzzy Sets and Systems, V1, P87, DOI 10.1016/0165-0114(78)90010-6
   Zimmermann H., 1992, Fuzzy set theory and its applications, V2nd
NR 19
TC 3
Z9 3
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2008
VL 54
IS 11
SI SI
BP 1039
EP 1045
DI 10.1016/j.sysarc.2008.04.008
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 369QE
UT WOS:000260708200004
DA 2024-07-18
ER

PT J
AU Neeb, C
   Wehn, N
AF Neeb, Cristian
   Wehn, Norbert
TI Designing efficient irregular networks for heterogeneous systems-on-chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 9th EUROMICRO Conference on Digital System Design - Architectures,
   Methods and Tools
CY AUG 30-SEP 01, 2006
CL Cavtat, CROATIA
SP XILINX, ALDEC
DE network-on-chip; routing algorithm; deadlock; topology synthesis; custom
   architecture
ID PERFORMANCE
AB Networks-on-Chip will serve as the central integration platform in future complex systems-on-chip (SoC) designs, composed of a large number of heterogeneous processing resources. Most researchers advocate the use of traditional regular networks like meshes, tori or trees as architectural templates which gained a high popularity in general-purpose parallel computing. However, most SoC platforms are special-purpose tailored to the domain-specific requirements of their application. They are usually built from a large diversity of heterogeneous components which communicate in a very specific, mostly irregular way.
   In this work, we propose a methodology for the design of customized irregular networks-on-chip, called INoC. We take advantage of a priori knowledge of the communication characteristic of the application to generate an optimized network topology and routing algorithm, We show that customized irregular networks are clearly superior to traditional regular architectures in terms of performance at comparable implementation costs for irregular workloads. Even more, they inherently offer a high degree of scalability and expansibility which allows to adapt the network-to an arbitrary number of nodes with a given communication demand. This can normally not be accomplished by traditional approaches. (C) 2007 Published by Elsevier B.V.
C1 [Neeb, Cristian; Wehn, Norbert] Univ Kaiserslautern, Microelect Syst Design Res Grp, Kaiserslautern, Germany.
C3 University of Kaiserslautern
RP Neeb, C (corresponding author), Univ Kaiserslautern, Microelect Syst Design Res Grp, Kaiserslautern, Germany.
EM neeb@eit.uni-kl.de
CR [Anonymous], 1979, P 17 ALLERTON C COMM
   Benini L., 2002, IEEE Computer, Vol, V35, No, P70
   Bertozzi D, 2005, IEEE T PARALL DISTR, V16, P113, DOI 10.1109/TPDS.2005.22
   BODEN NJ, 1995, IEEE MICRO, V15, P29, DOI 10.1109/40.342015
   *CAD, CAD VIRT COMP COD VC
   Coppola M, 2004, 2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P15, DOI 10.1109/ISSOC.2004.1411133
   DALLY W, 1997, IEEE T COMPUT, P547
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Dick R. P., 1998, 6 INT WORKSH HARDW S
   Duato J., 2003, Interconnection networks
   GLASS CJ, 1992, ACM COMP AR, V20, P278, DOI 10.1145/146628.140384
   Guerrier P., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P250, DOI 10.1109/DATE.2000.840047
   Gupta P, 1999, IEEE MICRO, V19, P20, DOI 10.1109/40.748793
   HO WH, 2003, P 9 INT S HIGH PERF
   Horst R, 1996, 10TH INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM - PROCEEDINGS OF IPPS '96, P274, DOI 10.1109/IPPS.1996.508069
   Ivanov A, 2005, IEEE DES TEST COMPUT, V22, P399, DOI 10.1109/MDT.2005.111
   Jenq Y.-C., 1983, IEEE Journal on Selected Areas in Communications, VSAC-1, P1014, DOI 10.1109/JSAC.1983.1146023
   KAROL MJ, 1987, IEEE T COMMUN, V35, P1347, DOI 10.1109/TCOM.1987.1096719
   KIM HS, 1990, IEEE T COMMUN, V38, P648, DOI 10.1109/26.54978
   Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
   LAKAMRAJU V, 2002, IEEE T PARALLEL DIST
   Lei T, 2003, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P180
   LIN XL, 1995, IEEE T PARALL DISTR, V6, P755, DOI 10.1109/71.395404
   MCKEOWN N, 1995, THESIS U CALIFORNIA
   MILLBERG M, 2004, P 2004 DES AUT TEST
   Murali S, 2004, DES AUT CON, P914, DOI 10.1145/996566.996809
   MURALI S, 2004, P 2004 DES AUT TEST
   NI LM, 1993, COMPUTER, V26, P62, DOI 10.1109/2.191995
   Ogras UY, 2005, IEEE IC CAD, P246, DOI 10.1109/ICCAD.2005.1560072
   PATEL JH, 1981, IEEE T COMPUT, V30, P771, DOI 10.1109/TC.1981.1675695
   PINKSTON TM, 1997, P 24 ANN INT S COMP
   Qiao WJ, 1999, IEEE T PARALL DISTR, V10, P1138, DOI 10.1109/71.809573
   RIJPKEMA E, 2003, P 2003 DES AUT C DAC
   SCHROEDER M, 1990, AUTONET HIGHSPEED SE
   SILLA F, 1998, THESIS U POLITECNIA
   WARNAKULASURIYA S, 1999, P 1999 INT C PAR PRO
NR 36
TC 19
Z9 21
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR-APR
PY 2008
VL 54
IS 3-4
BP 384
EP 396
DI 10.1016/j.sysarc.2007.07.006
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 312XK
UT WOS:000256705500004
DA 2024-07-18
ER

PT J
AU Antonis, K
   Voros, NS
AF Antonis, Konstantinos
   Voros, Nikolaos S.
TI System level design of telecom systems using formal model refinement:
   Applying the B method/language in practice
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE formal methods; formal verification; correct by construction systems;
   system level design
AB The increasing complexity of modern telecommunication systems is one of the main issues encountered in most telecom products. Despite the plethora of methods and tools for efficient system design, verification and validation phases are still consuming significant part of the overall design time. The proposed approach outlines the use of the B method/language for producing correct-by-construction implementations of telecommunication systems. The method described is supported by appropriate tools that automate the process of proving that system properties are maintained during the various design stages. The feasibility of the latter is evaluated in practice through the design of a real world telecom application, borrowed from the domain of wireless telecommunication networks. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Voros, Nikolaos S.] TEI Mesolonghi, Dept Commun Syst & Networks, Varia 30300, Nafpaktos, Greece.
   [Antonis, Konstantinos] TEI Lamia, Dept Informat & Comp Technol, Athens 35100, Lamia, Greece.
RP Voros, NS (corresponding author), TEI Mesolonghi, Dept Commun Syst & Networks, Varia 30300, Nafpaktos, Greece.
EM k_antonis@teilam.gr; voros@teimcs.gr
OI Voros, Nikolaos/0000-0003-2410-5205; Antonis,
   Konstantinos/0000-0003-0019-7897
CR Abrial J.-R., 1996, B BOOK ASSIGNING PRO
   [Anonymous], VALIDATION TELECOM S
   BOWEN J, 1996, SPECIFICATION DOCUMA
   *CLEARSY, 2003, INT PROV US MAN VERS
   DRAPER J, 1996, P DAT SYST AER DASIA, P89
   *ETSI, 2000, 1017611V111 ETSI TS
   GLASSER U, 1995, P EUROCAST 95
   Hoare CAR., 1985, Communicating Sequential Processes
   *IEEE, 1987, SOFTW ENG STAND I EL
   JONES CB, 1990, SYST SOFTW DEV US VD
   KHUNJUSH J, 2002, HIPERLAN TYPE 2 BROA
   KROPH T, 1998, INTRO FORMAL HARDWAR
   KRUPPS A, 2003, IST200030103 PUSSEE
   LAMPORT L, 1994, TEMPORAL LOGIC ACTIO, V16
   MILNE GJ, 1985, CIRCAL REPRESENTATIO, V7
   Milner R., 1989, Communication and concurrency
   SNOOK CL, 2003, P INT WORKSH REF CRI
NR 17
TC 2
Z9 4
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN-FEB
PY 2008
VL 54
IS 1-2
BP 287
EP 304
DI 10.1016/j.sysarc.2007.07.001
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 311OB
UT WOS:000256608400019
DA 2024-07-18
ER

PT J
AU Voyiatzis, L
AF Voyiatzis, Ioannis
TI Accumulator-based pseudo-exhaustive two-pattern generation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE built-in self test; two-pattern testing; accumulator-based test
   generation; delay fault testing
ID MODIFIED-BOOTH MULTIPLIERS; ITERATIVE LOGIC-ARRAYS; IN SELF-TEST;
   DETERMINISTIC TPG; ENVIRONMENT
AB In this paper, a novel scheme for the generation of pseudo-exhaustive two-pattern tests for combinational modules under test is presented. The proposed scheme utilizes an accumulator with 1's complement adder to generate the patterns in time equal to the theoretical minimum. Since accumulators are commonly found in current, high-speed signal processing VLSI circuits, the presented scheme may prove a practical solution for the pseudo-exhaustive testing of such circuits for delay and stuck-open faults.
   Comparisons of the proposed scheme with previously proposed schemes for pseudo-exhaustive two-pattern testing reveals that the proposed generator compares favorably with respect to the required hardware overhead. (c) 2007 Published by Elsevier B.V.
C1 Inst Educ Technol, Dept Informat, Athens, Greece.
C3 University of West Attica
RP Voyiatzis, L (corresponding author), Inst Educ Technol, Dept Informat, Athens, Greece.
EM voyageri@otenet.gr
CR Abramovici M., 1990, DIGITAL SYSTEMS TEST
   [Anonymous], ARITHMETIC BUILT IN
   [Anonymous], EUR DES TEST C MARCH
   Bardell Paul H., 1987, Builtin Test for VLSI: Pseudorandom Techniques.
   CHEN CH, 1996, IEEE T COMPUTERS, V45
   DASGUPTA P, 2001, IEEE T COMPUTERS, V50
   FRIEDMAN AD, 1994, IEEE T COMPUT, V43, P1365, DOI 10.1109/12.338096
   FRIEDMAN AD, 1973, IEEE T COMPUT, VC 22, P1061, DOI 10.1109/T-C.1973.223651
   Gizopoulos D, 1996, J ELECTRON TEST, V8, P241, DOI 10.1007/BF00133387
   Gizopoulos D, 1996, INT J ELECTRON, V80, P561, DOI 10.1080/002072196137192
   Gizopoulos D, 1996, IEE P-COMPUT DIG T, V143, P44, DOI 10.1049/ip-cdt:19960008
   Gizopoulos D., 1995, Proceedings of the Fourth Asian Test Symposium (Cat. No.95TB8084), P286, DOI 10.1109/ATS.1995.485349
   Gizopoulos D, 1995, PROCEEDINGS - INTERNATIONAL TEST CONFERENCE 1995, P824, DOI 10.1109/TEST.1995.529914
   HORTENSIUS PD, 1989, IEEE T COMPUT AID D, V8, P842, DOI 10.1109/43.31545
   KAUTZ WH, 1967, P 8 ANN S SWITCH AUT, P161
   Li XW, 2000, J COMPUT SCI TECH-CH, V15, P472, DOI 10.1007/BF02950411
   Li XW, 2000, J ELECTRON TEST, V16, P419, DOI 10.1023/A:1008356313212
   PARTHASARATHY R, 1981, IEEE T COMPUT, V30, P833, DOI 10.1109/TC.1981.1675714
   Starke C. W., 1984, International Test Conference 1984 Proceedings (Cat. No. 84CH2084-2), P309
   STROELE AP, 1995, IEEE INT SYMP CIRC S, P2120, DOI 10.1109/ISCAS.1995.523844
   TENG K, 2000, P VLSI TEST S, P171
   Tragoudas S, 2005, IEEE T COMPUT AID D, V24, P488, DOI 10.1109/TCAD.2004.842800
   Voyiatzis I, 1999, J ELECTRON TEST, V15, P267, DOI 10.1023/A:1008340925177
   Voyiatzis I, 2006, J CIRCUIT SYST COMP, V15, P739, DOI 10.1142/S0218126606003350
   Voyiatzis I, 2006, IEE P-CIRC DEV SYST, V153, P427, DOI 10.1049/ip-cds:20045149
   Voyiatzis I, 2004, IEE P-COMPUT DIG T, V151, P466, DOI 10.1049/ip-cdt:20040850
   Voyiatzis I, 2004, MICROELECTRON J, V35, P927, DOI 10.1016/j.mejo.2004.03.005
   VOYIATZIS I, 2005, IEEE T VLSI
   WADSACK RL, 1978, AT&T TECH J, V57, P1449, DOI 10.1002/j.1538-7305.1978.tb02106.x
NR 29
TC 3
Z9 3
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2007
VL 53
IS 11
BP 846
EP 860
DI 10.1016/j.sysarc.2007.02.002
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 210OU
UT WOS:000249466300004
DA 2024-07-18
ER

PT J
AU Kim, JH
   Chung, YD
   Kim, MH
AF Kim, Jung Hoon
   Chung, Yon Dohn
   Kim, Myoung Ho
TI An XML data allocation method on disks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE semistructured data; XML; data allocation; query processing; databases
AB XML recently has expanded its application areas: data formats in various information systems, communication protocols in distributed systems, and so on. Generally, XML data can be logically modeled as rooted tree. For the query processing of such data, path queries are widely used. In this paper, we present an optimal algorithm that places XML data on disks such that the number of disk accesses for path query processing is minimized. The proposed algorithm consists of two steps. First, we assign a number (called the mapping indicator) for each node of a tree in a bottom-up fashion, and in the next step we map the nodes to disk blocks using the assigned number. We analyze the optimality of the proposed method with some relevant proofs. We also show the proposed method provides good performance for various query types with XML data set. (c) 2006 Elsevier B.V. All rights reserved.
C1 Korea Univ, Dept Comp Sci & Engn, Seoul 136713, South Korea.
   Korea Adv Inst Sci & Technol, Dept Comp Sci, Taejon 305701, South Korea.
C3 Korea University; Korea Advanced Institute of Science & Technology
   (KAIST)
RP Chung, YD (corresponding author), Korea Univ, Dept Comp Sci & Engn, Seoul 136713, South Korea.
EM kimjh@dbserver.kaist.ac.kr; ydchung@korea.ac.kr;
   mhkim@dbserver.kaist.ac.kr
RI Kim, Myoung Ho/C-1997-2011
CR Abiteboul S, 2002, COMPUT NETW, V39, P225, DOI 10.1016/S1389-1286(02)00207-4
   CHAMBERLIN D, 2001, WORLD WID WEB CONS
   Clark J, XML PATH LANGUAGE XP
   DEUTSCH A, 1999, P INT WWW C
   Florescu Daniela., 1999, IEEE DATA ENG B, V22
   *INT PRESS TEL COU, NEWS IND TEXT FORM
   KANNE CC, 1999, 899 U MANN
   LAMB C, 1991, COMMUN ACM, V34, P50, DOI 10.1145/125223.125244
   SHANMUGASUNDARA.J, 1999, P VLDB
   TSANGARIS MM, 1992, P ACM SIGMOD INT C M, P144
   *XMARK, XML BENCHM PROJ
   Yoshikawa Masatoshi., 2001, ACM T INTERNET TECHN, V1, P110, DOI DOI 10.1145/383034.383038
   YUE PC, 1973, J ACM, V20, P624, DOI 10.1145/321784.321790
   [No title captured]
NR 14
TC 1
Z9 1
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2006
VL 52
IS 10
BP 578
EP 588
DI 10.1016/j.sysarc.2006.06.003
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 091IZ
UT WOS:000241021900004
DA 2024-07-18
ER

PT J
AU Roussev, B
   Wu, J
AF Roussev, Boris
   Wu, Jie
TI Distributed computing using Java: A comparison of two server designs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE networking; distributed computing; client-server; concurrent
   programming; Java
AB This paper proposes a new concurrent data structure, called parallel hash table, for synchronizing the access of multiple threads to resources stored in a shared buffer. We prove theoretically the complexity of the operations and the upper limit on the thread conflict probability of the parallel hash table. To empirically evaluate the proposed concurrent data structure, we compare the performance of a TCP multi-threaded parallel hash table-based server to a conventional TCP multi-threaded shared buffer-based server implemented in Java. The experimental results on a network of 36 workstations running Windows NT, demonstrate that the parallel hash table-based server outperforms the conventional multi-threaded server. (C) 2006 Elsevier B.V. All rights reserved.
C1 Univ Virgin Isl, Dept Informat Syst, Kingshill, VI 00850 USA.
   Florida Atlantic Univ, Dept Comp Sci & Engn, Boca Raton, FL 33431 USA.
C3 University of the Virgin Islands; State University System of Florida;
   Florida Atlantic University
RP Roussev, B (corresponding author), Univ Virgin Isl, Dept Informat Syst, Box 10,000, Kingshill, VI 00850 USA.
EM brousse@uvi.edu; jie@cse.fau.edu
RI wu, jd/IST-2336-2023
CR ANDERSON TE, 1995, IEEE MICRO, V15, P54, DOI 10.1109/40.342018
   Anderson ThomasE., 1990, IEEE T PARALLEL DIST, V1
   BAST H, 1992, P 17 INT S MATH FDN
   BREWER E, 1995, S PAR ALG ARCH
   Christiansen BO, 1997, CONCURRENCY-PRACT EX, V9, P1139, DOI 10.1002/(SICI)1096-9128(199711)9:11<1139::AID-CPE349>3.0.CO;2-K
   Clark D, 1996, ACM COMPUT SURV, V28, P679, DOI 10.1145/242223.242273
   Cormen ThomasH., 1994, INTRO ALGORITHMS
   Deering S., 1998, INTERNET PROTOCOL VE
   Fox GC, 1997, CONCURRENCY-PRACT EX, V9, P415, DOI 10.1002/(SICI)1096-9128(199706)9:6<415::AID-CPE299>3.0.CO;2-V
   GELERNTER D, 1985, ACM T PROGR LANG SYS, V7, P80, DOI 10.1145/2363.2433
   Gosling James, 1996, The Java Language Specification
   GREENWALD M, 1996, SYNERGY NONBLOCKING
   Holub Allen., 1998, PROGRAMMING JAVA THR
   JAIN P, EXPERIENCES CONVERTI
   KANG A, 2001, JAVAWORLD        FEB
   KARAMCHETI V, 1995, ACM COMP AR, P298, DOI 10.1109/ISCA.1995.524570
   Lea Doug, 1999, Concurrent Programming in Java. Second Edition: Design Principles and Patterns, V2nd
   LUMETTA S, 1998, P IPPS SPDP 98 ORL F
   March S, 2000, INFORM SYST RES, V11, P327, DOI 10.1287/isre.11.4.327.11873
   MELLORCRUMMEY JM, 1991, ACM T COMPUT SYST, V9, P21, DOI 10.1145/103727.103729
   MICHAEL M, 1997, INT PAR PROC S
   Michael M. M., 1996, Proceedings of the Fifteenth Annual ACM Symposium on Principles of Distributed Computing, P267, DOI 10.1145/248052.248106
   *MICRO CORP, 2000, BLUEPR BUILD WEB SIT
   *NSF, 1999, 99149 NSF
   Postel J., 1981, 793 RFC
   PYARALI I, 2001, P ACM SIGPLAN WORKSH, P214
   Reed DavidP., 1979, COMMUN ACM, V22
   Richard Stevens W., 1998, UNIX NETWORK PROGRAM, V1
   ROUSSEV B, 2001, P IEEE INT C NETW FR
   Schmidt D., 2000, Pattern-Oriented Software Architecture, Patterns for Concurrent and Networked Objects, V2
   SPORTACK MA, 1997, WINDOWS NT CLUSTERIN
   VALOIS J, 1994, INT C PAR DISTR COMP
   VONEICKEN T, 1995, IEEE MICRO, V15, P46, DOI 10.1109/40.342017
   ZUKOWSKI J, NEW I O FUNCTIONALIT
NR 34
TC 2
Z9 2
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2006
VL 52
IS 7
BP 432
EP 440
DI 10.1016/j.sysarc.2006.02.001
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 053LU
UT WOS:000238307400005
DA 2024-07-18
ER

PT J
AU Wang, NC
   Yen, CP
   Chu, CP
AF Wang, NC
   Yen, CP
   Chu, CP
TI Multicast communication in wormhole-routed symmetric networks with
   hamiltonian cycle model
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE hamiltonian cycle; multicast; parallel computing; symmetric networks;
   wormhole routing
ID PATH-BASED MULTICAST
AB In this paper, we first introduce a new hamiltonian cycle model for exploiting the features of symmetric networks. Based on this model, we propose two efficient multicast routing algorithms, uniform multicast routing algorithm and fixed multicast routing algorithm, in symmetric networks with wormhole routing. The proposed multicast routing algorithms utilizes channels uniformly to reduce the path length of message worms, making the multicasting more efficient in symmetric networks. We present two symmetric networks, the torus and star graph, to illustrate the superiority of the proposed schemes. Simulations are conducted to show that the proposed routing schemes outperform the previous scheme. (c) 2004 Elsevier B.V. All rights reserved.
C1 Chaoyang Univ Technol, Dept Comp Sci & Informat Engn, Taichung 413, Taiwan.
   Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, Tainan 701, Taiwan.
C3 Chaoyang University of Technology; National Cheng Kung University
RP Chaoyang Univ Technol, Dept Comp Sci & Informat Engn, Taichung 413, Taiwan.
EM ncwang@mail.cyut.edu.tw; chucp@csie.ncku.edu.tw
RI yang, yue/KCK-7870-2024
OI Wang, Neng-Chung/0000-0002-1021-9124
CR Akers S. B., 1987, Proceedings of the 1987 International Conference on Parallel Processing, P393
   AKERS SB, 1989, IEEE T COMPUT, V38, P555, DOI 10.1109/12.21148
   Chen TS, 2000, PARALLEL COMPUT, V26, P1459, DOI 10.1016/S0167-8191(00)00058-2
   Chen TS, 2000, J SYST ARCHITECT, V46, P919, DOI 10.1016/S1383-7621(99)00049-1
   DALLY WJ, 1986, DISTRIB COMPUT, V1, P187, DOI 10.1007/BF01660031
   Fleury E, 1998, J PARALLEL DISTR COM, V53, P26, DOI 10.1006/jpdc.1998.1473
   FLYNN MJ, 1972, IEEE T COMPUT, VC 21, P948, DOI 10.1109/TC.1972.5009071
   LIN XL, 1991, ACM COMP AR, V19, P116, DOI 10.1145/115953.115965
   LIN XO, 1994, IEEE T PARALL DISTR, V5, P793, DOI 10.1109/71.298203
   NI LM, 1993, COMPUTER, V26, P62, DOI 10.1109/2.191995
   Nigam M., 1990, P INT C PAR PROC P INT C PAR PROC, P340
   Robinson DF, 1997, J PARALLEL DISTR COM, V45, P104, DOI 10.1006/jpdc.1997.1372
   Tseng YC, 1996, IEEE T PARALL DISTR, V7, P138, DOI 10.1109/71.485503
   Wang SY, 2000, IEEE T COMPUT, V49, P246, DOI 10.1109/12.841128
NR 14
TC 45
Z9 45
U1 1
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2005
VL 51
IS 3
BP 165
EP 183
DI 10.1016/j.sysarc.2004.11.001
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 905PB
UT WOS:000227580200002
DA 2024-07-18
ER

PT J
AU Asari, KV
AF Asari, KV
TI Design of an efficient VLSI architecture for non-linear spatial warping
   of wide-angle camera images
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE endoscopic image; barrel distortion; spatial warping; polynomial
   mapping; back mapping; VLSI architecture; pipelining
ID DISTORTION CORRECTION; ENDOSCOPIC IMAGES; IMPLEMENTATION; CALIBRATION
AB Endoscopic images are subjected to spatial distortion due to the wide-angle configuration of the camera tenses. This barrel type of non-linear distortion should be corrected before these images are subjected to further analysis for diagnostic purposes. An efficient digital architecture suitable for an embedded system which can correct the barrel distortion in real-time is presented in this paper. The theoretical approach of this spatial warping technique is based on least-squares estimation. The images in the distorted image space are mapped onto the corrected image space by using a polynomial mapping model. The polynomial parameters include the expansion coefficients, back-mapping coefficients, distortion centre and corrected centre. Several experiments were conducted by applying the spatial warping algorithm on many endoscopic images. A digital architecture suitable for hardware implementation of the distortion correction technique is developed by mapping the algorithmic steps onto a linear array of processing modules. Each module of a particular unit communicates with its nearest neighbours. The spatial warping architecture implemented and simulated with Altera's Quartus II software shows an overall computation time of 1.8 ms with 50 MHz clock for an image of size 256 x 192 pixels, which confirms that the spatial warping module could be mounted as a dedicated unit in an endoscopy system for real-time applications. (C) 2004 Elsevier B.V. All rights reserved.
C1 Old Dominion Univ, Dept Elect & Comp Engn, Norfolk, VA 23529 USA.
C3 Old Dominion University
RP Old Dominion Univ, Dept Elect & Comp Engn, Norfolk, VA 23529 USA.
EM vasari@odu.edu
CR Antola A., 1993, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V1, P408, DOI 10.1109/92.250187
   Asari KV, 1999, IEEE T MED IMAGING, V18, P345, DOI 10.1109/42.768843
   ASARI KV, 1994, MICROPROCESS MICROSY, V18, P481, DOI 10.1016/0141-9331(94)90096-5
   Asari KV, 1999, MICROPROCESS MICROSY, V23, P493, DOI 10.1016/S0141-9331(99)00057-5
   Asari VK, 2002, MICROPROCESS MICROSY, V26, P161, DOI 10.1016/S0141-9331(02)00010-8
   Eklund JE, 1996, IEEE T VLSI SYST, V4, P322, DOI 10.1109/92.532033
   HANEISHI H, 1995, IEEE T MED IMAGING, V14, P548, DOI 10.1109/42.414620
   Helferty JP, 2001, IEEE T MED IMAGING, V20, P605, DOI 10.1109/42.932745
   Kato H, 1993, ELECT VIDEOENDOSCOPY
   Li MX, 1996, IEEE T PATTERN ANAL, V18, P1105, DOI 10.1109/34.544080
   MARGULIES C, 1994, GASTROINTEST ENDOSC, V40, P174, DOI 10.1016/S0016-5107(94)70162-8
   Ng YMH, 2003, 7TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL X, PROCEEDINGS, P55
   Ngo HT, 2003, ESA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS AND APPLICATIONS, P268
   NOMURA Y, 1992, IEEE T PATTERN ANAL, V14, P1095, DOI 10.1109/34.166624
   SMITH WE, 1992, IEEE T MED IMAGING, V11, P117, DOI 10.1109/42.126918
   Sodini CG, 1997, ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P304, DOI 10.1109/ICVD.1998.646623
   Tsai R.Y., 1986, P IEEE C COMPUTER VI, P364
   WENG JY, 1992, IEEE T PATTERN ANAL, V14, P965, DOI 10.1109/34.159901
   Winzker M., 2003, Journal of the Society for Information Display, V11, P309, DOI 10.1889/1.1825661
   WINZKER M, 2001, ITG FKTG FACHT ELEKT, P281
   Zhang C, 2000, 2000 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL II, PROCEEDINGS, P439, DOI 10.1109/ICIP.2000.899441
NR 21
TC 18
Z9 21
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2004
VL 50
IS 12
BP 743
EP 755
DI 10.1016/j.sysarc.2004.05.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 877SL
UT WOS:000225590400003
DA 2024-07-18
ER

PT J
AU Orduña, JM
   Silla, F
   Duato, J
AF Orduña, JM
   Silla, F
   Duato, J
TI On the development of a communication-aware task mapping technique
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE interconnection networks; cluster computing; task scheduling
ID PERFORMANCE; NETWORKS; SYSTEMS
AB Clusters have become a very cost-effective platform for high-performance computing. In these systems, although currently existing networks actually provide enough bandwidth for the existing applications and workstations, the trend is towards the interconnection network becoming the system bottleneck. Therefore, in the future, scheduling strategies will have to take into account the communication requirements of the applications and the communication bandwidth that the network can offer. One of the key issues in these strategies is the task mapping technique used when the network becomes the system bottleneck.
   In this paper, we propose a communication-aware mapping technique that tries to match as well as possible the existing network resources to the communication requirements of the applications running on the system. Also, we evaluate the mapping technique using real MPI application traces with timestamps. Evaluation results show that the use of the proposed mapping technique better exploits the available network bandwidth, improving load balancing and increasing the throughput that can be delivered by the network. Therefore, the proposed technique can be used in the design of communication-aware scheduling strategies for those situations where the communication requirements lead the network bandwidth to become the system performance bottleneck. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Valencia, Dept Informat, E-46100 Valencia, Spain.
   Univ Politecn Valencia, DISCA, Valencia, Spain.
C3 University of Valencia; Universitat Politecnica de Valencia
RP Univ Valencia, Dept Informat, Av Vicent Andres Estelles, E-46100 Valencia, Spain.
EM juan.orduna@uv.es; jdu-ato@gap.upv.es
RI Orduña, Juan M./AAB-5732-2020; Silla, Federico/L-5469-2014
OI Orduña, Juan M./0000-0002-2932-0214; Silla,
   Federico/0000-0002-6435-1200; Duato, Jose/0000-0002-7785-0607
CR [Anonymous], ANL966 MATH COMP SCI
   Arnau V, 2000, LECT NOTES COMPUT SC, V1900, P1206
   ARNAU V, 1999, 11 IASTED INT C PAR, P1
   Bailey DavidH., 1995, NAS PARALLEL BENCHMA
   BODEN NJ, 1995, IEEE MICRO, V15, P29, DOI 10.1109/40.342015
   BRAUN TD, P 8 IEEE HET COMP WO, P15
   Du X, 1997, J PARALLEL DISTR COM, V46, P125, DOI 10.1006/jpdc.1997.1378
   DUATO J, 1993, IEEE T PARALL DISTR, V4, P1320, DOI 10.1109/71.250114
   FEITELSON DG, 1995, LECT NOTES COMPUTER, V949
   Freund R., P 7 IEEE HET COMP WO, P184
   Gropp W, 1996, PARALLEL COMPUT, V22, P789, DOI 10.1016/0167-8191(96)00024-5
   Gruber B., 1996, Proceedings of the Fourth Euromicro Workshop on Parallel and Distributed Processing - PDP '96, P130, DOI 10.1109/EMPDP.1996.500579
   Holenarsipur P., 2000, P 7 INT C HIGH PERF, P37
   Kafil M, 1998, IEEE CONCURR, V6, P42, DOI 10.1109/4434.708255
   Lowekamp B., 1999, Proceedings. The Eighth International Symposium on High Performance Distributed Computing (Cat. No.99TH8469), P38, DOI 10.1109/HPDC.1999.805280
   MAHESWARAN M, P 8 IEEE HET COMP WO, P30
   ORDUNA JM, P INT C PAR PROC WOR, P349
   ORDUNA JM, P 1 IEEE INT C CLUST, P91
   ORDUNA JM, P INT C PAR PROC ICP, P391
   SCHROEDER MD, 1990, 59 SRC DEC
   TOPCUOGLU H, P 8 IEEE HET COMP WO, P3
   Yarmolenko V, 2000, 2000 INTERNATIONAL WORKSHOPS ON PARALLEL PROCESSING, PROCEEDINGS, P437, DOI 10.1109/ICPPW.2000.869149
NR 22
TC 19
Z9 20
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2004
VL 50
IS 4
BP 207
EP 220
DI 10.1016/j.sysarc.2003.09.002
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 813WE
UT WOS:000220936400004
DA 2024-07-18
ER

PT J
AU Józwiak, L
   Slusarczyk, A
   Chojnacki, A
AF Józwiak, L
   Slusarczyk, A
   Chojnacki, A
TI Fast and compact sequential circuits for the FPGA-based reconfigurable
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE reconfigurable systems; FPGAs; sequential circuits; circuit synthesis;
   information-driven synthesis; state assignment
AB Reconfigurable systems fill the flexibility, performance, power dissipation, and development and fabrication cost gap between the application specific systems implemented with hard-wired application specific integrated circuits and systems based on the standard (general purpose) programmable microprocessors. During the last decade they became the mainstream implementation technology for custom computation and embedded system products in such fields as telecommunication, image processing, video processing, multimedia, DSP, cryptography, embedded control, etc. To efficiently develop, implement and use the reconfigurable systems, adequate computer-aided support tools are necessary. Since most reconfigurable systems are implemented using the look-up table (LUT) field programmable gate arrays (FPGA) technology, the circuit synthesis tools targeting this technology are of primary importance for their effective and efficient implementation. In this paper, a new sequential circuit, synthesis methodology is discussed that targets LUT FPGAs and FPGA-based reconfigurable system-on-a-chip platforms. The methodology is based on the information-driven approach to circuit synthesis, general decomposition and theory of information relationship measures that we previously developed. Our synthesis methods considerably differ from all other known methods. The experimental results from the automatic circuit synthesis tools that implement our methods demonstrate that the information-driven approach consistently applied in the whole sequential circuit synthesis chain efficiently produces very fast and compact sequential circuits. (C) 2003 Elsevier B.V. All rights reserved.
C1 Eindhoven Univ Technol, Fac Elect Engn, NL-5600 MB Eindhoven, Netherlands.
   PDF Solut Inc, San Jose, CA USA.
C3 Eindhoven University of Technology
EM l.jozwiak@tue.nl
CR Alsolaim A, 2000, ANN IEEE SYM FIELD P, P205, DOI 10.1109/FPGA.2000.903407
   Ashar P., 1992, Sequential logic synthesis
   BRUCELEE E, 1984, P INT C SYST MAN CYB, P248
   CHEREPACHA D, 1994, P FPGA 94, P1
   DEMICHELI G, 1985, IEEE T CAD, P269
   DEVADAS S, 1987, P INT C CAD, P16
   Du X., 1991, IEEE T CAD, P28
   Goldstein SC, 1999, CONF PROC INT SYMP C, P28, DOI [10.1109/ISCA.1999.765937, 10.1145/307338.300982]
   Hartmanis J., 1966, ALGEBRAIC STRUCTURE
   Hauser JR, 1997, 5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, P12, DOI 10.1109/FPGA.1997.624600
   Jozwiak L, 1997, EUROMICRO CONF PROC, P13, DOI 10.1109/EURMIC.1997.617209
   Józwiak L, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P383, DOI 10.1109/DATE.2001.915053
   JOZWIAK L, 1990, MICROPROC MICROPROG, V30, P305, DOI 10.1016/0165-6074(90)90259-C
   Józwiak L, 1999, INT SYM MVL, P228, DOI 10.1109/ISMVL.1999.779721
   JOZWIAK L, 1998, MPCS 98 3 INT C MASS, P55
   Lemberski I, 1998, EUROMICRO CONF PROC, P196, DOI 10.1109/EURMIC.1998.711798
   Lin B., 1989, P IFIP INT C VLSI, P187
   MARSHALL A, 1998, P FPGA 98, P135
   Martinez M, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P835, DOI 10.1109/DATE.1998.655955
   McElvain K., 1993, IWLS 93 BENCHMARK SE
   Monteiro J., 1994, Proceedings of the Seventh International Conference on VLSI Design (Cat. No.94TH0612-2), P379, DOI 10.1109/ICVD.1994.282723
   Perkowski M, 2002, IEEE MICRO, V22, P41, DOI 10.1109/MM.2002.1013303
   Perkowski M, 2002, IEEE MICRO, V22, P52, DOI 10.1109/MM.2002.1013304
   Rabaey JM, 1997, INT CONF ACOUST SPEE, P275, DOI 10.1109/ICASSP.1997.599622
   Samoilova E.M., 1991, POCHVOOBRAZUYUSHCHIE
   SARWARY C, 1994, P 7 IEEE ASIC C, P178
   Sentovich EM., 1992, SIS SYSTEM SEQUENTIA
   SHEN J, 1992, P EDAC, P245
   VILLA T, 1990, IEEE T COMPUT AID D, V9, P905, DOI 10.1109/43.59068
NR 29
TC 21
Z9 21
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2003
VL 49
IS 4-6
BP 227
EP 246
DI 10.1016/S1383-7621(03)00070-5
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 738MH
UT WOS:000186292100008
DA 2024-07-18
ER

PT J
AU Chidester, MC
   George, AD
   Radlinski, MA
AF Chidester, MC
   George, AD
   Radlinski, MA
TI Multiple-path execution for chip multiprocessors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE chip multiprocessor; multiple-path execution; thread speculation
ID BRANCH PREDICTION; PERFORMANCE
AB The increased dependence of clock cycle time on interconnect delay favors chip multiprocessors (CMP) for future microprocessor designs. This paper studies multiple-path execution (MPE) on a CMP to provide speedup on unmodified sequential code by exploring different paths of a conditional branch on separate processors. MPE performance due to processor complexity and count, cache and branch prediction architecture, processor-to-path allocation strategies, and limited interprocessor communication capabilities is explored. Simulation shows 12.7% speedup of SPECint95 with up to 33.5% on components with poor branch prediction accuracy using an 8-processor, 8-issue CMP with a simple mesh interconnect, realistic latencies, and limited bandwidth. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Florida, Dept Elect & Comp Engn, High Performance Comp & Simulat Res Lab, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida
RP Intel Corp, LTD Microproc Design Grp, 6815 NE Vinings Way 911, Hillsboro, OR 97124 USA.
EM chideste@hcs.ufl.edu; george@hcs.ufl.edu; radlinsk@hcs.ufl.edu
OI George, Alan/0000-0001-9665-2879
CR AHUJA PS, 1998, P 12 INT C SUP JUL, P101
   [Anonymous], TR1342 U WISC MAD CO
   August DI, 1998, CONF PROC INT SYMP C, P227, DOI 10.1109/ISCA.1998.694777
   Codrescu L, 2001, IEEE T COMPUT, V50, P67, DOI 10.1109/12.902753
   CODRESCU L, P 20 ANN C ADV RES V, P242
   Franklin M, 1996, IEEE T COMPUT, V45, P552, DOI 10.1109/12.509907
   HAMMOND L, 1997, IEEE COMPUT, V30, P79, DOI DOI 10.1109/2.612253
   Henning JL, 2000, COMPUTER, V33, P28, DOI 10.1109/2.869367
   Jacobsen E, 1996, PROCEEDINGS OF THE 29TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE - MICRO-29, P142, DOI 10.1109/MICRO.1996.566457
   JOHNSON R, 1996, P 29 ANN IEEE ACM IN
   Jourdan S, 1997, INT J PARALLEL PROG, V25, P363, DOI 10.1007/BF02699883
   KECKLER SW, 1998, THESIS MIT
   KESSLER R, 1998, P 1998 INT C COMP DE, P250
   Klauser A, 1998, CONF PROC INT SYMP C, P250, DOI 10.1109/ISCA.1998.694785
   Klauser A, 1999, INT SYMP MICROARCH, P38, DOI 10.1109/MICRO.1999.809441
   KRISHNAN V, 1998, P ACM INT C SUP, P85
   Lipasti MH, 1997, COMPUTER, V30, P59, DOI 10.1109/2.612250
   Matzke D, 1997, COMPUTER, V30, P37, DOI 10.1109/2.612245
   Olukotun Kunle., 1996, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems. ASPLOS VII, P2
   OPLINGER J, 1997, CSLTR97715 STANF U C
   Price C., 1995, Mips IV instruction set
   Sazeides Y, 1997, INT SYMP MICROARCH, P248, DOI 10.1109/MICRO.1997.645815
   Skadron K, 1999, IEEE T COMPUT, V48, P1260, DOI 10.1109/12.811115
   Sodani A, 1997, ACM COMP AR, P194, DOI 10.1145/384286.264200
   TOMASULO RM, 1967, IBM J RES DEV, V11, P25, DOI 10.1147/rd.111.0025
   Uht A. K., 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture (Cat. No.95TB100012), P313, DOI 10.1109/MICRO.1995.476841
   WALL D, 1993, 939 DIG W RES LAB
   Wallace S, 1998, CONF PROC INT SYMP C, P238, DOI 10.1109/ISCA.1998.694778
   Yeager KC, 1996, IEEE MICRO, V16, P28, DOI 10.1109/40.491460
NR 29
TC 2
Z9 2
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2003
VL 49
IS 1-2
BP 33
EP 52
DI 10.1016/S1383-7621(03)00042-0
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 713YZ
UT WOS:000184886700003
DA 2024-07-18
ER

PT J
AU Weiss, S
   Tsikel, R
AF Weiss, S
   Tsikel, R
TI Approximate prefix coding for system-on-a-chip programs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE computer architecture; object code; system-on-a-chip; RISC
ID CODE COMPRESSION
AB The redundancy available in binary programs presents an opportunity for better utilization of limited memory resources in systems-on-a-chip by compressing the instruction memory. Class-based coding, a form of approximate prefix coding, simplifies the code and thus is a suitable compression method for low-cost systems. We present a detailed frequency analysis of the SPEC2000 Alpha binary programs. Based on the results of this analysis, we introduce a new method for constructing classes. Then we apply this method and use it to compress the SPEC2000 Alpha binaries, and show that, in comparison with optimal prefix coding, the loss in compression efficiency is minimal. With some hardware support, the proposed method reduces the on-chip code by 43%. (C) 2003 Elsevier Science B.V. All rights reserved.
C1 Tel Aviv Univ, Dept Elect Engn Syst, IL-69978 Tel Aviv, Israel.
C3 Tel Aviv University
RP Weiss, S (corresponding author), Tel Aviv Univ, Dept Elect Engn Syst, IL-69978 Tel Aviv, Israel.
EM weiss@eng.tau.ac.il
CR Araujo G, 2000, IEEE T VLSI SYST, V8, P530, DOI 10.1109/92.894158
   Game M., 1998, CODEPACK CODE COMPRE
   HUFFMAN DA, 1952, P IRE, V40, P1098, DOI 10.1109/JRPROC.1952.273898
   ISHIHARA T, 2000, P DES AUT TEST EUR M
   Kissell K., 1997, MIPS16 HIGH DENSITY
   Lefurgy C, 1997, INT SYMP MICROARCH, P194, DOI 10.1109/MICRO.1997.645810
   Lekatsas H, 2000, DES AUT CON, P294, DOI 10.1145/337292.337423
   Lekatsas H, 1999, IEEE DATA COMPR CONF, P306, DOI 10.1109/DCC.1999.755680
   Said A, 1997, P SOC PHOTO-OPT INS, V3024, P25, DOI 10.1117/12.263240
   Smith TB, 2001, IBM J RES DEV, V45, P303, DOI 10.1147/rd.452.0303
   TURLEY JL, 1995, MICROPROCESSOR REPOR, V9
   Turpin A., 1997, Proceedings DCC '97. Data Compression Conference (Cat. No.97TB100108), P357, DOI 10.1109/DCC.1997.582059
   WEAVER C, SPEC 2000 BINARIES
   WOLFE Andrew., 1992, P 25 ANN INT S MICRO, P81
NR 14
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2003
VL 48
IS 13-15
BP 367
EP 375
DI 10.1016/S1383-7621(03)00023-7
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 683UT
UT WOS:000183169100001
DA 2024-07-18
ER

PT J
AU Liu, XY
   Huan, LJ
   Li, WJ
   Sun, RR
AF Liu, Xue Yan
   Huan, Li Juan
   Li, Wen Jing
   Sun, Rui Rui
TI An efficient multi-data owner cooperative resource sharing scheme
   against key regeneration in edge computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multi-data owner; Key-free regeneration; Edge computing; Outsourcing
   decryption; Online Education
ID ENCRYPTION
AB In cloud storage, attribute-based keyword searchable encryption realizes multi-user fine-grained authorization access control and outsourcing data sharing. However, (1) resisting key regeneration is an urgent problem to be solved in practical applications of attribute-based keyword search; (2) the general attribute-based keyword search scheme ignores the application scenario where multiple data owners jointly manage files. In addition, the interaction of data between intelligent terminals and cloud servers has become more frequent, leading to issues such as central load, transmission efficiency, and data privacy protection in cloud computing. To address the above issues, we propose an attribute-based searchable encryption scheme with the multi-data owner based on edge computing. In this scheme, the Pedersen (k, n) secret sharing protocol and the Reciprocal protocol are used to realize the common management and sharing of data by the multi-data owner to enhance data security. Secondly, the attribute set and identity information of each user are embedded into the private key to prevent key regeneration and resist user collusion attacks. Thirdly, edge computing is introduced, and part of the storage and decryption work is outsourced to edge nodes to reduce the computing load of users and data transmission bandwidth. Security proof and performance analysis show that the proposed scheme has strong security and practicability in multi-user sharing scenarios such as Online Education with multi-data owners.
C1 [Liu, Xue Yan; Li, Wen Jing; Sun, Rui Rui] Northwest Normal Univ, Sch Comp Sci & Engn, Lanzhou, Peoples R China.
   [Huan, Li Juan] Northwest Normal Univ, Sch Math & Stat, Lanzhou, Peoples R China.
C3 Northwest Normal University - China; Northwest Normal University - China
RP Liu, XY (corresponding author), Northwest Normal Univ, Sch Comp Sci & Engn, Lanzhou, Peoples R China.
EM liuxy@nwnu.edu.cn
FU Foundation Items: The National Natural Science Foundation of China
   [62262060, 61662071, 62241207]; Industrial support plan project of Gansu
   Provincial Department of Education [2022CYZC-17]; Gansu Science and
   Technology Program [22JR5RA158]
FX The authors wish to thank the anonymous referees for their patience in
   reading this manuscript and for their invaluable comments and
   suggestions. The work was supported by Foundation Items: The National
   Natural Science Foundation of China (No 's. 62262060, 61662071,
   62241207) ; the Industrial support plan project of Gansu Provincial
   Department of Education (2022CYZC-17) ; Gansu Science and Technology
   Program (22JR5RA158) .
CR An HY, 2023, J SYST ARCHITECT, V139, DOI 10.1016/j.sysarc.2023.102875
   Belguith S, 2018, COMPUT NETW, V133, P141, DOI 10.1016/j.comnet.2018.01.036
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P506
   Cui H, 2020, INFORM SCIENCES, V517, P217, DOI 10.1016/j.ins.2019.12.025
   Dolev D, 2000, SIAM J COMPUT, V30, P391, DOI 10.1137/S0097539795291562
   Gennaro R, 1996, LECT NOTES COMPUT SC, V1070, P354
   Green Matthew., 2011, USENIX SECURITY S, V2011
   Kaushik K, 2013, 2013 IEEE 14TH INTERNATIONAL CONFERENCE ON MOBILE DATA MANAGEMENT (MDM 2013), VOL 2, P200, DOI 10.1109/MDM.2013.94
   Kumar N, 2015, IEEE INTERNET THINGS, V2, P310, DOI 10.1109/JIOT.2015.2388588
   Liang YR, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102255
   Liang YR, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101741
   Luse A, 2021, IEEE T EDUC, V64, P12, DOI 10.1109/TE.2020.2998701
   Lynn V., 2016, PBC Library
   Miao YB, 2021, IEEE T DEPEND SECURE, V18, P1804, DOI 10.1109/TDSC.2019.2940573
   Miao YB, 2021, IEEE T DEPEND SECURE, V18, P1080, DOI 10.1109/TDSC.2019.2897675
   Nandi M, 2016, J MATH CRYPTOL, V10, P181, DOI 10.1515/jmc-2015-0060
   Naveh G, 2021, IEEE T EDUC, V64, P58, DOI 10.1109/TE.2020.3007853
   Pedersen T. P., 1991, Advances in Cryptology - EUROCRYPT '91. Workshop on the Theory and Application of Cryptographic Techniques Proceedings, P522
   Sahai A, 2005, LECT NOTES COMPUT SC, V3494, P457, DOI 10.1007/11426639_27
   Song DXD, 2000, P IEEE S SECUR PRIV, P44, DOI 10.1109/SECPRI.2000.848445
   Uma S, 2022, J. Syst. Archit., V132
   Wang SH., 2018, PLOS ONE, V13
   Wu X., 2021, Int.J. Netw. Secur., V23, P461
   Xu HY, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101932
   Zhang XJ, 2022, J SYST ARCHITECT, V127, DOI 10.1016/j.sysarc.2022.102508
   Zhang Yu-Qing, 2016, Journal of Software, V27, P1328, DOI 10.13328/j.cnki.jos.005004
   Zhong H, 2021, FUTURE GENER COMP SY, V115, P486, DOI 10.1016/j.future.2020.09.021
NR 27
TC 0
Z9 0
U1 5
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2024
VL 146
AR 103032
DI 10.1016/j.sysarc.2023.103032
EA DEC 2023
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EP4W8
UT WOS:001140126100001
DA 2024-07-18
ER

PT J
AU Mei, J
   Dai, LB
   Tong, Z
   Zhang, LM
   Li, KQ
AF Mei, Jing
   Dai, Longbao
   Tong, Zhao
   Zhang, Lianming
   Li, Keqin
TI Lyapunov optimized energy-efficient dynamic offloading with queue length
   constraints
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Edge computing; Energy-efficient; Lyapunov optimization; Queue length
   constraint; System stability
ID EDGE; INTERNET; MANAGEMENT; ALLOCATION; SYSTEMS; THINGS
AB With the advent of the Internet of Things (IoT), more computation-intensive applications are migrated to IoT devices. Whereas the battery with limited capacity and the processor with low computing power become the bottlenecks that limit its further development. Mobile edge computing (MEC) provides a promising solution to break through the bottlenecks. Many effective methods are proposed to guide how to offload tasks from IoT devices to MEC to enhance the computing capacity and prolong the battery life of devices. This paper investigates the task offloading problem for a multi-device single-MEC system whose status, such as task arrival rate and channel state, is dynamically changing over time and aims at minimizing the energy consumption of devices and maintaining the system stability in the long term. This problem requires lots of future information about the system, which brings a challenge since it is difficult to obtain future information. Moreover, to improve the system performance with respect to task response time, we define an individual queue length threshold for each IoT device such that the queue length of each device can stabilize around the predefined threshold. To address this problem, we first construct a virtual queue for each device to transform the queue length threshold constraint into the virtual queue stability constraint. Secondly, applying the Lyapunov optimization method, the original problem, which requires future system information, is transformed into a problem that only depends on the information of the current time. Thirdly, a dynamic energy-efficient task offloading algorithm is proposed to optimize the time-average energy consumption while maintaining the queue length constraint. This algorithm generates the offloading decision in real-time without requiring system statistical information. Lastly, simulations are conducted to analyze the effect of different parameters on performance. A group of comparisons are given, showing that the task queue length under the proposed method can be controlled effectively compared with the existing studies.
C1 [Mei, Jing; Dai, Longbao; Tong, Zhao; Zhang, Lianming] Hunan Normal Univ Changsha, Coll Informat Sci & Engn, Changsha 410012, Hunan, Peoples R China.
   [Li, Keqin] Hunan Univ, Coll Informat Sci & Engn, Changsha 410082, Hunan, Peoples R China.
   [Li, Keqin] Natl Supercomp Ctr Changsha, Changsha 410082, Hunan, Peoples R China.
   [Li, Keqin] SUNY Coll New Paltz, Dept Comp Sci, New Paltz, NY 12561 USA.
C3 Hunan Normal University; Hunan University; State University of New York
   (SUNY) System; SUNY New Paltz
RP Tong, Z (corresponding author), Hunan Normal Univ Changsha, Coll Informat Sci & Engn, Changsha 410012, Hunan, Peoples R China.
EM jingmei@hunnu.edu.cn; 202120293781@hunnu.edu.cn; tongzhao@hunnu.edu.cn;
   zlm@hunnu.edu.cn; lik@newpaltz.edu
RI Mei, Jing/AGL-8637-2022
OI Tong, Zhao/0000-0002-8624-6364
FU Program of National Natural Science Foundation of China [62072174,
   62372172]; Distinguished Youth Science Foundation of Hu-nan Province,
   China [2023JJ10030]; National Natural Sci-ence Foundation of Hunan
   Province, China [2022JJ40278, 2022JJ30398, 2021JJ30455]; Scientific
   Research Foundation of Hunan Provincial Education Department, China
   [22A0026]; Key Scientific Research Project of Hunan Provincial Education
   Department, China [22A0056]
FX The authors thank the editors and reviewers for their insightful comment
   and valuable suggestions. This work was supported by the Program of
   National Natural Science Foundation of China (Grant No. 62072174,
   62372172) , Distinguished Youth Science Foundation of Hu-nan Province,
   China (Grant No. 2023JJ10030) , National Natural Sci-ence Foundation of
   Hunan Province, China (Grant No. 2022JJ40278, 2022JJ30398, 2021JJ30455)
   , Scientific Research Foundation of Hunan Provincial Education
   Department, China (Grant No. 22A0026) , Key Scientific Research Project
   of Hunan Provincial Education Department, China (Grant No. 22A0056) .
CR Bi SZ, 2021, IEEE T WIREL COMMUN, V20, P7519, DOI 10.1109/TWC.2021.3085319
   Bi SZ, 2018, IEEE T WIREL COMMUN, V17, P4177, DOI 10.1109/TWC.2018.2821664
   Chang Z, 2021, IEEE T IND INFORM, V17, P3348, DOI 10.1109/TII.2020.2978946
   Chen DJ, 2017, IEEE INTERNET THINGS, V4, P88, DOI 10.1109/JIOT.2016.2619679
   Chen L., 2018, IEEE/ACM Trans. Netw., VPP, P1
   Chen Y, 2021, IEEE T CLOUD COMPUT, V9, P1050, DOI 10.1109/TCC.2019.2898657
   Chiang M, 2016, IEEE INTERNET THINGS, V3, P854, DOI 10.1109/JIOT.2016.2584538
   Duan HY, 2019, IEEE INTERNET THINGS, V6, P2637, DOI 10.1109/JIOT.2018.2872461
   Guo K, 2021, IEEE T COMMUN, V69, P1147, DOI 10.1109/TCOMM.2020.3038875
   Guo M, 2022, IEEE INTERNET THINGS, V9, P9025, DOI 10.1109/JIOT.2021.3118016
   Islam A, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102225
   Li KQ, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3426852
   Li KQ, 2019, J PARALLEL DISTR COM, V123, P13, DOI 10.1016/j.jpdc.2018.09.003
   Li YQ, 2020, IEEE T MOBILE COMPUT, V19, P2833, DOI 10.1109/TMC.2019.2934103
   Liang WJ, 2022, J SYST ARCHITECT, V124, DOI 10.1016/j.sysarc.2022.102405
   Lin X, 2023, IEEE T MOBILE COMPUT, V22, P2402, DOI 10.1109/TMC.2021.3122013
   Liu CG, 2021, IEEE T SYST MAN CY-S, V51, P2894, DOI 10.1109/TSMC.2019.2917547
   Liu Q, 2018, IEEE T GREEN COMMUN, V2, P721, DOI 10.1109/TGCN.2018.2835451
   Lyu XC, 2017, IEEE J SEL AREA COMM, V35, P2606, DOI 10.1109/JSAC.2017.2760186
   Mach P, 2017, IEEE COMMUN SURV TUT, V19, P1628, DOI 10.1109/COMST.2017.2682318
   Mei J, 2023, IEEE T NETW SERV MAN, V20, P3460, DOI 10.1109/TNSM.2023.3243629
   Min MH, 2019, IEEE T VEH TECHNOL, V68, P1930, DOI 10.1109/TVT.2018.2890685
   Neely, 2010, STOCHASTIC NETWORK O
   Palattella MR, 2016, IEEE J SEL AREA COMM, V34, P510, DOI 10.1109/JSAC.2016.2525418
   Ren J, 2020, IEEE T VEH TECHNOL, V69, P8900, DOI 10.1109/TVT.2020.2997685
   Sheng ZG, 2018, IEEE T CLOUD COMPUT, V6, P114, DOI 10.1109/TCC.2015.2458272
   Singhal C, 2017, ADV WIREL TECHNOL TE, P1, DOI 10.4018/978-1-5225-2023-8
   Sun YX, 2017, IEEE J SEL AREA COMM, V35, P2637, DOI 10.1109/JSAC.2017.2760160
   Tao XY, 2017, IEEE WIREL COMMUN LE, V6, P774, DOI 10.1109/LWC.2017.2740927
   Dinh TQ, 2017, IEEE T COMMUN, V65, P3571, DOI 10.1109/TCOMM.2017.2699660
   Tong Z., 2022, IEEE Internet Things J., P1
   Tong Z, 2023, J SYST ARCHITECT, V137, DOI 10.1016/j.sysarc.2023.102847
   Wang F, 2020, IEEE T WIREL COMMUN, V19, P2443, DOI 10.1109/TWC.2020.2964765
   Wu HM, 2023, IEEE T IND INFORM, V19, P2117, DOI 10.1109/TII.2022.3206787
   Yu Hongyan, 2018, 2018 IEEE INT C NETW, P1
   Zhang JN, 2020, IEEE WORLD CONGR SER, P75, DOI 10.1109/SERVICES48979.2020.00029
   Zhang K, 2016, IEEE ACCESS, V4, P5896, DOI 10.1109/ACCESS.2016.2597169
   Zhao FJ, 2021, IEEE T NETW SERV MAN, V18, P2154, DOI 10.1109/TNSM.2021.3069993
   Zhou JY, 2021, INT J SENS NETW, V35, P88, DOI 10.1504/IJSNET.2021.113628
   Zhou W, 2021, IEEE T VEH TECHNOL, V70, P5172, DOI 10.1109/TVT.2021.3075018
NR 40
TC 1
Z9 1
U1 10
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2023
VL 143
AR 102979
DI 10.1016/j.sysarc.2023.102979
EA SEP 2023
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA T1JR3
UT WOS:001075623300001
DA 2024-07-18
ER

PT J
AU Zhang, X
   Wang, YY
   Chen, SZ
   Wang, C
   Yu, DX
   Cheng, XZ
AF Zhang, Xiao
   Wang, Yangyang
   Chen, Shuzhen
   Wang, Cui
   Yu, Dongxiao
   Cheng, Xiuzhen
TI Robust communication-efficient decentralized learning with heterogeneity
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Decentralized learning; Communication-efficient; Heterogeneity
ID STOCHASTIC GRADIENT DESCENT; TERM
AB In this paper, we propose a robust communication-efficient decentralized learning algorithm, named RCEDL, to address data heterogeneity, communication heterogeneity and communication efficiency simultaneously in real -world scenarios. To the best of our knowledge, this is the first work to address the above challenges in a united framework. In detail, we design a compressed cross-gradient aggregation mechanism with delay to resolve the Non-IID issues, a blocking-resilient mechanism which allows receiving delayed parameters and gradients, and a communication-efficient mechanism including parameters compression and adaptive neighbors selection methods to reduce the communication cost as much as possible. In addition, we also provide convergence analysis of RCEDL and prove its convergence rate O( & RADIC;1NK ) same with the state-of-the-art decentralized learning algorithms. Finally, we conduct extensive experiments to evaluate RCEDL algorithm on two widely used datasets CIFAR-10 and MNIST under different experimental settings. Compared with the state-of-the-art baseline methods, the proposed RCEDL is much more robust with higher accuracy and at least 3.4 x communication cost reduction under the heterogeneous environment.
C1 [Zhang, Xiao; Wang, Yangyang; Chen, Shuzhen; Yu, Dongxiao; Cheng, Xiuzhen] Shandong Univ, Sch Comp Sci & Technol, Qingdao 266237, Peoples R China.
   [Wang, Cui] Liaocheng 2 Middle Sch, Dongyuan Middle Sch, Liaocheng 252000, Peoples R China.
C3 Shandong University
RP Chen, SZ; Yu, DX (corresponding author), Shandong Univ, Sch Comp Sci & Technol, Qingdao 266237, Peoples R China.
EM xiaozhang@sdu.edu.cn; yangyangwang@mail.sdu.edu.cn;
   szchen@mail.sdu.edu.cn; yangyangwang@mail.sdu.edu.cn; dxyu@sdu.edu.cn;
   xzcheng@sdu.edu.cn
RI Wang, Yangyang/GXH-5679-2022; yu, ya dong/KRO-7922-2024
FU National Key Research and Development Program of China [2022YFF0712100];
   National Natural Science Foundation of China [62202273]; Shandong
   Provincial Natural Science Foundation of China [ZR2021QF044];
   Fundamental Research Funds for the Central Universities; Major Basic
   Research Program of Shandong Provincial Natural Science Foundation
   [ZR2022ZD02]; National Science Fund for Excellent Young Scholars of
   China [62122042]
FX This work was supported in part by the National Key Research and
   Development Program of China under Grant No. 2022YFF0712100, in part by
   the National Natural Science Foundation of China under Grant 62202273,
   in part by Shandong Provincial Natural Science Foundation of China under
   Grant ZR2021QF044, in part by the Fundamental Research Funds for the
   Central Universities, in part by Major Basic Research Program of
   Shandong Provincial Natural Science Foundation under Grant ZR2022ZD02,
   in part by National Science Fund for Excellent Young Scholars of China
   under Grant 62122042.
CR Aketi S.A., 2021, ABS210205715 CORR
   Aketi SA, 2021, Arxiv, DOI arXiv:2102.05715
   Assran M, 2019, PR MACH LEARN RES, V97
   Awan A., 2006, P 39 ANN HAW INT C S, V9, p223c
   Balu A, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP 2021), P3675, DOI 10.1109/ICASSP39728.2021.9414564
   Bellet A, 2021, Arxiv, DOI arXiv:2104.07365
   BENGIO Y, 1994, IEEE T NEURAL NETWOR, V5, P157, DOI 10.1109/72.279181
   Cao M, 2022, HIGH-CONFID COMPUT, V2, DOI 10.1016/j.hcc.2022.100068
   Cao TD, 2022, J SYST ARCHITECT, V124, DOI 10.1016/j.sysarc.2022.102413
   Chen ZK, 2022, IEEE INTERNET THINGS, V9, P9179, DOI 10.1109/JIOT.2021.3100509
   Chen ZY, 2021, HIGH-CONFID COMPUT, V1, DOI 10.1016/j.hcc.2021.100002
   Dai R., 2022, Proceedings of Machine Learning Research, V162
   Esfandiari Y, 2021, PR MACH LEARN RES, V139
   Goyal P, 2018, Arxiv, DOI arXiv:1706.02677
   Hsu TMH, 2019, Arxiv, DOI arXiv:1909.06335
   Jiang P, 2018, ADV NEUR IN, V31
   Karimireddy SP, 2019, PR MACH LEARN RES, V97
   Li T., 2020, PROC MACH LEARN SYST, V2, P429, DOI DOI 10.48550/ARXIV.1812.06127
   Lian X., 2017, ADV NEURAL INFORM PR, P5330
   Lin T, 2021, INT C MACHINE LEARNI, V139
   Lin Y., 2018, 6 INT C LEARNING REP
   Liu QS, 2022, NEUROCOMPUTING, V489, P486, DOI 10.1016/j.neucom.2021.12.058
   McMahan HB, 2017, PR MACH LEARN RES, V54, P1273
   Nishio T, 2019, IEEE ICC
   Phuong TT, 2022, J SYST ARCHITECT, V128, DOI 10.1016/j.sysarc.2022.102555
   Qian N, 1999, NEURAL NETWORKS, V12, P145, DOI 10.1016/S0893-6080(98)00116-6
   Reisizadeh A, 2020, Arxiv, DOI arXiv:2012.14453
   Reisizadeh Reisizadeh A A, PROC 33TH INT C NEUR, P8388
   Rothchild D., 2020, PMLR, P8253
   Sattler F, 2020, IEEE T NEUR NET LEAR, V31, P3400, DOI 10.1109/TNNLS.2019.2944481
   Seide F, 2014, INTERSPEECH, P1058
   Sirb B, 2018, SIAM J OPTIMIZ, V28, P1232, DOI 10.1137/16M1081257
   Stich S. U., 2020, INT C LEARN REPR
   Stich SU, 2019, ArXiv abs/1805.09767, P1
   Su LL, 2018, CONF REC ASILOMAR C, P43, DOI 10.1109/ACSSC.2018.8645184
   Tang HL, 2019, PR MACH LEARN RES, V97
   Tong Q., 2020, ABS200906557 CORR
   Wang J., 2020, 8 INT C LEARNING REP
   Wangni JQ, 2018, 32 C NEURAL INFORM P
   Xia Q, 2021, HIGH-CONFID COMPUT, V1, DOI 10.1016/j.hcc.2021.100008
   Yu C, 2019, 36 INT C MACHINE LEA, V97
   Yu H, 2019, PR MACH LEARN RES, V97
   Yu HZ, 2023, IEEE T MOBILE COMPUT, V22, P3318, DOI 10.1109/TMC.2021.3136853
   Zhang M., 2021, 9 INT C LEARNING REP
   Zhang X., 2023, IEEE Trans. Intell. Transp. Syst., P1
   Zhang X., 46 INT ACM SIGIR C R
   Zheng YW, 2023, COMPUT COMMUN, V203, P163, DOI 10.1016/j.comcom.2023.02.025
   Zhicheng H, 2022, PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON PERVASIVE TECHNOLOGIES RELATED TO ASSISTIVE ENVIRONMENTS, PETRA 2022, P430, DOI 10.1145/3529190.3534719
   Zhu L., 2021, P ADV NEUR INF PROC, P29995
   Zhu LG, 2019, ADV NEUR IN, V32
   Zhu S., 2022, HIGH CONFIDENCE COMP, V2, DOI DOI 10.1016/J.HCC.2021.100046
NR 51
TC 3
Z9 3
U1 1
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2023
VL 141
AR 102900
DI 10.1016/j.sysarc.2023.102900
EA JUN 2023
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA K9WW5
UT WOS:001019874300001
DA 2024-07-18
ER

PT J
AU Li, XM
   Zhang, QY
   Wang, GH
   Shi, ZP
   Guan, Y
AF Li, Ximeng
   Zhang, Qianying
   Wang, Guohui
   Shi, Zhiping
   Guan, Yong
TI A unified proof technique for verifying program correctness with
   big-step semantics
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Program verification; Big-step semantics; Deductive verification; Smart
   contract
AB The deductive verification of computer programs helps ascertain the absence of errors for all possible inputs and executions. Computer programs can be written in a plethora of languages. The identification of mechanisms for reasoning about the common features of different languages gives rise to language-independent program verification techniques. Existing language-independent verification techniques either work with small-step operational semantics or require the definition of a special-purpose logic. In addition, these techniques have only been demonstrated in verification tasks where the code of the target program is completely known. We present a language-independent verification technique that works with big-step operational semantics and a general-purpose logic. We illustrate the technique by verifying programs in languages of different paradigms. We use the technique to develop a method for verifying blockchain smart contracts that could call into unknown code and be reentered from the callee. All the theoretical results and verification examples are formalized in the Coq proof assistant.
C1 [Zhang, Qianying; Shi, Zhiping; Guan, Yong] Capital Normal Univ, Coll Informat Engn, Beijing 100048, Peoples R China.
   [Li, Ximeng; Shi, Zhiping] Capital Normal Univ, Beijing Key Lab Elect Syst Reliabil Technol, Beijing 100048, Peoples R China.
   [Wang, Guohui; Guan, Yong] Capital Normal Univ, Int Sci & Technol Cooperat Base Elect Syst Reliabi, Beijing 100048, Peoples R China.
C3 Capital Normal University; Capital Normal University; Capital Normal
   University
RP Shi, ZP (corresponding author), Capital Normal Univ, Coll Informat Engn, Beijing 100048, Peoples R China.
EM shizp@cnu.edu.cn
RI chen, xian/KHW-2227-2024; Wang, Guohui/G-8935-2015
FU National Key RD Plan, China [2019YFB1309900]; National Natural Science
   Foundation of China [62002246, 61876111, 61877040, 62272322, 62272323];
   Project of Beijing Municipal Education Commission, China
   [KM201910028005, KM202010028010]; Academy for Multidisciplinary Studies,
   Capital Normal University, China [20531120005]
FX This work was supported by the National Key R & D Plan, China
   (2019YFB1309900) , National Natural Science Foundation of China
   (62002246, 61876111, 61877040, 62272322, 62272323) , the Project of
   Beijing Municipal Education Commission, China (KM201910028005,
   KM202010028010) and the Academy for Multidisciplinary Studies, Capital
   Normal University, China (20531120005) .
CR Amani S, 2018, P 7 INT C CERT PROGR, P66, DOI DOI 10.1145/3167084
   [Anonymous], 2022, Understanding The DAO Attack-CoinDesk
   [Anonymous], 2022, SOLIDITY LANGUAGE
   [Anonymous], 2022, VYPER LANGUAGE
   Bertot Y., 2004, INTERACTIVE THEOREM
   Bräm C, 2021, P ACM PROGRAM LANG, V5, DOI 10.1145/3485523
   Bulwahn L, 2008, LECT NOTES COMPUT SC, V5170, P134, DOI 10.1007/978-3-540-71067-7_14
   Cassez F, 2022, LECT NOTES COMPUT SC, V13487, P50, DOI 10.1007/978-3-031-15008-1_5
   Cavalcanti Ana, 2011, FM 2011: Formal Methods. Proceedings 17th International Symposium on Formal Methods, P246, DOI 10.1007/978-3-642-21437-0_20
   Clement Dominique., 1986, LFP 86, P13
   Dharanikota Samvid, 2021, 2021 Formal Methods in Computer Aided Design (FMCAD), P133, DOI 10.34727/2021/isbn.978-3-85448-046-4_22
   Dijkstra Edsger W., 1990, Predicate Calculus and Program Semantics, DOI DOI 10.1007/978-1-4612-3228-5
   DIJKSTRA EW, 1975, COMMUN ACM, V18, P453, DOI [10.1145/360933.360975, 10.1145/390016.808417]
   Eth-isabelle, 2022, US
   Filliâtre JC, 2013, LECT NOTES COMPUT SC, V7792, P125, DOI 10.1007/978-3-642-37036-6_8
   Han N, 2020, LECT NOTES COMPUT SC, V12470, P44, DOI 10.1007/978-3-030-64437-6_3
   Hoare C. A. R., 1998, Unifying Theories of Programming
   HOARE CAR, 1969, COMMUN ACM, V12, P576, DOI 10.1145/363235.363259
   KAHN G, 1987, LECT NOTES COMPUT SC, V247, P22
   Kalra S, 2018, 25TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2018), DOI 10.14722/ndss.2018.23082
   Ke W, 2012, FRONT COMPUT SCI-CHI, V6, P17, DOI 10.1007/s11704-012-2901-5
   Li X., 2022, J SOFTW, DOI [10.13328/j.cnki.jos.006616, DOI 10.13328/J.CNKI.JOS.006616]
   Li X., 2021, P 7 INT S DEPENDABLE, P61, DOI [10.1007/978-3-030-91265-9_4, DOI 10.1007/978-3-030-91265-9_4]
   Moore Brandon, 2018, Programming Languages and Systems. 27th European Symposium on Programming, ESOP 2018, held as part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2018. Proceedings: LNCS 10801, P589, DOI 10.1007/978-3-319-89884-1_21
   Moore JS, 2003, LECT NOTES COMPUT SC, V2860, P289
   Nehai Z., 2019, Formal Methods, P299, DOI [10.1007/978-3-030-54994-722, DOI 10.1007/978-3-030-54994-722]
   Nielson F., 2019, FORMAL METHODS APPET, DOI [10.1007/978-3-030-05156-3, DOI 10.1007/978-3-030-05156-3]
   Nielson H. R., 2007, SER UNDERGRADUATE TO, DOI [10.1007/978-1-84628-692-6, DOI 10.1007/978-1-84628-692-6]
   Nipkow T., 2014, CONCRETE SEMANTICS I, DOI [DOI 10.1007/978-3-319-10542-0, 10.1007/ 978-3-319-10542-0]
   Oliveira M, 2009, FORM ASP COMPUT, V21, P3, DOI 10.1007/s00165-007-0052-5
   Park D, 2020, LECT NOTES COMPUT SC, V12224, P151, DOI 10.1007/978-3-030-53288-8_8
   Permenev A, 2020, P IEEE S SECUR PRIV, P1661, DOI 10.1109/SP40000.2020.00024
   Plotkin G.D, 1981, AARHUS U LECT NOTES
   Qin SC, 2003, LECT NOTES COMPUT SC, V2805, P321
   Reynolds J.C., 1998, Theories of Programming Languages
   Reynolds JC, 2002, IEEE S LOG, P55, DOI 10.1109/LICS.2002.1029817
   Schiffl J., 2020, FORMAL ANAL SMART CO, P204, DOI [10.1007/978-3-030-64354-6_8, DOI 10.1007/978-3-030-64354-6_8]
   Schneidewind C, 2020, CCS '20: PROCEEDINGS OF THE 2020 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P621, DOI 10.1145/3372297.3417250
   Sheng F, 2020, FORM ASP COMPUT, V32, P275, DOI 10.1007/s00165-020-00513-4
   Stefanescu A, 2016, ACM SIGPLAN NOTICES, V51, P74, DOI [10.1145/2983990.2984027, 10.1145/3022671.2984027]
   Tolmach P, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3464421
   Wang Ji, 2019, Journal of Software, V30, P33, DOI 10.13328/j.cnki.jos.005652
   Wood G., 2014, Ethereum project yellow paper, V151, P1
   Ximeng Li, 2019, Formal Methods and Software Engineering. 21st International Conference on Formal Engineering Methods, ICFEM 2019. Proceedings. Lecture Notes in Computer Science (LNCS 11852), P121, DOI 10.1007/978-3-030-32409-4_8
   Yaga D.J., 2018, NIST Pubs, V8202, P1, DOI [10.6028/NIST.IR.8202, DOI 10.6028/NIST.IR.8202]
NR 45
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2023
VL 136
AR 102820
DI 10.1016/j.sysarc.2022.102820
EA JAN 2023
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8L4WG
UT WOS:000923783000001
DA 2024-07-18
ER

PT J
AU Xu, XC
   Liu, K
   Dai, PL
   Jin, FY
   Ren, HL
   Zhan, CJ
   Guo, ST
AF Xu, Xincao
   Liu, Kai
   Dai, Penglin
   Jin, Feiyu
   Ren, Hualing
   Zhan, Choujun
   Guo, Songtao
TI Joint task offloading and resource optimization in NOMA-based vehicular
   edge computing: A game-theoretic DRL approach
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Vehicular edge computing; Real-time task offloading; Heterogeneous
   resource allocation; Deep reinforcement learning; Exact potential game
ID ALLOCATION; INTERNET
AB Vehicular edge computing (VEC) becomes a promising paradigm for the development of emerging intelligent transportation systems. Nevertheless, the limited resources and massive transmission demands bring great challenges on implementing vehicular applications with stringent deadline requirements. This work presents a non-orthogonal multiple access (NOMA) based architecture in VEC, where heterogeneous edge nodes are cooperated for real-time task processing. We derive a vehicle-to-infrastructure (V2I) transmission model by considering both intra-edge and inter-edge interferences and formulate a cooperative resource optimization (CRO) problem by jointly optimizing the task offloading and resource allocation, aiming at maximizing the service ratio. Further, we decompose the CRO into two subproblems, namely, task offloading and resource allocation. In particular, the task offloading subproblem is modeled as an exact potential game (EPG), and a multi-agent distributed distributional deep deterministic policy gradient (MAD4PG) is proposed to achieve the Nash equilibrium. The resource allocation subproblem is divided into two independent convex optimization problems, and an optimal solution is proposed by using a gradient-based iterative method and KKT condition. Finally, we build the simulation model based on real-world vehicular trajectories and give a comprehensive performance evaluation, which conclusively demonstrates the superiority of the proposed solutions.
C1 [Xu, Xincao; Liu, Kai; Jin, Feiyu; Ren, Hualing; Guo, Songtao] Chongqing Univ, Coll Comp Sci, Chongqing, Peoples R China.
   [Liu, Kai] Nanfang Coll, Sch Elect & Comp Engn, Guangzhou, Peoples R China.
   [Dai, Penglin] Southwest Jiaotong Univ, Sch Comp & Artificial Intelligence, Chengdu, Peoples R China.
   [Zhan, Choujun] South China Normal Univ, Sch Comp, Guangzhou, Peoples R China.
C3 Chongqing University; Nanfang College, Guangzhou; Southwest Jiaotong
   University; South China Normal University
RP Liu, K (corresponding author), Chongqing Univ, Coll Comp Sci, Chongqing, Peoples R China.
EM near@cqu.edu.cn; liukai0807@cqu.edu.cn; penglindai@swjtu.edu.cn;
   fyjin@cqu.edu.cn; renharlin@cqu.edu.cn; zchoujun2-c@my.cityu.edu.hk;
   guosongtao@cqu.edu.cn
RI Dai, Penglin/ISU-9272-2023; Dai, Penglin/AAK-4084-2021
OI Xu, Xincao/0000-0001-5057-5468
FU National Natural Science Foundation of China [62172064, 62172342];
   Chongqing Young-Talent Program [cstc2022ycjh-bgzxm0039]; Venture amp;
   Innovation Support Program for Chongqing Overseas Returnees [cx2021063]
FX This work was supported in part by the National Natural Science
   Foundation of China under Grant No. 62172064 and 62172342, the Chongqing
   Young-Talent Program (Project No. cstc2022ycjh-bgzxm0039), and the
   Venture & Innovation Support Program for Chongqing Overseas Returnees
   (Project No. cx2021063).
CR Alam MZ, 2022, IEEE T WIREL COMMUN, V21, P7641, DOI 10.1109/TWC.2022.3160099
   Albaba BM, 2022, IEEE T CONTR SYST T, V30, P885, DOI 10.1109/TCST.2021.3075557
   Althamary I, 2019, INT WIREL COMMUN, P1154, DOI 10.1109/iwcmc.2019.8766739
   Bagheri Hamidreza, 2021, IEEE Communications Standards Magazine, V5, P48, DOI 10.1109/MCOMSTD.001.2000069
   Barth-Maron G., 2018, PROC INT C LEARN REP
   Boyd S.P., 2004, Convex optimization, DOI [10.1017/CBO9780511804441, DOI 10.1017/CBO9780511804441]
   Chen MG, 2021, IEEE T MOBILE COMPUT, V20, P2025, DOI 10.1109/TMC.2020.2973993
   Chew Y. H., 2016, POTENTIAL GAME THEOR
   Cui YP, 2021, IEEE T VEH TECHNOL, V70, P13062, DOI 10.1109/TVT.2021.3125109
   Dai P., 2021, P IEEE INFOCOM
   Dai PL, 2023, IEEE T MOBILE COMPUT, V22, P1464, DOI 10.1109/TMC.2021.3106147
   Dai PL, 2022, IEEE T INTELL TRANSP, V23, P899, DOI 10.1109/TITS.2020.3017172
   Han X, 2021, IEEE T INTELL TRANSP, V22, P5437, DOI 10.1109/TITS.2020.3038558
   Islam SMR, 2017, IEEE COMMUN SURV TUT, V19, P721, DOI 10.1109/COMST.2016.2621116
   Khan WU, 2022, IEEE T INTELL TRANSP, V23, P22442, DOI 10.1109/TITS.2021.3091402
   Liu CH, 2023, NEURAL COMPUT APPL, V35, P12373, DOI 10.1007/s00521-021-05766-5
   Liu CH, 2020, IEEE INTERNET THINGS, V7, P7999, DOI 10.1109/JIOT.2020.2997720
   Liu K, 2021, IEEE T MOBILE COMPUT, V20, P3181, DOI 10.1109/TMC.2020.2997460
   Liu K, 2019, IEEE COMMUN MAG, V57, P41, DOI 10.1109/MCOM.2019.1800772
   Liu K, 2016, IEEE ACM T NETWORK, V24, P1759, DOI 10.1109/TNET.2015.2432804
   Liu K, 2014, IEEE T INTELL TRANSP, V15, P2419, DOI 10.1109/TITS.2014.2316006
   Liu YP, 2019, IEEE WIREL COMMUN, V26, P88, DOI 10.1109/MWC.2019.1800515
   Liu ZK, 2022, IEEE T SYST MAN CY-S, V52, P4388, DOI 10.1109/TSMC.2021.3097005
   Nie YW, 2021, IEEE T VEH TECHNOL, V70, P13162, DOI 10.1109/TVT.2021.3118446
   outreach, DAT SOURC DIDI CHUX
   Papandriopoulos J, 2006, IEEE ICC, P3270
   Patel DK, 2021, IEEE T WIREL COMMUN, V20, P6254, DOI 10.1109/TWC.2021.3073050
   Rajeswaran A, 2020, PROC INT C MACH LEAR, P7953
   Sun YS, 2020, IEEE T VEH TECHNOL, V69, P14001, DOI 10.1109/TVT.2020.3025624
   Xu LM, 2022, IEEE T WIREL COMMUN, V21, P461, DOI 10.1109/TWC.2021.3096881
   Xu XC, 2022, IEEE INT C INTELL TR, P3762, DOI 10.1109/ITSC55140.2022.9921762
   [许新操 Xu Xincao], 2021, [电子学报, Acta Electronica Sinica], V49, P851
   Xu XC, 2020, MOBILE NETW APPL, V25, P2482, DOI 10.1007/s11036-020-01591-7
   Zhang FH, 2021, IEEE INTERNET THINGS, V8, P16522, DOI 10.1109/JIOT.2021.3075250
   Zhang K, 2022, IEEE T COMPUT SOC SY, V9, P239, DOI 10.1109/TCSS.2021.3068369
   Zhang K, 2022, IEEE T IND INFORM, V18, P1405, DOI 10.1109/TII.2021.3088407
   Zheng LY, 2022, AAAI CONF ARTIF INTE, P9217
   Zhou ZY, 2019, IEEE T VEH TECHNOL, V68, P3113, DOI 10.1109/TVT.2019.2894851
   Zhu HB, 2021, IEEE INTERNET THINGS, V9, P12770, DOI 10.1109/JIOT.2021.3138434
NR 39
TC 12
Z9 12
U1 20
U2 94
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2023
VL 134
AR 102780
DI 10.1016/j.sysarc.2022.102780
EA NOV 2022
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6R3OO
UT WOS:000892217000003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Caro, M
   Tabani, H
   Abella, J
AF Caro, Marti
   Tabani, Hamid
   Abella, Jaume
TI At-scale evaluation of weight clustering to enable energy-efficient
   object detection
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embeddedsystems; Energyefficiency; Neuralnetworkapplication;
   Autonomousdriving
AB Accelerators implementing Deep Neural Networks (DNNs) for image-based object detection operate on large volumes of data due to fetching images and neural network parameters, especially if they need to process video streams, hence with high power dissipation and bandwidth requirements to fetch all those data. While some solutions exist to mitigate power and bandwidth demands for data fetching, they are often assessed in the context of limited evaluations with a scale much smaller than that of the target application, which challenges finding the best tradeoff in practice.This paper sets up the infrastructure to assess at-scale a key power and bandwidth optimization - weight clustering - for You Only Look Once v3 (YOLOv3), a neural network-based object detection system, using videos of real driving conditions. Our assessment shows that accelerators such as systolic arrays with an Output Stationary architecture turn out to be a highly effective solution combined with weight clustering. In particular, applying weight clustering independently per neural network layer, and using between 32 (5-bit) and 256 (8 -bit) weights allows achieving an accuracy close to that of the original YOLOv3 weights (32-bit weights). Such bit-count reduction of the weights allows shaving bandwidth requirements down to 30%-40% of the original requirements, and reduces energy consumption down to 45%. This is based on the fact that (i) energy due to multiply-and-accumulate operations is much smaller than DRAM data fetching, and (ii) designing accelerators appropriately may make that most of the data fetched corresponds to neural network weights, where clustering can be applied. Overall, our at-scale assessment provides key results to architect camera-based object detection accelerators by putting together a real-life application (YOLOv3), and real driving videos, in a unified setup so that trends observed are reliable.
C1 [Caro, Marti; Tabani, Hamid; Abella, Jaume] Barcelona Supercomp Ctr BSC, Barcelona, Spain.
   [Caro, Marti] Univ Politecn Catalunya UPC, Barcelona, Spain.
C3 Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS); Universitat Politecnica de Catalunya
RP Caro, M (corresponding author), Barcelona Supercomp Ctr BSC, Barcelona, Spain.
EM marti.caroroca@bsc.es
RI Abella, Jaume/B-7422-2016
OI Abella, Jaume/0000-0001-7951-4028; Caro Roca, Marti/0000-0002-0856-1991
FU European Union Regional Development Fund [001-P-001723]; Spanish
   Ministry of Science and Innovation
   [PID2019-107255GB-C21/AEI/10.13039/501100011033]
FX The DRAC project under grant 001-P-001723 is co-financed by the European
   Union Regional Development Fund within the framework of the ERDF
   Operational Program of Catalonia 2014-2020 with a grant of 50% of total
   eligible cost. This work has also been partially supported by the
   Spanish Ministry of Science and Innovation under grant
   PID2019-107255GB-C21/AEI/10.13039/501100011033.
CR [Anonymous], 2016, ARXIV160202830
   [Anonymous], 2017, ABS170203044 CORR
   [Anonymous], INTRO CONVOLUTIONAL
   Apollo, 2018, APOLLO OPEN AUTONOMO
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Choi Y., 2016, ARXIV161201543
   Courbariaux M, 2015, ADV NEUR IN, V28
   Dhillon IS, 2000, LECT NOTES ARTIF INT, V1759, P245, DOI 10.1007/3-540-46502-2_13
   Gong YC, 2014, LECT NOTES COMPUT SC, V8695, P392, DOI 10.1007/978-3-319-10584-0_26
   Goodfellow I, 2016, ADAPT COMPUT MACH LE, P1
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Han Song, 2016, P INT C LEARN REPR
   He Kaiming, 2016, P INT C COMP VIS PAT, DOI 10.1109/CVPR.2016.90
   JOHNSON KT, 1993, COMPUTER, V26, P20, DOI 10.1109/2.241423
   Krishnamoorthi Raghuraman, 2018, ARXIV180608342V1
   Kung S. Y., 1985, IEEE ASSP Magazine, V2, P4, DOI 10.1109/MASSP.1985.1163741
   Kwon H, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P754, DOI 10.1145/3352460.3358252
   Li S, 2020, IEEE COMPUT ARCHIT L, V19, P106, DOI 10.1109/LCA.2020.2973991
   Li S, 2011, ICCAD-IEEE ACM INT, P694, DOI 10.1109/ICCAD.2011.6105405
   MacQueen J, 1967, P 5 BERKELEY S MATH, V1
   Microsoft, 2015, COCO DET EV
   Moolchandani D, 2021, J SYST ARCHITECT, V113, DOI 10.1016/j.sysarc.2020.101887
   Owens J.D., 2007, SIGGRAPH 07, P2
   Padilla R., 2018, Object Detection Metrics
   Padilla R, 2021, ELECTRONICS-SWITZ, V10, DOI 10.3390/electronics10030279
   Padilla R, 2020, INT CONF SYST SIGNAL, P237, DOI [10.1109/IWSSIP48289.2020.9145130, 10.1109/iwssip48289.2020.9145130]
   Redmon J., 2018, DARKNET FRAMEWORK YO
   Redmon J., 2018, P IEEE C COMP VIS PA
   Redmon J, 2017, PROC CVPR IEEE, P6517, DOI 10.1109/CVPR.2017.690
   Schmidhuber J, 2015, NEURAL NETWORKS, V61, P85, DOI 10.1016/j.neunet.2014.09.003
   Seo S, 2019, APPL SCI-BASEL, V9, DOI 10.3390/app9122559
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Tabani H, 2020, I SYM OBJ-OR R-T D C, P144, DOI 10.1109/ISORC49007.2020.00030
   Tung F, 2018, PROC CVPR IEEE, P7873, DOI 10.1109/CVPR.2018.00821
   Utah J., 2020, ANGELES 4K SKYSCRAPE
   Utah J., 2020, RIO 4K COPACABANA BE
   Utah J., 2020, SAN FRANCISCO 4K DRI
   Utah J., 2020, SAN FRANCISCO 4K NIG
   Utah J., 2020, VEGAS 4K SUNSET DRIV
   Utah J., 2020, MIAMI 4K GOLD COAST
   Wang ZX, 2020, IEEE ACCESS, V8, P116569, DOI 10.1109/ACCESS.2020.3004198
   Wu H, 2022, IEEE T SERV COMPUT, V15, P1334, DOI 10.1109/TSC.2020.2988760
   Ye S., 2018, ARXIV PREPRINT ARXIV
NR 43
TC 2
Z9 2
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102635
DI 10.1016/j.sysarc.2022.102635
EA JUL 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3C8PK
UT WOS:000828879400002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Chen, JC
   He, Y
   Zhang, Y
   Han, PC
   Du, CL
AF Chen, Jinchao
   He, Yu
   Zhang, Ying
   Han, Pengcheng
   Du, Chenglie
TI Energy-aware scheduling for dependent tasks in heterogeneous
   multiprocessor systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Heterogeneous multiprocessor system; Dependent tasks; Energy-aware
   scheduling; Schedule length; Energy consumption limitation
ID RELIABLE PARALLEL APPLICATIONS; TIME; CONSUMPTION; ALGORITHMS; WORKFLOWS
AB Heterogeneous multiprocessor platform has been widely adopted as an effective approach to providing strong calculation capability while keeping complexity and energy consumption under control in large-scale systems. Although this platform is able to achieve efficient cost reduction and flexibility enhancement in the design and development process of real-time applications, it brings a serious and complex multi-task scheduling problem, especially for dependent tasks with energy consumption constraints. All tasks should be scheduled according to appropriate strategies such that their dependence requirements and energy consumption limitations would be satisfied even in the worst-case situations. In this work, we focus on the energy-aware scheduling problem of dependent tasks in heterogeneous multiprocessor systems. First, we model the dependent tasks and heterogeneous processors, and formulate the energy-aware scheduling problem as a constrained optimization one with an objective of minimizing the schedule length of tasks. Then, by adopting an efficient task prioritization strategy and a weight-based energy distribution strategy, we propose a list-based energyaware scheduling algorithm to seek an approximate optimal start time and processor allocation for each task, guaranteeing that all tasks would be executed efficiently while meeting the dependence and energy requirements. Experiments with randomly generated tasks are conducted to evaluate the performances of the proposed approach in terms of schedule length, optimal solution ratio, and execution time.
C1 [Chen, Jinchao; He, Yu; Zhang, Ying; Han, Pengcheng; Du, Chenglie] Northwestern Polytech Univ, Sch Comp Sci, Xian 710072, Peoples R China.
C3 Northwestern Polytechnical University
RP Chen, JC (corresponding author), Northwestern Polytech Univ, Sch Comp Sci, Xian 710072, Peoples R China.
EM cjc@nwpu.edu.cn; edisonhe@mail.nwpu.edu.cn; zhang_ying@nwpu.edu.cn;
   hanpengcheng_1990@nwpu.edu.cn; ducl@nwpu.edu.cn
RI Chen, Jinchao/R-7884-2019; Zhang, Ying/AAB-1649-2022
OI Chen, Jinchao/0000-0001-6234-1001; Zhang, Ying/0000-0002-7557-2965
FU National Natural Science Foundation of China [62106202]; Aeronautical
   Science Foundation of China [2020Z023053004]
FX This paper is supported in part by the National Natural Science
   Foundation of China No. 62106202 and the Aeronautical Science Foundation
   of China No. 2020Z023053004.
CR Chen JC, 2022, IEEE T INTELL TRANSP, V23, P25546, DOI 10.1109/TITS.2021.3066240
   Chen JC, 2022, SWARM EVOL COMPUT, V69, DOI 10.1016/j.swevo.2021.101005
   Chen JC, 2022, IEEE T INTELL TRANSP, V23, P16842, DOI 10.1109/TITS.2021.3131473
   Chen JC, 2023, CONCURR COMP-PRACT E, V35, DOI 10.1002/cpe.6256
   Chen JC, 2019, REAL TIM SYST SYMP P, P540, DOI 10.1109/RTSS46320.2019.00059
   Chen JC, 2018, J SYST ARCHITECT, V90, P72, DOI 10.1016/j.sysarc.2018.09.002
   Chen WH, 2017, FUTURE GENER COMP SY, V74, P1, DOI 10.1016/j.future.2017.03.008
   Cheng MX, 2018, ASIA S PACIF DES AUT, P129, DOI 10.1109/ASPDAC.2018.8297294
   Duan RB, 2014, IEEE T CLOUD COMPUT, V2, P29, DOI 10.1109/TCC.2014.2303077
   Jiang JQ, 2017, J GRID COMPUT, V15, P435, DOI 10.1007/s10723-017-9391-5
   Lee WY, 2012, IEEE T PARALL DISTR, V23, P530, DOI 10.1109/TPDS.2011.87
   Lee YC, 2011, IEEE T PARALL DISTR, V22, P1374, DOI 10.1109/TPDS.2010.208
   Moulik S, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101953
   Moulik S, 2021, INTEGRATION, V77, P59, DOI 10.1016/j.vlsi.2020.11.012
   Moulik S, 2021, J SYST ARCHITECT, V112, DOI 10.1016/j.sysarc.2020.101847
   Moulik S, 2020, ASIA S PACIF DES AUT, P500, DOI 10.1109/ASP-DAC47756.2020.9045240
   Moulik S, 2018, SUSTAIN COMPUT-INFOR, V18, P66, DOI 10.1016/j.suscom.2018.03.003
   Qin Y, 2019, IEEE ACCESS, V7, P30536, DOI 10.1109/ACCESS.2019.2902353
   Quan Z, 2020, IEEE T PARALL DISTR, V31, P1165, DOI 10.1109/TPDS.2019.2959533
   Rimal BP, 2017, IEEE T PARALL DISTR, V28, P290, DOI 10.1109/TPDS.2016.2556668
   Sahni J, 2018, IEEE T CLOUD COMPUT, V6, P2, DOI 10.1109/TCC.2015.2451649
   Singh V, 2018, FUTURE GENER COMP SY, V79, P95, DOI 10.1016/j.future.2017.09.054
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Xiao XR, 2016, IEEE TRUST BIG, P1471, DOI [10.1109/TrustCom.2016.228, 10.1109/TrustCom.2016.0230]
   Xie GQ, 2018, IEEE T SUST COMPUT, V3, P167, DOI 10.1109/TSUSC.2017.2711362
   Xie GQ, 2017, IEEE T PARALL DISTR, V28, P3426, DOI 10.1109/TPDS.2017.2730876
   Xie GQ, 2017, IEEE T SUST COMPUT, V2, P62, DOI 10.1109/TSUSC.2017.2705183
   Xie GQ, 2017, IEEE T IND INFORM, V13, P1629, DOI 10.1109/TII.2016.2641473
   Xie GQ, 2017, IEEE T IND INFORM, V13, P1068, DOI 10.1109/TII.2017.2676183
   Yang S, 2015, INT WORKS POW TIM, P103, DOI 10.1109/PATMOS.2015.7347594
   Zhang LX, 2017, INFORM SCIENCES, V379, P241, DOI 10.1016/j.ins.2016.08.003
   Zhou JL, 2018, J SYST ARCHITECT, V82, P1, DOI 10.1016/j.sysarc.2017.09.007
NR 32
TC 45
Z9 45
U1 7
U2 46
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102598
DI 10.1016/j.sysarc.2022.102598
EA JUN 2022
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4O9RS
UT WOS:000855031800004
DA 2024-07-18
ER

PT J
AU Yin, H
   Li, YF
   Li, FM
   Deng, H
   Zhang, W
   Li, KQ
AF Yin, Hui
   Li, Yangfan
   Li, Fangmin
   Deng, Hua
   Zhang, Wei
   Li, Keqin
TI An efficient and access policy-hiding keyword search and data sharing
   scheme in cloud-assisted IoT
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Attribute-based encryption; Attribute-based keyword search; Access
   policy hiding; Cloud computing; Data sharing; Internet of Things (IoT)
ID PUBLIC-KEY ENCRYPTION
AB By leveraging the cloud computing paradigm, the cloud-assisted Internet of Things (IoT) is able to offer the massive storage and highly available computation services for end-users. When the data collected from IoT devices is endlessly gathering to the cloud center, the data security become new challenges. Encrypting data is an effective measure to guarantee data confidentiality. However, traditional encryption techniques make the data searching and access control inoperative. Current attribute-based keyword search (ABKS) techniques provide a feasibility to achieve data searching and access control over encrypted data simultaneously. However, existing ABKS schemes leak sensitive information via clear access policy and may be unsuitable for certain IoT applications, where the access policies in data might contain private information of data owners such as the security number or the residential area of a resident in smart grids. In this work, we design an efficient and policy-hiding attribute-based keyword search and data sharing scheme (PH-ABKS-DS) in cloud-assisted IoT. To the best of our knowledge, this construction is the first PH-ABKS-DS with practical efficiency that is constructed on prime order group. We provide detailed correctness and security analyses for PH-ABKS-DS. Extensive experiments demonstrate that our proposed PH-ABKS-DS is correct and practical.
C1 [Yin, Hui; Li, Fangmin; Deng, Hua; Zhang, Wei] Changsha Univ, Coll Comp Engn & Appl Math, Changsha 410022, Hunan, Peoples R China.
   [Li, Yangfan] Hunan Univ, Coll Informat Sci & Engn, Changsha 410082, Hunan, Peoples R China.
   [Li, Keqin] SUNY Coll New Paltz, Dept Comp Sci, New Paltz, NY 12561 USA.
C3 Changsha University; Hunan University; State University of New York
   (SUNY) System; SUNY New Paltz
RP Li, YF (corresponding author), Hunan Univ, Coll Informat Sci & Engn, Changsha 410082, Hunan, Peoples R China.
EM yangfanli@hnu.edu.cn; lifangmin@whut.edu.cn
FU National Natural Science Foundation of China [61972058, 61902123,
   61772088]; Natural Science Foundation of Hunan Province, China
   [2021JJ30760, 2021JJ40636]; Key Research Projects of Provincial
   Education Department of Hunan [20A041]; Outstanding Youth Research
   Project of Provincial Education Department of Hunan [20B064, 21B0775]
FX Acknowledgments The work is supported by the National Natural Science
   Foundation of China under Grant Nos. 61972058, 61902123, and 61772088;
   The Natural Science Foundation of Hunan Province, China under Grant Nos.
   2021JJ30760 and 2021JJ40636; Key Research Projects of Provincial
   Education Department of Hunan under Grant No. 20A041; Outstanding Youth
   Research Project of Provincial Education Department of Hunan under Grant
   Nos. 20B064 and 21B0775; Hui Yin and Yangfan Li contributed equally to
   this paper.
CR [Anonymous], 2013, INT C FIN CRYPT DAT
   Bethencourt J, 2007, P IEEE S SECUR PRIV, P321, DOI 10.1109/sp.2007.11
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P506
   Boneh D, 2007, LECT NOTES COMPUT SC, V4392, P535
   Bosch C, 2015, ACM COMPUT SURV, V47, DOI 10.1145/2636328
   Bost R, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1143, DOI 10.1145/2976749.2978303
   Chase M, 2009, CCS'09: PROCEEDINGS OF THE 16TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P121
   Cheung L, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P456
   Curtmola R., 2006, PROC ACM C COMPUT CO, P79
   Deng H, 2020, IEEE INTERNET THINGS, V7, P11601, DOI 10.1109/JIOT.2020.2999350
   Gan TY, 2021, SOFT COMPUT, V25, P10543, DOI 10.1007/s00500-021-05996-8
   gas.dia.unisa.it, PROJECTSJPBCINDEXHTM
   Golle P, 2004, LECT NOTES COMPUT SC, V3089, P31, DOI 10.1007/978-3-540-24852-1_3
   Goyal V., 2006, P 13 ACM C COMP COMM, P89, DOI DOI 10.1145/1180405.1180418
   Hahn F, 2014, CCS'14: PROCEEDINGS OF THE 21ST ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P310, DOI 10.1145/2660267.2660297
   Hur J, 2011, IEEE T PARALL DISTR, V22, P1214, DOI 10.1109/TPDS.2010.203
   Kamara S., 2012, P ACM C COMP COMM SE, P965, DOI DOI 10.1145/2382196.2382298
   Kamara S, 2010, LECT NOTES COMPUT SC, V6054, P136, DOI 10.1007/978-3-642-14992-4_13
   Kim KS, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1449, DOI 10.1145/3133956.3133970
   Lai JZ, 2012, 7TH ACM SYMPOSIUM ON INFORMATION, COMPUTER AND COMMUNICATIONS SECURITY (ASIACCS 2012)
   Lewko A, 2011, LECT NOTES COMPUT SC, V6632, P568, DOI 10.1007/978-3-642-20465-4_31
   Li Q, 2020, IEEE ACCESS, V8, P123430, DOI 10.1109/ACCESS.2020.3004897
   Miao YB, 2020, IEEE T SERV COMPUT, V13, P985, DOI 10.1109/TSC.2017.2757467
   Miao YB, 2018, IEEE INTERNET THINGS, V5, P3008, DOI 10.1109/JIOT.2017.2779124
   Mohamad Moesfa Soeheila, 2013, Information Security and Cryptology. 8th International Conference, Inscrypt 2012. Revised Selected Papers, P137, DOI 10.1007/978-3-642-38519-3_10
   Satar SDM, 2021, FUTURE INTERNET, V13, DOI 10.3390/fi13110279
   Nishide T, 2008, LECT NOTES COMPUT SC, V5037, P111, DOI 10.1007/978-3-540-68914-0_7
   Ostrovsky R, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P195, DOI 10.1145/1315245.1315270
   Phuong TVX, 2016, IEEE T INF FOREN SEC, V11, P35, DOI 10.1109/TIFS.2015.2475723
   Qi SY, 2021, IEEE INTERNET THINGS, V8, P2886, DOI 10.1109/JIOT.2020.3020979
   Rahman MS, 2022, IEEE T IND INFORM, V18, P5007, DOI 10.1109/TII.2021.3105527
   Ren K, 2012, IEEE INTERNET COMPUT, V16, P69, DOI 10.1109/MIC.2012.14
   Sahai A, 2005, LECT NOTES COMPUT SC, V3494, P457, DOI 10.1007/11426639_27
   Song DXD, 2000, P IEEE S SECUR PRIV, P44, DOI 10.1109/SECPRI.2000.848445
   Song XF, 2020, IEEE T DEPEND SECURE, V17, P912, DOI 10.1109/TDSC.2018.2822294
   Stefanov E, 2014, 21ST ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2014), DOI 10.14722/ndss.2014.23298
   Sun JF, 2020, IEEE INTERNET THINGS, V7, P6566, DOI 10.1109/JIOT.2020.2974257
   Sun WH, 2014, IEEE INFOCOM SER, P226, DOI 10.1109/INFOCOM.2014.6847943
   Wang T, 2022, IEEE T IND INFORM, V18, P4981, DOI 10.1109/TII.2021.3103547
   Wang W, 2020, IEEE T IND INFORM, V16, P4221, DOI 10.1109/TII.2019.2950295
   Waters B, 2011, LECT NOTES COMPUT SC, V6571, P53, DOI 10.1007/978-3-642-19379-8_4
   Xiong H, 2022, IEEE INTERNET THINGS, V9, P401, DOI 10.1109/JIOT.2021.3109440
   Xu P, 2013, IEEE T COMPUT, V62, P2266, DOI 10.1109/TC.2012.215
   Yin H, 2019, FUTURE GENER COMP SY, V100, P689, DOI 10.1016/j.future.2019.05.001
   Yin H, 2020, J PARALLEL DISTR COM, V135, P56, DOI 10.1016/j.jpdc.2019.09.011
   Yin H, 2021, IEEE T CLOUD COMPUT, V9, P27, DOI 10.1109/TCC.2017.2709318
   Yin H, 2019, IEEE ACCESS, V7, P5682, DOI 10.1109/ACCESS.2018.2889754
   Yin H, 2017, J COMPUT SYST SCI, V90, P14, DOI 10.1016/j.jcss.2016.12.003
   Yu SC, 2010, IEEE INFOCOM SER, DOI 10.1109/INFCOM.2010.5462174
   Zanella A, 2014, IEEE INTERNET THINGS, V1, P22, DOI 10.1109/JIOT.2014.2306328
   Zeng P, 2021, IEEE INTERNET THINGS, V8, P10963, DOI 10.1109/JIOT.2021.3051362
   Zhang XJ, 2021, IEEE T DEPEND SECURE, V18, P1019, DOI 10.1109/TDSC.2019.2914117
   Zhang YH, 2018, IEEE INTERNET THINGS, V5, P2130, DOI 10.1109/JIOT.2018.2825289
   Zheng QJ, 2014, IEEE INFOCOM SER, P522, DOI 10.1109/INFOCOM.2014.6847976
NR 54
TC 6
Z9 6
U1 2
U2 21
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2022
VL 128
AR 102533
DI 10.1016/j.sysarc.2022.102533
EA MAY 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q7TO
UT WOS:000802886800005
DA 2024-07-18
ER

PT J
AU Horga, A
   Rezine, A
   Chattopadhyay, S
   Eles, P
   Peng, ZB
AF Horga, Adrian
   Rezine, Ahmed
   Chattopadhyay, Sudipta
   Eles, Petru
   Peng, Zebo
TI Symbolic identification of shared memory based bank conflicts for GPUs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE GPU; Shared memory; Formal verification; Performance evaluation;
   Software security
ID GRAPH ALGORITHMS; VERIFICATION; MODEL
AB Graphic processing units (GPUs) are routinely used for general purpose computations to improve performance. To achieve the sought performance gains, care must be invested in fine tuning the way GPU programs interact with the underlying architecture, accounting for the shared memory bank conflicts and the entailed shared memory transactions. Uncovering inputs leading to particular bank conflicts can turn out to be quite hard given the intricacy of the access patterns and their dependence on the inputs. We propose a symbolic execution based framework to systematically uncover shared memory bank conflicts, to propose inputs to realize a given number of shared memory transactions, and to refute the existence of such inputs if the number of shared memory transactions is impossible to achieve during the execution. This allows programmers to more formally reason about the shared memory conflicts and to validate their impact on performance and security. We have implemented our approach and report on our experiments to explore its usefulness towards performance enhancement and quantifying shared memory side-channel leakage in security applications.
C1 [Horga, Adrian; Rezine, Ahmed; Eles, Petru; Peng, Zebo] Linkoping Univ, Linkoping, Sweden.
   [Chattopadhyay, Sudipta] Singapore Univ Tech & Design, Singapore, Singapore.
C3 Linkoping University; Singapore University of Technology & Design
RP Horga, A (corresponding author), Linkoping Univ, Linkoping, Sweden.
EM adrian.horga@liu.se; ahmed.rezine@liu.se;
   sudipta_chattopadhyay@sutd.edu.sg; petru.eles@liu.se; zebo.peng@liu.se
RI Chattopadhyay, Sudipta/ADP-6499-2022
OI Chattopadhyay, Sudipta/0000-0002-4843-5391; Rezine,
   Ahmed/0000-0002-0440-4753
FU Swedish Research Council [2017-04194, 2018-05973]; Singapore Ministry of
   Education (MOE) [MOE2018-T2-1-098]; National Research Foundation (NRF)
   [NRF2019-NRF-ANR092]; Swedish Research Council [2017-04194] Funding
   Source: Swedish Research Council
FX This research was partially supported by the Swedish Research Council
   under grant number 2017-04194. This research was also partially
   supported by the Singapore Ministry of Education (MOE) grant number
   MOE2018-T2-1-098 and National Research Foundation (NRF) grant number
   NRF2019-NRF-ANR092. The computations and data handling were enabled by
   resources provided by the Swedish National Infrastructure for Computing
   (SNIC) , partially funded by the Swedish Research Council through grant
   agreement no. 2018-05973.
CR Alur R, FORM METHOD SYST DES, P1
   Amarís M, 2016, 15TH IEEE INTERNATIONAL SYMPOSIUM ON NETWORK COMPUTING AND APPLICATIONS (IEEE NCA 2016), P326, DOI 10.1109/NCA.2016.7778637
   [Anonymous], SMT2 LANGUAGE MANUAL, P2021
   [Anonymous], 2021, CUDA TOOLKIT SAMPLES
   [Anonymous], 2021, Z3 SMT SOLVER PAGE
   [Anonymous], 2021, CUDA PROFILER PAGE
   [Anonymous], 2021, TETRALITH SUPERCOMPU
   [Anonymous], 2021, RADEON GPU PROFILER
   [Anonymous], 2021, CUDA Toolkit Documentation
   Baghsorkhi SS, 2010, PPOPP 2010: PROCEEDINGS OF THE 2010 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, P105, DOI 10.1145/1693453.1693470
   Baldini Ioana, 2014, 2014 IEEE 26th International Symposium on Computer Architecture and High-Performance Computing (SBAC-PAD), P254, DOI 10.1109/SBAC-PAD.2014.30
   Barrett Clark, 2010, P 8 INT WORKSH SAT M
   Betts A, 2015, ACM T PROGR LANG SYS, V37, DOI 10.1145/2743017
   Blom S, 2014, SCI COMPUT PROGRAM, V95, P376, DOI 10.1016/j.scico.2014.03.013
   Chattopadhyay S, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3288758
   De Moura L, 2011, COMMUN ACM, V54, P69, DOI 10.1145/1995376.1995394
   Doychev G, 2015, ACM T INFORM SYST SE, V18, DOI 10.1145/2756550
   Gilger Johannes, 2012, Information Security. Proceedings of the 15th International Conference, ISC 2012, P338, DOI 10.1007/978-3-642-33383-5_21
   Gómez-Luna J, 2013, IEEE T PARALL DISTR, V24, P2273, DOI 10.1109/TPDS.2012.319
   Grahn H., 2011, 2011 9th IEEE/ACS International Conference on Computer Systems and Applications (AICCSA), P95, DOI 10.1109/AICCSA.2011.6126612
   Hamaya K, 2017, J SOFTW ENG APPL, V10, P159
   Harish P, 2007, LECT NOTES COMPUT SC, V4873, P197
   Hong SP, 2011, ACM SIGPLAN NOTICES, V46, P267, DOI 10.1145/2038037.1941590
   Hong S, 2009, CONF PROC INT SYMP C, P152, DOI 10.1145/1555815.1555775
   Horga A, 2020, J SYST ARCHITECT, V103, DOI 10.1016/j.sysarc.2019.101697
   Iwase Y, 2012, IEEE INTL CONF IND I, P841, DOI 10.1109/INDIN.2012.6301204
   Jiang ZH, 2019, ACM T ARCHIT CODE OP, V16, DOI 10.1145/3361870
   Jiang ZH, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P167, DOI 10.1145/3060403.3060462
   Kato S., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P57, DOI 10.1109/RTSS.2011.13
   Kopf Boris, 2012, Computer Aided Verification. Proceedings 24th International Conference, CAV 2012, P564, DOI 10.1007/978-3-642-31424-7_40
   Li GD, 2012, ACM SIGPLAN NOTICES, V47, P215, DOI 10.1145/2370036.2145844
   Majumdar A, 2017, INT S HIGH PERF COMP, P613, DOI 10.1109/HPCA.2017.34
   Manavski SA, 2007, ICSPC: 2007 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS, VOLS 1-3, PROCEEDINGS, P65
   Pagès G, 2012, CONCURR COMP-PRACT E, V24, P837, DOI 10.1002/cpe.1774
   Pasareanu CS, 2016, P IEEE CSFW, P387, DOI 10.1109/CSF.2016.34
   Pereira P, 2017, CONCURR COMP-PRACT E, V29, DOI 10.1002/cpe.3934
   Sierra-Canto X., 2010, 2010 Ninth International Conference on Machine Learning and Applications (ICMLA 2010), P307, DOI 10.1109/ICMLA.2010.52
   Dao TT, 2015, IEEE T PARALL DISTR, V26, P1800, DOI 10.1109/TPDS.2014.2333526
   Tromer E, 2010, J CRYPTOL, V23, P37, DOI 10.1007/s00145-009-9049-y
   Xinxin Mei, 2014, Network and Parallel Computing. 11th IFIP WG 10.3 International Conference, NPC 2014. Proceedings: LNCS 8707, P144, DOI 10.1007/978-3-662-44917-2_13
   Zhang XX, 2017, ACM SIGPLAN NOTICES, V52, P31, DOI [10.1145/3155284.3018755, 10.1145/3018743.3018755]
NR 41
TC 3
Z9 3
U1 1
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2022
VL 127
AR 102518
DI 10.1016/j.sysarc.2022.102518
EA APR 2022
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1I5KZ
UT WOS:000797269300005
OA hybrid, Green Published
DA 2024-07-18
ER

PT J
AU Tiwari, B
   Yang, M
   Wang, XH
   Jiang, YT
AF Tiwari, Binayak
   Yang, Mei
   Wang, Xiaohang
   Jiang, Yingtao
TI Data streaming and traffic gathering in mesh-based NoC for deep neural
   network acceleration
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE DNN; Accelerators; Collective communication; Neural networks; NoC
ID ON-CHIP; MULTICAST
AB The increasing popularity of deep neural network (DNN) applications demands high computing power and efficient hardware accelerator architecture. DNN accelerators use a large number of processing elements (PEs) and on-chip memory for storing weights and other parameters. As the communication backbone of a DNN accelerator, networks-on-chip (NoC) play an important role in supporting various dataflow patterns and enabling processing with communication parallelism in a DNN accelerator. However, the widely used mesh based NoC architectures inherently cannot support the efficient one-to-many and many-to-one traffic largely existing in DNN workloads. In this paper, we propose a modified mesh architecture with a one-way/two-way streaming bus to speedup one-to-many (multicast) traffic, and the use of gather packets to support many-to-one (gather) traffic. The analysis of the runtime latency of a convolutional layer shows that the two-way streaming architecture achieves better improvement than the one-way streaming architecture for an Output Stationary (OS) dataflow architecture. The simulation results demonstrate that the gather packets can reduce the runtime latency up to 1.8 times and network power consumption up to 1.7 times, compared to the repetitive unicast method on modified mesh architectures supporting two-way streaming. Furthermore, the comparison with state-of-the-art mesh-based accelerator shows that the proposed gather supporting scheme has the advantages in both area efficiency and power efficiency.
C1 [Tiwari, Binayak; Yang, Mei; Jiang, Yingtao] Univ Nevada, Dept Elect & Comp Engn, Las Vegas, NV 89154 USA.
   [Wang, Xiaohang] Southern China Inst Technol, Guangzhou, Peoples R China.
C3 Nevada System of Higher Education (NSHE); University of Nevada Las Vegas
RP Yang, M (corresponding author), Univ Nevada, Dept Elect & Comp Engn, Las Vegas, NV 89154 USA.
EM btiwari@unlv.nevada.edu; mei.yang@unlv.edu; xh.wang@giat.ac.cn;
   yingtao.jiang@unlv.edu
FU National Science Founda-tion [1949585]; Direct For Education and Human
   Resources; Division Of Research On Learning [1949585] Funding Source:
   National Science Foundation
FX Acknowledgments This work is supported in part by the National Science
   Founda-tion under grant no. 1949585. The authors would like to thank the
   reviewers for providing suggestions to improve the quality of the paper.
CR Abts D, 2020, ANN I S COM, P145, DOI 10.1109/ISCA45697.2020.00023
   [Anonymous], 2003, Principles and practices of interconnection networks
   [Anonymous], 2019, 2019 IEEE Hot Chips 31 Symposium (HCS), P1
   Bohnenstiehl B, 2017, IEEE J SOLID-ST CIRC, V52, P891, DOI 10.1109/JSSC.2016.2638459
   Carrillo S, 2013, IEEE T PARALL DISTR, V24, P2451, DOI 10.1109/TPDS.2012.289
   Chen CY, 2015, IEEE I CONF COMP VIS, P2722, DOI 10.1109/ICCV.2015.312
   Chen Sun, 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P201, DOI 10.1109/NOCS.2012.31
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chen YH, 2019, IEEE J EM SEL TOP C, V9, P292, DOI 10.1109/JETCAS.2019.2910232
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Esmaeilzadeh H, 2012, INT SYMP MICROARCH, P449, DOI 10.1109/MICRO.2012.48
   Esteva A, 2017, NATURE, V542, P115, DOI 10.1038/nature21056
   Firuzan A, 2018, INT SYMP NETW CHIP
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hojabr R, 2017, IEEE T COMPUT, V66, P1865, DOI 10.1109/TC.2017.2715158
   Jerger NE, 2008, CONF PROC INT SYMP C, P229, DOI 10.1109/ISCA.2008.12
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kahng AB, 2015, IEEE EMBED SYST LETT, V7, P41, DOI 10.1109/LES.2015.2402197
   Karkar A, 2016, IEEE CIRC SYST MAG, V16, P58, DOI 10.1109/MCAS.2015.2510199
   Krizhevsky Alex, 2014, ARXIV14045997
   Kwon H., 2017, P 11 INT S NETW ON C
   Kwon H, 2018, ACM SIGPLAN NOTICES, V53, P461, DOI [10.1145/3173162.3173176, 10.1145/3296957.3173176]
   Liu XX, 2018, ASIA S PACIF DES AUT, P141, DOI 10.1109/ASPDAC.2018.8297296
   Luo T, 2017, IEEE T COMPUT, V66, P73, DOI 10.1109/TC.2016.2574353
   Mirmahaleh Seyedeh, 2019, PROC 13 INT L S NETW
   Moons B, 2016, SYMP VLSI CIRCUITS
   Nurvitadhi E, 2016, 2016 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P77, DOI 10.1109/FPT.2016.7929192
   Painkras E, 2013, IEEE J SOLID-ST CIRC, V48, P1943, DOI 10.1109/JSSC.2013.2259038
   Paszke A, 2019, ADV NEUR IN, V32
   Rusk N, 2016, NAT METHODS, V13, P35, DOI 10.1038/nmeth.3707
   Sharma H, 2016, INT SYMP MICROARCH
   Simonyan K, 2015, IEEE INT C ICLR
   Stillmaker A, 2017, INTEGRATION, V58, P74, DOI 10.1016/j.vlsi.2017.02.002
   Tang YC, 2013, PROCEEDINGS OF 2013 IEEE INTERNATIONAL CONFERENCE ON MEDICAL IMAGING PHYSICS AND ENGINEERING (ICMIPE), P6, DOI 10.1109/ICMIPE.2013.6864492
   Tiwari B, 2020, P IEEE 33 INT SYST O
   Tiwari B, 2020, EUROMICRO WORKSHOP P, P274, DOI 10.1109/PDP50117.2020.00049
   Touzene A, 2015, IEEE T PARALL DISTR, V26, P1085, DOI 10.1109/TPDS.2014.2314689
   Vainbrand Dmitri, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P135, DOI 10.1109/NOCS.2010.23
   Xiao SL, 2020, IEEE T VLSI SYST, V28, P1966, DOI 10.1109/TVLSI.2020.3008185
   Yang Q, 2019, ACM T INTEL SYST TEC, V10, DOI 10.1145/3298981
   Zhang XP, 2013, PLOS ONE, V8, DOI [10.1371/journal.pone.0053995, 10.1371/journal.pone.0057805, 10.1371/journal.pone.0053931]
NR 42
TC 1
Z9 1
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2022
VL 126
AR 102466
DI 10.1016/j.sysarc.2022.102466
EA APR 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1B3GY
UT WOS:000792328200002
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Ben-Amor, S
   Cucu-Grosjean, L
AF Ben-Amor, Slim
   Cucu-Grosjean, Liliana
TI Graph reductions and partitioning heuristics for multicore DAG
   scheduling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; DAG task model; Partitioned scheduling; Graph
   reduction
AB The design of cyber-physical systems (CPSs) is facing the explosion of new functionalities requiring increased computation capacities and, thus, the introduction of multi-core processors. Moreover, some functionalities may impose precedence constraints between the programs implementing these new functionalities. While important effort has been dedicated to the scheduling of precedence constraints tasks on multi-core processors, existing work considers either partitioned scheduling for a single precedence graph defining precedence constraints between sub-tasks, or global scheduling policies. In this paper, we consider partitioned scheduling for multiple precedence graphs defining precedence constraints between tasks. We propose a partitioning heuristic that minimizes communication delays while maximizing sub-tasks parallelism. We also propose to decrease the complexity of existing schedulability analysis by providing appropriate graph reductions.
C1 [Ben-Amor, Slim; Cucu-Grosjean, Liliana] StatInf, Kopernic Team, Paris, France.
   [Cucu-Grosjean, Liliana] INRIA, Kopernic Team, Paris, France.
C3 Inria
RP Ben-Amor, S (corresponding author), StatInf, Kopernic Team, Paris, France.
EM slim.ben-amor@statinf.fr; liliana.cucu@inria.fr
OI Cucu-Grosjean, Liliana/0000-0001-5363-4187
CR ADAM TL, 1974, COMMUN ACM, V17, P685, DOI 10.1145/361604.361619
   [Anonymous], 2020, G OPTIMIZATION GUROB
   Ben-Amor S, 2020, IEEE INT C EMERG, P345, DOI 10.1109/ETFA46521.2020.9211973
   Bertout A, 2015, THESIS LIFE U SCI TE
   Bertout A., 2014, 22 INT C REAL TIME N, P23
   Cheramy M, 2014, 5 INT WORKSH AN TOOL, P6
   Cordeiro Daniel, 2010, P 3 INT ICST C SIM T, P60, DOI DOI 10.4108/ICST.SIMUTOOLS2010.8667
   Cucu L, 2004, 23 ANN WORKSH UK PLA
   Cucu L, 2003, 11 REAL TIM SYST C R
   Davis RI, 2008, IEEE T COMPUT, V57, P1261, DOI 10.1109/TC.2008.66
   DENNARD RH, 1974, IEEE J SOLID-ST CIRC, VSC 9, P256, DOI 10.1109/JSSC.1974.1050511
   Emberson P., 2010, P 1 INT WORKSH AN TO, P1
   GAREY MR, 1976, J COMB THEORY A, V21, P257, DOI 10.1016/0097-3165(76)90001-7
   Intel, 2016, INT XEON PHI PROD FA
   Johnson DS, 1973, Near-optimal bin packing algorithms
   Jones S, 1987, LECT NOTES COMPUTER, V274
   KAHN AB, 1962, COMMUN ACM, V5, P558, DOI 10.1145/368996.369025
   Kassakian JG, 1996, IEEE SPECTRUM, V33, P22, DOI 10.1109/6.511737
   Kwok YK, 1999, ACM COMPUT SURV, V31, P406, DOI 10.1145/344588.344618
   O.A.R. Board, 2018, OPENMP SPEC V 5 0
   Rihani H, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P67, DOI 10.1145/2997465.2997472
   Sadiq W, 2000, INFORM SYST, V25, P117, DOI 10.1016/S0306-4379(00)00012-0
   Saifullah A., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P217, DOI 10.1109/RTSS.2011.27
   ULLMAN J.D., 1971, PERFORMANCE MEMORY A
NR 24
TC 2
Z9 2
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2022
VL 124
AR 102359
DI 10.1016/j.sysarc.2021.102359
EA JAN 2022
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YK2PZ
UT WOS:000745062900001
OA Bronze
DA 2024-07-18
ER

PT J
AU Pautet, L
   Robert, T
   Tardieu, S
AF Pautet, Laurent
   Robert, Thomas
   Tardieu, Samuel
TI Litmus-RT plugins for global static scheduling of mixed criticality
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mixed-criticality systems; Real-time and embedded systems;
   High-integrity systems
AB Global static scheduling for Mixed Criticality (MC) systems demonstrates excellent results in terms of acceptance ratio and number of preemptions. But, no practical implementation and empirical evaluation have been presented yet for multi-processors systems. Moreover, the new kernel mechanisms it would require have not been studied.
   In this paper, we present two contributions on the implementation of global static schedulers For MC systems: G-RES, a global table-driven reservations LITMUSRT plugin, and G-MCRES, another LITMUSRT plugin scheduling MC tasks with global table-driven reservations and enforcing safe criticality mode changes. These contributions aim to solve the problems of instantaneous migrations and simultaneous mode changes in the context of global static schedulers. We based our experiments on scheduling tables generated off-line by GMHMC-DAG, a meta-heuristic to schedule multiprocessor systems composed of multi-periodic Directed Acyclic Graphs of Mixed Criticality tasks with multiple criticality levels. The performances are very good w.r.t those of LITMUSRT and consistent with our temporal complexity evaluations.
C1 [Pautet, Laurent; Robert, Thomas; Tardieu, Samuel] Telecom Paris, Inst Polytech Paris, LTCI, Paris, France.
C3 IMT - Institut Mines-Telecom; Institut Polytechnique de Paris; Telecom
   Paris
RP Pautet, L (corresponding author), Telecom Paris, Inst Polytech Paris, LTCI, Paris, France.
EM laurent.pautet@telecom-paris.fr; thomas.robert@telecom-paris.fr;
   samuel.tardieu@telecom-paris.fr
OI Tardieu, Samuel/0000-0002-6885-1480; Pautet,
   Laurent/0000-0003-0888-187X; Robert, Thomas/0000-0002-4423-5720
CR [Anonymous], 2003, 653 ARINC AIRL EL EN
   Baruah S., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P3, DOI 10.1109/RTSS.2011.9
   Baruah S, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101755
   Baruah S, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P227, DOI [10.1109/RTSS.2016.21, 10.1109/RTSS.2016.030]
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Burnside A., 2019, More States Raising TANF Benefits to Boost Families ' Economic Security, P1
   Chisholm M, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P57, DOI [10.1109/RTSS.2016.32, 10.1109/RTSS.2016.015]
   Davis RI, 2018, IEEE REAL TIME, P140, DOI 10.1109/RTAS.2018.00024
   Delange J, 2009, SIGADA 2009: PROCEEDINGS OF THE ACM INTERNATIONAL CONFERENCE ON ADA AND RELATED TECHNOLOGIES, P31
   Delange Julien, 2011, 13 REAL TIM LIN WORK, V10, P181
   Delange Julien, 2008, EMBEDDED REAL TIME S
   Jean Xavier, 2012
   Kim N., 2014, P 10 ANN WORKSHOP OP, P45
   Kopetz H, 1998, REAL TIM SYST SYMP P, P168, DOI 10.1109/REAL.1998.739743
   Kyriakakis E, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101744
   LEE SK, 1994, 1994 IEEE REGION 10'S NINTH ANNUAL INTERNATIONAL CONFERENCE, THEME - FRONTIERS OF COMPUTER TECHNOLOGY, VOLS 1 AND 2, P607, DOI 10.1109/TENCON.1994.369148
   Li J, 2017, REAL-TIME SYST, V53, P760, DOI 10.1007/s11241-017-9281-8
   Medina R, 2018, REAL TIM SYST SYMP P, P254, DOI 10.1109/RTSS.2018.00042
   Medina Roberto, 2020, IEEE T COMPUT, P1
   Pathan Risat Mahmud, 2018, LIPICS LEIBNIZ INT P, V106
   Santy F, 2012, EUROMICRO, P155, DOI 10.1109/ECRTS.2012.39
   Schild K., 2000, Constraints, V5, P335, DOI 10.1023/A:1009804226473
   Theis J., 2013, P WMC RTSS, P79
   Theis Jens, 2013, P WMC RTSS, P73
   Trujillo S, 2013, 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), P260, DOI 10.1109/DSD.2013.37
   Zhou YB, 2019, J SYST ARCHITECT, V98, P191, DOI 10.1016/j.sysarc.2019.07.007
NR 26
TC 3
Z9 3
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2021
VL 118
AR 102221
DI 10.1016/j.sysarc.2021.102221
EA JUL 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UE5KZ
UT WOS:000687928200008
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Allende, I
   Mc Guire, N
   Perez, J
   Monsalve, LG
   Obermaisser, R
AF Allende, Imanol
   Mc Guire, Nicholas
   Perez, Jon
   Monsalve, Lisandro G.
   Obermaisser, Roman
TI Towards Linux based safety systems-A statistical approach for software
   execution path coverage
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Linux; Safety; Complex-systems; Path coverage; Uncertainty
AB Several industrial domains are currently developing innovative safety-related autonomous systems characterized by increasing software complexity and high-performance requirements. Due to these features, different research initiatives aim to pave the way towards the usage of Linux for the development of such complex safety-related systems. However, the high execution path variability of the Linux kernel challenges test coverage-based verification, Highly Recommended (HR) technique by safety standards. This research describes a novel statistical analysis method for Linux kernel execution path coverage quantification, which includes the uncertainty estimation of the software execution. The method is applied to a simple, but reproducible case study, and the results of which are analyzed and explained.
C1 [Allende, Imanol; Perez, Jon; Monsalve, Lisandro G.] Basque Res & Technol Alliance BRTA, Ikerlan Technol Res Ctr, Arrasate Mondragon, Spain.
   [Mc Guire, Nicholas] OpenTech EDV Res GmbH, Bullendorf, Austria.
   [Obermaisser, Roman] Univ Siegen, Siegen, Germany.
C3 Universitat Siegen
RP Allende, I (corresponding author), Basque Res & Technol Alliance BRTA, Ikerlan Technol Res Ctr, Arrasate Mondragon, Spain.
EM iallende@ikerlan.es; der.herr@hofr.at; jmperez@ikerlan.es;
   lgmonsalve@ikerlan.es; roman.obermaisser@uni-siegen.de
RI Perez Cerrolaza, Jon/Y-7256-2018
OI Perez Cerrolaza, Jon/0000-0001-6389-648X; Allende,
   Imanol/0000-0001-5221-9168
CR Agirre Irune, 2015, 2015 IEEE International Conferences on Computer and Information Technology; Ubiquitous Computing and Communications; Dependable, Autonomic and Secure Computing; and Pervasive Intelligence and Computing (CIT/IUCC/DASC/PICOM). Proceedings, P1780, DOI 10.1109/CIT/IUCC/DASC/PICOM.2015.268
   Ahmadian H., 2018, Distributed Real-Time Architecture for Mixed-Criticality Systems
   Allende I, 2019, 2019 15TH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC 2019), P47, DOI 10.1109/EDCC.2019.00020
   [Anonymous], 2020, ENABLING LINUX SAFET
   [Anonymous], 2017, FTRACE
   Avizienis A, 2004, IEEE T DEPEND SECURE, V1, P11, DOI 10.1109/TDSC.2004.2
   Cazorla FJ, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3301283
   Downey AllenB., 2013, THINK BAYES BAYESIAN
   elisa-tech, EL TECH WORKGR
   Fawcett Lee., 2013, LECT NOTES STAT COUR
   Ghorbel A, 2009, J RISK, V11, P51
   Hernandez C, 2020, 2020 23RD EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2020), P370, DOI 10.1109/DSD51259.2020.00066
   Hilbe JM, 2014, MODELING COUNT DATA, P1, DOI 10.1017/CBO9781139236065
   HOSKING JRM, 1990, J ROY STAT SOC B MET, V52, P105
   IEC, 2010, IEC 61508(-1/7)
   James G, 2013, SPRINGER TEXTS STAT, V103, P127, DOI 10.1007/978-1-4614-7138-7_4
   Legler J., 2015, Broaden your statistical horizons: generalized linear models and multilevel models
   LJUNG GM, 1978, BIOMETRIKA, V65, P297, DOI 10.2307/2335207
   Martinez I., 2018, DISTRIBUTED REAL TIM
   MASSEY FJ, 1951, J AM STAT ASSOC, V46, P68, DOI 10.2307/2280095
   Mc Guire N., 2009, 11 REAL TIM LIN WORK
   Okech P., 2014, PROC AUSTR SYSTEM SA
   Okech Peter, 2013, P 14 REAL TIM LIN WO
   Okech Peter, 2015, ARXIV PREPRINT ARXIV
   Open Source Automation Development Lab contributors, 2019, SIL2LINUXMP OSADL OP
   Cerrolaza JP, 2020, ACM COMPUT SURV, V53, DOI 10.1145/3398665
   Perez Jon, 2015, Reliable Software Technologies - Ada-Europe 2015. 20th Ada-Europe International Conference on Reliable Software Technologies. Proceedings: LNCS 9111, P3, DOI 10.1007/978-3-319-19584-1_1
   Platschek Andreas, 2018, CERTIFYING LINUX LES
   Qin Feilong, 2016, MATH PROBL ENG, V2016
   The Linux Foundation, HACKBENCH
   Thomas M, 2016, PLOS ONE, V11, DOI 10.1371/journal.pone.0159312
NR 31
TC 4
Z9 5
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102047
DI 10.1016/j.sysarc.2021.102047
EA FEB 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SU7LX
UT WOS:000663315100009
DA 2024-07-18
ER

PT J
AU Moolchandani, D
   Kumar, A
   Sarangi, SR
AF Moolchandani, Diksha
   Kumar, Anshul
   Sarangi, Smruti R.
TI Accelerating CNN Inference on ASICs: A Survey
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Review
DE CNN; Inferencing; ASICs; Accelerators
ID CONVOLUTIONAL NEURAL-NETWORKS; FPGA; IMPLEMENTATION; CONSTRAINTS;
   COPROCESSOR
AB Convolutional neural networks (CNNs) have proven to be a disruptive technology in most vision, speech and image processing tasks. Given their ubiquitous acceptance, the research community is investing a lot of time and resources on deep neural networks. Custom hardware such as ASICs are proving to be extremely worthy platforms for running such programs. However, the ever-increasing complexity of these algorithms poses challenges in achieving real-time performance. Specifically, CNNs have prohibitive costs in terms of computation time, throughput, latency, storage space, memory bandwidth, and power consumption.
   Hence, in the last 5 years, a lot of work has been done by the scientific community to mitigate these costs. Researchers have primarily focused on reducing the computation time, the number of computations, the memory access time, and the size of the memory footprint. In this survey paper, we propose a novel taxonomy to classify prior work, and describe some of the key contributions in these areas in detail.
C1 [Moolchandani, Diksha] IIT Delhi, Sch Informat Technol, Delhi, India.
   [Kumar, Anshul] IIT Delhi, Comp Sci & Engg, Delhi, India.
   [Sarangi, Smruti R.] IIT Delhi, Comp Sci & Engg Joint Appt Elect Engg, Delhi, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Delhi; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Delhi; Indian Institute
   of Technology System (IIT System); Indian Institute of Technology (IIT)
   - Delhi
RP Moolchandani, D (corresponding author), IIT Delhi, Sch Informat Technol, Delhi, India.
EM diksha.moolchandani@cse.iitd.ac.in; anshul@cse.iitd.ac.in;
   srsarangi@cse.iitd.ac.in
OI Moolchandani, Diksha/0000-0001-8110-049X
FU Science and Engineering Research Board (SERB) [CRG/2018/000431]
FX The authors would like to thank the anonymous reviewers for their
   valuable comments. This work has been funded by the Science and
   Engineering Research Board (SERB) via grant number CRG/2018/000431.
CR Abdelouahab K., 2018, ARXIV180601683
   Abts Dennis, THINK FAST TENSOR ST
   Aggarwal C.C., 2014, Frequent Pattern Mining, P19, DOI [10.1007/978-3-319- 07821-2_2, 10.1007/978-3-319-07821-2_2]
   Aimar A, 2019, IEEE T NEUR NET LEAR, V30, P644, DOI 10.1109/TNNLS.2018.2852335
   Akhlaghi V, 2018, CONF PROC INT SYMP C, P662, DOI 10.1109/ISCA.2018.00061
   Albericio J, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P382, DOI 10.1145/3123939.3123982
   Albericio J, 2016, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2016.11
   Alkhafaji F.S., 2018, J. Comput. Theor. Nanosci., V15, P1
   Alwani M, 2016, INT SYMP MICROARCH
   Andri R, 2018, IEEE T COMPUT AID D, V37, P48, DOI 10.1109/TCAD.2017.2682138
   [Anonymous], 2017, ARXIV171208934
   [Anonymous], 2017, ARXIV PREPRINT ARXIV
   [Anonymous], 2017, NVDLA Open Source Project
   [Anonymous], 2016, P 2016 14 INT C CONT, DOI DOI 10.1109/ICARCV.2016.7838770
   [Anonymous], 2018, CORR
   Asano S, 2009, I C FIELD PROG LOGIC, P126, DOI 10.1109/FPL.2009.5272532
   Blaiech AG, 2019, J SYST ARCHITECT, V98, P331, DOI 10.1016/j.sysarc.2019.01.007
   Boutros A, 2018, ACM T RECONFIG TECHN, V11, DOI 10.1145/3242898
   Cadambi S, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P273, DOI 10.1145/1854273.1854309
   Cavigelli L, 2017, IEEE T CIRC SYST VID, V27, P2461, DOI 10.1109/TCSVT.2016.2592330
   Chakradhar S, 2010, CONF PROC INT SYMP C, P247, DOI 10.1145/1816038.1815993
   Chang JW, 2018, ASIA S PACIF DES AUT, P343, DOI 10.1109/ASPDAC.2018.8297347
   Che SA, 2008, 2008 SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS, P101, DOI 10.1109/SASP.2008.4570793
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chen TS, 2015, IEEE MICRO, V35, P24, DOI 10.1109/MM.2015.41
   Chen Y.-H., 2018, IEEE INT J ARXIV
   Chen YH, 2019, IEEE J EM SEL TOP C, V9, P292, DOI 10.1109/JETCAS.2019.2910232
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Cheng J, 2018, FRONT INFORM TECH EL, V19, P64, DOI 10.1631/FITEE.1700789
   Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   Cho K., 2014, ARXIV14061078
   Chole Sharad, 2018, C SYST MACH LEARN SY
   Cong Jason, 2014, Artificial Neural Networks and Machine Learning - ICANN 2014. 24th International Conference on Artificial Neural Networks. Proceedings: LNCS 8681, P281, DOI 10.1007/978-3-319-11179-7_36
   Dally WJ, 2020, COMMUN ACM, V63, P48, DOI 10.1145/3361682
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Dundar A., 2014, IEEE HIGH PERF EXTR, P1, DOI 10.1109/HPEC.2014.7040963
   Farabet C., 2011, CVPR 2011 WORKSH, P109
   Farabet C, 2009, I C FIELD PROG LOGIC, P32, DOI 10.1109/FPL.2009.5272559
   Gao MY, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P807, DOI 10.1145/3297858.3304014
   Gokhale V, 2014, IEEE COMPUT SOC CONF, P696, DOI 10.1109/CVPRW.2014.106
   Goodfellow I, 2020, COMMUN ACM, V63, P139, DOI 10.1145/3422622
   Graf H.P., 2009, ADV NEURAL INFORM PR, V21, P529
   Gwennap L., 2020, GROQ ROCKS NEURAL NETWORKS
   Han S, 2015, ADV NEUR IN, V28
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Han Song, 2016, ABS161200694 CORR
   Han Song., 2018, NEURALTALK EMBEDDED
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hegde K, 2018, CONF PROC INT SYMP C, P674, DOI 10.1109/ISCA.2018.00062
   Horowitz M, 2014, ISSCC DIG TECH PAP I, V57, P10, DOI 10.1109/ISSCC.2014.6757323
   Huang W, 2011, IEEE MICRO, V31, P16, DOI 10.1109/MM.2011.42
   Im D, 2019, IEEE INT SYMP CIRC S
   Jia Z., 2019, ARXIV191203413
   Jiao Y, 2020, ISSCC DIG TECH PAP I, P136, DOI 10.1109/ISSCC19947.2020.9062984
   Jin JH, 2014, MIDWEST SYMP CIRCUIT, P133, DOI 10.1109/MWSCAS.2014.6908370
   Jouppi NP, 2020, COMMUN ACM, V63, P67, DOI 10.1145/3360307
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Judd P., 2017, ARXIV170500125
   Judd P, 2016, INT SYMP MICROARCH
   Khazraee M, 2017, ACM SIGPLAN NOTICES, V52, P511, DOI 10.1145/3093336.3037749
   Kim D, 2018, IEEE DES TEST, V35, P39, DOI 10.1109/MDAT.2017.2741463
   Kim H, 2017, DES AUT CON, DOI 10.1145/3061639.3062189
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   KUNG HT, 1986, ADV COMPUTER ARCHITE, P300
   Kuon I, 2007, IEEE T COMPUT AID D, V26, P203, DOI 10.1109/TCAD.2006.884574
   Lascorz AD, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P749, DOI 10.1145/3297858.3304041
   Lee J, 2019, IEEE J SOLID-ST CIRC, V54, P173, DOI 10.1109/JSSC.2018.2865489
   Li X., 2019, P 56 ANN DES AUT C 2, P1
   Li XQ, 2016, PROC INT CONF PARAL, P67, DOI 10.1109/ICPP.2016.15
   LikamWa R, 2016, CONF PROC INT SYMP C, P255, DOI 10.1109/ISCA.2016.31
   Lin SC, 2018, ACM SIGPLAN NOTICES, V53, P751, DOI [10.1145/3173162.3173191, 10.1145/3296957.3173191]
   Liu BS, 2020, ASIA S PACIF DES AUT, P524, DOI 10.1109/ASP-DAC47756.2020.9045580
   Liu BS, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P733, DOI 10.1145/3287624.3287638
   Lu WY, 2017, INT S HIGH PERF COMP, P553, DOI 10.1109/HPCA.2017.29
   Mahmoud M, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P134, DOI 10.1109/MICRO.2018.00020
   Mittal S, 2020, J SYST ARCHITECT, V104, DOI 10.1016/j.sysarc.2019.101689
   Mittal S, 2020, NEURAL COMPUT APPL, V32, P1109, DOI 10.1007/s00521-018-3761-1
   Mittal S, 2019, J SYST ARCHITECT, V97, P428, DOI 10.1016/j.sysarc.2019.01.011
   Mittal S, 2019, MACH LEARN KNOW EXTR, V1, P75, DOI 10.3390/make1010005
   Moshovos A, 2018, IEEE INT NEW CIRC, P356, DOI 10.1109/NEWCAS.2018.8585656
   Moshovos A, 2018, COMPUTER, V51, P18, DOI 10.1109/MC.2018.2381114
   Moshovos A, 2018, IEEE MICRO, V38, P41, DOI 10.1109/MM.2018.112130309
   Motamedi M, 2016, ASIA S PACIF DES AUT, P575, DOI 10.1109/ASPDAC.2016.7428073
   Murmann B, 2015, 2015 49TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, P1341, DOI 10.1109/ACSSC.2015.7421361
   Nurvitadhi E, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P5, DOI 10.1145/3020078.3021740
   Nurvitadhi E, 2016, 2016 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P77, DOI 10.1109/FPT.2016.7929192
   Nvidia, 2019, NVIDIA CUDA C PROGR
   Ovtcharov K., 2015, Accelerating deep convolutional neural networks using specialized hardware
   Parashar A, 2019, INT SYM PERFORM ANAL, P304, DOI 10.1109/ISPASS.2019.00042
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Park E, 2018, CONF PROC INT SYMP C, P688, DOI 10.1109/ISCA.2018.00063
   Park J, 2016, INT CONF ACOUST SPEE, P1011, DOI 10.1109/ICASSP.2016.7471828
   Peemen M, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P13, DOI 10.1109/ICCD.2013.6657019
   Petkov Nikolay., 1993, ADV PARALLEL COMPUTI, V5
   Qiu JT, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P26, DOI 10.1145/2847263.2847265
   Rupp K., 2018, 42 Years of Microprocessor Data
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Sankaradas M, 2009, IEEE INT CONF ASAP, P53, DOI 10.1109/ASAP.2009.25
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Sharify S, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P304, DOI 10.1145/3307650.3322255
   Sharify S, 2018, DES AUT CON, DOI 10.1145/3195970.3196072
   Sharma H, 2018, CONF PROC INT SYMP C, P764, DOI 10.1109/ISCA.2018.00069
   Shawahna A, 2019, IEEE ACCESS, V7, P7823, DOI 10.1109/ACCESS.2018.2890150
   Shen YM, 2017, ANN IEEE SYM FIELD P, P93, DOI 10.1109/FCCM.2017.47
   Sim H, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P651, DOI 10.1145/3287624.3287713
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Siu K, 2018, I S WORKL CHAR PROC, P111, DOI 10.1109/IISWC.2018.8573527
   Song Lili, 2016, P DESIGN AUTOMATION, P1
   Song LH, 2017, INT S HIGH PERF COMP, P541, DOI 10.1109/HPCA.2017.55
   Song MC, 2018, CONF PROC INT SYMP C, P752, DOI 10.1109/ISCA.2018.00068
   Sundaram Narayanan., 2012, THESIS UC BERKELEY
   Sze V., 2020, SYNTH LECT COMPUT AR, V15, P1, DOI [DOI 10.2200/S01004ED1V01Y202004CAC050, DOI 10.1007/978-3-031-01766-7, 10.2200/S01004ED1V01Y202004CAC050]
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Tu FB, 2018, CONF PROC INT SYMP C, P340, DOI 10.1109/ISCA.2018.00037
   Umesh S, 2019, J SYST ARCHITECT, V97, P349, DOI 10.1016/j.sysarc.2018.11.005
   Vaswani A, 2017, ADV NEUR IN, V30
   Vuduc RichardWilson., 2003, Automatic performance tuning of sparse matrix kernels, V1
   Wang SH, 2017, DES AUT TEST EUROPE, P1032, DOI 10.23919/DATE.2017.7927142
   Xu XW, 2018, NAT ELECTRON, V1, P216, DOI 10.1038/s41928-018-0059-3
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang SJ, 2016, INT SYMP MICROARCH
   Zhou XD, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P15, DOI 10.1109/MICRO.2018.00011
NR 124
TC 50
Z9 54
U1 6
U2 59
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2021
VL 113
AR 101887
DI 10.1016/j.sysarc.2020.101887
EA FEB 2021
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XE0ST
UT WOS:000723108000009
DA 2024-07-18
ER

PT J
AU Pattanayak, S
   Nag, S
   Mittal, S
AF Pattanayak, Santanu
   Nag, Subhrajit
   Mittal, Sparsh
TI CURATING: A multi-objective based pruning technique for CNNs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE CNN pruning; Saliency score; Hardware-efficient deep learning
AB As convolutional neural networks (CNNs) improve in accuracy, their model size and computational overheads have also increased. These overheads make it challenging to deploy the CNNs on resource-constrained devices. Pruning is a promising technique to mitigate these overheads. In this paper, we propose a novel pruning technique called CURATING that looks at the pruning of CNNs as a multi-objective optimization problem. CURATING retains filters that (i) are very different (less redundant) from each other in terms of their representation (ii) have high saliency score i.e., they reduce the model accuracy drastically if pruned (iii) are likely to produce higher activations. We treat a filter specific to an output channel as a probability distribution over spatial filters to measure the similarity between filters. The similarity matrix is leveraged to create filter embeddings, and we constrain our optimization problem to retain a diverse set of filters based on these filter embeddings. On a range of CNNs over well-known datasets, CURATING exercises a better or comparable tradeoff between model size, accuracy, and inference latency than existing techniques. For example, while pruning VGG16 on the ILSVRC-12 dataset, CURATING achieves higher accuracy and a smaller model size than the previous techniques.
C1 [Pattanayak, Santanu] Qualcomm Inc, Bengaluru, India.
   [Nag, Subhrajit] IIT Hyderabad, Dept Comp Sci & Engn, Hyderabad, India.
   [Mittal, Sparsh] IIT Roorkee, Dept Elect & Commun Engn, Roorkee, Uttar Pradesh, India.
C3 Qualcomm; Indian Institute of Technology System (IIT System); Indian
   Institute of Technology (IIT) - Hyderabad; Indian Institute of
   Technology System (IIT System); Indian Institute of Technology (IIT) -
   Roorkee
RP Mittal, S (corresponding author), IIT Roorkee, Dept Elect & Commun Engn, Roorkee, Uttar Pradesh, India.
EM sparshfec@iitr.ac.in
RI Mittal, Sparsh/B-4378-2013
OI Mittal, Sparsh/0000-0002-2908-993X
FU Semiconductor Research Corporation
FX This work is supported by Semiconductor Research Corporation.
CR [Anonymous], 2017, INT C LEARNING REPRE
   [Anonymous], 2016, INT C LEARNING REPRE
   [Anonymous], 2015, CVPR
   [Anonymous], 2017, INT C LEARN REPR ICL
   [Anonymous], 1990, Adv Neural Inform Process Syst.
   Chung F. R. K., 1997, Spectral graph theory
   Hardy G, 1952, INEQUALITIES
   HASSIBI B, 1993, 1993 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS, VOLS 1-3, P293, DOI 10.1109/ICNN.1993.298572
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He Y, 2019, PROC CVPR IEEE, P4335, DOI 10.1109/CVPR.2019.00447
   He Yang, 2018, P 27 INT JOINT C ART, P2234
   Jha N.K., 2019, IEEE INT C VLSI DES
   Jha N. K., 2020, ACM J EMERG TECH COM
   Kingma DP, 2015, ADV NEUR IN, V28
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Li LQ, 2019, IEICE T INF SYST, VE102D, P2624, DOI 10.1587/transinf.2019EDL8118
   Li Y., 2020, ARXIV200313683
   Li Y., 2020, P IEEE INT C COMP VI
   Li YW, 2019, IEEE I CONF COMP VIS, P5622, DOI 10.1109/ICCV.2019.00572
   Liu ZC, 2019, IEEE I CONF COMP VIS, P3295, DOI [10.1109/ICCV.2019.00339, 10.1109/ICCV.2019.00339D\]
   Liu Z, 2017, IEEE I CONF COMP VIS, P2755, DOI 10.1109/ICCV.2017.298
   Louizos Christos, 2017, INT C LEARN REPR ICL
   Luo JH, 2017, IEEE I CONF COMP VIS, P5068, DOI 10.1109/ICCV.2017.541
   Mittal S., 2020, J SYST ARCHIT
   Mittal S, 2020, J SYST ARCHITECT, V104, DOI 10.1016/j.sysarc.2019.101689
   Mittal S, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101635
   Mittal S, 2019, J SYST ARCHITECT, V97, P428, DOI 10.1016/j.sysarc.2019.01.011
   Molchanov Dmitry, 2017, P 34 INT C MACH LEAR, P2498
   Molchanov P, 2019, PROC CVPR IEEE, P11256, DOI 10.1109/CVPR.2019.01152
   Nielsen F, 2019, ENTROPY-SWITZ, V21, DOI 10.3390/e21050485
   Rajput Poonam, 2020, GoodTechs '20: Proceedings of the 6th EAI International Conference on Smart Objects and Technologies for Social Good, P96, DOI 10.1145/3411170.3411275
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Sheather SJ, 2004, STAT SCI, V19, P588, DOI 10.1214/088342304000000297
   Wang J, 2019, IEEE INT CONF MULTI, P390, DOI 10.1109/ICMEW.2019.00073
   Zhang XY, 2016, IEEE T PATTERN ANAL, V38, P1943, DOI 10.1109/TPAMI.2015.2502579
   Zhuo Huiyuan, 2018, ARXIV180605320
NR 36
TC 14
Z9 14
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102031
DI 10.1016/j.sysarc.2021.102031
EA FEB 2021
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SU7LX
UT WOS:000663315100011
DA 2024-07-18
ER

PT J
AU Chen, ZY
   Fiandrino, C
   Kantarci, B
AF Chen, Zhiyan
   Fiandrino, Claudio
   Kantarci, Burak
TI On blockchain integration into mobile crowdsensing via smart embedded
   devices: A comprehensive survey?
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Internet of Things; Mobile crowdsensing; Smart embedded devices;
   Blockchains; Distributed ledger design
ID INCENTIVE MECHANISMS; MALWARE ATTACKS; PRIVACY; CLOUD; TECHNOLOGY;
   CHALLENGES; FRAMEWORK; SECURITY; INTERNET; TAXONOMY
AB As an integral part of Internet of Things (IoT), mobile crowdsensing (MCS) via smart embedded devices has recently gained significant attention for being effective in a wide range of applications and services, particularly in smart environments. In order to collect data, MCS systems seek ubiquitous sensing services from smart mobile devices such as smartphones, tablets and wearables, which are equipped with a variety of sensors, and provide analytics, visualization and recommendation services. Despite its benefits, the distributed nature of MCS results in confronting a number of challenges in terms of incentives, privacy, security and dependability. In this survey, blockchains, as a state of the art technology that builds on decentralization, immutability and consensus characteristics, are comprehensively reviewed with their potential to address main challenges in MCS. To this end, this article reviews the MCS platforms by investigating the existing works along with their challenges. Furthermore, the article reviews blockchain-integrated MCS solutions to address the incentive mechanisms, data quality, and privacy and security issues. This survey?s objective is not only to analyze existing works but also to present potential directions for future research to leverage MCS and blockchains in smart environments.
C1 [Chen, Zhiyan; Kantarci, Burak] Univ Ottawa, Sch Elect Engn & Comp Sci, Ottawa, ON K1N 6N5, Canada.
   [Fiandrino, Claudio] IMDEA Networks Inst, Madrid 28918, Spain.
C3 University of Ottawa; IMDEA Networks Institute
RP Kantarci, B (corresponding author), Univ Ottawa, Sch Elect Engn & Comp Sci, Ottawa, ON K1N 6N5, Canada.
EM zchen241@uottawa.ca; claudio.fiandrino@imdea.org;
   Burak.Kantarci@uottawa.ca
RI Fiandrino, Claudio/C-8420-2015
OI Fiandrino, Claudio/0000-0002-4323-4355; Kantarci,
   Burak/0000-0003-0220-7956
FU Natural Sciences and Engineering Research Council of Canada (NSERC)
   under the DISCOVERY Program
FX This work was supported in part by Natural Sciences and Engineering
   Research Council of Canada (NSERC) under the DISCOVERY Program.
CR Abeyratne S. A., 2016, INT J RES ENG TECHNO, V5, P1, DOI [10.15623/ijret.2016.0509001, DOI 10.15623/IJRET.2016.0509001]
   Alfeld S, 2016, AAAI CONF ARTIF INTE, P1452
   Ali I, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101636
   Ali MY, 2017, 2017 INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRICAL, ELECTRONICS AND COMPUTING TECHNOLOGIES (ICRTEECT), P17, DOI 10.1109/ICRTEECT.2017.31
   Ali S, 2018, 2018 IEEE SMARTWORLD, UBIQUITOUS INTELLIGENCE & COMPUTING, ADVANCED & TRUSTED COMPUTING, SCALABLE COMPUTING & COMMUNICATIONS, CLOUD & BIG DATA COMPUTING, INTERNET OF PEOPLE AND SMART CITY INNOVATION (SMARTWORLD/SCALCOM/UIC/ATC/CBDCOM/IOP/SCI), P991, DOI 10.1109/SmartWorld.2018.00175
   Anand M., 2005, DMSN 05, P3, DOI DOI 10.1145/1080885.1080887
   Androulaki E, 2018, EUROSYS '18: PROCEEDINGS OF THE THIRTEENTH EUROSYS CONFERENCE, DOI 10.1145/3190508.3190538
   Andrychowicz M, 2014, P IEEE S SECUR PRIV, P443, DOI 10.1109/SP.2014.35
   Anjomshoa F, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18051593
   [Anonymous], 2019, SUSTAINABLE CITIES S, V50
   Arafeh M., 2019 4 INT C SMART S, P1
   Ayed A.B., 2017, INT J NETWORK SECURI, V9, P01, DOI DOI 10.5121/IJNSA.2017.9301
   Bajoudah S, 2019, 2019 IEEE INTERNATIONAL CONFERENCE ON BLOCKCHAIN (BLOCKCHAIN 2019), P339, DOI 10.1109/Blockchain.2019.00053
   Basudan S, 2017, IEEE INTERNET THINGS, V4, P772, DOI 10.1109/JIOT.2017.2666783
   Bocek T., 2018, Digital Marketplaces Unleashed, P169
   Boubiche DE, 2019, COMPUT HUM BEHAV, V101, P352, DOI 10.1016/j.chb.2018.10.028
   Boutsis I, 2013, INT CONF PERVAS COMP, P103, DOI 10.1109/PerCom.2013.6526720
   Bulusu Nirupama., 2008, Proceedings of the International Workshop on Urban, Community, and Social Applications of Networked Sensing Systems UrbanSense 2008, P6
   Cachin C., 2016, P WORKSH DISTR CRYPT, V310, P1, DOI DOI 10.4230/LIPICS.OPODIS.2016.24
   Cai C, 2020, IEEE T MED IMAGING, V39, P567, DOI 10.1109/TMI.2019.2932290
   Cappiello AG, 2019, 2019 INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS (ISSCS 2019), DOI [10.1109/isscs.2019.8801767, 10.1109/COMST.2019.2914030]
   Capponi A, 2017, IEEE T SUST COMPUT, V2, P3, DOI 10.1109/TSUSC.2017.2666043
   Capponi A, 2016, INT CONF CLOUD COMP, P456, DOI [10.1109/CloudCom.2016.74, 10.1109/CloudCom.2016.0077]
   Chatzopoulos D, 2018, IEEE INT CONF MOB, P442, DOI 10.1109/MASS.2018.00068
   Chen X., 2016, International Journal of Smart Home, V10, P219, DOI DOI 10.14257/IJSH.2016.10.2.21
   Consolvo S, 2008, CHI 2008: 26TH ANNUAL CHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS VOLS 1 AND 2, CONFERENCE PROCEEDINGS, P1797
   Conti M, 2018, IEEE COMMUN SURV TUT, V20, P3416, DOI 10.1109/COMST.2018.2842460
   Dai HN, 2013, INT J DISTRIB SENS N, DOI 10.1155/2013/760834
   Dasari VS, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20072055
   De Filippi P., 2017, DECENTRALIZED BLOCKC
   Decuyper X., 2017, DOES BLOCKCHAIN WORK
   Dheeraj J., 2018, INT J RES ENG SCI MA, V1
   Dimitriou T, 2017, J NETW COMPUT APPL, V100, P24, DOI 10.1016/j.jnca.2017.10.012
   Duan H., IEEE INT C PERV COMP, P1
   Duan ZJ, 2017, IEEE ACCESS, V5, P20383, DOI 10.1109/ACCESS.2017.2751304
   Dunham K., 2008, SYNGRESS
   Eltayieb N, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101653
   Feng W, 2018, IEEE INTERNET THINGS, V5, P2971, DOI 10.1109/JIOT.2017.2765699
   Fiandrino C, 2016, IEEE GLOB COMM CONF, DOI 10.1109/GLOCOM.2016.7842272
   Fovino IN, 2009, INT J CRIT INFR PROT, V2, P139, DOI 10.1016/j.ijcip.2009.10.001
   Fuji R., 2019, P INT C NETWORK BASE, P305
   Fujihara A, 2020, INTERNET THINGS-NETH, V10, DOI 10.1016/j.iot.2019.02.006
   Ganti RK, 2011, IEEE COMMUN MAG, V49, P32, DOI 10.1109/MCOM.2011.6069707
   Ge CP, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101728
   Gil DS, 2017, PROCEEDINGS OF THE 15TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS'17), DOI 10.1145/3131672.3136958
   Gu JJ, 2018, IEEE ACCESS, V6, P12118, DOI 10.1109/ACCESS.2018.2805783
   Habibzadeh H, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3309545
   Habibzadeh H, 2018, COMPUT NETW, V144, P163, DOI 10.1016/j.comnet.2018.08.001
   Habibzadeh H, 2018, IEEE COMMUN MAG, V56, P78, DOI 10.1109/MCOM.2018.1700304
   Habibzadeh H, 2017, IEEE SENS J, V17, P7649, DOI 10.1109/JSEN.2017.2725638
   Han RC, 2019, INT SYM PERFORM ANAL, P22, DOI 10.1109/ISPASS.2019.00011
   Homayoun S., 2019, 2019 IEEE CANADIAN C, P1, DOI [https://doi.org/10.1109/CCECE.2019.8861782, DOI 10.1109/CCECE.2019.8861782]
   Hou F., 2019, Mobile Crowd Sensing: Incentive Mechanism Design
   Hu JJ, 2020, IEEE T COMPUT SOC SY, V7, P178, DOI 10.1109/TCSS.2019.2956629
   Huang ZY, 2019, MICROSC MICROANAL, V25, P250, DOI 10.1017/S1431927618015647
   Huning L., 2017, P 1 ACM WORKSH MOB C, P62
   Hussain S., 2014, Sci. Int. (Lahore), V26, P1607
   Javaid Uzair, 2018, P 1 WORKSH CRYPT BLO, P71
   Jiang JJ, 2020, IEEE T CYBERNETICS, V50, P4694, DOI 10.1109/TCYB.2018.2890149
   Jiang SH, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101809
   Jin HM, 2019, IEEE ACM T NETWORK, V27, P2208, DOI 10.1109/TNET.2019.2938453
   Jin HM, 2019, IEEE INFOCOM SER, P1063, DOI [10.1109/INFOCOM.2019.8737506, 10.1109/infocom.2019.8737506]
   Jin HM, 2016, MOBIHOC '16: PROCEEDINGS OF THE 17TH ACM INTERNATIONAL SYMPOSIUM ON MOBILE AD HOC NETWORKING AND COMPUTING, P341, DOI 10.1145/2942358.2942375
   Kadadha M, 2020, FUTURE GENER COMP SY, V105, P650, DOI 10.1016/j.future.2019.12.007
   Kantarci B, 2014, IEEE GLOB COMM CONF, P2905, DOI 10.1109/GLOCOM.2014.7037249
   Kantarci B, 2014, IEEE INTERNET THINGS, V1, P360, DOI 10.1109/JIOT.2014.2337886
   Khan F, 2019, FUTURE GENER COMP SY, V100, P456, DOI 10.1016/j.future.2019.02.014
   Khan WZ, 2013, IEEE COMMUN SURV TUT, V15, P402, DOI 10.1109/SURV.2012.031412.00077
   Kirkman S, 2018, INT CONF CLOUD ENG, P371, DOI 10.1109/IC2E.2018.00071
   Krontiris I, 2013, 2013 9TH IEEE INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING IN SENSOR SYSTEMS (IEEE DCOSS 2013), P249, DOI 10.1109/DCOSS.2013.31
   Kshetri N, 2018, IEEE SOFTWARE, V35, P95, DOI 10.1109/MS.2018.2801546
   Kumar G, 2019, IEEE INTERNET THINGS, V6, P6835, DOI 10.1109/JIOT.2019.2911969
   Kumar S, 2018, J PARALLEL DISTR COM, V118, P344, DOI 10.1016/j.jpdc.2017.03.002
   Leonardi C, 2014, PROCEEDINGS OF THE NORDICHI'14: THE 8TH NORDIC CONFERENCE ON HUMAN-COMPUTER INTERACTION: FUN, FAST, FOUNDATIONAL, P1051, DOI 10.1145/2639189.2670273
   Li M, 2019, IEEE T PARALL DISTR, V30, P1251, DOI 10.1109/TPDS.2018.2881735
   Li MH, 2020, IEEE INTERNET THINGS, V7, P6266, DOI 10.1109/JIOT.2019.2962914
   Li RN, 2019, IEEE T SERV COMPUT, V12, P762, DOI 10.1109/TSC.2018.2853167
   Li XR, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18061938
   Li YD, 2015, IEEE CONF COMPUT, P197, DOI 10.1109/INFCOMW.2015.7179384
   Li Z, 2018, AAAI CONF ARTIF INTE, P93
   Liang DW, 2018, PROCEEDINGS OF THE 2018 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING AND PROCEEDINGS OF THE 2018 ACM INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS (UBICOMP/ISWC'18 ADJUNCT), P630, DOI 10.1145/3267305.3267547
   Liang XP, 2017, IEEE MILIT COMMUN C, P261, DOI 10.1109/MILCOM.2017.8170858
   Liang XP, 2017, IEEE ACM INT SYMP, P468, DOI 10.1109/CCGRID.2017.8
   Lin J, 2016, IEEE CONF COMM NETW, P145, DOI 10.1109/CNS.2016.7860480
   Liu D., 2006, WEIS
   Liu J, 2019, IEEE ACCESS, V7, P77894, DOI 10.1109/ACCESS.2019.2921624
   Lu Y, 2018, INT CON DISTR COMP S, P853, DOI 10.1109/ICDCS.2018.00087
   Luo T, 2019, IEEE INTERNET THINGS, V6, P5651, DOI 10.1109/JIOT.2019.2904704
   Ma HD, 2014, IEEE COMMUN MAG, V52, P29, DOI 10.1109/MCOM.2014.6871666
   Merlino G, 2016, FUTURE GENER COMP SY, V56, P623, DOI [10.1016/j.future.2015.09.01-7, 10.1016/j.future.2015.09.017]
   Miao CL, 2018, PROCEEDINGS OF THE 2018 THE NINETEENTH INTERNATIONAL SYMPOSIUM ON MOBILE AD HOC NETWORKING AND COMPUTING (MOBIHOC '18), P111, DOI 10.1145/3209582.3209594
   Mohanta B.K., 2018 9 INT C COMP CO, P1
   Mohsin AH, 2019, COMPUT STAND INTER, V64, P41, DOI 10.1016/j.csi.2018.12.002
   Morishima S., 2018, 2018 26 EUR INT C PA, P244
   Mwitende G, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101777
   NASH J, 1951, ANN MATH, V54, P286, DOI 10.2307/1969529
   Nasir Q, 2018, SECUR COMMUN NETW, DOI 10.1155/2018/3976093
   Newsome J, 2004, IPSN '04: THIRD INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P259
   Nguyen D., 2019 GLOBAL IOT SUMM, P1
   Ni JB, 2017, IEEE COMMUN MAG, V55, P146, DOI 10.1109/MCOM.2017.1600679
   Omohundro Steve., 2014, AI MATTERS, V1, P19, DOI [10.1145/2685328.2685334, DOI 10.1145/2685328.2685334]
   Onireti O, 2019, IEEE GLOB COMM CONF, DOI 10.1109/globecom38437.2019.9013778
   Osgood R., 2016, COMP116: Information security, P1, DOI DOI 10.1177/072551369002600104
   Ouaddah A, 2017, ADV INTELL SYST COMP, V520, P523, DOI 10.1007/978-3-319-46568-5_53
   Peake Tom M., 2005, P13, DOI 10.1017/CBO9780511610363.004
   Poursoltani M, 2020, INT J PAVEMENT ENG, V21, P1491, DOI 10.1080/10298436.2018.1551544
   Pouryazdan M, 2017, IEEE ACCESS, V5, P22209, DOI 10.1109/ACCESS.2017.2762238
   Pouryazdan M, 2017, IEEE ACCESS, V5, P1382, DOI 10.1109/ACCESS.2017.2660461
   Pouryazdan M, 2016, IT PROF, V18, P26, DOI 10.1109/MITP.2016.72
   Pouryazdan M, 2016, IEEE ACCESS, V4, P529, DOI 10.1109/ACCESS.2016.2519820
   Pryss R, 2017, 2017 IEEE 6TH INTERNATIONAL CONFERENCE ON AI & MOBILE SERVICES (AIMS), P22, DOI 10.1109/AIMS.2017.12
   Qamar A, 2019, FUTURE GENER COMP SY, V97, P887, DOI 10.1016/j.future.2019.03.007
   Rodrigues Bruno, 2017, Security of Networks and Services in an All-Connected World. 11th IFIP WG 6.6 International Conference on Autonomous Infrastructure, Management and Security, AIMS 2017. Proceedings: LNCS 10356, P185, DOI 10.1007/978-3-319-60774-0_19
   Rudd EM, 2017, IEEE COMMUN SURV TUT, V19, P1145, DOI 10.1109/COMST.2016.2636078
   Shao L., 2015 IEEE 34 INT PER, P1
   Shen H, 2019, J SYST ARCHITECT, V97, P130, DOI 10.1016/j.sysarc.2019.01.005
   Sheng X, 2013, IEEE SENS J, V13, P3733, DOI 10.1109/JSEN.2013.2262677
   Simsek O, 2020, BILIG, P1
   Sood A., 2019, IEEE GLOB C SIGN INF, P1
   Steinhardt Jacob., 2017, Advances in Neural Information Processing Systems 30, NeurIPS '17, P3520, DOI DOI 10.5555/3294996.3295110
   Sultan A, 2019, 2019 INTERNATIONAL CONFERENCE ON BLOCKCHAIN TECHNOLOGY (ICBCT 2019), P60, DOI 10.1145/3320154.3320163
   Tapas N, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON SMART COMPUTING (SMARTCOMP 2018), P411, DOI 10.1109/SMARTCOMP.2018.00038
   Thompson D.R., 2006, C APPL RES INF TECHN
   Tomasoni M, 2018, PERVASIVE MOB COMPUT, V51, P193, DOI 10.1016/j.pmcj.2018.10.002
   Twesige R.L., 2015, SIMPLE EXPLANATION B
   Vujicic D., 2018, 2018 17th international symposium infoteh-jahorina (infoteh), P1
   Waguih D. A., 2014, ARXIV14096428
   Wan JF, 2016, SENSORS-BASEL, V16, DOI 10.3390/s16010088
   Wan R, 2017, FAILURE IN GEOMATERIALS: A CONTEMPORARY TREATISE, P1
   Wang C, 2016, 2016 IEEE 3RD WORLD FORUM ON INTERNET OF THINGS (WF-IOT), P643, DOI 10.1109/WF-IoT.2016.7845432
   Wang C, 2018, SCC'18: PROCEEDINGS OF THE 6TH INTERNATIONAL WORKSHOP ON SECURITY IN CLOUD COMPUTING, P1, DOI 10.1145/3201595.3201596
   Wang LY, 2016, IEEE DATA MINING, P1257, DOI [10.1109/ICDM.2016.41, 10.1109/ICDM.2016.0169]
   Wang L, 2017, 2017 IEEE 3RD INTERNATIONAL FUTURE ENERGY ELECTRONICS CONFERENCE AND ECCE ASIA (IFEEC 2017-ECCE ASIA), P627, DOI 10.1109/IFEEC.2017.7992111
   Wang SY, 2019, IEEE T PATTERN ANAL, V41, P2783, DOI [10.1109/INTMAG.2018.8508542, 10.1109/TNNLS.2017.2771290, 10.1109/TPAMI.2018.2861871]
   Wang ZY, 2018, IEEE INT CONF COMMUN, P288, DOI 10.1109/ICCChina.2018.8641201
   Wei LJ, 2020, ELECTRONICS-SWITZ, V9, DOI 10.3390/electronics9020215
   Xiao L, 2018, CHINA COMMUN, V15, P1, DOI 10.1109/CC.2018.8485464
   Xiao L, 2018, IEEE T INF FOREN SEC, V13, P35, DOI 10.1109/TIFS.2017.2737968
   Xu J, 2015, IEEE T WIREL COMMUN, V14, P6353, DOI 10.1109/TWC.2015.2452923
   Yan K, 2019, IEEE ACCESS, V7, P131929, DOI 10.1109/ACCESS.2019.2940738
   Yan K, 2019, IEEE ACCESS, V7, P77541, DOI 10.1109/ACCESS.2019.2921274
   Yang DM, 2015, 2015 6TH INTERNATIONAL CONFERENCE ON POWER ELECTRONICS SYSTEMS AND APPLICATIONS (PESA), DOI 10.1080/00207543.2014.998789
   Yang G, 2017, IEEE COMMUN MAG, V55, P86, DOI 10.1109/MCOM.2017.1600690CM
   Yang H., 2011, Procedia CS, V5, P190, DOI DOI 10.1016/j.procs.2011.07.026
   Yang MM, 2019, FUTURE GENER COMP SY, V94, P408, DOI 10.1016/j.future.2018.11.046
   Yi X, 2019, LECT NOTES COMPUT SC, V11736, P387, DOI 10.1007/978-3-030-29962-0_19
   Zhan Y., 2020, INFORM SCI
   Zhang JX, 2019, CHIN CONTR CONF, P6339, DOI [10.23919/chicc.2019.8865989, 10.23919/ChiCC.2019.8865989]
   Zhang XL, 2018, IEEE PERVAS COMPUT, V17, P47, DOI 10.1109/MPRV.2018.03367734
   Zhang XL, 2016, IEEE COMMUN SURV TUT, V18, P54, DOI 10.1109/COMST.2015.2415528
   Zhang YH, 2018, INFORM SCIENCES, V462, P262, DOI 10.1016/j.ins.2018.06.018
   Zhang Y, 2020, GEOL J, V55, P571, DOI 10.1002/gj.3416
   Zhang YC, 2017, RES ASTRON ASTROPHYS, V17, DOI 10.1088/1674-4527/17/6/50
   Zhang YA, 2019, 2019 13TH IEEE INTERNATIONAL CONFERENCE ON SERVICE-ORIENTED SYSTEM ENGINEERING (SOSE) / 10TH INTERNATIONAL WORKSHOP ON JOINT CLOUD COMPUTING (JCC) / IEEE INTERNATIONAL WORKSHOP ON CLOUD COMPUTING IN ROBOTIC SYSTEMS (CCRS), P17, DOI 10.1109/SOSE.2019.00014
   Zhang YQ, 2019, PROCEEDINGS OF THE 2019 ACM WORKSHOP ON WIRELESS SECURITY AND MACHINE LEARNING (WISEML '19), P31, DOI 10.1145/3324921.3328786
   Zheng ZB, 2017, IEEE INT CONGR BIG, P557, DOI 10.1109/BigDataCongress.2017.85
   Zhou TQ, 2017, COMPUT NETW, V120, P157, DOI 10.1016/j.comnet.2017.04.015
   Zou SH, 2020, IEEE T IND INFORM, V16, P4206, DOI 10.1109/TII.2019.2957791
   Zou YL, 2016, IEEE T IND INFORM, V12, P780, DOI 10.1109/TII.2015.2399691
NR 159
TC 30
Z9 30
U1 0
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2021
VL 115
AR 102011
DI 10.1016/j.sysarc.2021.102011
EA JAN 2021
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RN5XI
UT WOS:000640425900003
DA 2024-07-18
ER

PT J
AU Mittal, S
   Umesh, S
AF Mittal, Sparsh
   Umesh, Sumanth
TI A survey On hardware accelerators and optimization techniques for RNNs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Review
DE Recurrent neural networks; Deep learning; GPU; FPGA; ASIC; Pruning;
   Parallelization; Low-precision
ID SHORT-TERM-MEMORY; RECURRENT NEURAL-NETWORK; LSTM; ARCHITECTURE;
   COMPRESSION; DNN
AB "Recurrent neural networks " (RNNs) are powerful artificial intelligence models that have shown remarkable effectiveness in several tasks such as music generation, speech recognition and machine translation. RNN computations involve both intra-timestep and inter-timestep dependencies. Due to these features, hardware acceleration of RNNs is more challenging than that of CNNs. Recently, several researchers have proposed hardware architectures for RNNs. In this paper, we present a survey of GPU/FPGA/ASIC-based accelerators and optimization techniques for RNNs. We highlight the key ideas of different techniques to bring out their similarities and differences. Improvements in deep-learning algorithms have inevitably gone hand-in-hand with the improvements in the hardware-accelerators. Nevertheless, there is a need and scope of even greater synergy between these two fields. This survey seeks to synergize the efforts of researchers in the area of deep learning, computer architecture, and chip-design.
C1 [Mittal, Sparsh] IIT Roorkee, Dept Elect & Commun Engn, Roorkee, Uttar Pradesh, India.
   [Umesh, Sumanth] IIT Jodhpur, Dept Elect Engn, Jodhpur, Rajasthan, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Roorkee; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Jodhpur
RP Mittal, S (corresponding author), IIT Roorkee, Dept Elect & Commun Engn, Roorkee, Uttar Pradesh, India.
EM sparshfec@iitr.ac.in; sumanth.2@iitj.ac.in
RI Mittal, Sparsh/B-4378-2013
OI Umesh, Sumanth/0000-0003-1893-2845
FU Semiconductor Research Corporation
FX Support for this work was provided by Semiconductor Research
   Corporation.
CR [Anonymous], 2017 27th International Conference on Field Programmable Logic and Applications (FPL), DOI [10.23919/FPL.2017.8056833, DOI 10.23919/FPL.2017.8056833]
   [Anonymous], 2018, P INT C LEARN REPR
   [Anonymous], 2017, DES AUT C
   Appleyard J., 2016, ARXIV160401946
   Ardakani A, 2019, DES AUT TEST EUROPE, P1427, DOI [10.23919/date.2019.8714765, 10.23919/DATE.2019.8714765]
   Azari E, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3366634
   Bank-Tavakoli E., 2019, IEEE T VERY LARGE SC
   Cao Qingqing., 2017, P 1 INT WORKSH DEEP, P1, DOI DOI 10.1145/3089801.3089804
   Cao SJ, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P63, DOI 10.1145/3289602.3293898
   Chandra A, 2018, CLIM POLICY, V18, P526, DOI 10.1080/14693062.2017.1316968
   Chang A.X. M., 2016, Comput. Sci.
   Chen KW, 2018, IEEE IMAGE PROC, P4168, DOI 10.1109/ICIP.2018.8451053
   Chen Z, 2018, MINERAL MET MAT SER, P3, DOI 10.1007/978-3-319-72059-3_1
   Cho Kyunghyun, 2014, SYNTAX SEMANTICS STR, P5, DOI [10.3115/v1/w14-4012, 10.3115 /v1/D14-1179, DOI 10.3115/V1/D14-1179]
   Conti F, 2018, IEEE CUST INTEGR CIR, DOI 10.1109/ICOPS35962.2018.9575761
   Dai XL, 2020, IEEE T COMPUT, V69, P441, DOI 10.1109/TC.2019.2954495
   Dey S, 2019, INT SYM QUAL ELECT, P183, DOI [10.1109/ISQED.2019.8697413, 10.1109/isqed.2019.8697413]
   Diamantopoulos D, 2018, 2018 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT 2018), P341, DOI 10.1109/FPT.2018.00068
   Diamos G., 2016, INT C MACH LEARN, P2024
   Ding CW, 2018, PR GR LAK SYMP VLSI, P353, DOI 10.1145/3194554.3194625
   Dong Peiyan, 2020, ARXIV200211474
   Ferreira J. C., 2016, INT C RECONFIGURABLE, P1
   Fowers J, 2018, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2018.00012
   Gao C., 2019, ARXIV191212193
   Gao CF, 2019, IEEE T POWER ELECTR, V34, P11725, DOI 10.1109/TPEL.2019.2908656
   Gao C, 2018, IEEE ANTENNAS PROP, P1075, DOI 10.1109/APUSNCURSINRSM.2018.8608678
   Gao P, 2018, EUROSYS '18: PROCEEDINGS OF THE THIRTEENTH EUROSYS CONFERENCE, DOI 10.1145/3190508.3190541
   Gray S., 2017, Gpu kernels for block-sparse weights
   Guan YJ, 2017, ANN IEEE SYM FIELD P, P152, DOI 10.1109/FCCM.2017.25
   Guan YJ, 2017, ASIA S PACIF DES AUT, P629, DOI 10.1109/ASPDAC.2017.7858394
   Gupta U, 2019, INT CONFER PARA, P1, DOI 10.1109/PACT.2019.00009
   Han S, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P75, DOI 10.1145/3020078.3021745
   Hwang K, 2015, INT CONF ACOUST SPEE, P1047, DOI 10.1109/ICASSP.2015.7178129
   Jia Z., 2019, ARXIV191203413
   Jo J., 2019, I SYMPOS LOW POWER E, P1, DOI DOI 10.1109/islped.2019.8824862
   Jouppi NP, 2020, COMMUN ACM, V63, P67, DOI 10.1145/3360307
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Khalil K, 2019, IEEE T CIRCUITS-II, V66, P1885, DOI 10.1109/TCSII.2019.2924663
   Khorasani F, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P377, DOI 10.1109/MICRO.2018.00038
   Kouretas I, 2018, 2018 7TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST)
   Kung J., 2019, DES AUT C, P1
   Lee M, 2016, 2016 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), P230, DOI 10.1109/SiPS.2016.48
   Li BX, 2014, IEEE IJCNN, P4062, DOI 10.1109/IJCNN.2014.6889433
   Li Q, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P693, DOI 10.1145/3287624.3287717
   Li SC, 2015, ANN IEEE SYM FIELD P, P111, DOI 10.1109/FCCM.2015.50
   Li Z, 2019, INT S HIGH PERF COMP, P69, DOI 10.1109/HPCA.2019.00028
   Liu B, 2018, IEEE ACCESS, V6, P52227, DOI 10.1109/ACCESS.2018.2870273
   Liu D., 2018, ARXIV181209659
   Manohar SS, 2019, J SYST ARCHITECT, V100, DOI 10.1016/j.sysarc.2019.101648
   Mealey T, 2018, PROC NAECON IEEE NAT, P382, DOI 10.1109/NAECON.2018.8556674
   Meng C., 2017, P ML SYST WORKSH NIP, P1
   Mittal S., 2014, INT ACM S HIGH PERF, P99, DOI [10.1145/2600212.2600216, DOI 10.1145/2600212.2600216]
   Mittal S., 2020, TECHNICAL REPORT
   Mittal S, 2018, CONCURR COMP-PRACT E, V31, pe4666
   Mittal S, 2020, J SYST ARCHITECT, V104, DOI 10.1016/j.sysarc.2019.101689
   Mittal S, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101635
   Mittal S, 2019, J SYST ARCHITECT, V98, P135, DOI 10.1016/j.sysarc.2019.07.006
   Mittal S, 2020, NEURAL COMPUT APPL, V32, P1109, DOI 10.1007/s00521-018-3761-1
   Mittal S, 2019, J SYST ARCHITECT, V97, P373, DOI 10.1016/j.sysarc.2018.11.001
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1524, DOI 10.1109/TPDS.2015.2435788
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1537, DOI 10.1109/TPDS.2015.2442980
   Mittal S, 2014, J CIRCUIT SYST COMP, V23, DOI 10.1142/S0218126614300025
   Neil D, 2017, PR MACH LEARN RES, V70
   Nurvitadhi E, 2019, 2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), P307, DOI 10.1109/ICFPT47387.2019.00054
   Nurvitadhi E, 2019, ANN IEEE SYM FIELD P, P199, DOI 10.1109/FCCM.2019.00035
   Nurvitadhi E, 2016, 2016 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P77, DOI 10.1109/FPT.2016.7929192
   Park J, 2018, DES AUT TEST EUROPE, P7, DOI 10.23919/DATE.2018.8341971
   Park S, 2019, DES AUT TEST EUROPE, P1587, DOI [10.23919/DATE.2019.8715013, 10.23919/date.2019.8715013]
   Peng L, 2019, 2019 IEEE 13TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2019), P241, DOI 10.1109/MCSoC.2019.00042
   Puigcerver J, 2017, PROC INT CONF DOC, P67, DOI 10.1109/ICDAR.2017.20
   Que ZQ, 2019, IEEE INT CONF ASAP, P17, DOI 10.1109/ASAP.2019.00-42
   Riera M, 2018, CONF PROC INT SYMP C, P57, DOI 10.1109/ISCA.2018.00016
   Rizakis Michalis, 2018, Applied Reconfigurable Computing. Architectures, Tools, and Applications. 14th International Symposium, ARC 2018. Proceedings: LNCS 10824, P3, DOI 10.1007/978-3-319-78890-6_1
   Rybalkin V, 2020, 2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), P111, DOI 10.1145/3373087.3375301
   Rybalkin V, 2018, I C FIELD PROG LOGIC, P89, DOI 10.1109/FPL.2018.00024
   Rybalkin V, 2017, DES AUT TEST EUROPE, P1390, DOI 10.23919/DATE.2017.7927210
   Sen S, 2018, IEEE T COMPUT AID D, V37, P2266, DOI 10.1109/TCAD.2018.2858362
   Silfa F., 2019, ARXIV191104244
   Silfa F, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P782, DOI 10.1145/3352460.3358309
   Silfa F, 2018, 27TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT 2018), DOI 10.1145/3243176.3243184
   Sim H, 2017, DES AUT CON, DOI 10.1145/3061639.3062290
   Sun Yu-dan, 2019, Instrument Technique and Sensor, P18
   Sun ZY, 2018, BIOMED CIRC SYST C, P495
   Tao J, 2019, SENSYS-ML'19: PROCEEDINGS OF THE FIRST WORKSHOP ON MACHINE LEARNING ON EDGE IN SENSOR SYSTEMS, P31, DOI 10.1145/3362743.3362965
   Umesh S, 2019, J SYST ARCHITECT, V97, P349, DOI 10.1016/j.sysarc.2018.11.005
   Van Keirsbilck M., 2019, ARXIV190512340
   Volder J. E., 1959, IRE T ELECTRON COM, VEC-8, P330, DOI [10.1109/TEC.1959.5222693, DOI 10.1109/TEC.1959.5222693]
   Wang M., 2019, IEEE J EMERG SEL TOP
   Wang SR, 2019, IEEE ACCESS, V7, P62930, DOI 10.1109/ACCESS.2019.2917312
   Wang S, 2018, PROCEEDINGS OF THE 2018 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'18), P11, DOI 10.1145/3174243.3174253
   Wang ZS, 2018, IEEE SIGNAL PROC LET, V25, P984, DOI 10.1109/LSP.2018.2834872
   Wang ZS, 2017, IEEE T VLSI SYST, V25, P2763, DOI 10.1109/TVLSI.2017.2717950
   Wu JQ, 2019, IEEE T VLSI SYST, V27, P2939, DOI 10.1109/TVLSI.2019.2927375
   Wu Y., 2016, GOOGLES NEURAL MACHI
   Xie Y., 2018, ARXIV180600512
   Yang XD, 2018, PROC CVPR IEEE, P6469, DOI 10.1109/CVPR.2018.00677
   Yao ZL, 2019, AAAI CONF ARTIF INTE, P5676
   Yazdani R., 2019, ARXIV191101258
   Yin H., 2019, ARXIV190110997
   Yousefi MR, 2015, PROC INT CONF DOC, P1121, DOI 10.1109/ICDAR.2015.7333935
   Zeng S., 2018, P IEEE ICC, P1
   Zhang XY, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P162, DOI 10.1109/MICRO.2018.00022
   Zhang YW, 2017, IEEE INT SYMP PARAL, P614, DOI 10.1109/ISPA/IUCC.2017.00098
   Zhao J, 2019, IEEE ACCESS, V7, P108850, DOI 10.1109/ACCESS.2019.2933036
   Zheng B., 2018, ARXIV180508899
   Zhu MH, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P359, DOI 10.1145/3352460.3358269
NR 107
TC 25
Z9 26
U1 9
U2 103
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2021
VL 112
AR 101839
DI 10.1016/j.sysarc.2020.101839
EA JAN 2021
PG 40
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PY7ID
UT WOS:000612214600014
DA 2024-07-18
ER

PT J
AU Cai, BL
   Li, KQ
AF Cai, Binlei
   Li, Keqiu
TI SLO-aware colocation: Harvesting transient resources from
   latency-critical services
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud computing; Datacenters; Transient resource; QoS; Resource
   management
ID IOT; PERFORMANCE; MAPREDUCE; EFFICIENT
AB An effective way to increase utilization in datacenters is to run batch jobs on the transient idle resources of latency-critical services. Such transient resources must be reclaimed once latency-critical services require them again, which severely hurts the performance of batch jobs. However, there is an increasing demand to provide predictable performance for users who have strict requirements for job completion times. In this paper, we present TCON, a transiency-aware controller that enables the safe colocations of batch jobs alongside latency-critical services while reducing job completion time SLO (Service Level Objective) misses. TCON makes some of the transient resources more valuable by providing reclaim probabilities to them. Since the transient resources left by different latency-critical services may have different capacities and reclaim probabilities, TCON formulates a cardinality-constrained portfolio model that can construct an optimal mix of transient resources for each batch job to achieve both high resource efficiency and low SLO misses. Furthermore, TCON exploits a partial checkpointing mechanism to minimize the re-computation cost in the case of reclaiming. Testbed experiments show that TCON is able to increase the average resource utilization to 45% and reduce the job completion time SLO misses to 16%.
C1 [Cai, Binlei; Li, Keqiu] Tianjin Univ, Coll Intelligence & Comp, Tianjin 300350, Peoples R China.
   [Cai, Binlei; Li, Keqiu] Tianjin Key Lab Adv Networking, Tianjin 300350, Peoples R China.
C3 Tianjin University
RP Li, KQ (corresponding author), Tianjin Key Lab Adv Networking, Tianjin 300350, Peoples R China.
EM keqiu@tju.edu.cn
FU National Key Research and Development Program of China [2016YFB1000205]
FX This work is supported by the National Key Research and Development
   Program of China under Grant No. 2016YFB1000205.
CR [Anonymous], 2010, HOTCLOUD
   [Anonymous], P 47 INT C PAR PROC
   [Anonymous], 2014, SOCC
   [Anonymous], P ACM MEAS AN COMP S
   [Anonymous], 2012, THESIS
   Cheng DZ, 2015, INT PARALL DISTRIB P, P956, DOI 10.1109/IPDPS.2015.36
   Cortez E, 2017, PROCEEDINGS OF THE TWENTY-SIXTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '17), P153, DOI 10.1145/3132747.3132772
   Daly JT, 2006, FUTURE GENER COMP SY, V22, P303, DOI 10.1016/j.future.2004.11.016
   Dean J, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE SIXTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDE '04), P137
   Delimitrou C, 2014, ACM SIGPLAN NOTICES, V49, P127, DOI 10.1145/2541940.2541941
   Delimitrou C, 2013, ACM SIGPLAN NOTICES, V48, P77, DOI 10.1145/2499368.2451125
   Di S, 2012, INT CONF HIGH PERFOR
   Frangioni A, 2007, OPER RES LETT, V35, P181, DOI 10.1016/j.orl.2006.03.008
   Garefalakis P, 2018, EUROSYS '18: PROCEEDINGS OF THE THIRTEENTH EUROSYS CONFERENCE, DOI 10.1145/3190508.3190549
   Harlap A, 2018, PROCEEDINGS OF THE 2018 USENIX ANNUAL TECHNICAL CONFERENCE, P1
   Hussain Z, 2018, PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE, AND ANALYSIS (SC'18)
   Jung D, 2014, J WATER RES PLAN MAN, V140, DOI 10.1061/(ASCE)WR.1943-5452.0000421
   Koehler AB, 2001, INT J FORECASTING, V17, P269, DOI 10.1016/S0169-2070(01)00081-4
   Li H, 2018, IEEE NETWORK, V32, P96, DOI 10.1109/MNET.2018.1700202
   Li LZ, 2018, IEEE T IND INFORM, V14, P4665, DOI 10.1109/TII.2018.2842821
   Li LZ, 2017, IEEE COMMUN MAG, V55, P46, DOI 10.1109/MCOM.2017.1700168
   Liu XL, 2019, IEEE ACM T NETWORK, V27, P1179, DOI 10.1109/TNET.2019.2914412
   Lo D, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P450, DOI 10.1145/2749469.2749475
   Lu ZH, 2017, J SYST ARCHITECT, V80, P1, DOI 10.1016/j.sysarc.2017.07.002
   Mao HZ, 2019, SIGCOMM '19 - PROCEEDINGS OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION, P270, DOI 10.1145/3341302.3342080
   Mao HZ, 2016, PROCEEDINGS OF THE 15TH ACM WORKSHOP ON HOT TOPICS IN NETWORKS (HOTNETS '16), P50, DOI 10.1145/3005745.3005750
   Markowitz H, 1952, J FINANC, V7, P77, DOI 10.1111/j.1540-6261.1952.tb01525.x
   McCreadie R, 2012, SIGIR 2012: PROCEEDINGS OF THE 35TH INTERNATIONAL ACM SIGIR CONFERENCE ON RESEARCH AND DEVELOPMENT IN INFORMATION RETRIEVAL, P1113, DOI 10.1145/2348283.2348495
   Sharma P, 2016, PROCEEDINGS OF THE ELEVENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS, (EUROSYS 2016), DOI 10.1145/2901318.2901319
   Subasi O, 2018, 2018 ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, P165, DOI 10.1145/3203217.3203232
   Urdaneta G, 2009, COMPUT NETW, V53, P1830, DOI 10.1016/j.comnet.2009.02.019
   Wang JH, 2017, J SYST ARCHITECT, V72, P69, DOI 10.1016/j.sysarc.2016.05.003
   Wieder A., 2012, Proceedings of the 9th USENIX conference on Networked Systems Design and Implementation, P27
   WINTERS PR, 1960, MANAGE SCI, V6, P324, DOI 10.1287/mnsc.6.3.324
   Xu JW, 2018, IEEE INTERNET THINGS, V5, P3464, DOI 10.1109/JIOT.2018.2802913
   Yan Y, 2016, PROCEEDINGS OF THE SEVENTH ACM SYMPOSIUM ON CLOUD COMPUTING (SOCC 2016), P484, DOI 10.1145/2987550.2987576
   Yang J, 2017, J SYST ARCHITECT, V80, P17, DOI 10.1016/j.sysarc.2017.08.001
   Yang X, 2016, PROCEEDINGS OF USENIX ATC '16: 2016 USENIX ANNUAL TECHNICAL CONFERENCE, P309
   Yang Y, 2017, PROCEEDINGS OF THE TWELFTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS (EUROSYS 2017), P575, DOI 10.1145/3064176.3064181
   Yi S, 2012, IEEE T SERV COMPUT, V5, P512, DOI 10.1109/TSC.2011.44
   Zaharia Matei, 2010, 2 USENIX WORKSHOP HO
   Zhan YQ, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P755
   Zhang W, 2018, J SYST ARCHITECT, V88, P13, DOI 10.1016/j.sysarc.2018.05.005
   Zheng XJ, 2014, INFORMS J COMPUT, V26, P690, DOI 10.1287/ijoc.2014.0592
NR 44
TC 3
Z9 3
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2019
VL 101
AR 101663
DI 10.1016/j.sysarc.2019.101663
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JW2NK
UT WOS:000502894200001
DA 2024-07-18
ER

PT J
AU Chen, RH
   Guan, QM
   Ma, CL
   Feng, ZY
AF Chen, Renhai
   Guan, Qiming
   Ma, Chenlin
   Feng, Zhiyong
TI Delay-based I/O request scheduling in SSDs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Request scheduling; NAND flash memory; Performance prediction
ID MAIN MEMORY; PERFORMANCE; ARCHITECTURE; DRAM; TRANSLATION; SYSTEM; POWER
AB To pave the way for fast data access, multiple parallel components (e.g., multiple dies) in SSDs are crafted. Therefore, how to fully utilize the parallel resources has become a challenging issue. To address this issue, we first design an SSD model, which not only considers the structure of the parallel components in SSDs but also investigates the utilization of these components. Then, a novel delay-based request scheduling strategy is devised based on the proposed model. The proposed scheduling strategy can predict the resource utilization and intelligently allocate requests to the parallel components (i.e., channels) to achieve the low storage access latency. We integrate the delay-based request scheduling with the proposed SSD model into a trace-driven simulator and evaluate the effectiveness of the proposed scheme on the Financial and WebSearch data sets. The experimental results show that the IOPS and request latency are improved by 16.5% and 14.2% respectively compared with the state-of-the-art scheduling strategy.
C1 [Chen, Renhai; Guan, Qiming; Feng, Zhiyong] Tianjin Univ, Shenzhen Res Inst, Coll Intelligence & Comp, Tianjin, Peoples R China.
   [Ma, Chenlin] Hong Kong Polytech Univ, Dept Comp, Hong Kong, Peoples R China.
C3 Tianjin University; Hong Kong Polytechnic University
RP Ma, CL (corresponding author), Hong Kong Polytech Univ, Dept Comp, Hong Kong, Peoples R China.
EM guanqiming@tju.edu.cn; cscma@comp.polyu.edu.hk; zyfeng@tju.edu.cn
RI Feng, Zhi-Yong/I-7541-2016
OI chen, renhai/0000-0002-0233-5838
FU National Natural Science Foundation of China [61702357, 61672377,
   61502309]; Shenzhen Science and Technology Foundation
   [JCYJ20170816093943197, JCYJ20170817100300603]; Natural Science
   Foundation of Tianjin [18JCQNJC00300]; Guangdong Natural Science
   Foundation [2016A030313045]; Peiyang Scholar Foundation of Tianjin
   University [2019XRG-0004]
FX The work described in this paper is partially supported by the grants
   from the National Natural Science Foundation of China (61702357,
   61672377 and 61502309), Shenzhen Science and Technology Foundation
   (JCYJ20170816093943197 and JCYJ20170817100300603), Natural Science
   Foundation of Tianjin (18JCQNJC00300), Guangdong Natural Science
   Foundation (2016A030313045), and Peiyang Scholar Foundation of Tianjin
   University (2019XRG-0004).
CR Agrawal Nitin, 2008, P USENIX ANN TECHN C, P57
   Alsalibi AI, 2018, CONCURR COMP-PRACT E, V30, DOI 10.1002/cpe.4420
   [Anonymous], UFLIP UNDERSTANDING
   [Anonymous], REQUIREMENTS ENG
   [Anonymous], 2011, ACM 11 P INT C SUPER
   Bellato M, 2014, J PHYS CONF SER, V513, DOI 10.1088/1742-6596/513/1/012023
   Boukhobza J, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3131848
   Caulfield Adrian M., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P385, DOI 10.1109/MICRO.2010.33
   Chanik Park, 2006, 21st Non-Volatile Semiconductor Memory Workshop. (IEEE Cat. No. 06EX1246), P17, DOI 10.1109/.2006.1629477
   Chen F, 2011, INT S HIGH PERF COMP, P266, DOI 10.1109/HPCA.2011.5749735
   Chen RH, 2017, IEEE T COMPUT, V66, P361, DOI 10.1109/TC.2016.2595572
   Chen RH, 2016, ACM T EMBED COMPUT S, V16, DOI 10.1145/2950059
   Chen RH, 2015, IEEE T COMPUT, V64, P1729, DOI 10.1109/TC.2014.2329680
   Chen XZ, 2018, J SYST ARCHITECT, V89, P18, DOI 10.1016/j.sysarc.2018.04.004
   Chen ZG, 2014, KNOWL INF SYST, V41, P335, DOI 10.1007/s10115-013-0727-6
   Cheng R., 2018, IEEE IJCNN, P1
   Cho Y, 2015, IEICE ELECTRON EXPR, V12
   Dirik C, 2009, CONF PROC INT SYMP C, P279, DOI 10.1145/1555815.1555790
   Hsieh JW, 2014, IEEE T COMPUT, V63, P3079, DOI 10.1109/TC.2013.169
   Jung M, 2017, IEEE T PARALL DISTR, V28, P746, DOI 10.1109/TPDS.2016.2588491
   Kang YM, 2018, J SYST ARCHITECT, V88, P33, DOI 10.1016/j.sysarc.2018.05.006
   Kim D, 2017, ACM T STORAGE, V13, DOI 10.1145/3129901
   Kim H, 2015, J BREAST CANCER, V18, P1, DOI [10.4048/jbc.2015.18.11, 10.4048/jbc.2015.18.1.1]
   Liu D, 2017, J SYST ARCHITECT, V76, P47, DOI 10.1016/j.sysarc.2016.11.002
   Liu D, 2017, IEEE T PARALL DISTR, V28, P475, DOI 10.1109/TPDS.2016.2586059
   Liu RS, 2018, ASIA S PACIF DES AUT, P34, DOI 10.1109/ASPDAC.2018.8297279
   Luo Y, 2018, CIRC LINGUIST APL CO, P105, DOI 10.5209/CLAC.60516
   Luo YX, 2018, INT S HIGH PERF COMP, P504, DOI 10.1109/HPCA.2018.00050
   Mamatas L, 2009, IEEE T COMPUT, V58, P591, DOI 10.1109/TC.2008.197
   Mao B, 2018, IEEE T COMPUT AID D, V37, P472, DOI 10.1109/TCAD.2017.2697961
   Nam EH, 2011, IEEE T COMPUT, V60, P653, DOI 10.1109/TC.2010.209
   Ngueya WS, 2018, J LOW POWER ELECTRON, V14, P157, DOI 10.1166/jolpe.2018.1543
   Ou Y, 2017, INT J PARALLEL PROG, V45, P923, DOI 10.1007/s10766-016-0449-y
   Qin ZW, 2011, DES AUT CON, P17
   Qiu KN, 2018, J SYST ARCHITECT, V87, P23, DOI 10.1016/j.sysarc.2018.03.003
   Shreedhar M, 1996, IEEE ACM T NETWORK, V4, P375, DOI 10.1109/90.502236
   Song HJ, 2011, COMM COM INF SC, V150, P191
   Tan YJ, 2018, IEEE T PARALL DISTR, V29, P2254, DOI 10.1109/TPDS.2018.2828842
   Wang LY, 2016, IEICE T INF SYST, VE99D, P3172, DOI 10.1587/transinf.2016EDL8105
   Wang P., 2014, 9 EUR C
   Wang Y, 2017, J SYST ARCHITECT, V72, P80, DOI 10.1016/j.sysarc.2016.07.003
   Yu YJ, 2010, ACM T STORAGE, V6, DOI 10.1145/1714454.1714456
   Zhan JY, 2018, J SYST ARCHITECT, V89, P60, DOI 10.1016/j.sysarc.2018.07.004
   Zhou JB, 2018, PROC INT CONF DATA, P893, DOI 10.1109/ICDE.2018.00085
   Zhou JB, 2015, SIGMOD'15: PROCEEDINGS OF THE 2015 ACM SIGMOD INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P1871, DOI 10.1145/2723372.2749429
NR 45
TC 11
Z9 12
U1 4
U2 30
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 434
EP 442
DI 10.1016/j.sysarc.2019.05.001
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300033
DA 2024-07-18
ER

PT J
AU Mejia-Alvarez, P
   Moncada-Madero, D
   Aydin, H
   Diaz-Ramirez, A
AF Mejia-Alvarez, Pedro
   Moncada-Madero, David
   Aydin, Hakan
   Diaz-Ramirez, Arnoldo
TI Evaluation framework for energy-aware multiprocessor scheduling in
   real-Time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Energy management; Scheduling; Multicore
   architectures
AB Multiprocessor and multicore architectures are fast becoming the platform of choice for deploying workloads, as they have higher computing capabilities and energy efficiency than traditional architectures. In addition to time constraints, a number of real-time applications are required to operate in systems working with limited power supplies, which also imposes tight energy constraints on their execution. Therefore, it is desirable for the system to minimize its energy consumption while still achieving a satisfactory performance. Several energy-aware scheduling techniques addressing this issue have been proposed over the past few years. Unfortunately, few aspects of implementation are seldom considered in theoretical work, and only a tiny fraction of these techniques have been implemented in an actual hardware platform and evaluated by analytical methods. The work presented in this paper thus attempts to provide a prototyping and evaluation framework in which energy-aware multiprocessor scheduling algorithms can translate into full-fledged practical realizations, where their power consumption profiles can be properly measured.
C1 [Mejia-Alvarez, Pedro] CINVESTAV IPN, Dept Computat, Av IPN 2508, Mexico City 07360, DF, Mexico.
   [Moncada-Madero, David] Microsoft, Redmond, WA USA.
   [Aydin, Hakan] George Mason Univ, Dept Comp Sci, Fairfax, VA 22030 USA.
   [Diaz-Ramirez, Arnoldo] Inst Tecnol Mexicali, Dept Comp Syst, Mexicali, Baja California, Mexico.
C3 CINVESTAV - Centro de Investigacion y de Estudios Avanzados del
   Instituto Politecnico Nacional; Microsoft; George Mason University
RP Mejia-Alvarez, P (corresponding author), CINVESTAV IPN, Dept Computat, Av IPN 2508, Mexico City 07360, DF, Mexico.
EM pmalvarez@cs.cinvestav.mx; david_moncada@icloud.com; aydin@cs.gmu.edu;
   adiaz@itmexicali.edu.mx
RI Mejia Alvarez, Pedro/AFM-0827-2022; Mejia Alvarez, Pedro/AAH-3337-2022
OI Mejia Alvarez, Pedro/0000-0003-4465-6266; Diaz-Ramirez,
   Arnoldo/0000-0002-6188-0756
FU Project FOMIX CONACyT-Estado de Jalisco CIIoT [JAL -2015-03]
FX The authors would like to thank to Project FOMIX CONACyT-Estado de
   Jalisco CIIoT (JAL -2015-03), for proving the funds for this research.
CR Ahmad I, 2012, Handbook of Energy -Aware and Green Computing
   [Anonymous], 2012, COMPUTER ARCHITECTUR
   Asberg M., 2012, P 18 IEEE INT C EMB
   Aydin H, 2004, IEEE T COMPUT, V53, P584, DOI 10.1109/TC.2004.1275298
   Aydin H., 2006, P 27 IEEE REAL TIM S
   Bambagini M, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2808231
   Benson M., 2014, The art of software thermal management for embedded systems
   Biondi A, 2016, PROC EUROMICR, P39, DOI 10.1109/ECRTS.2016.30
   Bonifaci V., 2016, P 28 EUR C REAL TIM
   Brandenburg B.B., 2011, PhD Thesis
   Brown N., 2016, IMPROVEMENTS CPU FRE
   Calandrino J., 2006, P 27 IEEE REAL TIM S
   Cerqueira F., 2014, P 20 IEEE REAL TIM E
   Chen J.-J., 2006, P 12 IEEE REAL TIM E
   Corbet J., 2010, The cpuidle subsystem
   Cormen T. H., 2009, Introduction to Algorithms, VSecond
   Dellinger M, 2011, DES AUT CON, P474
   Devadas V., 2010, P INT GREEN COMP C
   DHALL SK, 1978, OPER RES, V26, P127, DOI 10.1287/opre.26.1.127
   Elliot G. A., 2013, P 34 IEEE REAL TIM S
   Elliot G. A., 2011, GLOBALLY SCHEDULED R, V48, P34, DOI [10.1007/s11241-011-9140-y, DOI 10.1007/S11241-011-9140-Y]
   Emberson Paul, 2010, P WATERS 2010
   Goossens J, 2003, REAL-TIME SYST, V25, P187, DOI 10.1023/A:1025120124771
   Herman J. L., 2012, P 18 IEEE REAL TIM E
   Kyung CM, 2011, ENERGY-AWARE SYSTEM DESIGN: ALGORITHMS AND ARCHITECTURES, P1, DOI 10.1007/978-94-007-1679-7
   Lee I., 2008, HDB REAL TIME EMBEDD
   Lopez J. M., 2000, P 12 EUR C REAL TIM
   Love Robert, 2010, Linux Kernel Development
   Luca B., 2000, SURVEY DESIGN TECHNI, V8, P299
   Mazouz A, 2014, COMPUT SCI-RES DEV, V29, P187, DOI 10.1007/s00450-013-0240-x
   Mochel P., 2003, P LIN S
   Moreno G. A., 2012, P 18 IEEE INT C EMB
   N. I. Corporation, CURR MEAS GUID
   Nlis V., 2011, THESIS
   Pagani S., 2013, P 19 IEEE INT C EMB
   Pallipadi V., 2007, P LIN S
   Pillai P., 2001, P 8 ACM S OP SYST PR
   Rao KR, 2010, SIGNALS COMMUN TECHN, P1, DOI 10.1007/978-1-4020-6629-0
   Sandy I., 2003, ONLINE STRATEGIES DY, V2, P325
   Shin Y., 1999, P 36 ANN ACM IEEE DE
   Stephen JJ, 2015, 2015 IEEE INTERNATIONAL CONFERENCE ON AUTONOMIC COMPUTING, P11, DOI 10.1109/ICAC.2015.12
   VUILLEMIN J, 1978, COMMUN ACM, V21, P309, DOI 10.1145/359460.359478
   Yang C.-Y., 2005, P C DES AUT TEST EUR
   Zhiyuan R., 2005, HIERARCHICAL ADAPTIV, V54, P409
   Zhu DK, 2003, IEEE T PARALL DISTR, V14, P686, DOI 10.1109/TPDS.2003.1214320
NR 45
TC 7
Z9 7
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 388
EP 402
DI 10.1016/j.sysarc.2019.01.018
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300029
DA 2024-07-18
ER

PT J
AU Soleymani, M
   Reshadi, M
   Bagherzadeh, N
   Khademzadeh, A
AF Soleymani, Mona
   Reshadi, Midia
   Bagherzadeh, Nader
   Khademzadeh, Ahmad
TI CLBM: Controlled load-balancing mechanism for congestion management in
   silicon interposer NoC architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
ID NETWORK
AB Multiple memory stacks can be integrated with a processor chip in the silicon interposer technology ("2.5D" stacking). In 2.5D architecture, there are two different network layers for both coherence and memory traffic. The CPU layer is used for coherence Core-to-Core traffic, while the interposer layer is associated with Core-to-Memory blocks traffic regularly. A load balancing strategy balances the traffics on the two network layers and optimizes the resources utilization. In the aforementioned strategy, after detecting congestion in the CPU layer, packets can be moved to the interposer one. It can be concluded that this transferring encounters the bottleneck of the edge portion that is connected to memory blocks.
   In this paper, we propose a Controlled Load Balancing Mechanism (CLBM) which efficiently controls bottleneck in load balancing methods. As a result, the CLBM selects an appropriate network based on the destination address without comparing latencies of two networks. Moreover, a multicast fault-tolerant ring is introduced to propagate network congestion information. The experimental results showed that, as compared with the absence of load balancing method and traditional load balancing strategy, our CLBM strategy achieves 37.82% and 17.22% average latency improvements and 22.19% and 8.55% average total power with minor overhead.
C1 [Soleymani, Mona; Reshadi, Midia] Islamic Azad Univ, Sci & Res Branch, Dept Comp Engn, Tehran, Iran.
   [Bagherzadeh, Nader] Univ Calif Irvine, Dept Elect Engn & Comp Sci, Irvine, CA USA.
   [Khademzadeh, Ahmad] Iran Telecommun Res Ctr, Educ & Int Sci Corp Dept, Tehran, Iran.
C3 Islamic Azad University; University of California System; University of
   California Irvine
RP Reshadi, M (corresponding author), Islamic Azad Univ, Sci & Res Branch, Dept Comp Engn, Tehran, Iran.
EM reshadi@srbiau.ac.ir
OI Bagherzadeh, Nader/0000-0001-7216-0546; Soleymani,
   Mona/0000-0002-6499-8493
CR [Anonymous], 2008, 2008 IEEE 14 INT S H
   Pham B, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P1, DOI 10.1145/2830772.2830773
   Cheng Liu, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P357, DOI 10.1109/ASPDAC.2011.5722213
   Das J, 2013, 2013 THIRD INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING AND COMMUNICATIONS (ICACC 2013), P320, DOI 10.1109/ICACC.2013.68
   Das R., 2013, INT S COMP ARCH
   Escamilla JV, 2014, 2014 EIGHTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), P159, DOI 10.1109/NOCS.2014.7008775
   Huang J.-H., 2013, TECH REP
   Jackson M., 2012, TECH REP
   Jerger NE, 2014, INT SYMP MICROARCH, P458, DOI 10.1109/MICRO.2014.61
   Kim J., 2007, 34 INT S COMP ARCH J
   Li C, 2016, COMM COM INF SC, V626, P40, DOI 10.1007/978-981-10-2209-8_4
   Li C, 2016, PR IEEE COMP DESIGN, P646, DOI 10.1109/ICCD.2016.7753352
   Li F, 2006, CONF PROC INT SYMP C, P130, DOI 10.1145/1150019.1136497
   Park D, 2008, CONF PROC INT SYMP C, P251, DOI 10.1109/ISCA.2008.13
   Phelan KJ, 2009, INJURY PREV, V15, P300, DOI 10.1136/ip.2008.020958
   Saban K., 2011, WP380
   Santarini M., 2011, TECH REP
   Sun C., 2012, DSENTA TOOL CONNECTI
   Volos S., 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P67, DOI 10.1109/NOCS.2012.15
   Xie J, 2010, PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), P540, DOI 10.1109/APCCAS.2010.5775083
   Yue DK, 2013, 2013 INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY AND APPLICATIONS (ITA), P86, DOI 10.1109/ITA.2013.26
   Zia Aamir, 2010, 2010 8th IEEE International NEWCAS Conference (NEWCAS 2010), P229, DOI 10.1109/NEWCAS.2010.5603776
NR 22
TC 2
Z9 2
U1 1
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 102
EP 113
DI 10.1016/j.sysarc.2019.07.003
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300009
DA 2024-07-18
ER

PT J
AU Kim, H
   Patel, P
   Wang, SG
   Rajkumar, RR
AF Kim, Hyoseung
   Patel, Pratyush
   Wang, Shige
   Rajkumar, Ragunathan (Raj)
TI A server-based approach for predictable GPU access with improved
   analysis
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 23rd IEEE International Conference on Embedded and Real-Time Computing
   Systems and Applications (RTCSA)
CY AUG 16-18, 2017
CL Natl Chiao Tung Univ, Hsinchu, TAIWAN
SP IEEE, IEEE Tech Comm Cyber Phys Syst, Comp Soc Republ China, IEEE Tech Comm Real Time Syst, Natl Chiao Tung Univ, Dept Comp Sci
HO Natl Chiao Tung Univ
AB We propose a server-based approach to manage a general-purpose graphics processing unit (GPU) in a predictable and efficient manner. Our proposed approach introduces a GPU server that is a dedicated task to handle GPU requests from other tasks on their behalf. The GPU server ensures bounded time to access the GPU, and allows other tasks to suspend during their GPU computation to save CPU cycles. By doing so, we address the two major limitations of the existing real-time synchronization-based GPU management approach: busy waiting within critical sections and long priority inversion. We have implemented a prototype of the server-based approach on a real embedded platform. This case study demonstrates the practicality and effectiveness of the server-based approach. Experimental results indicate that the server-based approach yields significant improvements in task schedulability over the existing synchronization-based approach in most practical settings. Although we focus on a GPU in this paper, the server-based approach can also be used for other types of computational accelerators.
C1 [Kim, Hyoseung] Univ Calif Riverside, Dept Elect & Comp Engn, Riverside, CA 92521 USA.
   [Patel, Pratyush] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
   [Rajkumar, Ragunathan (Raj)] Carnegie Mellon Univ, Elect & Comp Engn, Pittsburgh, PA 15213 USA.
   [Wang, Shige] Gen Motors R&D, Warren, MI USA.
C3 University of California System; University of California Riverside;
   Carnegie Mellon University; Carnegie Mellon University; General Motors
RP Kim, H (corresponding author), Univ Calif Riverside, Dept Elect & Comp Engn, Riverside, CA 92521 USA.
EM hyoseung@ucr.edu; pratyusp@andrew.cmu.edu; shige.wang@gm.com;
   rajkumar@cmu.edu
OI Patel, Pratyush/0000-0003-3611-5160; Kim, Hyoseung/0000-0002-8553-732X
CR Amert T, 2017, REAL TIM SYST SYMP P, P104, DOI 10.1109/RTSS.2017.00017
   [Anonymous], 2011, SCHEDULING LOCKING M, DOI DOI 10.1007/0-306-47055-1_10
   [Anonymous], 2014, ISCA
   Audsley N., 2004, IEEE REAL TIM TECHN
   Bletsas K., 2018, LITES, V5, p0:21
   Block A., 2007, IEEE C EMB REAL TIM
   Brandenburg B., 2014, EUR C REAL TIM SYST
   Brandenburg BB, 2013, DES AUTOM EMBED SYST, V17, P277, DOI 10.1007/s10617-012-9090-1
   Chen J.-J., 2016, 854 TU DORTM DEP COM
   Duato Jose, 2010, 2010 International Conference on High Performance Computing & Simulation (HPCS 2010), P224, DOI 10.1109/HPCS.2010.5547126
   Elliott GA, 2013, REAL TIM SYST SYMP P, P33, DOI 10.1109/RTSS.2013.12
   Elliott GA, 2013, REAL-TIME SYST, V49, P140, DOI 10.1007/s11241-012-9170-0
   Elliott GA, 2012, REAL-TIME SYST, V48, P34, DOI 10.1007/s11241-011-9140-y
   Johnson D. S., 1974, SIAM Journal on Computing, V3, P299, DOI 10.1137/0203025
   Jung DH, 2014, IEEE INT 3D SYST
   Kato S., 2011, IEEE REAL TIM SYST S
   Kato S., 2012, P USENIX ANN TECH C, P401
   Kato S., 2011, P 2011 USENIX ANN TE
   Kim H, 2017, IEEE INT CONF EMBED
   Kim H, 2016, REAL-TIME SYST, V52, P356, DOI 10.1007/s11241-016-9248-1
   Kim H, 2014, IEEE REAL TIME, P145, DOI 10.1109/RTAS.2014.6925998
   Kim J., 2013, INT C CYB PHYS SYST
   Kim J., 2013, IEEE REAL TIM SYST S
   Lakshmanan K., 2009, IEEE REAL TIM SYST S
   Lakshmanan K., 2009, EUR C REAL TIM SYST
   Lee J., 2013, IEEE INT C INT TRANS
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   NVIDIA, SHAR GPU MPI PROC MU
   Oikawa Shuichi, 1998, P 19 IEEE REAL TIM S
   Otterness N., 2017, IEEE REAL TIM TECHN
   Rajkumar R., 1988, Proceedings. Real-Time Systems Symposium (IEEE Cat. No.88CH2618-7), P259, DOI 10.1109/REAL.1988.51121
   Rajkumar R., 1990, IEEE INT C DISTR COM
   Shi L, 2012, IEEE T COMPUT, V61, P804, DOI 10.1109/TC.2011.112
   Wei JQ, 2013, IEEE INT VEH SYM, P763, DOI 10.1109/IVS.2013.6629559
   Zhou H., 2015, IEEE REAL TIM TECHN
NR 35
TC 6
Z9 7
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2018
VL 88
BP 97
EP 109
DI 10.1016/j.sysarc.2018.05.003
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA GQ9BF
UT WOS:000442060200010
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Mercat, A
   Bonnot, J
   Pelcat, M
   Desnos, K
   Hamidouche, W
   Menard, D
AF Mercat, Alexandre
   Bonnot, Justine
   Pelcat, Maxime
   Desnos, Karol
   Hamidouche, Wassim
   Menard, Daniel
TI Smart search space reduction for approximate computing: A low energy
   HEVC encoder case study
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Conference on Design and Architectures for Signal and Image Processing
   (DASIP)
CY OCT 12-14, 2016
CL Rennes, FRANCE
SP Univ Rennes 1, Inst Natl Sci Appliquees Rennes, IETR
DE Approximate computing; High efficiency video coding; Energy optimization
ID ALGORITHM
AB The approximate computing paradigm provides methods to optimize algorithms while considering both application quality of service and computational complexity. Approximate computing can be applied at different levels of abstraction, from algorithm level to application level. Approximate computing at algorithm level reduces the computational complexity by approximating or skipping computational blocks. A number of applications in the signal and image processing domain integrate algorithms based on discrete optimization techniques. These techniques minimize a cost function by exploring an application parameter search space. In this paper, a new methodology is proposed that exploits the computation-skipping approximate computing concept. The methodology, named Smart Search Space Reduction(SSSR), explores at design time the Pareto relationship between computational complexity and application quality. At run time, an approximation manager can then early select a good candidate configuration. SSSR reduces the run time search space and, in turn, reduces computational complexity. An efficient SSSR technique adjusts at design time the configuration selectivity while selecting at run time the most suitable functions to skip. The real time High Efficiency Video CodingHEVC encoder in All Intra(Al) profile is used as a case study to illustrate the benefits of SSSR. In this application, two discrete optimizations are performed. They explore different coding parameters and select the values leading to the minimal cost in terms of a tradeoff between bitrate, quality and computational energy by acting on both the HEVC coding-tree partitioning and the intra-modes. Combining two SSSRS iterations on this use case, the energy consumption is reduced by up to 77%. Moreover, the combination of the two SSSRS iterations in comparison to using only one reduces the BD-BR bitrate/quality metric by 4% for the same energy consumption. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Mercat, Alexandre; Bonnot, Justine; Pelcat, Maxime; Desnos, Karol; Hamidouche, Wassim; Menard, Daniel] INSA Rennes, UBL, IETR, CNRS,UMR 6164, Rennes, France.
   [Pelcat, Maxime] Inst Pascal, CNRS UMR 6602, Clermont Ferrand, France.
C3 Universite de Rennes; Institut National des Sciences Appliquees de
   Rennes; Centre National de la Recherche Scientifique (CNRS); CNRS -
   Institute for Engineering & Systems Sciences (INSIS); Centre National de
   la Recherche Scientifique (CNRS); Universite Clermont Auvergne (UCA);
   CNRS - Institute for Engineering & Systems Sciences (INSIS)
RP Mercat, A; Menard, D (corresponding author), INSA Rennes, UBL, IETR, CNRS,UMR 6164, Rennes, France.
EM amercat@insa-rennes.fr; dmenard@insa-rennes.fr
RI Menard, Daniel/AAL-7821-2021; Pelcat, Maxime/F-6443-2014
FU European Celtic-Plus project 4KREPROSYS; French ANR ARTEFaCT; COVIBE -
   Brittany region
FX This work is partially supported by the French ANR ARTEFaCT project, by
   the COVIBE project funded by the Brittany region and by the European
   Celtic-Plus project 4KREPROSYS funded by Finland, Flanders, France, and
   Switzerland.
CR [Anonymous], ENCODER IMPROVEMENT
   [Anonymous], SEM DEV RES S 2009 I
   [Anonymous], P 5 INT C EMB NATW S
   [Anonymous], VERIFYING QUANTITATI
   [Anonymous], PICT COD S PCS 2016
   [Anonymous], LOW POWER CARRY CUT
   [Anonymous], NEW EVALUATION SCHEM
   [Anonymous], ELECTRONIC JOURNAL O, DOI DOI 10.1109/VCIP.2011.6115979
   [Anonymous], 2008, IEDM
   [Anonymous], VOLTAGE REDUCTION TE
   [Anonymous], 2015, P IEEE WORKSH SIGN P
   [Anonymous], AC SPEECH SIGN PROC
   Benini L., 1998, Dynamic Power Management: Design Techniques and CAD Tools
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Bossen F., 2013, Common hm test conditions and software reference configurations (JCTVC-l1100)
   Camus V, 2015, IEEE INT SYMP CIRC S, P45, DOI 10.1109/ISCAS.2015.7168566
   Chippa VK, 2010, DES AUT CON, P555
   de Dinechin F, 2005, IEEE T COMPUT, V54, P319, DOI 10.1109/TC.2005.54
   Du K, 2012, DES AUT TEST EUROPE, P1257
   Hackenberg D, 2015, 2015 IEEE 29TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS, P896, DOI 10.1109/IPDPSW.2015.70
   Hamidouche W, 2013, J VIS COMMUN IMAGE R, V24, P373, DOI 10.1016/j.jvcir.2013.01.002
   Khan MUK, 2013, IEEE IMAGE PROC, P1578, DOI 10.1109/ICIP.2013.6738325
   Koivula A, 2015, 2015 IEEE GLOBAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (GLOBALSIP), P1250, DOI 10.1109/GlobalSIP.2015.7418398
   Krause PK, 2011, DES AUT TEST EUROPE, P944
   LI RX, 1994, IEEE T CIRC SYST VID, V4, P438, DOI 10.1109/76.313138
   Lingamneni A., 2011, Design, Automation and Test in Europe (DATE), P1
   Ludwig JT, 1996, IEEE J SOLID-ST CIRC, V31, P395, DOI 10.1109/4.494201
   Mercat A, 2014, IEEE INT SYMP CIRC S, P1296, DOI 10.1109/ISCAS.2014.6865380
   Mohapatra D, 2011, DES AUT TEST EUROPE, P950
   Nezan JF, 2016, EUROMICRO WORKSHOP P, P332, DOI 10.1109/PDP.2016.52
   Nogues E, 2019, IEEE T EMERG TOP COM, V7, P5, DOI 10.1109/TETC.2016.2593644
   Po LM, 1996, IEEE T CIRC SYST VID, V6, P313, DOI 10.1109/76.499840
   Renganarayana L., 2012, Programming with Relaxed Synchronization", P41, DOI DOI 10.1145/2414729.2414737
   Rotem E, 2012, IEEE MICRO, V32, P20, DOI 10.1109/MM.2012.12
   Sampson A, 2011, ACM SIGPLAN NOTICES, V46, P164, DOI 10.1145/1993316.1993518
   Schlachter J, 2015, IEEE INT SYMP CIRC S, P173, DOI 10.1109/ISCAS.2015.7168598
   Shafique M, 2014, ASIA S PACIF DES AUT, P274, DOI 10.1109/ASPDAC.2014.6742902
   Sidiroglou-Douskos Stelios, 2011, P ACM SIGSOFT S EUR, P124, DOI 10.1145/2025113.2025133
   Sullivan G.J., 2014, High Efficiency Video Coding (HEVC)"
   Sullivan GJ, 2012, IEEE T CIRC SYST VID, V22, P1649, DOI 10.1109/TCSVT.2012.2221191
   Viitanen M, 2015, IEEE INT SYMP CIRC S, P1662, DOI 10.1109/ISCAS.2015.7168970
   Volder J. E., 1959, IRE T ELECTRON COM, VEC-8, P330, DOI [10.1109/TEC.1959.5222693, DOI 10.1109/TEC.1959.5222693]
   Wiegand T, 2003, IEEE T CIRC SYST VID, V13, P560, DOI 10.1109/TCSVT.2003.815165
   Zhu S, 1997, ICICS - PROCEEDINGS OF 1997 INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATIONS AND SIGNAL PROCESSING, VOLS 1-3, P292, DOI 10.1109/ICICS.1997.647106
NR 44
TC 7
Z9 7
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2017
VL 80
BP 56
EP 67
DI 10.1016/j.sysarc.2017.09.003
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA FL0EB
UT WOS:000413883100005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Msadek, N
   Ungerer, T
AF Msadek, Nizar
   Ungerer, Theo
TI Trustworthy self-optimization for organic computing environments using
   multiple simultaneous requests
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ARCS Scientific Congress
CY MAY 05-07, 2015
CL Sydney, AUSTRALIA
SP ARCS
DE Organic computing; Autonomic computing; Trust; Self-adaptive systems;
   Self-organization
AB Open distributed systems are rapidly getting more and more complex. Therefore, it is essential that such systems will be able to adapt autonomously to changes in their environment. They should be characterized by so-called self-x properties such as self-configuration, self-optimization and self-healing. The autonomous optimization of nodes at runtime in open distributed environments is a crucial part for developing self-optimizing systems. In this paper, we present a self-optimization approach that does not only consider pure load-balancing but also takes into account trust to improve the assignment of important services to trustworthy nodes. Our approach uses different optimization strategies to determine whether a service should be transferred to another node or not. The evaluation results showed that the proposed approach is able to balance the workload between nodes nearly optimal. Moreover, it improves significantly the availability of important services, i.e., the achieved availability was no lower than 85% of the maximum theoretical availability value. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Msadek, Nizar; Ungerer, Theo] Univ Augsburg, Inst Comp Sci, D-86135 Augsburg, Germany.
C3 University of Augsburg
RP Msadek, N (corresponding author), Univ Augsburg, Inst Comp Sci, D-86135 Augsburg, Germany.
EM nizar.msadek@informatik.uni-augsburg.de;
   Ungerer@informatik.uni-augsburg.de
FU research unit OC-Trust of the German Research Foundation (DFG) [FOR
   1085]
FX This research has received funding from the research unit OC-Trust (FOR
   1085) of the German Research Foundation (DFG).
CR Akbar A, 2016, ADV INTELL SYST, V435, P79, DOI 10.1007/978-81-322-2757-1_9
   Anders G., 2013, TECHNICAL REPORT
   Babak H., 2000, J IEEE T PARALLEL DI, V11
   Bittencourt L. F., 2005, 3 INT WORKSH MIDDL G
   Derek E. L, 1986, C MEAS MOD COMP SYST
   Khayyat Z., 2013, P 8 ACM EUR C COMP S, P169, DOI DOI 10.1145/2465351.2465369
   Kiefhaber R., 2011, Proceedings of the 2011 Fifth IEEE Conference on Self-Adaptive and Self-Organizing Systems Workshops (SASOW 2011), P41, DOI 10.1109/SASOW.2011.20
   Kiefhaber R., 2010, Proceedings 2010 IEEE/IFIP 8th International Conference on Embedded and Ubiquitous Computing (EUC 2010), P105, DOI 10.1109/EUC.2010.25
   Kiefhaber R., 2013, 10 IEEE INT C AUT TR
   Lobinger A., 2011, VEH TECHN C VTC SPRI
   Msadek N., 2016, THESIS
   Msadek N., 2016, 7 IEEE WORKSH SELF O
   Msadek N., 2014, INT C SELF AD SELF O
   Msadek N, 2016, AUTON SYST, P153, DOI 10.1007/978-3-319-29201-4_6
   Msadek N, 2015, LECT NOTES COMPUT SC, V9017, P123, DOI 10.1007/978-3-319-16086-3_10
   Muller-Schloer C., 2004, CODES ISSS 2004
   Nasir MAU, 2015, PROC INT CONF DATA, P137, DOI 10.1109/ICDE.2015.7113279
   Panwar R, 2015, 2015 INTERNATIONAL CONFERENCE ON GREEN COMPUTING AND INTERNET OF THINGS (ICGCIOT), P773, DOI 10.1109/ICGCIoT.2015.7380567
   Rao A., 2012, 2 INT WORKSH IPTPS
   Satzger B, 2009, LECT NOTES COMPUT SC, V5860, P58, DOI 10.1007/978-3-642-10265-3_6
   Siar H, 2015, CLUSTER COMPUT, V18, P1609, DOI 10.1007/s10586-015-0486-0
   Steghöfer JP, 2010, LECT NOTES COMPUT SC, V6407, P62, DOI 10.1007/978-3-642-16576-4_5
NR 22
TC 5
Z9 5
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2017
VL 75
SI SI
BP 26
EP 34
DI 10.1016/j.sysarc.2017.03.003
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EU7MQ
UT WOS:000401219300003
DA 2024-07-18
ER

PT J
AU Li, Z
   Wang, F
   Liu, JN
   Feng, D
   Hua, Y
   Tong, W
   Zhang, SW
AF Li, Zheng
   Wang, Fang
   Liu, Jingning
   Feng, Dan
   Hua, Yu
   Tong, Wei
   Zhang, Shuangwu
TI A user-visible solid-state storage system with software-defined fusion
   methods for PCM and NAND flash
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE NAND flash; PCM; User-visible structure; Fusion storage system
ID PHASE-CHANGE MEMORY; REDUCE
AB Existing SSD technology exploits the properties of NAND flash and leverages NAND flash with a controller running FTL algorithms to improve system performance. On one hand, however, in this black-box modeled structure, data semantic information is hard to be transferred and interpreted by conventional interfaces. Hence, SSD firmware fails to make full use of the performance potential of SSD by utilizing semantic information. Moreover, the host cannot obtain physical characteristics and statistical information about SSD, failing to be used by the file system or I/O scheduling algorithm designed for the disks. On the other hand, in SSD-based storage systems, persistent data are stored in the NAND flash and however manipulated in DRAM, causing the decoupled inefficiency. The data being closer to the processors are much easier to be lost due to the volatile property of DRAM, leading to serious data reliability problems. What's more, restrictive read/program granularity and out-of-place updates limit the performance while flash suffers from small size operations.
   In order to address these problems, we propose a user-visible solid-state storage system with software-defined fusion methods for PCM and NAND flash. PCM is used for improving data reliability and reducing the write amplification of NAND flash as PCM shows some outstanding features, such as in place updates, byte-addressable, non-volatile properties and better endurance. In this system, we manage the storage device as user-visible structure rather than black-box-modeled structure. In detail, we expose the number of channels, erase counts and data distribution of PCM/NAND flash to the host and design FTL algorithm closer to file system to obtain more semantic information of data accessing. PCM can be software-defined as the same level storage or buffer of NAND flash to reduce the WA (Write Amplification) of NAND flash and improve the data reliability. Moreover, some key software components (such as FTL, I/O scheduling and buffer management) are also reconfigurable and operated easily combined with physical characteristics. To achieve these design goals, we implement a Host Fusion Storage Layer (HFSL) and redesign the lengthy I/O path. Applications or filesystem can access PCM/flash directly via provided interfaces by HFSL without passing traditional I/O subsystem. Moreover, we provide the system management software to make the storage system can be easily software-defined by the upper-level system. We implement our software-defined fusion storage system in our actual hardware prototype and extensive experimental results demonstrate the efficiency of the proposed schemes. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Li, Zheng; Wang, Fang; Liu, Jingning; Feng, Dan; Hua, Yu; Tong, Wei; Zhang, Shuangwu] Huazhong Univ Sci & Technol, Wuhan Natl Lab Optoelect, Wuhan 430074, Peoples R China.
C3 Huazhong University of Science & Technology
RP Liu, JN; Tong, W (corresponding author), Huazhong Univ Sci & Technol, Wuhan Natl Lab Optoelect, Wuhan 430074, Peoples R China.
EM lizheng@hust.edu.cn; jnliu@hust.edu.cn; Tongwei@hust.edu.cn
RI wang, fang/GYD-4295-2022; Wang, Fang/HPC-5174-2023
OI , Li/0000-0002-3886-8679
FU National High Technology Research and Development Program (863 Program)
   [2015AA015301, 2015AA016701, 2013AA013203]; NSFC [61303046, 61472153,
   61173043]; State Key Laboratory of Computer Architecture [CARCH201505];
   Wuhan Applied BasicResearch Project [2015010101010004]; Key Laboratory
   of Information Storage System, Ministry of Education, China
FX This work was supported by the National High Technology Research and
   Development Program (863 Program) No. 2015AA015301, No. 2015AA016701,
   No. 2013AA013203; NSFC No. 61303046, No. 61472153, No. 61173043; State
   Key Laboratory of Computer Architecture, No. CARCH201505; Wuhan Applied
   BasicResearch Project (No. 2015010101010004); This work was also
   supported by Key Laboratory of Information Storage System, Ministry of
   Education, China.
CR Akel A., 2011, HotStorage
   [Anonymous], THESIS
   Brodkin Jon., 2012, Hurricane Sandy takes data centers offline with flooding, power outages
   Cai Y, 2011, ANN IEEE SYM FIELD P, P101, DOI 10.1109/FCCM.2011.28
   Caulfield Adrian M., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P385, DOI 10.1109/MICRO.2010.33
   Chang YH, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2146417.2146426
   Chung TS, 2009, J SYST ARCHITECT, V55, P332, DOI 10.1016/j.sysarc.2009.03.005
   De A, 2013, ANN IEEE SYM FIELD P, P9, DOI 10.1109/FCCM.2013.46
   Dhiman G, 2009, DES AUT CON, P664
   Duo Liu, 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P357, DOI 10.1109/RTSS.2011.40
   Fusion-io, 2012, LEV HOST BAS FLASH T
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   Hoefflinger B, 2016, FRONT COLLECT, P143, DOI 10.1007/978-3-319-22093-2_7
   Hu YZ, 2010, EURASIP J ADV SIG PR, DOI 10.1155/2010/454705
   Hua Y, 2014, IEEE T PARALL DISTR, V25, P2529, DOI 10.1109/TPDS.2013.205
   Josephson WK, 2010, ACM T STORAGE, V6, DOI 10.1145/1837915.1837922
   Jung S, 2015, J SYST ARCHITECT, V61, P12, DOI 10.1016/j.sysarc.2014.11.002
   Kaimeng Chen, 2014, Network and Parallel Computing. 11th IFIP WG 10.3 International Conference, NPC 2014. Proceedings: LNCS 8707, P108, DOI 10.1007/978-3-662-44917-2_10
   Kang JU, 2007, J SYST ARCHITECT, V53, P644, DOI 10.1016/j.sysarc.2007.01.010
   Kim J, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2180887.2180895
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Lee HG, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P381, DOI 10.1109/ICCD.2011.6081427
   Lee S, 2014, IEEE T COMPUT, V63, P2187, DOI 10.1109/TC.2013.98
   Liu D, 2012, DES AUT TEST EUROPE, P1447
   Long LB, 2014, J SYST ARCHITECT, V60, P655, DOI 10.1016/j.sysarc.2014.07.002
   Lu Youyou., 2013, FAST, P257
   [冒伟 Mao Wei], 2015, [计算机学报, Chinese Journal of Computers], V38, P944
   Ouyang J, 2014, ACM SIGPLAN NOTICES, V49, P471, DOI 10.1145/2541940.2541959
   Park S, 2011, J SYST ARCHITECT, V57, P354, DOI 10.1016/j.sysarc.2011.01.005
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Raoux S, 2008, IBM J RES DEV, V52, P465, DOI 10.1147/rd.524.0465
   Sun G., 2014, Emerging Memory Technologies, P51
   Swanson S, 2013, COMPUTER, V46, P52, DOI 10.1109/MC.2013.222
   UBIFS, 2015, UBIFS UNS BLOCK IM F
   Woodhouse D., 2001, OTT LIN X, V2001
   Xia F, 2015, J COMPUT SCI TECH-CH, V30, P121, DOI 10.1007/s11390-015-1509-2
   YAFFS, 2015, YAFFS YET AN FLASH F
   Zhangling Wu, 2014, Network and Parallel Computing. 11th IFIP WG 10.3 International Conference, NPC 2014. Proceedings: LNCS 8707, P84, DOI 10.1007/978-3-662-44917-2_8
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 39
TC 5
Z9 6
U1 0
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2016
VL 71
BP 44
EP 61
DI 10.1016/j.sysarc.2016.08.005
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EF7IP
UT WOS:000390503600006
DA 2024-07-18
ER

PT J
AU Peng, JJ
   Dai, YC
   Rao, Y
   Chen, JB
   Zhi, XF
AF Peng, Junjie
   Dai, Yongchuan
   Rao, Yi
   Chen, Jinbao
   Zhi, Xiaofei
TI Research on processing strategy for CPU-intensive application
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 17th IEEE International Conference on High Performance Computing and
   Communications (HPCC) / 12th IEEE International Conference on Embedded
   Software and Systems (ICESS)
CY AUG 24-26, 2015
CL New York, NY
SP IEEE
DE Cloud computing; Feature model; CPU intensive application; Processing
   strategy
AB As one of the most commonly used type of application, CPU-intensive application has been widely concerned. To better serve this type of application as well as high efficiently use the IT resources in cloud data, it is important to know whether an application is CPU-intensive or not and how to deal with the application. In this paper, we establish a model by monitoring and analyzing the features of CPU-intensive applications. Using the model CPU-intensive application can effectively recognized and classified from other types of applications. Meanwhile, we propose a method to efficiently deal with CPU-intensive application based on the resources usage on physical servers. Extensive experiments have been done to validate the correctness of CPU-intensive application recognition model and the efficiency of the processing strategy. Experimental results show that the model can classify the CPU-intensive application from other types of applications with high accuracy. And the processing strategies can much improve the processing efficiency of CPU-intensive applications as well as increase the resource usage efficiency. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Peng, Junjie; Dai, Yongchuan; Rao, Yi; Chen, Jinbao; Zhi, Xiaofei] Shanghai Univ, Sch Comp Engn & Sci, Shanghai 200444, Peoples R China.
C3 Shanghai University
RP Peng, JJ (corresponding author), Shanghai Univ, Sch Comp Engn & Sci, Shanghai 200444, Peoples R China.
EM jjie.peng@shu.edu.cn
CR Alasaad A, 2015, IEEE T PARALL DISTR, V26, P1021, DOI 10.1109/TPDS.2014.2316827
   Bôaventura RS, 2014, IEEE LAT AM T, V12, P792, DOI 10.1109/TLA.2014.6868884
   Chen Feifei., 2014, Proceedings of the 5th ACM/SPEC international conference on Performance engineering. (Dublin, Irlande, P39
   Chen Z, 2015, T EMERG TELECOMMUN T, V26, P1039, DOI 10.1002/ett.2682
   Dave M, 2014, 2014 INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT (INDIACOM), P61, DOI 10.1109/IndiaCom.2014.6828022
   Fadika Z., 2011, 2011 Proceedings of 11th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGrid 2011), P454, DOI 10.1109/CCGrid.2011.71
   Gai KK, 2012, INT C MULTIMED INFO, P142, DOI 10.1109/MINES.2012.240
   Lee LT, 2013, INT J GRID DISTRIB, V6, P67
   Li J., 2013, SCI REP, V3, P1
   Li JY, 2012, J PARALLEL DISTR COM, V72, P666, DOI 10.1016/j.jpdc.2012.02.002
   Loreti D, 2014, 2014 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), P391, DOI 10.1109/HPCSim.2014.6903712
   Maurya K., 2013, International Journal of Computer Science and Mobile Computing, V2, P74
   Meikang Qiu, 2010, Proceedings of the 2010 IEEE/ACM Int'l Conference on Green Computing and Communications (GreenCom) and Int'l Conference on Cyber, Physical and Social Computing (CPSCom), P205, DOI 10.1109/GreenCom-CPSCom.2010.87
   Moreno IS, 2013, 2013 IEEE SEVENTH INTERNATIONAL SYMPOSIUM ON SERVICE-ORIENTED SYSTEM ENGINEERING (SOSE 2013), P49, DOI 10.1109/SOSE.2013.24
   Neumann R., 2011, 2011 Proceedings of Joint Conf of 21st Int'l Workshop on Software Measurement and the 6th Int'l Conference on Software Process and Product Measurement (IWSM-MENSURA 2011), P96, DOI 10.1109/IWSM-MENSURA.2011.18
   Peng JJ, 2015, 9TH IEEE INTERNATIONAL SYMPOSIUM ON SERVICE-ORIENTED SYSTEM ENGINEERING (SOSE 2015), P229, DOI 10.1109/SOSE.2015.67
   Pumma S, 2012, INT C PAR DISTRIB SY, P828, DOI 10.1109/ICPADS.2012.135
   Qiu MK, 2015, IEEE T EMERG TOP COM, V3, P544, DOI 10.1109/TETC.2015.2398824
   Qiu MK, 2015, IEEE T COMPUT, V64, P3528, DOI 10.1109/TC.2015.2409857
   Qiu MK, 2012, J SYST ARCHITECT, V58, P439, DOI 10.1016/j.sysarc.2012.07.001
   Qiu MK, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1497561.1497568
   Takasaki H., 2014, 2014 INT C INF SCI A, V5, P1
   Tan Yi-Ming, 2012, Journal of Software, V23, P266, DOI 10.3724/SP.J.1001.2012.04143
   Ullrich M, 2013, 2013 INTERNATIONAL CONFERENCE ON CLOUD COMPUTING AND BIG DATA (CLOUDCOM-ASIA), P387, DOI 10.1109/CLOUDCOM-ASIA.2013.52
   Wu YW, 2014, IEEE T COMPUT, V63, P2487, DOI 10.1109/TC.2013.132
   Zhang P, 2015, LECT NOTES COMPUT SC, V9137, P17, DOI 10.1007/978-3-319-20119-1_2
NR 26
TC 3
Z9 5
U1 0
U2 8
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2016
VL 70
SI SI
BP 39
EP 47
DI 10.1016/j.sysarc.2016.02.001
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EC3XS
UT WOS:000388061000005
DA 2024-07-18
ER

PT J
AU Davis, RI
   Cucu-Grosjean, L
   Bertogna, M
   Burns, A
AF Davis, Robert I.
   Cucu-Grosjean, Liliana
   Bertogna, Marko
   Burns, Alan
TI A review of priority assignment in real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Priority assignment; Fixed priority scheduling; C.3
   [Real-time and embedded systems]; Performance; Design; Algorithms;
   Real-time scheduling; Schedulability analysis; Optimal priority
   assignment; Deadline monotonic; Rate monotonic; Robust priority
   assignment
ID CONTROLLER-AREA-NETWORK; SCHEDULABILITY ANALYSIS; SCHEDULING THEORY;
   TIMING ANALYSIS; TASKS; ALGORITHMS
AB It is over 40 years since the first seminal work on priority assignment for real-time systems using fixed priority scheduling. Since then, huge progress has been made in the field of real-time scheduling with more complex models and schedulability analysis techniques developed to better represent and analyse real systems. This tutorial style review provides an in-depth assessment of priority assignment techniques for hard real-time systems scheduled using fixed priorities. It examines the role and importance of priority in fixed priority scheduling in all of its guises, including: pre-emptive and non-pre-emptive scheduling; covering single- and multi-processor systems, and networks. A categorisation of optimal priority assignment techniques is given, along with the conditions on their applicability. We examine the extension of these techniques via sensitivity analysis to form robust priority assignment policies that can be used even when there is only partial information available about the system. The review covers priority assignment in a wide variety of settings including: mixed-criticality systems, systems with deferred pre-emption, and probabilistic real-time systems with worst-case execution times described by random variables. It concludes with a discussion of open problems in the area of priority assignment. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Davis, Robert I.; Burns, Alan] Univ York, Dept Comp Sci, Real Time Syst Res Grp, York YO10 5DD, N Yorkshire, England.
   [Davis, Robert I.; Cucu-Grosjean, Liliana] INRIA Paris, AOSTE Team, Paris, France.
   [Bertogna, Marko] Univ Modena, I-41100 Modena, Italy.
C3 University of York - UK; Universita di Modena e Reggio Emilia
RP Davis, RI (corresponding author), Univ York, Dept Comp Sci, Real Time Syst Res Grp, York YO10 5DD, N Yorkshire, England.; Davis, RI (corresponding author), INRIA Paris, AOSTE Team, Paris, France.
EM rob.davis@york.ac.uk; liliana.cucu@inria.fr; marko.bertogna@unimore.it;
   alan.burns@york.ac.uk
RI Burns, Alan/AAF-2700-2019; BERTOGNA, Marko/E-8966-2012
OI BERTOGNA, Marko/0000-0003-2115-4853
FU UK EPSRC MCC project [EP/K011626/1]; French BGLE Departs project; French
   LEOC Capacites project; EU [611016, 611085]; Inria International Chair
   program; EPSRC [EP/K011626/1] Funding Source: UKRI
FX This work was partially funded by the UK EPSRC MCC project
   (EP/K011626/1), the French BGLE Departs and LEOC Capacites projects, the
   EU FP7 grants P-SOCRATES (611016) and PROXIMA (611085), and the Inria
   International Chair program. EPSRC Research Data Management: No new
   primary data was created during this study.
CR Altmeyer S, 2015, REAL-TIME SYST, V51, P77, DOI 10.1007/s11241-014-9218-4
   Altmeyer S, 2012, REAL-TIME SYST, V48, P499, DOI 10.1007/s11241-012-9152-2
   Andersson B, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P193, DOI 10.1109/REAL.2001.990610
   Andersson B., 2008, P INT C PRINC DISTR
   Andersson B., 2000, P REAL TIM COMP SYST
   Andersson B, 2000, P REAL TIM SYST S RT
   [Anonymous], 2010, AUTOSAR SPEC OP SYST
   [Anonymous], 2007, OSEK VDK OP SYST SPE
   AUDSLEY N, 1993, SOFTWARE ENG J, V8, P284, DOI 10.1049/sej.1993.0034
   Audsley N.C, 1991, 164 YCS U YORK
   Audsley NC, 2001, INFORM PROCESS LETT, V79, P39, DOI 10.1016/S0020-0190(00)00165-4
   AUDSLEY NC, 1995, REAL-TIME SYST, V8, P173, DOI 10.1007/BF01094342
   BAKER TP, 1991, REAL-TIME SYST, V3, P67, DOI 10.1007/BF00365393
   Balarin F., 1998, Languages, Compilers, and Tools for Embedded Systems. ACM SIGPLAN Workshop LCTES'98. Proceedings, P146, DOI 10.1007/BFb0057787
   Baruah S, 2005, EUROMICRO, P137, DOI 10.1109/ECRTS.2005.32
   Baruah S. K., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P34, DOI 10.1109/RTSS.2011.12
   Bate I, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P221
   BELADY LA, 1966, IBM SYST J, V5, P78, DOI 10.1147/sj.52.0078
   Bernat G., 2006, P REAL TIM NETW SYST
   Bertogna M., 2005, P INT C PRINC DISTR
   Bertogna M., 2011, P REAL TIM SYST S RT
   Bertogna M, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P149, DOI 10.1109/RTSS.2007.31
   Bertogna M, 2009, IEEE T PARALL DISTR, V20, P553, DOI 10.1109/TPDS.2008.129
   Bletsas K, 2006, INFORM PROCESS LETT, V99, P83, DOI 10.1016/j.ipl.2006.03.002
   Bosch, 1991, CAN SPEC VERS 2 0
   Bril RJ, 2012, EUROMICRO, P209, DOI 10.1109/ECRTS.2012.34
   Bril RJ, 2009, REAL-TIME SYST, V42, P63, DOI 10.1007/s11241-009-9071-z
   Broster I, 2005, REAL-TIME SYST, V30, P55, DOI 10.1007/s11241-005-0504-z
   Broster I, 2002, REAL TIM SYST SYMP P, P269, DOI 10.1109/REAL.2002.1181581
   Burns A., 1994, Proceedings Sixth Euromicro Workshop on Real-Time Systems, P138, DOI 10.1109/EMWRTS.1994.336852
   Burns A, 1996, INFORM PROCESS LETT, V58, P223, DOI 10.1016/0020-0190(96)00060-9
   Burns A., 2007, INF PROCESS LETT, V103
   Burns A., 2010, P REAL TIM SCHED OP
   Burns A., 1995, INF PROCESS LETT, V53
   Burns A., 2010, YCS2009451 U YORK
   Burns Alan., 1994, Advances in Real-Time Systems, P225
   Buttazzo G. C., IEEE T IND IN PRESS
   Buttle D., 2012, 24 EUROMICRO C REAL
   Cazorla F., 2013, T EMBEDDED COMPUT SY
   Chu YC, 2008, REAL-TIME SYST, V40, P241, DOI 10.1007/s11241-008-9058-1
   Chwa HS, 2012, REAL TIM SYST SYMP P, P51, DOI 10.1109/RTSS.2012.58
   Cucu L., 2006, P EM TECHN FACT AUT
   Cucu L, 2007, DES AUT TEST EUROPE, P1635
   Cucu-Grosjean L., 2013, AL BURNS 60 ANN WORK
   Cucu-Grosjean L, 2012, EUROMICRO, P91, DOI 10.1109/ECRTS.2012.31
   Davis RI, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P3, DOI 10.1109/RTSS.2007.11
   Davis R. I., 2000, P WORK PROGR IND EXP
   Davis RI., 2014, SIGBED Rev, V11, P8, DOI [10.1145/2597457.2597458, DOI 10.1145/2597457.2597458]
   Davis RI, 2007, REAL-TIME SYST, V35, P239, DOI 10.1007/s11241-007-9012-7
   Davis RI, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P279, DOI 10.1145/2834848.2834866
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Davis RI, 2012, REAL TIM SYST SYMP P, P39, DOI 10.1109/RTSS.2012.57
   Davis RI, 2013, REAL-TIME SYST, V49, P73, DOI 10.1007/s11241-012-9167-8
   Davis RI, 2011, REAL-TIME SYST, V47, P1, DOI 10.1007/s11241-010-9106-5
   Davis RI, 2009, REAL-TIME SYST, V41, P152, DOI 10.1007/s11241-008-9065-2
   DHALL SK, 1978, OPER RES, V26, P127, DOI 10.1287/opre.26.1.127
   Díaz JL, 2002, REAL TIM SYST SYMP P, P289, DOI 10.1109/REAL.2002.1181583
   Fineberg M. S., 1967, P AFIPS FALL JOINT C, P1
   Fleming Tom, 2013, WORKSH MIX CRIT SCHE, P7
   Garcia J.J. G., 1995, P WORKSH PAR DISTR R
   George L., 1996, Preemptive and Non-Preemptive Real-Time Uniprocessor Scheduling
   Goossens J, 1997, REAL-TIME SYST, V13, P107, DOI 10.1023/A:1007980022314
   Guan N., 2009, P REAL TIM SYST S, P388
   Hamann A., 2004, P REAL TIM SYST S RT
   He X., 2009, COMPUTER J
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   KATCHER DI, 1993, IEEE T SOFTWARE ENG, V19, P920, DOI 10.1109/32.241774
   Lehoczky J., 1989, Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5), P166, DOI 10.1109/REAL.1989.63567
   LEHOCZKY JP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P201, DOI 10.1109/REAL.1990.128748
   LEUNG JYT, 1982, PERFORM EVALUATION, V2, P237, DOI 10.1016/0166-5316(82)90024-4
   Lima GMD, 2003, IEEE T COMPUT, V52, P1332, DOI 10.1109/TC.2003.1234530
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Maxim D., 2011, RTNS, P129
   Navet N, 2000, J SYST ARCHITECT, V46, P607, DOI 10.1016/S1383-7621(99)00016-8
   Pathan RM, 2011, EUROMICRO, P136, DOI 10.1109/ECRTS.2011.21
   Punnekkat S., 1997, Advances in Computing Science - ASIAN '97. Third Asian Computing Science Conference. Proceedings, P72
   Ramanathan P, 1999, IEEE T PARALL DISTR, V10, P549, DOI 10.1109/71.774906
   Regehr J, 2002, REAL TIM SYST SYMP P, P315, DOI 10.1109/REAL.2002.1181585
   Richard M., 2001, P IFAC INT C FIELDB, P105
   Saifullah A., 2011, P EUR C REL TIM SYST
   Saksena M., 1996, Proceedings of the 4th International Workshop on Parallel and Distributed Real-Time Systems, P244, DOI 10.1109/WPDRTS.1996.557688
   Saksena M., 2000, P REAL TIM SYST S RT
   Schmidt KW, 2014, IEEE T IND INFORM, V10, P578, DOI 10.1109/TII.2013.2266636
   Sha L, 2004, REAL-TIME SYST, V28, P101, DOI 10.1023/B:TIME.0000045315.61234.1e
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Sha L., 1986, P REAL TIM SYST S RT
   Shi Z, 2008, REAL TIM SYST SYMP P, P421, DOI 10.1109/RTSS.2008.11
   Stigge M, 2013, REAL TIM SYST SYMP P, P340, DOI 10.1109/RTSS.2013.41
   TINDELL K, 1994, MICROPROC MICROPROG, V40, P117, DOI 10.1016/0165-6074(94)90080-9
   TINDELL KW, 1994, REAL-TIME SYST, V6, P133, DOI 10.1007/BF01088593
   TINDELL KW, 1992, REAL-TIME SYST, V4, P145, DOI 10.1007/BF00365407
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Wang Y., 1999, P REAL TIM COMP SYST
   Wong H. C., 2014, P INT C REAL TIM NET
   Yi W., 2015, REAL-TIME SYST, V51, P1383
   Zhu Q, 2013, ACM T EMBED COMPUT S, V11
   Zhu Q., 2009, P REAL TIM EMB TECHN
   Zuhily A, 2009, REAL-TIME SYST, V43, P119, DOI 10.1007/s11241-009-9085-6
NR 98
TC 59
Z9 61
U1 0
U2 18
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2016
VL 65
BP 64
EP 82
DI 10.1016/j.sysarc.2016.04.002
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DM9RB
UT WOS:000376702300006
OA Green Submitted, Green Accepted
DA 2024-07-18
ER

PT J
AU Kang, S
   Choi, B
   Jo, D
AF Kang, Seokhoon
   Choi, Byoungjo
   Jo, Donghw
TI Faces detection method based on skin color modeling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Face detection; Skin-color model; Skin-color classifier; Sliding window
ID IMAGES
AB This study suggests a method to improve the speed of a sliding window type of face detector by way of skin color region detection. The face detection method by way of skin color region detection has been studied in various perspectives: Complicated background images because of the area whose color is similar to the skin color cause high false positive rates. In contrast, the face detection method based on appearance, which adopts a sliding window type, may involve high face detection rates but cause tremendous computational costs in the process of detection scanning as the image size increases, whereas the processing time is also extended accordingly. This study suggests a method to control the subwindow size and detection area of a sliding window by detecting and using the skin color region with the processing time reduced. By means of a face detector with haar wavelet and LBP features, 274 images were collected online in addition to Bao database images, and then an experiment was conducted with them. As a result, the face detection time in utilization of an existing sliding window decreased down to a maximum of 47%. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Kang, Seokhoon; Choi, Byoungjo; Jo, Donghw] Incheon Natl Univ, Inchon, South Korea.
C3 Incheon National University
RP Kang, S (corresponding author), Incheon Natl Univ, Inchon, South Korea.
EM hana@inu.ac.kr; bjc97r@inu.ac.kr; tacha6613@gmail.com
FU Incheon National University Research [20120066, 20151673]
FX This work was supported by Incheon National University Research Grant
   no. 20120066 in 2012. This work was supported by Incheon National
   University Research Grant no. 20151673 in 2015.
CR Abin AA, 2009, 2009 14TH INTERNATIONAL COMPUTER CONFERENCE, P378
   Ahonen T, 2004, LECT NOTES COMPUT SC, V3021, P469
   Al Haj M, 2007, ADV INTEL SOFT COMPU, V45, P179
   Aldasouqi I., 2011, International journal of computers, V5, P210
   Anisetti M., 2007, IEEE INT C SIGN IM T
   Anisetti M., 2009, MULTIMEDIA TECHNIQUE
   Anisetti M., 2007, A3FD ACCURATE 3D FAC
   [Anonymous], 2008, C IM SIGN PROC SAN C
   [Anonymous], 2006, P GEOMETRIC MODELING, DOI DOI 10.1109/GMAI.2006.18
   [Anonymous], 2002, P IEEE COMP SOC C CO, DOI [DOI 10.1109/CVPR.1997.609310, 10.1109/CVPR.1997.609310]
   Dalal N, 2005, PROC CVPR IEEE, P886, DOI 10.1109/cvpr.2005.177
   Freund Y, 1997, J COMPUT SYST SCI, V55, P119, DOI 10.1006/jcss.1997.1504
   Funt B., 1998, 5 EUROPEAN C COMPUTE, P445
   HSU RL, FACE DETECTION COLOR
   Jeon G, 2006, IEEE T CONSUM ELECTR, V52, P1348, DOI 10.1109/TCE.2006.273155
   Jeon G, 2013, SENSORS-BASEL, V13, P3056, DOI 10.3390/s130303056
   Jung-Me P., 2000, CATA 2000 C COMP THE, P373
   Kouzani AZ, 1997, INES'97 : 1997 IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT ENGINEERING SYSTEMS, PROCEEDINGS, P215, DOI 10.1109/INES.1997.632419
   Lienhart R, 2002, IEEE IMAGE PROC, P900
   Lin C., PATTERN RECOGN LETT, V28
   PatilKulkarni S., 2010, INT J COMPUT THEORY, V2, P553
   Rowley HA, 1998, IEEE T PATTERN ANAL, V20, P23, DOI 10.1109/34.655647
   Singh S.K., 2003, TAMKANG J SCI ENG, V6, P227
   Vezhnevets V., 2003, GRAPHICON03, P85
   Viola P, 2001, PROC CVPR IEEE, P511, DOI 10.1109/cvpr.2001.990517
   Wang XY, 2008, 2008 INTERNATIONAL CONFERENCE ON INFORMATION AND AUTOMATION, VOLS 1-4, P590, DOI 10.1109/ICINFA.2008.4608068
   Wu JJ, 2014, J DISP TECHNOL, V10, P746, DOI 10.1109/JDT.2014.2319232
   Yang MH, 2002, IEEE T PATTERN ANAL, V24, P34, DOI 10.1109/34.982883
NR 28
TC 15
Z9 16
U1 1
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2016
VL 64
BP 100
EP 109
DI 10.1016/j.sysarc.2015.11.009
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DM9QZ
UT WOS:000376702100010
DA 2024-07-18
ER

PT J
AU An, X
   Gamatié, A
   Rutten, E
AF An, Xin
   Gamatie, Abdoulaye
   Rutten, Eric
TI High-level design space exploration for adaptive applications on
   multiprocessor systems-on-chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Design space exploration; High-level method; MPSoC platform; Adaptive
   embedded systems
ID FRAMEWORK
AB This paper presents an abstract design and analysis framework for applications on multiprocessor systems-on-chip (MPSoCs). The aim is to allow for faster and cost-effective implementation decisions. This framework is intended as an intermediate reasoning support to deal with important design decisions in the early design stage. Our framework enables design space exploration in order to identify adequate parallelism levels for hardware/software mappings in presence of adaptive system behaviors. For this purpose, we use an activation clock-based encoding in which an application is represented according to its event occurrences with their precedence relations. Then, different mapping and scheduling scenarios of applications on MPSoC are analyzed via clock traces representing system simulations. Among properties of interest are functional behavioral correctness, temporal performance and energy consumption. A number of experiments are performed to compare with state-of-the-art techniques based on synchronous dataflow graphs. Experimental results show that our framework provides a similar level of precision and efficiency. In addition, our framework is more flexible to deal with both application and platform adaptive behaviors, while allowing customized communication and computation behavior simulations. (C) 2015 Elsevier B.V. All rights reserved.
C1 [An, Xin] Hefei Univ Technol, Hefei 230009, Peoples R China.
   [Gamatie, Abdoulaye] CNRS, LIRMM, F-34095 Montpellier 5, France.
   [Rutten, Eric] INRIA Grenoble, F-38330 Montbonnot St Martin, France.
C3 Hefei University of Technology; Centre National de la Recherche
   Scientifique (CNRS); Universite Paul-Valery; Universite Perpignan Via
   Domitia; Universite de Montpellier
RP An, X (corresponding author), Hefei Univ Technol, 193 Tunxi Rd, Hefei 230009, Peoples R China.
EM xin.an@hfut.edu.cn; abdoulaye.gamatie@lirmm.fr; eric.rutten@inria.fr
CR Abdallah A, 2012, IEEE EMBED SYST LETT, V4, P29, DOI 10.1109/LES.2012.2189195
   An X., 2013, P 10 INT C AUT COMP, P59
   An X., 2013, THESIS U GRENOBLE
   An X., 2012, P 15 INT WORKSHOP SO, P3, DOI [10.1145/2236576.2236577, DOI 10.1145/2236576.2236577]
   [Anonymous], 2004, VLSI J, V38, P69
   [Anonymous], 2013, SIMPLESCALAR ARM POW
   Boumedien S., 2011, THESIS ECOLE NATL IN
   Chen JJ, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P28, DOI 10.1109/RTCSA.2007.37
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Durillo JJ, 2011, ADV ENG SOFTW, V42, P760, DOI 10.1016/j.advengsoft.2011.05.014
   Ekelin C., 2001, Principles and Practice of Constraint Programming - CP 2002. 7th International Conference, CP 2001. Proceedings (Lecture Notes in Computer Science Vol.2239), P640
   Gamatié A, 2012, DES AUT TEST EUROPE, P763
   Gamatié A, 2011, ACM T EMBED COMPUT S, V10, DOI 10.1145/2043662.2043663
   Gamatié A, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/561863
   Gries M, 2004, INTEGRATION, V38, P131, DOI 10.1016/j.vlsi.2004.06.001
   Guillet Sebastien., 2012, 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), P1
   Lee EA, 1998, IEEE T COMPUT AID D, V17, P1217, DOI 10.1109/43.736561
   Liu C, 2008, FUND INFORM, V86, P325
   Nikolov H, 2008, IEEE T COMPUT AID D, V27, P542, DOI 10.1109/TCAD.2007.911337
   Object Management Group, 2013, UML PROF MARTE
   Schor L, 2012, CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, P71
   Schranzhofer A, 2010, IEEE T IND INFORM, V6, P692, DOI 10.1109/TII.2010.2062192
   STUIJK S, 2007, THESIS TU EINDHOVEN
   Stuijk S, 2008, IEEE T COMPUT, V57, P1331, DOI 10.1109/TC.2008.58
   Stuijk S, 2010, 13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, P548, DOI 10.1109/DSD.2010.31
   Thiele L, 2007, INT CONF APPL CONCUR, P29, DOI 10.1109/ACSD.2007.53
   Vishkin U, 2011, COMMUN ACM, V54, P75, DOI 10.1145/1866739.1866757
   Wildermann S, 2010, LECT NOTES COMPUT SC, V6407, P1, DOI 10.1007/978-3-642-16576-4_1
   Wolf W, 2008, IEEE T COMPUT AID D, V27, P1701, DOI 10.1109/TCAD.2008.923415
   Zitzler Eckart, 1999, EVOLUTIONARY ALGORIT
NR 30
TC 3
Z9 4
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2015
VL 61
IS 3-4
BP 172
EP 184
DI 10.1016/j.sysarc.2015.02.002
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CH2NL
UT WOS:000353861800003
DA 2024-07-18
ER

PT J
AU Xia, H
   Xia, SJ
   Yu, J
   Jia, ZP
   Sha, EHM
AF Xia, Hui
   Xia, Shoujun
   Yu, Jia
   Jia, Zhiping
   Sha, Edwin H. -M.
TI Applying link stability estimation mechanism to multicast routing in
   MANETs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Ad hoc; Link stability; Received signal strength indication; Multicast
   routing; Packet delivery ratio
ID AD-HOC NETWORKS; MOBILITY
AB Mobile ad hoc networks are self-organizing network architectures of mobile nodes. Node mobility causes network topologies to change dynamically over time, which complicated important tasks such as routing. In this paper, a novel link stability estimation model based on received signal strength indication is proposed. We have integrated this model into MAODV and present a stability-based multicast routing protocol termed as SMR. SMR can discover more available stable routes and better adapt to network topology changes. Simulation results show the superiority of SMR over the existing methods in terms of packet delivery ratio, average end-to-end delay and routing packet overhead. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Xia, Hui; Yu, Jia] Qingdao Univ, Coll Informat Engn, Qingdao 266071, Peoples R China.
   [Xia, Shoujun] Weifang Univ Sci & Technol, Weifang 262700, Peoples R China.
   [Xia, Hui; Jia, Zhiping] Shandong Prov Key Lab Software Engn, Jinan 250101, Peoples R China.
   [Sha, Edwin H. -M.] Univ Texas Dallas, Dept Comp Sci, Richardson, TX 75083 USA.
   [Sha, Edwin H. -M.] Chongqing Univ, Coll Comp Sci, Chongqing 400044, Peoples R China.
C3 Qingdao University; University of Texas System; University of Texas
   Dallas; Chongqing University
RP Xia, H (corresponding author), Qingdao Univ, Coll Informat Engn, Qingdao 266071, Peoples R China.
EM qduxiahui@gmail.com; sjxia@gmail.com; qduyujia@gmail.com;
   jzp@sdu.edu.cn; edsha@utdallas.edu
FU NSF [CNS-1015802, Texas NHARP 009741-0020-2009, HK GRF 123609]; China
   Thousand-Talent Program, China National 863 Program [2013AA013202];
   Natural Science Foundation of China (NSFC) [61070022, 61202015,
   61272425, 61303197]; Chongqing [cstc2012ggC40005]; Open Project
   Foundation of Shandong Provincial Key Laboratory of Software Engineering
   [20135E01]; Graduate Independent Innovation Foundation of Shandong
   University [yzc11067]; China Postdoctoral Science Foundation; Foundation
   of Huawei [YB2013120027]
FX We would like to thank anonymous referees for their helpful suggestions
   to improve this paper. This research is sponsored by NSF CNS-1015802,
   Texas NHARP 009741-0020-2009, HK GRF 123609, China Thousand-Talent
   Program, China National 863 Program 2013AA013202, Natural Science
   Foundation of China (NSFC) under Grant Nos. 61070022, 61202015 and
   61272425, Chongqing cstc2012ggC40005, Open Project Foundation of
   Shandong Provincial Key Laboratory of Software Engineering under Grant
   No. 20135E01, and the Graduate Independent Innovation Foundation of
   Shandong University No. yzc11067. This work is partially supported by
   the project funded by China Postdoctoral Science Foundation, the Natural
   Science Foundation of China (NSFC) under grant no. 61303197 and
   Foundation of Huawei under grant no. YB2013120027.
CR Al Hanbali A, 2007, COMPUT NETW, V51, P4112, DOI 10.1016/j.comnet.2007.04.020
   Almers P, 2007, EURASIP J WIREL COMM, DOI 10.1155/2007/19070
   An B, 2003, WIREL COMMUN MOB COM, V3, P255, DOI 10.1002/wcm.115
   Biradar R, 2010, COMPUT NETW, V54, P1183, DOI 10.1016/j.comnet.2009.11.005
   Biradar RC, 2012, J NETW COMPUT APPL, V35, P221, DOI 10.1016/j.jnca.2011.08.003
   Caleffi M, 2012, IEEE T WIREL COMMUN, V11, P2884, DOI 10.1109/TWC.2012.061912.111479
   Gowrishankar S, 2007, INT J COMPUT SCI NET, V7, P160
   Guo S, 2008, IEEE T VEH TECHNOL, V57, P2414, DOI 10.1109/TVT.2007.912607
   [胡曦 Hu Xi], 2010, [电子与信息学报, Journal of Electronics & Information Technology], V32, P284
   Jardosh A., 2003, ANN INT C MOB COMP N, P14
   Liu BH, 2008, J PARALLEL DISTR COM, V68, P582, DOI 10.1016/j.jpdc.2007.10.002
   Maeda K, 2009, AD HOC NETW, V7, P153, DOI 10.1016/j.adhoc.2008.01.002
   Royer E. M., 1999, MobiCom'99. Proceedings of Fifth Annual ACM/IEEE International Conference on Mobile Computing and Networking, P207, DOI 10.1145/313451.313538
   Stepanov I., 2005, P IFIP MWCN 2005
   Su W., 2001, International Journal of Network Management, V11, P3, DOI 10.1002/nem.386
   Torkestani JA, 2010, COMPUT COMMUN, V33, P721, DOI 10.1016/j.comcom.2009.11.019
   Zheng Q., 2004, ACM SE 42, P70, DOI DOI 10.1145/986537.986554
NR 17
TC 18
Z9 19
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2014
VL 60
IS 5
SI SI
BP 467
EP 480
DI 10.1016/j.sysarc.2014.02.004
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AI8YI
UT WOS:000337212500006
DA 2024-07-18
ER

PT J
AU Sahingoz, OK
AF Sahingoz, Ozgur Koray
TI Large scale wireless sensor networks with multi-level dynamic key
   management scheme
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cyber-physical systems; WSN; Security; Key management
AB Cyber-Physical Systems (CPSs) have emerged as a promising approach to facilitate the integration of the cyber and physical worlds in highly interconnected and complex ways. CPSs consist of several components, such as sensors, actuators, controllers, etc., and their structures are being complicated, and their scales are increasing day by day. Therefore, the data reliability and security have emerged as critical challenges between physical and virtual components of these systems. Wireless Sensor Networks (WSNs) are accepted as one of the most crucial technologies for building future CPSs. Because of their wireless and dynamic nature, WSNs are more vulnerable to security attacks than wired networks. The main solution for this problem is the usage of signed messages with symmetric or asymmetric key cryptography. Although, asymmetric key cryptography increases network security, it also causes severe computational, memory, and energy overhead for sensor nodes. On the other hand, symmetric key cryptography has the difficulty of providing high-level security and efficient key management scheme; however, it is better in terms of speed and low energy cost. In this paper, it is aimed to build a multi-level dynamic key management system for WSNs with the aid of an Unmanned Aerial Vehicle (UAV), which is a key distribution and coordination center for asymmetric keys. After that, each sensor node constructs different symmetric keys with its neighbors, and communication security is achieved by data encryption and mutual authentication with these keys. Evaluation results show the proposed system is scalable, and its performance is significantly better than asymmetric key management systems. (C) 2013 Elsevier B.V. All rights reserved.
C1 Turkish Air Force Acad, Dept Comp Engn, TR-34149 Istanbul, Turkey.
C3 Turkish Air Force; Turkish Air Force Academy
RP Sahingoz, OK (corresponding author), Turkish Air Force Acad, Dept Comp Engn, TR-34149 Istanbul, Turkey.
EM sahingoz@hho.edu.tr
RI Sahingoz, Ozgur Koray/N-7734-2018
OI Sahingoz, Ozgur Koray/0000-0002-1588-8220
CR Bekmezci I, 2013, AD HOC NETW, V11, P1254, DOI 10.1016/j.adhoc.2012.12.004
   Boyle DE, 2009, SENSOR ACTUAT A-PHYS, V156, P394, DOI 10.1016/j.sna.2009.10.012
   CERT Division, 1997, CA199601 CERT C MELL, P1
   Chan HW, 2003, P IEEE S SECUR PRIV, P197, DOI 10.1109/SECPRI.2003.1199337
   Chen XQ, 2009, IEEE COMMUN SURV TUT, V11, P52, DOI 10.1109/SURV.2009.090205
   Eschenauer L., 2002, ACM CCS2002, DOI DOI 10.1145/586110.586117
   Gupta D, 2012, J INF PROCESS SYST, V8, P145, DOI 10.3745/JIPS.2012.8.1.145
   He XB, 2013, J NETW COMPUT APPL, V36, P611, DOI 10.1016/j.jnca.2012.12.010
   Jeong YS, 2006, J INF PROCESS SYST, V2, P48
   Kim KD, 2012, P IEEE, V100, P1287, DOI 10.1109/JPROC.2012.2189792
   Liu Hui, 2010, 2010 International Conference on Education and Management Technology (ICEMT 2010), P660, DOI 10.1109/ICEMT.2010.5657570
   Munivel E., 2010, ICWCSC, P1
   Ren K, 2009, IEEE T VEH TECHNOL, V58, P4554, DOI 10.1109/TVT.2009.2019663
   Sahingoz O.K, 2013, Lect. Notes Electric. Eng. 214 LNEE, P11, DOI DOI 10.1007/978-94-007-5857-5_2
   Sahingoz OK, 2007, COMPUT INFORM, V26, P489
   Simplício MA, 2010, COMPUT NETW, V54, P2591, DOI 10.1016/j.comnet.2010.04.010
   Sun Microsystems Inc, 2013, PROJ SUN SPOT SUN SM
   Wander AS, 2005, Third IEEE International Conference on Pervasive Computing and Communications, Proceedings, P324, DOI 10.1109/PERCOM.2005.18
   Xiao Y, 2007, COMPUT COMMUN, V30, P2314, DOI 10.1016/j.comcom.2007.04.009
   Zhang JQ, 2010, J NETW COMPUT APPL, V33, P63, DOI 10.1016/j.jnca.2009.10.001
NR 20
TC 48
Z9 51
U1 0
U2 47
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2013
VL 59
IS 9
SI SI
BP 801
EP 807
DI 10.1016/j.sysarc.2013.05.022
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 246SD
UT WOS:000326558500015
DA 2024-07-18
ER

PT J
AU Nimgaonkar, S
   Gomathisankaran, M
   Mohanty, SP
AF Nimgaonkar, Satyajeet
   Gomathisankaran, Mahadevan
   Mohanty, Saraju P.
TI TSV: A novel energy efficient Memory Integrity Verification scheme for
   embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded systems; Memory Integrity Verification; Timestamps Verification
ID ARCHITECTURAL SUPPORT; PERFORMANCE; CACHE; INFRASTRUCTURE; ENCRYPTION;
   SECURITY
AB Embedded systems are ubiquitous in this era of portable computing. These systems are empowered to access, store and transmit abundance of critical information. Thus their security becomes a prime concern. Moreover, most of these embedded devices often have to operate under insecure environments where the adversary may acquire physical access. To provide security, cryptographic security mechanisms could be employed in embedded systems. However, these mechanisms consume excessive energy that cannot be tolerated by the embedded systems. Therefore with the focus on achieving energy efficiency in cryptographic Memory Integrity Verification (MIV) mechanism, we present a novel energy efficient approach called Timestamps Verification (TSV) to provide Memory Integrity Verification in embedded systems. This paper elaborates the proposed approach along with its theoretical evaluation, simulation results, and experimental evaluation. The results prove that the energy savings in the TSV approach are in the range of 36-81% when compared with traditional MIV mechanisms. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Nimgaonkar, Satyajeet; Gomathisankaran, Mahadevan; Mohanty, Saraju P.] Univ N Texas, Dept Comp Sci & Engn, Denton, TX 76203 USA.
C3 University of North Texas System; University of North Texas Denton
EM satyajeetnimgaonkar@my.unt.edu; mgomathi@unt.edu; saraju.mohanty@unt.edu
OI Mohanty, Saraju/0000-0003-2959-6541
CR AGARWAL A, 1989, ACM T COMPUT SYST, V7, P184, DOI 10.1145/63404.63407
   [Anonymous], 2000, ARM Architecture Reference Manual
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Daemen J, 2020, The design of rijndael: the advanced encryption standard (AES), V2nd, DOI DOI 10.1007/978-3-662-60769-53
   DENNING PJ, 1968, COMMUN ACM, V11, P323, DOI 10.1145/363095.363141
   Gassend B, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P295, DOI 10.1109/HPCA.2003.1183547
   Gebotys CH, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P224
   Gelbart O, 2008, INT CONF ELECTRO INF, P19, DOI 10.1109/EIT.2008.4554261
   Gomathisankaran M, 2005, LECT NOTES COMPUT SC, V3793, P184, DOI 10.1007/11587514_13
   Gomathisankaran M, 2006, IEEE T COMPUT, V55, P497, DOI 10.1109/TC.2006.68
   GOMATHISANKARAN M, 2009, P 2009 INT C SEC MAN, V2, P593
   Gomathisankaran M., 2009, INT WORKSH COD CRYPT
   Gomathisankaran M, 2008, SECRYPT 2008: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SECURITY AND CRYPTOGRAPHY, P312
   Gomathisankaran M, 2006, LECT NOTES COMPUT SC, V3919, P13
   Gomathisankaran M, 2009, INTEGR COMPUT-AID E, V16, P141, DOI 10.3233/ICA-2009-0307
   Gordon-Ross A, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P208, DOI 10.1109/DATE.2004.1268850
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Lie D, 2000, ACM SIGPLAN NOTICES, V35, P168, DOI 10.1145/384264.379237
   Muresan R, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P184
   *NAT I STAND TECHN, 2002, 1802 NAT I STAND TEC
   NIMGAONKAR S, 2011, 2011 INT S EL SYST D, P248, DOI DOI 10.1109/ISED.2011.34
   Potlapally NR, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P30, DOI 10.1145/871506.871518
   RAO GS, 1978, J ACM, V25, P378, DOI 10.1145/322077.322081
   Rogers A, 2007, PR IEEE COMP DESIGN, P113, DOI 10.1109/ICCD.2007.4601889
   Rogers B, 2007, INT SYMP MICROARCH, P183, DOI 10.1109/MICRO.2007.16
   ROTHBERG E, 1993, P 20 ANN INT S COMP, P14, DOI DOI 10.1109/ISCA.1993.698542
   Shao ZL, 2006, IEEE T COMPUT, V55, P443, DOI 10.1109/TC.2006.59
   Shi WD, 2004, 13TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES, PROCEEDINGS, P123
   SMITH AJ, 1978, IEEE T SOFTWARE ENG, V4, P121, DOI 10.1109/TSE.1978.231482
   Suh GE, 2007, IEEE DES TEST COMPUT, V24, P570, DOI 10.1109/MDT.2007.179
   Suh G.Edward., 2001, ICS, P1
   Suh GE, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P339
   Walpole J., 2000, Proceedings DARPA Information Survivability Conference and Exposition. DIS-CEX'00, P119
   WHITE SR, 1990, IEEE T SOFTWARE ENG, V16, P619, DOI 10.1109/32.55090
   Yan CY, 2006, CONF PROC INT SYMP C, P179, DOI 10.1145/1150019.1136502
   Zhuang XT, 2004, ACM SIGPLAN NOTICES, V39, P72, DOI 10.1145/1037187.1024403
NR 36
TC 6
Z9 8
U1 1
U2 15
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2013
VL 59
IS 7
BP 400
EP 411
DI 10.1016/j.sysarc.2013.04.008
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 204XR
UT WOS:000323405100006
DA 2024-07-18
ER

PT J
AU Tsai, WC
   Zheng, DY
   Hu, YH
   Chen, SJ
AF Tsai, Wen-Chung
   Zheng, Deng-Yuan
   Hu, Yu-Hen
   Chen, Sao-Jie
TI A unified link-layer fault-tolerant architecture for network-based
   many-core embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Automatic-repeat-requests; Bidirectional-channel; Fault-tolerance;
   Many-core; Network-on-chip
ID SCHEMES
AB Reliability is an important design concern for modern many-core embedded systems. Specifically, on-chip interconnecting systems are vulnerable to permanent channel faults and transient data transmission faults which may significantly impact the overall system performance. In this work, a Unified Link-layer Fault-tolerant NoC (ULF-NoC) architecture is proposed. ULF-NoC is developed for NoC equipped with bidirectional channels and features wormhole switching (instead of store-and-forward switching) and packet-based retransmission. An intelligent buffer controller is developed that does not require separate, dedicated buffer spaces to support packet retransmissions. Extensive simulations using both synthetic and real world data traffics demonstrated marked performance of the proposed ULF-NoC solution. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Tsai, Wen-Chung] Ind Technol Res Inst, Informat & Commun Res Labs, Hsinchu 310, Taiwan.
   [Zheng, Deng-Yuan; Chen, Sao-Jie] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan.
   [Hu, Yu-Hen] Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
   [Chen, Sao-Jie] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan.
C3 Industrial Technology Research Institute - Taiwan; National Taiwan
   University; University of Wisconsin System; University of Wisconsin
   Madison; National Taiwan University
RP Tsai, WC (corresponding author), Ind Technol Res Inst, Informat & Commun Res Labs, 195,Sec 4,Chung Hsin Rd, Hsinchu 310, Taiwan.
EM azongtsai@itri.org.tw; r98943094@ntu.edu.tw; hu@engr.wisc.edu;
   csj@cc.ee.ntu.edu.tw
RI HU, YU HEN/Y-3377-2019
OI HU, YU HEN/0000-0003-3427-0677; CHEN, SAO-JIE/0000-0003-1152-171X
FU National Science Council [99-2220-E-002-041, 100-2220-E-002-012]
FX This work was partially supported by the National Science Council, under
   Grants 99-2220-E-002-041 and 100-2220-E-002-012.
CR [Anonymous], 2006, NETWORKS CHIPS TECHN
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bertozzi D, 2005, IEEE T COMPUT AID D, V24, P818, DOI 10.1109/TCAD.2005.847907
   Chiu GM, 2000, IEEE T PARALL DISTR, V11, P729, DOI 10.1109/71.877831
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   DALLY WJ, 1986, DISTRIB COMPUT, V1, P187, DOI 10.1007/BF01660031
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Dick R., Embedded system synthesis benchmarks suites
   Fick D, 2009, DES AUT TEST EUROPE, P21
   Grecu C., 2006, Proc. IEEE Int'l On-Line Testing Symp. (IOLTS '06), P145
   Hobson RF, 1999, IEEE J SOLID-ST CIRC, V34, P233, DOI 10.1109/4.743785
   [Intel Supercomputer Systems Division Intel Corporation], 1991, TOUCHST DELTA SYST D
   Kohler A, 2010, IEEE T COMPUT AID D, V29, P883, DOI 10.1109/TCAD.2010.2048399
   Lan YC, 2011, IEEE T COMPUT AID D, V30, P427, DOI 10.1109/TCAD.2010.2086930
   Michelogiannakis George, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P9, DOI 10.1109/NOCS.2010.10
   Murali S, 2005, IEEE DES TEST COMPUT, V22, P434, DOI 10.1109/MDT.2005.104
   Nguyen GD, 2005, IEEE T COMPUT, V54, P1, DOI 10.1109/TC.2005.7
   Park D, 2006, I C DEPEND SYS NETWO, P93
   Schönwald T, 2007, DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P527, DOI 10.1109/DSD.2007.4341518
   Tanenbaum A.S., 2002, COMPUT NETW, VFourth
   Tsai WC, 2011, DES AUT CON, P918
   Vangal SR, 2008, IEEE J SOLID-ST CIRC, V43, P29, DOI 10.1109/JSSC.2007.910957
   Young Hoon Kang, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P79, DOI 10.1109/NOCS.2010.18
   Zhang Z, 2008, DES AUT CON, P441
NR 24
TC 1
Z9 1
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2013
VL 59
IS 7
BP 492
EP 504
DI 10.1016/j.sysarc.2013.03.009
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 204XR
UT WOS:000323405100013
DA 2024-07-18
ER

PT J
AU Brizuela, J
   Ibañez, A
   Fritsch, C
AF Brizuela, Jose
   Ibanez, Alberto
   Fritsch, Carlos
TI NDE system for railway wheel inspection in a standard FPGA
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Railway wheel inspection; NDT industrial applications; NDE system
AB A special NDE system built into a low-cost FPGA has been developed for detecting railway wheelflats. The system operates with the train moving at low-speed over a measuring rail. Ultrasonic surface wave pulses are sent at regular intervals and echoes are acquired and processed by the system. The variations in the round trip time-of-flight (RTOF) of the ultrasonic pulse allow to detect and quantify the flats size.
   The logic design optimizes the storage capabilities by keeping only the rail wheel contact echo and its environment. For this purpose, a wheel tracking algorithm has been implemented. It allows reducing the data volume by controlling the delay time from pulse emission to the acquisition window following the running wheel. Furthermore, since signals are masked by the rail structural noise, they are processed before executing the tracking algorithm. This work presents the architecture and performance of the developed system with experimental data. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Brizuela, Jose; Ibanez, Alberto; Fritsch, Carlos] Consejo Super Invest Cient, Inst Automat Ind, Madrid 28500, Spain.
C3 Consejo Superior de Investigaciones Cientificas (CSIC); CSIC - Instituto
   de Automatica Industrial (IAI)
RP Brizuela, J (corresponding author), Consejo Super Invest Cient, Inst Automat Ind, Madrid 28500, Spain.
EM brizuela@iai.csic.es
RI Ibáñez, Alberto/AAB-7410-2019; Sanchez, Jose D Brizuela/D-7812-2011
OI Ibáñez, Alberto/0000-0001-7060-1715; 
FU Spanish Ministry for Science and Innovation [TRA-2007-67711/AVT]
FX Work supported by Project TRA-2007-67711/AVT of the Spanish Ministry for
   Science and Innovation.
CR FRITSCH C, 2006, P 9 EUR C NDT BERL G
   GUTAUSKAS P, 1992, Patent No. 5133521
   IBANEZ A, 2002, P 8 EUR C NDT BARC S
   MATEOS R, 2007, WISP2007 P ALC HEN S
   NICKS S, 1998, IEE SEM COND MON RAI, P711
   ROCKSTROH B, 2006, P 9 EUR C NDT BERL G
   SCHUHMACHER S, 2004, P 7 INT C MAINT REN
   THANH V, 2003, INTERIM REPORT CONDI
   Ve Thanh, 2003, WHEEL DETERIORATION
NR 9
TC 5
Z9 6
U1 0
U2 10
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2010
VL 56
IS 11
SI SI
BP 616
EP 622
DI 10.1016/j.sysarc.2010.07.015
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 693HL
UT WOS:000285215100007
DA 2024-07-18
ER

PT J
AU Morales-Velazquez, L
   Romero-Troncoso, RD
   Osornio-Rios, RA
   Herrera-Ruiz, G
   Cabal-Yepez, E
AF Morales-Velazquez, Luis
   de Jesus Romero-Troncoso, Rene
   Alfredo Osornio-Rios, Roque
   Herrera-Ruiz, Gilberto
   Cabal-Yepez, Eduardo
TI Open-architecture system based on a reconfigurable hardware-software
   multi-agent platform for CNC machines
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Open-architecture; Multi-agent platform; Hardware-software co-design;
   FPGA; Intelligent manufacturing systems
ID INTELLIGENT; IMPLEMENTATION; PROCESSOR; DESIGN; TOOLS
AB New generation of manufacturing systems endows their intelligence and reconfigurability to the computerized numerical controller (CNC) machines. This paper presents an open-architecture platform based on multi-agent hardware-software units, by developing a novel Multi-Agent Distributed CONtroller (MAD-CON) system. This system intends to fulfill the requirements of reconfigurability for the next generation of intelligent machines. The design of intelligent drives for this system follows a hardware-software co-design approach using a simple and intuitive structure. The hardware units of the proposed system integrate control and monitoring functions providing an FPGA-based open architecture for reconfigurable applications. On the other hand, software components were developed utilizing the XML structure for system description files, gathering features like a flowchart descriptive language and a graphic user-interface. MADCON was applied to a retrofitted to CNC lathe for control and monitoring in order to validate the proposed architecture towards the development of new generation intelligent manufacturing systems. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Morales-Velazquez, Luis; de Jesus Romero-Troncoso, Rene; Alfredo Osornio-Rios, Roque; Herrera-Ruiz, Gilberto] Univ Autonoma Queretaro, Fac Ingn, Queretaro 76010, Qro, Mexico.
   [de Jesus Romero-Troncoso, Rene; Cabal-Yepez, Eduardo] Univ Guanajuato, Div Ingn Salamanca, Salamanca 36700, Gto, Mexico.
C3 Universidad Autonoma de Queretaro; Universidad de Guanajuato
RP Morales-Velazquez, L (corresponding author), Univ Autonoma Queretaro, Fac Ingn, Cerro Campanas S-N, Queretaro 76010, Qro, Mexico.
EM lmorales@hspdigital.org; troncoso@hspdigital.org;
   raosornio@hspdigital.org; gherrera@uaq.mx; ecabal@hspdigital.org
RI Morales-Velazquez, Luis/HKE-9530-2023; Osornio-Rios, Roque
   A/B-1970-2015; Romero-Troncoso, Rene/D-1142-2011
OI Morales-Velazquez, Luis/0000-0003-1130-7131; Cabal-Yepez,
   Eduardo/0000-0001-6903-4434; Osornio-Rios, Roque A/0000-0003-0868-2918;
   Romero-Troncoso, Rene/0000-0003-3192-5332
FU CONACyT [199753, FOMIX-QRO-2008-CO2-102123]; SEP-CONACyT [84723]
FX This project was partially supported by CONACyT scholarship 199753,
   FOMIX-QRO-2008-CO2-102123, and SEP-CONACyT 84723 projects.
CR *ALT CORP, 2009, NIOS 2 PROC REF HDB
   Altintas Y, 1998, CIRP ANNALS 1998 - MANUFACTURING TECHNOLOGY, VOL 47, NO 1, V47, P295
   [Anonymous], 2005, TRANSACTION LEVEL MO
   Blume H, 2008, J SYST ARCHITECT, V54, P1019, DOI 10.1016/j.sysarc.2008.04.001
   Bousias K, 2009, J SYST ARCHITECT, V55, P149, DOI 10.1016/j.sysarc.2008.07.001
   Cesário WO, 2000, VHDL INTERNATIONAL USERS FORUM FALL WORKSHOP, PROCEEDINGS, P75, DOI 10.1109/VIUF.2000.890272
   Coronato A, 2008, J SYST ARCHITECT, V54, P877, DOI 10.1016/j.sysarc.2008.01.011
   DE SANTIAGOPEREZ, 2008, INT J MACH TOOL MANU, V48, P1318
   Desforges X, 2006, ENG APPL ARTIF INTEL, V19, P641, DOI 10.1016/j.engappai.2006.03.006
   Edwards MD, 1997, J SYST ARCHITECT, V42, P697, DOI 10.1016/S1383-7621(96)00071-9
   Gu JS, 2004, ENG APPL ARTIF INTEL, V17, P469, DOI 10.1016/j.engappai.2004.03.010
   Hsieh FS, 2009, ENG APPL ARTIF INTEL, V22, P616, DOI 10.1016/j.engappai.2009.02.006
   Kim JH, 2006, J SYST ARCHITECT, V52, P578, DOI 10.1016/j.sysarc.2006.06.003
   LUM H, 1992, ACTA ASTRONAUT, V28, P23
   Ma XB, 2007, CHINESE J AERONAUT, V20, P272, DOI 10.1016/S1000-9361(07)60044-2
   McAllister J, 2007, J SYST ARCHITECT, V53, P511, DOI 10.1016/j.sysarc.2006.11.005
   Mekid S, 2009, MECH MACH THEORY, V44, P466, DOI 10.1016/j.mechmachtheory.2008.03.006
   Morales-Velazquez L, 2010, MECHATRONICS, V20, P265, DOI 10.1016/j.mechatronics.2009.12.002
   Morales-Velazquez L, 2009, MECH SYST SIGNAL PR, V23, P2383, DOI 10.1016/j.ymssp.2009.02.012
   Osornio-Rios RA, 2008, CONTROL ENG PRACT, V16, P674, DOI 10.1016/j.conengprac.2007.08.004
   PARK J, 1995, P AM CONTR C IEEE SE, V1, P200
   Pritschow G, 2005, CIRP ANN-MANUF TECHN, V54, P375, DOI 10.1016/S0007-8506(07)60126-7
   ROMEROTRONCOSO RJ, 2003, INT J MACH TOOL MANU, V43, P1529
   Rzevski G, 2003, MECHATRONICS, V13, P1029, DOI 10.1016/S0957-4158(03)00041-2
   Stoy E, 1997, J SYST ARCHITECT, V43, P87, DOI 10.1016/S1383-7621(96)00107-5
   van Tol MW, 2009, J SYST ARCHITECT, V55, P162, DOI 10.1016/j.sysarc.2008.09.006
   WEI G, 2008, J SYSTEMS ENG ELECT, V19, P52
   Widodo A, 2007, EXPERT SYST APPL, V32, P299, DOI 10.1016/j.eswa.2005.11.031
   Xu XW, 2006, COMPUT IND, V57, P141, DOI 10.1016/j.compind.2005.06.002
   Zhang L, 2007, 2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATION TECHNOLOGY, PROCEEDINGS, P330
NR 30
TC 32
Z9 35
U1 0
U2 49
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2010
VL 56
IS 9
BP 407
EP 418
DI 10.1016/j.sysarc.2010.04.009
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 651JG
UT WOS:000281923400001
DA 2024-07-18
ER

PT J
AU Claver, JM
   Agustí, P
   Arevalillo-Herráez, M
   León, G
   Canseco, M
AF Claver, J. M.
   Agusti, P.
   Arevalillo-Herraez, M.
   Leon, G.
   Canseco, M.
TI A reconfigurable platform for evaluating the performance of QoS networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Computer networks; Quality of Service; FPGA; Handel-C; Performance
   evaluation
AB Nowadays, high performance System and Local Area Networks (SAN/LAN) have to serve heterogeneous traffic consisting of information flows with different bandwidth and latency requirements. This makes it necessary to provide Quality of Service (QoS) and optimize the design of network components.
   In this paper we present a hardware tool designed to analyze the performance of QoS networks, under given traffic conditions and server models. In particular, a reprogrammable multimedia traffic Generator/Monitor platform has been built. This permits prototyping the communication system of a high speed LAN/SAN on a single PGA device. Hence, it can be used at design to produce more efficient devices. To illustrate the applicability of the platform we have used the Simple Multimedia Router (SMMR), an existing proposal to provide QoS.
   The modular structure of the tool and the fact that it has been implemented on an PGA using a high level hardware programming language makes it flexible, scalable and easy to reconfigure. Besides, the architecture and implementation can be adapted to be used in more recent QoS NoC environments. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Claver, J. M.; Arevalillo-Herraez, M.] Univ Valencia, Dept Comp Sci, E-46100 Burjassot, Spain.
   [Agusti, P.; Leon, G.; Canseco, M.] Univ Jaume 1, Dept Comp Sci & Eng, Castellon de La Plana 12008, Spain.
C3 University of Valencia; Universitat Jaume I
RP Claver, JM (corresponding author), Univ Valencia, Dept Comp Sci, E-46100 Burjassot, Spain.
EM jclaver@uv.es; miguel.arevalillo@uv.es; leon@uji.es; canseco@uji.es
RI León, Germán/K-7758-2014; Claver, José M./A-9778-2013; León,
   Germán/JBS-0188-2023; Arevalillo-Herraez, Miguel/C-1412-2012
OI León, Germán/0000-0002-7687-2126; Claver, José M./0000-0002-9617-3453;
   Arevalillo-Herraez, Miguel/0000-0002-0350-2079; Agusti,
   Pau/0000-0002-5302-7536
FU Spanish MEC; MICINN; European Commission [CSD2006-00046, CSD2007-00018,
   TIN2009-14475-004]
FX This work has been jointly supported by the Spanish MEC and MICINN, as
   well as European Commission FEDER funds, under grants "Consolider
   Ingenio-2010 CSD2006-00046", "Consolider Ingenio 2010 CSD2007-00018",
   and "TIN2009-14475-004".
CR ABDO A, 2005, CCECE CCGEI IEEE SAS, P747
   Ashenden PJ., 2002, DESIGNERS GUIDE VHDL, VSecond
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Calazans N, 2003, 16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, P355, DOI 10.1109/SBCCI.2003.1232853
   CAMINERO M, 2001, LECT NOTES COMPUTER
   CAMINERO M, 2002, THESIS U CASTILLA LA
   CANSECO M, 2004, 15 JORN PAR COMP ALT, P345
   *CEL, 2001, RC1000 SOFTW HARDW R
   CHAPELL S, 2002, P JCRA 02
   Chu PP, 1996, PR GR LAK SYMP VLSI, P35, DOI 10.1109/GLSV.1996.497589
   CLAVER J, 2005, LECT NOTES COMPUTER
   CLAVER J, 2007, 17 INT C FIELD PROGR, V17, P567
   CLAVER J, 2006, INT S PAR DISTR PROC
   Cofer R. C., RAPID SYSTEM PROTOTY
   DROZ P, 1996, P IEEE
   ELGENDY M, 2005, P IEEE, P1086
   Gaughan P. T., 1992, Proceedings of the Fourth IEEE Symposium on Parallel and Distributed Processing (Cat. No.92TH0492-9), P148, DOI 10.1109/SPDP.1992.242751
   GAUGHAN T, IEEE COMPUTER
   GENKO N, 2007, CIRCUITS SYSTEMS MAG, V7, P69
   GENKO N, 2005, P PAR COMP PARC
   HARMANCI M, 2004, INT S SYST ON CHIP
   *ITU T, 1993, REC 1 350 QUAL SERV
   KERMANI P, 1979, COMPUT NETWORKS ISDN, V3, P267, DOI 10.1016/0376-5075(79)90032-1
   Kim M, 2006, IEEE INT SYMP CIRC S, P1840
   Krasteva Yana E., 2008, 2008 International Conference on Reconfigurable Computing and FPGAs (ReConFig), P211, DOI 10.1109/ReConFig.2008.74
   KRISHNAMURTHY R, 2002, P 10 S HIGH PERF INT
   MIRAS D, 2002, INTERNET2 FELLOWSHIP
   Palnitkar S., 2003, VERILOG HDL
   Pearson M. J., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P582
   RY BL, 1988, RECOMMENDATION E800
   SHALLEY T, 2002, INFINIBAND NETWORK A
   STOCKLEIN T, 2002, EFFECTIVE METHOD DES
   Teck Kiong Lee, 1999, IEEE ATM Workshop '99 Proceedings (Cat. No. 99TH8462), P89, DOI 10.1109/ATM.1999.786789
NR 33
TC 1
Z9 1
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR-JUN
PY 2010
VL 56
IS 4-6
BP 191
EP 207
DI 10.1016/j.sysarc.2010.03.004
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 605XT
UT WOS:000278382500004
DA 2024-07-18
ER

PT J
AU Nogueira, L
   Pinho, LM
AF Nogueira, Luis
   Pinho, Luis Miguel
TI A capacity sharing and stealing strategy for open real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Open real-time systems; Dynamic scheduling; Resource reservation;
   Residual capacity reclaiming; Reserved capacity stealing; Shared
   resources; Precedence constraints
ID TASKS
AB This paper focuses on the scheduling of tasks with hard and soft real-time constraints in open and dynamic real-time systems. It starts by presenting a capacity sharing and stealing (CSS) strategy that supports the coexistence of guaranteed and non-guaranteed bandwidth servers to efficiently handle soft tasks' overloads by making additional capacity available from two sources: (i) reclaiming unused reserved capacity when jobs complete in less than their budgeted execution time and (ii) stealing reserved capacity from inactive non-isolated servers used to schedule best-effort jobs. CSS is then combined with the concept of bandwidth inheritance to efficiently exchange reserved bandwidth among sets of inter-dependent tasks which share resources and exhibit precedence constraints, assuming no previous information on critical sections and computation times is available. The proposed Capacity Exchange Protocol (CXP) has a better performance and a lower overhead when compared against other available solutions and introduces a novel approach to integrate precedence constraints among tasks of open real-time systems. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Nogueira, Luis; Pinho, Luis Miguel] Polytech Inst Porto ISEP IPP, Sch Engn, CISTER Res Ctr, P-4200072 Oporto, Portugal.
C3 Instituto Politecnico do Porto
RP Nogueira, L (corresponding author), Polytech Inst Porto ISEP IPP, Sch Engn, CISTER Res Ctr, Rua Dr Antonio Bernardino de Almeida 431, P-4200072 Oporto, Portugal.
EM lmn@isep.ipp.pt; lmp@isep.ipp.pt
RI ; Pinho, Luis Miguel/M-3416-2013
OI Nogueira, Luis/0000-0002-7094-0458; Pinho, Luis
   Miguel/0000-0001-6888-1340
CR Abeni L, 1998, REAL TIM SYST SYMP P, P4, DOI 10.1109/REAL.1998.739726
   ABENI L, 2007, P 9 REAL TIM LIN WOR, P1
   Abeni Luca., 1998, SERVER MECH MULTIMED
   AGRAWAL M, 2003, IEEE CONTROL SYSTEMS, V23, P6
   [Anonymous], 2000, Simulation Modeling and Analysis
   BAKER TP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P191, DOI 10.1109/REAL.1990.128747
   Baruah SK, 2006, REAL TIM SYST SYMP P, P379, DOI 10.1109/RTSS.2006.41
   Bernat G, 2004, REAL TIM SYST SYMP P, P328, DOI 10.1109/REAL.2004.48
   Bernat G, 2002, REAL-TIME SYST, V22, P49, DOI 10.1023/A:1013481420080
   Bhattacharya R, 2004, J GUID CONTROL DYNAM, V27, P767, DOI 10.2514/1.9457
   Blazewicz J., 1977, P INT WORKSH ORG COM, P57
   Buttazzo G, 2006, REAL TIM SYST SYMP P, P169, DOI 10.1109/RTSS.2006.31
   Caccamo M, 2005, IEEE T COMPUT, V54, P198, DOI 10.1109/TC.2005.25
   Caccamo M, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P161, DOI 10.1109/REAL.2001.990607
   Caccamo M, 2000, REAL TIM SYST SYMP P, P295, DOI 10.1109/REAL.2000.896018
   CHEN MI, 1990, REAL-TIME SYST, V2, P325, DOI 10.1007/BF01995676
   CHETTO H, 1990, REAL-TIME SYST, V2, P181, DOI 10.1007/BF00365326
   Colin A, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P190, DOI 10.1109/REAL.2003.1253266
   DAVIS RI, 1993, REAL-TIME SYSTEMS SYMPOSIUM: PROCEEDINGS, P222, DOI 10.1109/REAL.1993.393496
   DAVIS RI, 1993, APPROXIMATE SLACK ST
   GAREY MR, 1981, SIAM J COMPUT, V10, P256, DOI 10.1137/0210018
   HAWES N, 2003, THESIS U BIRMINGHAM
   JEFFAY K, 1992, REAL-TIME SYSTEMS SYMPOSIUM : PROCEEDINGS, P89, DOI 10.1109/REAL.1992.242673
   Lamastra G, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P151, DOI 10.1109/REAL.2001.990606
   LEHOCZKY JP, 1992, REAL-TIME SYSTEMS SYMPOSIUM : PROCEEDINGS, P110, DOI 10.1109/REAL.1992.242671
   Lin Caixue., 2005, RTSS 05, P410
   Lipari G, 2004, IEEE T COMPUT, V53, P1591, DOI 10.1109/TC.2004.120
   Lipari G, 2000, EUROMICRO, P193, DOI 10.1109/EMRTS.2000.854007
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Mangeruca L, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P157
   Marzario L, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P211, DOI 10.1109/RTTAS.2004.1317266
   Matsumoto M., 1998, ACM Transactions on Modeling and Computer Simulation, V8, P3, DOI 10.1145/272991.272995
   Mercer C. W., 1994, Proceedings of the International Conference on Multimedia Computing and Systems (Cat. No.94TH0631-2), P90, DOI 10.1109/MMCS.1994.292439
   NOGUEIRA L, 2007, P 21 IEEE INT PAR DI, P153
   NOGUEIRA L., 2008, P 2 ACM INT C AUT CO, P97
   Nogueira L, 2009, J PARALLEL DISTR COM, V69, P491, DOI 10.1016/j.jpdc.2009.03.002
   Rajkumar R., 1998, Proceedings of the SPIE/ACM Conference on Multimedia Computing and Networking, P150
   SANTOS R, 2004, P 10 INT C REAL TIM, P114
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   SHACKLETON J, 2004, P 23 DIG AV SYST C S, V2, P101
   SPUN M, 1994, P 15 IEEE REAL TIM S, P2
   SPURI M, 1994, IEEE T COMPUT, V43, P1407, DOI 10.1109/12.338100
   van den Berg J, 2006, IEEE INT CONF ROBOT, P2366, DOI 10.1109/ROBOT.2006.1642056
   Wang S, 2002, FOURTH INTERNATIONAL SYMPOSIUM ON MULTIMEDIA SOFTWARE ENGINEERING, PROCEEDINGS, P158, DOI 10.1109/MMSE.2002.1181608
   Wilhelm R., ACM T EMBEDDED COMPU
NR 45
TC 6
Z9 6
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR-JUN
PY 2010
VL 56
IS 4-6
BP 163
EP 179
DI 10.1016/j.sysarc.2010.02.003
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 605XT
UT WOS:000278382500002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Blanc, S
   Bonastre, A
   Gil, PJ
AF Blanc, S.
   Bonastre, A.
   Gil, P. J.
TI Dependability assessment of by-wire control systems using fault
   injection
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Dependability; TTA architectures; By-wire systems; TTP; Fault injection
ID SEU
AB This paper is focused on the validation by means of physical fault injection at pin-level of a time-triggered communication controller: the TTP/C versions C1 and C2. The controller is a commercial off-the-shelf product used in the design of by-wire systems. Drive-by-wire and fly-by-wire active safety controls aim to prevent accidents. They are considered to be of critical importance because a serious situation may directly affect user safety. Therefore, dependability assessment is vital in their design.
   This work was funded by the European project 'Fault Injection for TTA' and it is divided into two parts. In the first part, there is a verification of the dependability specifications of the TTP communication protocol, based on TTA, in the presence of faults directly induced in communication lines. The second part contains a validation and improvement proposal for the architecture in case of data errors. Such errors are due to faults that occurred during writing (or reading) actions on memory or during data storage. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Blanc, S.] Univ Politecn Valencia, Escuela Tecn Super Informat Aplicada, Higher Tech Sch Appl Comp Sci, Valencia 46022, Spain.
   [Blanc, S.; Bonastre, A.; Gil, P. J.] Univ Politecn Valencia, Dept Comp Syst & Computat, Fault Tolerant Syst Grp, Valencia 46022, Spain.
C3 Universitat Politecnica de Valencia; Universitat Politecnica de Valencia
RP Blanc, S (corresponding author), Univ Politecn Valencia, Escuela Tecn Super Informat Aplicada, Higher Tech Sch Appl Comp Sci, Camino Vera S-N, Valencia 46022, Spain.
EM sablacla@disca.upv.es; bonastre@disca.upv.es; pgil@disca.upv.es
RI Blanc, Sara/AAN-5248-2020; Pina, Alberto Miguel Bonastre/N-3653-2015
OI Blanc, Sara/0000-0001-6439-2902; Pina, Alberto Miguel
   Bonastre/0000-0003-3639-8420
CR ABRAHAM JA, 1986, FAULT TOLERANT COMPU
   Ademaj A, 2003, 2003 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P123, DOI 10.1109/DSN.2003.1209924
   Ademaj A, 2002, SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, P7, DOI 10.1109/HLDVT.2002.1224420
   Amerasekera E.A., 1997, FAILURE MECH SEMICON
   Barak J, 2000, IEEE T NUCL SCI, V47, P712, DOI 10.1109/23.856503
   Baraza JC, 2002, J SYST ARCHITECT, V47, P847, DOI 10.1016/S1383-7621(01)00036-4
   BAUMANN R, 2001, EARTH SPACE SINGLE E
   BAUMANN RC, 2000, P 38 INT REL PHYS S, P152
   Blanc S, 2003, SYM REL DIST SYST, P303, DOI 10.1109/RELDIS.2003.1238081
   Blanc S, 2002, INT SYM DEFEC FAU TO, P254, DOI 10.1109/DFTVS.2002.1173522
   *BMW AG DIAMLERCHR, FLEXRAY REQ SPEC V 2
   BURNS A, 2001, REAL TIME SYSTEMSS P
   Calha MJ, 2002, 4TH IEEE INTERNATIONAL WORKSHOP ON FACTORY COMMUNICATION SYSTEMS, PROCEEDINGS, P117, DOI 10.1109/WFCS.2002.1159708
   Castellani-Coulié K, 2001, IEEE T NUCL SCI, V48, P1931, DOI 10.1109/23.983153
   Constantinescu C, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P205, DOI 10.1109/DSN.2002.1028901
   *FAULT REPR, 2002, ETIE2 DEP BENCHM PRO
   FUHRER T, 2002, TIME TRIGGERED COMMU
   GIL PJ, HDB FAULT INJECTION, V23, P63
   Gracia J, 2002, 2002 PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, P316, DOI 10.1109/PRDC.2002.1185652
   Hazucha P, 2000, IEEE T NUCL SCI, V47, P2586, DOI 10.1109/23.903813
   Koga R., 2001, P 6 EUR C RAD ITS EF, P423
   Kopetz H, 2005, ISORC 2005: EIGHTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P22
   Kopetz H., 1998, P 1 INT S OBJ OR REA
   LAMPORT L, 1982, ACM T PROGR LANG SYS, V4, P382, DOI 10.1145/357172.357176
   Martinelli NMC, 1999, FISHERIES MANAG ECOL, V6, P233, DOI 10.1046/j.1365-2400.1999.00135.x
   MUSSEAU O, 1996, IEEE T NUCL SCI, V43
   PATTERSON DS, 2002, UNDERSTANDING RELIAB, P25
   Reed RA, 1997, IEEE T NUCL SCI, V44, P2224, DOI 10.1109/23.659039
   RUSHBY J, 2001, P 1 WORKSH EMB SOFTW, P8
   SIVAKUMAR P, 2002, P INT C DEP SYS NETW, P389
   *TIM TRIGG PROT, TTP C HIGH LEV SPEC
   Wrobel F, 2001, IEEE T NUCL SCI, V48, P1946, DOI 10.1109/23.983155
   *X BY WIR CONS, SAF REL FAULT TOL SY
NR 33
TC 5
Z9 5
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2009
VL 55
IS 2
BP 102
EP 113
DI 10.1016/j.sysarc.2008.09.003
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 419QO
UT WOS:000264234500003
OA Green Published
DA 2024-07-18
ER

PT J
AU Farahabady, MH
   Imani, N
   Sarbazi-Azad, H
AF Farahabady, M. Hoseiny
   Imani, N.
   Sarbazi-Azad, H.
TI Some topological and combinatorial properties of WK-recursive mesh and
   WK-pyramid interconnection networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Interconnection networks; WK-recursive mesh; WK-pyramid; Pancyclicity;
   Partially pancyclicity; Link-disjoint Hamiltonian paths/cycles; Surface
   area
ID COMMUNICATION; PANCYCLISM
AB The WK-recursive mesh and WK-pyramid networks are recursively defined hierarchical interconnection networks with excellent properties which well idealize them as alternatives for mesh and traditional pyramid interconnection topologies. They have received much attention due to their favorable attributes such as small diameter, large connectivity, and high degree of scalability and expandability. In this paper, we deal with pancyclicity and surface area of these networks. These properties are of great importance in the implementation of a variety of parallel algorithms in multicomputers. We show that WK-recursive mesh network is I-partially pancyclic, i.e. any cycle of length 3, 4, 6,..., and N can be constructed in the WK-recursive mesh. Also, we prove that the WK-pyramid is pancyclic, that is all cycles of length 3, 4,..., and N can be formed in a WK-pyramid. It is also proved that two link-disjoint Hamiltonian paths/cycles can be embedded in the WK-recursive mesh[WK-pyramid. We then study the surface area of WK-recursive mesh and WK-pyramid networks and put forth some equations for calculating the surface area in these networks. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Sarbazi-Azad, H.] Sharif Univ Technol, Dept Comp Engn, Tehran, Iran.
   Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran, Iran.
C3 Sharif University of Technology
RP Sarbazi-Azad, H (corresponding author), Sharif Univ Technol, Dept Comp Engn, Azadi St, Tehran, Iran.
EM azad@sharif.edu
RI HoseinyFarahabady, M.Reza/H-4571-2013
OI HoseinyFarahabady, M.Reza/0000-0002-7851-9377
CR ABRAHAM S, 1992, THESIS U ILLINOIS UR
   BENNINI L, 2006, NETWORKS CHIPS
   Bertsekas Dimitri, 2015, PARALLEL DISTRIBUTED
   BOLLOBAS B, 1999, J COMBINATORIAL TH B, V7, P21
   BONDY JA, 1975, C MATH SOC, P181
   Brandt S, 1998, J GRAPH THEOR, V27, P141, DOI 10.1002/(SICI)1097-0118(199803)27:3<141::AID-JGT3>3.3.CO;2-D
   BROEG B, 1995, THESIS OREGON STATE
   Broersma HJ, 1997, DISCRETE MATH, V164, P29, DOI 10.1016/S0012-365X(96)00040-4
   CHEKURI C, P 45 ANN IEEE S FDN
   CHEN GH, 1994, NETWORKS, V24, P303, DOI 10.1002/net.3230240602
   CORBETT PF, 1992, IEEE T PARALL DISTR, V3, P622, DOI 10.1109/71.159045
   De Florio V, 2006, J SYST ARCHITECT, V52, P235, DOI 10.1016/j.sysarc.2005.08.001
   Della Vecchia G., 1990, Future Generation Computer Systems, V5, P353, DOI 10.1016/0167-739X(90)90034-B
   Della Vecchia G., 1988, Future Generation Computer Systems, V4, P235, DOI 10.1016/0167-739X(88)90007-6
   Duato J., 2003, Interconnection networks
   Farahabady MH, 2005, 8TH INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS AND NETWORKS, PROCEEDINGS, P312, DOI 10.1109/ISPAN.2005.85
   FERNANDES R, 1994, 6 S PAR DISTR PROC, P273
   FU S, 2004, 7 INT S PAR ARCH ALG, P569
   HAGGKVIST R, 1991, ARS COMBINATORIA, V11, P37
   Hoseinyfarahabady MR, 2006, J SUPERCOMPUT, V37, P23, DOI 10.1007/s11227-006-4598-4
   Hromkovic J., 1996, Combinatorial Network Theory, P125
   Imani N, 2005, 8TH INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS AND NETWORKS, PROCEEDINGS, P58, DOI 10.1109/ISPAN.2005.63
   IMANI N, 2006, SOME PROPERTIES WK R
   Kouider M, 2002, DISCRETE MATH, V251, P119, DOI 10.1016/S0012-365X(01)00333-8
   LIN N, 1991, P INT C PAR PROC, V1, P435
   Miller Russ., 1996, PARALLEL ALGORITHMS
   QIU K, 1995, VLSI DES, V2, P389, DOI 10.1155/1995/61390
   RAHMATI D, 2006, P IEEE INT C COMP DE
   Sarbazi-Azad H., 2004, Journal of Interconnection Networks, V5, P79, DOI 10.1142/S0219265904001039
   Sarbazi-Azad H, 2004, I-SPAN 2004: 7TH INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS AND NETWORKS, PROCEEDINGS, P117
   Sarbazi-Azad H, 2001, IEEE T COMPUT, V50, P623, DOI 10.1109/12.936230
   SCHMEICHEL EF, 1988, J COMB THEORY B, V45, P99, DOI 10.1016/0095-8956(88)90058-5
   Wang NC, 2005, J SYST ARCHITECT, V51, P165, DOI 10.1016/j.sysarc.2004.11.001
   WU RY, 2004, INT C PAR DISTR PROC, P1523
   ZHANG SM, 1994, J COMB THEORY B, V60, P159, DOI 10.1006/jctb.1994.1010
NR 35
TC 6
Z9 6
U1 1
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2008
VL 54
IS 10
BP 967
EP 976
DI 10.1016/j.sysarc.2008.04.005
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 358IW
UT WOS:000259911400009
DA 2024-07-18
ER

PT J
AU Feng, YH
   Cai, WT
AF Feng, Yuhong
   Cai, Wentong
TI Execution coordination in mobile agent-based distributed job workflow
   execution
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Grid computing; Distributed job workflow execution; Mobile agent;
   Execution coordination
ID MODEL
AB Mobile agent-based distributed job workflow execution requires the use of execution coordination techniques to ensure that an agent executing a subjob can locate its predecessors' execution results. This paper describes the classification, implementation, and evaluation of execution coordination techniques in the mobile agent-based distributed job workflow execution system. First, a classification of the existing execution coordination techniques is developed for mobile agent systems. Second, to put the discussion into perspective, our framework for mobile agent-based distributed job workflow execution over the Grid (that is, MCCF: Mobile Code Collaboration Framework) is described. How the existing coordination techniques can be applied in the MCCF is also discussed. Finally. a performance study has been conducted to evaluate three coordination techniques using real and simulated job workflows. The results are presented and discussed in the paper. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Feng, Yuhong; Cai, Wentong] Nanyang Technol Univ, Sch Comp Engn, Parallel & Distributed Comp Ctr, Singapore 639798, Singapore.
C3 Nanyang Technological University
RP Cai, WT (corresponding author), Nanyang Technol Univ, Sch Comp Engn, Parallel & Distributed Comp Ctr, Singapore 639798, Singapore.
EM aswtcai@ntu.edu.sg
RI Cai, Wentong/A-3720-2011; Ong, Yew-Soon/A-3733-2011
OI Cai, Wentong/0000-0002-0183-3835; 
CR Annis J., 1999, B AM ASTRON SOC, V31, P1391
   Annis J., 2002, P 2002 ACM IEEE C SU, P56
   Arief B., 2006, P SOFTW ENG LARG SCA, P29
   ARTHUR WB, 1994, AM ECON REV, V84, P406
   Barriere Lali., 2003, Proc. 10th Coll. on Structural Information and Communication complexity (SIROCCO'03), P17
   Brandt R., 2001, LNCS, V2240, P70
   BURRELL J, 2001, P C HUM FACT COMP SY, P231
   Cabri G, 1998, P INT COMP SOFTW APP, P436, DOI 10.1109/CMPSAC.1998.716692
   Cabri G, 2000, COMPUTER, V33, P82, DOI 10.1109/2.820044
   CABRI G, 1997, DSI9724 U MOD
   Cao JN, 2005, INT CONF E BUS ENG, P48, DOI 10.1109/ICEBE.2005.65
   Cao JN, 2004, J INF SCI ENG, V20, P405
   Chen SB, 2007, SIXTH INTERNATIONAL CONFERENCE ON GRID AND COOPERATIVE COMPUTING, PROCEEDINGS, P566, DOI 10.1109/GCC.2007.82
   DAMASCENO K, 2006, P 2006 INT WORKSH SO, P37
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Feng YH, 2005, 25TH IEEE INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS WORKSHOPS, PROCEEDINGS, P587
   Feng YH, 2004, LECT NOTES COMPUT SC, V3358, P274
   Fuggetta A, 1998, IEEE T SOFTWARE ENG, V24, P342, DOI 10.1109/32.685258
   Gomez-Martinez E., 2007, P 6 INT WORKSH SOFTW, P181
   Gong L, 2001, IEEE INTERNET COMPUT, V5, P88, DOI 10.1109/4236.935182
   HEFFELFINGER G, 2002, COMP INFR WORKSH GEN
   HSIAO HC, 2004, P 18 IEEE INT PAR DI, P46
   Iliasov A, 2005, P INT COMP SOFTW APP, P341
   Klusch M., 2001, BROKERING MATCHMAKIN, P197
   Kostic D., 2003, USENIX S INTERNET TE, P19
   Kowalczyk, 2006, P INT JOINT C AUT AG, P585
   Leu FY, 2005, ICMB 2005: INTERNATIONAL CONFERENCE ON MOBILE BUSINESS, P545, DOI 10.1109/ICMB.2005.34
   Milojicic D., 1999, PERSONAL TECHNOLOGIE, V2, P117
   Murphy AL, 2006, ACM T SOFTW ENG METH, V15, P279, DOI 10.1145/1151695.1151698
   SHEHORY O, 1999, P ATAL 1999, P162
   Speirs N. A., 2000, Proceedings 33rd Annual Simulation Symposium (SS 2000), P131, DOI 10.1109/SIMSYM.2000.844909
   van Steen M, 1998, IEEE COMMUN MAG, V36, P104, DOI 10.1109/35.649334
   WINICK J, 2002, CSETR45602 U MICH AN
   Yocum Ken., 2002, ACM SIGCOMM Computer Communication Review, V32, P28
NR 34
TC 2
Z9 2
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2008
VL 54
IS 10
BP 944
EP 956
DI 10.1016/j.sysarc.2008.04.011
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 358IW
UT WOS:000259911400007
DA 2024-07-18
ER

PT J
AU Józwiak, L
   Ong, SA
AF Jozwiak, Lech
   Ong, Sien-An
TI Quality-driven model-based architecture synthesis for real-time embedded
   SoCs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 9th EUROMICRO Conference on Digital System Design - Architectures,
   Methods and Tools
CY AUG 30-SEP 01, 2006
CL Cavtat, CROATIA
SP XILINX, ALDEC
DE embedded systems; real-time systems; system-on-a-chip; system
   architecture; heterogeneous multi-processor; design methodology;
   quality-driven design; model-based design; plat form-based design;
   electronic design automation; architecture synthesis
ID HARDWARE-SOFTWARE COSYNTHESIS; CO-SYNTHESIS; ALGORITHM; DESIGN
AB The recent spectacular progress in modern microelectronics created a big stimulus towards development of embedded systems. Unfortunately, it also introduced unusual complexity which results in many serious issues that cannot be resolved without new more adequate development methods and electronic design automation tools for the system-level design. This paper discusses the problem of an efficient model-based multi-objective optimal architecture synthesis for complex hard real-time embedded systems, when using as an example a system-level architecture exploration and synthesis method that we developed. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Jozwiak, Lech] Eindhoven Univ Technol, Fac Elect Engn, NL-5600 MB Eindhoven, Netherlands.
C3 Eindhoven University of Technology
RP Józwiak, L (corresponding author), Eindhoven Univ Technol, Fac Elect Engn, POB 513, NL-5600 MB Eindhoven, Netherlands.
EM L.Jozwiak@tuc.nl
CR Bender A, 1996, EUR CONF DESIG AUTOM, P275, DOI 10.1109/EDTC.1996.494313
   Benner T, 1997, HARDW SOFTW CODES, P9, DOI 10.1109/HSC.1997.584572
   Catthoor F., 1998, CUSTOM MEMORY MANAGE
   CATTHOOR F, 2001, IEEE DESIGN  TEST CO, P70
   Chatha KS, 2000, DES AUTOM EMBED SYST, V5, P281, DOI 10.1023/A:1008954218909
   D'Ambrosio J. G., 1994, Proceedings of the Third International Workshop on Hardware/Software Codesign (Cat. No.94TH0700-5), P34, DOI 10.1109/HSC.1994.336725
   Dave BP, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P97, DOI 10.1109/DATE.1999.761103
   Dave BP, 1999, IEEE T VLSI SYST, V7, P92, DOI 10.1109/92.748204
   Dave BP, 1998, IEEE T COMPUT AID D, V17, P900, DOI 10.1109/43.728913
   Deb K., 2010, MULTIOBJECTIVE OPTIM
   Dick RP, 1998, IEEE T COMPUT AID D, V17, P920, DOI 10.1109/43.728914
   Dick RP, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P62, DOI 10.1109/ICCAD.1998.742851
   FONSECA PJ, 1995, P GEN ALG ENG SYST I, P45
   Goldberg David E, 1989, GENETIC ALGORITHMS S
   GUPTA RK, 1993, IEEE DES TEST COMPUT, V10, P29, DOI 10.1109/54.232470
   Hsiung PA, 2000, ACM T DES AUTOMAT EL, V5, P51, DOI 10.1145/329458.329465
   JEONG B, 2000, P AS S PAC DES AUT C, P169
   Józwiak L, 2006, LECT NOTES COMPUT SC, V3894, P1
   Józwiak L, 2003, ARTIF INTELL REV, V20, P269, DOI 10.1023/B:AIRE.0000006607.94352.28
   Józwiak L, 2002, J SYST ARCHITECT, V48, P99, DOI 10.1016/S1383-7621(02)00094-2
   Józwiak L, 2001, J SYST ARCHITECT, V47, P201, DOI 10.1016/S1383-7621(00)00046-1
   JOZWIAK L, 1995, CURRENT ISSUES ELECT, pCH8
   JOZWIAK L, 2004, DSD 2004 EUROMICRO S
   Karkowski I, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P82, DOI 10.1109/DAC.1998.724444
   Knudsen PV, 1996, FOURTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CO-DESIGN (CODES/CASHE '96), PROCEEDINGS, P85, DOI 10.1109/HCS.1996.492230
   Kuchcinski K, 1997, TENTH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, PROCEEDINGS, P50, DOI 10.1109/ISSS.1997.621675
   KUCHCINSKI K, 2006, CONSTRAINT PROGRAMMI
   Lescuyer P., 2004, UMTS ORIGINS ARCHITE
   Li YB, 2000, DES AUT CON, P507
   MAHFOUD SW, 1995, PARALLEL COMPUT, V21, P1, DOI 10.1016/0167-8191(94)00071-H
   Noguera J, 2002, IEEE T VLSI SYST, V10, P399, DOI 10.1109/TVLSI.2002.801575
   Noguera J, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P729, DOI 10.1109/DATE.2001.915109
   Oh H, 1999, HARDW SOFTW CODES, P183, DOI 10.1109/HSC.1999.777429
   ONG SA, 2004, THESIS EINDHOVEN U T, P1
   ONG SA, 1997, ISIE 97 IEEE INT S I
   Panda PR, 2001, ACM T DES AUTOMAT EL, V6, P149, DOI 10.1145/375977.375978
   POSTULA A, 1946, P EUROMICRO 98 C VAS, P115
   PRAKASH S, 1992, J PARALLEL DISTR COM, V16, P338, DOI 10.1016/0743-7315(92)90017-H
   Roy B.M., 1996, MULTICRITERIA METHOD
   ROZENBERG G, 1998, LECT PETRI NETS, V1
   SAHA D, 1998, P INT C VLSI DES HYD, P155
   Sauter M., 2006, Communication systems for the mobile information society
   SCHWIEGERSHAUSEN M, 1995, EURO-DAC '95 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL, PROCEEDINGS, P8, DOI 10.1109/EURDAC.1995.527382
   Shenoy N, 2001, ACM T DES AUTOMAT EL, V6, P207, DOI 10.1145/375977.375979
   SOININEN JP, 1998, INCO INTERACTIVE COD
   SRINIVASAN S, 1995, EURO-DAC '95 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL, PROCEEDINGS, P334, DOI 10.1109/EURDAC.1995.527426
   Teich J, 1997, HARDW SOFTW CODES, P167, DOI 10.1109/HSC.1997.584597
   WARD PT, 1986, IEEE T SOFTWARE ENG, V12, P198, DOI 10.1109/TSE.1986.6312936
   WARD PT, 1985, STRUCTURED DEV REALT, V1
   Wolf WH, 1997, IEEE T VLSI SYST, V5, P218, DOI 10.1109/92.585225
   Yen TY, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P288, DOI 10.1109/ICCAD.1995.480025
   2003, 2003 INT TECHN ROADM
NR 52
TC 11
Z9 11
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR-APR
PY 2008
VL 54
IS 3-4
BP 349
EP 368
DI 10.1016/j.sysarc.2007.09.001
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 312XK
UT WOS:000256705500002
DA 2024-07-18
ER

PT J
AU Schoeberl, M
AF Schoeberl, Martin
TI A Java processor architecture for embedded real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE real-time system; time-predictable architecture; Java processor
ID DESIGN
AB Architectural advancements in modern processor designs increase average performance with features such as pipelines, caches, branch prediction, and out-of-order execution. However, these features complicate worst-case execution time analysis and lead to very conservative estimates. JOP (Java Optimized Processor) tackles this problem from the architectural perspective - by introducing a processor architecture in which simpler and more accurate WCET analysis is more important than average case performance.
   This paper presents a Java processor designed for time-predictable execution of real-time tasks. JOP is the implementation of the Java virtual machine in hardware. JOP is intended for applications in embedded real-time systems and the primary implementation technology is in a field programmable gate array. This paper demonstrates that a hardware implementation of the Java virtual machine results in a small design for resource-constrained devices. (C) 2007 Elsevier B.V. All rights reserved.
C1 Vienna Univ Technol, Inst Comp Engn, Vienna, Austria.
C3 Technische Universitat Wien
RP Schoeberl, M (corresponding author), Vienna Univ Technol, Inst Comp Engn, Vienna, Austria.
EM mschoebe@mail.tuwien.ac.at
OI Schoeberl, Martin/0000-0003-2366-382X
CR *AJIL, 2000, AJ 100 REAL TIM LOW
   *ALT, 2000, NIOS SOFT COR EMB PR
   Altera, 2003, CYCL FPGA FAM DAT SH
   [Anonymous], P 12 IEEE REC ARCH W
   *ARM, 2004, JAZ TECHN ARM ACC TE
   BACON DF, 2003, P 30 ACM SIGPLAN SIG, P285
   BECK AC, 2003, P 12 IFIP INT C VER
   Bollella Greg., 2000, REAL TIME SPECIFICAT
   COMAR C, 1997, TRIADA 97, P149
   DAVID S, 2001, P 4 INT S OBJ OR REA, P53
   *DCT, 2001, LIGHTFOOT 32 BIT JAV
   DELVAI M, 2003, P 15 EUR INT C REAL
   Dey S, 2000, IEEE DES TEST COMPUT, V17, P60, DOI 10.1109/54.867896
   *EJC, EJC EMB JAV CONTR PL
   Engblom J., 2003, International Journal on Software Tools for Technology Transfer, V4, P437
   Gaisler J, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P409
   GREEG D, 2002, JAVA MICROARCHITECTU, P1
   GRUIAN F, 2005, P 20 ACM S APPL COMP
   Heckmann R, 2003, P IEEE, V91, P1038, DOI 10.1109/JPROC.2003.814618
   Hennessy J., 2017, Computer Architecture, Sixth Edition: A Quantitative Approach, V6th
   *HIT, HIT SINGL CHIP MICR
   *IMS, 2004, TECHN REF MAN V0 25
   *IMS, SNAP SIMPL NETW APPL
   *IMS, 2001, ISAJ REF 2 0
   KELVIN D, 1995, SIGPLAN, V30, P20
   Kreuzinger J, 2003, MICROPROCESS MICROSY, V27, P19, DOI 10.1016/S0141-9331(02)00082-0
   Lindholm T, 1999, JAVA VIRTUAL MACH SP
   Lundqvist T., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P12, DOI 10.1109/REAL.1999.818824
   MICHAEL J, 1997, IEEE MICRO, V17, P45
   MICHAEL J, 1997, IEEE MICRO, V17, P199
   NAZOMI JA, 108 PRODUCT BRIEF
   Nilsen K, 1999, REQUIREMENTS REAL TI
   NILSSON A, 2004, COMPILING JAVA REAL
   PFEFFER M, 2000, THESIS U AUGSBURG
   *PTSC, IGN PROC BROCH REV 1
   Puschner P, 2002, PROCEEDINGS OF THE SEVENTH IEEE INTERNATIONAL WORKSHOP ON OBJECT-ORIENTED REAL-TIME DEPENDABLE SYSTEMS, P85, DOI 10.1109/WORDS.2002.1000040
   Puschner P, 2000, REAL-TIME SYST, V18, P115, DOI 10.1023/A:1008119029962
   PUSCHNER P, 1989, J REAL TIME SYSTEMS, V1, P159
   Puschner P, 2005, P 10 IEEE INT WORKSH
   Puschner PP, 1997, REAL-TIME SYST, V13, P67, DOI 10.1023/A:1007905003094
   ROBERTZ SG, 2003, LCTES 03, P93
   Schoeberl M, 2004, LECT NOTES COMPUT SC, V3292, P371
   Schoeberl M, 2004, SEVENTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P93, DOI 10.1109/ISORC.2004.1300334
   Schoeberl M., 2006, JTRES 06, P202, DOI DOI 10.1145/1167999.1168033]
   SCHOEBERL M, 2003, P 1 WORKSH INT SOL E, P165
   SCHOEBERL M, 2005, THESIS VIENNA U TECH
   Schoeberl M, 2004, P 10 INT C REAL TIM
   Schoeberl M, 2006, Ninth IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing, Proceedings, P424, DOI 10.1109/ISORC.2006.66
   SOLORZANO J, LEJOS JAVA BASED LEG
   *SPEC, 1998, SPEC JVM98 BENCHM SU
   STEVEN YT, 1995, P ACM SIGPLAN 1995 L, P88
   Strom O, 2003, DES AUTOM EMBED SYST, V8, P87, DOI 10.1023/A:1022344203816
   *SUN, 1999, PIC 2 MICR GUID SUN
   *SUN, JAV 2 PLATF MICR ED
   *SUN, 1999, PIC JAV 2 PROGR REF
   THESING S, 2004, THESIS U SAARLAND
   TOM R, 2000, IMSYS HEDGES BEATS J
   TUCKER S, 1996, P 1996 EUR INT C REL, P1
   VULCAN, 2003, MOON2 32 NATIVE JAVA
   VULCAN, 2000, MOON V1 0 DATA SHEET
   WELLINGS A, 2003, LETTERS, V23, P6
   XIANGENG L, 2006, REAL-TIME SYST, V34, P95
   *XILINX, 2003, MICR PROC REF GUID E
   *XILINX, 2005, SPART 3 FPGA FAM COM
NR 64
TC 107
Z9 117
U1 0
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN-FEB
PY 2008
VL 54
IS 1-2
BP 265
EP 286
DI 10.1016/j.sysarc.2007.06.001
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 311OB
UT WOS:000256608400018
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Lin, YD
   Tseng, KK
   Lee, TH
   Lin, YN
   Hung, CC
   Lai, YC
AF Lin, Ying-Dar
   Tseng, Kuo-Kun
   Lee, Tsern-Huei
   Lin, Yi-Neng
   Hung, Chen-Chou
   Lai, Yuan-Cheng
TI A platform-based SoC design and implementation of scalable automaton
   matching for deep packet inspection
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE deep packet inspection; automaton; string matching; content filtering
AB String matching plays a central role in packet inspection applications such as intrusion detection, anti-virus, anti-sparn and Web filtering. Since they are computation and memory intensive, software matching algorithms are insufficient to meet the high-speed performance. Thus, offloading packet inspection to a dedicated hardware seems inevitable. This paper presents a scalable automaton matching (SAM) coprocessor that uses Aho-Corasick (AC) algorithm with two parallel acceleration techniques, root-indexing and pre-hashing. The root-indexing can match multiple bytes in one single matching, and the pre-hashing can be used to avoid bitmap, AC matching which is a cycle-consuming operation. In the platform-based SoC implementation of the Xilinx ML310 FPGA, the proposed hardware architecture can achieve almost 10.7 Gbps and support over 10,000 patterns for virus, which is the largest pattern set from among the existing works. On the average, the performance of SAM is 7.65 times faster than the original bitmap AC. Furthermore, SAM is feasible for either internal or external memory architecture. The internal memory architecture provides high performance, while the external memory architecture provides high scalability in term of the number of patterns. (C) 2007 Elsevier B.V. All rights reserved.
C1 Natl Chiao Tung Univ, Dept Comp & Informat Sci, Hsinchu 30050, Taiwan.
   Natl Chiao Tung Univ, Dept Commun Engn, Hsinchu 30050, Taiwan.
   Natl Taiwan Univ Sci & Technol, Dept Informat Management, Taipei, Taiwan.
C3 National Yang Ming Chiao Tung University; National Yang Ming Chiao Tung
   University; National Taiwan University of Science & Technology
RP Lin, YD (corresponding author), Natl Chiao Tung Univ, Dept Comp & Informat Sci, Hsinchu 30050, Taiwan.
EM kktseng@cis.nctu.edu.tw
CR AHO AV, COMMUNIATIONS ACM, V333, P75
   ALDWAIRI M, 2005, ACM CAN
   ANTONATOS S, 2004, ACM WORKSH SOFTW PER
   BAKER ZK, 2004, TIME AREA EFFICIENT
   BLUTHGEN HM, 2000, IEEE ASAP
   BOYER RS, 1977, COMMUN ACM, V20, P762, DOI 10.1145/359842.359859
   BU L, 2004, ACM LVSI APR, P26
   CHO YH, 2005, ACM IEEE DAC CAL US
   Clark ChristopherR., 2004, IEEE FCCM
   COIT C, 2002, DARPA INF SURV C EXH, P367
   Desai N., 2002, Increasing Performance in High Speed NIDS
   Dharmapurikar S, 2004, IEEE MICRO, V24, P52, DOI 10.1109/MM.2004.1268997
   FRANKLIN R, 2002, IEEE FCCM NAP CA APR
   GOKHALE M, 2002, LNCS JAN, P2438
   LOCKWOOD J, 2001, IEC DES C SANT CLAR
   MOSCOLA J, 2003, IEEE FCCM
   Navarro G, 2001, ACM COMPUT SURV, V33, P31, DOI 10.1145/375360.375365
   Navarro G., 2002, FLEXIBLE PATTERN MAT
   PARK JH, 1999, PARALLEL STRING MATC
   RAFFINOT M, 1997, WORKSH STRING PROC C
   SIDHU R, 2001, IEEE FCCM APR
   SOURDIS I, 2004, IEEE FCCM
   Tan L., 2005, ISCA
   TRIPP G, EICAR MAY
   TUCK N, 2004, DETERMINISTIC MEMORY
   WU S, 1992, COMMUN ACM, V35, P83, DOI 10.1145/135239.135244
NR 26
TC 9
Z9 10
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2007
VL 53
IS 12
BP 937
EP 950
DI 10.1016/j.sysarc.2007.03.005
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 223FB
UT WOS:000250353900005
DA 2024-07-18
ER

PT J
AU Bernard, F
AF Bernard, F.
TI Scalable hardware implementing high-radix Montgomery multiplication
   algorithm
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE modular multiplication; conventional multiplier; Montgomery algorithm;
   high radix; pipeline
ID MODULAR MULTIPLICATION; ARRAY
AB This paper presents a new scalable hardware implementing modular multiplication. A high radix Montgomery multiplication algorithm without final subtraction is used to perform this operation. An alternative proof for the final Montgomery multiplication by 1, removing the condition on the modulus, is given. This hardware fits in any chip area and is able to work with any size of modulus. Unlike other scalable designs only one cell is used. This cell contains standard and well optimized digit multiplier and adder. Time-area trade-offs are also available before hardware synthesis for differents sizes of internal data path. The pipeline architecture of the multiplier component increases the clock frequency and the throughput. Time-area trade-offs are analyzed in order to make the best choice for given time and area constraints. This architecture seems to provide a better time-area compromise than previous scalable hardware. (c) 2006 Elsevier B.V. All rights reserved.
C1 Thales Commun France, F-92704 Colombes, France.
C3 Thales Group
RP Bernard, F (corresponding author), Thales Commun France, 160 Blvd de Valmy, F-92704 Colombes, France.
EM florent.bernard@fr.thalesgroup.com
CR BLAKLEY GR, 1983, IEEE T COMPUT, V32, P497, DOI 10.1109/TC.1983.1676262
   BLUM T, 1999, P S COMPUTER ARITHME, V14, P14
   BLUM T, 1999, THESIS FACULTY WORCE
   DALY A, 2002, FPGA 02 MONT CAL US
   ELDRIDGE SE, 1993, IEEE T COMPUT, V42, P693, DOI 10.1109/12.277287
   GAUBATZ G, 2002, THESIS POLYTECHNIC I
   GROSSSCHADL J, 2000, CHES 00
   GROSSSCHADL J, 2001, CHES 01
   HACHEZ G, 2001, LECT NOTES COMPUTER, V1965
   KORNERUP P, 1994, IEEE T COMPUT, V43, P892, DOI 10.1109/12.295851
   MENEZES A, 1997, HDB APPL CRYPTOGRAPH, P595
   MONTGOMERY PL, 1985, MATH COMPUT, V44, P519, DOI 10.1090/S0025-5718-1985-0777282-X
   ORS SB, 2003, IPDPS 03 NIC FRANC A
   Shand M., 1993, Proceedings. 11th Symposium on Computer Arithmetic (Cat. No.93CH3324-1), P252, DOI 10.1109/ARITH.1993.378085
   Tenca A. F., 2001, Cryptographic Hardware and Embedded Systems - CHES 2001. Third International Workshop. Proceedings (Lecture Notes in Computer Science Vol.2162), P185
   TENCA AF, 1999, CHES 99
   TENCA AF, 2003, IEEE T COMPUTERS, V52
   TENCA AF, 2000, CHES 00
   WALTER CD, 1993, IEEE T COMPUT, V42, P376, DOI 10.1109/12.210181
   Walter CD, 2000, IEE P-COMPUT DIG T, V147, P323, DOI 10.1049/ip-cdt:20000638
   WALTER CD, 2002, LECT NOTES COMPUTER, V2271, P30
   WALTER CD, 1999, ELECT LETT       OCT, P1831
NR 22
TC 11
Z9 11
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB-MAR
PY 2007
VL 53
IS 2-3
BP 117
EP 126
DI 10.1016/j.sysarc.2006.09.005
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 140MB
UT WOS:000244508200006
DA 2024-07-18
ER

PT J
AU Chaki, N
   Bhattacharya, S
AF Chaki, N
   Bhattacharya, S
TI Performance analysis of multistage interconnection networks with a new
   high-level net model
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE colour net; time-based nets; data place; control place; MINs
ID COLORED PETRI NETS
AB This paper introduces a new high-level net, named S-net, for modelling multistage interconnection networks. Based on the stochastic behaviour of GSPN and coupled with the flexibility and compactness of Coloured Petri net uses tokens for storage and manipulation of data besides modelling the flow of control. It requires exactly 3 N/2 number of places to model an N x N multistage interconnection network irrespective of the number of stages and buddy properties of the network. A polynomial time algorithm is developed to check feasibility of mapping a permutation using the proposed S-net model of an MIN. (c) 2005 Elsevier B.V. All rights reserved.
C1 Univ Calcutta, Dept Comp Sci & Engn, Kolkata 700009, W Bengal, India.
   Univ Jadavpur, Dept Comp Sci & Engn, Kolkata 700032, W Bengal, India.
C3 University of Calcutta; Jadavpur University
RP Univ Calcutta, Dept Comp Sci & Engn, Kolkata 700009, W Bengal, India.
EM nabendu@ieee.org; bswapa-n2000@yahoo.co.in
RI Chaki, Nabendu/A-5869-2015
OI Chaki, Nabendu/0000-0003-3242-680X
CR [Anonymous], LECT NOTES COMPUTER
   BERTHOMIEU B, 1991, IEEE T SOFTWARE ENG, V17, P259, DOI 10.1109/32.75415
   Bhattacharya S, 2000, J SYST ARCHITECT, V46, P97, DOI 10.1016/S1383-7621(98)00059-9
   Chaki N, 1997, 1997 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, PROCEEDINGS, P548, DOI 10.1109/ICPADS.1997.652598
   CHAKI N, 1996, P IASTED INT C MOD S
   CHAKI N, 1993, P CSI 93 INF TECHN G, P1
   CHIOLA G, 1993, IEEE T SOFTWARE ENG, V19, P89, DOI 10.1109/32.214828
   CIARDO G, 1994, IEEE T SOFTWARE ENG, V20, P506, DOI 10.1109/32.297939
   DUTHEILET C, 1993, P 5 INT WORKSH PETR
   Gaeta R, 1996, IEEE T SOFTWARE ENG, V22, P629, DOI 10.1109/32.541434
   HOLLIDAY MA, 1987, IEEE T SOFTWARE ENG, V13, P1297, DOI 10.1109/TSE.1987.233141
   JENSEN K, 1981, THEOR COMPUT SCI, V14, P317, DOI 10.1016/0304-3975(81)90049-9
   Jensen K, 1983, APPL THEORY PETRI NE, P166, DOI [10.1007/978-3-642-69028-012, DOI 10.1007/978-3-642-69028-012]
   LOPEZBENITEZ N, 1994, IEEE T SOFTWARE ENG, V20, P345, DOI 10.1109/32.286421
   Mainkar V, 1996, IEEE T SOFTWARE ENG, V22, P640, DOI 10.1109/32.541435
   MARSON MA, 1990, LNCS, V424
   MERLIN PM, 1976, IEEE T COMMUN, V24, P1036, DOI 10.1109/TCOM.1976.1093424
   MURATA T, 1989, P IEEE, V77, P541, DOI 10.1109/5.24143
   PETRI CA, 1987, LNCSI, V255
   RAMCHANDANI C, 1974, TR120 MAMIT MAC
   TSAI JJP, 1995, IEEE T SOFTWARE ENG, V21, P32, DOI 10.1109/32.341845
NR 21
TC 3
Z9 3
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2006
VL 52
IS 1
BP 56
EP 70
DI 10.1016/j.sysarc.2005.04.001
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 993HI
UT WOS:000233944800005
DA 2024-07-18
ER

PT J
AU Finc, A
   Zemva, A
AF Finc, A
   Zemva, A
TI Profiling soft-core processor applications for hardware/software
   partitioning
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE hardwarelsoftware co-design; HW/SW partitioning; field programmable gate
   array; embedded soft-core processor; performance analysis; profiling;
   system-on-programmable-chip (SoPC)
AB In this paper, we present an efficient approach to HW/SW partitioning of applications targeted for embedded soft-core SoPC and programmable logic. The methodology is based on the iterative performance analysis of the initial functional SW description and performance estimation of various HW/SW partitioning configurations. The main focus is on adequate profiling of arbitrary SW code regions (function or single instruction level) with clock-cycle accuracy without introducing additional execution overhead. In order to support the profiling for partitioning, we have developed the COMET Profiler tool. The performance analysis and estimation in the simulation and implementation domains are supported, necessitating no design and implementation of HW co-processing blocks for the partitioning evaluation. The design process is illustrated with two case studies. (c) 2004 Elsevier B.V. All rights reserved.
C1 Univ Ljubljana, Fac Elect Engn, Lab Integrated Circuits Design, Ljubljana, Slovenia.
C3 University of Ljubljana
RP Univ Ljubljana, Fac Elect Engn, Lab Integrated Circuits Design, Trzaska C25, Ljubljana, Slovenia.
EM andrej.zemva@fe.uni-lj.si
CR Abenante L, 2002, IEEE T ELECTRON DEV, V49, P329, DOI 10.1109/16.981226
   Anderson JM, 1997, ACM T COMPUT SYST, V15, P357, DOI 10.1145/265924.265925
   [Anonymous], 1992, INF TECHN DIG COMPR
   BENNETT JE, 1994, CSLTR94639 STANF U C
   BHASKARAN V, 2000, IMAGE VIDEO COMPRESS
   Dean J, 1997, INT SYMP MICROARCH, P292, DOI 10.1109/MICRO.1997.645821
   Emer J, 2002, COMPUTER, V35, P68, DOI 10.1109/2.982918
   ERNST R, 1993, IEEE DES TEST COMPUT, V10, P64, DOI 10.1109/54.245964
   FINC M, 2003, P EMB WORLD 2003 C F, P673
   FINC M, 2002, P MIDEM C 2002, P189
   Graham S. L., 1982, SIGPLAN Notices, V17, P120, DOI 10.1145/872726.806987
   GUPTA RK, 1993, IEEE DES TEST COMPUT, V10, P29, DOI 10.1109/54.232470
   Gurumurthi S, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P141
   Hamilton E., 2004, JPEG File Interchange Format
   Henkel J., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P122, DOI 10.1109/DAC.1999.781296
   Henkel J, 1998, HARDW SOFTW CODES, P23, DOI 10.1109/HSC.1998.666233
   KAOUANE L, 2003, P 13 FIELD PROGR LOG, P934
   Keutzer K, 2000, IEEE T COMPUT AID D, V19, P1523, DOI 10.1109/43.898830
   Kuhn P., 1999, Algorithms, complexity analysis and VLSI architectures for MPEG-4 motion estimation
   Liang S, 1999, PROCEEDINGS OF THE FIFTH USENIX CONFERENCE ON OBJECT-ORIENTED TECHNOLOGIES AND SYSTEMS (COOTS '99), P229
   Lysecky R, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P480, DOI 10.1109/DATE.2004.1268892
   Lysecky R, 2002, DES AUT CON, P28, DOI 10.1109/DAC.2002.1012589
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Narayanasamy S, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P269, DOI 10.1109/HPCA.2003.1183545
   ROSENBLUM M, 1995, IEEE PARALL DISTRIB, V3, P34, DOI 10.1109/88.473612
   Stitt G, 2003, DES AUT CON, P250
   Stitt G, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P164, DOI 10.1109/ICCAD.2002.1167529
   Stitt G, 2002, IEEE DES TEST COMPUT, V19, P36, DOI 10.1109/MDT.2002.1047742
   Stitt Greg, 2003, UCRCSE0301
   Vahid F, 2003, COMPUTER, V36, P27, DOI 10.1109/MC.2003.1193225
   Vahid F, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P219, DOI 10.1109/LPE.2001.945404
   Vahid F, 2001, COMPUTER, V34, P112, DOI 10.1109/2.901171
   Vanmeerbeeck G, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P30, DOI 10.1109/HSC.2001.924646
   WALLACE GK, 1991, COMMUN ACM, V34, P30, DOI 10.1145/103085.103089
   Witchel E., 1996, Proceedings of the 1996 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, SIGMETRICS '96, P68, DOI DOI 10.1145/233013.233025
   Wolf W, 2003, COMPUTER, V36, P38, DOI 10.1109/MC.2003.1193227
   Zilles CB, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P241, DOI 10.1109/HPCA.2001.903267
NR 37
TC 7
Z9 7
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2005
VL 51
IS 5
BP 315
EP 329
DI 10.1016/j.sysarc.2004.11.002
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 926QN
UT WOS:000229137800003
DA 2024-07-18
ER

PT J
AU Kulkarni, P
   SenGupta, I
AF Kulkarni, P
   SenGupta, I
TI Dual and multiple token based approaches for load balancing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE distributed system; load balancing; task transfer; token
ID DISTRIBUTED COMPUTER-SYSTEMS
AB In distributed systems uneven arrivals of the tasks may overload a few hosts while some of the hosts may be lightly loaded. This load imbalance prevents distributed systems from delivering its performance to its capacity. Load balancing has been advocated as a means of improving performance and reliability of distributed systems. We propose a distributed load balancing algorithm LoGTra to deal with this problem. LoGTra uses load graph and token based policy. The extensions to LoGTra based on dual tokens DTLB and multiple tokens m-LoGTra are proposed in this paper. m-LoGTra allows host to generate multiple tokens. This allows system to search host for load balancing in multiple directions and can avoid starvation of remote hosts. Local maxima and local minima are responsible for initiating transfer and that limits the number of hosts generating tokens at a time. As overheads are kept under control by limiting number of tokens, the algorithm promises for improved performance. (C) 2004 Elsevier B.V. All rights reserved.
C1 Capsilon India, Capsilon Res Labs, Pune, Maharashtra, India.
   Indian Inst Technol, Kharagpur, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Kulkarni, P (corresponding author), Behind Shivaji Housing Soc, L-2 Suyog Nagar,Off Senapati Bapat Rd, Pune 411016, Maharashtra, India.
EM parag.kulkarni@capsilon.com; isg@cse.iitkgp.ernet.in
OI Kulkarni, Parag/0000-0001-9350-4889
CR [Anonymous], 1974, FUNDAMENTALS QUEUING
   Bubendorfer K, 1996, THESIS VICTORIA U WE
   CHOU T, 1988, IEEE T COMPUTERS C, V32, P799
   Cierniak M., 1995, Proceedings of the Fourth IEEE International Symposium on High Performance Distributed Computing (Cat. No.95TB8075), P78, DOI 10.1109/HPDC.1995.518697
   CIERNIAK M, 1997, PRESENTATION
   CORRADI A, 1999, EUR WORKSH PAR DISTR
   CORTES A, 1999, HAW INT C SYST SCI
   CORTES A, 1998, CONVERGENCE SID DASD
   CYBENKO G, 1989, J PARALLEL DISTR COM, V7, P279, DOI 10.1016/0743-7315(89)90021-X
   DEVERKONDA M, 1989, IEEE T SOFTWARE  DEC, P15
   DOUGLAS F, 1991, SOFTWARE PRACTICE EX, V8, P757
   DRAGON K, 1989, 4 C HYP CONC COMP AP, P583
   EAGER D, 1986, IEEE T SOFTWARE ENG, V5, P662
   Giffin W.C., 1975, Transform Techniques for Probability Modeling
   GOSWAMI KK, 1993, IEEE T PARALL DISTR, V4, P638, DOI 10.1109/71.242159
   GRANTZ C, 1989, SOFTWARE PRACTIC JAN, P7
   Kale L. V., 1988, Proceedings of the 1988 International Conference on Parallel Processing, P8
   KRUEGER P, 1984, TECHNICAL REPORT U W, V39, P539
   Kulkarni P., 2000, Proceedings International Conference on Information Technology: Coding and Computing (Cat. No.PR00540), P355, DOI 10.1109/ITCC.2000.844205
   KULKARNI P, 1998, P INT C PAR DISTR SY, P189
   KULKARNI P, 2000, P INT C APPL INF AI
   KUROSE JF, 1987, IEEE T COMPUT, V36, P993, DOI 10.1109/TC.1987.5009522
   LIN FCH, 1987, IEEE T SOFTWARE ENG, V13, P32, DOI 10.1109/TSE.1987.232563
   LIVY M, 1982, P C PERF ACM JAN, V99, P47
   LUN Z, 2000, DYNAMIC LOAD BALANCI
   MEHARA P, 1995, IEEE PARALL DISTRIB, P4
   Mitzenmacher M, 1999, THEOR COMPUT SYST, V32, P361, DOI 10.1007/s002240000122
   MUTHUKRISHNAN S, 2002, J INTERCONNECTION NE, V3, P35
   NI L, 1985, IEEE T SOFTWARE ENG, V10, P1153
   POWELL M, 1987, P 9 ACM S OP SYST PR, V17, P110
   RICHMOND M, 1996, NEW PROCESS MIGRATIO, V509, P31
   SALATORE V, 1990, P 5 DISTR MEM COMP C, P995
   SHIVARATI NG, 1992, IEEE COMPUT, P33
   SHU W, 1990, THESIS U ILLINOIS
   SHU W, 1989, P ACM SUP COMP C, P995
   TERESO J, 2001, THESIS RENSSELAER PO
   THEIMER MM, 1985, P 10 ACM S OP SYST P, P2
   WANG YT, 1985, IEEE T COMPUT, V34, P204, DOI 10.1109/TC.1985.1676564
   WILLEBEEKLEMAIR MH, 1993, IEEE T PARALL DISTR, V4, P979, DOI 10.1109/71.243526
   Zaki MJ, 1997, J PARALLEL DISTR COM, V43, P156, DOI 10.1006/jpdc.1997.1339
   ZHOU SN, 1993, SOFTWARE PRACT EXPER, V23, P1305, DOI 10.1002/spe.4380231203
   [No title captured]
NR 42
TC 1
Z9 2
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2005
VL 51
IS 2
BP 95
EP 110
DI 10.1016/j.sysarc.2004.10.001
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 897VH
UT WOS:000227033100002
DA 2024-07-18
ER

PT J
AU Li, CL
   Li, LY
AF Li, CL
   Li, LY
TI The use of economic agents under price driven mechanism in grid resource
   management
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE economic agent; grid; resource management; resource allocation; market
ID SYSTEM
AB This paper presents multi-economic agent for grid resource management. A system model is described that allows agents representing various grid resources and grid users to interact without assuming priori cooperation. The system model consists of three layers. The lower layer is the underlying grid resource. The middle layer is the agent-based grid resource management system. It consists of three types of agent and market institution that allocates resources. The grid task agents buy resources to complete tasks. Grid resource agents charge the task agents for the amount of resource capacity allocated. Grid resource agents are registered with a Grid Manager. The third layer is the user layer at which grid request agents provide interfaces to the grid user' request. The three processes involved in grid resource management are given. A price-directed algorithm for solving the grid task agent resource allocation problem is presented. A basic performance evaluation is given. Finally, some conclusions are given. (C) 2004 Elsevier B.V. All rights reserved.
C1 Wuhan Univ Technol, Dept Comp Sci, Wuhan 430063, Peoples R China.
C3 Wuhan University of Technology
RP Li, CL (corresponding author), Wuhan Univ Technol, Dept Comp Sci, Yu Jia Tou Campus, Wuhan 430063, Peoples R China.
EM chunlin74@tom.com; jwtu@pub-lic.wh.hb.cn
CR Amir Y, 2000, IEEE T PARALL DISTR, V11, P760, DOI 10.1109/71.877834
   [Anonymous], 1999, GRID BLUEPRINT NEW C
   [Anonymous], P 1 INT C INF COMP E
   Antonopoulos N, 2001, J SUPERCOMPUT, V20, P5, DOI 10.1023/A:1011122319458
   ASHRI R, 2000, P 11 INT WORKSH DAT
   Basney J., 1999, DEPLOYING HIGH THROU, V1
   *BLUET SIG, 2001, BLUET SPEC VERS 1 1
   BUYYA R, 2001, 10 IEEE INT HET COMP
   BUYYA R, 2000, LNCS SERIES
   BUYYA R, 2000, INT C HIGH PERF COMP
   Cao JW, 2001, FIRST IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, PROCEEDINGS, P311, DOI 10.1109/CCGRID.2001.923208
   Casanova H, 1997, INT J SUPERCOMPUT AP, V11, P212, DOI 10.1177/109434209701100304
   CASANOVA H, 2000, P SUP COMP 2000, P75
   CHAPIN S, 1999, P 5 WORKSH JOB SCHED
   *COABS DARPA PROJ, CONTR AG BAS SYST
   CZERWINSKI S, 1999, P MOBICOM 99 ACM SEA
   Foster I, 2002, COMPUTER, V35, P37, DOI 10.1109/MC.2002.1009167
   Guttman E., 1999, 2608 RFC
   LALIS S, 2000, P 1 IEEE ACM INT WOR
   Li CL, 2003, INT J SOFTW ENG KNOW, V13, P327, DOI 10.1142/S0218194003001329
   Li CL, 2003, PROGRAM COMPUT SOFT+, V29, P28, DOI 10.1023/A:1021915913509
   Li CL, 2003, COMPUT STAND INTER, V25, P357, DOI 10.1016/S0920-5489(03)00008-4
   Li CL, 2002, COMPUT COMMUN, V25, P516, DOI 10.1016/S0140-3664(01)00375-9
   Li L, 2004, COMPUT COMMUN, V27, P59, DOI 10.1016/S0140-3664(03)00186-5
   Li LY, 2003, ACTA INFORM, V40, P211, DOI 10.1007/s00236-003-0123-x
   Mutka M., 1988, P 8 INT C DISTR COMP
   NISAN N, 1998, INT C DISTR COMP SYS
   *SAL CONS, 1999, WHIT PAP SAL ARCH OV
   *UN PLU PLAY FOR, 2000, UN PLUG PLAY DEV ARC
   WALDO J, 1999, JINI ARCHITECTURE OV
NR 30
TC 28
Z9 29
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2004
VL 50
IS 9
BP 521
EP 535
DI 10.1016/j.sysarc.2003.12.002
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 846CX
UT WOS:000223293700001
DA 2024-07-18
ER

PT J
AU Korhonen, M
   Mikkonen, T
AF Korhonen, M
   Mikkonen, T
TI Assessing systems adaptability to a product family
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Workshop on Adaptable Systems and Software Architectures (WASA)
CY JUN 25, 2002
CL Las Vegas, NV
DE software product lines; product line architecture; adaptability;
   assessment
AB In many cases, product families are established on top of a successful pilot product. While this approach provides an option to measure many concrete attributes like performance and memory footprint, adequateness and adaptability of the architecture of the pilot cannot be fully verified. Yet, these properties are crucial business enablers for the whole product family. In this paper, we discuss an architectural assessment of one such seminal system, intended for monitoring electronic subsystems of a mobile machine, which is to be extended to support a wide range of different types of products. This paper shows how well the assessment reveals possible problems and existing flexibilities in assessed system, and this way helps different stakeholders in their further decisions. (C) 2003 Elsevier B.V. All rights reserved.
C1 Tampere Univ Technol, Inst Software Syst, FIN-33101 Tampere, Finland.
C3 Tampere University
RP Korhonen, M (corresponding author), Tampere Univ Technol, Inst Software Syst, POB 553, FIN-33101 Tampere, Finland.
EM mika.korhonen@tut.fi; tommi.mikkonen@tut.fi
CR [Anonymous], 2001, SOFTWARE PRODUCT LIN
   GAMMA E, 1995, DESIGN PATTERNS
   *ISO, 1994, 115191 ISO
   Jacobson L, 1997, SOFTWARE REUSE ARCHI
   JOKINEN J, 2000, P 2002 INT C SOFTW E, P10
   Kazman R, 1996, IEEE SOFTWARE, V13, P47, DOI 10.1109/52.542294
   KAZMAN R, 2000, CMUSEI2000T04
   Korhonen M, 2003, SERP'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING RESEARCH AND PRACTICE, VOLS 1 AND 2, P135
NR 8
TC 3
Z9 3
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2004
VL 50
IS 7
BP 383
EP 392
DI 10.1016/j.sysarc.2003.08.011
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 834JG
UT WOS:000222406800003
DA 2024-07-18
ER

PT J
AU Park, CW
   Park, JW
AF Park, CW
   Park, JW
TI A multiple disk failure recovery scheme in RAID systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE disk failures; parity; RAID; recovery scheme; I/O systems
ID ARRAY CODES; PARITY
AB In this paper. we propose a practical disk error recovery scheme tolerating multiple simultaneous disk failures in a typical RAID system. resulting in improvement in availability and reliability. The scheme is composed of the encoding and the decoding processes. The encoding process is defined by making one horizontal parity and a number of vertical parities. The decoding process is defined by a data recovering method for multiple disk failures including the parity disks. The proposed error recovery scheme is proven to correctly recover the original data for multiple simultaneous disk failures regardless of the positions of the failed disks. The proposed error recovery scheme only uses exclusive OR operations and simple arithmetic operations, which can be easily implemented on current RAID systems without hardware changes. (C) 2003 Elsevier B.V. All rights reserved.
C1 Elect & Telecommun Res Inst, Taejon 305350, South Korea.
   Hongik Univ, Div Elect Elect & Comp Engn, Jochiwon Eup 339701, Chungnam, South Korea.
C3 Electronics & Telecommunications Research Institute - Korea (ETRI);
   Hongik University
RP Elect & Telecommun Res Inst, 161 Gajeong Dong, Taejon 305350, South Korea.
EM cwpark@etri.re.kr
RI Park, Ji Won/JCD-9105-2023
OI Park, Ji Won/0000-0003-0046-8175
CR Alvarez GA, 1997, ACM COMP AR, P62, DOI 10.1145/384286.264132
   BLAUM M, 1995, IEEE T COMPUT, V44, P192, DOI 10.1109/12.364531
   BLAUM M, 1993, IEEE T INFORM THEORY, V39, P66, DOI 10.1109/18.179343
   Blaum M, 1996, IEEE T INFORM THEORY, V42, P529, DOI 10.1109/18.485722
   Blaum M., 1994, Proceedings. 1994 IEEE International Symposium on Information Theory (Cat. No.94CH3467-8), DOI 10.1109/ISIT.1994.395123
   FUJA T, 1989, IEEE T INFORM THEORY, V35, P1264, DOI 10.1109/18.45283
   Hwang K, 2000, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE DISTRIBUTED COMPUTING, PROCEEDINGS, P279, DOI 10.1109/HPDC.2000.868660
   Jin H, 2000, J SYST ARCHITECT, V46, P543, DOI 10.1016/S1383-7621(99)00027-2
   KATZ RH, 1989, P IEEE, V77, P1842, DOI 10.1109/5.48827
   Keren O, 1997, IEEE T INFORM THEORY, V43, P1843, DOI 10.1109/18.641550
   Lin S., 1983, Error Control Coding: Fundamentals and Applications
   PARK CI, 1995, IEEE T PARALL DISTR, V6, P1177
   Patterson D. A., 1988, SIGMOD Record, V17, P109, DOI 10.1145/971701.50214
   REDDY ALN, 1989, IEEE T COMPUT, V38, P1680, DOI 10.1109/12.40846
   Salem K., 1986, P IEEE DATA ENG C, P336
   WEISSTEIN EW, 1998, CONCISE ENCY MATH CD
NR 16
TC 2
Z9 7
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2004
VL 50
IS 4
BP 169
EP 175
DI 10.1016/j.sysarc.2003.06.004
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 813WE
UT WOS:000220936400001
DA 2024-07-18
ER

PT J
AU Coppola, M
   Curaba, S
   Grammatikakis, MD
   Locatelli, R
   Maruccia, G
   Papariello, F
AF Coppola, M
   Curaba, S
   Grammatikakis, MD
   Locatelli, R
   Maruccia, G
   Papariello, F
TI OCCN: a NoC modeling framework for design exploration
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
ID NETWORKS; LATENCY
AB The On-Chip Communication Network (OCCN) project provides an efficient framework, developed within SourceForge, for the specification, modeling, simulation, and design exploration of network on-chip based on an object-oriented C++ library built on top of SystemC. OCCN is shaped by our experience in developing communication architectures for different System-on-Chip. OCCN increases the productivity of developing communication driver models through the definition of a universal Application Programming Interface (API). This API provides a new design pattern that enables creation and reuse of executable transaction level models across a variety of SystemC-based environments and simulation platforms. It also addresses model portability, simulation platform independence, interoperability, and high-level performance modeling issues. (C) 2003 Elsevier B.V. All rights reserved.
C1 ISD SA, Halandri 15233, Greece.
   TEI Crete, Comp Sci Grp, Iraklion 71500, Greece.
   Univ Pisa, I-56122 Pisa, Italy.
   ST Microelect, AST Grenoble Lab, F-38019 Grenoble, France.
C3 Hellenic Mediterranean University; University of Pisa;
   STMicroelectronics
RP ISD SA, K Varnali 22, Halandri 15233, Greece.
EM marcello.coppola@st.com; stephane.curaba@st.com; mdgramma@isd.gr;
   r.locatelli@iet.unipi.it; giuseppe.maruccia@st.com;
   francesco.papariello@st.com
OI Grammatikakis, Miltos/0000-0002-8746-4232; coppola,
   marcello/0000-0003-0414-9411
CR Albonesi DH, 1999, J SYST ARCHITECT, V45, P1097, DOI 10.1016/S1383-7621(98)00052-6
   ASHENDEN PJ, 2001, SYSTEM CHIP METHODOL
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bertozzi D, 2003, NETWORKS ON CHIP, P107
   Bertozzi D, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P102, DOI 10.1109/DATE.2002.998256
   Bolsens I, 1997, P IEEE, V85, P391, DOI 10.1109/5.558713
   Brunel JY, 2000, DES AUT CON, P406, DOI 10.1145/337292.337515
   CALDARI M, 2003, P DES AUT C MUN GERM
   Carloni LP, 2002, IEEE MICRO, V22, P24, DOI 10.1109/MM.2002.1044297
   Carloni LP, 2001, IEEE T COMPUT AID D, V20, P1059, DOI 10.1109/43.945302
   Coppola M, 2003, DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P106
   COPPOLA M, 2002, ST IPSIM USER MANUAL
   COPPOLA M, 2002, ST IPSIM REFERENCE M
   COPPOLA M, OCCN USER MANUAL
   DEBERNARDINIS F, 1998, DC324028 SRC CAD BER
   DEWEY A, 2002, IEEE T CIRCUITS SYST, V47, P105
   DIEP TA, 1995, COMPUTER, V28, P57, DOI 10.1109/2.476200
   Dumitras T., 2003, P AS S PAC DES AUT C
   Ferrari A., 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040), P2, DOI 10.1109/ICCD.1999.808256
   Forsell M, 2002, IEEE MICRO, V22, P46, DOI 10.1109/MM.2002.1044299
   Grammatikakis M, 2003, NETWORKS ON CHIP, P281
   Grammatikakis M. O., 2000, PARALLEL SYSTEM INTE
   Guerrier P., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P250, DOI 10.1109/DATE.2000.840047
   HAVERINEN A, 2002, UNPUB SYSTEMC BASED
   Holzmann G. J., 1991, Design and Validation of Comp. Protocols, V512
   Jantsch A, 2003, NETWORKS ON CHIP, P3
   KLINDWORTH A, VHDL MODEL SRAM
   KROLIKOSKI S, 1999, INT S CIRC SYST ORL
   Lahiri K, 2001, IEEE T COMPUT AID D, V20, P768, DOI 10.1109/43.924830
   LAHIRI K, IN PRESS IEEE T COMP
   LAHIRI K, 2001, P C VLSI DES JAN
   NUSSBAUM D, 1991, COMMUN ACM, V34, P56, DOI 10.1145/102868.102871
   Paulin PG, 2002, IEEE DES TEST COMPUT, V19, P17, DOI 10.1109/MDT.2002.1047740
   POURSEPANJ A, 1994, COMMUN ACM, V37, P47, DOI 10.1145/175208.175214
   RAGHUNATHAN V, 2003, P DES AUT C AN CAL
   RAWSON JA, 1997, P DES AUT C, P178
   SALEFSKI B, 2000, INT HARD DESC LANG C, P3
   SCANDURRA A, 2002, STBUS COMMUNICATION
   Selic B., 1994, REAL TIME OBJECT ORI
   SGROI M, 2001, P DES AUT C
   TANENBAUM A, 1999, COMPUTER NETWORKS
   TURNER J, 1998, IEICE T COMMUN E B
   Verkest D., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P74, DOI 10.1109/DATE.2000.840020
   Wicker S. B., 1995, Error Control Systems for Digital Communication and Storage, Englewood Cliffs, V1st
   Zhang TH, 2002, MICROELECTRON J, V33, P459, DOI 10.1016/S0026-2692(01)00157-4
   [No title captured]
NR 46
TC 16
Z9 17
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2004
VL 50
IS 2-3
BP 129
EP 163
DI 10.1016/j.sysarc.2003.07.002
PG 35
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 802HU
UT WOS:000220155400005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Edwards, M
   Green, P
AF Edwards, M
   Green, P
TI Run-time support for dynamically reconfigurable computing systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE reconfigurable computing; run-time configuration; FPGA systems;
   real-time operating system
AB Reconfigurable computing systems normally consist of an instruction-set processor connected to a block of reconfigurable logic. The reconfigurable logic, for example, an field programmable gate arrays (FPGA), can usually be adapted during the run-time of an application to perform different tasks. This paper describes a novel FPGA support system (FSS) that facilitates the execution of hardware-based tasks on a reconfigurable Xilinx 6264 FPGA connected to an ARM 7 processor. The FSS provides the mechanisms to support the placement, execution, and removal of tasks on the FPGA. A key feature of the FSS is the ability to provide communication facilities between concurrently active hardware and software tasks during the run-time of an application. The design, implementation and status of the FSS are discussed, together with initial results based on the implementation of a wavelet image compression application. The paper concludes by considering how our experiences with this system have influenced the development of an enhanced FSS for the later generation of Xilinx Virtex FPGAs. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Manchester, Dept Computat, Manchester M60 1QD, Lancs, England.
C3 University of Manchester
RP Univ Manchester, Dept Computat, POB 88, Manchester M60 1QD, Lancs, England.
EM m.edwards@co.umist.ac.uk; p.n.green@co.umist.ac.uk
CR ADARIO AMS, 1999, P 36 DAC
   [Anonymous], 2 FLOWS PART REC MOD
   *ARM, 1997, ARM DEV BOARD ARM7TD
   BAPTY T, 2000, ISIS9901 VAND U
   BELLOWS P, 1998, P FPGAS CUST COMP MA
   Bondalapati K, 2002, P IEEE, V90, P1201, DOI 10.1109/JPROC.2002.801446
   BOOCH G, 1999, UNIFIED MODELLING LA
   CASPI E, 2001, P 3 WORKSH MED STREA
   *CEL, 2001, RC1000 PP REF MAN
   Compton K, 2002, ACM COMPUT SURV, V34, P171, DOI 10.1145/508352.508353
   Compton K, 2002, IEEE T VLSI SYST, V10, P209, DOI 10.1109/TVLSI.2002.1043324
   Cong J., 2005, IEEE COMPUT, V10, P3
   Eisenring M, 2002, J SUPERCOMPUT, V21, P145, DOI 10.1023/A:1013627403946
   GREEN P, 2002, P EUROMICRO S DIG SY
   Green PN, 2000, IEE P-COMPUT DIG T, V147, P153, DOI 10.1049/ip-cdt:20000483
   KUMAR S, 2000, P 8 INT S FPGAS
   KURDAHI F, 2000, IEEE DESIGN TEST JAN
   LEHN DI, 2002, SPIE P
   MARKOVSKIY Y, 2002, P FPGA 02
   SCOTT J, 2001, ISIS200006 VAND U
   STEWART M, 2000, DYNAMICALLY RECONFIG
   SU L, 2002, DYNAMICALLY RECONFIG
   VAKONDIOS M, 2002, THESIS UMIST
   *XIL INC, 2000, VIRT SER CONF ARCH U
   *XIL INC, 2002, VIRT FIELD PROGR ARR
   Xilinx Inc, 1997, XC6200 FIELD PROGR G
   [No title captured]
NR 27
TC 6
Z9 6
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2003
VL 49
IS 4-6
BP 267
EP 281
DI 10.1016/S1383-7621(03)00068-7
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 738MH
UT WOS:000186292100010
DA 2024-07-18
ER

PT J
AU Józwiak, L
   Chojnacki, A
AF Józwiak, L
   Chojnacki, A
TI Effective and efficient FPGA synthesis through general functional
   decomposition
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE combinational logic; circuit synthesis; technology mapping; FPGA
ID LOGIC SYNTHESIS; MINIMIZATION
AB In this paper, a new information-driven circuit synthesis method is discussed that targets LUT-based FPGAs and FPGA-based reconfigurable system-on-a-chip platforms. The method is based on the bottom-up general functional decomposition and theory of information relationship measures that we previously developed. It differs considerably from all other known methods. The experimental results from the automatic circuit synthesis tool that implements the method clearly demonstrate that the information-driven general functional decomposition based on information relationship measures efficiently produces very fast and compact FPGA circuits. (C) 2003 Elsevier B.V. All rights reserved.
C1 Eindhoven Univ Technol, Fac Elect Engn, NL-5600 MB Eindhoven, Netherlands.
   PDF Solut Inc, San Jose, CA 95110 USA.
C3 Eindhoven University of Technology
EM l.jozwiak@tue.nl
CR [Anonymous], P ACM IEEE DES AUT C
   [Anonymous], 1994, Synthesis and optimization of digital circuits
   [Anonymous], 1996, ACM T DES AUTOMAT EL
   [Anonymous], P IEEE ACM INT C COM
   [Anonymous], P 27 ACM IEEE C DES
   ASHENHURST RL, 1959, INT S THEOR SWITCH F, P74
   BRZOZOWSKI JA, 1997, CS9701 U WAT RES
   CHANG SC, 1992, P IEEE INT C COMP DE, P159
   CHOJNACKI A, 2000, ISMVL 2000 30 IEEE I
   CONG J, 1994, IEEE T COMPUT AID D, V13, P1, DOI 10.1109/43.273754
   CONG J, 1994, INTEGRATION, V18, P73, DOI 10.1016/0167-9260(94)90012-4
   CONG J, 1995, P INT S FIELD PROGR, P68
   CURTIS HA, 1961, J ACM, V8, P484, DOI 10.1145/321088.321091
   ECKL K, 1997, P INT WORKSH LOG SYN
   FARRAHI AH, 1994, IEEE T COMPUT AID D, V13, P1319, DOI 10.1109/43.329262
   Hartmanis J., 1966, ALGEBRAIC STRUCTURE
   HWANG TT, 1994, IEEE T COMPUT AID D, V13, P1280, DOI 10.1109/43.317471
   Jozwiak L, 1997, EUROMICRO CONF PROC, P13, DOI 10.1109/EURMIC.1997.617209
   Józwiak L, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P383, DOI 10.1109/DATE.2001.915053
   Jozwiak L., 1992, Proceedings. The European Conference on Design Automation (Cat. No.92TH0414-3), P114, DOI 10.1109/EDAC.1992.205905
   Jozwiak L, 1995, VLSI DES, V3, P225, DOI 10.1155/1995/16259
   JOZWIAK L, 1998, IEEE INT S MULT VAL
   JOZWIAK L, 1996, IWLAS 96, P30
   LAI YT, 1993, ACM IEEE D, P642
   Legl C, 1998, IEEE T VLSI SYST, V6, P354, DOI 10.1109/92.711307
   Levin I., 1993, Proceedings EURO-DAC '93. European Design Automation Conference with EURO-VHDL '93 (Cat. No.93CH3352-2), P306, DOI 10.1109/EURDAC.1993.410655
   LUBA T, 1990, P IFIP WORK C LOG AR, P77
   Perkowski M, 1997, INT SYM MVL, P13, DOI 10.1109/ISMVL.1997.601367
   POVAROV GH, 1954, LECT USSR ACAD SCI, V94, P801
   Rawski M, 2001, J SYST ARCHITECT, V47, P137, DOI 10.1016/S1383-7621(00)00062-X
   RAWSKI M, 1999, P 25 EUROMICRO C MIL
   ROTH JP, 1962, IBM J RES DEV, V6, P227, DOI 10.1147/rd.62.0227
   Sawada H, 1997, IEICE T INF SYST, VE80D, P1017
   Sentovich EM., 1992, SIS SYSTEM SEQUENTIA
   SHANNON CE, 1949, BELL SYST TECH J, V28, P59, DOI 10.1002/j.1538-7305.1949.tb03624.x
   STANION T, 1995, P ACM IEEE DES AUT C, P60
   Volf F, 1995, VLSI DES, V3, P267, DOI 10.1155/1995/19823
   VOLF F, 1995, P ASIC
   Wurth B., 1999, ACM Transactions on Design Automation of Electronic Systems, V4, P313, DOI 10.1145/315773.315783
   [No title captured]
   [No title captured]
NR 41
TC 22
Z9 23
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2003
VL 49
IS 4-6
BP 247
EP 265
DI 10.1016/S1383-7621(03)00071-7
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 738MH
UT WOS:000186292100009
DA 2024-07-18
ER

PT J
AU Seinstra, FJ
   Koelma, D
AF Seinstra, FJ
   Koelma, D
TI Incorporating memory layout in the modeling of message passing programs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE MPI; performance modeling; automatic domain decomposition
ID DECOMPOSITION
AB One of the most fundamental tasks any automatic parallelization and optimization tool is confronted with is to find an optimal domain decomposition for an application at hand. For regular domain problems (such as simple matrix manipulations) this task may seem trivial. However, communication costs in message passing programs often significantly depend on the capabilities and particular behavior of the applied communication primitives. As a consequence, straightforward domain decompositions may deliver non-optimal performance.
   In this paper we introduce a new point-to-point communication model (called P-3PC, or the 'Parameterized model based on the Three Paths of Communication') that is specifically designed to overcome this problem. In comparison with related models (e.g., LogGP) P-3PC is similar in complexity, but more accurate in many situations. Although the model is aimed at MPI's standard point-to-point operations, it is applicable to similar message passing definitions as well.
   The effectiveness of the model is tested in a framework for automatic parallelization of image processing applications. Experiments are performed on two Beowulf-type commodity clusters, each having a different interconnection network, and a different MPI implementation. Results show that, where other models frequently fail, P-3PC correctly predicts the communication costs related to any type of domain decomposition. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Amsterdam, Fac Sci, Intelligent Sensory Informat Syst, NL-1098 SJ Amsterdam, Netherlands.
C3 University of Amsterdam
RP Univ Amsterdam, Fac Sci, Intelligent Sensory Informat Syst, Kruislaan 403, NL-1098 SJ Amsterdam, Netherlands.
EM fjseins@science.uva.nl; koelma@science.uva.nl
CR Alexeyev A. A., 1995, Proceedings of the the 3rd International Specialist Workshop on Nonlinear Dynamics of Electronic Systems. NDES '95, P95, DOI 10.1145/215399.215427
   [Anonymous], MPI MESS PASS INT ST
   Bal H., 2000, Operating Systems Review, V34, P76, DOI 10.1145/506106.506115
   BARNOY A, 1994, MATH SYST THEORY, V27, P431, DOI 10.1007/BF01184933
   BHOEDJANG R, 1998, ASCI 98 P 4 ANN C AD, P31
   Culler David., 1993, P 4 ACM SIGPLAN S PR, P1
   Geusebroek JM, 2001, INT J COMPUT VISION, V43, P99, DOI 10.1023/A:1011118718821
   Gropp W, 1996, PARALLEL COMPUT, V22, P789, DOI 10.1016/0167-8191(96)00024-5
   LAURIA M, 1997, LOGP CHARACTERIZATIO
   McColl WF, 1996, FUTURE GENER COMP SY, V12, P265, DOI 10.1016/S0167-739X(96)00030-1
   Message Passing Interface Forum, 1997, MPI 2 EXT MESS PASS
   Moritz CA, 2001, IEEE T PARALL DISTR, V12, P404, DOI 10.1109/71.920589
   Prieto M, 2000, IEEE T PARALL DISTR, V11, P1141, DOI 10.1109/71.888635
   SEINSTRA F, 1999, ASCI 99 P 5 ANN C AD, P307
   Seinstra FJ, 2002, IEEE T PARALL DISTR, V13, P758, DOI 10.1109/TPDS.2002.1019863
   Seinstra FJ, 2002, PARALLEL COMPUT, V28, P967, DOI 10.1016/S0167-8191(02)00103-5
   VALIANT LG, 1990, COMMUN ACM, V33, P103, DOI 10.1145/79173.79181
NR 17
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2003
VL 49
IS 3
BP 109
EP 121
DI 10.1016/S1383-7621(03)00060-2
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 734VT
UT WOS:000186079200005
DA 2024-07-18
ER

PT J
AU Li, QR
   He, DB
   Liu, HF
   Jia, XY
   Yang, ZC
AF Li, Quanrun
   He, Debiao
   Liu, Haifeng
   Jia, Xiaoying
   Yang, Zhichao
TI MCPAP: A MSIS-based conditional privacy-preserving authentication
   protocol for smart grids
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Smart grid; Conditional privacy-preserving authentication; Module small
   integer solution problem; Batch verification; Random oracle model
ID DATA AGGREGATION SCHEME; BATCH VERIFICATION
AB The smart grid is considered a promising second-generation power grid because electricity service companies can use it to store energy more securely and deliver energy more efficiently. To protect the reliability of power consumption information and the privacy of users' identity information in a smart grid, many conditional privacy-preserving authentication protocols have been proposed in the last decade. However, these protocols are vulnerable to attacks from the quantum computer because of the large integer factorization problem or the discrete logarithm problem embedded in these protocols. To solve this problem, a security-enhanced conditional privacy-preserving authentication protocol is designed in this paper by using the module small integer solution problem. Besides, we show that our protocol has superior security in the random oracle model. The potential utility of this protocol in the smart grid is also demonstrated through our detailed performance analysis. Moreover, our protocol can use the batch verification method to improve its efficiency significantly.
C1 [Li, Quanrun; He, Debiao] Wuhan Univ, Sch Cyber Sci & Engn, Key Lab Aerosp Informat Secur & Trusted Comp, Minist Educ, Wuhan, Peoples R China.
   [Li, Quanrun] Qilu Univ Technol, Shandong Acad Sci, Key Lab Comp Power Network & Informat Secur, Minist Educ,Shandong Comp Sci Ctr, Jinan 250014, Peoples R China.
   [Liu, Haifeng] Wuhan Maritime Commun Res Inst, Wuhan, Peoples R China.
   [Jia, Xiaoying] South Cent Minzu Univ, Sch Math & Stat, Wuhan, Peoples R China.
   [Yang, Zhichao] Naval Univ Engn, Dept Informat Secur, Wuhan, Peoples R China.
C3 Wuhan University; Qilu University of Technology; South Central Minzu
   University; Wuhan Naval University of Engineering
RP He, DB (corresponding author), Wuhan Univ, Sch Cyber Sci & Engn, Key Lab Aerosp Informat Secur & Trusted Comp, Minist Educ, Wuhan, Peoples R China.
EM hedebiao@163.com
RI He, Debiao/F-6355-2011
OI He, Debiao/0000-0002-2446-7436
FU Shandong Provincial Key Research and Development Program
   [2020CXGC010107]; National Natural Science Foundation of China
   [U21A20466, 62202490]; New 20 Project of Higher Education of Jinan
   [202228017]; Special Project on Science and Technology Program of Hubei
   Province [2020AEA013, 2021BAA025]; Fundamental Research Funds for the
   Central Universities [2042023KF0203]
FX The work was supported by the Shandong Provincial Key Research and
   Development Program (No. 2020CXGC010107), the National Natural Science
   Foundation of China (Nos. U21A20466, 62202490), the New 20 Project of
   Higher Education of Jinan (No. 202228017), the Special Project on
   Science and Technology Program of Hubei Province (Nos. 2020AEA013,
   2021BAA025), and the Fundamental Research Funds for the Central
   Universities (No. 2042023KF0203).
CR Abdallah A, 2018, IEEE T SMART GRID, V9, P396, DOI 10.1109/TSG.2016.2553647
   [Anonymous], 2010, Nist Spec. Publ, P1, DOI DOI 10.6028/NIST.SP.1108R3
   Bagherzandi A, 2008, CCS'08: PROCEEDINGS OF THE 15TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P449
   Bamberger Y., 2006, Vision and Strategy for Europe's Electricity Networks of the Future: European Technology PlatformSmartGrids
   Baum Carsten, 2018, Information and Communications Security. 20th International Conference, ICICS 2018. Proceedings: Lecture Notes in Computer Science (LNCS 11149), P303, DOI 10.1007/978-3-030-01950-1_18
   Bos J, 2018, 2018 3RD IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY (EUROS&P 2018), P353, DOI 10.1109/EuroSP.2018.00032
   Chim T. W., 2011, 2011 IEEE Second International Conference on Smart Grid Communications (SmartGridComm 2011), P196, DOI 10.1109/SmartGridComm.2011.6102316
   Darzi S, 2022, CLUSTER COMPUT, V25, P263, DOI 10.1007/s10586-021-03387-0
   Dharminder D, 2021, T EMERG TELECOMMUN T, V32, DOI 10.1002/ett.4346
   DIAO F., 2014, J CRYPTOL RES, V1, P400
   Diao F, 2015, IEEE T SMART GRID, V6, P461, DOI 10.1109/TSG.2014.2358225
   Ding Y, 2020, IEEE T IND INFORM, V16, P6607, DOI 10.1109/TII.2020.2965578
   DoE US, 2003, US DOE Report, P137
   Fang X, 2012, IEEE COMMUN SURV TUT, V14, P944, DOI 10.1109/SURV.2011.101911.00087
   Feng X, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102158
   Guo C, 2020, FUTURE GENER COMP SY, V112, P512, DOI 10.1016/j.future.2020.06.001
   Haase P., 2005, EPRI J., V27, P32
   Liu K., 2023, HIGH CONFID COMPUT
   Liu MM, 2019, FRONT COMPUT SCI-CHI, V13, P879, DOI 10.1007/s11704-018-6507-4
   Locke P., 2010, NIST SPECIAL PUBLICA, V1108
   Lyu LJ, 2018, IEEE T IND INFORM, V14, P3733, DOI 10.1109/TII.2018.2803782
   Lyubashevsky V, 2012, LECT NOTES COMPUT SC, V7237, P738, DOI 10.1007/978-3-642-29011-4_43
   Qian JW, 2022, IEEE INTERNET THINGS, V9, P2153, DOI 10.1109/JIOT.2021.3090270
   Saleem MA, 2020, FRONT COMPUT SCI-CHI, V14, DOI 10.1007/s11704-019-9186-x
   Shen G, 2019, J CHIN INST ENG, V42, P54, DOI 10.1080/02533839.2018.1547662
   Tan XB, 2016, INT J AD HOC UBIQ CO, V22, P120, DOI 10.1504/IJAHUC.2016.077203
   Vahedi E, 2017, COMPUT NETW, V129, P28, DOI 10.1016/j.comnet.2017.08.025
   Xiang A, 2023, SCI CHINA INFORM SCI, V66, DOI 10.1007/s11432-021-3378-3
   Yu SJ, 2022, J SYST ARCHITECT, V131, DOI 10.1016/j.sysarc.2022.102698
   Zhang L, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17081814
   Zhou YS, 2020, SECUR COMMUN NETW, V2020, DOI 10.1155/2020/8845959
NR 31
TC 1
Z9 1
U1 5
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2023
VL 143
AR 102960
DI 10.1016/j.sysarc.2023.102960
EA AUG 2023
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA R6UI8
UT WOS:001065683400001
DA 2024-07-18
ER

PT J
AU Wu, XY
   Du, XH
   Yang, QT
   Liu, AD
   Wang, N
   Wang, WJ
AF Wu, Xiangyu
   Du, Xuehui
   Yang, Qiantao
   Liu, Aodi
   Wang, Na
   Wang, Wenjuan
TI TaintGuard: Preventing implicit privilege leakage in smart contract
   based on taint tracking at abstract syntax tree level
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Solidity; Smart contract; Delegatecall; Taint analysis; Privilege
   leakage; Abstract syntax tree
AB Solidity smart contracts play an important role in enabling interactions and collaborations among users in a decentralized blockchain-based community, and their security has received much attention in the industry. One of the most serious security issues faced by Solidity smart contracts is that the use of delegatecall to make cross-contract calls will tamper with contract privilege, which is difficult to detect. To improve the robustness of smart contract privilege control mechanisms at the level of source code, this paper designs and implements a new cross-contract static analysis tool called TaintGuard based on the abstract syntax tree of Solidity code and by combining taint analysis and instrumentation monitoring. TaintGuard uses solc to obtain the abstract syntax tree of the contract source code and then traverses the nodes of the tree to filter call relations that use delegatecall for cross-contract calls. Then, TaintGuard obtains the control flow graph within the target function, determines whether there are problematic paths in the control flow graph that may cause implicit leakage of contract privileges through static taint analysis, and instruments monitoring code in the corresponding position of the program. In this way, the contract status in the runtime stage is monitored to prevent the contract privileges from being tampered with by malicious callers. Finally, TaintGuard is evaluated against existing static analysis tools for Solidity smart contracts. The evaluation results indicate that TaintGuard outperforms other tools in terms of execution efficiency. Also, it can effectively fix the contract code with privilege leaks with a acceptable overhead.
C1 [Wu, Xiangyu; Du, Xuehui; Yang, Qiantao; Liu, Aodi; Wang, Na; Wang, Wenjuan] Informat Engn Univ, Henan Prov Key Lab Informat Secur, Zhengzhou 450000, Peoples R China.
   [Yang, Qiantao] ZhengZhou Univ, Sch Cyber Sci & Engn, Zhengzhou 450000, Peoples R China.
C3 PLA Information Engineering University; Zhengzhou University
RP Du, XH (corresponding author), Informat Engn Univ, Henan Prov Key Lab Informat Secur, Zhengzhou 450000, Peoples R China.
EM DXH37139@163.com
FU National Natural Science Foun-dation of China [62102449]; Key Research
   and Development and Promotion Program of Henan Province [222102210069]
FX Acknowledgments This work was supported by the National Natural Science
   Foun-dation of China (Grant No. 62102449) ; and the Key Research and
   Development and Promotion Program of Henan Province (Grant No.
   222102210069) .
CR Azzopardi S, 2022, LECT NOTES COMPUT SC, V13498, P143, DOI 10.1007/978-3-031-17196-3_8
   blog.openzeppelin, 2017, PARITY WALLET HACK E
   Colombo Christian, 2018, Leveraging Applications of Formal Methods, Verification and Validation. Industrial Practice. 8th International Symposium, ISoLA 2018. Proceedings: Lecture Notes in Computer Science (LNCS 11247), P300, DOI 10.1007/978-3-030-03427-6_23
   /docs.openzeppelin, 2022, ACCESS CONTROL OPENZ
   Ellul J, 2018, 2018 14TH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC 2018), P158, DOI 10.1109/EDCC.2018.00036
   Ethereum/go-ethereum, 2022, OFF GO IMPL ETH PROT
   Feist J, 2019, 2019 IEEE/ACM 2ND INTERNATIONAL WORKSHOP ON EMERGING TRENDS IN SOFTWARE ENGINEERING FOR BLOCKCHAIN (WETSEB 2019), P8, DOI 10.1109/WETSEB.2019.00008
   Grossman S, 2018, P ACM PROGRAM LANG, V2, DOI 10.1145/3158136
   Jiao J, 2020, P IEEE S SECUR PRIV, P1695, DOI 10.1109/SP40000.2020.00066
   Kaleem M, 2020, 2020 2ND CONFERENCE ON BLOCKCHAIN RESEARCH & APPLICATIONS FOR INNOVATIVE NETWORKS AND SERVICES (BRAINS), P107, DOI [10.1109/brains49436.2020.9223278, 10.1109/BRAINS49436.2020.9223278]
   Karim R, 2020, IEEE T SOFTWARE ENG, V46, P1364, DOI 10.1109/TSE.2018.2878020
   Kushwaha SS, 2022, IEEE ACCESS, V10, P6605, DOI 10.1109/ACCESS.2021.3140091
   Lee S, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ANALYSIS, EVOLUTION AND REENGINEERING (SANER 2021), P689, DOI 10.1109/SANER50967.2021.00087
   Li A, 2020, PROCEEDINGS OF THE 41ST ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '20), P438, DOI 10.1145/3385412.3385982
   Liu BW, 2020, I C DEPEND SYS NETWO, P221, DOI 10.1109/DSN48063.2020.00039
   Mueller B, 2023, CONSENSYS MYTHRIL
   Peng C, 2019, ASIA PAC SOFWR ENG, P466, DOI 10.1109/APSEC48747.2019.00069
   Praitheeshan P, 2021, INFORM SCIENCES, V579, P150, DOI 10.1016/j.ins.2021.08.007
   Rodler M, 2018, Arxiv, DOI arXiv:1812.05934
   Thabet Noha Ahmed, 2021, 2021 3rd Novel Intelligent and Leading Emerging Sciences Conference (NILES), P365, DOI 10.1109/NILES53778.2021.9600533
   Tikhomirov S, 2018, 2018 IEEE/ACM 1ST INTERNATIONAL WORKSHOP ON EMERGING TRENDS IN SOFTWARE ENGINEERING FOR BLOCKCHAIN (WETSEB), P9, DOI 10.1145/3194113.3194115
   Tsankov P, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P67, DOI 10.1145/3243734.3243780
   Bui VC, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON BLOCKCHAIN (BLOCKCHAIN 2021), P252, DOI 10.1109/Blockchain53845.2021.00041
   Wang R, 2018, J PARALLEL DISTR COM, V118, P100, DOI 10.1016/j.jpdc.2017.07.006
   Xue YX, 2020, IEEE INT CONF AUTOM, P1029, DOI 10.1145/3324884.3416553
   Yang CX, 2021, PROCEEDINGS OF THE 29TH ACM JOINT MEETING ON EUROPEAN SOFTWARE ENGINEERING CONFERENCE AND SYMPOSIUM ON THE FOUNDATIONS OF SOFTWARE ENGINEERING (ESEC/FSE '21), P806, DOI 10.1145/3468264.3468532
   Yang Z, 2022, P IEEE S SECUR PRIV, P2114, DOI [10.1109/SP46214.2022.9833764, 10.1109/SP46214.2022.00042]
   Zheng Gavin, 2021, Ethereum Smart Contract Development in Solidity, P197
NR 28
TC 1
Z9 1
U1 4
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2023
VL 141
AR 102925
DI 10.1016/j.sysarc.2023.102925
EA JUN 2023
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA M8XR2
UT WOS:001032994100001
DA 2024-07-18
ER

PT J
AU Caro, M
   Tabani, H
   Abella, J
   Moll, F
   Morancho, E
   Canal, R
   Altet, J
   Calomarde, A
   Cazorla, FJ
   Rubio, A
   Fontova, P
   Fornt, J
AF Caro, Marti
   Tabani, Hamid
   Abella, Jaume
   Moll, Francesc
   Morancho, Enric
   Canal, Ramon
   Altet, Josep
   Calomarde, Antonio
   Cazorla, Francisco J.
   Rubio, Antonio
   Fontova, Pau
   Fornt, Jordi
TI An automotive case study on the limits of approximation for object
   detection
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded systems; Energy efficiency; Neural network application;
   Autonomous driving
ID PRECISION; CIRCUITS; IMPACT
AB The accuracy of camera-based object detection (CBOD) built upon deep learning is often evaluated against the real objects in frames only. However, such simplistic evaluation ignores the fact that many unimportant objects are small, distant, or background, and hence, their misdetections have less impact than those for closer, larger, and foreground objects in domains such as autonomous driving. Moreover, sporadic misdetections are irrelevant since confidence on detections is typically averaged across consecutive frames, and detection devices (e.g. cameras, LiDARs) are often redundant, thus providing fault tolerance. This paper exploits such intrinsic fault tolerance of the CBOD process, and assesses in an automotive case study to what extent CBOD can tolerate approximation coming from multiple sources such as lower precision arithmetic, approximate arithmetic units, and even random faults due to, for instance, low voltage operation. We show that the accuracy impact of those sources of approximation is within 1% of the baseline even when considering the three approximate domains simultaneously, and hence, multiple sources of approximation can be exploited to build highly efficient accelerators for CBOD in cars.
C1 [Caro, Marti; Tabani, Hamid; Abella, Jaume; Moll, Francesc; Canal, Ramon; Cazorla, Francisco J.; Fontova, Pau; Fornt, Jordi] Barcelona Supercomp Ctr BSC, Barcelona, Spain.
   [Caro, Marti; Moll, Francesc; Morancho, Enric; Canal, Ramon; Altet, Josep; Calomarde, Antonio; Rubio, Antonio; Fontova, Pau; Fornt, Jordi] Univ Politecn Catalunya UPC, Barcelona, Spain.
C3 Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS); Universitat Politecnica de Catalunya
RP Caro, M (corresponding author), Barcelona Supercomp Ctr BSC, Barcelona, Spain.
EM marti.caroroca@bsc.es
RI ; Abella, Jaume/B-7422-2016
OI Fornt Mas, Jordi/0000-0002-2484-9688; Caro Roca,
   Marti/0000-0002-0856-1991; Altet, Josep/0000-0002-6939-6475; Abella,
   Jaume/0000-0001-7951-4028
FU European Union Regional Development Fund; Spanish Ministry of Science
   and Innovation [PID2019-107255GB]
FX This work is partially funded by the DRAC project, which is co-financed
   by the European Union Regional Development Fund within the framework of
   the ERDF Operational Program of Catalonia 2014- 2020 with a grant of 50%
   of total cost eligible. This work has also been partially supported by
   the Spanish Ministry of Science and Innovation under grant
   PID2019-107255GB.
CR [Anonymous], 2022, NVIDIA DRIVE AUTONOM
   [Anonymous], 2018, PERCEPTION APOLLO 30
   Apollo, 2018, OP AUT DRIV PLATF
   Autoware, 2022, OP AUT DRIV PLATF
   Borkar S, 2003, DES AUT CON, P338
   Bosio A, 2019, 2019 20TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS)
   Carmichael Z, 2019, CONFERENCE FOR NEXT GENERATION ARITHMETIC 2019 (CONGA), DOI 10.1145/3316279.3316282
   Chandramoorthy N, 2019, INT S HIGH PERF COMP, P147, DOI 10.1109/HPCA.2019.00034
   Chen GB, 2017, ADV NEUR IN, V30
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Chollet F, 2017, PROC CVPR IEEE, P1800, DOI 10.1109/CVPR.2017.195
   Draghetti LK, 2019, IEEE INT ON LINE, P310, DOI [10.1109/IOLTS.2019.8854431, 10.1109/iolts.2019.8854431]
   Ernst D, 2004, IEEE MICRO, V24, P10, DOI 10.1109/MM.2004.85
   Everingham M, 2010, INT J COMPUT VISION, V88, P303, DOI 10.1007/s11263-009-0275-4
   Fang Chaowei, 2021, DENSELY NESTED TOP D
   Furui S, 2012, IEEE SIGNAL PROC MAG, V29, P16, DOI 10.1109/MSP.2012.2209906
   Geiger A, 2012, PROC CVPR IEEE, P3354, DOI 10.1109/CVPR.2012.6248074
   Gong Y., 2014, INT C LEARN REPR ICL
   Gupta S, 2015, PR MACH LEARN RES, V37, P1737
   Hammad I, 2021, IEEE ACCESS, V9, P7220, DOI 10.1109/ACCESS.2021.3049299
   Hauser John R., 2018, Berkeley SoftFloat
   Huang XY, 2020, IEEE T PATTERN ANAL, V42, P2702, DOI 10.1109/TPAMI.2019.2926463
   Ibrahim A, 2018, IEEE I C ELECT CIRC, P845, DOI 10.1109/ICECS.2018.8617877
   Jha S, 2022, I C DEPEND SYS NETWO, P88, DOI 10.1109/DSN53405.2022.00021
   Jiang HL, 2020, P IEEE, V108, P2108, DOI 10.1109/JPROC.2020.3006451
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kulkarni P., 2011, Proceedings of the 24th International Conference on VLSI Design: concurrently with the 10th International Conference on Embedded Systems Design, P346, DOI 10.1109/VLSID.2011.51
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Li GP, 2017, SC'17: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3126908.3126964
   Libano F, 2021, IEEE T NUCL SCI, V68, P865, DOI 10.1109/TNS.2021.3050707
   Lin DD, 2016, PR MACH LEARN RES, V48
   Lin TY, 2014, LECT NOTES COMPUT SC, V8693, P740, DOI 10.1007/978-3-319-10602-1_48
   Manikandan N., 2020, INT J ADV COMPUT SC, V9
   Mellempudi Naveen, 2019, MIXED PRECISION TRAI
   O'Shea K, 2015, Arxiv, DOI arXiv:1511.08458
   Padilla R, 2020, INT CONF SYST SIGNAL, P237, DOI [10.1109/IWSSIP48289.2020.9145130, 10.1109/iwssip48289.2020.9145130]
   Recht B, 2019, PR MACH LEARN RES, V97
   Redmon J., 2018, DARKNET FRAMEWORK YO
   Redmon J., 2018, arXiv, DOI DOI 10.48550/ARXIV.1804.02767
   Redmon J, 2017, PROC CVPR IEEE, P6517, DOI 10.1109/CVPR.2017.690
   Redmon J, 2016, PROC CVPR IEEE, P779, DOI 10.1109/CVPR.2016.91
   Ruospo A, 2020, 2020 23RD EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2020), P672, DOI 10.1109/DSD51259.2020.00109
   Salami B, 2020, I C DEPEND SYS NETWO, P138, DOI 10.1109/DSN48063.2020.00032
   Shin D, 2008, ASIAN TEST SYMPOSIUM, P431, DOI 10.1109/ATS.2008.75
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Tabani H, 2020, I SYM OBJ-OR R-T D C, P144, DOI 10.1109/ISORC49007.2020.00030
   Tang Tianqi, 2018, DOSSA WORKSH NEW YOR
   Utah J., 2020, RIO 4K COPACABANA BE
   Utah J., 2020, LOS ANGELES 4K SKYSC
   Utah J., 2020, LAS VEGAS 4K SUNSET
   Utah J., 2020, SAN FRANCISCO 4K DRI
   Utah J., 2020, SAN FRANCISCO 4K NIG
   Utah J., 2020, MIAMI 4K GOLD COAST
   Wang HC, 2021, PROC CVPR IEEE, P1296, DOI 10.1109/CVPR46437.2021.00135
   Wang SH, 2020, ACM T MULTIM COMPUT, V16, DOI 10.1145/3341095
   Wu C, 2022, ACM T RECONFIG TECHN, V15, DOI 10.1145/3474597
   Zhang SS, 2017, PROC CVPR IEEE, P4457, DOI 10.1109/CVPR.2017.474
   Zhang XY, 2016, IEEE T PATTERN ANAL, V38, P1943, DOI 10.1109/TPAMI.2015.2502579
NR 58
TC 2
Z9 2
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2023
VL 138
AR 102872
DI 10.1016/j.sysarc.2023.102872
EA APR 2023
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA E6MJ2
UT WOS:000976657600001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Tabish, R
   Pellizzoni, R
   Mancuso, R
   Gracioli, G
   Mirosanlou, R
   Caccamo, M
AF Tabish, Rohan
   Pellizzoni, Rodolfo
   Mancuso, Renato
   Gracioli, Giovani
   Mirosanlou, Reza
   Caccamo, Marco
TI X-Stream: Accelerating streaming segments on MPSoCs for real-time
   applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE MPSoC; Segment streaming; Heterogeneous computing
ID EXECUTION MODEL; PERFORMANCE; OS
AB We are witnessing a race to meet the ever-growing computation requirements of emerging AI applications to provide perception and control in autonomous vehicles - e.g., self-driving cars and UAVs. To remain competitive, vendors are packing more processing units (CPUs, programmable logic, GPUs, and hardware accelerators) into next-generation multiprocessor systems-on-a-chip (MPSoC). As a result, modern embedded platforms are achieving new heights in peak computational capacity. Unfortunately, however, the collateral and inevitable increase in complexity represents a major obstacle for the development of correct-by-design safety-critical real-time applications. Due to the ever-growing gap between fast-paced hardware evolution and comparatively slower evolution of real-time operating systems (RTOS), there is a need for real-time oriented full-platform management frameworks to complement traditional RTOS designs. In this work, we propose one such framework, namely the X-Stream framework, for the definition, synthesis, and analysis of real-time workloads targeting state-of-the-art accelerator-augmented embedded platforms. Our X-Stream framework is designed around two cardinal principles. First, computation and data movements are orchestrated to achieve predictability by design. For this purpose, iterative computation over large data chunks is divided into subsequent segments. These segments are then streamed leveraging the three-phase execution model (load, execute and unload). Second, the framework is workflow-centric: system designers can specify their workflow and the necessary code for workflow orchestration is automatically generated. In addition to automating the deployment of user-defined hardware-accelerated workloads, X-Stream supports the deployment of some computation segments on traditional CPUs. Finally, X-Stream allows the definition of real-time partitions. Each partition groups applications belonging to the same criticality level and that share the same set of hardware resources, with support for preemptive priority-driven scheduling. Conversely, freedom from interference for applications deployed in different partitions is guaranteed by design. We provide a full-system implementation that includes RTOS integration and showcase the proposed X -Stream framework on a Xilinx Ultrascale+ platform by focusing on a matrix-multiplication and addition kernel use-case.
C1 [Tabish, Rohan] Univ Illinois, Champaign, IL 61820 USA.
   [Pellizzoni, Rodolfo; Mirosanlou, Reza] Univ Waterloo, Waterloo, ON, Canada.
   [Mancuso, Renato] Boston Univ, Boston, MA USA.
   [Gracioli, Giovani] Univ Fed Santa Catarina, Florianopolis, SC, Brazil.
   [Caccamo, Marco] Tech Univ Munich, Munich, Germany.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   University of Waterloo; Boston University; Universidade Federal de Santa
   Catarina (UFSC); Technical University of Munich
RP Tabish, R (corresponding author), Univ Illinois, Champaign, IL 61820 USA.
EM rtabish@illinois.edu; cpalmer@prl.com
RI Mancuso, Renato/AAY-4935-2021; Gracioli, Giovani/E-7406-2013; Tabish, Dr
   Rohan/IUM-7535-2023
FU National Science Foundation (NSF) [CCF-2008799]; Fundacao de
   Desenvolvimento da Pesquisa-Fundep [Rota 2030/Linha V
   27192.02.01/2020.09-00]; Alexander von Humboldt Professorship by the
   German Federal Ministry of Education and Research
FX The material presented in this paper is based upon work supported by the
   National Science Foundation (NSF) under grant number CCF-2008799.
   Giovani Gracioli was partially supported by Fundacao de Desenvolvimento
   da Pesquisa-Fundep Rota 2030/Linha V 27192.02.01/2020.09-00 Any
   opinions, findings, and conclusions or recommendations expressed in this
   publication are those of the authors and do not necessarily reflect the
   views of the NSF. Marco Caccamo was supported by an Alexander von
   Humboldt Professorship endowed by the German Federal Ministry of
   Education and Research. We would like to thank Jayati Singh for help
   during experimental setup.
CR Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Boniol Frederic, 2012, Architecture of Computing Systems - ARCS 2012. Proceedings 25th International Conference, P98, DOI 10.1007/978-3-642-28293-5_9
   Carle T, 2021, Arxiv, DOI arXiv:2103.17082
   Durrieu G, 2014, Embedded Real Time Software
   Edwards SA, 2007, DES AUT CON, P264, DOI 10.1109/DAC.2007.375165
   Evidence, 2018, ER ENT RTOS V3
   Gracioli G, 2019, 31 EUR C REAL TIM SY, p27:1, DOI 10.4230/LIPIcs.ECRTS.2019.27
   Kim H, 2014, IEEE REAL TIME, P145, DOI 10.1109/RTAS.2014.6925998
   Kim H, 2013, EUROMICRO, P80, DOI 10.1109/ECRTS.2013.19
   Kim N, 2016, IEEE REAL TIME
   Maia C, 2016, IEEE INT C EMERG
   Mancuso R, 2013, IEEE REAL TIME, P45, DOI 10.1109/RTAS.2013.6531078
   Markidis Stefano, 2021, MATRIX MULTIPLICATIO
   Pellizzoni R, 2011, IEEE REAL TIME, P269, DOI 10.1109/RTAS.2011.33
   Ramsauer R., 2017, 13 ANN WORKSH OP SYS, P13
   Rivas Juan M., 2019, 31 EUR C REAL TIM SY
   Roozkhosh S, 2020, IEEE REAL TIME, P296, DOI 10.1109/RTAS48715.2020.00006
   Rouxel B, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126496
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Sha L, 2016, COMPUTER, V49, P69, DOI 10.1109/MC.2016.271
   Skalicky Sam, 2013, IEEE 2013 INT C RECO, DOI [10.1109/reconfig, DOI 10.1109/RECONFIG]
   Soliman M.R., 2019, 31 EUROMICRO C REAL
   Soliman MR, 2019, REAL TIM SYST SYMP P, P260, DOI 10.1109/RTSS46320.2019.00032
   Tabish R, 2019, REAL-TIME SYST, V55, P850, DOI 10.1007/s11241-019-09340-0
   Tabish R, 2016, IEEE REAL TIME
   Ward BC, 2013, EUROMICRO, P157, DOI 10.1109/ECRTS.2013.26
   Wasly S, 2014, IEEE REAL TIME, P75, DOI 10.1109/RTAS.2014.6925992
   Xilinx, 2017, AXI4 REFR GUID
   Xilinx, 2021, XIL VERS
   Xilinx, ZYNQ ULTRASCALE DEV
   Yao G., 2011, REAL-TIME SYST
   Yun H, 2014, IEEE REAL TIME, P155, DOI 10.1109/RTAS.2014.6925999
   Yun H, 2013, IEEE REAL TIME, P55, DOI 10.1109/RTAS.2013.6531079
NR 33
TC 0
Z9 0
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2023
VL 138
AR 102857
DI 10.1016/j.sysarc.2023.102857
EA MAR 2023
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA E3KX8
UT WOS:000974576900001
OA Bronze
DA 2024-07-18
ER

PT J
AU He, X
   Li, LX
   Peng, HP
AF He, Xu
   Li, Lixiang
   Peng, Haipeng
TI An enhanced traceable CP-ABE scheme against various types of privilege
   leakage in cloud storage
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud storage; Privilege leakage; Ciphertext-policy attribute-based
   encryption; Black-box traceability; White-box traceability
ID ATTRIBUTE-BASED ENCRYPTION; PUBLIC TRACEABILITY; DECRYPTION DEVICES; BOX
AB Cloud storage can save not only local storage costs but also provide data-sharing services. Ciphertext-policy attribute-based encryption (CP-ABE) can work as the underlying engine for cloud storage since it supports one -to-many encryption and fine-grained access control. To prevent users from disclosing their access permissions, we can apply traceable CP-ABE systems. There are two kinds of traceability: white-box traceability and black-box traceability. White-box traceability is simple and efficient, but it cannot support black-box tracing; black-box traceability supports white-box tracing, but its operations are usually cumbersome. So, these two kinds of traceability are unable (or unsuitable) to solve each other's problems. However, in cloud storage applications, users may leak their privileges in various ways, which means the underlying CP-ABE system should have multiple traceability. Unfortunately, the current traceable CP-ABE schemes only support single traceability. Therefore, we propose a novel CP-ABE scheme with enhanced traceability. It intertwines white -box and black-box traceability together securely and efficiently, which makes it more targeted and simpler to solve distinct tracing problems than previous schemes. Moreover, the proposed scheme has scalability, flexible policy expressiveness, and certain advantages in computing performance.
C1 [Li, Lixiang] Beijing Univ Posts & Telecommun, Informat Secur Ctr, State Key Lab Networking & Switching Technol, Beijing 100876, Peoples R China.
   Beijing Univ Posts & Telecommun, Natl Engn Lab Disaster Backup & Recovery, Beijing 100876, Peoples R China.
C3 Beijing University of Posts & Telecommunications; Beijing University of
   Posts & Telecommunications
RP Li, LX (corresponding author), Beijing Univ Posts & Telecommun, Informat Secur Ctr, State Key Lab Networking & Switching Technol, Beijing 100876, Peoples R China.
EM lixiang@bupt.edu.cn
FU Key R&D Program of Shandong Province, China [2021CXGC010107]; National
   Natural Science Foundation of China [62032002, 61932005]; 111 Project
   [B21049]
FX Acknowledgment This work was supported by the Key R&D Program of
   Shandong Province, China (Grant No. 2021CXGC010107) , the National
   Natural Science Foundation of China (Grant Nos. 62032002, 61932005) ,
   and the 111 Project (Grant No. B21049) .
CR Agrawal S, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P665, DOI 10.1145/3133956.3134014
   Beimel A., 1996, Tech. Rep.
   Bellare M., 1993, P 1 ACM C COMP COMM, P62
   BETHENCOURT J, 2007, P IEEE S SECUR PRIV, P321, DOI DOI 10.1109/SP.2007.11
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P56
   Boneh D, 2008, CCS'08: PROCEEDINGS OF THE 15TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P501
   Datta P., 2021, CRYPTOLOGY EPRINT AR
   De Caro A, 2011, IEEE SYMP COMP COMMU
   Freeman DM, 2010, LECT NOTES COMPUT SC, V6110, P44
   Galbraith SD, 2008, DISCRETE APPL MATH, V156, P3113, DOI 10.1016/j.dam.2007.12.010
   Garg S, 2010, PROCEEDINGS OF THE 17TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'10), P121, DOI 10.1145/1866307.1866322
   GOLDWASSER S, 1984, J COMPUT SYST SCI, V28, P270, DOI 10.1016/0022-0000(84)90070-9
   Hohenberger S, 2014, LECT NOTES COMPUT SC, V8383, P293, DOI 10.1007/978-3-642-54631-0_17
   Jun Zhou, 2015, 2015 IEEE Conference on Computer Communications (INFOCOM). Proceedings, P2398, DOI 10.1109/INFOCOM.2015.7218628
   Liu Z, 2015, IEEE T INF FOREN SEC, V10, P55, DOI 10.1109/TIFS.2014.2363562
   Liu Z, 2013, IEEE T INF FOREN SEC, V8, P76, DOI 10.1109/TIFS.2012.2223683
   Liu Zhen, 2013, P 2013 ACM SIGSAC C, P475
   Liu ZH, 2019, FUTURE GENER COMP SY, V93, P903, DOI 10.1016/j.future.2017.09.045
   Ning JT, 2016, LECT NOTES COMPUT SC, V9879, P551, DOI 10.1007/978-3-319-45741-3_28
   Ning JT, 2015, LECT NOTES COMPUT SC, V9327, P270, DOI 10.1007/978-3-319-24177-7_14
   Ning JT, 2014, LECT NOTES COMPUT SC, V8713, P55, DOI 10.1007/978-3-319-11212-1_4
   Qiao HD, 2018, FUTURE GENER COMP SY, V88, P107, DOI 10.1016/j.future.2018.05.032
   Rasori M, 2022, IEEE INTERNET THINGS, V9, P8269, DOI 10.1109/JIOT.2022.3154039
   SHAMIR A, 1979, COMMUN ACM, V22, P612, DOI 10.1145/359168.359176
   Shoup V., 1997, Advances in Cryptology - EUROCRYPT '97. International Conference on the Theory and Application of Cryptographic Techniques Proceedings, P256
   Xu SM, 2020, INFORM SCIENCES, V538, P19, DOI 10.1016/j.ins.2020.05.115
   Zhang K, 2018, SCI CHINA INFORM SCI, V61, DOI 10.1007/s11432-016-9019-8
   Zhang ZT, 2020, IEEE INTERNET THINGS, V7, P10314, DOI 10.1109/JIOT.2020.2986303
   Zhao QQ, 2020, CHINESE J ELECTRON, V29, P106, DOI 10.1049/cje.2019.10.006
NR 29
TC 6
Z9 6
U1 8
U2 33
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2023
VL 136
AR 102833
DI 10.1016/j.sysarc.2023.102833
EA FEB 2023
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8X2XH
UT WOS:000931879800001
DA 2024-07-18
ER

PT J
AU Huang, Y
   Zheng, XY
   Zhu, YX
AF Huang, Ying
   Zheng, Xiaoying
   Zhu, Yongxin
TI Optimized CPU-GPU collaborative acceleration of zero-knowledge proof for
   confidential transactions
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Blockchain; Zero-knowledge proofs; Heterogeneous acceleration; Memory
   optimization
AB The potential application scope of blockchain is much broader than its origin of digital currencies, which may include managing smart contract, copyrighted works, and digitization of commercial or organizational registries. Not surprisingly, the confidentiality of transaction information is desired in these various blockchain applications, and is unfortunately not well supported yet. Zero-knowledge proofs such as bulletproofs are good candidate solutions to provide transaction confidentiality in blockchain, due to the ability to verify the truth of information without revealing the information directly. However, zero-knowledge proofs still suffer from high computation overhead and low throughput, and Bulletproofs are still computationally inefficient to be applied in blockchain applications. Edge computing meets confidential transactions' strong need for high performing by providing powerful GPUs and can be a helpful option. In this paper, we first present a CPU- GPU collaborative framework to accelerate the inner-product arguments of Bulletproofs. The experiments show that our implementation achieves an average speedup ratio of 3.7x. On this basis, this paper also proposes to build a high efficient bulletproofs based transaction processing system that supports both confidential and transparent transactions at GPU-enabled edge. Compared with the original bulletproofs version, a GPU accelerated implementation can obtain a speedup ratio up to 4.7x. When multiple bulletproofs are required to execute in bundle, the work focuses on memory optimization and data segmentation, which further increases the speed by 30%. Finally, the overall transaction processing system achieves a 1.5x speedup when both confidential and transparent transactions are parallelized at the edge.
C1 [Huang, Ying; Zheng, Xiaoying; Zhu, Yongxin] Chinese Acad Sci, Shanghai Adv Res Inst, Shanghai 201210, Peoples R China.
   [Huang, Ying] Univ Chinese Acad Sci, Beijing 100049, Peoples R China.
C3 Chinese Academy of Sciences; Shanghai Advanced Research Institute, CAS;
   Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS
RP Zheng, XY; Zhu, YX (corresponding author), Chinese Acad Sci, Shanghai Adv Res Inst, Shanghai 201210, Peoples R China.
EM zhengxy@sari.ac.cn; zhuyongxin@sari.ac.cn
FU National SKA Program of China [2020SKA0120202]; National Natural Science
   Foundation of China [U2032125]; Independent Deployment Project of
   Shanghai Advanced Research Institute [E052891ZZ1, E0560W1ZZ0]; Shanghai
   Committee of Science and Technology [19511131202]
FX The research in this paper was supported by National SKA Program of
   China (grant No. 2020SKA0120202), National Natural Science Foundation of
   China (grant No. U2032125), Independent Deployment Project of Shanghai
   Advanced Research Institute (grant No. E0560W1ZZ0, E052891ZZ1), Shanghai
   Committee of Science and Technology (grant No. 19511131202).
CR Alavani G, 2018, IEEE INT SYMP PARAL, P948, DOI 10.1109/BDCloud.2018.00139
   Androulaki E., 2013, LNCS, P34, DOI [DOI 10.1007/978-3-642-39884-1, 10.1007/978-3-642-39884-1_4, DOI 10.1007/978-3-642-39884-1_4]
   Ben-Sasson E, 2014, P IEEE S SECUR PRIV, P459, DOI 10.1109/SP.2014.36
   Ben-Sasson E, 2013, LECT NOTES COMPUT SC, V8043, P90, DOI 10.1007/978-3-642-40084-1_6
   Bonneau J, 2014, LECT NOTES COMPUT SC, V8437, P486, DOI 10.1007/978-3-662-45472-5_31
   Bootle J, 2016, LECT NOTES COMPUT SC, V9666, P327, DOI 10.1007/978-3-662-49896-5_12
   Bünz B, 2021, LECT NOTES COMPUT SC, V13092, P65, DOI 10.1007/978-3-030-92078-4_3
   Bünz B, 2018, P IEEE S SECUR PRIV, P315, DOI 10.1109/SP.2018.00020
   Cecilia JM, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20216335
   Dagher GG, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P720, DOI 10.1145/2810103.2813674
   Dai WY, 2017, IEEE COMMUN MAG, V55, P20, DOI 10.1109/MCOM.2017.1600349CM
   De Melo Arnaldo Carvalho, 2010, SLID LIN K, V18
   Delignat-Lavaud A, 2016, P IEEE S SECUR PRIV, P235, DOI 10.1109/SP.2016.22
   Eltayieb N, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101653
   Falcón S, 2007, CHAOS SOLITON FRACT, V32, P1615, DOI 10.1016/j.chaos.2006.09.022
   Gai KK, 2017, LECT NOTES COMPUT SC, V10135, P236, DOI 10.1007/978-3-319-52015-5_24
   Galal H. S., 2019, Financial Cryptography and Data Security, P265
   Gao HM, 2019, IEEE ACCESS, V7, P110439, DOI 10.1109/ACCESS.2019.2934147
   GOLDREICH O, 1994, J CRYPTOL, V7, P1, DOI 10.1007/BF00195207
   Hardjono T, 2019, FRONT BLOCKCHAIN, V2, DOI 10.3389/fbloc.2019.00024
   Huang Y, 2021, IEEE INT SYMP PARAL, P674, DOI 10.1109/ISPA-BDCloud-SocialCom-SustainCom52081.2021.00098
   Kelkar A, 2021, CAN CON EL COMP EN, DOI 10.1109/CCECE53047.2021.9569133
   Kosba A, 2016, P IEEE S SECUR PRIV, P839, DOI 10.1109/SP.2016.55
   Morishima Shin, 2019, 2019 20th International Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT), P160, DOI 10.1109/PDCAT46702.2019.00039
   Morishima S, 2018, IEEE INT SYMP PARAL, P244, DOI 10.1109/BDCloud.2018.00047
   PEDERSEN TP, 1992, LECT NOTES COMPUT SC, V576, P129
   Peng B., 2020, INT C SMART COMPUTIN, P136, DOI DOI 10.1007/978-3-030-74717-6_15
   Qiu H, 2018, LECT NOTES COMPUT SC, V11373, P159, DOI 10.1007/978-3-030-05764-0_17
   Qiu MK, 2018, FUTURE GENER COMP SY, V87, P772, DOI 10.1016/j.future.2017.08.004
   Qiu MK, 2014, IEEE EMBED SYST LETT, V6, P69, DOI 10.1109/LES.2014.2344913
   Ren J, 2021, INT S HIGH PERF COMP, P598, DOI 10.1109/HPCA51647.2021.00057
   Shi JF, 2022, LECT NOTES COMPUT SC, V13157, P35, DOI 10.1007/978-3-030-95391-1_3
   Sun SF, 2017, LECT NOTES COMPUT SC, V10493, P456, DOI [10.1007/978-3-319-66390-9_25, 10.1007/978-3-319-66399-9_25]
   Uddin MZ, 2019, J PARALLEL DISTR COM, V123, P46, DOI 10.1016/j.jpdc.2018.08.010
   Xiang L, 2019, PROCEEDINGS OF THE 42ND INTERNATIONAL ACM SIGIR CONFERENCE ON RESEARCH AND DEVELOPMENT IN INFORMATION RETRIEVAL (SIGIR '19), P1277, DOI 10.1145/3331184.3331376
   Yaga D, 2019, Arxiv, DOI [arXiv:1906.11078, DOI 10.6028/NIST.IR.8202, 10.6028/NIST.IR.8202]
   Yang J, 2018, J SYST ARCHITECT, V87, P36, DOI 10.1016/j.sysarc.2018.05.001
   Yazdeen AA., 2021, QUBAHAN ACAD J, V1, P8, DOI [DOI 10.48161/QAJ.V1N2A38, 10.48161/qaj.v1n2a38]
   Yousefpour A, 2019, J SYST ARCHITECT, V98, P289, DOI 10.1016/j.sysarc.2019.02.009
   Zhang JH, 2020, CCS '20: PROCEEDINGS OF THE 2020 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P2039, DOI 10.1145/3372297.3417278
   Zhang JH, 2020, P IEEE S SECUR PRIV, P859, DOI 10.1109/SP40000.2020.00052
   Zhang JL, 2017, IEEE T VLSI SYST, V25, P1520, DOI 10.1109/TVLSI.2016.2619682
   Zhang Y, 2021, CONF PROC INT SYMP C, P416, DOI 10.1109/ISCA52012.2021.00040
   Zhang YP, 2017, P IEEE S SECUR PRIV, P863, DOI 10.1109/SP.2017.43
   Zhao WJ, 2021, NATL SCI REV, V8, DOI 10.1093/nsr/nwab185
   Zhichao Zhao, 2016, Information and Communications Security. 17th International Conference, ICICS 2015. Revised Selected Papers: LNCS 9543, P82, DOI 10.1007/978-3-319-29814-6_8
NR 46
TC 2
Z9 2
U1 1
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2023
VL 135
AR 102807
DI 10.1016/j.sysarc.2022.102807
EA DEC 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8A9IC
UT WOS:000916545900001
DA 2024-07-18
ER

PT J
AU Ramegowda, D
   Lin, M
AF Ramegowda, Deepak
   Lin, Man
TI Energy efficient mixed task handling on real-time embedded systems using
   FreeRTOS
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE DVFS; Power management; FreeRTOS
AB With the increased use of embedded devices in Industrial electronics, like relays, battery life has gained more and more attention. Modern processors can use Dynamic Voltage Frequency Scaling (DVFS) techniques for energy reduction and temperature control. However, DVFS is not well supported by systems running with Real-Time operating systems like FreeRTOS, which is a widely used real-time operation system (RTOS) in the industry. Furthermore, energy-efficient DVFS techniques for Mixed Tasksets (including periodic and aperiodic tasks) are hardly investigated. This paper extends the classic well-known DVFS technique Cycle Conserving algorithm to handle Mixed Taskset (CCMT algorithm) and implements it on a real-time embedded platform powered by FreeRTOS. We describe our experience implementing CCMT on a real platform with limited DVFS and corresponding scheduler support. Results show that we can successfully apply CCMT to handle aperiodic requests while meeting the deadlines of the periodic tasks and saving energy on the FreeRTOS platform. The algorithm is tested on an ARM Cortex-M7 processor integrated with frequency scaling and power management. Over 5% to 10% energy savings can be achieved for a standard real-time scheduling mechanism without penalty in application throughput.
C1 [Ramegowda, Deepak] St Francis Xavier Univ, Antigonish, NS, Canada.
   [Lin, Man] St Francis Xavier Univ, Comp Sci, Antigonish, NS, Canada.
C3 Saint Francis Xavier University - Canada; Saint Francis Xavier
   University - Canada
RP Lin, M (corresponding author), St Francis Xavier Univ, Comp Sci, Antigonish, NS, Canada.
EM mlin@stfx.ca
CR Acun B, 2019, 2019 TENTH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), DOI 10.1109/igsc48788.2019.8957174
   Aydin H, 2004, IEEE T COMPUT, V53, P584, DOI 10.1109/TC.2004.1275298
   Bhuiyan A, 2020, IEEE T PARALL DISTR, V31, P2097, DOI 10.1109/TPDS.2020.2985701
   Brodowski Dominik., Linux CPUFreq Governors
   Buttazzo GC, 2011, HARD REAL-TIME COMPUTING SYSTEMS: PREDICTABLE SCHEDULING ALGORITHMS AND APPLICATIONS, THIRD EDITION, P1, DOI 10.1007/978-1-14614-0676-1
   Carraro E., 2016, THESIS
   cedlabs, AGNION LITHIUM ION S
   Chen YL, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18093068
   Dhiman G, 2009, IEEE T COMPUT AID D, V28, P676, DOI 10.1109/TCAD.2009.2015740
   Digalwar M, 2013, INT CONF IND INF SYS, P643, DOI 10.1109/ICIInfS.2013.6732060
   freertos, MASTERING FREERTOS R
   Huang H, 2020, IEEE T IND INFORM, V16, P1938, DOI 10.1109/TII.2019.2953932
   Kase R., 2016, THESIS
   Lin X, 2015, IEEE T SERV COMPUT, V8, P175, DOI 10.1109/TSC.2014.2381227
   Liu J., 2000, Real-Time Systems
   MaemoTM, MAEM DEV
   Mehariya S, 2014, 2014 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), P62, DOI 10.1109/ICACCI.2014.6968620
   Muhammad F, 2017, IEEE SYST J, V11, P931, DOI 10.1109/JSYST.2015.2446205
   Perale D, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102236
   Pillai P., 2001, Operating Systems Review, V35, P89, DOI 10.1145/502059.502044
   Ramegowda D, 2021, 2021 IEEE SMARTWORLD, UBIQUITOUS INTELLIGENCE & COMPUTING, ADVANCED & TRUSTED COMPUTING, SCALABLE COMPUTING & COMMUNICATIONS, INTERNET OF PEOPLE, AND SMART CITY INNOVATIONS (SMARTWORLD/SCALCOM/UIC/ATC/IOP/SCI 2021), P170, DOI 10.1109/SWC50871.2021.00032
   S.M. Electronics, RM0455 REF MAN STM32
   Saha S., 2012, IEEE Sarnoff Symposium, P1
   Saifullah A., 2020, 32 EUR C REAL TIM SY, V2, P26
   Seo E, 2008, IEEE T PARALL DISTR, V19, P1540, DOI 10.1109/TPDS.2008.104
   Sprunt B., 1989, Scheduling Sporadic and Aperiodic Events in a Hard Real-Time System
   Wu XD, 2010, LECT NOTES COMPUT SC, V6289, P344, DOI 10.1007/978-3-642-15672-4_29
   Yang JJ, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102119
   Zeng H, 2002, ACM SIGPLAN NOTICES, V37, P123, DOI 10.1145/605432.605411
   Zhang QC, 2019, IEEE T SERV COMPUT, V12, P739, DOI 10.1109/TSC.2018.2867482
   Zhou T, 2022, IEEE T NETW SCI ENG, V9, P3886, DOI 10.1109/TNSE.2021.3123280
   Zhuravlev S, 2013, IEEE T PARALL DISTR, V24, P1447, DOI 10.1109/TPDS.2012.20
NR 32
TC 8
Z9 8
U1 6
U2 34
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2022
VL 131
AR 102708
DI 10.1016/j.sysarc.2022.102708
EA AUG 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4W9UR
UT WOS:000860500200015
DA 2024-07-18
ER

PT J
AU Hu, RQ
   She, ZK
AF Hu, Ruiqi
   She, Zhikun
TI OURS: Over- and Under-approximating Reachable Sets for analytic
   time-invariant differential equations
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Reachable set; Evolution function; Over approximation; Under
   approximation; Parametric disturbances
ID SYSTEMS; VERIFICATION; COMPUTATION; SOLVER
AB We present OURS, a precision-oriented MATLAB tool for computing Over-and Under-approximations of Reachable Sets for analytic time-invariant differential equations. The main theoretical framework behind OURS is introduced, including the concept of evolution function, whose zero sub-level sets are used to describe reachable sets, and a series representation of evolution function. Especially, using the partial sums of this series, OURS finds over-and under-approximations of evolution function at time-instants: it consecutively estimates each remainder of the corresponding partial sum of the series with interval arithmetics until one remainder satisfies the designated precision, and then builds over-and under-approximations with this remainder. The structure of OURS is also presented, such as the forms of inputs and outputs, and technical implementations of the crucial steps inside. Moreover, we compare OURS with two other existing methods on some benchmarks. Finally, OURS is additionally extended to deal with a class of time-invariant differential systems with disturbances described by uncertain parameters. The performance of OURS in dealing with parametric uncertainties is also shown by two examples with comparisons and discussions.
C1 [Hu, Ruiqi; She, Zhikun] Beihang Univ, LMIB & Sch Math Sci, SKLSDE, Beijing 100191, Peoples R China.
C3 Beihang University
RP Hu, RQ (corresponding author), Beihang Univ, LMIB & Sch Math Sci, SKLSDE, Beijing 100191, Peoples R China.
EM by1809102@buaa.edu.cn; zhikun.she@buaa.edu.cn
RI Hu, Ruiqi/GYJ-2509-2022
OI She, Zhikun/0000-0003-2762-8730
FU Beijing Natural Science Foundation, China [Z180005]
FX This work was supported by the Beijing Natural Science Foundation, China
   (Z180005) . This is an extended and revised version of our earlier
   conference paper [1] . Different from [1] , we have a new section to
   explain that OURS can be extended to deal with a class of time-invariant
   differential systems with disturbances described by uncertain
   parameters, including two examples with comparisons and discussions.
   Acknowledgments The authors would like to thank the three anonymous
   reviewers for their insightful suggestions and comments on the earlier
   SETTA-2021 submission. Especially, the authors deeply thank the two
   anonymous reviewers of the journal submission for their detailed
   comments, which greatly help the authors to improve the quality of the
   paper.
CR Althoff M., 2013, P 16 INT C HYBRID SY, P173
   Althoff M., 2015, P WORKSH APPL VER CO, P120, DOI DOI 10.29007/ZBKV
   [Anonymous], FLOWSTAR
   [Anonymous], MITCHELL
   [Anonymous], 2011, P INT C COMP AID VER, DOI DOI 10.1007/978-3-642-22110-1
   Chen M, 2018, IEEE T AUTOMAT CONTR, V63, P3675, DOI 10.1109/TAC.2018.2797194
   Chen X, 2012, REAL TIM SYST SYMP P, P183, DOI 10.1109/RTSS.2012.70
   Dang T, 2010, HSSC 10: PROCEEDINGS OF THE 13TH ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P11
   Frehse G, 2005, LECT NOTES COMPUT SC, V3414, P258
   Girard A, 2006, LECT NOTES COMPUT SC, V3927, P257
   Goubault E, 2020, IEEE CONTR SYST LETT, V4, P928, DOI 10.1109/LCSYS.2020.2997261
   Goubault E, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P11, DOI 10.1145/3302504.3311794
   Granvilliers L, 2006, ACM T MATH SOFTWARE, V32, P138, DOI 10.1145/1132973.1132980
   Hu R., 2021, SETTA 2021, V13071, P261
   Julius AA, 2009, LECT NOTES COMPUT SC, V5469, P223, DOI 10.1007/978-3-642-00602-9_16
   Kaynama S, 2012, HSCC 12: PROCEEDINGS OF THE 15TH ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, P55
   Kaynama S, 2011, IEEE DECIS CONTR P, P6110, DOI 10.1109/CDC.2011.6161424
   Kochdumper N., 2021, CORAL REEFS, P1
   Kochdumper N, 2020, IEEE DECIS CONTR P, P2130, DOI 10.1109/CDC42340.2020.9304022
   Kurzhanskiy AA, 2006, IEEE DECIS CONTR P, P1498, DOI 10.1109/CDC.2006.377036
   Li ML, 2018, LECT NOTES COMPUT SC, V11022, P252, DOI 10.1007/978-3-030-00151-3_15
   Li YA, 2018, HSCC 2018: PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (PART OF CPS WEEK), P130, DOI 10.1145/3178126.3178153
   Luo B, 2015, NEURAL NETWORKS, V71, P150, DOI 10.1016/j.neunet.2015.08.007
   Margellos K, 2011, IEEE T AUTOMAT CONTR, V56, P1849, DOI 10.1109/TAC.2011.2105730
   Mitchell IM, 2008, J SCI COMPUT, V35, P300, DOI 10.1007/s10915-007-9174-4
   Mitchell IM, 2007, LECT NOTES COMPUT SC, V4416, P428
   Mitchell IM, 2005, IEEE T AUTOMAT CONTR, V50, P947, DOI 10.1109/TAC.2005.851439
   Nedialkov NS, 2011, MATH ENG-SER, P3
   Plaku E, 2009, FORM METHOD SYST DES, V34, P157, DOI 10.1007/s10703-008-0058-5
   Ratschan S, 2010, SIAM J CONTROL OPTIM, V48, P4377, DOI 10.1137/090749955
   Ratschan S, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1210268.1210276
   Rungger M, 2018, HSCC 2018: PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (PART OF CPS WEEK), P61, DOI 10.1145/3178126.3178127
   She ZK, 2021, IEEE T AUTOMAT CONTR, V66, P1414, DOI 10.1109/TAC.2020.2994019
   Tomlin CJ, 2000, P IEEE, V88, P949, DOI 10.1109/5.871303
   Wang TC, 2013, IEEE T AUTOMAT CONTR, V58, P2508, DOI 10.1109/TAC.2013.2263916
   Xin Chen, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P258, DOI 10.1007/978-3-642-39799-8_18
   Xue B, 2020, IEEE T AUTOMAT CONTR, V65, P1468, DOI 10.1109/TAC.2019.2923049
   Xue B, 2018, HSCC 2018: PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (PART OF CPS WEEK), P51, DOI 10.1145/3178126.3178133
NR 38
TC 1
Z9 1
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2022
VL 128
AR 102580
DI 10.1016/j.sysarc.2022.102580
EA JUN 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2C8FZ
UT WOS:000811098400004
DA 2024-07-18
ER

PT J
AU Feng, XL
   Chen, XZ
   Li, RL
   Li, JL
   Song, CL
   Liu, D
   Tan, YJ
   Qiao, L
AF Feng, Xiaoliu
   Chen, Xianzhang
   Li, Ruolan
   Li, Jiali
   Song, Chunlin
   Liu, Duo
   Tan, Yujuan
   Qiao, Lei
TI CoDiscard: A revenue model based cross-layer cooperative discarding
   mechanism for flash memory devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE NAND flash; Flash memory device; TRIM command; Write amplification
AB Write amplification inside the flash memory device is a severe problem, which shortens the flash's lifespan and degrades its performance. The TRIM command is proposed to reduce write amplification by avoiding unnecessary relocation in flash memory devices. However, the significant overhead causes the TRIM command to be completely prohibited by common file systems when I/O is busy. This completely prohibited TRIM strategy not only affects the lifespan of the flash memory device but also degrades the performance due to the huge write amplification. In this paper, we propose CoDiscard, a revenue model based cross-layer cooperative discarding mechanism, to optimize the I/O performance and reduce write amplification under intensive workloads. The core idea of CoDiscard is to sieve the high performance-price-ratio TRIM commands to the flash memory device because they can reduce write amplification significantly, thus improving performance. To identify such TRIM commands, we propose a revenue model to predict the write amplification reduction and the corresponding overhead. Based on the revenue model, CoDiscard employs a cross-layer cooperative scheme to schedule the TRIM command. The CoDiscard scheduler in the file system is responsible for making decisions. The CoDiscard monitor in the flash memory device is used to monitor the changing of revenue model related information. We conduct the experiment under real workloads. The results show that the performance improves for 113% and 118.4%, and the write amplification reduces up to 12.12x and 8.18x.
C1 [Feng, Xiaoliu; Chen, Xianzhang; Li, Ruolan; Li, Jiali; Song, Chunlin; Liu, Duo; Tan, Yujuan] Chongqing Univ, Key Lab Dependable Serv Comp Cyber Phys Soc, Minist Educ, Chongqing, Peoples R China.
   [Feng, Xiaoliu; Chen, Xianzhang; Li, Ruolan; Li, Jiali; Song, Chunlin; Liu, Duo; Tan, Yujuan] Chongqing Univ, Coll Comp Sci, Chongqing 400044, Peoples R China.
   [Qiao, Lei] Beijing Inst Control Engn, Beijing 100190, Peoples R China.
C3 Chongqing University; Chongqing University
RP Qiao, L (corresponding author), Beijing Inst Control Engn, Beijing 100190, Peoples R China.
EM fly2mars@163.com
RI Li, Jiaxi/HTS-3430-2023; li, Jiali/HGF-2395-2022; liang,
   liang/IAO-8518-2023; Chen, Xianzhang/GOH-1024-2022; li,
   Jiali/JCE-6298-2023
OI Li, Jiaxi/0000-0002-8197-8590; li, Jiali/0000-0001-6202-7741; li,
   Jiali/0000-0001-6202-7741; Chen, Xianzhang/0000-0001-8987-377X
FU Key Project of Technological Innovation Application Development Plan of
   Chongqing City [cstc2019jscx-mbdxX0022]
FX This document is the results of the research project funded by the the
   Key Project of Technological Innovation Application Development Plan of
   Chongqing City cstc2019jscx-mbdxX0022.
CR Agarwal R, 2010, IEEE GLOBE WORK, P1846, DOI 10.1109/GLOCOMW.2010.5700261
   Bhimani J, 2017, IEEE IPCCC
   Bjorling M, 2021, PROCEEDINGS OF THE 2021 USENIX ANNUAL TECHNICAL CONFERENCE, P689
   Bjorling M, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P359
   Boboila S, 2011, IEEE S MASS STOR SYS
   Chen Y, 2020, J PHYS C SERIES, V1533
   Cobb D., 2012, Intel Developer Forum
   Desnoyers P, 2012, P 5 ANN INT SYSTEMS, P1
   Du YZ, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101828
   Frankie T., 2012, P 50 ANN SE REG C NE, P59
   Gao CM, 2018, IEEE NON-VOLATILE ME, P31, DOI 10.1109/NVMSA.2018.00018
   Giryoung Kim, 2011, Proceedings of the 2011 6th International Conference on Computer Sciences and Convergence Information Technology (ICCIT 2011), P422
   Han K, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101758
   Hu X.-Y., 2009, System and Storage Conference (SYSTOR), DOI DOI 10.1145/1534530.1534544
   Hyun C., 2011, 23 ACM S OP SYST PRI
   Jung Myoungsoo, 2013, ACM INT C MEAS MOD C, P203, DOI DOI 10.1145/2465529.2465548
   Kang DH, 2018, INT CONF BIG DATA, P360, DOI 10.1109/BigComp.2018.00060
   Katcher Jeffrey., 1997, POSTMARK NEW FILE SY
   Kim B, 2014, 2014 IEEE 3RD GLOBAL CONFERENCE ON CONSUMER ELECTRONICS (GCCE), P709, DOI 10.1109/GCCE.2014.7031128
   Kim J., 2010, The Fifth International Workshop on Software Support for Portable Storage, P7
   Kirock Kwon, 2017, 2017 IEEE International Conference on Consumer Electronics (ICCE), P424, DOI 10.1109/ICCE.2017.7889381
   Lee, 2015, USENIX ATC, V15, P235
   Lee G, 2022, J SYST ARCHITECT, V122, DOI 10.1016/j.sysarc.2021.102338
   Lee K, 2018, 2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC)
   Lee M.-W., 2012, Proceedings of the 21st ACM international conference on Information and knowledge management, CIKM'12, P1342
   Li HC, 2018, PROCEEDINGS OF THE 16TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P83
   Liang Y, 2021, IEEE T COMPUT AID D, V40, P1782, DOI 10.1109/TCAD.2020.3027656
   Lim SH, 2014, J SYST ARCHITECT, V60, P684, DOI 10.1016/j.sysarc.2014.04.002
   Pan YB, 2020, IEEE T CONSUM ELECTR, V66, P242, DOI 10.1109/TCE.2020.2991213
   Qin HW, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102233
   Qin HW, 2019, DES AUT TEST EUROPE, P1064, DOI [10.23919/date.2019.8715049, 10.23919/DATE.2019.8715049]
   Red Hat Software, 2022, PERFORMANCE EVALUATI
   Rodeh O, 2013, ACM T STORAGE, V9, DOI 10.1145/2501620.2501623
   Saxena M., 2010, 2010 USENIX ANN TECH
   Tarasov Vasily, 2016, USENIX; login, V41, P6
   Tripathy S, 2022, J SYST ARCHITECT, V122, DOI 10.1016/j.sysarc.2021.102334
   Van Houdt Benny, 2013, Performance Evaluation Review, V41, P191
   Wang WS, 2021, J SYST ARCHITECT, V113, DOI 10.1016/j.sysarc.2020.101902
   Whitehouse Steven, 2007, P LIN S CIT, P253
   Worden D.J, 2004, STORAGE NETWORKS, P85
   Xie X. N., 2019, IEEE COMP SOC ANN, P1, DOI [10.1109/ISEMC48616.2019.8986140, DOI 10.1109/ISVLSI.2019.00010]
   Yoo J, 2018, ACM T STORAGE, V14, DOI 10.1145/3162614
   Zhang JC, 2016, PROCEEDINGS OF USENIX ATC '16: 2016 USENIX ANNUAL TECHNICAL CONFERENCE, P87
   Zhou D, 2015, I S WORKL CHAR PROC, P12, DOI 10.1109/IISWC.2015.8
   Zhou Y, 2021, PR IEEE COMP DESIGN, P49, DOI 10.1109/ICCD53106.2021.00020
   Zhou Y, 2021, PROCEEDINGS OF THE 19TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '21), P187
NR 46
TC 1
Z9 1
U1 0
U2 26
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2022
VL 128
AR 102564
DI 10.1016/j.sysarc.2022.102564
EA MAY 2022
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2C8FZ
UT WOS:000811098400007
DA 2024-07-18
ER

PT J
AU Chang, Q
   Zha, AL
   Wang, WM
   Liu, X
   Onishi, M
   Lei, L
   Er, MJ
   Maruyama, T
AF Chang, Qiong
   Zha, Aolong
   Wang, Weimin
   Liu, Xin
   Onishi, Masaki
   Lei, Lei
   Er, Meng Joo
   Maruyama, Tsutomu
TI Efficient stereo matching on embedded GPUs with zero-means cross
   correlation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Stereo vision; ZNCC; Zigzag scanning; Embedded GPU; Jetson Tx2
ID FPGA; IMPLEMENTATION; SYSTEM
AB Mobile stereo-matching systems have become an important part of many applications, such as automated-driving vehicles and autonomous robots. Accurate stereo-matching methods usually lead to high computational complexity; however, mobile platforms have only limited hardware resources to keep their power consumption low; this makes it difficult to maintain both an acceptable processing speed and accuracy on mobile platforms. To resolve this trade-off, we herein propose a novel acceleration approach for the well-known zero-means normalized cross correlation (ZNCC) matching cost calculation algorithm on a Jetson Tx2 embedded GPU. In our method for accelerating ZNCC, target images are scanned in a zigzag fashion to efficiently reuse one pixel's computation for its neighboring pixels; this reduces the amount of data transmission and increases the utilization of on-chip registers, thus increasing the processing speed. As a result, our method is 2X faster than the traditional image scanning method, and 26% faster than the latest NCC method. By combining this technique with the domain transformation (DT) algorithm, our system show real-time processing speed of 32 fps, on a Jetson Tx2 GPU for 1280x384 pixel images with a maximum disparity of 128. Additionally, the evaluation results on the KITTI 2015 benchmark show that our combined system is more accurate than the same algorithm combined with census by 7.26%, while maintaining almost the same processing speed.
C1 [Chang, Qiong] Tokyo Inst Technol, Sch Comp, Tokyo, Japan.
   [Zha, Aolong] Univ Tokyo, Res Ctr Adv Sci & Technol, Tokyo, Japan.
   [Wang, Weimin; Liu, Xin; Onishi, Masaki] Natl Inst Adv Ind Sci & Technol, Artificial Intelligence Res Ctr, Tokyo, Japan.
   [Lei, Lei] CHINASOFT TOKYO CORP, Dept Software Dev, Tokyo, Japan.
   [Er, Meng Joo] Dalian Maritime Univ, Sch Marine Elect Engn, Artificial Intelligence & Marine Robot, Dalian, Peoples R China.
   [Maruyama, Tsutomu] Univ Tsukuba, Grad Sch Syst & Informat Engn, Tsukuba, Ibaraki, Japan.
C3 Tokyo Institute of Technology; University of Tokyo; National Institute
   of Advanced Industrial Science & Technology (AIST); Dalian Maritime
   University; University of Tsukuba
RP Zha, AL (corresponding author), Univ Tokyo, Res Ctr Adv Sci & Technol, Tokyo, Japan.
EM q.chang@c.titech.ac.jp; a-zha@g.ecc.u-tokyo.ac.jp;
   weimin.wang@aist.go.jp; xin.liu@aist.go.jp; onishi.masaki@aist.go.jp;
   phoebe_leilei@hotmail.com; mjer@dlmu.edu.cn;
   maruyama@darwin.esys.tsukuba.ac.jp
RI Wang, Weimin/L-7870-2018; Zha, Aolong/AAE-2033-2020; LIU,
   XIN/D-1771-2009; Chang, Qiong/AAR-6208-2020; Chang, Qiong/JAC-8756-2023
OI Wang, Weimin/0000-0001-6557-7175; Zha, Aolong/0000-0003-2480-6597; LIU,
   XIN/0000-0002-2336-7409; Chang, Qiong/0000-0002-4447-0480
FU New Energy and industrial technology Development Organization (NEDO);
   JSPS KAKENHI [21K17868]; Grants-in-Aid for Scientific Research
   [21K17868] Funding Source: KAKEN
FX This paper is based on results obtained from a project commissioned by
   the New Energy and industrial technology Development Organization (NEDO)
   and JSPS KAKENHI Grant Numbers 21K17868.
CR Chang Q., 2019, P 2 INT C ALG COMP A, P370
   Chang Q, 2020, PR IEEE COMP DESIGN, P597, DOI 10.1109/ICCD50377.2020.00104
   Chang Q, 2018, IEEE INT CONF ASAP, P17
   Chang Q, 2018, IEEE ACCESS, V6, P42030, DOI 10.1109/ACCESS.2018.2859445
   Chen ZY, 2015, IEEE I CONF COMP VIS, P972, DOI 10.1109/ICCV.2015.117
   Cui H, 2019, MEDD C EMBED COMPUT, P712
   Pham CC, 2013, IEEE T CIRC SYST VID, V23, P1119, DOI 10.1109/TCSVT.2012.2223794
   Dehnavi M, 2017, J SYST ARCHITECT, V81, P32, DOI 10.1016/j.sysarc.2017.10.002
   Dovesi Pier Luigi, 2020, 2020 IEEE International Conference on Robotics and Automation (ICRA), P10780, DOI 10.1109/ICRA40945.2020.9196784
   Fan R., 2017, IM SYST TECHN IST 20, P1
   Hartmann C, 2019, J SYST ARCHITECT, V97, P304, DOI 10.1016/j.sysarc.2018.10.005
   Hernandez-Juarez D, 2016, PROCEDIA COMPUT SCI, V80, P143, DOI 10.1016/j.procs.2016.05.305
   Kuo PC, 2018, IEEE T CIRC SYST VID, V28, P3274, DOI 10.1109/TCSVT.2017.2732061
   Lin C, 2017, SIGNAL PROCESS-IMAGE, V52, P64, DOI 10.1016/j.image.2017.01.001
   Menze M, 2015, PROC CVPR IEEE, P3061, DOI 10.1109/CVPR.2015.7298925
   Mittal S, 2019, J SYST ARCHITECT, V97, P428, DOI 10.1016/j.sysarc.2019.01.011
   NVIDIA Corporation, 2019, NVIDIA CUDA C PROGR
   Rahnama O, 2019, IEEE T CIRCUITS-II, V66, P773, DOI 10.1109/TCSII.2019.2909169
   Smolyanskiy N, 2018, IEEE COMPUT SOC CONF, P1120, DOI 10.1109/CVPRW.2018.00147
   Tonioni A, 2019, PROC CVPR IEEE, P195, DOI 10.1109/CVPR.2019.00028
   Torun MU, 2016, J PARALLEL DISTR COM, V96, P172, DOI 10.1016/j.jpdc.2016.05.014
   Wang WQ, 2015, IEEE T CIRC SYST VID, V25, P1696, DOI 10.1109/TCSVT.2015.2397196
   Wang Y, 2019, IEEE INT CONF ROBOT, P5893, DOI [10.1109/ICRA.2019.8794003, 10.1109/icra.2019.8794003]
   Werner M, 2014, IEEE T CONSUM ELECTR, V60, P66, DOI 10.1109/TCE.2014.6780927
   Zhang XC, 2020, IEEE T CIRC SYST VID, V30, P4390, DOI 10.1109/TCSVT.2019.2957275
   Zhang XC, 2019, IEEE T CIRC SYST VID, V29, P1530, DOI 10.1109/TCSVT.2018.2833743
NR 26
TC 11
Z9 11
U1 4
U2 21
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2022
VL 123
AR 102366
DI 10.1016/j.sysarc.2021.102366
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YH0BB
UT WOS:000742841200004
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Feng, ZW
   Deng, QX
   Cai, MY
   Li, JH
AF Feng, Zhiwei
   Deng, Qingxu
   Cai, Mingyang
   Li, Jinghua
TI Efficient Reservation-based Fault-Tolerant Scheduling for IEEE 802.1Qbv
   Time-Sensitive Networking
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time system; Industrial network; Time-Sensitive Network;
   Fault-tolerance scheduling; Cyclic Redundancy Check; Reservation-based
   time slices
ID ALGORITHM
AB Time-Sensitive Networking (TSN) is one of the enhanced Ethernet technologies for the real-time application of industrial networks in the future. However, unexpected data errors caused by transient influence like electromagnetic interference may be occurred during the data transmission. One common way to tolerate such failures is to directly transmit multiple instance copies, such as IEEE 802.1 CB. However, wasting limited network resources is one of the drawbacks, since not all message copies could be received incorrectly. Cyclic Redundancy Check (CRC) can detect such errors when data is received, then the detection result is notified to the sending node. Despite that the re-transmission is performed only if the returned detection result is negative or time-out, the occurrence of errors are uncertain. Consequently, the time when responding to the re-transmission requests is also random, which results in different transmission sequences and violates the deterministic transmission service of TSN. Furthermore, CRC detection results messages also might be fault during transmission. To tackle the above drawbacks, we propose a novel offline reservation-based fault tolerance scheduling algorithm for IEEE 802.1 Qbv TSN. Firstly, the Dijkstra algorithm is used to generate the routing for each flow. Then, the resource allocation is generated by Satisfiability Modulo Theories according to TSN constraints formulated to guarantee the deterministic transmission for Time-Trigger (TT) flows, CRC related flows, and the reserved re-transmissions of TT flows. Finally, the queues are also open for non-TT flows in the time slice reserved for re-transmissions of TT flows to enhance the throughput of non-TT flows. Through extensive simulations, we demonstrate the effectiveness of the proposed approach in terms of acceptance ratio, execution time and the wasted resources.
C1 [Feng, Zhiwei; Deng, Qingxu; Cai, Mingyang; Li, Jinghua] Northeastern Univ, Shenyang 110819, Liaoning, Peoples R China.
C3 Northeastern University - China
RP Deng, QX (corresponding author), Northeastern Univ, Shenyang 110819, Liaoning, Peoples R China.
EM dengqx@mail.neu.edu.cn
RI Feng, Zhiwei/JYP-1132-2024
OI Deng, Qingxu/0000-0002-5185-6306; Feng, Zhiwei/0000-0002-6101-8656
FU National Key R&D Program of China [2018YFB1702003]; National Natural
   Science Foundation of China [62072085, 62102073 61871107, XLYC1902017]
FX This work is sponsored in part by National Key R&D Program of China
   under Grant No. 2018YFB1702003, National Natural Science Foundation of
   China under Grant No. 62072085, 62102073 61871107 and Xingliao Yingcai
   Program under Grant No. XLYC1902017.
CR Alvarez I., 2018, 16 INT WORKSH REAL T
   Alvarez I, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21030756
   Alvarez I, 2019, IEEE INT C EMERG, P1375, DOI [10.1109/ETFA.2019.8868997, 10.1109/etfa.2019.8868997]
   Alvarez I, 2018, IEEE INT C EMERG, P1113, DOI 10.1109/ETFA.2018.8502614
   Aminzadeh S, 2011, IEEE T COMPUT, V60, P1288, DOI 10.1109/TC.2011.42
   Ashjaei M., 2021, J SYST ARCHIT
   Ashjaei M, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102037
   Atallah AA, 2018, IEEE INT ON LINE, P151, DOI 10.1109/IOLTS.2018.8474201
   Chang SH, 2021, COMPUT COMMUN, V172, P183, DOI 10.1016/j.comcom.2021.03.019
   Craciunas SS, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P183, DOI 10.1145/2997462997470
   Craciunas SS, 2016, REAL-TIME SYST, V52, P161, DOI 10.1007/s11241-015-9244-x
   Dobrin R., 2019, 4 INT WORKSH SEC DEP
   Dobrin R, 2008, RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, P337, DOI 10.1109/RTCSA.2008.6
   Ergenç D, 2021, IEEE INFOCOM SER, DOI 10.1109/INFOCOM42981.2021.9488750
   Feng Zhiwei, 2021, IEEE INTERNET THINGS
   Gavrilut V.M., 2018, DESIGN OPTIMIZATION
   Gavrilut V, 2018, 2018 14TH IEEE INTERNATIONAL WORKSHOP ON FACTORY COMMUNICATION SYSTEMS (WFCS 2018)
   Gavrilut V, 2017, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2017), P267, DOI 10.1145/3139258.3139284
   Hofmann R, 2020, IEEE EMBED SYST LETT, V12, P105, DOI 10.1109/LES.2019.2960744
   Jin X, 2020, IEEE ACCESS, V8, P6751, DOI 10.1109/ACCESS.2020.2964690
   Kehrer S, 2014, 2014 IEEE EMERGING TECHNOLOGY AND FACTORY AUTOMATION (ETFA)
   Kong WJ, 2021, IEEE ACCESS, V9, P91710, DOI 10.1109/ACCESS.2021.3092572
   Koren I., 2020, Fault-Tolerant Systems, V2nd
   Kostrzewa A, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102208
   Lei Xu, 2020, 2020 IEEE Conference on Industrial Cyberphysical Systems (ICPS), P111, DOI 10.1109/ICPS48405.2020.9274702
   LIN S, 1984, IEEE COMMUN MAG, V22, P5, DOI 10.1109/MCOM.1984.1091865
   Lin YH, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102141
   Lo Bello L, 2019, P IEEE, V107, P1094, DOI 10.1109/JPROC.2019.2905334
   Nasr A, 2019, PREP BIOCHEM BIOTECH, V49, P464, DOI 10.1080/10826068.2019.1575860
   Nayak NG, 2018, IEEE T IND INFORM, V14, P2066, DOI 10.1109/TII.2017.2782235
   Oliver RS, 2018, IEEE REAL TIME, P13, DOI 10.1109/RTAS.2018.00008
   Pahlevan M., 2021, J. Commun., V16
   Park T, 2019, DES AUT TEST EUROPE, P420, DOI [10.23919/DATE.2019.8714953, 10.23919/date.2019.8714953]
   Pop P, 2016, IET CYBER PHYS SYST, V1, P86, DOI 10.1049/iet-cps.2016.0021
   Python, 2021, PEP 569 PYTH 38 REL
   Schweissguth E., 2020, P IEEE 26 INT C EMB, P1, DOI DOI 10.1109/RTCSA50079.2020.9203662
   Skarin P, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON EDGE COMPUTING (IEEE EDGE), P50, DOI 10.1109/EDGE.2018.00014
   Vlk M, 2020, IEEE T COMMUN, V68, P7023, DOI 10.1109/TCOMM.2020.3014105
   Wang Y, 2021, ALEX ENG J, V60, P107, DOI 10.1016/j.aej.2020.06.013
   Wikipedia, 2020, TIME SENS NETW
   Xue JL, 2021, 2021 IFIP/IEEE INTERNATIONAL SYMPOSIUM ON INTEGRATED NETWORK MANAGEMENT (IM 2021), P604
   Yu QH, 2020, IEEE ACCESS, V8, P37855, DOI 10.1109/ACCESS.2020.2974580
   Yu QH, 2020, IEEE T IND INFORM, V16, P3778, DOI 10.1109/TII.2019.2925538
   Zhou JL, 2017, J CIRCUIT SYST COMP, V26, DOI 10.1142/S0218126617500165
   Zhou YB, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3458768
NR 45
TC 11
Z9 12
U1 1
U2 31
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2022
VL 123
AR 102381
DI 10.1016/j.sysarc.2021.102381
EA JAN 2022
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YV1LI
UT WOS:000752494100003
DA 2024-07-18
ER

PT J
AU Liu, Q
   Hao, ZZ
   Peng, Y
   Jiang, HB
   Wu, J
   Peng, T
   Wang, GJ
   Zhang, SB
AF Liu, Qin
   Hao, Zhengzheng
   Peng, Yu
   Jiang, Hongbo
   Wu, Jie
   Peng, Tao
   Wang, Guojun
   Zhang, Shaobo
TI SecVKQ: Secure and verifiable kNN queries in sensor-cloud systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Security; Verification; kNN queries; Sensor-cloud systems; Edge
   computing
ID NEAREST-NEIGHBOR QUERY; PRIVACY; AUTHENTICATION
AB Sensor-cloud has gained increasingly popularity since it bridges the physical world and the cyber world through pervasive computation. This paper focuses on secure and verifiable k nearest neighbor (kNN) queries over large-scale outsourced datasets in sensor-cloud systems. Existing work in this line often incurred high computational and communication overheads, remaining far away from practical and scalable. To this end, we propose SecVKQ, a two-phase search framework, which mainly includes a preliminary screening phase and an exact search phase. SecVKQ purposely takes advantage of secure data separation and adaptive encryption strategy, embracing edge servers into the classic dual-cloud model, so as to optimize query performance. Under SecVKQ, we design a series of secure protocols and develop a succinct verification strategy to derive a unified solution. The experimental results demonstrate the effectiveness of SecVKQ. Compared to the state-of-theart work, SecVKQ achieves a speed-up of two orders of magnitude in search latency, and a savings of 50% communication cost for verification.
C1 [Liu, Qin; Hao, Zhengzheng; Peng, Yu; Jiang, Hongbo] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha 410082, Hunan, Peoples R China.
   [Wu, Jie] Temple Univ, Dept Comp & Informat Sci, Philadelphia, PA 19122 USA.
   [Peng, Tao; Wang, Guojun] Guangzhou Univ, Sch Comp Sci, Guangzhou 510006, Guangdong, Peoples R China.
   [Zhang, Shaobo] Hunan Univ Sci & Technol, Sch Comp Sci & Engn, Xiangtan 411201, Hunan, Peoples R China.
C3 Hunan University; Pennsylvania Commonwealth System of Higher Education
   (PCSHE); Temple University; Guangzhou University; Hunan University of
   Science & Technology
RP Liu, Q (corresponding author), Hunan Univ, Coll Comp Sci & Elect Engn, Changsha 410082, Hunan, Peoples R China.
EM gracelq628@hnu.edu.cn
RI Shaobo, Zhang/GZL-5342-2022
OI Shaobo, Zhang/0000-0001-7980-9651
FU NSFC, China [61632009, 61872133, 61802076]; NSF, USA [CNS 1824440, CNS
   1828363, CNS 1757533, CNS 1629746, CNS 1651947]; CERNET Innovation
   Project [NGII20190409]; Guangdong Provincial Natural Science Foundation,
   China [2017A030308006]; Hunan Provincial Natural Science Foundation of
   China [2020JJ3015]
FX This work was supported in part by NSFC, China grants 61632009,
   61872133, and 61802076; NSF, USA grants CNS 1824440, CNS 1828363, CNS
   1757533, CNS 1629746, and CNS 1651947; the CERNET Innovation Project
   (NGII20190409) ; the Guangdong Provincial Natural Science Foundation,
   China (No. 2017A030308006) , and the Hunan Provincial Natural Science
   Foundation of China (Grant No. 2020JJ3015) .
CR Agrawal R., 2004, P SIGMOID 04, P563
   Alazab M, 2020, IEEE ACCESS, V8, P85454, DOI 10.1109/ACCESS.2020.2991067
   Chen H, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P2111
   Cui NN, 2020, PROC INT CONF DATA, P253, DOI 10.1109/ICDE48307.2020.00029
   Elmehdwi Y, 2014, PROC INT CONF DATA, P664, DOI 10.1109/ICDE.2014.6816690
   Eltayieb N, 2019, J SYST ARCHITECT, V98, P165, DOI 10.1016/j.sysarc.2019.07.005
   GOLDWASSER S, 1989, SIAM J COMPUT, V18, P186, DOI 10.1137/0218012
   Hu HB, 2011, PROC INT CONF DATA, P601, DOI 10.1109/ICDE.2011.5767862
   Jiang SR, 2019, IEEE T CLOUD COMPUT, V7, P799, DOI 10.1109/TCC.2017.2684811
   Jing YN, 2014, IEEE T KNOWL DATA EN, V26, P1494, DOI 10.1109/TKDE.2013.174
   Kim HI, 2019, DATA KNOWL ENG, V123, DOI 10.1016/j.datak.2017.07.005
   Lei X., 2020, P CNS, P1
   Lei XY, 2019, PROC INT CONF DATA, P662, DOI 10.1109/ICDE.2019.00065
   Li R., 2020, ADAPTIVE SECURE NEAR, DOI [10.1109/TDSC.2020.2998039, DOI 10.1109/TDSC.2020.2998039]
   Liu A, 2015, PROC INT CONF DATA, P66, DOI 10.1109/ICDE.2015.7113273
   Liu Q, 2018, IEEE GLOB COMM CONF
   Liu Q, 2022, IEEE T SERV COMPUT, V15, P1799, DOI 10.1109/TSC.2020.3020688
   Liu Q, 2021, IEEE T NETW SERV MAN, V18, P2046, DOI 10.1109/TNSM.2020.3045467
   Liu Q, 2022, IEEE T SERV COMPUT, V15, P69, DOI 10.1109/TSC.2019.2922177
   Liu Q, 2019, J PARALLEL DISTR COM, V133, P93, DOI 10.1016/j.jpdc.2019.06.012
   Liu Q, 2017, IEEE T PARALL DISTR, V28, P1417, DOI 10.1109/TPDS.2016.2615020
   Luo J, 2019, J SYST ARCHITECT, V97, P34, DOI 10.1016/j.sysarc.2019.01.019
   Manolopoulos Y., 2006, ADV INFO KNOW PROC, DOI 10.1007/978-1-84628-293-5
   MERKLE RC, 1990, LECT NOTES COMPUT SC, V435, P218, DOI 10.1007/0-387-34805-0_21
   Mykletun E., 2006, ACM Transaction on Storage, V2, P107, DOI 10.1145/1149976.1149977
   Naveed M, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P644, DOI 10.1145/2810103.2813651
   Okabe A., 2001, The College Mathematics Journal, DOI [10.2307/2687299, DOI 10.2307/2687299]
   Paillier P, 1999, LECT NOTES COMPUT SC, V1592, P223
   Pang HweeHwa., 2005, PROC ACM INTE C MANA, P407
   Papadopoulos S, 2011, IEEE T KNOWL DATA EN, V23, P641, DOI 10.1109/TKDE.2010.157
   Rong H, 2016, IEEE TRUST BIG, P236, DOI [10.1109/TrustCom.2016.0069, 10.1109/TrustCom.2016.68]
   Wang BY, 2016, IEEE INFOCOM SER
   Wang T, 2022, IEEE T IND INFORM, V18, P4981, DOI 10.1109/TII.2021.3103547
   Wang T, 2021, IEEE T COMPUT, V70, P1285, DOI 10.1109/TC.2021.3060484
   Wang T, 2022, IEEE T NETW SCI ENG, V9, P2015, DOI 10.1109/TNSE.2021.3083263
   Wang XY, 2020, IEEE INFOCOM SER, P2253, DOI [10.1109/infocom41043.2020.9155505, 10.1109/INFOCOM41043.2020.9155505]
   Wang XK, 2021, IEEE T IND INFORM, V17, P2231, DOI 10.1109/TII.2020.2999901
   Wong WK, 2009, ACM SIGMOD/PODS 2009 CONFERENCE, P139
   Wu SR, 2019, PROC INT CONF DATA, P626, DOI 10.1109/ICDE.2019.00062
   Xie X, 2017, INFORM FUSION, V38, P35, DOI 10.1016/j.inffus.2017.02.009
   Xu C, 2019, INT CONF MANAGE DATA, P141, DOI 10.1145/3299869.3300083
   Xue KP, 2017, IEEE T INF FOREN SEC, V12, P1596, DOI 10.1109/TIFS.2017.2675864
   Yang SM, 2019, J PARALLEL DISTR COM, V134, P25, DOI 10.1016/j.jpdc.2019.07.013
   Yang Y, 2009, VLDB J, V18, P631, DOI 10.1007/s00778-008-0113-2
   Yao A. C., 1986, 27th Annual Symposium on Foundations of Computer Science (Cat. No.86CH2354-9), P162, DOI 10.1109/SFCS.1986.25
   Yao B, 2013, PROC INT CONF DATA, P733, DOI 10.1109/ICDE.2013.6544870
   Yi X, 2014, PROC INT CONF DATA, P640, DOI 10.1109/ICDE.2014.6816688
   Yu KP, 2021, IEEE T INTELL TRANSP, V22, P4337, DOI 10.1109/TITS.2020.3042504
   Yuan LJ, 2023, CONCURR COMP-PRACT E, V35, DOI 10.1002/cpe.6503
   Zhang R, 2015, IEEE T DEPEND SECURE, V12, P111, DOI 10.1109/TDSC.2014.2309133
   Zhang SB, 2018, IEEE INTERNET THINGS, V5, P4191, DOI 10.1109/JIOT.2018.2842470
   Zheng XY, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101666
   Zhu XY, 2022, CONCURR COMP-PRACT E, V34, DOI 10.1002/cpe.5747
NR 53
TC 5
Z9 5
U1 1
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2021
VL 120
AR 102300
DI 10.1016/j.sysarc.2021.102300
EA OCT 2021
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WI1WT
UT WOS:000708159300005
OA Bronze
DA 2024-07-18
ER

PT J
AU Li, S
   Shen, W
   Bilal, M
   Xu, XL
   Dou, WC
   Moustafa, N
AF Li, Shu
   Shen, Wei
   Bilal, Muhammad
   Xu, Xiaolong
   Dou, Wanchun
   Moustafa, Nour
TI Fair and size-scalable participant selection framework for large-scale
   mobile crowdsensing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Blockchain; Supply chain; Reputation assessment; C-PBFT; Mobile
   crowdsensing
AB Mobile Crowdsensing (MCS) is a cost-efficient community sensing paradigm. It employs massive mobile computing devices such as smartphones to sense and propagate data collectively. Two main problems in MCS aiming to use these applications efficiently and their generated data are participants selection problem and incentive mechanism design problem. Specifically, the participant selection problem is to select a suitable set of participants for collecting the sensing data, while incentive mechanism design is to allocate the suitable incentives to these participants. Since the incentives allocated to the participants affect their behaviors, the system needs to adopt different participant selection methods under different incentive mechanisms. This paper proposes a dynamic participant selection method to select suitable participants under a flexible incentive mechanisms framework. We first adopt a game theory method to estimate the effect that the incentives bring to the participants' behavior and then predict their mobility patterns. Based on the predicted mobility patterns of the participants, we design a distributed approximate algorithm to solve the participant selection problem. Finally, comprehensive experiments on a real-life large-scale dataset have demonstrated that our method outperforms other well-recognized baselines in various incentive mechanisms.
C1 [Li, Shu; Shen, Wei; Dou, Wanchun] Nanjing Univ, State Key Lab Novel Software Technol, Nanjing, Peoples R China.
   [Bilal, Muhammad] Hankuk Univ Foreign Studies, Dept Comp & Elect Syst Engn, Yongin, South Korea.
   [Xu, Xiaolong] Nanjing Univ Informat Sci & Technol Nanjing, Nanjing, Peoples R China.
   [Moustafa, Nour] Univ New South Wales, Sch Engn & Informat Technol SEIT, Cyber Secur & Com, Canberra, ACT, Australia.
C3 Nanjing University; Hankuk University Foreign Studies; Nanjing
   University of Information Science & Technology; University of New South
   Wales Sydney
RP Bilal, M (corresponding author), Hankuk Univ Foreign Studies, Dept Comp & Elect Syst Engn, Yongin, South Korea.
EM shuli@smail.nju.edu.cn; shenwei0917@126.com; m.bilal@ieee.org;
   xlxu@ieee.org; douwc@nju.edu.cn; nour.moustafa@adfa.edu.au
RI Bilal, Muhammad/F-5225-2019; Xu, Xiaolong/U-2547-2019; Moustafa,
   Nour/Z-1160-2018
OI Bilal, Muhammad/0000-0003-4221-0877; Xu, Xiaolong/0000-0003-4879-9803;
   Moustafa, Nour/0000-0001-6127-9349
FU National Science Foundation of China [91318301, 61672276]; Key Research
   and Development Project of Jiangsu Province [BE2015154, BE2016120,
   BE2019104]; Collaborative Innovation Center of Novel Software
   Technology, Nanjing University; EU FP7 CROWN project
   [PIRSES-GA-2013-610524]
FX This paper is partially supported by the National Science Foundation of
   China under Grant No. 91318301 and No. 61672276, the Key Research and
   Development Project of Jiangsu Province under Grant No. BE2015154,
   BE2016120, BE2019104, the Collaborative Innovation Center of Novel
   Software Technology, Nanjing University and the EU FP7 CROWN project
   under grant number PIRSES-GA-2013-610524.
CR Antonic A, 2016, FUTURE GENER COMP SY, V56, P607, DOI 10.1016/j.future.2015.08.005
   Chen ZY, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102011
   Chon Y, 2013, UBICOMP'13: PROCEEDINGS OF THE 2013 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING, P3, DOI 10.1145/2493432.2493498
   El Barachi M, 2021, PERS UBIQUIT COMPUT, V25, P109, DOI 10.1007/s00779-020-01469-1
   Faltings B, 2014, IEEE T COMPUT, V63, P115, DOI 10.1109/TC.2013.150
   Fan Y, 2015, MOBICOM '15: PROCEEDINGS OF THE 21ST ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P272, DOI 10.1145/2789168.2795179
   Gao RP, 2016, IEEE T MOBILE COMPUT, V15, P1427, DOI 10.1109/TMC.2016.2550040
   Guo B., 2015, P ACM INT JOINT C PE, P49
   Huang C., 2021, IEEE Transactions on Mobile Computing, P1
   Jin H., 2015, P 16 ACM INT S MOB A, P167, DOI DOI 10.1145/2746285.2746310
   Juong-Sik Lee, 2010, 2010 IEEE International Conference on Pervasive Computing and Communications (PerCom 2010), P60, DOI 10.1109/PERCOM.2010.5466993
   Kellerer H., 1997, P INT WORKSH APPR AL, P123
   Lee JS, 2010, PERVASIVE MOB COMPUT, V6, P693, DOI 10.1016/j.pmcj.2010.08.006
   Li WF, 2022, IEEE T CYBERNETICS, V52, P10721, DOI 10.1109/TCYB.2021.3069184
   Liu D., 2015, Proceedings of the 16th ACM International Symposium on Mobile Ad Hoc Networking and Computing, P17
   Qi LY, 2018, IEEE ACCESS, V6, P46926, DOI 10.1109/ACCESS.2018.2866641
   Ra M.-R., 2012, P 10 INT C MOBILE SY, P337
   Reddy S, 2010, LECT NOTES COMPUT SC, V6030, P138, DOI 10.1007/978-3-642-12654-3_9
   Shen W, 2020, CIKM '20: PROCEEDINGS OF THE 29TH ACM INTERNATIONAL CONFERENCE ON INFORMATION & KNOWLEDGE MANAGEMENT, P1355, DOI 10.1145/3340531.3411913
   Sheng X, 2014, IEEE INTERNET THINGS, V1, P328, DOI 10.1109/JIOT.2014.2334271
   Tao D, 2020, PERS UBIQUIT COMPUT, DOI 10.1007/s00779-020-01470-8
   Tao X., 2020, IEEE TRANS CLOUD COM, P1
   Tsujimori T., 2014, P INT WORKSH WEB INT, P1
   Wang XM, 2020, IEEE T VEH TECHNOL, V69, P5570, DOI 10.1109/TVT.2020.2982243
   Wang Zhibo, 2020, IEEE T MOBILE COMPUT
   Xiong HY, 2016, IEEE T MOBILE COMPUT, V15, P2010, DOI 10.1109/TMC.2015.2483505
   Yang H, 2020, PROCEEDINGS OF 2020 IEEE 2ND INTERNATIONAL CONFERENCE ON CIVIL AVIATION SAFETY AND INFORMATION TECHNOLOGY (ICCASIT), P1, DOI 10.1109/ICCASIT50869.2020.9368594
   Yucel F., 2020, CONSUM COMM NETWORK, P1, DOI DOI 10.1109/ccnc46108.2020.9045210
   Zhang DQ, 2014, UBICOMP'14: PROCEEDINGS OF THE 2014 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING, P703, DOI 10.1145/2632048.2632059
   Zhao B, 2021, IEEE T CYBERNETICS, V51, P2858, DOI 10.1109/TCYB.2019.2962011
   Zhao QW, 2014, IEEE INFOCOM SER, P1366, DOI 10.1109/INFOCOM.2014.6848070
   Zheng Y., 2010, IEEE DATA ENG B, V33, P32
   Zheng Y., 2009, WWW, P791, DOI [10.1145/1526709.1526816, DOI 10.1145/1526709.1526816]
   Zheng Y, 2008, PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON UBIQUITOUS COMPUTING (UBICOMP 2008), P312, DOI 10.1145/1409635.1409677
NR 34
TC 6
Z9 6
U1 1
U2 20
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2021
VL 119
AR 102273
DI 10.1016/j.sysarc.2021.102273
EA SEP 2021
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UY7CV
UT WOS:000701678200003
DA 2024-07-18
ER

PT J
AU Srivastava, S
   Narayan, S
   Mittal, S
AF Srivastava, Srishti
   Narayan, Sarthak
   Mittal, Sparsh
TI A survey of deep learning techniques for vehicle detection from UAV
   images
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Review; Drone; "Unmanned aerial vehicle"(UAV); Deep learning; Vehicle
   detection; Object detection
ID AERIAL IMAGES; ENERGY MINIMIZATION; MEAN SHIFT; NETWORK; ARCHITECTURES;
   SEGMENTATION
AB "Unmanned aerial vehicles"(UAVs) are now being used for a wide range of surveillance applications. Specifically, the detection of on-ground vehicles from UAV images has attracted significant attention due to its potential in applications such as traffic management, parking lot management, and facilitating rescue operations in disaster zones and rugged terrains. This paper presents a survey of deep learning techniques for performing on-ground vehicle detection from aerial imagery captured using UAVs (also known as drones). We review the works in terms of their approach to improve accuracy and reduce computation overhead and their optimization objective. We show the similarities and differences of various techniques and also highlight the future challenges in this area. This survey will benefit researchers in the area of artificial intelligence, traffic surveillance, and applications of UAVs.
C1 [Srivastava, Srishti] IIT Dharwad, CSE Dept, Dharwad, Karnataka, India.
   [Narayan, Sarthak] NIT Trichy, ECE Dept, Tiruchirappalli, Tamil Nadu, India.
   [Mittal, Sparsh] IIT Roorkee, ECE Dept, Roorkee, Uttar Pradesh, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Dharwad; National Institute of Technology (NIT
   System); National Institute of Technology Tiruchirappalli; Indian
   Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Roorkee
RP Mittal, S (corresponding author), IIT Roorkee, ECE Dept, Roorkee, Uttar Pradesh, India.
EM srishtisrivastava.ai@gmail.com; sarthak.narayan.nitt@gmail.com;
   sparshfec@iitr.ac.in
RI Mittal, Sparsh/B-4378-2013
OI Mittal, Sparsh/0000-0002-2908-993X; Srivastava,
   Srishti/0000-0003-3634-7279
FU Semiconductor Research Corporation (SRC) , USA [2020-IR-2972]
FX This work was supported in part by Semiconductor Research Corporation
   (SRC) , USA, grant number 2020-IR-2972.
CR Achanta R, 2012, IEEE T PATTERN ANAL, V34, P2274, DOI 10.1109/TPAMI.2012.120
   Ammar Adel, ELECTRONICS, V10
   Ammour N, 2017, REMOTE SENS-BASEL, V9, DOI 10.3390/rs9040312
   [Anonymous], 2016, ARXIV160207360
   Audebert N, 2017, REMOTE SENS-BASEL, V9, DOI 10.3390/rs9040368
   Audebert N, 2017, LECT NOTES COMPUT SC, V10111, P180, DOI 10.1007/978-3-319-54181-5_12
   Badrinarayanan V, 2017, IEEE T PATTERN ANAL, V39, P2481, DOI 10.1109/TPAMI.2016.2644615
   Barnich O, 2011, IEEE T IMAGE PROCESS, V20, P1709, DOI 10.1109/TIP.2010.2101613
   Bazi Y, 2018, IEEE T GEOSCI REMOTE, V56, P3107, DOI 10.1109/TGRS.2018.2790926
   Bengio Y, 2009, FOUND TRENDS MACH LE, V2, P1, DOI 10.1561/2200000006
   Boykov Y, 2001, IEEE T PATTERN ANAL, V23, P1222, DOI 10.1109/34.969114
   Boykov Y, 2004, IEEE T PATTERN ANAL, V26, P1124, DOI 10.1109/TPAMI.2004.60
   Carlet Jennifer, 2017, ARXIV PREPRINT ARXIV
   Chen XY, 2014, IEEE GEOSCI REMOTE S, V11, P1797, DOI 10.1109/LGRS.2014.2309695
   CHENG YZ, 1995, IEEE T PATTERN ANAL, V17, P790, DOI 10.1109/34.400568
   Comaniciu D, 2002, IEEE T PATTERN ANAL, V24, P603, DOI 10.1109/34.1000236
   Dai JF, 2017, IEEE I CONF COMP VIS, P764, DOI 10.1109/ICCV.2017.89
   Dalal N, 2005, PROC CVPR IEEE, P886, DOI 10.1109/cvpr.2005.177
   Deng ZP, 2017, IEEE J-STARS, V10, P3652, DOI 10.1109/JSTARS.2017.2694890
   Ding J, 2019, PROC CVPR IEEE, P2844, DOI 10.1109/CVPR.2019.00296
   Gandhi R., 2018, R-CNN, Fast R-CNN, Faster R-CNN, YOLO - Object Detection Algorithms. R-CNN, Fast R-CNN, Faster R-CNN
   Girshick R, 2015, IEEE I CONF COMP VIS, P1440, DOI 10.1109/ICCV.2015.169
   Girshick R, 2014, PROC CVPR IEEE, P580, DOI 10.1109/CVPR.2014.81
   Gschwend D, 2020, ARXIV PREPRINT ARXIV
   Ham SW, 2020, TRANSPORT RES REC, V2674, P553, DOI 10.1177/0361198120954187
   He KM, 2017, IEEE I CONF COMP VIS, P2980, DOI [10.1109/ICCV.2017.322, 10.1109/TPAMI.2018.2844175]
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Henriques JF, 2012, LECT NOTES COMPUT SC, V7575, P702, DOI 10.1007/978-3-642-33765-9_50
   Hinton GE, 2006, SCIENCE, V313, P504, DOI 10.1126/science.1127647
   Hinton GE, 2002, NEURAL COMPUT, V14, P1771, DOI 10.1162/089976602760128018
   Howard A. G., 2017, PREPRINT
   Hsieh MR, 2017, IEEE I CONF COMP VIS, P4165, DOI 10.1109/ICCV.2017.446
   Ioffe S, 2015, PR MACH LEARN RES, V37, P448
   Jha N.K., 2020, IEEE T COMPUT
   Jha NK, 2020, I CONF VLSI DESIGN, P155, DOI 10.1109/VLSID49098.2020.00044
   Jha NK, 2019, I CONF VLSI DESIGN, P215, DOI 10.1109/VLSID.2019.00056
   Ji H, 2019, IEEE GEOSCI REMOTE S, V16, P1761, DOI 10.1109/LGRS.2019.2909541
   Koga Y, 2018, REMOTE SENS-BASEL, V10, DOI 10.3390/rs10010124
   Konoplich GV, 2016, PROCEEDINGS OF THE XIX IEEE INTERNATIONAL CONFERENCE ON SOFT COMPUTING AND MEASUREMENTS (SCM 2016), P4, DOI 10.1109/SCM.2016.7519666
   Kyrkou C, 2018, DES AUT TEST EUROPE, P967, DOI 10.23919/DATE.2018.8342149
   Lee H., 2009, P 26 ANN INT C MACH, P609
   Li QP, 2019, IEEE T GEOSCI REMOTE, V57, P5028, DOI 10.1109/TGRS.2019.2895362
   Liu XF, 2018, ELECTRONICS-SWITZ, V7, DOI 10.3390/electronics7060078
   Long H, 2019, IEEE ACCESS, V7, P30980, DOI 10.1109/ACCESS.2019.2903422
   Majid Azimi S, 2018, P EUR C COMP VIS ECC, P0
   Mittal S., 2020, J SYST ARCHIT
   Mittal S, 2020, J SYST ARCHITECT, V104, DOI 10.1016/j.sysarc.2019.101689
   Mittal S, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101635
   Mittal S, 2020, NEURAL COMPUT APPL, V32, P1109, DOI 10.1007/s00521-018-3761-1
   Mittal S, 2019, J SYST ARCHITECT, V97, P428, DOI 10.1016/j.sysarc.2019.01.011
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Mou LC, 2018, IEEE T GEOSCI REMOTE, V56, P6699, DOI 10.1109/TGRS.2018.2841808
   Norouzi M, 2009, PROC CVPR IEEE, P2727
   Pattanayak Santanu, 2021, J SYST ARCHIT
   Plastiras G, 2018, PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON DISTRIBUTED SMART CAMERAS (ICDSC'18), DOI 10.1145/3243394.3243692
   Rajput Poonam, 2020, Artificial Neural Networks in Pattern Recognition. 9th IAPR TC3 Workshop, ANNPR 2020. Proceedings. Lecture Notes in Artificial Intelligence. Subseries of Lecture Notes in Computer Science (LNAI 12294), P65, DOI 10.1007/978-3-030-58309-5_5
   Rajput Poonam, 2020, 6 EAI INT C SMART OB
   Redmon J, 2016, PROC CVPR IEEE, P779, DOI 10.1109/CVPR.2016.91
   Ren S, 2015, FASTER R CNN REAL TI, P91
   Ringwald Tobias, 2019, P IEEE C COMP VIS PA
   Saini R, 2020, IEEE WINT CONF APPL, P1616, DOI [10.1109/WACV45572.2020.9093341, 10.1109/wacv45572.2020.9093341]
   Shamos M., 1978, Ph.D. Thesis
   Shastry AC, 2005, IEEE T INTELL TRANSP, V6, P391, DOI 10.1109/TITS.2005.858621
   Shrivastava A, 2016, PROC CVPR IEEE, P761, DOI 10.1109/CVPR.2016.89
   Sommer L, 2018, IEEE IMAGE PROC, P3054, DOI 10.1109/ICIP.2018.8451189
   Sommer L, 2018, IEEE WINT CONF APPL, P635, DOI 10.1109/WACV.2018.00075
   Sommer Lars, 2017, 2017 14 IEEE INT C A
   Sommer LW, 2017, IEEE WINT CONF APPL, P311, DOI 10.1109/WACV.2017.41
   Sparsh Mittal, J SYST ARCHIT, V115
   Srivastava Srishti, 2021, 2021ECECANDLE1 IIT R
   Szegedy C, 2017, AAAI CONF ARTIF INTE, P4278
   Tang TY, 2017, 2017 INTERNATIONAL WORKSHOP ON REMOTE SENSING WITH INTELLIGENT PROCESSING (RSIP 2017)
   Tang TY, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17020336
   Tang TY, 2017, REMOTE SENS-BASEL, V9, DOI 10.3390/rs9111170
   Tayara H, 2018, IEEE ACCESS, V6, P2220, DOI 10.1109/ACCESS.2017.2782260
   Umesh S, 2019, J SYST ARCHITECT, V97, P349, DOI 10.1016/j.sysarc.2018.11.005
   Viola P, 2001, PROC CVPR IEEE, P511, DOI 10.1109/cvpr.2001.990517
   Wu Q., 2019, IEEE 8 DAT DRIV CONT, P574, DOI DOI 10.1109/DDCLS.2019.8908984
   Wu ZY, 2019, IEEE I CONF COMP VIS, P1201, DOI 10.1109/ICCV.2019.00129
   Xie XM, 2018, 2018 IEEE FOURTH INTERNATIONAL CONFERENCE ON MULTIMEDIA BIG DATA (BIGMM)
   Xu YZ, 2017, J ADV TRANSPORT, DOI 10.1155/2017/2823617
   Yang JX, 2019, IEEE ACCESS, V7, P85042, DOI 10.1109/ACCESS.2019.2923407
   Yang MY, 2018, IEEE IMAGE PROC, P3079, DOI 10.1109/ICIP.2018.8451454
   YuanQiang C., PROC 28 ACM INT C MU, P709
   Zeiler MD, 2014, LECT NOTES COMPUT SC, V8689, P818, DOI 10.1007/978-3-319-10590-1_53
   Zhang S, 2018, PROC CVPR IEEE, P4203, DOI 10.1109/CVPR.2018.00442
   Zhang W, 2020, REMOTE SENS-BASEL, V12, DOI 10.3390/rs12111760
   Zhang X, 2018, PROC CVPR IEEE, P6848, DOI 10.1109/CVPR.2018.00716
   Zhong JD, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17122720
   Zhou HL, 2018, IEEE T GEOSCI REMOTE, V56, P7074, DOI 10.1109/TGRS.2018.2848243
NR 90
TC 67
Z9 73
U1 7
U2 55
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102152
DI 10.1016/j.sysarc.2021.102152
EA MAY 2021
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SO1ZJ
UT WOS:000658777300010
DA 2024-07-18
ER

PT J
AU Xu, HY
   Qiu, XY
   Zhang, WK
   Liu, K
   Liu, S
   Chen, WH
AF Xu, Huiying
   Qiu, Xiaoyu
   Zhang, Weikun
   Liu, Kang
   Liu, Shuo
   Chen, Wuhui
TI Privacy-preserving incentive mechanism for multi-leader multi-follower
   IoT-edge computing market: A reinforcement learning approach
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multi-leader multi-follower Stackelberg game; Incentive mechanism;
   Internet of Things; Edge computing; Reinforcement learning;
   Privacy-preserving
ID RESOURCE-ALLOCATION; INDUSTRIAL INTERNET; MOBILE; WIRELESS; SCHEME
AB Computation offloading is a promising solution for resource-limited IoT devices to accomplish computation-intensive tasks. In order to promote the service trading between edge computing service providers and IoT devices, a series of works have explored incentive mechanisms for IoT-edge computing. However, most traditional incentive mechanisms (such as Stackelberg game-based approaches) expose privacy of participants. Moreover, the existing Reinforcement Learning (RL) based incentive mechanisms do not consider the competition among multiple providers, which is not in line with reality. In this paper, taking privacy concern and competition among providers into consideration, we utilize RL technique to design a privacy-preserving incentive mechanism for multiple providers and multiple IoT devices. Specifically, we model the pricing and demand problem of providers and IoT devices as a multi-leader multi-follower Stackelberg game, in which the providers work as leaders to determine their prices first, and then the IoT devices determine their demands as followers. We prove the existence and uniqueness of the Nash Equilibrium (NE) of this game. Due to privacy concern, providers and IoT devices are unwilling to disclose their own parameters, which makes the derivation of NE becoming a great challenge. To address this problem, a new RL-based Pricing Mechanism (RLPM) is proposed, which enables providers to learn their optimal pricing strategies without knowing private information of other participants. Finally, numerical simulations are conducted to illustrate the convergence and effectiveness of the RLPM compared with other existing algorithms.
C1 [Chen, Wuhui] Sun Yat Sen Univ, Sch Data & Comp Sci, Guangzhou, Peoples R China.
   Sun Yat Sen Univ, Natl Engn Res Ctr Digital Life, Guangzhou, Peoples R China.
C3 Sun Yat Sen University; Sun Yat Sen University
RP Chen, WH (corresponding author), Sun Yat Sen Univ, Sch Data & Comp Sci, Guangzhou, Peoples R China.
EM chenwuh@mail.sysu.edu.cn
OI Zhang, Weikun/0000-0001-5211-4235; xu, huiying/0000-0001-9805-7483
FU National Key Research and Development Plan, China [2018YFB1003803];
   National Natural Science Foundation of China [61802450]; Natu-ral
   Science Foundation of Guangdong, China [2018A030313005]; Program for
   Guangdong Introducing Innovative and Entrepreneurial Teams, China
   [2017ZT07X355]; Pearl River Talent Recruitment Program, China
   [2019QN01X130]
FX The work described in this paper was supported by the National Key
   Research and Development Plan, China (2018YFB1003803) , the National
   Natural Science Foundation of China (61802450) , the Natu-ral Science
   Foundation of Guangdong, China (2018A030313005) , the Program for
   Guangdong Introducing Innovative and Entrepreneurial Teams, China
   (2017ZT07X355) and the Pearl River Talent Recruitment Program, China
   (2019QN01X130) .
CR Aitzhan NZ, 2018, IEEE T DEPEND SECURE, V15, P840, DOI 10.1109/TDSC.2016.2616861
   [Anonymous], 2017, CAMB MG MEC
   Asheralieva A., 2019, IEEE T MOBILE COMPUT
   Bowling M, 2002, ARTIF INTELL, V136, P215, DOI 10.1016/S0004-3702(02)00121-2
   Cheng C, 2017, 2017 6TH DATA DRIVEN CONTROL AND LEARNING SYSTEMS (DDCLS), P727, DOI 10.1109/DDCLS.2017.8068163
   Cuzzocrea A, 2017, INT CONF DAT MIN WOR, P992, DOI 10.1109/ICDMW.2017.140
   Deng XH, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101778
   Gao GJ, 2021, IEEE T SERV COMPUT, V14, P1702, DOI 10.1109/TSC.2019.2902549
   Han Z., 2012, GAME THEORY WIRELESS
   Hong ZC, 2019, IEEE T PARALL DISTR, V30, P2759, DOI 10.1109/TPDS.2019.2926979
   Jiao YT, 2019, IEEE T PARALL DISTR, V30, P1975, DOI 10.1109/TPDS.2019.2900238
   Jie YM, 2019, CHINA COMMUN, V16, P22, DOI 10.12676/j.cc.2019.03.003
   Josilo S, 2019, IEEE INFOCOM SER, P2467, DOI [10.1109/infocom.2019.8737480, 10.1109/INFOCOM.2019.8737480]
   Kang JW, 2019, IEEE INTERNET THINGS, V6, P10700, DOI 10.1109/JIOT.2019.2940820
   Kiani A, 2017, IEEE INTERNET THINGS, V4, P2082, DOI 10.1109/JIOT.2017.2750030
   Kim SH, 2018, IEEE COMMUN LETT, V22, P1922, DOI 10.1109/LCOMM.2018.2849401
   Li FX, 2020, IEEE T IND INFORM, V16, P5444, DOI 10.1109/TII.2019.2961662
   Li G, 2020, IEEE T WIREL COMMUN, V19, P624, DOI 10.1109/TWC.2019.2947046
   Li Z., 2020, IEEE INTERNET THINGS, P1
   Li ZN, 2019, IEEE INTERNET THINGS, V6, P6606, DOI 10.1109/JIOT.2019.2908861
   Liu K, 2019, IEEE INTERNET THINGS, V6, P9748, DOI 10.1109/JIOT.2019.2931370
   Liu MY, 2018, IEEE WIREL COMMUN LE, V7, P420, DOI 10.1109/LWC.2017.2780128
   Luo SY, 2019, IEEE ACCESS, V7, P169055, DOI 10.1109/ACCESS.2019.2954898
   Luong NC, 2019, IEEE COMMUN SURV TUT, V21, P3133, DOI 10.1109/COMST.2019.2916583
   McKelvey Richard D, 2006, Gambit: Software tools for game theory
   Qiu XY, 2019, IEEE T VEH TECHNOL, V68, P8050, DOI 10.1109/TVT.2019.2924015
   Schwartz HM, 2014, MULTI-AGENT MACHINE LEARNING: A REINFORCEMENT APPROACH, P1, DOI 10.1002/9781118884614
   Shen H, 2019, J SYST ARCHITECT, V97, P130, DOI 10.1016/j.sysarc.2019.01.005
   Sun W, 2018, IEEE T IND INFORM, V14, P4692, DOI 10.1109/TII.2018.2855746
   Tang J, 2017, COMPUTER, V50, P92, DOI 10.1109/MC.2017.3641648
   Wan SH, 2020, COMPUT COMMUN, V149, P99, DOI 10.1016/j.comcom.2019.10.012
   Wan SH, 2020, J SUPERCOMPUT, V76, P2518, DOI 10.1007/s11227-019-03011-4
   Wang J, 2019, J SYST ARCHITECT, V96, P53, DOI 10.1016/j.sysarc.2018.12.003
   Wang QY, 2022, IEEE T SERV COMPUT, V15, P138, DOI 10.1109/TSC.2019.2924002
   WATKINS CJCH, 1992, MACH LEARN, V8, P279, DOI 10.1007/BF00992698
   Xiao L, 2015, J SUPERCOMPUT, V71, P3237, DOI 10.1007/s11227-015-1420-1
   Xiong ZH, 2020, IEEE T SERV COMPUT, V13, P356, DOI 10.1109/TSC.2019.2947914
   Xiong ZH, 2019, IEEE INTERNET THINGS, V6, P4585, DOI 10.1109/JIOT.2018.2871706
   Xu XW., 2020, DYES PIGMENTS
   Yao HP, 2019, IEEE T IND INFORM, V15, P3602, DOI 10.1109/TII.2019.2902563
   Zhang W.-Z., 2020, IEEE Internet of Things Journal
   Zhou A, 2020, NEURAL COMPUT APPL, V32, P15411, DOI 10.1007/s00521-019-04693-w
NR 42
TC 22
Z9 23
U1 2
U2 23
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2021
VL 114
AR 101932
DI 10.1016/j.sysarc.2020.101932
EA FEB 2021
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA US3RH
UT WOS:000697350100014
DA 2024-07-18
ER

PT J
AU Ashjaei, M
   Sjödin, M
   Mubeen, S
AF Ashjaei, Mohammad
   Sjodin, Mikael
   Mubeen, Saad
TI A novel frame preemption model in TSN networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Time-sensitive networking&amp; nbsp; TSN; Performance analysis; Response
   times; Frame preemption; Automotive networks
ID TIME-SENSITIVE NETWORKING; SCHEDULABILITY ANALYSIS
AB This paper identifies a limitation in the frame preemption model in the TSN standard (IEEE 802.1Q-2018), due to which high priority frames can experience significantly long blocking delays, thereby exacerbating their worst-case response times. This limitation can have a considerable impact on the design, analysis and performance of TSN-based systems. To address this limitation, the paper presents a novel and more efficient frame preemption model in the TSN standard that allows over 90% reduction in the maximum blocking delay leading to lower worst-case response times of high priority frames compared to the frame preemption model used in the existing works. The paper also shows that the improvement becomes even more significant in multi-switch TSN networks. In order to evaluate the effects of preemption, the paper performs simulations by enabling and disabling preemptions as well as enabling and disabling the Hold/Release mechanism supported by TSN. Furthermore, the paper performs a comparative evaluation of the two models of frame preemption in TSN using simulations. The evaluation shows that the maximum response times of high priority frames can be significantly reduced with very small impact on the response times of lower priority frames. The paper also shows the improvement in the maximum response times of higher priority frames using an automotive industrial use case that employs a multi-hop TSN network for on-board communication.
C1 [Ashjaei, Mohammad; Sjodin, Mikael; Mubeen, Saad] Malardalen Univ, Vasteras, Sweden.
C3 Malardalen University
RP Ashjaei, M (corresponding author), Malardalen Univ, Vasteras, Sweden.
EM mohammad.ashjaei@mdh.se; mikael.sjodin@mdh.se; saad.mubeen@mdh.se
RI Mubeen, Saad/HRB-4610-2023
FU Swedish Knowledge Foundation (KKS) via the FIESTA project; Swedish
   Government Agency for Innovation Systems (VINNOVA) via the DESTINE
   project; Swedish Government Agency for Innovation Systems (VINNOVA) via
   the PROVIDENT project; Swedish Knowledge Foundation (KKS) via the HERO
   project; Swedish Knowledge Foundation (KKS) via the DPAC project
FX The work in this paper is supported by the Swedish Government Agency for
   Innovation Systems (VINNOVA) via the DESTINE and PROVIDENT projects, and
   the Swedish Knowledge Foundation (KKS) via the FIESTA, HERO and DPAC
   projects.
CR Alderisi G., 2013, C EM TECHN FACT AUT
   Alderisi G, 2012, IEEE VEHIC NETW CONF, P187, DOI 10.1109/VNC.2012.6407430
   [Anonymous], 2018, IEEE Std 802.1Q-2018, P1, DOI [10.1109/IEEESTD.2018.8403927, DOI 10.1109/IEEESTD.2018.8403927]
   [Anonymous], 2016, 8023BR2016 IEEE
   Arif F. A. R., 2016, 3 INT SCI PRACT C PR
   Ashjaei M, 2017, REAL-TIME SYST, V53, P526, DOI 10.1007/s11241-017-9268-5
   Axer P., 2014, P 9 IEEE INT S IND E
   Bordoloi UD, 2014, 2014 IEEE 20TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA)
   Brunner S., 2017, 13 WORKSH INT SOL EM
   Cao J., 2018, INT WORKSH FACT COMM
   Daigmorte H., 2019, P INT C REAL TIM NET, P80
   Falk Jonathan., 2019, 2019 International Conference on Networked Systems (NetSys), P1
   Farzaneh MH, 2017, IEEE VEHIC NETW CONF, P23, DOI 10.1109/VNC.2017.8275648
   Hellmanns D, 2020, IEEE INT CONF INDUST, P298, DOI 10.1109/ICIT45562.2020.9067122
   Kehrer S, 2014, 2014 IEEE EMERGING TECHNOLOGY AND FACTORY AUTOMATION (ETFA)
   Lee H, 2016, 2016 FIRST IEEE INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND THE INTERNET (ICCCI 2016), P80, DOI 10.1109/CCI.2016.7778882
   Lim H., 2011, COMMUNICATION TECHNO
   Lo Bello L, 2020, J PARALLEL DISTR COM, V144, P153, DOI 10.1016/j.jpdc.2020.06.001
   Lo Bello L, 2019, P IEEE, V107, P1094, DOI 10.1109/JPROC.2019.2905334
   Lo Bello L, 2019, IEEE T IND INFORM, V15, P1038, DOI 10.1109/TII.2018.2879544
   Maxim D, 2017, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2017), P18, DOI 10.1145/3139258.3139283
   Mohammadpour E, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL WORKSHOP ON NETWORK CALCULUS AND APPLICATIONS (NETCAL2018), VOL 2, P1, DOI 10.1109/ITC30.2018.10053
   Mubeen S, 2019, EUROMICRO CONF PROC, P131, DOI 10.1109/SEAA.2019.00029
   Ojewale M.A., 2020, 2020 IEEE 23 INT S R
   Pop P, 2016, IET CYBER PHYS SYST, V1, P86, DOI 10.1049/iet-cps.2016.0021
   Reimann F., 2013, 18 IEEE C EM TECHN F
   Steinbach T., 2011, P 4 INT ICST C SIM T, P375
   Thiele D, 2016, IEEE INT C EMERG
   Thiele D, 2016, DES AUT TEST EUROPE, P187
   Thiele D, 2015, IEEE VEHIC NETW CONF, P251, DOI 10.1109/VNC.2015.7385584
   Umadevi K. S., 2017, INT C MICR DEV CIRC
   Zhang J., 2019, 24 IEEE INT C EM TEC
   Zhao LX, 2018, IEEE REAL TIME, P25, DOI 10.1109/RTAS.2018.00009
NR 33
TC 21
Z9 23
U1 1
U2 46
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102037
DI 10.1016/j.sysarc.2021.102037
EA JAN 2021
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SU7LX
UT WOS:000663315100003
OA hybrid
DA 2024-07-18
ER

PT J
AU Li, YP
   Cao, Q
   Zhang, K
   Ren, F
AF Li, Yanping
   Cao, Qiang
   Zhang, Kai
   Ren, Fang
TI A secure index resisting keyword privacy leakage from access and search
   patterns in searchable encryption
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Privacy protection; (SE); Access pattern; Search pattern; (k-NN)
ID PUBLIC-KEY ENCRYPTION
AB The keyword-based searchable encryption is a very promising technology in the cloud storage, which can supply data users with accurate search services over encrypted data based on queried keywords. An important security objective of this kind of schemes is to resist keyword privacy leakage because it may cause content leakage of to data itself and search preferences of data users. To protect keyword privacy, the existing methods mainly are implemented by keyword ciphertext indistinguishability and trapdoor indistinguishability. And there is few works to resist keyword privacy leakage from access pattern and search pattern simultaneously, which will inevitably affects the further application of this promising technology. In order to avoid keyword privacy leakage from above two patterns, we first construct a novel secure keyword index called the global index pair which is used to construct a k-nearest neighbour search, i.e., a data user can always receive the top-k encrypted files which are the most relevant to the search query. To effectively save computing costs and storage costs for DUs, a new order-preserving transformation is designed in our scheme to generate trapdoor without DUs computing the inverse of matrix. Secondly, our construction is independent of a specific searchable encryption scheme. Any kind of a keyword-based searchable encryption scheme can apply our method to resist the keyword privacy leakage both from access pattern and search pattern. Finally, the detailed security analyses are given to demonstrate that the advantage of any Level-3 attacker launching efficient inside attack from search pattern and access pattern is negligible, i.e., our construction can protect the keyword privacy against an inside attacker.
C1 [Li, Yanping; Zhang, Kai; Ren, Fang] Shaanxi Normal Univ, Sch Math & Informat Sci, Xian 710119, Shaanxi, Peoples R China.
   [Li, Yanping] Beijing Univ Posts & Telecommun, State key Lab Networking & Switching Technol, Beijing 100876, Peoples R China.
   [Cao, Qiang] Beijing Univ Posts & Telecommun, Sch Cyberspace Secur, Beijing 100876, Peoples R China.
C3 Shaanxi Normal University; Beijing University of Posts &
   Telecommunications; Beijing University of Posts & Telecommunications
RP Ren, F (corresponding author), Shaanxi Normal Univ, Sch Math & Informat Sci, Xian 710119, Shaanxi, Peoples R China.
EM lyp@snnu.edu.cn; scq@bupt.edu.cn; kzhang@snnu.edu.cn;
   julia_ssd@foxmail.com
RI Cao, Qiang/AAX-9884-2021
OI Cao, Qiang/0000-0002-1957-3007
FU National Natural Science Foundation of China [61802243]; Key R&D Program
   in industry field of Shaanxi Province, China [2019GY-013]; Fundamental
   Research Funds for the Central Universities, China [GK201002037];
   Natural Science Foundation of Shaanxi Province, China [2019JQ-273,
   2020JM-288]; Open Foundation of State key Laboratory of Networking and
   Switching Technology (Beijing University of Posts and
   Telecommunications), China [SKLNST-2020-1-03]
FX This work was partly supported by the National Natural Science
   Foundation of China under Grant 61802243; the Key R&D Program in
   industry field of Shaanxi Province, China under Grant 2019GY-013; the
   Fundamental Research Funds for the Central Universities, China
   (GK201002037); the Natural Science Foundation of Shaanxi Province, China
   under Grant 2019JQ-273, 2020JM-288; the Open Foundation of State key
   Laboratory of Networking and Switching Technology (Beijing University of
   Posts and Telecommunications), China (SKLNST-2020-1-03).
CR Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P506
   Cambini A, 2003, J OPTIMIZ THEORY APP, V118, P275, DOI 10.1023/A:1025495204834
   Cao Q, 2020, WORLD WIDE WEB, V23, P959, DOI 10.1007/s11280-019-00671-3
   Chang YC, 2005, LECT NOTES COMPUT SC, V3531, P442
   Curtmola R, 2011, J COMPUT SECUR, V19, P895, DOI 10.3233/JCS-2011-0426
   Goh E., 2004, IACR CRYPTOLOGY EPRI
   Goldreich O, 1996, J ACM, V43, P431, DOI 10.1145/233551.233553
   Guo C., 2018, IEEE ACCESS, P1
   Guo C, 2020, IEEE T SERV COMPUT, V13, P1034, DOI 10.1109/TSC.2017.2768045
   Guo C, 2020, IEEE INTERNET THINGS, V7, P3104, DOI 10.1109/JIOT.2020.2964412
   Humphries W. J., 2002, J ED RESOUR COMPUT, V2, P2
   Islam M. S., 2012, Ndss
   Jiang P., 2018, KEYWORD ATTACKS PRIV, P1
   Li XH, 2019, IEEE T VEH TECHNOL, V68, P11309, DOI 10.1109/TVT.2019.2943118
   Li Z, 2019, INT J HIGH PERFORM C, V14, P60, DOI [10.1504/IJHPCN.2019.099744, DOI 10.1504/IJHPCN.2019.099744]
   Liang YR, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101741
   Liu C, 2014, INFORM SCIENCES, V265, P176, DOI 10.1016/j.ins.2013.11.021
   Liu K, 2006, LECT NOTES ARTIF INT, V4213, P297
   Mwitende G, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101777
   Naveed M, 2014, P IEEE S SECUR PRIV, P639, DOI 10.1109/SP.2014.47
   Noroozi M, 2018, NONLINEAR DYNAM, V94, P1127, DOI 10.1007/s11071-018-4413-9
   OSTROVSKY R, 1990, PROCEEDINGS OF THE TWENTY SECOND ANNUAL ACM SYMPOSIUM ON THEORY OF COMPUTING, P514, DOI 10.1145/100216.100289
   Saito T, 2017, INT SYMPOS COMPUT NE, P496, DOI 10.1109/CANDAR.2017.22
   Shen Z., 2018, FRONT COMPUT SCI, V12, P1
   Song DXD, 2000, P IEEE S SECUR PRIV, P44, DOI 10.1109/SECPRI.2000.848445
   Tang Z, 2018, SCI CHINA INFORM SCI, V61, DOI 10.1007/s11432-017-9401-y
   Wong WK, 2009, ACM SIGMOD/PODS 2009 CONFERENCE, P139
   Yang Y, 2018, INFORM SCIENCES, V442, P33, DOI 10.1016/j.ins.2018.02.017
   Yang Y, 2016, IEEE T INF FOREN SEC, V11, P746, DOI 10.1109/TIFS.2015.2509912
NR 29
TC 6
Z9 6
U1 4
U2 22
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2021
VL 115
AR 102006
DI 10.1016/j.sysarc.2021.102006
EA JAN 2021
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RM7TT
UT WOS:000639862100009
DA 2024-07-18
ER

PT J
AU Deng, XH
   Li, J
   Liu, EL
   Zhang, HG
AF Deng, Xiaoheng
   Li, Jun
   Liu, Enlu
   Zhang, Honggang
TI Task allocation algorithm and optimization model on edge collaboration
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Edge computing; Task assignment; Prediction; Q-Learning; Optimization
   algorithm
ID INTERNET
AB This paper investigates a mobile edge computing environment for video analysis tasks where edge nodes provide their computation capacities to process the computation intensive tasks submitted by end users. First, we introduce a Cloudlet Assisted Cooperative Task Assignment (CACTA) system that organizes edge nodes that are geographically close to an end user into a cluster to collaboratively work on the user's tasks. It is challenging for the system to find an optimal strategy that assigns workload to edge nodes to meet the user's optimization goal. To address the challenge, this paper proposes multiple algorithms for different situations. Firstly, considering the situation that historical data cannot be obtained, a multi-round allocation algorithm based on EMA prediction is proposed, and the experimental results prove the efficiency and necessity of multiple rounds of transmission. To address the second case of obtaining historical data, this paper introduces a prediction-based dynamic task assignment algorithm that assigns workload to edge nodes in each time slot based on the prediction of their capacities/costs and an empirical optimal allocation strategy which is learned from an offline optimal solution from historical data. Experimental results demonstrate that our proposed algorithm achieves significantly higher performance than several other algorithms, and especially its performance is very close to that of an offline optimal solution. Finally, we propose an online task assignment algorithm based on Q-learning, which uses the model-free Q-learning algorithm to actively learn the allocation strategy of the system, and the experimental results verify the superiority and effectiveness of this algorithm.
C1 [Deng, Xiaoheng; Li, Jun; Liu, Enlu] Cent South Univ, Sch Comp Sci & Engn, Changsha 410083, Peoples R China.
   [Zhang, Honggang] Univ Massachusetts, Engn Dept, Boston, MA 02125 USA.
C3 Central South University; University of Massachusetts System; University
   of Massachusetts Boston
RP Deng, XH (corresponding author), Cent South Univ, Sch Comp Sci & Engn, Changsha 410083, Peoples R China.
EM dxh@csu.edu.cn; jun_li@csu.edu.cn; liuenlu@csu.edu.cn;
   honggang.zhang@umb.edu
FU National Natural Science Foundation of China [61772553, 61379058];
   Central South University [1053320191131, GCX20190884Y]; USA NSF
   [CNS-1562264]
FX The authors gratefully acknowledge support from National Natural Science
   Foundation of China projects of grant No. 61772553, 61379058 and grant
   No. 1053320191131, GCX20190884Y from Central South University. This
   research was also supported in part by USA NSF grant CNS-1562264. The
   information reported here does not reflect the position or the policy of
   the federal government of USA.
CR [Anonymous], 2012, INT CONF HIGH PERFOR, DOI 10.1145/3458817.3476165
   [Anonymous], 2011, CISC VIS NETW IND GL
   Neto JPA, 2019, J SYST ARCHITECT, V101, DOI 10.1016/j.sysarc.2019.101651
   Bi SZ, 2018, IEEE T WIREL COMMUN, V17, P4177, DOI 10.1109/TWC.2018.2821664
   Cai BL, 2019, J SYST ARCHITECT, V101, DOI 10.1016/j.sysarc.2019.101663
   Cao B, 2019, IEEE COMMUN MAG, V57, P56, DOI 10.1109/MCOM.2019.1800608
   Chen MY, 2021, NAT COMPUT, V20, P105, DOI 10.1007/s11047-020-09794-3
   Chen XF, 2018, IEEE VTS VEH TECHNOL
   De Maio V, 2018, 2018 18TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND GRID COMPUTING (CCGRID), P83, DOI 10.1109/CCGRID.2018.00023
   Dean J, 2008, COMMUN ACM, V51, P107, DOI 10.1145/1327452.1327492
   Farahat M., 2012, IJEE, V2
   Guan PY, 2018, IEEE T VEH TECHNOL, V67, P9052, DOI 10.1109/TVT.2018.2850917
   Gui JS, 2020, MOB INF SYST, V2020, DOI 10.1155/2020/7607316
   Habak K, 2017, SEC 2017: 2017 THE SECOND ACM/IEEE SYMPOSIUM ON EDGE COMPUTING (SEC'17), DOI 10.1145/3132211.3134455
   Holden J., 2016, ELEVATE FAST FORWARD
   Huang MF, 2020, IEEE INTERNET THINGS, V7, P5792, DOI 10.1109/JIOT.2019.2952767
   Ketykó I, 2016, 2016 EUROPEAN CONFERENCE ON NETWORKS AND COMMUNICATIONS (EUCNC), P225, DOI 10.1109/EuCNC.2016.7561037
   Kuang ZF, 2019, IEEE INTERNET THINGS, V6, P557, DOI 10.1109/JIOT.2018.2842738
   Li T, 2018, PROC VLDB ENDOW, V11, P705, DOI 10.14778/3184470.3184474
   Li ZM, 2019, IEEE ACCESS, V7, P105800, DOI 10.1109/ACCESS.2019.2931657
   Lin W., 2016, HOTPNS
   Liu E, 2018, IEEE GLOB COMM CONF
   Liu J, 2016, IEEE INT SYMP INFO, P1451, DOI 10.1109/ISIT.2016.7541539
   Liu YX, 2020, IEEE INTERNET THINGS, V7, P5922, DOI 10.1109/JIOT.2019.2951857
   Lo C., 2017, ICCD 2017
   Luo J, 2019, J SYST ARCHITECT, V97, P34, DOI 10.1016/j.sysarc.2019.01.019
   Ma X., 2017, IWQOS 2017
   Mao HZ, 2017, SIGCOMM '17: PROCEEDINGS OF THE 2017 CONFERENCE OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION, P197, DOI 10.1145/3098822.3098843
   Mao HZ, 2016, PROCEEDINGS OF THE 15TH ACM WORKSHOP ON HOT TOPICS IN NETWORKS (HOTNETS '16), P50, DOI 10.1145/3005745.3005750
   Mnih V, 2015, NATURE, V518, P529, DOI 10.1038/nature14236
   Real J, 2019, J SYST ARCHITECT, V101, DOI 10.1016/j.sysarc.2019.101652
   Sabella D., 2019, White Paper No. 20
   Shen H., 2019, J SYST ARCHIT
   Shojaiemehr B, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.08.005
   Susanto G., 2016, IEEE INF 2016 35
   Wan S., 2019, COMPUT COMMUN
   Wan SH, 2019, FUTURE GENER COMP SY, V91, P382, DOI 10.1016/j.future.2018.08.007
   Wang CM, 2017, IEEE T WIREL COMMUN, V16, P4924, DOI 10.1109/TWC.2017.2703901
   Wang ES, 2017, C IND ELECT APPL, P2017, DOI 10.1109/ICIEA.2017.8283169
   Wang J, 2019, IEEE COMMUN MAG, V57, P64, DOI 10.1109/MCOM.2019.1800971
   Wang L, 2017, INT CON DISTR COMP S, P1281, DOI 10.1109/ICDCS.2017.30
   Wazid M, 2019, J SYST ARCHITECT, V97, P185, DOI 10.1016/j.sysarc.2018.12.005
   Wu NJ, 2012, IEEE INT NEW CIRC, P145, DOI 10.1109/NEWCAS.2012.6328977
   Xu XL, 2019, FUTURE GENER COMP SY, V96, P89, DOI 10.1016/j.future.2019.01.012
   Yang D., 2012, CGC 2012
   Yi SH, 2017, INT CON DISTR COMP S, P2573, DOI 10.1109/ICDCS.2017.182
   Yousefpour A, 2019, J SYST ARCHITECT, V98, P289, DOI 10.1016/j.sysarc.2019.02.009
   Zhang DY, 2020, IEEE T MOBILE COMPUT, V19, P880, DOI 10.1109/TMC.2019.2901474
   Zhang DY, 2016, IEEE J SEL AREA COMM, V34, P3552, DOI 10.1109/JSAC.2016.2611960
NR 49
TC 50
Z9 53
U1 1
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2020
VL 110
AR 101778
DI 10.1016/j.sysarc.2020.101778
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OP2OS
UT WOS:000587924400006
OA Bronze
DA 2024-07-18
ER

PT J
AU Mayank, J
   Mondal, A
AF Mayank, Jaishree
   Mondal, Arijit
TI Efficient SAT encoding scheme for schedulability analysis of
   non-preemptive tasks on multiple computational resources
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Non-preemptive; Scheduling; Boolean satisfiability
AB This work considers exact schedulability analysis of a set of aperiodic non-preemptive tasks on a given set of computational resources, and the problem is known to be NP-Complete. We propose four different SAT-based encoding schemes to address the exact schedulability problem. Each approach requires a different number of variables and generates a distinct number of clauses. We present extensive comparative studies on those approaches for both theoretical and practical results. Interestingly, the encoding scheme that requires the least number of variables is one of the worst encoding schemes among the four. We observe that it is not only the number of variables but also the other factors such as the number of clauses, the number of literals per clause, etc. dictate the performance. Moreover, the solver can play significant role on the performance. Hence, an efficient encoding scheme is absolutely necessary to find a solution quickly for resource-constrained systems.
C1 [Mayank, Jaishree] Indian Inst Technol Patna, Dept Comp Sci & Engn, Patna, Bihar, India.
   [Mondal, Arijit] Indian Inst Technol Patna, Patna, Bihar, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Patna; Indian Institute of Technology (IIT) - Patna;
   Indian Institute of Technology System (IIT System)
RP Mayank, J (corresponding author), Indian Inst Technol Patna, Dept Comp Sci & Engn, Patna, Bihar, India.
EM jmayank@iitp.ac.in; amondal@gmail.com
CR Aloul F, 2013, AFRICON, P809
   Aloul FA, 2013, J COMPUT, V8, P851, DOI 10.4304/jcp.8.4.851-858
   [Anonymous], 2017, INT J ENG TECH SCI R
   [Anonymous], 2008, J. Satisf. Boolean Model. Comput., DOI 10.3233/sat190039
   Biere A., 2018, P SAT COMPETITION 20, P13
   Bonami P, 2006, OPER RES LETT, V34, P387, DOI 10.1016/j.orl.2005.07.001
   Carey M, 2003, TRANSPORT RES A-POL, V37, P195, DOI 10.1016/S0965-8564(02)00012-5
   Creignou N., 2001, SIGACT News, V32, P24, DOI 10.1145/568425.568432
   Cucu-Grosjean L, 2009, INT CONF PARA PROC, P42, DOI 10.1109/ICPPW.2009.31
   Horbach A, 2012, J SCHEDULING, V15, P117, DOI 10.1007/s10951-010-0194-9
   Joo IY, 2017, IEEE T CONSUM ELECTR, V63, P19, DOI 10.1109/TCE.2017.014666
   Krempl M., 2012, P 30 INT C MATH METH, V13
   Tran LD, 2016, 2016 IEEE SIXTH INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND ELECTRONICS (ICCE), P186, DOI 10.1109/CCE.2016.7562634
   Liu WC, 2011, IEEE T PARALL DISTR, V22, P1382, DOI 10.1109/TPDS.2010.204
   Liu WC, 2008, REAL TIM SYST SYMP P, P492, DOI 10.1109/RTSS.2008.49
   Mehrabi A, 2018, IEEE T CONSUM ELECTR, V64, P348, DOI 10.1109/TCE.2018.2864548
   Memik SO, 2002, PR IEEE COMP DESIGN, P395, DOI 10.1109/ICCD.2002.1106801
   Metzner A, 2005, 11th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, Proceedings, P409, DOI 10.1109/RTCSA.2005.90
   Metzner A, 2006, REAL TIM SYST SYMP P, P147, DOI 10.1109/RTSS.2006.44
   Moskewicz MW, 2001, DES AUT CON, P530, DOI 10.1109/DAC.2001.935565
   Patel J, 2018, LECT NOTE NETW SYST, V19, P35, DOI 10.1007/978-981-10-5523-2_4
   Sorensson N., 2005, SAT, V2005, P53
   Tanjo T., 2012, THEORY APPL SATISFIA, P456
   Pham TN, 2015, IEEE ACCESS, V3, P1581, DOI 10.1109/ACCESS.2015.2477299
   Wang C, 2018, POLYM ADVAN TECHNOL, V29, P668, DOI 10.1002/pat.4105
   Woeginger GJ, 2002, OPER RES LETT, V30, P9, DOI 10.1016/S0167-6377(01)00114-6
   Zhang H., 2004, SAT BASED SCHEDULER
NR 27
TC 2
Z9 2
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2020
VL 110
AR 101818
DI 10.1016/j.sysarc.2020.101818
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OP2OS
UT WOS:000587924400011
DA 2024-07-18
ER

PT J
AU Mwitende, G
   Ye, YL
   Ali, I
   Li, FG
AF Mwitende, Gervais
   Ye, Yalan
   Ali, Ikram
   Li, Fagen
TI Certificateless authenticated key agreement for blockchain-based WBANs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE WBAN; CLAKA; Session key; Blockchain; Ring signature
ID SCHEME
AB Authenticated key agreement (AKA) enables communicating parties to mutually establish a session key, in a way that each entity is assured of the authentication of its peer. Certificateless AKA (CLAKA) protocols are widely designed since they avoid the key escrow problem found in identity-based systems and overcome certificateless management overheads in Public Key Infrastructure (PKI). Furthermore, the existing CLAKA were designed to operate in centralized network. Such architecture is a single point of management and single point of failure. We need lightweight protocols that fit with body sensors capabilities. In order to mitigate the aforementioned vulnerabilities, we propose a pairing-based certificateless against the key escrow problem. Our protocol operates in a decentralized system against the single point of failure and management. The protocol establishes a session key in the first phase for communications. The ring signature is used in the second phase for node authentication. The ring signature has advantage of reducing computation costs where a node signs a signature on behalf of others. The signing node remains anonymous and other nodes can verify the signature. Another advantage of ring signature is that there is no specification about the size of the group.
C1 [Mwitende, Gervais; Ye, Yalan; Ali, Ikram; Li, Fagen] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
C3 University of Electronic Science & Technology of China
RP Li, FG (corresponding author), Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
EM mwitendeg@yahoo.fr; fagenli@uestc.edu.cn
RI ye, yalan/JWP-9553-2024; Ali, Ikram/ACC-8075-2022
OI Ali, Ikram/0000-0002-1499-9594
FU National Natural Science Foundation of China [61872058, 61976047];
   Science and Technology Department of Sichuan Province of China
   [2019YFG0122]
FX This work is supported by the National Natural Science Foundation of
   China (grant nos. 61872058 and 61976047) and Science and Technology
   Department of Sichuan Province of China (grant no. 2019YFG0122).
CR Al-Riyami SS, 2003, LECT NOTES COMPUT SC, V2894, P452
   Ali I, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101636
   Alieyan K, 2021, ENTERP INF SYST-UK, V15, P545, DOI 10.1080/17517575.2019.1644673
   Amara Moncef, 2011, 2011 7th International Workshop on Systems, Signal Processing and their Applications (WOSSPA 2011), P247, DOI 10.1109/WOSSPA.2011.5931464
   Cash D, 2008, LECT NOTES COMPUT SC, V4965, P127
   Chow S.S., 2007, IACR CRYPTOL EPRINT, V2007, P236
   Conti M, 2018, IEEE COMMUN SURV TUT, V20, P3416, DOI 10.1109/COMST.2018.2842460
   Daniel RM, 2019, J INF SECUR APPL, V47, P156, DOI 10.1016/j.jisa.2019.05.003
   De La Rosa J.L., 2017, BOOK SURVEY BLOCKCHA, P14
   Dent Alexander W., 2009, Public Key Infrastructures, Services & Applications. 6th European Workshop. EuroPKI 2009. Revised Selected Papers, P1
   Dwivedi AD, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19020326
   Eltayieb N, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101653
   Gervais M, 2019, COMM COM INF SC, V1105, P268, DOI 10.1007/978-981-15-0818-9_18
   Hassan A, 2019, MOBILE NETW APPL, V24, P890, DOI 10.1007/s11036-018-1145-5
   He DB, 2012, COMPUT MATH APPL, V64, P1914, DOI 10.1016/j.camwa.2012.03.044
   Hussain M, 2019, J SYST ARCHITECT, V101, DOI 10.1016/j.sysarc.2019.101655
   Jia XY, 2019, WIREL NETW, V25, P4737, DOI 10.1007/s11276-018-1759-3
   Jiang Q, 2016, J MED SYST, V40, DOI 10.1007/s10916-016-0587-1
   Johnson D., 2001, International Journal of Information Security, V1, P36, DOI 10.1007/s102070100002
   Lansky J., 2018, J SYSTEMS INTEGRATIO, V9, P19, DOI DOI 10.20470/JSI.V9I1.335
   Lauslahti K., 2017, ETLA REPORTS
   Li FG, 2020, WIREL NETW, V26, P913, DOI 10.1007/s11276-018-1839-4
   Li T, 2017, SECUR COMMUN NETW, DOI 10.1155/2017/4167549
   Li X, 2017, COMPUT NETW, V129, P429, DOI 10.1016/j.comnet.2017.03.013
   Lyu QY, 2020, J NETW COMPUT APPL, V149, DOI 10.1016/j.jnca.2019.102444
   MacDonald TJ, 2016, NEW ECON WINDOWS, P279, DOI 10.1007/978-3-319-42448-4_14
   Odelu V, 2017, FUTURE GENER COMP SY, V68, P74, DOI 10.1016/j.future.2016.09.009
   Ostad-Sharif A, 2019, INT J COMMUN SYST, V32, DOI 10.1002/dac.3974
   Portmann E., 2018, HMD PRAXIS WIRTSCHAF, V55, P1362
   Saeed MES, 2019, WIREL NETW, V25, P3081, DOI 10.1007/s11276-018-1704-5
   Vujicic Dejan, 2018, 2018 17 INT S INFOTE, P1, DOI [DOI 10.1109/INFOTEH.2018.8345547, 10.1109/INFOTEH.2018.8345547]
   Wang S., 2008, INT J NETWORK SECURI, V7, P342
   Wazid M, 2019, J SYST ARCHITECT, V97, P185, DOI 10.1016/j.sysarc.2018.12.005
   Zhang L, 2010, INFORM SCIENCES, V180, P1020, DOI 10.1016/j.ins.2009.11.036
   Zhang YY, 2017, MATH PROBL ENG, V2017, P1, DOI 10.1155/2017/7696858
   Zhao HW, 2018, CAAI T INTELL TECHNO, V3, P114, DOI 10.1049/trit.2018.0014
   Zheng QM, 2018, IEEE ACCESS, V6, DOI 10.1109/ACCESS.2017.2775038
   Zheng ZB, 2017, IEEE INT CONGR BIG, P557, DOI 10.1109/BigDataCongress.2017.85
   Zou SH, 2017, SECUR COMMUN NETW, DOI 10.1155/2017/3721234
NR 39
TC 36
Z9 39
U1 1
U2 40
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2020
VL 110
AR 101777
DI 10.1016/j.sysarc.2020.101777
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OP2OS
UT WOS:000587924400005
DA 2024-07-18
ER

PT J
AU Kloda, T
   Bertout, A
   Sorel, Y
AF Kloda, Tomasz
   Bertout, Antoine
   Sorel, Yves
TI Latency upper bound for data chains of real-time periodic tasks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-Time systems; End-to-End latency; Periodic tasks;
   Read-Execute-Write
ID SCHEDULABILITY ANALYSIS; OPTIMIZATION
AB The inter-task communication in embedded real-time systems can be achieved using various patterns and be subject to different timing constraints. One of the most basic communication patterns encountered in today's automotive and aerospace software is the data chain. Each task of the chain reads data from the previous task and delivers the results of its computation to the next task. The data passing does not affect the execution of the tasks that are activated periodically at their own rates. As there is no task synchronization, a task does not wait for its predecessor data; it may execute with old data and get new data at its later release. From the design stage of embedded real-time systems, evaluating if data chains meet their timing requirements, such as the latency constraint, is of the highest importance. The trade-off between accuracy and complexity of the timing analysis is a critical element in the optimization process. In this paper, we consider data chains of real-time periodic tasks executed by a fixed-priority preemptive scheduler upon a single processor. We present a method for the worst-case latency calculation of periodic tasks' data chains. As the method has an exponential time complexity, we derive a polynomial-time upper bound. Evaluations carried out on an automotive benchmark demonstrate that the average bound overestimation is less than 10 percent of the actual value.
C1 [Kloda, Tomasz] Tech Univ Munich, Garching, Germany.
   [Bertout, Antoine] Univ Poitiers, ISAE ENSMA, LIAS, Poitiers, France.
   [Sorel, Yves] Inria Paris, F-75012 Paris, France.
C3 Technical University of Munich; Ecole Nationale Superieure de Mecanique
   et d'Aerotechnique (ISAE-ENSMA); Universite de Poitiers
RP Kloda, T (corresponding author), Tech Univ Munich, Garching, Germany.
EM tomasz.kloda@tum.de; antoine.bertout@univ-poitiers.fr;
   yves.sorel@inria.fr
FU Chair for Cyber-Physical Systems in Production Engineering at TUM;
   Alexander von Humboldt Foundation
FX Tomasz Kloda was supported by the Chair for Cyber-Physical Systems in
   Production Engineering at TUM and the Alexander von Humboldt Foundation.
CR [Anonymous], 2012, TIMING AUGMENTED DES
   [Anonymous], 2013, AUTOSAR TECHN OV REV
   Anwikar V., 2010, 18 INT C REALTIME NE, P119
   Audsley N.C., 1991, P IEEE WORKSH REAL T
   Baruah S, 1999, REAL-TIME SYST, V17, P5, DOI 10.1023/A:1008030427220
   Becker A, 2018, ROUTL PHILOS COMPAN, P44
   Becker M., 2017, ACM SIGBED REV, V14, P1
   Becker M., 2016, 7 INT WORKSHOP ANAL
   Becker M, 2017, J SYST ARCHITECT, V80, P104, DOI 10.1016/j.sysarc.2017.09.004
   Becker M, 2016, IEEE INT CONF EMBED, P159, DOI 10.1109/RTCSA.2016.41
   Bini E, 2004, EUROMICRO, P196, DOI 10.1109/EMRTS.2004.1311021
   Bini E, 2001, EUROMICRO, P59, DOI 10.1109/EMRTS.2001.934000
   Biondi A, 2018, IEEE REAL TIME, P240, DOI 10.1109/RTAS.2018.00032
   Cheramy M., 2014, P WATERS, P6
   CLARK D, 1989, PROCEEDINGS - 1989 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION, VOL 1-3, P1004, DOI 10.1109/ROBOT.1989.100112
   Davare A, 2007, DES AUT CON, P278, DOI 10.1109/DAC.2007.375172
   Deng P, 2016, IEEE T COMPUT, V65, P3552, DOI 10.1109/TC.2016.2557322
   DiNatale M, 2012, UNDERSTANDING AND USING THE CONTROLLER AREA NETWORK COMMUNICATION PROTOCOL: THEORY AND PRACTICE, P1, DOI 10.1007/978-1-4614-0314-2
   Durrieu G, 2014, Embedded Real Time Software
   Ebert C, 2017, IEEE SOFTWARE, V34, P33, DOI 10.1109/MS.2017.82
   Feiertag Nico., 2008, Workshop on Compositional Theory and Technology for Real-Time Embedded Systems (CRTS)
   Forget Julien, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P301, DOI 10.1109/RTAS.2010.26
   Forget J, 2017, IEEE INT C EMERG
   Forget Julien, 2010, P ACM S APPL COMPUTI, P527
   García JJG, 2000, EUROMICRO, P15, DOI 10.1109/EMRTS.2000.853988
   GERBER R, 1995, IEEE T SOFTWARE ENG, V21, P579, DOI 10.1109/32.392979
   GERBER R, 1994, REAL TIM SYST SYMP P, P192, DOI 10.1109/REAL.1994.342716
   Goossens Joel., 2001, Proceedings of the RTS Embedded System, P133
   Gutierrez JCP, 1997, EUROMICRO, P136, DOI 10.1109/EMWRTS.1997.613774
   Hamann A., 2017, 29 EUROMICRO C REAL, V76, p10:1
   Han CC, 1997, REAL TIM SYST SYMP P, P36, DOI 10.1109/REAL.1997.641267
   Honsberger, 1976, MATH GEMS, VII
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Khatib J, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P87, DOI 10.1145/2997465.2997479
   Klaus T, 2018, PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2018), DOI 10.1145/3273905.3273923
   Kloda T, 2018, IEEE INT C EMERG, P360, DOI 10.1109/ETFA.2018.8502498
   Knuth D. E., ART COMPUTER PROGRAM, V2
   Kramer S, 2015, RECURSIONS THEOR MED, P1, DOI 10.5117/9789089647412
   Krawczyk L, 2019, 2019 ACM/IEEE 22ND INTERNATIONAL CONFERENCE ON MODEL DRIVEN ENGINEERING LANGUAGES AND SYSTEMS COMPANION (MODELS-C 2019), P44, DOI 10.1109/MODELS-C.2019.00013
   LEUNG JYT, 1980, INFORM PROCESS LETT, V11, P115, DOI 10.1016/0020-0190(80)90123-4
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Lo Bello L, 2019, IEEE T IND INFORM, V15, P1038, DOI 10.1109/TII.2018.2879544
   Martinez J., 2017, INT WORKSH AN TOOLS
   Mohaqeqi M, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P171, DOI 10.1145/2997465.2997490
   Mok AK, 1996, REAL TIM SYST SYMP P, P22, DOI 10.1109/REAL.1996.563696
   Mubeen S, 2019, SOFTW SYST MODEL, V18, P39, DOI 10.1007/s10270-017-0579-8
   Mubeen S, 2013, COMPUT SCI INF SYST, V10, P453, DOI 10.2298/CSIS120614011M
   Natale M.D., 2007, SAE TECHNICAL PAPER
   Pagetti C., 2015, PROGRAMMING MUTLIMAN
   Pagetti C, 2011, DISCRETE EVENT DYN S, V21, P307, DOI 10.1007/s10626-011-0107-x
   Pazzaglia P, 2019, DES AUT TEST EUROPE, P1543, DOI [10.23919/DATE.2019.8715017, 10.23919/date.2019.8715017]
   Pellizzoni R, 2005, REAL-TIME SYST, V30, P105, DOI 10.1007/s11241-005-0506-x
   Pellizzoni R, 2004, EUROMICRO, P204, DOI 10.1109/EMRTS.2004.1311022
   Pellizzoni R, 2007, J COMPUT SYST SCI, V73, P186, DOI 10.1016/j.jcss.2006.04.002
   Rahni A, 2012, REAL-TIME SYST, V48, P320, DOI 10.1007/s11241-012-9147-z
   Rajeev A. C., 2010, INT C EMB SOFTW EMSO, P129
   Schlatow Johannes, 2016, 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). Proceedings, DOI 10.1109/RTAS.2016.7461332
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   TINDELL K, 1994, MICROPROC MICROPROG, V40, P117, DOI 10.1016/0165-6074(94)90080-9
   Traore K, 2006, 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P10, DOI 10.1109/RTCSA.2006.21
   Walter R., DIGITAL AVIONICS HDB
   Wyss R., 2013, 28 ANN ACM S APPL CO, P1682
   Wyss R., 2013, APPROCHES FORMELLES
   Xu Y, 2016, IEEE INT CONF EMBED, P182, DOI 10.1109/RTCSA.2016.44
   Zeng H., 2008, THESIS
   Zeng HB, 2009, INT SYM IND EMBED, P1, DOI [10.1109/CLEOPR.2009.5292378, 10.1109/SIES.2009.5196185]
   Zeng HB, 2009, IEEE T IND INFORM, V5, P388, DOI 10.1109/TII.2009.2032067
   Zhao YC, 2018, IEEE T COMPUT AID D, V37, P2188, DOI 10.1109/TCAD.2018.2857380
NR 68
TC 9
Z9 9
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2020
VL 109
AR 101824
DI 10.1016/j.sysarc.2020.101824
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OA2QK
UT WOS:000577636500015
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Sun, J
   Yin, L
   Zou, MH
   Zhang, Y
   Zhang, TQ
   Zhou, JL
AF Sun, Jin
   Yin, Lu
   Zou, Minhui
   Zhang, Yi
   Zhang, Tianqi
   Zhou, Junlong
TI Makespan-minimization workflow scheduling for complex networks with
   social groups in edge computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Workflows; Makespan; Social groups; Edge computing; Scheduling
   optimization
ID RESOURCE-ALLOCATION; PARTITIONING ALGORITHMS; ENERGY-EFFICIENT; MOBILE;
   DEPLOYMENT
AB Edge computing enables users to offload certain computation loads in complex applications to a nearby network consisting of multiple mobile devices such that the mobile devices' resources can be integrated to afford these complex applications. Due to the social relationships among the owners of mobile devices, networks in edge computing are always complex and consist of multiple sub-networks intersecting at several joint devices. In such complex networks, a joint device can communicate with all devices belonging to all sub-networks that intersect at this joint device while a general device can only communicate with the devices belonging to the same subnetwork. This paper studies the makespan-minimization workflow scheduling problem for the aforementioned complex networks in edge computing environments, and formulates the problem as an integer program. Due to the limited energy capacity of each device, the dependence among workflow tasks, as well as network complexity, it is challenging to achieve feasible scheduling solutions for the concerned problem. Therefore, we propose a family of task allocation strategies to cope with different types of tasks in the workflow. These strategies are further integrated with a greedy strategy to construct an improved greedy search (IGS) algorithm which is capable of generating feasible solutions satisfying all constraints. In addition, we propose an improved composite heuristic (ICH) algorithm that employs IGS to initialize a feasible solution and uses a two-layer improvement scheme to further enhance the quality of the initial solution. Simulation results show that our proposed IGS achieves an 100% probability of generating feasible solutions, as compared to a 2.3% probability achieved by using the general round-robin scheduling algorithm. Furthermore, IGS and ICH outperform the counterpart scheduling algorithms in terms of makespan reduction.
C1 [Sun, Jin; Yin, Lu; Zou, Minhui; Zhang, Yi; Zhang, Tianqi; Zhou, Junlong] Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, 200 Xiaolingwei St, Nanjing 210094, Peoples R China.
C3 Nanjing University of Science & Technology
RP Zhou, JL (corresponding author), Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, 200 Xiaolingwei St, Nanjing 210094, Peoples R China.
EM jlzhou@njust.edu.cn
RI Yin, Lu/KPY-0818-2024; SUN, JIN/GPX-9641-2022; Zou, Minhui/KFB-9355-2024
OI Yin, Lu/0000-0002-1138-3225; Zou, Minhui/0000-0001-8330-8331
FU National Natural Science Foundation of China [61872185, 61802185];
   Natural Science Foundation of Jiangsu Province of China [BK20180470,
   BK20190447]; Jiangsu Planned Projects for Postdoctoral Research Funds
   [2019K025]; Fundamental Research Funds for the Central Universities
   [30919011233, 30919011402, 30920021132]; Open Research Project of The
   Hubei Key Laboratory of Intelligent Geo-Information Processing
   [KLIGIP-2018A04]
FX A preliminary version of this paper appeared in [2018 IEEE International
   Conference on Progress in Informatics and Computing (PIC), Suzhou,
   China, December 14-16, 2018]. This work was supported in part by the
   National Natural Science Foundation of China under Grants 61872185 and
   61802185, in part by the Natural Science Foundation of Jiangsu Province
   of China under Grants BK20180470 and BK20190447, in part by the Jiangsu
   Planned Projects for Postdoctoral Research Funds under Grant 2019K025,
   in part by the Fundamental Research Funds for the Central Universities
   under Grants 30919011233, 30919011402, and 30920021132, and in part by
   Open Research Project of The Hubei Key Laboratory of Intelligent
   Geo-Information Processing under Grant KLIGIP-2018A04.
CR Abbas N, 2018, IEEE INTERNET THINGS, V5, P450, DOI 10.1109/JIOT.2017.2750180
   Bohez S, 2015, SIMUL MODEL PRACT TH, V50, P109, DOI 10.1016/j.simpat.2014.05.006
   Cao KY, 2020, INT J PROD RES, V58, P180, DOI 10.1080/00207543.2019.1617448
   de Assunçao MD, 2018, J NETW COMPUT APPL, V103, P1, DOI [10.1016/j.jnca.2017.12.001, 10.1016/j.jnea.2017.12.001]
   Dinh HT, 2013, WIREL COMMUN MOB COM, V13, P1587, DOI 10.1002/wcm.1203
   Fernando N, 2013, FUTURE GENER COMP SY, V29, P84, DOI 10.1016/j.future.2012.05.023
   Jiang JJ, 2018, IEEE T GEOSCI REMOTE, V56, P4581, DOI 10.1109/TGRS.2018.2828029
   Kianpisheh S, 2016, CLUSTER COMPUT, V19, P1053, DOI 10.1007/s10586-016-0575-8
   Kuang ZF, 2019, IEEE INTERNET THINGS, V6, P6774, DOI 10.1109/JIOT.2019.2911455
   Lee HS, 2018, IEEE ACCESS, V6, P14908, DOI 10.1109/ACCESS.2018.2812144
   Li Y, 2015, PLOS COMPUT BIOL, V11, DOI 10.1371/journal.pcbi.1004086
   Lin B, 2019, IEEE T IND INFORM, V15, P4254, DOI 10.1109/TII.2019.2905659
   Lin X, 2015, IEEE T SERV COMPUT, V8, P175, DOI 10.1109/TSC.2014.2381227
   Liu J, 2015, J NETW COMPUT APPL, V48, P99, DOI 10.1016/j.jnca.2014.09.009
   Liu J, 2016, IEEE INT SYMP INFO, P1451, DOI 10.1109/ISIT.2016.7541539
   Liu L., 2020, J SYST ARCHIT, V102, P1
   Liu MT, 2019, IEEE T WIREL COMMUN, V18, P695, DOI 10.1109/TWC.2018.2885266
   Liu P, 2019, IEEE J-STARS, V12, P660, DOI 10.1109/JSTARS.2019.2891566
   Liu YC, 2016, IEEE T MOBILE COMPUT, V15, P2398, DOI 10.1109/TMC.2015.2504091
   Mach P, 2017, IEEE COMMUN SURV TUT, V19, P1628, DOI 10.1109/COMST.2017.2682318
   Magurawalage CMS, 2014, COMPUT NETW, V74, P22, DOI 10.1016/j.comnet.2014.06.020
   Mao HJ, 2012, J PARALLEL DISTR COM, V72, P171, DOI 10.1016/j.jpdc.2011.10.017
   Sun J, 2019, IEEE T GEOSCI REMOTE, V57, P4294, DOI 10.1109/TGRS.2018.2890513
   Sun LL, 2018, PR IEEE I C PROGR IN, P311, DOI 10.1109/PIC.2018.8706324
   Tang WD, 2019, J SYST ARCHITECT, V94, P1, DOI 10.1016/j.sysarc.2019.02.001
   Tran TX, 2019, IEEE T VEH TECHNOL, V68, P856, DOI 10.1109/TVT.2018.2881191
   Verbelen T, 2014, J NETW COMPUT APPL, V41, P206, DOI 10.1016/j.jnca.2013.12.002
   Verbelen T, 2013, FUTURE GENER COMP SY, V29, P451, DOI 10.1016/j.future.2012.07.003
   Wang SX, 2013, IEEE T MULTIMEDIA, V15, P870, DOI 10.1109/TMM.2013.2240674
   Xie GQ, 2020, FUTURE GENER COMP SY, V105, P916, DOI 10.1016/j.future.2017.05.033
   Xie Y, 2019, FUTURE GENER COMP SY, V97, P361, DOI 10.1016/j.future.2019.03.005
   Xie Y, 2020, IEEE T IND INFORM, V16, P2382, DOI 10.1109/TII.2019.2936240
   Xing H, 2019, IEEE T COMMUN, V67, P4193, DOI 10.1109/TCOMM.2019.2903088
   Zhang WW, 2018, IEEE T CLOUD COMPUT, V6, P708, DOI 10.1109/TCC.2015.2511727
   Zhou JL, 2020, IEEE T SERV COMPUT, V13, P745, DOI 10.1109/TSC.2019.2963301
   Zhou JL, 2019, J SYST ARCHITECT, V100, DOI 10.1016/j.sysarc.2019.08.004
   Zhou JL, 2018, J SYST ARCHITECT, V82, P1, DOI 10.1016/j.sysarc.2017.09.007
   Zhou JL, 2017, J SYST SOFTWARE, V133, P1, DOI 10.1016/j.jss.2017.07.032
   Zhou XM, 2019, FUTURE GENER COMP SY, V93, P278, DOI 10.1016/j.future.2018.10.046
   Zhu ZM, 2016, IEEE T PARALL DISTR, V27, P1344, DOI 10.1109/TPDS.2015.2446459
NR 40
TC 31
Z9 32
U1 3
U2 21
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2020
VL 108
AR 101799
DI 10.1016/j.sysarc.2020.101799
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NO2QF
UT WOS:000569328400006
DA 2024-07-18
ER

PT J
AU Weissbrich, M
   García-Ortiz, A
   Payá-Vayá, G
AF Weissbrich, M.
   Garcia-Ortiz, A.
   Paya-Vaya, G.
TI Comparing vertical and horizontal SIMD vector processor architectures
   for accelerated image feature extraction
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Application-Specific processor; Computer vision; Feature extraction;
   Scale-Invariant feature transform; SIMD; Vector processing
ID IMPLEMENTATION; SCALE
AB Embedded automotive Computer Vision systems for real-time motion tracking and 3D scene reconstruction demand for high image feature extraction performance and have a heavily constrained energy budget unable to be met by general-purpose CPUs and GPUs. Due to the required programming flexibility for software updates and algorithmic extensions, the use of fully dedicated hardware accelerators is not advisable in most cases. In this paper, a vertical and a horizontal SIMD vector processor architecture are implemented and compared for accelerating the Scale-Invariant Feature Transform feature extraction algorithm, exploiting inherent data-level parallelism prevalent in this application and considering different programming code strategies for the different vectorization paradigms. An evaluation for a 45 nm ASIC technology shows an overall performance gain of up to 24.8x, and up to 151.3x higher total performance-area-energy efficiency compared to a reference scalar two-issue VLIW processor. Compared to other implementations on programmable ASIP and mobile GPU platforms, the proposed vertical SIMD vector processor achieves a performance gain of up to 5.1x and up to 31.3x higher performance-energy efficiency.
C1 [Weissbrich, M.; Paya-Vaya, G.] Leibniz Univ Hannover, Inst Microelect Syst, Appelstr 4, D-30167 Hannover, Germany.
   [Garcia-Ortiz, A.] Univ Bremen, Inst Electrodynam & Microelect, Otto Hahn Allee 1, D-28359 Bremen, Germany.
C3 Leibniz University Hannover; University of Bremen
RP Payá-Vayá, G (corresponding author), Leibniz Univ Hannover, Inst Microelect Syst, Appelstr 4, D-30167 Hannover, Germany.
EM weissbrich@ims.uni-hannover.de; agarcia@item.uni-bremen.de;
   guipava@ims.uni-hannover.de
OI Garcia-Ortiz, Alberto/0000-0002-6461-3864
FU German Research Council (DFG) [PA 2762/1-1]
FX This work was partly funded by the German Research Council (DFG) under
   project number PA 2762/1-1.
CR [Anonymous], ML605 HARDW US GUID
   [Anonymous], 1967, AFIPS, DOI 10.1145/1465482.1465560
   Bonato V, 2008, IEEE T CIRC SYST VID, V18, P1703, DOI 10.1109/TCSVT.2008.2004936
   Chiu LC, 2013, IEEE T IMAGE PROCESS, V22, P3158, DOI 10.1109/TIP.2013.2259841
   Chou CH, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P15
   Feng H, 2008, I S WORKL CHAR PROC, P12
   Gebis Joseph, 2004, DAC04, V2004, P7
   Geiger A, 2013, INT J ROBOT RES, V32, P1231, DOI 10.1177/0278364913491297
   Geiger A, 2011, IEEE INT VEH SYM, P963, DOI 10.1109/IVS.2011.5940405
   Hartig J, 2017, INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS 2017), P78, DOI 10.1109/SAMOS.2017.8344614
   Jiang J, 2014, IEEE T CIRC SYST VID, V24, P1209, DOI 10.1109/TCSVT.2014.2302535
   Kim J, 2009, IEEE SYS MAN CYBERN, P3842, DOI 10.1109/ICSMC.2009.5346612
   Kock M, 2014, ANALOG INTEGR CIRC S, V78, P557, DOI 10.1007/s10470-013-0127-6
   Kozyrakis C, 2002, INT SYMP MICROARCH, P283, DOI 10.1109/MICRO.2002.1176257
   Kunjie Liu, 2006, 2006 IEEE Asian Solid-State Circuits Conference, P115
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Lee C, 2017, IEEE T CIRC SYST VID, V27, P2246, DOI 10.1109/TCSVT.2016.2580400
   Lee RB, 1998, P SOC PHOTO-OPT INS, V3655, P34, DOI 10.1117/12.334770
   Lin Y, 2006, CONF PROC INT SYMP C, P89, DOI 10.1145/1150019.1136494
   Lowe DG, 2004, INT J COMPUT VISION, V60, P91, DOI 10.1023/B:VISI.0000029664.99615.94
   Mentzer N, 2016, J SIGNAL PROCESS SYS, V85, P83, DOI 10.1007/s11265-015-0986-4
   Patterson D., 2011, COMPUTER ORG DESIGN
   Payá-Vayá G, 2010, J SIGNAL PROCESS SYS, V58, P215, DOI 10.1007/s11265-009-0355-2
   Paya-Vaya G, 2009, LECT NOTES COMPUT SC, V5455, P159, DOI 10.1007/978-3-642-00454-4_17
   Petrica L., 2013, FAIBLE TENSION FAIBL, P1, DOI 10.1109/FTFC.2013
   Plauth M, 2016, IEEE SYM PARA DISTR, P1351, DOI 10.1109/IPDPSW.2016.47
   Price C., 1995, Mips IV instruction set
   Qasaimeh M, 2014, INT CONF MULTIMED, P295, DOI 10.1109/ICMCS.2014.6911251
   Severance A, 2012, 2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), P261, DOI 10.1109/FPT.2012.6412146
   Shahbahrami A, 2004, P 15 ANN WORKSH CIRC, P138
   Vourvoulakis J, 2016, MICROPROCESS MICROSY, V40, P53, DOI 10.1016/j.micpro.2015.11.013
   Wang GH, 2013, IEEE GLOB CONF SIG, P759, DOI 10.1109/GlobalSIP.2013.6737002
   Warn S., 2009, IEEE INT C CLUST COM, P1, DOI DOI 10.1109/CLUSTR.2009.5289155
   Yiannacouras Peter., 2008, CASES '08: Proceedings of the 2008 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, P61, DOI DOI 10.1145/1450095.1450107
   Zhang Q., 2008, Microwave conference, P1, DOI [10.1109/IPDPS.2008.4536131, DOI 10.1109/IPDPS.2008.4536131]
   Zhong S, 2013, J SYST ARCHITECT, V59, P16, DOI 10.1016/j.sysarc.2012.09.002
NR 36
TC 4
Z9 4
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2019
VL 100
AR 101647
DI 10.1016/j.sysarc.2019.101647
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JS5WM
UT WOS:000500376800003
DA 2024-07-18
ER

PT J
AU Kim, Y
   Choi, S
   Jeong, J
   Song, YH
AF Kim, Youngil
   Choi, Seungdo
   Jeong, Joonyong
   Song, Yong Ho
TI Data dependency reduction for high-performance FPGA implementation of
   DEFLATE compression algorithm
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Data compression; Huffman coding; Accelerator architecture; Field
   programmable gate arrays; Pipeline processing
ID HUFFMAN
AB The rapid development of modern information technology has resulted in a sharp increase in the rate of data growth. This results in a lack of storage space and network bandwidth. Compression technology is typically implemented to mitigate the increasing demand for storage and the transmission cost of data. However, data compression may impose a significant computational burden on the CPU, which results in a degradation of system performance. To solve this problem, a hardware offloading technique can be used. Hardware offloading not only reduces the computational load imposed on the CPU but also improves the performance of the compression algorithm by exploiting hardware parallelism. However, data-hazards associated with the compression algorithm hinders achieving the achievement of a high degree of parallelism. DEFLATE is a widely used lossless compression scheme. Many studies have attempted to eliminate the data dependencies associated with compression algorithms. Unfortunately, existing studies do not address data dependency elimination in Huffman encoding. Our work aims to parallelize Huffman encoding by solving the data-hazard problem in the algorithm. To address the data dependency that exists in the Huffman encoding algorithm, a new data representation for the intermediate data generated during data compression is proposed. The effectiveness of the proposed scheme was evaluated via the implementation of an architecture which applied the approach in the field-programmable gate array (FPGA) platform. Experimental results show that the proposed scheme can increase the throughput of the compressor by up to 14.4%.
C1 [Kim, Youngil; Choi, Seungdo; Jeong, Joonyong; Song, Yong Ho] Hanyang Univ, Dept Elect & Comp Engn, Seoul, South Korea.
C3 Hanyang University
RP Song, YH (corresponding author), Hanyang Univ, Dept Elect & Comp Engn, Seoul, South Korea.
EM yikim@enc.hanyang.ac.kr; sdchoi@enc.hanyang.ac.kr;
   jyjeong@enc.hanyang.ac.kr; yhsong@hanyang.ac.kr
FU R&D program of MOTIE/KEIT [10077609]
FX This work was supported by the R&D program of MOTIE/KEIT. [10077609,
   Developing Processor-Memory-Storage Integrated Architecture for Low
   Power, High Performance Big Data Servers]
CR Abdelfattah M.S., 2014, INT WORKSHOP OPENCL, p4:1
   Canis A., 2014, 24 INT C FIELD PROGR
   Chen Y., 2010, GREEN NETWORKING, P23, DOI [10.1145/1851290.1851296, DOI 10.1145/1851290.1851296]
   Choi S, 2018, J SYST ARCHITECT, V88, P110, DOI 10.1016/j.sysarc.2018.06.001
   Deutsch Peter., 1996, Zlib compressed data format specification version 3.3
   Fowers J, 2015, ANN IEEE SYM FIELD P, P52, DOI 10.1109/FCCM.2015.46
   HUFFMAN DA, 1952, P IRE, V40, P1098, DOI 10.1109/JRPROC.1952.273898
   Jian Ouyang, 2010, Proceedings 2010 International Conference on Field-Programmable Technology (FPT 2010), P265, DOI 10.1109/FPT.2010.5681489
   Kanev S, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P158, DOI 10.1145/2749469.2750392
   Kothiyal R., 2009, Proceedings of SYSTOR 2009: The Israeli Experimental Systems Conference, P1, DOI [10.1145/1534530.1534536, DOI 10.1145/1534530.1534536]
   Martin A., 2013, ICCAD SPEC SESS 7C
   Matai J, 2014, IEEE INT CONF ASAP, P202, DOI 10.1109/ASAP.2014.6868663
   Nicolae B, 2010, LECT NOTES COMPUT SC, V6265, P1, DOI 10.1007/978-3-642-15108-8_1
   Powell M., 2001, The Canterbury corpus
   Qiao W., 2018, FPGA 18, DOI [10.1145/3174243.3174987.291-291, DOI 10.1145/3174243.3174987.291-291]
   Rigler S, 2007, CAN CON EL COMP EN, P1235
   Sitaridi E. A., 2013, GPU TECHN C GTC
   Summers T., CORPUS, V3, P2
   ZIV J, 1977, IEEE T INFORM THEORY, V23, P337, DOI 10.1109/TIT.1977.1055714
NR 19
TC 9
Z9 11
U1 0
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 41
EP 52
DI 10.1016/j.sysarc.2019.06.005
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300004
DA 2024-07-18
ER

PT J
AU Han, S
   Yun, Y
   Hwang, E
   Kim, W
   Kim, YH
AF Han, Sodam
   Yun, Yonghee
   Hwang, Eunju
   Kim, Wook
   Kim, Young Hwan
TI Event-based application modeling for analysis of asymmetric
   multicore-based mobile systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Android device; Application model; Thread-level task graph; Task graph
   extraction; Mobile system design
AB In this paper, we suggest a generalized application model that can be utilized to support system-level execution behavior analysis of up-to-date and future mobile systems, and propose a new method (kernel event-based application modeling; KAM.2) that extracts the Android application models that are independent of processor configuration and system-management policies. To completely describe the dynamic behavior of a target application, KAM.2 analyzes the kernel events that are obtained when it is running on the system, instead of statically analyzing its source code. This analysis enables extraction of models of real-world applications, source code of which is generally not available. We validated the effectiveness of KAM.2 on a commercial smartphone with real world applications including user-interactive ones. The runtime overhead incurred by kernel tracing was 0.29%. In terms of core utilization, KAM.2 exhibited 2.58% of mean absolute errors on average and 0.93 of Pearson correlation coefficients on average. These results demonstrate that KAM.2 extracts reliable and realistic Android application models. Also, it was found that the application model extracted using KAM.2 is independent of processor configuration and system-management policies. Therefore, KAM.2 enables practical and flexible analysis of the dynamic behavior of recent and future mobile systems.
C1 [Han, Sodam; Yun, Yonghee; Kim, Young Hwan] Pohang Univ Sci & Technol POSTECH, Dept Elect Engn, Pohang 37673, South Korea.
   [Hwang, Eunju; Kim, Wook] Samsung Elect Co Ltd, Foundry Business, Hwaseong 18448, South Korea.
C3 Pohang University of Science & Technology (POSTECH); Samsung
   Electronics; Samsung
RP Kim, YH (corresponding author), Pohang Univ Sci & Technol POSTECH, Dept Elect Engn, Pohang 37673, South Korea.
EM youngk@postech.ac.kr
RI Yun, Yonghee/AAM-5419-2020
FU Samsung Electronics Company, Ltd.; MSIP (Ministry of Science, ICT and
   Future Planning), Korea, under the "ICT Consilience Creative Program"
   [IITP-2018-2011-1-00783]
FX This research was supported by Samsung Electronics Company, Ltd., and
   the MSIP (Ministry of Science, ICT and Future Planning), Korea, under
   the "ICT Consilience Creative Program" (IITP-2018-2011-1-00783)
   supervised by the IITP (Institute for Information & communications
   Technology Promotion).
CR Adve V., 2000, P LCPC 00, P208
   Android Developers, AN UI PERF SYSTR
   [Anonymous], 2017, EAS OV INT GUID
   [Anonymous], 2019, SYSTR
   [Anonymous], 2011, 273 ARM CO
   [Anonymous], 2003, APPL STAT BEHAV SCI
   [Anonymous], 2013, White Paper
   Babar Y., 2012, RED HAT
   Brodowski D., CPUFREQ GOVERNORS
   Chen KC, 2015, IEEE T PARALL DISTR, V26, P206, DOI 10.1109/TPDS.2014.2308206
   Choi K, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P174, DOI 10.1145/1013235.1013282
   Chung H, 2012, FRONTIERS IN PLURIPOTENT STEM CELLS RESEARCH AND THERAPEUTIC POTENTIALS: BENCH-TO-BEDSIDE, P56
   Dick R. P., 2006, P 4 INT C HARDW SOFT, P46
   Ganeshpure Kunal, 2013, 2013 IEEE Computer Society Annual Symposium on VLSI. Emerging VLSI Technologies and Architectures (ISVLSI), P171, DOI 10.1109/ISVLSI.2013.6654654
   Giraldeau F, 2016, IEEE T PARALL DISTR, V27, P2450, DOI 10.1109/TPDS.2015.2488629
   Gomez L, 2013, PROCEEDINGS OF THE 35TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE 2013), P72, DOI 10.1109/ICSE.2013.6606553
   Guo Y, 2016, HOTMOBILE'17: PROCEEDINGS OF THE 18TH INTERNATIONAL WORKSHOP ON MOBILE COMPUTING SYSTEMS AND APPLICATIONS, P25, DOI 10.1145/3032970.3032979
   Halpern M., 2016, P IEEE HPCA
   Han S, 2016, 2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), P510, DOI 10.1109/APCCAS.2016.7804016
   Jeff B., 2013, CISC VIS NETW IND GL
   Jung W, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P353
   Kim M, 2014, COMPUTER, V47, P59, DOI 10.1109/MC.2013.293
   Kim M, 2013, IEEE ENER CONV, P1054, DOI 10.1109/ECCE.2013.6646820
   Love R., 2010, LINUX KERNEL DEV, P58
   Namballa R., 2004, P VLSI
   Pabla C.S., 2009, LINUX J, V2009
   Pathania A., 2015, P DAC
   Pathania A, 2015, I SYMPOS LOW POWER E, P243, DOI 10.1109/ISLPED.2015.7273521
   Peters N., 2016, P CODES ISSS
   Qualcomm, SNAPDR 810 PROC
   Rostedt S., ftrace - Function Tracer
   Saidi AG, 2008, INT SYM PERFORM ANAL, P63, DOI 10.1109/ISPASS.2008.4510739
   Schreiber T., 2011, Android binder
   Silberschatz A., 2013, OPERATING SYSTEM CON, P792
   Vallerio KS, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P480, DOI 10.1109/ICVD.2003.1183180
   Walker MJ, 2017, IEEE T COMPUT AID D, V36, P106, DOI 10.1109/TCAD.2016.2562920
   Xue Y., 2016, P CODES ISSS
   Yaghmour K., 2013, EMB LIN C
   Zhang L, 2010, PROCEEDINGS OF 2010 INTERNATIONAL CONFERENCE ON PUBLIC ADMINISTRATION (6TH), VOL II, P105, DOI 10.1145/1878961.1878982
   Zhu YH, 2015, INT S HIGH PERF COMP, P137, DOI 10.1109/HPCA.2015.7056028
NR 40
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 477
EP 490
DI 10.1016/j.sysarc.2019.02.010
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500036
DA 2024-07-18
ER

PT J
AU Liu, CF
   Zhao, Z
   Qu, WY
   Qiu, T
   Sangaiah, AK
AF Liu, Chunfeng
   Zhao, Zhao
   Qu, Wenyu
   Qiu, Tie
   Sangaiah, Arun Kumar
TI A distributed node deployment algorithm for underwater wireless sensor
   networks based on virtual forces
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Underwater wireless sensor network; Node deployment; Coverage; Virtual
   force; Distributed algorithms
ID COVERAGE; CONNECTIVITY
AB Smart ocean needs an excellent node deployment strategy to ensure complete and reliable network coverage of underwater wireless sensor networks. However, node mobility caused by ocean current results in ineffective node deployment such that network coverage cannot be guaranteed. Furthermore, a centralized method of node deployment to achieve effective ocean-monitoring is challenging because of the incapability to predict node locations. In addition, it is necessary to reduce the energy consumption by the process of node deployment because node energy is limited and the energy consumption of node mobility is high. To address these problems, this paper proposes DABVF, a distributed node deployment algorithm based on virtual forces, to increase the network coverage of underwater wireless sensor network. Prior to the design of this algorithm, the forces of nodes in a dynamic marine environment were investigated as part of the study. During the deployment process, a mobile benefit model considering node density, node residual energy, and node mobility effectiveness is established to improve the process of node mobility. In addition, aimed at applications in an underwater scenario where there are fault nodes with no mobile capacity, a mobile judgment mechanism for failure nodes is established to optimize the problem of low coverage caused by fault nodes. The simulation results verify that DABVF can improve network coverage, reduce node energy consumption, balance node residual energy, and optimize node distribution. Moreover, we compare DABVF with three available node deployment algorithms based on virtual forces and demonstrate that DABVF outperforms all of them.
C1 [Liu, Chunfeng; Zhao, Zhao; Qu, Wenyu; Qiu, Tie] Tianjin Univ, Coll Intelligence & Comp, Tianjin 300072, Peoples R China.
   [Liu, Chunfeng; Qu, Wenyu; Qiu, Tie] Tianjin Key Lab Adv Network Technol & Applicat, Tianjin, Peoples R China.
   [Sangaiah, Arun Kumar] Vellore Inst Technol, Sch Comp Sci & Engn, Vellore, Tamil Nadu, India.
C3 Tianjin University; Vellore Institute of Technology (VIT); VIT Vellore
RP Qu, WY (corresponding author), Tianjin Univ, Coll Intelligence & Comp, Tianjin 300072, Peoples R China.
EM wenyu.qu@tju.edu.cn
RI Sangaiah, Arun Kumar/U-6785-2019
OI Sangaiah, Arun Kumar/0000-0002-0229-2460; Zhao, Zhao/0000-0001-6600-1143
FU National Natural Science Foundation of China-Guangdong Joint Fund
   [U1701263]; National Natural Science Foundation of China (NSFC)
   [61672131, 61871286]; Innovation Foundation of Tianjin University;
   Tianjin Key Laboratory of Advanced Networking (TANK)
FX This research was supported in part by the National Natural Science
   Foundation of China-Guangdong Joint Fund under Grant no. U1701263, the
   National Natural Science Foundation of China (NSFC) under grant nos.
   61672131, 61871286, the Innovation Foundation of Tianjin University and
   Tianjin Key Laboratory of Advanced Networking (TANK).
CR Aitsaadi N., 2007, PROC OCEANS 07 IEEE, P1
   Akkaya K, 2009, COMPUT COMMUN, V32, P1233, DOI 10.1016/j.comcom.2009.04.002
   Akyildiz I. F., 2005, Ad Hoc Networks, V3, P257, DOI 10.1016/j.adhoc.2005.01.004
   Alam SMN, 2008, WIREL COMMUN MOB COM, V8, P995, DOI 10.1002/wcm.661
   Alam SMN, 2006, MOBICOM 2006, P346
   Ammari HM, 2010, IEEE T COMPUT, V59, P243, DOI 10.1109/TC.2009.166
   [Anonymous], P 7 ACM INT C UND NE
   Bartolini N, 2014, IEEE T MOBILE COMPUT, V13, P2592, DOI 10.1109/TMC.2014.2308209
   Boufares N, 2015, INT WIREL COMMUN, P563, DOI 10.1109/IWCMC.2015.7289145
   Coutinho RWL, 2016, IEEE T COMPUT, V65, P548, DOI 10.1109/TC.2015.2423677
   Du HZ, 2014, SENSORS-BASEL, V14, P15262, DOI 10.3390/s140815262
   Fang W, 2018, INFORM FUSION, V41, P25, DOI 10.1016/j.inffus.2017.08.001
   HALKIN D, 1985, J PHYS OCEANOGR, V15, P1439, DOI 10.1175/1520-0485(1985)015<1439:TSATOT>2.0.CO;2
   Huang J., 2014, INT J DISTRIB SENS N, V10
   Jiang P, 2018, CHINESE J ELECTRON, V27, P413, DOI 10.1049/cje.2017.10.003
   Jiang P, 2015, SENSORS-BASEL, V15, P16763, DOI 10.3390/s150716763
   Le S, 2012, IEEE GLOB COMM CONF, P676, DOI 10.1109/GLOCOM.2012.6503191
   Lee DK, 2011, J SYST ARCHITECT, V57, P735, DOI 10.1016/j.sysarc.2011.05.004
   Lin C, 2016, J SYST ARCHITECT, V70, P26, DOI 10.1016/j.sysarc.2016.04.005
   Liu LF, 2015, J NETW COMPUT APPL, V51, P68, DOI 10.1016/j.jnca.2014.02.010
   Liu LF, 2012, J NETW COMPUT APPL, V35, P1953, DOI 10.1016/j.jnca.2012.07.017
   Mahboubi H, 2017, IEEE T CONTROL NETW, V4, P736, DOI 10.1109/TCNS.2016.2547579
   Park J, 2015, INT J NAV ARCH OCEAN, V7, P409, DOI 10.1515/ijnaoe-2015-0029
   Pedlosky J., 2013, Ocean circulation theory
   Pompili D., 2006, WUWNet '06: proceedings of the 1st ACM international workshop on Underwater networks, P48, DOI DOI 10.1145/1161039.1161050
   Pompili D, 2009, AD HOC NETW, V7, P778, DOI 10.1016/j.adhoc.2008.07.010
   Premkumardeepak S., 2017, P INT C IOT APPL NAG, P1
   Qiu T, 2018, IEEE COMMUN SURV TUT, V20, P2011, DOI 10.1109/COMST.2018.2803740
   Qiu T, 2018, IEEE T MOBILE COMPUT, V17, P72, DOI 10.1109/TMC.2017.2702670
   Ren Y., 2012, P SEVENTH ACM INTER
   Sandeep DN, 2017, IEEE ACCESS, V5, P11176, DOI 10.1109/ACCESS.2017.2713640
   Terraneo F, 2017, J SYST ARCHITECT, V80, P77, DOI 10.1016/j.sysarc.2017.09.006
   WANG X, 2014, INT J DISTRIB SENS N, V11
   Wang ZS, 2017, AD HOC NETW, V56, P43, DOI 10.1016/j.adhoc.2016.11.009
   Wang ZX, 2014, J SYST ARCHITECT, V60, P619, DOI 10.1016/j.sysarc.2014.06.003
   Yang M., 2012, P ADV WIR SENS NETW, P204
   Zou Y, 2003, IEEE INFOCOM SER, P1293
NR 37
TC 52
Z9 54
U1 3
U2 66
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 9
EP 19
DI 10.1016/j.sysarc.2019.01.010
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500003
DA 2024-07-18
ER

PT J
AU Liu, Y
   Xie, GQ
   Chen, XM
   Jin, LL
   Tang, YQ
   Li, RF
AF Liu, Yan
   Xie, Guoqi
   Chen, Xiaoming
   Jin, Linlin
   Tang, Yuqing
   Li, Renfa
TI An active scheduling policy for automotive cyber-physical systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cyber-physical systems; Criticality level; Deadline missed ratio; Task
   scheduling
ID PARALLEL APPLICATIONS; SCIENTIFIC WORKFLOWS; DESIGN OPTIMIZATION;
   MINIMIZATION; CLOUDS; TASK
AB The multi-functional mixed-criticality automotive cyber-physical systems (ACPS) refer to multiple functions with several levels of criticality that can be run on a same platform, in which heterogeneous electronic control units (ECU) that are distributed on multiple network buses. Well-designed schedule policy for the system criticality of these systems can improve the system performance and reduce the deadline miss ratio. In this paper, we propose a scheduling algorithm called fairness and active multiple heterogeneous earliest finish time (FA_MHEFT) to meet the deadlines of high-criticality functions as soon as possible. FA_MHEFT actively adjusts the criticality of the system at the task level and reduces the delay of tasks in low-criticality functions when high-criticality scheduling is performed. With a more active scheduling policy, FA_MHEFT can reduce the overall makespan of the system and the deadline miss ratio (DMR) of the functions. Our experiments validate that FA_MHEFT can reduce the DMR of a high-criticality level function and improve system performance compared with other existing scheduling methods.
C1 [Liu, Yan; Xie, Guoqi; Chen, Xiaoming; Jin, Linlin; Tang, Yuqing; Li, Renfa] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha 410082, Hunan, Peoples R China.
C3 Hunan University
RP Xie, GQ (corresponding author), Hunan Univ, Coll Comp Sci & Elect Engn, Changsha 410082, Hunan, Peoples R China.
EM xgqman@hnu.edu.cn
RI chen, xi/GXH-3653-2022; Chen, Xiao/JBJ-7561-2023; chen,
   xin/IQW-3432-2023; chen, xia/GXM-5435-2022; chen, xia/GYR-3948-2022
OI Chen, Xiao/0000-0002-9797-8384; Xie, Guoqi/0000-0001-6625-0350
FU National Natural Science Foundation of China [61872135, 61702053,
   61300037]; Natural Science Foundation of Hunan Province [2018JJ2066];
   open fund project for innovation platform of universities in Hunan
   [11K002]
FX The authors would like to acknowledge the editor and anonymous reviewers
   for their comments, which have helped to improve the paper. This work
   was supported by the National Natural Science Foundation of China (Grant
   61872135, 61702053, 61300037), the Natural Science Foundation of Hunan
   Province (Grant 2018JJ2066), and the open fund project for innovation
   platform of universities in Hunan (Grant 11K002).
CR Abdelzaher TF, 1999, IEEE T PARALL DISTR, V10, P1179, DOI 10.1109/71.809575
   Alonso Alejandro, 2015, IFAC - Papers Online, V48, P240, DOI 10.1016/j.ifacol.2015.08.138
   Arabnejad H., 2012, 2012 IEEE 10th International Symposium on Parallel and Distributed Processing with Applications (ISPA), P633, DOI 10.1109/ISPA.2012.94
   Baruah S, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P227, DOI [10.1109/RTSS.2016.21, 10.1109/RTSS.2016.030]
   Bittencourt LF, 2010, J GRID COMPUT, V8, P419, DOI 10.1007/s10723-009-9144-1
   Burns A., 2013, TECH REP
   Calheiros RN, 2014, IEEE T PARALL DISTR, V25, P1787, DOI 10.1109/TPDS.2013.238
   Chakraborty S, 2016, IEEE DES TEST, V33, P92, DOI 10.1109/MDAT.2016.2573598
   Charette RN, 2009, IEEE SPECTRUM, V46, P7, DOI 10.1109/MSPEC.2009.5340234
   Goswami D, 2012, 2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, P346, DOI 10.1109/SAMOS.2012.6404199
   Gu ZH, 2016, IEEE T PARALL DISTR, V27, P3044, DOI 10.1109/TPDS.2016.2520949
   Hönig U, 2006, PROCEEDINGS OF THE 18TH IASTED INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING AND SYSTEMS, P147
   Hu ML, 2015, IEEE T AERO ELEC SYS, V51, P2294, DOI 10.1109/TAES.2015.140063
   I. ISO, 2011, 26262 ISOFDIS
   Li JY, 2016, BIOMED RES INT, V2016, DOI 10.1155/2016/4241293
   Lin XY, 2013, PROC INT CONF PARAL, P90, DOI 10.1109/ICPP.2013.18
   Manolache S, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1331331.1331343
   Peng PF, 2017, CONFERENCE PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON CIRCUITS, DEVICES AND SYSTEMS (ICCDS), P63, DOI 10.1109/ICCDS.2017.8120452
   Poola D, 2014, INT CON ADV INFO NET, P858, DOI 10.1109/AINA.2014.105
   Tamas-Selicean D, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2700103
   Tamas-Selicean D, 2015, REAL-TIME SYST, V51, P1, DOI 10.1007/s11241-014-9214-8
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Wei Wang, 2015, Algorithms and Architectures for Parallel Processing. 15th International Conference, ICA3PP 2015. Proceedings: LNCS 9529, P621, DOI 10.1007/978-3-319-27122-4_43
   Wu CQ, 2015, IEEE T CLOUD COMPUT, V3, P169, DOI 10.1109/TCC.2014.2358220
   Xie GQ, 2020, FUTURE GENER COMP SY, V105, P916, DOI 10.1016/j.future.2017.05.033
   Xie GQ, 2018, IEEE T IND INFORM, V14, P5447, DOI 10.1109/TII.2018.2854762
   Xie GQ, 2018, IEEE T IND INFORM, V14, P2418, DOI 10.1109/TII.2017.2768075
   Xie GQ, 2018, IEEE T IND ELECTRON, V65, P4378, DOI 10.1109/TIE.2017.2762621
   Xie GQ, 2017, IEEE T IND INFORM, V13, P1629, DOI 10.1109/TII.2016.2641473
   Xie GQ, 2017, CONCURR COMP-PRACT E, V29, DOI 10.1002/cpe.3782
   Xie GQ, 2016, MICROPROCESS MICROSY, V47, P93, DOI 10.1016/j.micpro.2016.04.007
   Xie GQ, 2016, J SYST ARCHITECT, V70, P3, DOI 10.1016/j.sysarc.2016.04.008
   Zeng HB, 2011, IEEE T IND INFORM, V7, P1, DOI 10.1109/TII.2010.2089465
   Zeng L., 2015, INTEGRATED TASK COMP
   Zhao H., 2006, PAR DISTR PROC S 200
   Zhao QL, 2018, J SYST ARCHITECT, V83, P57, DOI 10.1016/j.sysarc.2017.03.007
   Zhao QL, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2968445
   Zhao QL, 2017, J SYST ARCHITECT, V72, P61, DOI 10.1016/j.sysarc.2016.08.003
   Zhao QL, 2016, J SYST ARCHITECT, V66-67, P84, DOI 10.1016/j.sysarc.2016.01.008
   Zhao QL, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2783440
   Zhu L, 2007, P SPIE INT SOC OPT E, V6784
NR 42
TC 12
Z9 12
U1 0
U2 20
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 208
EP 218
DI 10.1016/j.sysarc.2018.11.004
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500018
DA 2024-07-18
ER

PT J
AU Bozhinoski, D
   Garlan, D
   Malavolta, I
   Pelliccione, P
AF Bozhinoski, Darko
   Garlan, David
   Malavolta, Ivano
   Pelliccione, Patrizio
TI Managing safety and mission completion via collective run-time
   adaptation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Collective run-time adaptation; Ensembles; Mission completion; Safety
ID ARCHITECTURE; FRAMEWORK
AB Mobile Multi-Robot Systems (MMRSs) are an emerging class of systems that are composed of a team of robots, various devices (like movable cameras, sensors) which collaborate with each other to accomplish defined missions. Moreover, these systems must operate in dynamic and potentially uncontrollable and unknown environments that might compromise the safety of the system and the completion of the defined mission. A model of the environment describing, e.g., obstacles, no-fly zones, wind and weather conditions might be available, however, the assumption that such a model is both correct and complete is often wrong. In this paper, we describe an approach that supports execution of missions at run time. It addresses collective adaptation problems in a decentralized fashion, and enables the addition of new entities in the system at any time. Moreover, it is based on two adaptation resolution methods: one for (potentially partial) resolution of mission-related issues and one for full resolution of safety-related issues.
C1 [Bozhinoski, Darko] Univ Libre Bruxelles, IRIDIA, Brussels, Belgium.
   [Garlan, David] Carnegie Mellon Univ, Sch Comp Sci, Comp Sci, Pittsburgh, PA 15213 USA.
   [Malavolta, Ivano] Vrije Univ Amsterdam, Fac Sci, Dept Comp Sci, Amsterdam, Netherlands.
   [Pelliccione, Patrizio] Chalmers Univ Technol, Gothenburg, Sweden.
   [Pelliccione, Patrizio] Univ Gothenburg, Gothenburg, Sweden.
   [Pelliccione, Patrizio] Univ Aquila, Laquila, Italy.
C3 Universite Libre de Bruxelles; Carnegie Mellon University; Vrije
   Universiteit Amsterdam; Chalmers University of Technology; University of
   Gothenburg; University of L'Aquila
RP Bozhinoski, D (corresponding author), Univ Libre Bruxelles, IRIDIA, Brussels, Belgium.
EM darko.bozhinoski@ulb.ac.be; garlan@cs.cmu.edu; i.malavolta@vu.nl;
   patrizio.pelliccione@gu.se
RI Pelliccione, Patrizio/Q-5118-2019; Malavolta, Ivano/E-9018-2017
OI Pelliccione, Patrizio/0000-0002-5438-2281; Malavolta,
   Ivano/0000-0001-5773-8346
FU EU H2020 Research and Innovation Programme [731869]; European Research
   Council (ERC) [681872]
FX Research partly supported from the EU H2020 Research and Innovation
   Programme under GA No. 731869 (Co4Robots) and from the European Research
   Council (ERC) under GA No. 681872 (DEMIURGE).
CR Abd Alrahman Y, 2016, LECT NOTES COMPUT SC, V9688, P1, DOI 10.1007/978-3-319-39570-8_1
   Andrews  T., 2004, P COMP AID VER, P28
   Bersani MM, 2018, J SOFTW-EVOL PROC, V30, DOI 10.1002/smr.1880
   Bozhinoski D, 2016, 2016 42ND EUROMICRO CONFERENCE ON SOFTWARE ENGINEERING AND ADVANCED APPLICATIONS (SEAA), P214, DOI 10.1109/SEAA.2016.41
   Bozhinoski D, 2015, IEEE INT CONF AUTOM, P801, DOI 10.1109/ASE.2015.104
   Bucchiarone A, 2014, INT CONF SELF SELF, P151, DOI 10.1109/SASO.2014.28
   Bures  T., 2015, P EUR C SOFTW ARCH W, P17
   Castello E, 2016, SWARM INTELL-US, V10, P1, DOI 10.1007/s11721-015-0117-7
   Colledanchise M, 2017, IEEE T ROBOT, V33, P372, DOI 10.1109/TRO.2016.2633567
   Cui YZ, 2014, IEEE INT C INT ROBOT, P1576, DOI 10.1109/IROS.2014.6942765
   DeCastro JA, 2018, SPR PROC ADV ROBOT, V2, P459, DOI 10.1007/978-3-319-51532-8_28
   Desai A, 2017, ACM IEEE INT CONF CY, P239, DOI 10.1145/3055004.3055022
   Desai A, 2016, 2016 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS (IROS 2016), P5489, DOI 10.1109/IROS.2016.7759807
   Di Ruscio D, 2016, 19TH ACM/IEEE INTERNATIONAL CONFERENCE ON MODEL DRIVEN ENGINEERING LANGUAGES AND SYSTEMS (MODELS'16), P45, DOI 10.1145/2976767.2976794
   Di Ruscio D, 2013, LECT NOTES COMPUT SC, V8166, P33, DOI 10.1007/978-3-642-40894-6_3
   Dromey RG, 2003, I C SOFTW ENG FORM M, P2, DOI 10.1109/SEFM.2003.1236202
   Valls MG, 2013, IEEE T IND INFORM, V9, P228, DOI 10.1109/TII.2012.2198662
   Garcia-Valls  M., 2018, J SYST SOFTW
   Kephart JO, 2003, COMPUTER, V36, P41, DOI 10.1109/MC.2003.1160055
   Khan MT, 2015, INT CONF COMP SCI ED, P197, DOI 10.1109/ICCSE.2015.7250242
   Lahijanian M, 2016, IEEE T ROBOT, V32, P583, DOI 10.1109/TRO.2016.2544339
   Lewis PR, 2016, NAT COMPUT SER, P1, DOI 10.1007/978-3-319-39675-0
   Morais MG, 2015, PROCEEDINGS OF THE 17TH INTERNATIONAL CONFERENCE ON ADVANCED ROBOTICS (ICAR), P395, DOI 10.1109/ICAR.2015.7251486
   Panerati J, 2013, 2013 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS (AHS), P23, DOI 10.1109/AHS.2013.6604222
   Parker LE, 1998, IEEE T ROBOTIC AUTOM, V14, P220, DOI 10.1109/70.681242
   Skrzypietz T., 2012, UNMANNED AIRCRAFT SY
   Wirsing  M., 2015, SOFTWARE ENG COLLECT, V8998
NR 27
TC 3
Z9 4
U1 0
U2 8
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2019
VL 95
BP 19
EP 35
DI 10.1016/j.sysarc.2019.02.018
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HV5XT
UT WOS:000466059100003
OA Green Published
DA 2024-07-18
ER

PT J
AU Liu, J
   Wei, MX
   Hu, W
   Xu, X
   Ouyang, AJ
AF Liu, Jing
   Wei, Mengxue
   Hu, Wei
   Xu, Xin
   Ouyang, Aijia
TI Task scheduling with fault-tolerance in real-time heterogeneous systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Fault-tolerance; Permanent failures; Scheduling algorithms; Reliability;
   Time constraint
ID ALGORITHM
AB Nowadays, the performance of heterogeneous systems has been improved dramatically, which also increases the complexity of heterogeneous systems, leading to the growing potential of system failures. Failures can be masked through scheduling approaches. Efficient task scheduling with fault-tolerance can guarantee the execution of tasks and satisfy the real-time nature. In this paper, we address the problem of scheduling tasks on heterogeneous systems with the target to support the maximum number of permanent failures while meeting a given time constraint. The problem is NP-hard and we propose a heuristic algorithm DBSA to solve it. DBSA can dynamically calculate the number of tolerating permanent failures. Firstly, the makespan when systems tolerate a fixed number of failures is calculated. Then, DBSA gets the actual number of tolerating failures by constantly comparing the makespan with a given deadline. Finally, DBSA maps tasks to appropriate processors without violating precedence constraints. Experimental results demonstrate that DBSA can effectively tolerate failures and improves system reliability.
C1 [Liu, Jing; Wei, Mengxue; Hu, Wei; Xu, Xin] Wuhan Univ Sci & Technol, Coll Comp Sci & Technol, Wuhan, Hubei, Peoples R China.
   [Liu, Jing; Wei, Mengxue; Hu, Wei; Xu, Xin] Hubei Prov Key Lab Intelligent Informat Proc & Re, Wuhan, Hubei, Peoples R China.
   [Ouyang, Aijia] Zunyi Normal Univ, Sch Informat Engn, Zunyi, Guizhou, Peoples R China.
C3 Wuhan University of Science & Technology
RP Liu, J (corresponding author), Wuhan Univ Sci & Technol, Coll Comp Sci & Technol, Wuhan, Hubei, Peoples R China.; Liu, J (corresponding author), Hubei Prov Key Lab Intelligent Informat Proc & Re, Wuhan, Hubei, Peoples R China.
EM luijing_cs@wust.edu.cn
RI Xu, Xin/JRW-5800-2023; zhang, min/IYI-9869-2023
FU National Natural Science Foundation of China [61602350, 61602349,
   61702382]; Open Foundation of Hubei Province Key Laboratory of
   Intelligent Information Processing and Real-time Industrial System
   [2016znss26C]
FX The authors would like to express their sincere gratitude to the editors
   and the reviewers. This work was supported by the National Natural
   Science Foundation of China (Grant Nos.61602350, 61602349, 61702382),
   the Open Foundation of Hubei Province Key Laboratory of Intelligent
   Information Processing and Real-time Industrial System (2016znss26C).
CR Al-bayati Z, 2016, 2016 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), P57, DOI 10.1109/DFT.2016.7684070
   Andersson B, 2014, REAL-TIME SYST, V50, P270, DOI 10.1007/s11241-013-9195-z
   [Anonymous], 2008, 22 IEEE INT S PAR DI
   Bamakhrama MA, 2013, DES AUTOM EMBED SYST, V17, P221, DOI 10.1007/s10617-012-9086-x
   Broberg J, 2016, DYNAMIC FAULT TOLERA
   Chen C. Y., 2016, TASK SCHEDULING MAXI
   Chung Y. C., 1995, APPL PERFORMANCE ANA
   Daoud MI, 2008, J PARALLEL DISTR COM, V68, P399, DOI 10.1016/j.jpdc.2007.05.015
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Gui SL, 2013, DES AUTOM EMBED SYST, V17, P87, DOI 10.1007/s10617-013-9120-7
   Guo Y., 2013, P IEEE INT S PAR DIS, P896
   Guo YF, 2013, IEEE INT CONF EMBED, P62, DOI 10.1109/RTCSA.2013.6732204
   Han QS, 2014, REAL-TIME SYST, V50, P592, DOI 10.1007/s11241-014-9210-z
   Haque MA, 2017, IEEE T PARALL DISTR, V28, P813, DOI 10.1109/TPDS.2016.2600595
   Jin H, 2009, CCGRID: 2009 9TH IEEE INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, P236, DOI 10.1109/CCGRID.2009.55
   Keerthika P., 2013, MATH PROBL ENG, V2013, P321
   Koren Israel, 2007, Fault-Tolerant Systems
   Krishna C. M., 2014, ACM COMPUT SURV, V46, P1
   Kumar A., 2016, REAL TIME FAULT TOLE
   Laiping Zhao, 2010, 2010 IEEE 12th International Conference on High Performance Computing and Communications (HPCC 2010), P434, DOI 10.1109/HPCC.2010.72
   Legout V, 2015, REAL-TIME SYST, V51, P153, DOI 10.1007/s11241-014-9207-7
   Liberato F, 1999, PROCEEDINGS OF THE 11TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P252, DOI 10.1109/EMRTS.1999.777472
   Liu C., 2002, READINGS HARDWARES S, P179
   Liu J., 2016, ACM T EMBED COMPUT S, V16, P1
   Pathan RM, 2014, REAL-TIME SYST, V50, P509, DOI 10.1007/s11241-014-9202-z
   Pradhan D.K., 1996, Fault-tolerant computer system design
   Qamhieh M., 2015, SCHEDULING PARALLEL
   Qin X., 2006, NOVEL FAULT TOLERANT
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Treaster M., 2005, ACM COMPUTING RES RE, P1
   Uchiyama K., 2012, HETEROGENEOUS MULTIC
   Wang J, 2015, IEEE T COMPUT, V64, P2545, DOI 10.1109/TC.2014.2366751
   Wu M.-Y., 1990, IEEE Transactions on Parallel and Distributed Systems, V1, P330, DOI 10.1109/71.80160
   Xie GQ, 2016, J SYST ARCHITECT, V70, P3, DOI 10.1016/j.sysarc.2016.04.008
   [谢国琪 Xie Guoqi], 2013, [计算机学报, Chinese Journal of Computers], V36, P2019
   YOUNG JW, 1974, COMMUN ACM, V17, P530, DOI 10.1145/361147.361115
   Zhao B., 2013, ACM T DES AUTOMAT EL, V18, P1
   Zhu D, 2007, RTAS 2007: 13TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P225
   Zhu XM, 2011, IEEE T COMPUT, V60, P800, DOI 10.1109/TC.2011.68
NR 39
TC 19
Z9 19
U1 0
U2 16
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2018
VL 90
SI SI
BP 23
EP 33
DI 10.1016/j.sysarc.2018.08.007
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GZ2VC
UT WOS:000449245500003
DA 2024-07-18
ER

PT J
AU Zhang, W
   Lu, ZH
   Wu, ZY
   Wu, J
   Zou, HY
   Huang, SL
AF Zhang, Wei
   Lu, Zhihui
   Wu, Ziyan
   Wu, Jie
   Zou, Huanying
   Huang, Shalin
TI Toy-IoT-Oriented data-driven CDN performance evaluation model with deep
   learning
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Internet of things; Toy computing; Content delivery network; Data
   driven; Performance evaluation; Deep learning
AB Content Delivery Network(CDN) is geographically distributed network of cache servers. It can deliver the Internet content based on the users' geographic position and real-time quality of service(QoS). Now with the rapid development of the Internet of things, IoT also needs CDN acceleration. Therefore, CDN not only needs to serve people, but also needs to serve IoT, such as sensors,toys. Especially for toy computing, CDN need to sink further to support the uplink data transmission. Because the performance of CDN is crucial to the resource management of existing platform and the acceleration of data transmission, CDN providers use different models to exactly describe the performance of CDN. Traditional models are linear models or need to be adjusted manually. These normally existing drawbacks make the methods hardly to be applied stably. Recently, deep learning(DL) has made great breakthroughs in solving many problems. We use the RNN in deep learning to model the CDN performance. Our design can exactly capture the nonlinear relationship between high-dimensional machine data and the CDN performance. And it can also realize the correct prediction of the reach rate which is the CDN' main performance evaluation index in our design.The experimental results have shown that our model is able to outperform state-of-the-arts models.
C1 [Zhang, Wei; Lu, Zhihui; Wu, Ziyan; Wu, Jie] Fudan Univ, Sch Comp Sci, Shanghai 200433, Peoples R China.
   [Zou, Huanying; Huang, Shalin] Wangsu Sci Technol Co Ltd, Shanghai, Peoples R China.
C3 Fudan University
RP Lu, ZH (corresponding author), Fudan Univ, Sch Comp Sci, Shanghai 200433, Peoples R China.
EM 17210240057@fudan.edu.cn; lzh@fudan.edu.cn; ziyanwu16@fudan.edu.cn;
   jwu@fudan.edu.cn; zouhy@wangsu.com; sallyhuang@wangsu.com
FU National Natural Science Foundation of China [61728202, 61572137];
   Shanghai2016 Innovation Action Project
FX The work of this paper is supported by National Natural Science
   Foundation of China under Grant No. 61728202-Research on Internet of
   Things Big Data Transmission and Processing Architecture based on
   Cloud-Fog Hybrid Computing Model and Grant No. 61572137-Multiple Clouds
   based CDN as a Service Key Technology Research, and Shanghai2016
   Innovation Action Project under Grant-Data-trade-supporting Big Data
   Testbed.
CR [Anonymous], 1997, NEURAL COMPUT, DOI 10.1162/neco.1997.9.8.1735
   [Anonymous], 2012, INT C ART INT STAT
   [Anonymous], 2017, DUAL STAGE ATTENTION
   Bottou L., 2012, STOCHASTIC GRADIENT, P325
   Dong-Wei X. U., 2017, REAL TIME ROAD TRAFF, V18, P287
   Farber D. A., 2008, CONTENT DELIVERY NET, P1057
   Gagliardi J. D., 2011, CONTENT DELIVERY NET, P424
   Ganjam A., 2015, C3 INTERNETSCALE CON, V20, P1035
   Gubbi J, 2013, FUTURE GENER COMP SY, V29, P1645, DOI 10.1016/j.future.2013.01.010
   Jiang J., 2017, UNLEASHING POTENTIAL, P231
   Jiang JC, 2016, 13TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION (NSDI '16), P137
   Jiang JC, 2016, PROCEEDINGS OF THE 2016 ACM CONFERENCE ON SPECIAL INTEREST GROUP ON DATA COMMUNICATION (SIGCOMM '16), P286
   KAKIZ MT, 2017, INT ART INT DAT PROC, P1
   Kingma D., 2014, ADAM METHOD STOCHAST, P291
   Nour Boubakr, 2017, GLOBECOM 2017 - 2017 IEEE Global Communications Conference, DOI 10.1109/GLOCOM.2017.8255022
   Oda T., 2017, INT C EM INT DAT WEB, P89
   Peng H., 2005, MINIMUM REDUNDANCY M, P98
   Qin M., 2017, RED TIDE TIME SERIES, P576
   Rumelhart D.E, 1988, LEARNING REPRESENTAT, P533
   Sun Y, 2016, PROCEEDINGS OF THE 2016 ACM CONFERENCE ON SPECIAL INTEREST GROUP ON DATA COMMUNICATION (SIGCOMM '16), P272, DOI 10.1145/2934872.2934898
   Zhu L., 2017, DEEP CONFIDENT PREDI, P137
NR 21
TC 14
Z9 14
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2018
VL 88
BP 13
EP 22
DI 10.1016/j.sysarc.2018.05.005
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GQ9BF
UT WOS:000442060200002
DA 2024-07-18
ER

PT J
AU Yang, J
   Lu, ZH
   Wang, NN
   Wu, J
   Hung, PCK
AF Yang, Jian
   Lu, Zhihui
   Wang, Nini
   Wu, Jie
   Hung, Patrick C. K.
TI Multi-policy-aware MapReduce resource allocation and scheduling for
   smart computing cluster
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Big data; Hadoop; MapReduce; Yarn; Resource allocation; Resource
   scheduling; Smart computing
AB When a user submit a MapReduce job in the smart computing cluster, we first need to allocate cluster resource for the job. It is widely concerned that how to save time and resource costs to provide users with computing capacity and services. Here, we propose a multi-policy-aware Resources Allocation Algorithm that can allocate the appropriate amount of resources to the job to meet the execution deadline in private cloud and an extension in public cloud. Then when job running in the allocated cluster, in order to guarantee the performance of smart computing framework, we further propose a multi-policy-aware resource scheduling optimization model under YARN. If users use default policy, considering the difference of the heterogeneity of jobs and the resource request of tasks, we propose a global task dynamic resource scheduling algorithm-LRD algorithm, based on data locality, resource demand and task dependency. Further, if users set the deadline policy for jobs, we propose a DA (deadline-aware) scheduling algorithm based on performance prediction model. It can optimize the overall execution time of Hadoop jobs and improve the resource utilization of the entire cluster. Finally, we conduct different experiments to evaluate and verify the proposed models and algorithms in this paper. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Yang, Jian; Lu, Zhihui; Wang, Nini; Wu, Jie] Fudan Univ, Sch Comp Sci, Shanghai, Peoples R China.
   [Hung, Patrick C. K.] Univ Ontario Inst Technol, Fac Business & IT, Oshawa, ON, Canada.
C3 Fudan University; Ontario Tech University
RP Lu, ZH (corresponding author), Fudan Univ, Sch Comp Sci, Shanghai, Peoples R China.
EM jianyang16@fudan.edu.cn; lzh@fudan.edu.cn; 14210240052@fudan.edu.cn;
   jwu@fudan.edu.cn; patrick.hung@uoit.ca
RI Hung, Patrick C. K./AAI-4261-2020
FU National Natural Science Foundation of China [61572137, 61728202];
   Shanghai Innovation Action Project [16DZ1100200]
FX The work of this paper is supported by National Natural Science
   Foundation of China under Grant No. 61572137-Multiple Clouds based CDN
   as a Service Key Technology Research & Research on Internet of Things
   Big Data Transmission (Grant No. 61728202) and Processing Architecture
   based on Cloud-Fog Hybrid Computing Model. This paper is also supported
   by Shanghai 2016 Innovation Action Project under Grant
   16DZ1100200-Data-trade-supporting Big data Testbed.
CR [Anonymous], NSDI
   Bu X., 2013, P 22 INT S HIGH PERF, P227, DOI DOI 10.1145/2493123.2462904
   Chen KK, 2014, IEEE T PARALL DISTR, V25, P1403, DOI 10.1109/TPDS.2013.297
   Dean J, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE SIXTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDE '04), P137
   Ghi Bogdan, 2014, ACM SIGMETRICS Performance Evaluation Review, V42, P329, DOI 10.1145/2591971.2591998
   Khan M, 2016, IEEE T PARALL DISTR, V27, P441, DOI 10.1109/TPDS.2015.2405552
   Li XY, 2016, LECT NOTES COMPUT SC, V10065, P375, DOI 10.1007/978-3-319-49178-3_29
   Panigrahy Rina., 2011, RES MICROSOFT COM
   Polo J, 2011, LECT NOTES COMPUT SC, V7049, P187
   Polo J, 2010, IEEE IFIP NETW OPER, P373, DOI 10.1109/NOMS.2010.5488494
   Qiu MK, 2015, IEEE T COMPUT, V64, P3528, DOI 10.1109/TC.2015.2409857
   Tan J, 2013, IEEE INFOCOM SER, P1627
   Verma A., 2011, P 8 ACM INT C AUT CO, P235, DOI DOI 10.1145/1998582.1998637
   Wang JH, 2020, IEEE T CLOUD COMPUT, V8, P418, DOI 10.1109/TCC.2015.2459707
   Wang NN, 2016, LECT NOTES COMPUT SC, V10065, P77, DOI 10.1007/978-3-319-49178-3_6
   Yao Y, 2014, IEEE INT CONF CLOUD, P184, DOI 10.1109/CLOUD.2014.34
   Zaharia M, 2010, EUROSYS'10: PROCEEDINGS OF THE EUROSYS 2010 CONFERENCE, P265
   Zaharia Matei, 2008, OSDI, V8, P7
NR 18
TC 11
Z9 11
U1 1
U2 11
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2017
VL 80
BP 17
EP 29
DI 10.1016/j.sysarc.2017.08.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL0EB
UT WOS:000413883100002
DA 2024-07-18
ER

PT J
AU Moréac, E
   Rossi, A
   Laurent, J
   Bomel, P
AF Moreac, Erwan
   Rossi, Andre
   Laurent, Johann
   Bomel, Pierre
TI Bit-accurate energy estimation for Networks-on-Chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE NoC; Power; Energy consumption; Simulation; Crosstalk; Links
ID METHODOLOGY
AB Networks-on-Chip (NoCs) are recognized as the solution to address the communication bottleneck in a Multi-processor System-on-Chip (MPSoC). As NoCs represent a significant part of system consumption, MPSoC designers expect accurate power models in order to produce energy efficient systems. Nowadays, NoC simulators rely on power models that integrate link models without crosstalk modeling. In this study, we present Noxim-XT, a NoC simulator based on Noxim that embeds a link power model with crosstalk modeling. We show that the crosstalk effect has a deep impact on NoC energy consumption since our results demonstrate that classical models generate errors up to 45.5% on the whole NoC energy consumption estimation. In addition, this tool is able to run application-based traffic and we show that under application-based traffics, the energy estimation made by classical models overestimates the NoC energy consumption by up to 50%. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Moreac, Erwan; Laurent, Johann; Bomel, Pierre] Univ South Brittany, Lab STICC, F-56100 Lorient, France.
   [Rossi, Andre] Univ Angers, Comp Sci Dept, LERIA, 2 Blvd Lavoisier, F-49045 Angers 01, France.
C3 Universite d'Angers
RP Moréac, E (corresponding author), Univ South Brittany, Lab STICC, F-56100 Lorient, France.
EM erwan.moreac@univ-ubs.fr
OI Rossi, Andre/0000-0002-3689-7185
CR Abad P., 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P99, DOI 10.1109/NOCS.2012.19
   Agarwal N, 2009, INT SYM PERFORM ANAL, P33, DOI 10.1109/ISPASS.2009.4919636
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Binkert N., SIGARCH COMPUT ARCHI, V39
   Bomel P, 2013, 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), P29, DOI 10.1109/DSD.2013.14
   Chen Sun, 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P201, DOI 10.1109/NOCS.2012.31
   Courtay A., 2008, DES TECHN INT SYST N, P1, DOI DOI 10.1109/DTIS.2008.4540228
   Daily W. J., 2004, PRINCIPLES PRACTICES
   DAILY WJ, 1998, DIGITAL SYSTEMS ENG
   Du G.L., 2014, SCI WORLD J, V2014, P1, DOI DOI 10.3892/IJMM.2014.1740
   Duenha L, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS XIV), P164, DOI 10.1109/SAMOS.2014.6893208
   Fazzino E, NOXIM NETWORK ON CHI
   Gag M., 2010, P PATMOS 2010, P21, DOI DOI 10.1007/978-3-642-17752-13
   Ho R, 2001, P IEEE, V89, P490, DOI 10.1109/5.920580
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Iqbal SMZ, 2010, IEEE COMP ARCHIT L, V9, P45, DOI 10.1109/L-CA.2010.14
   Kahng A. B., 2012, VERY LARGE SCALE INT, V20, P191, DOI [10.1109/TVLSI.2010.2091686, DOI 10.1109/TVLSI.2010.2091686]
   Mello A, 2010, DES AUT TEST EUROPE, P606
   Moreac E., NOXIM XT CROSSTALK A
   Nagel LW, 2010, IEEE BIPOL BICMOS, P106, DOI 10.1109/BIPOL.2010.5668096
   Palesi M, 2011, IEEE T COMPUT AID D, V30, P774, DOI 10.1109/TCAD.2010.2098590
   R Development Core Team, 2008, R LANG ENV STAT COMP
   Rabaey J. M., 2003, DIGITAL INTEGRATED C, V7
   Reehal G, 2014, IEEE T VLSI SYST, V22, P2585, DOI 10.1109/TVLSI.2013.2296742
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   Wang HS, 2002, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2002.1176258
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
NR 28
TC 4
Z9 4
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2017
VL 77
BP 112
EP 124
DI 10.1016/j.sysarc.2017.05.002
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY9FB
UT WOS:000404303400011
DA 2024-07-18
ER

PT J
AU Runge, A
   Kolla, R
AF Runge, Armin
   Kolla, Reiner
TI TwoPhases: A transmission scheme to reduce the link width at deflection
   routing based Network-on-Chips
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ARCS 2016 Conference - Architecture of Computing Systems
CY APR 04-07, 2016
CL Nuremberg, GERMANY
SP GI, VDE, ITG, ifip, NVIDIA
DE Network-on-Chip; Router design; Deflection routing; Bufferless routing;
   Link width; Flit size
AB Deflection routing is a promising approach for energy and hardware efficient Network-on-Chips (NoCs). As packet switching cannot be deployed for deflection routing based NoCs, an appropriate link width for such NoCs is crucial. Further, the most appropriate link width can be considerably larger, compared to packet switched NoCs. In this paper, we present a new alternating transmission scheme for deflection routing which allows smaller link widths. Simulations and theoretical comparisons with existing basic transmission methods show that our approach outperforms the existing approaches for high injection rates and uniform packet sizes. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Runge, Armin; Kolla, Reiner] Julius Maximilians Univ JMU Wurzburg, Dept Comp Sci, D-97074 Wurzburg, Germany.
C3 University of Wurzburg
RP Runge, A (corresponding author), Julius Maximilians Univ JMU Wurzburg, Dept Comp Sci, D-97074 Wurzburg, Germany.
EM runge@informatik.uni-wuerzburg.de; kolla@informatik.uni-wuerzburg.de
CR [Anonymous], 2011, BENCHMARKING MODERN
   [Anonymous], 2010, PROC 3 INT WORKSHOPN
   Changlin Chen, 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P124, DOI 10.1109/NOCS.2012.22
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   Fallin C., 2010, 2010001 CARN MELL U
   Fallin C, 2011, INT S HIGH PERF COMP, P144, DOI 10.1109/HPCA.2011.5749724
   Ghidini Y., 2013, P 26 S INT CIRC SYST, P1
   Gratz P, 2007, PR IEEE COMP DESIGN, P477
   Hesse R., 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P132, DOI 10.1109/NOCS.2012.23
   Junghee Lee, 2013, 2013 IEEE Computer Society Annual Symposium on VLSI. Emerging VLSI Technologies and Architectures (ISVLSI), P2, DOI 10.1109/ISVLSI.2013.6654614
   Kahng AB, 2012, IEEE T VLSI SYST, V20, P191, DOI 10.1109/TVLSI.2010.2091686
   Kahng AB, 2015, IEEE EMBED SYST LETT, V7, P41, DOI 10.1109/LES.2015.2402197
   Lee J, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2505011
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Moscibroda T, 2009, CONF PROC INT SYMP C, P196, DOI 10.1145/1555815.1555781
   Ogras UY, 2005, 2005 International Conference on Hardware/Software Codesign and System Synthesis, P69
   Rounge A., 2015, P 9 INT S NETW ON CH, P9
   Runge A, 2016, PROCEEDINGS OF THE 1ST INTERNATIONAL WORKSHOP ON ADVANCED INTERCONNECT SOLUTIONS AND TECHNOLOGIES FOR EMERGING COMPUTING SYSTEMS, AISTECS 2016, DOI 10.1145/2857058.2857060
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Tran A.T., 2011, SRC TECHNOLOGY TALEN, pS143
   Wentzlaff D, 2007, IEEE MICRO, V27, P15, DOI 10.1109/MM.2007.4378780
   Xilinx, 2015, IS WEBP DES SOFTW
   Yang Zhiyao, 2010, Proceedings 2010 International Conference on Field-Programmable Technology (FPT 2010), P389, DOI 10.1109/FPT.2010.5681443
   Ye TT, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P344
NR 24
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2017
VL 75
SI SI
BP 145
EP 154
DI 10.1016/j.sysarc.2016.12.001
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EU7MQ
UT WOS:000401219300013
DA 2024-07-18
ER

PT J
AU Zahaf, HE
   Benyamina, A
   Olejnik, R
   Lipari, G
AF Zahaf, Houssam-Eddine
   Benyamina, Abou El Hassen
   Olejnik, Richard
   Lipari, Giuseppe
TI Energy-efficient scheduling for moldable real-time tasks on
   heterogeneous computing platforms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Moldable tasks; Real-time; DVFS; DPM; Energy consumption; Partitioned
   scheduling; Frequency selection; Task allocation; INLP
ID ALGORITHMS
AB In this paper, we address the problem of executing (soft) real-time data processing applications on heterogeneous computing platforms with the goal of reducing the energy consumption. The typical application domain is edge computing (or fog computing), where a certain amount of data, collected from the environment, needs to be pre-processed in real-time before being sent to the central server for storage and final processing. The kind of applications we address here can be easily parallelized, and we also need to reduce as much as possible the necessary energy to perform such tasks. Heterogeneous Multi core Processors (HMP) such as ARM big.LITTLE are designed to combine both performances and energy efficiency, so they are one of the preferred choices for this kind of applications. Here we focus on Dynamic Voltage and Frequency Scaling (DVFS), parallelization, real-time scheduling and resource allocation techniques. In the first part of the paper, we present a model of the performance and energy consumption of a parallel real-time task executed on an ARM bigLITTLE architecture. We use this model in the second part of the paper where we first define the optimization problem as an Integer Non-linear Programming (INLP) problem, and then propose heuristics for efficiently solving it. Finally, we present a wide range of synthetic experiments that demonstrate the performance of our approach. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Zahaf, Houssam-Eddine; Olejnik, Richard; Lipari, Giuseppe] Univ Lille, CNRS, Cent Lille, UMR 9189 CR1StAL, F-59000 Lille, France.
   [Zahaf, Houssam-Eddine; Benyamina, Abou El Hassen] Oran 1 Univ Ahmed BenBella, Oran, Algeria.
C3 Centre National de la Recherche Scientifique (CNRS); Universite de
   Lille; Centrale Lille
RP Zahaf, HE (corresponding author), Univ Lille, CNRS, Cent Lille, UMR 9189 CR1StAL, F-59000 Lille, France.; Zahaf, HE (corresponding author), Oran 1 Univ Ahmed BenBella, Oran, Algeria.
EM houssam-eddine.zahaf@univ-lille1.fr;
   benyamina.abouelhassen@univ-oran1.dz; Richard.olejnik@univ-lille1.fr;
   Giuseppe.lipari@univ-lille1.fr
RI Lipari, Giuseppe/E-7761-2010
OI Houssam Eddine, ZAHAF/0000-0002-0334-9692; Lipari,
   Giuseppe/0000-0002-7544-5309
FU Institut de recherche sur les composants logiciels et matriels pour
   l'information et la communication avance de Lille, IRCICA [UMR3380]
FX This work has been supported in part by the Institut de recherche sur
   les composants logiciels et matriels pour l'information et la
   communication avance de Lille, IRCICA, UMR3380.
CR [Anonymous], 2014, 2014 IEEE 20 INT C E
   Baruah R.B.A.M.-S. Anjoy, 2016, P EUR REAL TIM SYST
   Baruah S., 2005, REAL TIM SYST S 2005, p[9, 329]
   BARUAH SK, 1990, REAL-TIME SYST, V2, P301, DOI 10.1007/BF01995675
   Bini E, 2005, EUROMICRO, P3, DOI 10.1109/ECRTS.2005.29
   Bonomi Flavio, 2012, P 1 MCC WORKSH MOB C, P13, DOI 10.1145/2342509.2342513
   Byrd RH, 2006, NONCONVEX OPTIM, V83, P35
   Chandra R., 2001, PARALLEL PROGRAMMING, DOI DOI 10.5555/355074
   Chen JJ, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P28, DOI 10.1109/RTCSA.2007.37
   Colin A., 2015, J SIGNAL PROCESSING, P1
   Collette S, 2008, INFORM PROCESS LETT, V106, P180, DOI 10.1016/j.ipl.2007.11.014
   Courbin P, 2013, REAL-TIME SYST, V49, P239, DOI 10.1007/s11241-012-9173-x
   Davis RI, 2009, REAL TIM SYST SYMP P, P398, DOI 10.1109/RTSS.2009.31
   Drozdowski M., 2004, HDB SCHEDULING ALGOR
   Gaspar F, 2016, ACM T ARCHIT CODE OP, V12, DOI 10.1145/2835177
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Han S, 2006, LECT NOTES COMPUT SC, V4097, P755
   Jejurikar R, 2004, DES AUT CON, P275, DOI 10.1145/996566.996650
   Kato S, 2009, REAL TIM SYST SYMP P, P459, DOI 10.1109/RTSS.2009.42
   Lakshmanan K, 2010, REAL TIM SYST SYMP P, P259, DOI 10.1109/RTSS.2010.42
   Li J, 2014, EUROMICRO, P85, DOI 10.1109/ECRTS.2014.23
   Li Y, 2015, IEEE I C EMBED SOFTW, P577, DOI 10.1109/HPCC-CSS-ICESS.2015.126
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Macq C, 2001, LIMITATION HYPERPERI
   Manimaran G, 1998, REAL-TIME SYST, V15, P39, DOI 10.1023/A:1008022923184
   Mei J, 2013, MICROPROCESS MICROSY, V37, P99, DOI 10.1016/j.micpro.2012.11.002
   Mounie P.D.G., 2004, HDB SCHEDULING ALGOR
   Pagani S, 2013, REAL TIM SYST SYMP P, P308, DOI 10.1109/RTSS.2013.38
   Pillai P., 2001, Operating Systems Review, V35, P89, DOI 10.1145/502059.502044
   Saifullah A, 2013, REAL-TIME SYST, V49, P404, DOI 10.1007/s11241-012-9166-9
   Srinivasan A, 2002, INFORM PROCESS LETT, V84, P93, DOI 10.1016/S0020-0190(02)00231-4
   Stigge M, 2011, IEEE REAL TIME, P71, DOI 10.1109/RTAS.2011.15
   Valentin E, 2015, INT WORKS POW TIM, P1, DOI 10.1109/PATMOS.2015.7347580
   Wolf M., 2012, Computers as Components: Principles of Embedded Computing System Design
   Zhu D, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P35, DOI 10.1109/ICCAD.2004.1382539
NR 35
TC 48
Z9 53
U1 2
U2 23
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2017
VL 74
BP 46
EP 60
DI 10.1016/j.sysarc.2017.01.002
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EO8PN
UT WOS:000396952100004
DA 2024-07-18
ER

PT J
AU Yu, LC
   Tang, XS
   Wu, MH
   Chen, TZ
AF Yu, Licheng
   Tang, Xingsheng
   Wu, Minghui
   Chen, Tianzhou
TI Improving branch divergence performance on GPGPU with a new PDOM stack
   and multi-level warp scheduling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE PDOM stack; Warp scheduling; Branch divergence; GPGPU; Performance;
   Architecture
AB General-purpose graphics processing unit (GPGPU) plays an important role in massive parallel computing nowadays. A GPGPU core typically holds thousands of threads, where hardware threads are organized into warps. With the single instruction multiple thread (SIMT) pipeline, GPGPU can achieve high performance. But threads taking different branches in the same warp violate SIMD style and cause branch divergence. To support this, a hardware stack is used to sequentially execute all branches. Hence branch divergence leads to performance degradation. This article represents the PDOM (post dominator) stack as a binary tree, and each leaf corresponds to a branch target. We propose a new PDOM stack called PDOM-ASI, which can schedule all the tree leaves. The new stack can hide more long operation latencies with more schedulable warps without the problem of warp over-subdivision. Besides, a multi-level warp scheduling policy is proposed, which lets part of the warps run ahead and creates more opportunities to hide the latencies. The simulation results show that our policies achieve 10.5% performance improvements over baseline policies with only 1.33% hardware area overhead. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Yu, Licheng; Tang, Xingsheng; Chen, Tianzhou] Zhejiang Univ, Coll Comp Sci & Technol, Hangzhou 310003, Zhejiang, Peoples R China.
   [Wu, Minghui] Zhejiang Univ City Coll, Hangzhou 310003, Zhejiang, Peoples R China.
C3 Zhejiang University; Hangzhou City University
RP Yu, LC (corresponding author), Zhejiang Univ, Coll Comp Sci & Technol, Hangzhou 310003, Zhejiang, Peoples R China.
EM yulicheng@zju.edu.cn; tang1986@zju.edu.cn; minghuiwu@cs.zju.edu.cn;
   tzchen@zju.edu.cn
RI Wu, Minghui/E-3899-2012
OI Wu, Minghui/0000-0001-8179-7119
FU National Natural Science Foundation of China [61379035]; National
   Natural Science Foundation of Zhejiang Province [LQ12F02017]; Mobile
   Netwok Application Technology Key Laboratory of Zhejiang Province;
   Innovation Group of New Generation of Mobile Internet Software and
   Services of Zhejiang Province
FX Supported by the National Natural Science Foundation of China under
   Grant No. 61379035, the National Natural Science Foundation of Zhejiang
   Province No. LQ12F02017, Open Fund of Mobile Netwok Application
   Technology Key Laboratory of Zhejiang Province, Innovation Group of New
   Generation of Mobile Internet Software and Services of Zhejiang
   Province.
CR [Anonymous], 2012, DOCUMENTATION EVALUA
   Baghsorkhi SS, 2010, ACM SIGPLAN NOTICES, V45, P105, DOI 10.1145/1837853.1693470
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Carrillo S, 2009, CF'09: CONFERENCE ON COMPUTING FRONTIERS & WORKSHOPS, P147
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Diamos G, 2011, INT SYMP MICROARCH, P477
   Fung WWL, 2011, INT SYMP MICROARCH, P296
   Fung WWL, 2011, INT S HIGH PERF COMP, P25, DOI 10.1109/HPCA.2011.5749714
   Fung WWL, 2009, ACM T ARCHIT CODE OP, V6, DOI 10.1145/1543753.1543756
   Gou CY, 2011, PROCEEDINGS OF THE 2011 8TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS (CF 2011), DOI 10.1145/2016604.2016608
   Han Tianyi David, 2011, P 4 WORKSH GEN PURP, DOI [10.1145/1964179.1964184, DOI 10.1145/1964179.1964184]
   Hong S, 2010, CONF PROC INT SYMP C, P280, DOI 10.1145/1816038.1815998
   Hong S, 2009, CONF PROC INT SYMP C, P152, DOI 10.1145/1555815.1555775
   Jaekyu Lee, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P213, DOI 10.1109/MICRO.2010.44
   Jang B, 2011, IEEE T PARALL DISTR, V22, P105, DOI 10.1109/TPDS.2010.107
   Kim Y, 2011, DES AUT CON, P128
   Lashgar A., 2011, PERFORMANCE GPU ARCH
   Lee SH, 2010, IUTAM BOOKSER, V22, P1, DOI [10.1007/978-90-481-9631-9_1, 10.1073/pnas.1003572107]
   Meng J., LEVERAGING MEMORY LE
   Meng JY, 2010, CONF PROC INT SYMP C, P235, DOI 10.1145/1816038.1815992
   Narasiman V, 2011, INT SYMP MICROARCH, P308, DOI 10.1145/2155620.2155656
   Tarjan D., 2010, Proceedings of 2010 International Conference High Performance Computing, Networking, Storage and Analysis, P1
   Tarjan D, 2009, PROCEEDINGS OF THE CONFERENCE ON HIGH PERFORMANCE COMPUTING NETWORKING, STORAGE AND ANALYSIS
   Yang Y, 2010, ACM SIGPLAN NOTICES, V45, P343, DOI 10.1145/1837853.1693505
   Yang Y, 2010, ACM SIGPLAN NOTICES, V45, P86, DOI 10.1145/1809028.1806606
   Yuan George L., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P34, DOI 10.1145/1669112.1669119
   Zhang EZ, 2011, ACM SIGPLAN NOTICES, V46, P369, DOI [10.1145/1961296.1950408, 10.1145/1961295.1950408]
   Zhang EddyZ., 2010, P 24 ACM INT C SUPER, P115
NR 28
TC 1
Z9 3
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2014
VL 60
IS 5
SI SI
BP 420
EP 430
DI 10.1016/j.sysarc.2013.11.008
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AI8YI
UT WOS:000337212500002
DA 2024-07-18
ER

PT J
AU Di Natale, M
   Zhu, Q
   Sangiovanni-Vincentelli, A
   Tripakis, S
AF Di Natale, Marco
   Zhu, Qi
   Sangiovanni-Vincentelli, Alberto
   Tripakis, Stavros
TI Optimized implementation of synchronous models on industrial LTTA
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Synchronous models; Distributed systems; Loosely time-triggered
   architecture; Semantics-preserving implementation; Code generation;
   Embedded systems
ID LANGUAGES
AB Synchronous models are used to specify embedded systems functions in a clear and unambiguous way and allow verification of properties using formal methods. The implementation of a synchronous specification on a distributed architecture must preserve the model semantics to retain the verification results. Globally synchronized time-triggered architectures offer the simplest implementation path, but can be inefficient or simply unavailable. In past work, we defined a mapping of synchronous models on a general class of distributed asynchronous architectures, for which the only requirement is a lower bound on the rate of activation of tasks. In this paper, we set tighter requirements on task execution rates, and we include a realistic modeling of communication delays, task scheduling delays and schedulability conditions, discussing the timing characteristics of an implementation on a system with a Controller Area Network (CAN). Next, the semantics preservation conditions are formulated as constraints in an architecture optimization problem that defines a feasible task model with respect to timing constraints. An automotive case study shows the applicability of the approach and provides insight on the software design elements that are critical for a feasible implementation. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Di Natale, Marco] Scuola Super Sant Anna, TeCIP Inst, Pisa, Italy.
   [Zhu, Qi] Univ Calif Riverside, Dept Elect Engn, Riverside, CA 92521 USA.
   [Sangiovanni-Vincentelli, Alberto; Tripakis, Stavros] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA.
   [Tripakis, Stavros] Aalto Univ, Dept Informat & Comp Sci, Espoo, Finland.
C3 Scuola Superiore Sant'Anna; University of California System; University
   of California Riverside; University of California System; University of
   California Berkeley; Aalto University
RP Di Natale, M (corresponding author), Scuola Super Sant Anna, TeCIP Inst, Via Moruzzi 1, Pisa, Italy.
EM marco@sssup.it
RI Zhu, Qi/P-6063-2017; Sangiovanni-Vincentelli, Alberto/S-3822-2019;
   Sangiovanni-Vincentelli, Alberto/F-5742-2018
OI Sangiovanni-Vincentelli, Alberto/0000-0003-1298-8389; DI NATALE,
   Marco/0000-0002-4480-8808; Zhu, Qi/0000-0002-7700-4099; Tripakis,
   Stavros/0000-0002-1777-493X
CR [Anonymous], 2001, LNCS, DOI DOI 10.1007/3-540-45416-021
   Baleani M., 2005, P 5 ACM INT C EMB SO, P187
   Benveniste A, 2002, LECT NOTES COMPUT SC, V2491, P252
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Benveniste A, 2000, INFORM COMPUT, V163, P125, DOI [10.1006/inco.2000.9999, 10.1006/inco.2000.2898]
   Benveniste A., 2006, EMSOFT, P152
   Benveniste A, 2010, EMSOFT 10, P189
   Bosch Global, 1991, CAN SPEC VERS 2 0
   Boucaron J, 2006, ELECTRON NOTES THEOR, V146, P41, DOI 10.1016/j.entcs.2005.05.035
   Boucaron J, 2006, FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P175, DOI 10.1109/MEMCOD.2006.1695923
   Boyd S., 2006, Optimization and Engineering
   Carloni LP, 2001, IEEE T COMPUT AID D, V20, P1059, DOI 10.1109/43.945302
   Carloni LP, 2006, ELECTRON NOTES THEOR, V146, P61, DOI 10.1016/j.entcs.2005.05.036
   Caspi P, 2003, ACM SIGPLAN NOTICES, V38, P153, DOI 10.1145/780731.780754
   Caspi P, 1999, IEEE T SOFTWARE ENG, V25, P416, DOI 10.1109/32.798329
   DAVARE A, 2007, P DES AUT C SAN DIEG
   Davis RI, 2007, REAL-TIME SYST, V35, P239, DOI 10.1007/s11241-007-9012-7
   Forget J., 2008, 11 IEEE HIGH ASS SYS
   Grandpierre T., 1999, CODES99 7 INT WORKSH
   Guernic P., 2003, J CIRCUITS SYST COMP
   HARBOUR MG, 1994, IEEE T SOFTW ENG, V20
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Kahn G., 1974, INF PROC 74 P IFIP C
   Kermia O., 2008, P 14 INT C REAL TIM
   Kim J., 2012, ICCPS C
   Kopetz H., 1997, REAL TIME SYSTEMS DE
   Kossentini C, 2006, LECT NOTES COMPUT SC, V3927, P363
   Lin C., 2013, RTAS C 2013 PHIL US
   Navet N, 2005, P IEEE, V93, P1204, DOI 10.1109/JPROC.2005.849725
   Ocrep, OCR AUT PAR SYNCHR L
   Pernet N., 2003, P ISCA C 2003
   Potop-Butucaru D., 2009, P EMSOFT C
   Redel O., 2002, ECRTS 02 P 14 EUR C
   Romberg J., 2004, EMSOFT, P193
   The Mathworks, MATH SIM STAT US MAN
   Tripakis S, 2008, IEEE T COMPUT, V57, P1300, DOI 10.1109/TC.2008.81
NR 36
TC 3
Z9 3
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2014
VL 60
IS 4
BP 315
EP 328
DI 10.1016/j.sysarc.2014.01.003
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AG7QE
UT WOS:000335612100001
DA 2024-07-18
ER

PT J
AU Carmona-Galán, R
   Zarándy, A
   Rekeczky, C
   Földesy, P
   Rodríguez-Pérez, A
   Domínguez-Matas, C
   Fernández-Berni, J
   Liñán-Cembrano, G
   Pérez-Verdú, B
   Kárász, Z
   Suárez-Cambre, M
   Brea-Sánchez, V
   Roska, T
   Rodríguez-Vázquez, A
AF Carmona-Galan, Ricardo
   Zarandy, Akos
   Rekeczky, Csaba
   Foeldesy, Peter
   Rodriguez-Perez, Alberto
   Dominguez-Matas, Carlos
   Fernandez-Berni, Jorge
   Linan-Cembrano, Gustavo
   Perez-Verdu, Belen
   Karasz, Zoltan
   Suarez-Cambre, Manuel
   Brea-Sanchez, Victor
   Roska, Tumas
   Rodriguez-Vazquez, Angel
TI A hierarchical vision processing architecture oriented to 3D integration
   of smart camera chips
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hierarchical vision; Vision chips; 3D integrated circuits; Adapted
   architectures; MOPS/mW
ID PARALLEL; SENSOR
AB This paper introduces a vision processing architecture that is directly mappable on a 3D chip integration technology. Due to the aggregated nature of the information contained in the visual stimulus, adapted architectures are more efficient than conventional processing schemes. Given the relatively minor importance of the value of an isolated pixel, converting every one of them to digital prior to any processing is inefficient. Instead of this, our system relies on focal-plane image filtering and key point detection for feature extraction. The originally large amount of data representing the image is now reduced to a smaller number of abstracted entities, simplifying the operation of the subsequent digital processor. There are certain limitations to the implementation of such hierarchical scheme. The incorporation of processing elements close to the photo-sensing devices in a planar technology has a negative influence in the fill factor, pixel pitch and image size. It therefore affects the sensitivity and spatial resolution of the image sensor. A fundamental tradeoff needs to be solved. The larger the amount of processing conveyed to the sensor plane, the larger the pixel pitch. On the contrary, using a smaller pixel pitch sends more processing circuitry to the periphery of the sensor and tightens the data bottleneck between the sensor plane and the memory plane. 3D integration technologies with a high density of through-silicon-vias can help overcome these limitations. Vertical integration of the sensor plane and the processing and memory planes with a fully parallel connection eliminates data bottlenecks without compromising fill factor and pixel pitch. A case study is presented: a smart vision chip designed on a 3D integration technology provided by MIT Lincoln Labs, whose base process is 0.15 mu m FD-SOI. Simulation results advance performance improvements with respect to the state-of-the-art in smart vision chips. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Zarandy, Akos; Foeldesy, Peter; Karasz, Zoltan; Roska, Tumas] Hungarian Acad Sci MTA SZTAKI, Comp & Automat Res Inst, Budapest, Hungary.
   [Zarandy, Akos; Rekeczky, Csaba; Foeldesy, Peter] Eutecus Inc, Berkeley, CA USA.
   [Carmona-Galan, Ricardo; Rodriguez-Perez, Alberto; Fernandez-Berni, Jorge; Linan-Cembrano, Gustavo; Perez-Verdu, Belen; Rodriguez-Vazquez, Angel] Univ Seville, CSIC, Inst Microelect Sevilla, Seville, Spain.
   [Dominguez-Matas, Carlos; Rodriguez-Vazquez, Angel] Anafocus Inc, Seville, Spain.
   [Suarez-Cambre, Manuel; Brea-Sanchez, Victor] Univ Santiago de Compostela, Santiago De Compostela, Spain.
   [Zarandy, Akos; Foeldesy, Peter; Karasz, Zoltan; Roska, Tumas] Pazmany Peter Catholic Univ, Budapest, Hungary.
C3 Hungarian Academy of Sciences; Hungarian Research Network; HUN-REN
   Institute for Computer Science & Control; Consejo Superior de
   Investigaciones Cientificas (CSIC); CSIC - Instituto de Microelectronica
   de Sevilla (IMS-CNM); University of Sevilla; Universidade de Santiago de
   Compostela; Pazmany Peter Catholic University
RP Carmona-Galán, R (corresponding author), Univ Seville, CSIC, Inst Microelect Sevilla, Seville, Spain.
EM rcarmona@imse-cnm.csic.es
RI Liñán-Cembrano, Gustavo/AFD-7749-2022; Carmona-Galán,
   Ricardo/A-8924-2012; Rodríguez-Pérez, Alberto/AAF-4973-2021; Cembrano,
   Gustavo Liñán/AAG-6742-2019; Brea, Victor/N-5165-2014
OI Liñán-Cembrano, Gustavo/0000-0003-1839-555X; Carmona-Galán,
   Ricardo/0000-0002-4230-3988; Rodríguez-Pérez,
   Alberto/0000-0003-1463-0866; Cembrano, Gustavo
   Liñán/0000-0003-1839-555X; Fernandez Berni, Jorge/0000-0003-0476-4676;
   Brea, Victor/0000-0003-0078-0425; Perez Verdu, Maria
   Belen/0000-0003-4783-4443; Rodriguez Vazquez, Angel
   Benito/0000-0002-1006-5241
FU Office of Naval Research (USA) [N00173-08-C-4005, N000141110312];
   Ministry of Science and Innovation and Ministry of Economy and
   Competitivity (Spain) [TEC2009-11812, TEC2009-12686,
   IPT-2011-1625-430000, TEC2012-38921-C02-01, TEC2012-38921-C02-02];
   European Fund for Regional Development; Xunta de Galicia (Spain)
   [10PXIB206037PR]
FX This work has been supported by the Office of Naval Research (USA)
   through contracts N00173-08-C-4005 and N000141110312; by the Ministry of
   Science and Innovation and Ministry of Economy and Competitivity (Spain)
   through projects TEC2009-11812, TEC2009-12686, IPT-2011-1625-430000 and
   TEC2012-38921-C02-01, -02, co-funded by the European Fund for Regional
   Development; and by Xunta de Galicia (Spain) via project 10PXIB206037PR.
CR Abbo AA, 2008, IEEE J SOLID-ST CIRC, V43, P192, DOI 10.1109/JSSC.2007.909328
   [Anonymous], 2010, TEGR PROD ROADM
   [Anonymous], 2008, MITTL LOW POWER FDSO, V6
   Aubury M, 1996, J VLSI SIG PROCESS S, V12, P35, DOI 10.1007/BF00936945
   Balakrishnan N, 2005, IEEE T PATTERN ANAL, V27, P1367, DOI 10.1109/TPAMI.2005.170
   Benini L, 2000, DES AUT CON, P300, DOI 10.1145/337292.337424
   Burd TD, 1996, J VLSI SIG PROC SYST, V13, P203, DOI 10.1007/BF01130406
   Burns JA, 2006, IEEE T ELECTRON DEV, V53, P2507, DOI 10.1109/TED.2006.882043
   Camacho P, 2002, INT J IMAG SYST TECH, V12, P149, DOI 10.1002/ima.10023
   CARMONA R, 2003, IEEE T NEURAL NETWOR, V14, P1313
   Cembrano GL, 2004, IEEE J SOLID-ST CIRC, V39, P1044, DOI 10.1109/JSSC.2004.829931
   Chen T., 2000, P SPIE SENSORS CAMER, V3965
   Deptuch G., 2008, P VERT WORKSH UT ISL
   Downton A, 1998, ELECTRON COMMUN ENG, V10, P139, DOI 10.1049/ecej:19980307
   Dudek P, 2005, IEEE T CIRCUITS-I, V52, P13, DOI 10.1109/TCSI.2004.840093
   Enz CC, 1996, P IEEE, V84, P1584, DOI 10.1109/5.542410
   Fernández-Berni J, 2011, IEEE J SOLID-ST CIRC, V46, P669, DOI 10.1109/JSSC.2010.2102591
   Földesy P, 2006, INT J CIRC THEOR APP, V34, P409, DOI 10.1002/cta.367
   Földesy P, 2009, 2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, P185, DOI 10.1109/ECCTD.2009.5274944
   Foldesy Peter, 2010, P 12 INT W CELL NAN, P329
   Fowler B, 2001, P SOC PHOTO-OPT INS, V4306, P68, DOI 10.1117/12.426991
   Garrou P., 2008, HDB 3D INTEGRATION T, V1
   Gerosa G., 2008, IEEE INT SOL STAT CI, P256
   Gonzalez R C, 2008, DIGITAL IMAGE PROCES
   Gottardi M, 2009, IEEE J SOLID-ST CIRC, V44, P1582, DOI 10.1109/JSSC.2009.2017000
   GUSTAFSON JL, 1988, COMMUN ACM, V31, P532, DOI 10.1145/42411.42415
   Helou J.N., 2006, P SPIES INFRARED PHO, V6294, P09
   Herrero E, 2012, IEEE T PARALL DISTR, V23, P853, DOI 10.1109/TPDS.2011.200
   Hill MD, 2008, COMPUTER, V41, P33, DOI 10.1109/MC.2008.209
   Intel&REG; Atom&TRADE;, 2010, 319535003US INT CORP
   Kleinfelder S, 2001, IEEE J SOLID-ST CIRC, V36, P2049, DOI 10.1109/4.972156
   Komuro T, 2004, IEEE J SOLID-ST CIRC, V39, P265, DOI 10.1109/JSSC.2003.820876
   Lee S, 2011, IEEE T NEURAL NETWOR, V22, P64, DOI 10.1109/TNN.2010.2085443
   Lee S, 2011, IEEE ASME INT C ADV, P416, DOI 10.1109/AIM.2011.6027072
   Lindeberg T., 2007, WILEY ENCY COMPUTER
   Lopich A, 2011, IEEE T CIRCUITS-I, V58, P2420, DOI 10.1109/TCSI.2011.2131370
   Masland RH, 2001, NAT NEUROSCI, V4, P877, DOI 10.1038/nn0901-877
   Miao W, 2008, IEEE J SOLID-ST CIRC, V43, P1470, DOI 10.1109/JSSC.2008.923621
   POGGIO T, 1985, NATURE, V317, P314, DOI 10.1038/317314a0
   Raab W, 2003, IEEE DES TEST COMPUT, V20, P8, DOI 10.1109/MDT.2003.1173047
   Rodríguez-Vázquez A, 2004, IEEE T CIRCUITS-I, V51, P851, DOI 10.1109/TCSI.2004.827621
   Romberg J, 2008, IEEE SIGNAL PROC MAG, V25, P14, DOI 10.1109/MSP.2007.914729
   Roska B, 2001, NATURE, V410, P583, DOI 10.1038/35069068
   Roska B, 2006, J NEUROPHYSIOL, V95, P3810, DOI 10.1152/jn.00113.2006
   Roska T, 2002, P IEEE, V90, P1244, DOI 10.1109/JPROC.2002.801453
   Spiesshoefer S, 2005, J VAC SCI TECHNOL A, V23, P824, DOI 10.1116/1.1864012
   Suarez M., 2010, P IEEE INT 3DIC NOV, P1
   Suarez M., 2011, P 20 EUR C CIRC THEO, P189
   Suarez-Cambre M., 2010, 1 IEEE LAT AM S CIRC
   Vargas-Sierra S., 2011, 2011 INT IM SENS WOR
   Wang CL, 1996, P IEEE, V84, P931, DOI 10.1109/5.503296
   Wang Z, 2004, IEEE T IMAGE PROCESS, V13, P600, DOI 10.1109/TIP.2003.819861
   Zarandy A., 2010, P 12 INT W CELL NAN, P171
   Zarandy A, 2011, INT J CIRC THEOR APP, V39, P983, DOI 10.1002/cta.681
   Zhang WC, 2011, IEEE J SOLID-ST CIRC, V46, P2132, DOI 10.1109/JSSC.2011.2158024
NR 55
TC 6
Z9 6
U1 0
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 908
EP 919
DI 10.1016/j.sysarc.2013.03.002
PN A
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295AW
UT WOS:000330090000011
DA 2024-07-18
ER

PT J
AU Li, JS
   Liu, IH
   Kao, CK
   Tseng, CM
AF Li, Jung-Shian
   Liu, I-Hsien
   Kao, Chuan-Kai
   Tseng, Chao-Ming
TI Intelligent Adjustment Forwarding: A compromise between end-to-end and
   hop-by-hop transmissions in VANET environments
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE VANET; Reliable; Segment-to-segment transmission; Application layer
   forwarding algorithm
ID MOBILE AD HOC; PROTOCOL; NETWORKS
AB Most of the nodes in a vehicular ad hoc network (VANET) move continuously, and thus the link quality changes constantly. As a result, the connections are intermittent and many network services (e.g., video conferencing) fail to function properly. Although many routing algorithms for discovering available transmission paths have been proposed, it is almost impossible to find a reliable end-to-end path in VANET environments since transmission failures occur so frequently. As a result, developing efficient retransmission schemes is of great practical importance. Accordingly, the present study proposes an application layer forwarding protocol designated as Intelligent Adjustment Forwarding (IAF), in which a segment-to-segment transmission paradigm is used to enhance the data delivery performance. The simulation results show that IAF not only improves the reliability of the data transmissions, but also enables a more efficient recovery in the event of transmission failures. Significantly, the improved transmission performance of IAF is accomplished with no more than a slight increase in the transmission time relative to that of existing VANET approaches. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Li, Jung-Shian; Liu, I-Hsien; Kao, Chuan-Kai; Tseng, Chao-Ming] Natl Cheng Kung Univ, Inst Comp & Commun Engn, Dept Elect Engn, Tainan 70101, Taiwan.
C3 National Cheng Kung University
RP Li, JS (corresponding author), Natl Cheng Kung Univ, Inst Comp & Commun Engn, Dept Elect Engn, Tainan 70101, Taiwan.
EM jsli@mail.ncku.edu.tw; dannyliu@hsnet.ee.ncku.edu.tw;
   mars@hsnet.ee.ncku.edu.tw; cmtseng@hsnet.ee.ncku.edu.tw
OI LIU, I-HSIEN/0000-0001-8431-7475
FU National Science Council [NSC 98-2219-E-006-010, NSC 101-2219-E-006-003]
FX This work was supported in part by the National Science Council under
   Grants NSC 98-2219-E-006-010 and NSC 101-2219-E-006-003.
CR [Anonymous], E221303 ASTM
   [Anonymous], 2010 IEEE INTERNATIO
   [Anonymous], 2000, P ACM IEEE INT C MOB
   [Anonymous], P16090 IEEE
   Bilal M., 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P773, DOI 10.1109/CIT.2010.148
   Camp T, 2002, 2002 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-5, CONFERENCE PROCEEDINGS, P3318, DOI 10.1109/ICC.2002.997446
   Chun-Chih Lo, 2010, Proceedings 2010 IEEE Vehicular Networking Conference (VNC 2010), P202, DOI 10.1109/VNC.2010.5698275
   Day K, 2008, J SYST ARCHITECT, V54, P757, DOI 10.1016/j.sysarc.2008.01.002
   Dhawan S., 2007, 2 INT C WIR BROADB U, P1
   Ducourthial B, 2007, IEEE T VEH TECHNOL, V56, P3348, DOI 10.1109/TVT.2007.907235
   Farahmand F., 2008, IEEE GLOBAL TELECOMM, P1
   Farrell S., 2005, TCDCS200569
   Gerharz M., 2002, 27 ANN IEEE INT C LO, P1
   Gong L, 2008, PROCEEDINGS OF THE 2008 14TH IEEE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, P423, DOI 10.1109/ICPADS.2008.14
   Grossglauser M, 2001, IEEE INFOCOM SER, P1360, DOI 10.1109/INFCOM.2001.916631
   Holman C., 2006, 2006 3rd Annual IEEE Communications Society Conference on Sensor and Ad Hoc Communications and Networks (IEEE Cat. No. 06EX1523), P216, DOI 10.1109/SAHCN.2006.288426
   Hu Y.C., 2007, The Dynamic Source Routing Protocol (DSR) for Mobile Ad Hoc Networks for IPv4
   Idjmayyel Hamdi, 2010, Proceedings of The Fourth International Conference on Next Generation Mobile Applications, Services and Technologies (NGMAST 2010), P174, DOI 10.1109/NGMAST.2010.43
   Jerbi M, 2009, IEEE T VEH TECHNOL, V58, P5048, DOI 10.1109/TVT.2009.2024341
   Jiang SM, 2005, IEEE ACM T NETWORK, V13, P1302, DOI 10.1109/TNET.2005.860094
   Krifa A., 2008, 2008 International Symposium on a World of Wireless, Mobile and Multimedia Networks, P1, DOI DOI 10.1109/WOWMOM.2008.4594889
   Li B, 2007, IEEE COMMUN MAG, V45, P70, DOI 10.1109/MCOM.2007.4395368
   Li F, 2007, IEEE VEH TECHNOL MAG, V2, P12, DOI 10.1109/MVT.2007.912927
   Li X, 2008, GLOB TELECOMM CONF, DOI 10.1109/GLOCOM.2008.ECP.150
   Lochert C, 2003, IEEE IV2003: INTELLIGENT VEHICLES SYMPOSIUM, PROCEEDINGS, P156, DOI 10.1109/IVS.2003.1212901
   Maihöfer C, 2004, IEEE COMMUN SURV TUT, V6, P32, DOI 10.1109/COMST.2004.5342238
   Mauve M, 2001, IEEE NETWORK, V15, P30, DOI 10.1109/65.967595
   McDermott-Wells P., 2005, IEEE Potentials, V23, P33, DOI 10.1109/MP.2005.1368913
   Medepalli K, 2006, IEEE INFOCOM SER, P1584
   Nossenson R., 2009, IEEE INT C COMCAS, P1
   Nzouonta J., IEEE T VEHICULAR TEC, V58
   Perkins CE, 1999, WMCSA '99, SECOND IEEE WORKSHOP ON MOBILE COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P90, DOI 10.1109/MCSA.1999.749281
   Qiu R.C., 2002, IEEE, V1, P141
   Ramadas M., 2007, LICKLIDER T IN PRESS
   Sadagopan N., 2003, 4 ACM INT S MOB AD H, P1
   Sato K, 2008, J SYST ARCHITECT, V54, P901, DOI 10.1016/j.sysarc.2008.03.002
   Scott K., 2007, 5050 RFC
   Soares VNGJ, 2009, 2009 NEXT GENERATION INTERNET NETWORKS, P191
   Son DJ, 2004, IEEE T MOBILE COMPUT, V3, P233, DOI 10.1109/TMC.2004.28
   Taleb T, 2007, IEEE T VEH TECHNOL, V56, P3337, DOI 10.1109/TVT.2007.906873
   The VINT Project, 2003, NETWORK SIMULATOR NS
   Tomer P, 2010, INT CONF NETWORK INF, P157, DOI 10.1109/ICNIT.2010.5508540
   Tsang T. K. K., 2005, The 3rd International IEEE-NEWCAS Conference (IEEE Cat. No. 05EX1015), P381
   Vandat A., 2000, EPIDEMIC ROUTING PAR
   Wang J, 2006, PROCEEDINGS OF THE 2006 IEEE INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM AND EXPOSITION, VOLS 1 AND 2, P32
   Warthman Forrest., 2003, DELAY TOLERANT NETWO
   Wood L, 2007, 2007 INTERNATIONAL WORKSHOP ON SATELLITE AND SPACE COMMUNICATIONS, IWSSC '07, CONFERENCE PROCEEDINGS, P168, DOI 10.1109/IWSSC.2007.4409410
   Ye M, 2009, MDM: 2009 10TH INTERNATIONAL CONFERENCE ON MOBILE DATA MANAGEMENT, P182, DOI 10.1109/MDM.2009.29
   Yu D, 2009, 11TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY, VOLS I-III, PROCEEDINGS,, P1410
NR 49
TC 5
Z9 5
U1 0
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1319
EP 1333
DI 10.1016/j.sysarc.2013.09.002
PN D
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 296QZ
UT WOS:000330201800016
DA 2024-07-18
ER

PT J
AU Guedes, M
   Auler, R
   Duenha, L
   Bonin, E
   Azevedo, R
AF Guedes, Marcelo
   Auler, Rafael
   Duenha, Liana
   Bonin, Edson
   Azevedo, Rodolfo
TI An automatic energy consumption characterization of processors using
   ArchC
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE ArchC; acSynth; acSim; acPower; acPowerGen; Processor; High-level;
   Characterization; Power; Consumption; Simulation
ID POWER; DESIGN
AB The design complexity of integrated circuits requires techniques that automate and ease common tasks, allowing developers to keep up with the rapid growth and demand of the industry. This paper presents acSynth, an integrated framework for development and synthesis based on ArchC ADL descriptions and introduces a new power characterization method at the architectural level. The acSynth is composed of a characterization tool used to extract the energy consumption behavior of processors and also of a simulation method that, after characterization, is able to estimate software energy consumption at high speeds. Our experimental results show the power figures obtained by the characterization flow of Plasma and Leon3 processors, a MIPS-I and SPARCv8 HDL descriptions, respectively, using two different synthesis tools: Xilinx Xpower and Altera PowerPlay. The acSynth simulator used these power figures to allow power analysis at more than 35 million instructions per second in a simulation with small accuracy diversion and without loss of generality. The system executes large tests in minutes, which would otherwise take years in standard HDL methodologies. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Guedes, Marcelo; Auler, Rafael; Duenha, Liana; Bonin, Edson; Azevedo, Rodolfo] Univ Estadual Campinas, UNICAMP Campinas, Comp Syst Lab LSC, BR-13083852 Sao Paulo, Brazil.
C3 Universidade Estadual de Campinas
RP Guedes, M (corresponding author), Univ Estadual Campinas, UNICAMP Campinas, Comp Syst Lab LSC, BR-13083852 Sao Paulo, Brazil.
EM marcelo.guedes@lsc.ic.unicamp.br; rafael.auler@lsc.ic.unicamp.br;
   liana.duenha@lsc.is.unicamp.br; edson@ic.unicamp.br;
   rodolfo@ic.unicamp.br
RI UNICAMP, CCES -/J-7787-2015; Azevedo, Rodolfo/F-3008-2012
OI Azevedo, Rodolfo/0000-0002-8803-0401
FU FAPESP [2010/02230-5, 2011/09630-1, 2011/00901-2]; CAPES; CNPq; Fundacao
   de Amparo a Pesquisa do Estado de Sao Paulo (FAPESP) [11/09630-1,
   10/02230-5] Funding Source: FAPESP
FX This work was partially funded by FAPESP grants 2010/02230-5,
   2011/09630-1, 2011/00901-2, CAPES and CNPq.
CR Auler R., 2012, 2012 24th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2012), P278, DOI 10.1109/SBAC-PAD.2012.33
   Azevedo R, 2005, INT J PARALLEL PROG, V33, P453, DOI 10.1007/s10766-005-7301-0
   Benini L, 2005, J VLSI SIG PROC SYST, V41, P169, DOI 10.1007/s11265-005-6648-1
   Coburn J, 2005, DES AUT CON, P700
   Degalahal V, 2005, ASIA S PACIF DES AUT, P657, DOI 10.1145/1120725.1120986
   Guedes M., 2012, RAPID SYSTEM PROTOTY
   Guedes M., 2012, P 23 IEEE INT S RAP
   Gupta T., 2010, Proceedings of the 22nd International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2010), P25, DOI 10.1109/SBAC-PAD.2010.13
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Iqbal SMZ, 2010, IEEE COMP ARCHIT L, V9, P45, DOI 10.1109/L-CA.2010.14
   Jiri Gaisler A., 2012, AEROFLEX GAISLER
   Klein F., 2007, P 50 MIDW S CIRC SYS, P1046, DOI DOI 10.1109/MWSCAS.2007.4488741
   KRODEL TH, 1991, IEEE INTERNATIONAL CONFERENCE ON COMPUTER-DESIGN : VLSI IN COMPUTERS AND PROCESSORS, P96, DOI 10.1109/ICCD.1991.139853
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Ma J., 2009, WORKSH SIST COMP WSC, P119
   Piga L, 2011, I S WORKL CHAR PROC, P75, DOI 10.1109/IISWC.2011.6114200
   Rhoads S., PLASMA MOST MIPS I T
   Rigo S, 2004, 16TH SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, P66, DOI 10.1109/SBAC-PAD.2004.8
   Rigo S, 2011, ELECTRONIC SYSTEM LEVEL DESIGN: AN OPEN-SOURCE APPROACH, P1, DOI 10.1007/978-1-4020-9940-3
   Schliebusch O., 2004, P C DES AUT TEST EUR, V3, P30156
   Senn E, 2005, EURASIP J APPL SIG P, V2005, P2641, DOI 10.1155/ASP.2005.2641
   Shivakumar P., 2001, Technical report
   Stammermann A, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P142, DOI 10.1109/ISSS.2001.957929
   Tiwari V., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P437, DOI 10.1109/92.335012
   Tiwari V., 1996, J VLSI SIGNAL PROC, V13, P1
   Ye W, 2000, DES AUT CON, P340, DOI 10.1145/337292.337436
NR 26
TC 3
Z9 3
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2013
VL 59
IS 8
SI SI
BP 603
EP 614
DI 10.1016/j.sysarc.2013.05.025
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 212PK
UT WOS:000323995100004
DA 2024-07-18
ER

PT J
AU Bolanos, F
   Rivera, F
   Aedo, JE
   Bagherzadeh, N
AF Bolanos, F.
   Rivera, F.
   Aedo, J. E.
   Bagherzadeh, N.
TI From UML specifications to mapping and scheduling of tasks into a NoC,
   with reliability considerations
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-Chip (NoC); Unified Modeling Language (UML); Fault tolerance;
   Application mapping; Multiprocessor System-on-Chip (MPSoC)
ID ENERGY; METHODOLOGY
AB This paper describes a technique for performing mapping and scheduling of tasks belonging to an executable application into a NoC-based MPSoC, starting from its UML specification. A toolchain is used in order to transform the high-level UML specification into a middle-level representation, which takes the form of an annotated task graph. Such an input task graph is used by an optimization engine for the sake of carrying out the design space exploration. The optimization engine relies on a Population-based Incremental Learning (PBIL) algorithm for performing mapping and scheduling of tasks into the NoC. The PBIL algorithm is also proposed for dynamic mapping of tasks in order to deal with failure events at runtime. Simulation results are promising and exhibit a good performance of the proposed solution when problem size is increased. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Bolanos, F.] Univ Nacl Colombia, Medellin, Colombia.
   [Rivera, F.; Aedo, J. E.] Univ Antioquia, Medellin, Colombia.
   [Bagherzadeh, N.] Univ Calif Irvine, Henry Samueli Sch Engn, Irvine, CA 92697 USA.
C3 Universidad Nacional de Colombia; Universidad de Antioquia; University
   of California System; University of California Irvine
RP Bolanos, F (corresponding author), Univ Nacl Colombia, Calle 59A 63-20, Medellin, Colombia.
EM fbolanosm@unal.edu.co; farivera@udea.edu.co; joseaedo@udea.edu.co;
   nader@uci.edu
RI Rivera, Fredy/V-9793-2019
OI Bagherzadeh, Nader/0000-0001-7216-0546
FU ARTICA; COLCIENCIAS; ICT Ministry of Colombia; National University of
   Colombia; University of Antioquia
FX The authors thank to ARTICA, to COLCIENCIAS, to ICT Ministry of
   Colombia, to National University of Colombia and to University of
   Antioquia, for their support in the development of this work.
CR [Anonymous], 2008, A Practical Guide To SysML: The Systems Modeling Language
   [Anonymous], 2011, 13 INT C CHEM CEM
   [Anonymous], 2011, P 5 ACMIEEE INT S NE
   [Anonymous], 2011, P 2011 IEEE 2 LAT AM
   [Anonymous], 2011, P 4 INT WORKSH NETW
   Antunes E, 2012, INT SYM QUAL ELECT, P451, DOI 10.1109/ISQED.2012.6187532
   Bergmann Gabor, 2011, 2011 26th IEEE/ACM International Conference on Automated Software Engineering, P580, DOI 10.1109/ASE.2011.6100130
   Bertsimas D, 2010, J GLOBAL OPTIM, V48, P323, DOI 10.1007/s10898-009-9496-x
   Bolanos F, 2012, J UNIVERS COMPUT SCI, V18, P901
   Bolanos Freddy, 2012, COMP LEARNING RULES, P244
   Bonatti PieroA., 2006, ICALP 2006. LNCS, P540
   Borkar S, 2007, DES AUT TEST EUROPE, P237, DOI 10.1049/iet-tv.46.1078
   Chan J, 2005, IEEE IC CAD, P254, DOI 10.1109/ICCAD.2005.1560073
   Chao Wang, 2012, Proceedings of the 2012 20th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP 2012), P491, DOI 10.1109/PDP.2012.37
   Chen GY, 2008, DES AUT CON, P620
   Dick R.P., 1998, TGFF: task graphs for free
   Fan LJ, 2007, ICNC 2007: THIRD INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION, VOL 5, PROCEEDINGS, P581
   Gérard S, 2010, LECT NOTES COMPUT SC, V6100, P361, DOI 10.1007/978-3-642-16277-0_19
   Ghosh P, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P80, DOI 10.1109/NOCS.2009.5071448
   Goraczko M, 2008, DES AUT CON, P191
   Habibi Amirali, 2006, P 2011 19 INT EUR C, P455
   Hamedani P. K., 2012, Proceedings of the 2012 20th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP 2012), P499, DOI 10.1109/PDP.2012.68
   He O, 2012, IEEE T VLSI SYST, V20, P1496, DOI 10.1109/TVLSI.2011.2159280
   Henzinger TA, 2006, LECT NOTES COMPUT SC, V4085, P1
   Hölzenspies PKF, 2008, DES AUT TEST EUROPE, P210
   Hosseinabady M, 2012, IET COMPUT DIGIT TEC, V6, P1, DOI 10.1049/iet-cdt.2010.0097
   Hu Jingcao, 2004, P IEEE ACM INT C COM, P7
   Huang J, 2011, EUROMICRO WORKSHOP P, P447, DOI 10.1109/PDP.2011.10
   Hugues J, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1376804.1376810
   Jang W, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2209291.2209299
   Jiayi Sheng, 2011, Proceedings of the 2011 IEEE 9th International Conference on ASIC (ASICON 2011), P200, DOI 10.1109/ASICON.2011.6157156
   Kaushik S., 2011, Proceedings of the 2011 Fourth International Symposium on Parallel Architectures, Algorithms and Programming (PAAP 2011), P203, DOI 10.1109/PAAP.2011.32
   Li Zhe, 2011, 2011 International Conference on Computational Problem-Solving, P518, DOI 10.1109/ICCPS.2011.6092244
   Liulin Zhong, 2011, Proceedings of the 2011 IEEE 9th International Conference on ASIC (ASICON 2011), P389, DOI 10.1109/ASICON.2011.6157203
   Mandelli M., 2011, P 24 S INT CIRC SYST, P191, DOI DOI 10.1145/2020876.2020920
   Mandelli M, 2011, IEEE INT SYMP CIRC S, P1676, DOI 10.1109/ISCAS.2011.5937903
   Ogras UY, 2006, DES AUT TEST EUROPE, P710
   Ogras Umit Y., 2007, P DAC
   OMG, 2005, TECHNICAL REPORT
   Pindoriya N.M., 2010, POW ENG SOC IEEE GEN, P1, DOI DOI 10.1109/PES.2010.5589511
   Raina A, 2009, PROCEEDINGS OF THE 2009 SIXTH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, VOLS 1-3, P877, DOI 10.1109/ITNG.2009.239
   Rensink A, 2003, LECT NOTES COMPUT SC, V3062, P479
   Sangiovanni-Vincentelli A, 2008, IEEE DES TEST COMPUT, V25, P346, DOI 10.1109/MDT.2008.104
   Sangiovanni-Vincentelli A, 2007, P IEEE, V95, P467, DOI 10.1109/JPROC.2006.890107
   Silverman, 2018, DENSITY ESTIMATION S, DOI 10.1201/9781315140919
   Singh AK, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P175
   Singh AK, 2010, J SYST ARCHITECT, V56, P242, DOI 10.1016/j.sysarc.2010.04.007
   Steinberg D., 2009, EMF ECLIPSE MODELING
   Taha Safouan, 2007, FDL, P274
   WHITE RH, 1992, NEURAL NETWORKS, V5, P261, DOI 10.1016/S0893-6080(05)80024-3
   Xian C, 2007, DES AUT CON, P664, DOI 10.1109/DAC.2007.375248
   Xu RB, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P25, DOI 10.1109/RTSS.2007.49
   Yang CY, 2009, DES AUT TEST EUROPE, P694
   Yanhua Liu, 2011, 2011 3rd International Conference on Computer Research and Development (ICCRD 2011), P407, DOI 10.1109/ICCRD.2011.5764225
NR 54
TC 11
Z9 11
U1 0
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2013
VL 59
IS 7
BP 429
EP 440
DI 10.1016/j.sysarc.2013.04.009
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 204XR
UT WOS:000323405100008
OA Green Published
DA 2024-07-18
ER

PT J
AU Cañada, PM
   Morillas, C
   Ureña, R
   López, JMG
   Pelayo, FJ
AF Martinez Canada, P.
   Morillas, C.
   Urena, R.
   Gomez Lopez, J. M.
   Pelayo, F. J.
TI Embedded system for contrast enhancement in low-vision
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE FPGA; Low-vision aid; Real-time video processing; Local adaptive
   histogram equalization; Bio-inspired spatial filtering
ID ADAPTIVE HISTOGRAM EQUALIZATION; CLAHE; AID
AB This paper presents a real-time contrast enhancement system, implemented in FPGA and adapted to display the processed images on a Head Mounted Display (HMD). A novel visual processing scheme is proposed which combines a version of the algorithm known as Contrast Limited Adaptive Histogram Equalization (CLAHE) with a spatial filtering based on a bio-inspired retina model. The system is designed so that visually impaired people can improve their functionality in environments with non-uniform lighting or with abrupt changes in lighting conditions. The parallelism offered by FPGA devices allow to achieve real-time processing with VGA-resolution images, reaching up to 60 frames per second. This system, developed on a FPGA of reduced complexity, has been compared in performance with a parallel implementation on a portable platform based on GPU. (c) 2012 Elsevier B.V. All rights reserved.
C1 [Martinez Canada, P.; Morillas, C.; Urena, R.; Gomez Lopez, J. M.; Pelayo, F. J.] Univ Granada, Dept Comp Architecture & Technol, CITIC, ETSIIT, E-18070 Granada, Spain.
C3 University of Granada
RP Cañada, PM (corresponding author), Univ Granada, Dept Comp Architecture & Technol, CITIC, ETSIIT, C Periodista Rafael Gomez Montero 2, E-18070 Granada, Spain.
EM pablomc@correo.ugr.es; cmorillas@atc.ugr.es; ruperez@atc.ugr.es;
   jmgomez@atc.ugr.es; fpelayo@ugr.es
RI Morillas, Christian/B-1108-2012; Martínez-Cañada, Pablo/C-6241-2017;
   Lopez-Guede, Jose Manuel/L-7768-2014; Urena, Raquel/F-9894-2016
OI Morillas, Christian/0000-0002-4084-6241; Martínez-Cañada,
   Pablo/0000-0003-2634-5229; Urena, Raquel/0000-0002-4099-7437
FU Spanish National Grants RECVIS [TIN2008-06893-C03-02]; project
   GENIL-PYR-2010-19; CEI BioTIC GENIL [CEB09-0010]; Special Research
   Programme of the University of Granada
FX This work has been supported by the Spanish National Grants RECVIS
   (TIN2008-06893-C03-02), the project GENIL-PYR-2010-19 funded by CEI
   BioTIC GENIL CEB09-0010, and the Special Research Programme of the
   University of Granada.
CR [Anonymous], MEDLINEPLUS SERV US
   Blake R Sekuler R., 2005, PERCEPTION, V5th
   Bryant R. C., 2004, Journal of the Society for Information Display, V12, P397, DOI 10.1889/1.1847738
   Peláez-Coca MD, 2009, OPHTHAL PHYSL OPT, V29, P565, DOI 10.1111/j.1475-1313.2009.00673.x
   Drago F, 2003, COMPUT GRAPH FORUM, V22, P419, DOI 10.1111/1467-8659.00689
   Everingham MR, 2003, INT J HUM-COMPUT INT, V15, P231, DOI 10.1207/S15327590IJHC1502_3
   Everingham MR, 1999, INT J VIRTUAL REALIT, V3, P3
   Ferguson PD, 2008, IEEE INT SOC CONF, P119, DOI 10.1109/SOCC.2008.4641492
   Gonzalez RafaelC., 2004, Digital Image Using MATLAB Processing
   Hu KJ, 2010, EURASIP J IMAGE VIDE, DOI 10.1155/2010/137134
   HUMMEL R, 1977, COMPUT VISION GRAPH, V6, P184, DOI 10.1016/S0146-664X(77)80011-7
   Ketcham D. J., 1976, Proceedings of the Society of Photo-Optical Instrumentation Engineers, vol.74. Image Processing, P120
   Kokufuta K., 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P155, DOI 10.1109/FPL.2010.37
   Martinez P., 2011, 11 JORN COMP REC APL, P51
   Morillas C, 2007, NEUROCOMPUTING, V70, P2817, DOI 10.1016/j.neucom.2006.04.017
   Morillas CA, 2007, BIOSYSTEMS, V87, P156, DOI 10.1016/j.biosystems.2006.09.009
   Normann R., 2009, J NEURONAL ENG, V6
   Peli E, 2009, INT J ARTIF INTELL T, V18, P365, DOI 10.1142/S0218213009000184
   Pizer S.M., 1981, P 7 INT M INF PROC M, P276
   PIZER SM, 1987, COMPUT VISION GRAPH, V39, P355, DOI 10.1016/S0734-189X(87)80186-X
   Reza AM, 2004, J VLSI SIG PROC SYST, V38, P35, DOI 10.1023/B:VLSI.0000028532.53893.82
   Ridgeway D, 1994, DESIGNING COMPLEX 2
   Sankar P., 2011, INT J ADV ENG SCI TE, V10, P048
   Ureña R, 2011, PECCS 2011: PROCEEDINGS OF THE 1ST INTERNATIONAL CONFERENCE ON PERVASIVE AND EMBEDDED COMPUTING AND COMMUNICATION SYSTEMS, P201
   Ureña R, 2012, EURASIP J IMAGE VIDE, DOI 10.1186/1687-5281-2012-1
NR 25
TC 15
Z9 16
U1 0
U2 40
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2013
VL 59
IS 1
BP 30
EP 38
DI 10.1016/j.sysarc.2012.10.005
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 085OS
UT WOS:000314624700003
DA 2024-07-18
ER

PT J
AU Cimino, MGCA
   Marcelloni, F
AF Cimino, Mario G. C. A.
   Marcelloni, Francesco
TI An efficient model-based methodology for developing device-independent
   mobile applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mobile user-interface modeling; Delivery-context aware user interface;
   User interface markup language (UIML); Composite capabilities/preference
   profiles (CC/PP); Model driven architecture
ID USER INTERFACES
AB Current methodologies for developing mobile applications are mostly based on the application programming interfaces (APIs) offered by the native platform. Hence, most solutions are characterized by a low portability and/or reusability. In this paper, we propose a novel methodology based on a declarative and device-independent approach for developing event-driven mobile applications. The methodology relies on: (i) an abstract mobile device based on the user interface markup language; (ii) a content adaptation mechanism based on user preferences; (iii) a context adaptation mechanism based on a standardized context of delivery; (iv) a uniform set of client-side APIs based on an interface object model; (v) an efficient transformational model.
   More specifically, in the design phase, the application is modeled as platform-independent on the abstract mobile device. In the execution phase, the application is automatically tailored to the specific platform on the basis of the content and context adaptation mechanisms. We describe the analysis, design and implementation of a framework, called MODIF, which supports the proposed methodology, and show its application to the development of both business and consumer real-world applications on Apple iphone (TM) and Google Android (TM) mobile devices. Finally, we discuss how the experience of using MODIF highlights the quality of the methodology in terms of automation of the lifecycle, expressiveness and readability of the representation, efficiency of the compilation/interpretation, fast learning curve and predictability. (C) 2012 Elsevier B.V. All rights reserved.
C1 [Cimino, Mario G. C. A.; Marcelloni, Francesco] Univ Pisa, Dipartimento Ingn Informaz Elettron Informat Tele, I-56122 Pisa, Italy.
C3 University of Pisa
RP Cimino, MGCA (corresponding author), Univ Pisa, Dipartimento Ingn Informaz Elettron Informat Tele, Largo Lucio Lazzarino I, I-56122 Pisa, Italy.
EM m.cimino@iet.unipi.it; f.marcelloni@iet.unipi.it
RI Cimino, Mario G. C. A./K-3669-2012; Marcelloni, Francesco/AAA-4495-2021
OI Cimino, Mario G. C. A./0000-0002-1031-1959; Marcelloni,
   Francesco/0000-0002-5895-876X
FU MOVAS Lab; company Softec S.p.a. Prato (Italy)
FX This work was supported by the MOVAS Lab, a joint project at the
   University of Pisa between academy and industry. The authors would like
   to thank the company Softec S.p.a. Prato (Italy) for financial and
   technical support.
CR Ali M. F., 2002, Computer -Aided Design of User Interfaces III, P255, DOI [10.1007/978-94-010-0421-322, DOI 10.1007/978-94-010-0421-322]
   Ali M.F., 2005, THESIS VIRGINIA POLY
   [Anonymous], 2006, P SIGCHI C HUMAN FAC, DOI [10.1145/1124772.1124865, DOI 10.1145/1124772.1124865]
   Apple Inc, APP STOR
   Apple Inc., OBJ C PROGR LANG
   Arlow J., 2003, Enterprise patterns and mda: Building better software with archetype patterns and uml
   Banavar G, 2004, IEEE PERVAS COMPUT, V3, P83, DOI 10.1109/MPRV.2004.1321033
   Borchers J., 2001, PATTERN APPROACH INT
   Campos PF, 2005, LECT NOTES COMPUT SC, V3425, P146
   Eisenstein J., 2000, IUI 2000. 2000 International Conference on Intelligent User Interfaces, P74, DOI 10.1145/325737.325787
   Eisenstein J, 2000, THIRD IEEE WORKSHOP ON MOBILE COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P83, DOI 10.1109/MCSA.2000.895384
   Eisensten Jacob., 2001, IUI 01 P 6 INT C INT, P69
   Gajos Krzysztof, 2004, P 9 INT C INT US INT, P93, DOI DOI 10.1145/964442.964461
   Gajos KZ, 2008, CHI 2008: 26TH ANNUAL CHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS VOLS 1 AND 2, CONFERENCE PROCEEDINGS, P1257
   Georgieva E., 2007, P 2007 INT C COMP SY, V285, P1
   Google Inc, 2010, ANDR MARK
   Hanumansetty RG, 2004, THESIS VIRGINIA POLY
   Lopez-Jaquero V., 2009, Proc. of the 14th int. conf. on Intelligent user interfaces, P383
   Luyten K., 2006, P 4 INT C COMP AID D, P175
   Mcrae M., 2004, OASIS USER INTERFACE
   Meskens J., 2008, WORK C ADV VIS INT, DOI DOI 10.1145/1385569.1385607
   Mori G., 2003, IUI 03. 2003 International Conference on Intelligent User Interfaces, P141, DOI 10.1145/604045.604069
   Mori G, 2004, IEEE T SOFTWARE ENG, V30, P507, DOI 10.1109/TSE.2004.40
   Myers B., 2000, ACM Transactions on Computer-Human Interaction, V7, P3, DOI 10.1145/344949.344959
   Nichols J., 2004, P 9 INT C INTELLIGEN, P286, DOI [DOI 10.1145/964442, 10.1145/964442.964507, DOI 10.1145/964442.964507]
   Nichols Jeffrey., 2002, UIST 02, P161, DOI [10.1145/571985.572008, DOI 10.1145/571985.572008]
   Nokia Corp., 2011, OV STOR
   Nylander S, 2003, LECT NOTES COMPUT SC, V2615, P465
   Nylander S, 2005, PERS UBIQUIT COMPUT, V9, P123, DOI 10.1007/s00779-004-0317-4
   OASIS, 2009, US INT MARK LANG UIM
   OMA (Open Mobile Alliance), 2001, US AG PROF SPEC
   OMA (Open Mobile Alliance), 2001, WIR MARK LANG WML 2
   Patemo Fabio., 2002, Proceedings of CAD U I2002, the 4th International Conference on Computer-Aided Design of User Interfaces, P143, DOI DOI 10.1007/978-94-010-0421-313
   Paternò F, 2003, INTERACT COMPUT, V15, P349, DOI 10.1016/S0953-5438(03)00013-4
   Paterno Fabio, 2008, International Journal of Web Engineering and Technology, V4, P235, DOI 10.1504/IJWET.2008.018099
   PHANOURIOU C, 2000, THESIS VIRGINIA POLY
   Puerta A., 2002, IUI 02. 2002 International Conference on Intelligent User Interfaces, P214
   Puerta A., 2001, ORAL HLTH STATUS ORA
   RIM (Research In Motion), 2011, RIM RES MOT
   SUN Microsystems Inc., 2011, SUN GLASSFISH SERV
   SUN Microsystems Inc., 2010, JAV PLATF
   Trewin S., 2003, P 2003 C UNIVERSAL U, P77, DOI DOI 10.1145/957205.957219
   Vanderdonckt J, 2001, EIGHTH WORKING CONFERENCE ON REVERSE ENGINEERING, PROCEEDINGS, P241, DOI 10.1109/WCRE.2001.957828
   Vanderdonckt J, 2008, P ANN ROM C HUM COMP, P1
   W3C, 2004, VOIC EXTENSIBLE MARK
   W3C, 2006, DEL CONT OV DEV IND
   W3C, 2008, DEV DESCR RESP COR V
   *W3C, 2004, COMP CAP PREF PROF C
   W3C, 1998, COMP HTML C HTML
   [No title captured]
NR 50
TC 11
Z9 15
U1 0
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2012
VL 58
IS 8
BP 286
EP 304
DI 10.1016/j.sysarc.2012.06.001
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 003OR
UT WOS:000308621700002
DA 2024-07-18
ER

PT J
AU Gonzalez, I
   Lopez-Buedo, S
   Sutter, G
   Sanchez-Roman, D
   Gomez-Arribas, FJ
   Aracil, J
AF Gonzalez, Ivan
   Lopez-Buedo, Sergio
   Sutter, Gustavo
   Sanchez-Roman, Diego
   Gomez-Arribas, Francisco J.
   Aracil, Javier
TI Virtualization of reconfigurable coprocessors in HPRC systems with
   multicore architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE High Performance Reconfigurable; Computing; Coprocessor virtualization;
   Multicore programming; Reconfigurable hardware
ID PROCESSOR
AB HPRC (High-Performance Reconfigurable Computing) systems include multicore processors and reconfigurable devices acting as custom coprocessors. Due to economic constraints, the number of reconfigurable devices is usually smaller than the number of processor cores, thus preventing that a 1:1 mapping between cores and coprocessors could be achieved. This paper presents a solution to this problem, based on the virtualization of reconfigurable coprocessors. A Virtual Coprocessor Monitor (VCM) has been devised for the XtremeData XD2000i In-Socket Accelerator, and a thread-safe API is available for user applications to communicate with the VCM. Two reference applications, an IDEA cipher and an Euler CFD solver, have been implemented in order to validate the proposed architecture and execution model. Results show that the benefits arising from coprocessor virtualization outperform its overhead, specially when code has a significant software weight. (c) 2012 Elsevier B.V. All rights reserved.
C1 [Gonzalez, Ivan] Univ Autonoma Madrid, Dept Elect & Commun Technol, Escuela Politecn Super, High Performance Comp & Networking Grp, E-28049 Madrid, Spain.
C3 Autonomous University of Madrid
RP Gonzalez, I (corresponding author), Univ Autonoma Madrid, Dept Elect & Commun Technol, Escuela Politecn Super, High Performance Comp & Networking Grp, E-28049 Madrid, Spain.
EM ivan.gonzalez@uam.es; sergio.lopez-buedo@uam.es; gustavo.sutter@uam.es;
   d.sanchez@uam.es; francisco.gomez@uam.es; javier.aracil@uam.es
RI González, Iván/JKH-6626-2023; Sutter, Gustavo/L-2475-2013; Aracil,
   Javier/AAA-8192-2019; Gonzalez, Ivan/C-5982-2014; Gomez Arribas,
   Francisco Javier/D-1758-2014; Lopez-Buedo, Sergio/L-3250-2013
OI Sutter, Gustavo/0000-0001-8820-5956; Aracil, Javier/0000-0001-8030-1062;
   Gonzalez, Ivan/0000-0002-5886-240X; Gomez Arribas, Francisco
   Javier/0000-0001-5363-171X; Lopez-Buedo, Sergio/0000-0002-0815-7921
FU DOVRES project, part of the Airbus' Fusim-E initiative
FX This work is supported by DOVRES project, part of the Airbus' Fusim-E
   initiative.
CR Alonso P., 2009, J SUPERCOMPUT, P1
   [Anonymous], 2009, MITR SDK 2 0 2 MITR
   [Anonymous], IEEE COMPUTER
   Conway P, 2010, IEEE MICRO, V30, P16, DOI 10.1109/MM.2010.31
   Duato J., 2010, WORKSH LANG COMP ARC
   Duncan Buell, 2007, COMPUTER, V40, P23
   El-Araby E., 2008, 2 INT WORKSH HPRCTA
   El-Araby E, 2007, ICFPT 2007: INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P257
   El-Ghazawi T., 2009, ACM T RECONFIG TECHN, V1
   Fornaciari W, 1998, P MIDW S CIRC SYST, P90
   Huang CH, 2010, J SYST ARCHITECT, V56, P545, DOI 10.1016/j.sysarc.2010.07.007
   Kirk David B., 2010, PROGRAMMING MASSIVEL
   Natoli Vincent, 2009, 2009 S APPL ACC HIGH
   Proshanta Saha, 2008, PARALLEL COMPUT, V34, P245
   Shende SS, 2006, INT J HIGH PERFORM C, V20, P287, DOI 10.1177/1094342006064482
   Smith M., 2006, P REC SYST SYMM I RS
   Wentzlaff D, 2007, IEEE MICRO, V27, P15, DOI 10.1109/MM.2007.4378780
NR 17
TC 14
Z9 20
U1 0
U2 4
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN-AUG
PY 2012
VL 58
IS 6-7
BP 247
EP 256
DI 10.1016/j.sysarc.2012.03.002
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 977DE
UT WOS:000306635800003
DA 2024-07-18
ER

PT J
AU Koohi, S
   Hessabi, S
AF Koohi, Somayyeh
   Hessabi, Shaahin
TI Hierarchical opto-electrical on-chip network for future multiprocessor
   architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Optical NoC; Hierarchy; Scalability; Contention-free; Power consumption
ID SILICON; FABRICATION; CHALLENGES
AB Importance of power dissipation in NoCs, along with power reduction capability of on-chip optical interconnects, offers optical network-on-chip as a new technology solution for on-chip interconnects. In this paper, we extract analytical models for data transmission delay, power consumption, and energy dissipation of optical and traditional NoCs. Utilizing extracted models, we compare optical NoC with electrical one and calculate lower bound limit on the optical link length below which optical on-chip network loses its efficiency. Based on this constraint, we propose a novel hierarchical on-chip network architecture, named as (HNoC)-No-2, which benefits from optical transmissions in large scale SoCs and overcomes the scalability problem resulted from lower bound limit on the optical link length. Performing a series of simulation-based experiments, we study efficiency of (HNoC)-No-2 along with its power and energy consumption and data transmission delay. Furthermore, the impact of network size, traffic pattern, and packet size distribution on the prominence of the proposed architecture over traditional NoC and non-hierarchical ONoC is addressed in this paper. Our experimental results verify that the proposed hierarchical architecture outperforms non-hierarchical ONoC for moderate and large scale MPSoCs, while its prominence degrades for small number of processing cores. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Koohi, Somayyeh; Hessabi, Shaahin] Sharif Univ Technol, Dept Comp Engn, Tehran, Iran.
C3 Sharif University of Technology
RP Koohi, S (corresponding author), Sharif Univ Technol, Dept Comp Engn, Tehran, Iran.
EM koohi@ce.sharif.edu
RI Hessabi, Shaahin/ABB-5246-2020; Koohi, Somayyeh/ABB-4261-2020
OI Hessabi, Shaahin/0000-0003-3193-2567; 
CR Agrawal GP., 1997, Fiber-Optic Communication Systems
   [Anonymous], OMNET DISCRETE EVENT
   [Anonymous], ULTRALOW POWER ELECT
   [Anonymous], 2008 C LAS EL 2008 C
   [Anonymous], HOT INTERCONNECTS
   BAKOGLU HB, 1985, IEEE T ELECTRON DEV, V32, P903, DOI 10.1109/T-ED.1985.22046
   Biberman A., 2008, Optical Fiber communication/National Fiber Optic Engineers Conference, P1
   BONONI L, 2006, P C DES AUT TEST EUR, P154
   Brière M, 2007, DES AUT TEST EUROPE, P1084
   Chen GQ, 2007, INTEGRATION, V40, P434, DOI 10.1016/j.vlsi.2006.10.001
   Cianchetti MJ, 2009, CONF PROC INT SYMP C, P441, DOI 10.1145/1555815.1555809
   COPPOLA M, 2005, SPIDERGON NOC MODELI
   Guillemot C, 1998, J LIGHTWAVE TECHNOL, V16, P2117, DOI 10.1109/50.736580
   Haurylau M, 2006, IEEE J SEL TOP QUANT, V12, P1699, DOI 10.1109/JSTQE.2006.880615
   HO R, 2006, WIR SCAL TREND PRES
   Hsieh IW, 2006, OPT EXPRESS, V14, P12380, DOI 10.1364/OE.14.012380
   Kirman N, 2006, INT SYMP MICROARCH, P492
   Koohi S, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P134, DOI 10.1109/NOCS.2009.5071461
   Koonath P, 2005, APPL PHYS LETT, V86, DOI 10.1063/1.1873064
   Lee BG, 2008, IEEE PHOTONIC TECH L, V20, P767, DOI 10.1109/LPT.2008.921100
   Manolatou C, 1999, J LIGHTWAVE TECHNOL, V17, P1682, DOI 10.1109/50.788575
   Miller DAB, 2000, P IEEE, V88, P728, DOI 10.1109/5.867687
   Pan Y, 2009, CONF PROC INT SYMP C, P429, DOI 10.1145/1555815.1555808
   Schultz SM, 2000, APPL OPTICS, V39, P1223, DOI 10.1364/AO.39.001223
   Shacham A, 2008, IEEE T COMPUT, V57, P1246, DOI 10.1109/TC.2008.78
   Vantrease D, 2008, CONF PROC INT SYMP C, P153, DOI 10.1109/ISCA.2008.35
   Xu QF, 2007, OPT EXPRESS, V15, P430, DOI 10.1364/OE.15.000430
   Xu QF, 2006, OPT EXPRESS, V14, P9430, DOI 10.1364/OE.14.009430
   Zhou J, 2006, OPT APPL, V36, P429
NR 29
TC 11
Z9 13
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2011
VL 57
IS 1
SI SI
BP 4
EP 23
DI 10.1016/j.sysarc.2010.07.003
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 721DJ
UT WOS:000287331600002
DA 2024-07-18
ER

PT J
AU Sliman, L
   Biennier, F
   Badr, Y
AF Sliman, Layth
   Biennier, Frederique
   Badr, Youakim
TI A security policy framework for context-aware and user preferences in
   e-services
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Security policy; User preferences; SOA security; Context-aware;
   E-service
ID ACCESS-CONTROL
AB In today's dynamic and distributed markets a large spectrum of services is delivered through information and communication technologies. Emerging markets of e-services lie at the intersection of non-traditional user behaviour, and cyber-partnerships of enterprises to deliver innovative services, Current approaches to manage and control security demonstrate lacks in terms of security policy matching and integration in heterogeneous e-service environments. In this paper, we introduce a framework to support role-based access control for distributed services focusing on the integration of customer preferences. The framework aims to collect and generate policy-based security measures in cross-organisational scenarios. In addition to catering to specifications of security and business policies, the ability to integrate contextual information and user preferences make the role-based framework flexible and express a variety of access policies that provide a just-in-time permission activation. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Sliman, Layth; Biennier, Frederique; Badr, Youakim] INSA Lyon, LIESP Lab, F-69621 Villeurbanne, France.
C3 Institut National des Sciences Appliquees de Lyon - INSA Lyon
RP Badr, Y (corresponding author), INSA Lyon, LIESP Lab, 7 Ave Jean Capelle, F-69621 Villeurbanne, France.
EM layth.sliman@insa-lyon.fr; frederique.biennier@insa-lyon.fr;
   youakim.badr@insa-lyon.fr
RI ; Badr, Youakim/B-6900-2009
OI Sliman, Layth/0000-0003-3369-7302; Badr, Youakim/0000-0002-8976-7894
FU French National Research Agency (ANR-France) [2007 TechLog018.]
FX This work is a part of the project SemEUsE funded by French National
   Research Agency (ANR-France) under grant 2007 TechLog018.
CR ABOWD G, LECT NOTES COMPUTER, V1707, P304
   Agrawal R, 2005, COMPUT NETW, V48, P809, DOI 10.1016/j.comnet.2005.01.004
   Alam M, 2006, FIRST INTERNATIONAL CONFERENCE ON AVAILABILITY, RELIABILITY AND SECURITY, PROCEEDINGS, P685, DOI 10.1109/ARES.2006.84
   Chen TY, 2007, ROBOT CIM-INT MANUF, V23, P421, DOI 10.1016/j.rcim.2006.04.005
   COVINGTON JM, 2001, P ICDCS01, P391
   Cranor L. F., 2003, IEEE Security & Privacy, V1, P50, DOI 10.1109/MSECP.2003.1253568
   *DEP DEF US, SEC ONT
   FERRAIOLO D, 1995, P ANN COMP SEC APPL, P554
   Gross T, 2003, 19TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, PROCEEDINGS, P298, DOI 10.1109/CSAC.2003.1254334
   Han J, 2006, ASPEC 2006: 13TH ASIA-PACIFIC SOFTWARE ENGINEERING CONFERENCE, PROCEEDINGS, P71
   Hutter D, 2006, LECT NOTES COMPUT SC, V3934, P196
   *IBM CORP MICR COR, 2002, SEC WEB SERV WORLD P
   Li DD, 2002, LECT NOTES COMPUT SC, V2480, P180
   Lin A, 2000, COMPUT COMMUN, V23, P1584, DOI 10.1016/S0140-3664(00)00244-9
   *OASIS, EXTENSIBLE ACC CONTR
   *OASIS, SEC ASS MARK LANG SA
   *OBJ WEB, DREAM FRAM COR
   *OP GRID FOR, WEB SERV AGR SPEC WS
   *P3P PROJ W3C, EN SMART PRIV TOOLS
   *PETALS, EBM WEBSOURCING OP S
   PREIBUSCH S, 2006, P W3C PRIV WORKSH LA
   RAFIY S, 2007, P IRI 2007, P91
   Ray I, 2006, LECT NOTES COMPUT SC, V4332, P147
   RAZMERITA L, 2005, P EGC 2005 WORKSH PA
   Syukur E, 2004, LECT NOTES COMPUT SC, V3207, P346
   TRABELSI S, 2007, P AINA 2007, P477
   *W3C, 2002, P3P PREF EX IN PRESS
   *W3C WORK GROUP, 2004, P3P US SEM WEB OWL O
   WAINER J, 2007, INFORM SYSTEMS, V32
   Weber B, 2005, LECT NOTES COMPUT SC, V3760, P59
   YEE G, 2005, P ICWS 2005, P612
   Yialelis N, 1996, PROCEEDINGS OF THE 5TH WORKSHOPS ON ENABLING TECHNOLOGIES: INFRASTRUCTURE FOR COLLABORATIVE ENTERPRISES (WET ICE '96), P80, DOI 10.1109/ENABL.1996.555078
   ZHANG G, 2006, P GRIDXY COMP SEC, V25, P507
   Zhou X, 2006, INT CONF E BUS ENG, P307
NR 34
TC 10
Z9 11
U1 0
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2009
VL 55
IS 4
SI SI
BP 275
EP 288
DI 10.1016/j.sysarc.2008.12.001
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 444DZ
UT WOS:000265962000008
DA 2024-07-18
ER

PT J
AU Chung, CM
   Kim, J
AF Chung, Chun-Mok
   Kim, Jihong
TI Broadcast filtering: Snoop energy reduction in shared bus-based
   low-power MPSoCs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multiprocessor system-on-a-chip (MPSoC); Snoop energy reduction;
   Snooping cache; Split bus; Broadcast filtering
AB In multiprocessor system-on-a-chips (MPSoCs) that use snoop-based cache coherency protocols, a miss in the data cache triggers the broadcast of coherency request to all the remote caches, to keep all data coherent. However, the majority of these requests are unnecessary because remote caches do not have the matching blocks and so their tag lookups fail. Both the coherency requests and the tag lookups corresponding to a remote miss consume unnecessary energy.
   We propose an architecture-level technique for snoop energy reduction, called broadcast filtering, which prevents unnecessary coherency requests from being broadcast to remote caches, and thus reduces snoop energy consumption by both the cache and bus. Broadcast filtering is implemented using a snooping cache and a split bus. The snooping cache checks if a block that cannot be obtained locally exists in remote caches before broadcasting a coherency request. If no remote cache has the matching block, there is no broadcast; and if broadcasting is necessary, the split bus allows coherency requests to be broadcast selectively to the remote caches which have matching blocks.
   Experimental results show a reduction by 90% of cache lookups, by 60% of bus usage, and by 40% of snoop energy consumption, at a small cost in reduced performance. An analysis result based on the energy model shows the broadcast filtering technique can reduce by up to 55% of energy consumption per cache coherency operation. (C) 2009 Elsevier B.V. All rights reserved,
C1 [Chung, Chun-Mok; Kim, Jihong] Seoul Natl Univ, Sch Engn & Comp Sci, Seoul 151742, South Korea.
C3 Seoul National University (SNU)
RP Kim, J (corresponding author), Seoul Natl Univ, Sch Engn & Comp Sci, Seoul 151742, South Korea.
EM chunmok@davinci.snu.ac.kr; jihong@davinci.snu.ac.kr
RI Kim, Jihong/G-8811-2013
FU Korea government (MEST) [R0A-2007-000-20116-0]; Brain Korea 21 Project
   in 2008
FX This work was supported by the Korea Science and Engineering Foundation
   (KOSEF) grant funded by the Korea government (MEST) (No.
   R0A-2007-000-20116-0), and the Brain Korea 21 Project in 2008. The ICT
   at Seoul National University provided research facilities for this
   study.
CR [Anonymous], INT S COMP ARCH JUN
   *ARM, 2005, 0360A ARM DDI
   BANERJEE K, 2002, IEEE T ELECT DEVICES, V49
   BURGET D, SIMPLESCALAR TOOL SE
   Chen CY, 1999, TRIBOL LETT, V7, P1, DOI 10.1023/A:1019156900903
   COURTRIGHT D, 2002, EMBEDDED PROCESS APR
   Culler DavidE., 1999, PARALLEL COMPUTER AR
   EKMAN M, 2002, WORKSH DUPL DEC DEB
   EKMAN M, 2002, INT S LOW POW EL DES
   GOODACRE J, 2005, IEEE COMPUTER, V38
   GUO J, 2006, AS S PAC DES AUT C
   Guthaus M., 2001, WORKSH WORKL CHAR
   Hammond L, 2000, IEEE MICRO, V20, P71, DOI 10.1109/40.848474
   HSIEH CT, 2002, IEEE T COMPUTER AIDE, V21
   KIM D, 2007, DESIGN AUTOMATION TE
   KUHLMANN M, 2001, IEEE T COMPUTER AIDE, V20
   MAGEN N, 2004, SYSTEM LEVEL INT FEB
   Moshovos A., 2001, INT S HIGH PERF COMP
   MOSHOVOS A, 2005, INT S COMP ARCH JUN
   NABORS K, 1991, IEEE T COMPUTER AIDE, V10
   SALDANHA C, 2001, WORKSH MEM PERF ISS
   Shivakumar P., 2001, 20012 WRL
   STRAUSS K, 2006, INT S COMP ARCH JUN
   Wong CC, 2000, INT J NUMER MODEL EL, V13, P1, DOI 10.1002/(SICI)1099-1204(200001/02)13:1<1::AID-JNM367>3.0.CO;2-X
   YU C, 2007, INT C HARDW SOFTW CO
   YU C, 2008, DES AUT C
   ZHANG Y, 2003, 200305 U VIRG DEP CO
NR 27
TC 2
Z9 2
U1 1
U2 7
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2009
VL 55
IS 3
SI SI
BP 196
EP 208
DI 10.1016/j.sysarc.2009.01.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 433AS
UT WOS:000265176400007
DA 2024-07-18
ER

PT J
AU Menon, SK
   Shankar, P
AF Menon, Sreejith K.
   Shankar, Prid
TI COMPASS - A tool for evaluation of compression strategies for embedded
   processors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Code compression; Embedded system tool; Power reduction
AB A major concern of embedded system architects is the design for low power. We address one aspect of the problem in this paper, namely the effect of executable code compression. There are two benefits of code compression - firstly, a reduction in the memory footprint of embedded software, and secondly, potential reduction in memory bus traffic and power consumption. Since decompression has to be performed at run time it is achieved by hardware. We describe a tool called COMPASS which can evaluate a range of strategies for any given set of benchmarks and display compression ratios. Also, given an execution trace, it can compute the effect on bus toggles, and cache misses for a range of compression strategies. The tool is interactive and allows the user to vary a set of parameters, and observe their effect on performance. We describe an implementation of the tool and demonstrate its effectiveness. To the best of our knowledge this is the first tool proposed for such a purpose. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Menon, Sreejith K.; Shankar, Prid] Indian Inst Sci, Dept Comp Sci & Automat, Bangalore 560012, Karnataka, India.
C3 Indian Institute of Science (IISC) - Bangalore
RP Shankar, P (corresponding author), Indian Inst Sci, Dept Comp Sci & Automat, Bangalore 560012, Karnataka, India.
EM sreejith@csa.iisc.ernet.in; priti@csa.iisc.ernet.in
CR Agarwala S, 2000, PR IEEE COMP DESIGN, P408, DOI 10.1109/ICCD.2000.878316
   Benini L, 2004, IEEE T COMPUT, V53, P467, DOI 10.1109/TC.2004.1268405
   Benini L., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P206, DOI 10.1109/LPE.1999.799440
   Benini L, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P322, DOI 10.1109/LPE.2001.945426
   CUPPU V, SIMULATOR TEXAS INST
   *INT, 1999, INT STRONG ARM SA 11
   LATIN SY, 1999, MICRO 32, P82
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   LEFURGY CR, 1998, CSETR38098 U MICH EE
   Lekatsas H, 2000, DES AUT CON, P294, DOI 10.1145/337292.337423
   Lekatsas H, 1999, IEEE T COMPUT AID D, V18, P1689, DOI 10.1109/43.811316
   Menon SK, 2005, IEEE DATA COMPR CONF, P470
   MENON SK, 2005, SAC 05, P863
   Netto EW, 2004, DES AUT CON, P244, DOI 10.1145/996566.996635
   Prakash J, 2003, IEEE DATA COMPR CONF, P444
   PRAKASH J, 2004, EXPT NEW DICT BASED
   QIN W, SIMIT ARM SERIES FRE
   Ros M, 2004, IEEE DATA COMPR CONF, P559
   *TEX INSTR, 1997, TMS320C62XX CPU INST
   WOLFE Andrew., 1992, P 25 ANN INT S MICRO, P81
   Xie Y, 2001, 2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, P337, DOI 10.1109/ICASIC.2001.982569
   Xie Y, 2001, INT SYMP MICROARCH, P66, DOI 10.1109/MICRO.2001.991106
NR 22
TC 4
Z9 4
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2008
VL 54
IS 10
BP 995
EP 1003
DI 10.1016/j.sysarc.2008.04.015
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 358IW
UT WOS:000259911400012
DA 2024-07-18
ER

PT J
AU Chung, TS
   Park, HS
AF Chung, Tae-Sun
   Park, Hyung-Seok
TI STAFF: A flash driver algorithm minimizing block erasures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 17th International Conference on Architecture of Computing Systems (ARCS
   04)
CY MAR 23-26, 2004
CL Augsburg, GERMANY
SP Siemens, German Informat Soc, Informat Technol Soc
DE flash memory; embedded system; file system
AB Recently, flash memory is widely used in embedded applications since it has strong points: non-volatility, fast access speed, shock resistance, and low power consumption. However, due to its hardware characteristics, it requires a software layer called flash translation layer (FTL). The main functionality of FTL is to convert logical addresses from the host to physical addresses of flash memory. We propose a new FTL algorithm called state transition applied fast flash translation layer (STAFF). Compared to the previous FTL algorithms, STAFF shows higher performance and requires less memory. We provide performance results based on our implementation of STAFF and previous FTL algorithms. (C) 2007 Elsevier B.V. All rights reserved.
C1 Ajou Univ, Coll Informat Technol, Suwon 441749, South Korea.
   Samsung Elect Co Ltd, Syst LSI Div, Gyeonggi Do 449711, South Korea.
C3 Ajou University; Samsung
RP Chung, TS (corresponding author), Ajou Univ, Coll Informat Technol, Suwon 441749, South Korea.
EM tschung@ajou.ac.kr; steinpark@samsung.com
CR Ban A., 1999, U.S. Patent, Patent No. 5937425
   Ban Amir, 1995, US Patent, Patent No. [5,404,485, 5404485]
   Estakhri P., 1999, United States Patent, Patent No. [5,930,815, 5930815]
   Gal Eran, 2005, ACM COMPUTING SURVEY, V37
   John E.Hopcroft Jeff D. Ullman., 1979, INTRO AUTOMATA THEOR
   Kim B. S., 2002, United States Patent, Patent No. [6,381,176, 6381176]
   KIM J, 2002, SPACE EFFICIENT FLAS, V48
   Microsoft Corp, 2000, FAT32 FIL SYST SPEC
   *SAMS EL CO LTD, 2003, SUNGHW BAE
   Samsung Electronics, 2004, NAND FLASH MEM SMART
   Shinohara Takayuki, 1999, US Patent, Patent No. [5,905,993, 5905993]
NR 11
TC 18
Z9 20
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2007
VL 53
IS 12
BP 889
EP 901
DI 10.1016/j.sysarc.2007.02.005
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 223FB
UT WOS:000250353900001
DA 2024-07-18
ER

PT J
AU Khan, MHA
   Perkowski, MA
AF Khan, Mozarnmel H. A.
   Perkowski, Marek A.
TI Quantum ternary parallel adder/subtractor with partially-look-ahead
   carry
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE arithmetic circuit; logic synthesis; quantum circuit; ternary logic
AB Multiple-valued quantum circuits are a promising choice for future quantum computing technology since they have several advantages over binary quantum circuits. Binary parallel adder/subtractor is central to the ALU of a classical computer and its quantum counterpart is used in oracles - the most important part that is designed for quantum algorithms. Many NP-hard problems can be solved more efficiently in quantum using Grover algorithm and its modifications when an appropriate oracle is constructed. There is therefore a need to design standard logic blocks to be used in oracles - this is similar to designing standard building blocks for classical computers. In this paper, we propose quantum realization of a ternary full-adder using macro-level ternary Feynman and Toffoli gates built on the top of ion-trap realizable ternary 1-qutrit and Muthukrishnan-Stroud gates. Our realization has several advantages over the previously reported realization. Based on this realization of ternary full-adder we propose realization of a ternary parallel adder with partially-look-ahead carry. We also show the method of using the same circuit as a ternary parallel adder/subtractor. (c) 2007 Elsevier B.V. All rights reserved.
C1 East West Univ, Dept Comp Sci & Engn, Dhaka 1212, Bangladesh.
   Portland State Univ, Dept Elect & Comp Engn, Portland, OR 97207 USA.
C3 East West University Bangladesh; Portland State University
RP Khan, MHA (corresponding author), East West Univ, Dept Comp Sci & Engn, 43 Mohakhali, Dhaka 1212, Bangladesh.
EM mhakhan@ewubd.edu; mperkows@ece.pdx.edu
OI Khan, Mozammel/0000-0002-8967-6095
CR [Anonymous], 1996, STOC '96, DOI [10.1145/237814.237866, DOI 10.1145/237814.237866]
   BEAUREGARD S, QUANTPH0301163
   Bechmann-Pasquinucci H, 2000, PHYS REV LETT, V85, P3313, DOI 10.1103/PhysRevLett.85.3313
   BENNETT CH, 1973, IBM J RES DEV, V17, P525, DOI 10.1147/rd.176.0525
   Bourennane M, 2001, PHYS REV A, V64, DOI 10.1103/PhysRevA.64.012306
   Boyer M., 1996, P PHYSCOMP
   Bruce JW, 2002, IEEE COMP SOC ANN, P83, DOI 10.1109/ISVLSI.2002.1016879
   Bruss D, 2002, PHYS REV LETT, V88, DOI 10.1103/PhysRevLett.88.127901
   BRYLINSKI JL, QUANTPH0108062
   Bullock SS, 2005, PHYS REV LETT, V94, DOI 10.1103/PhysRevLett.94.230502
   Cerf NJ, 2002, PHYS REV LETT, V88, DOI 10.1103/PhysRevLett.88.127902
   Curtis E., P IWLS 2004, P345
   DAS R, 2003, QUANTPH0307240V1
   De Vos A, 2002, J PHYS A-MATH GEN, V35, P7063, DOI 10.1088/0305-4470/35/33/307
   Denler N., P IWLS 2004, P321
   Durt T, 2003, PHYS REV A, V67, DOI 10.1103/PhysRevA.67.012311
   DURT T, QUANTPH0207057
   Flitney AP, 2002, PHYS REV A, V65, DOI 10.1103/PhysRevA.65.062318
   Greentree AD, 2004, PHYS REV LETT, V92, DOI 10.1103/PhysRevLett.92.097901
   GREENTREE AD, QUANTPH0304050
   Kempe J, 2002, PHYS REV A, V65, DOI 10.1103/PhysRevA.65.052330
   Khan MHA, 2005, J MULT-VALUED LOG S, V11, P567
   Khan MHA, 2004, INT SYM MVL, P58
   Khan MHA, 2004, IEEE C EVOL COMPUTAT, P2194, DOI 10.1109/CEC.2004.1331169
   KHAN MHA, P RM 2005
   Klimov AB, 2003, PHYS REV A, V67, DOI 10.1103/PhysRevA.67.062313
   KNILL E, 2004, QUANTPH0402171
   LANDAUER R, 1961, IBM J RES DEV, V5, P183, DOI 10.1147/rd.53.0183
   LAWRENCE J, QUANTPH0403095
   LEE S, 2006, J MULTIPLE VALUED LO, V12
   Mc Hugh D, 2005, PHYS REV A, V71, DOI 10.1103/PhysRevA.71.012315
   MCHUGH D, TRAPPED ION QUTRIT S
   Miller D. M., 2006, J MULTIPLE VALUED LO, V12
   Miller DM, 2004, INT SYM MVL, P74
   Mintert F, 2001, PHYS REV LETT, V87, DOI 10.1103/PhysRevLett.87.257904
   MINTERT F, QUANTPH0104041
   Muthukrishnan A, 2000, PHYS REV A, V62, DOI 10.1103/PhysRevA.62.052309
   Nielsen M. A., 2000, Quantum Computation and Quantum Information
   Nielsen MA, 2002, PHYS REV A, V66, DOI 10.1103/PhysRevA.66.022317
   PERKOWSKI M, 2004, P 6 INT WORKSH BOOL
   Perkowski M., 2002, PROC 2002 INT S NEW, P41
   SHIVGAND VS, 2005, P RM 2005 TOK SEPT
   Spekkens RW, 2002, PHYS REV A, V65, DOI 10.1103/PhysRevA.65.012310
   SVORE K, QUANTPH0406142
   Terhal BM, 1999, PHYS REV A, V60, P881, DOI 10.1103/PhysRevA.60.881
   Thew RT, 2002, PHYS REV A, V66, DOI 10.1103/PhysRevA.66.012303
   Vedral V, 1996, PHYS REV A, V54, P147, DOI 10.1103/PhysRevA.54.147
   Yen B, P IWLS 2005
   Zalka C, 1999, PHYS REV A, V60, P2746, DOI 10.1103/PhysRevA.60.2746
   Zhirnov VV, 2003, P IEEE, V91, P1934, DOI 10.1109/JPROC.2003.818324
NR 50
TC 53
Z9 65
U1 1
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2007
VL 53
IS 7
BP 453
EP 464
DI 10.1016/j.sysarc.2007.01.007
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 184NY
UT WOS:000247649900009
DA 2024-07-18
ER

PT J
AU Kim, S
   Lee, JY
AF Kim, Sunil
   Lee, Jun-yong
TI A system architecture for high-speed deep packet inspection in
   signature-based network intrusion prevention
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 19th International Conference on Architecture of Computing Systems
CY MAR 13-16, 2006
CL Frankfurt, GERMANY
DE network intrusion prevention; pattern matching; embedded system
   architecture
AB Pattern matching is one of critical parts of Network Intrusion Prevention Systems (NIPS). Pattern matching hardware for NIPS should find a matching pattern at wire speed. However, that alone is not good enough. First, pattern matching hardware should be able to generate sufficient pattern match information including the pattern index number and the location of the match found at wire speed. Second, it should support pattern grouping to reduce unnecessary pattern matches. Third, it should guarantee worst-case performance even if the number of patterns is increased. Finally it should be able to update patterns in a few minutes or seconds without stopping its operations. We propose a system architecture to meet the above requirements. Using Xilinx FPGA simulation, we show that the new system scales well to achieve a high speed over 10 Gbps and satisfies all of the above requirements. (c) 2006 Elsevier B.V. All rights reserved.
C1 Hongik Univ, Sch Informat & Comp Engn, Seoul, South Korea.
C3 Hongik University
RP Kim, S (corresponding author), Hongik Univ, Sch Informat & Comp Engn, 72-1 Sangsu Dong, Seoul, South Korea.
EM sikim@cs.hongik.ac.kr; jlee@cs.hongik.ac.kr
RI Lee, Junyong/AAH-9531-2021
OI Lee, Junyong/0000-0001-6472-0582
CR AHO AV, 1975, COMMUN ACM, V18, P333, DOI 10.1145/360825.360855
   [Anonymous], 32 ANN INT S COMP AR
   [Anonymous], P 10 ANN IEEE S FIEL
   ANTONATOS S, 2004, P ACM WORKSH SOFTW P
   BAEZAYATES RA, 1989, P ACM 12 INT C RES D
   *CERT, 2003, CA200304 CERT
   *CERT, 2002, CA200119 CERT
   CHO YH, 2004, WORKSH ARCH SUPP SEC
   CHO YH, 2004, P 12 IEEE S FIELD PR
   Dharmapurikar S, 2003, HOT INTERCONNECTS 11, P44
   GOKHALE M, 2002, P INT C FIELD PROGR
   KIM S, 2005, EMBEDDED COMPUTER SY, V5
   Liu Rong-Tai., 2004, ACM T EMBED COMPUT S, V3, P614, DOI [10.1145/1015047.1015055, DOI 10.1145/1015047.1015055]
   Moore D, 2003, IEEE INFOCOM SER, P1901
   Moscola J., 2003, P IEEE S FIELD PROGR
   SOURDIS I, 2004, P 12 ANN IEEE S FIEL
   Tuck N., 2004, P 23 C IEEE COMM SOC
   Zhang Xinyou, 2004, 4 INT C COMP INF TEC
NR 18
TC 17
Z9 18
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2007
VL 53
IS 5-6
SI SI
BP 310
EP 320
DI 10.1016/j.sysarc.2006.10.005
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 158LS
UT WOS:000245793600007
DA 2024-07-18
ER

PT J
AU Morancho, E
   Llabería, JM
   Olivé, A
AF Morancho, Enric
   Maria Llaberia, Jose
   Olive, Angel
TI A comparison of two policies for issuing instructions speculatively
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE speculative execution; value speculation; recovery mechanism; address
   prediction
AB Value speculation is a speculative technique proposed to reduce the execution time of programs. It relies on a predictor, a checker and a recovery mechanism. The predictor predicts the result of an instruction in order to issue speculatively its dependent instructions, the checker checks the prediction after issuing the predicted instruction, and the recovery mechanism deals with mispredictions in order to maintain program correctness.
   Previous works on value speculation have considered that the instructions dependent on a predicted instruction can be issued before issuing the predicted instruction (non-delayed issue policy). In this work we propose delaying the issue time of the instructions dependent on a value-predicted instruction until issuing the value-predicted instruction (delayed issue policy). Although the potential performance benefits of the delayed issue policy are smaller than that of the non-delayed issue policy, the recovery mechanism required by the delayed issue policy is simpler than the recovery mechanism required by the non-delayed issue policy.
   We have evaluated both issue policies in the context of load-value prediction by means of address prediction in order to determine in which scenarios the performance of the delayed issue policy is competitive with that of the non-delayed issue policy. Our results show that the delayed policy is a cost-effective alternative to the non-delayed policy, especially for realistic issue-queue sizes. (C) 2006 Elsevier B.V. All rights reserved.
C1 Univ Politecn Cataluna, Comp Architecture Dept, European Network Excellence High Performance Embe, E-08028 Barcelona, Spain.
C3 Universitat Politecnica de Catalunya
RP Morancho, E (corresponding author), Univ Politecn Cataluna, Comp Architecture Dept, European Network Excellence High Performance Embe, E-08028 Barcelona, Spain.
EM enricm@ac.upc.edu; llaber-ia@ac.upc.edu; angel@ac.upc.edu
OI Llaberia, Jose M./0000-0002-3753-4108
CR Akkary H, 1998, 31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P226, DOI 10.1109/MICRO.1998.742784
   [Anonymous], 1996, CSTR19961308 U WISC
   [Anonymous], THESIS U WISCONSIN M
   Bekerman M, 1999, CONF PROC INT SYMP C, P54, DOI [10.1109/ISCA.1999.765939, 10.1145/307338.300984]
   BLACK B, 1998, ICS 12, P29
   Chrysos GZ, 1998, CONF PROC INT SYMP C, P142, DOI 10.1109/ISCA.1998.694770
   CORTADELLA J, 1992, IEEE T COMPUT, V41, P1484, DOI 10.1109/12.177318
   DIEFENDORFF K, 1999, MICROPROCESSOR REPOR, V13, P5
   GABBAY F, 1996, TR1080 TECHN ISR I T
   GANDHI A, HPCA 04 P 10 INT S H, P254
   Hinton G., 2001, INTEL TECH J, VQ1, P01
   Kessler RE, 1999, IEEE MICRO, V19, P24, DOI 10.1109/40.755465
   Lipasti MH, 1996, ACM SIGPLAN NOTICES, V31, P138, DOI 10.1145/248209.237173
   LIPASTI MH, 1998, THESIS CARNEGIE MELL
   Morancho E, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P118, DOI 10.1109/PACT.2001.953293
   MORANCHO E, 2002, THESIS U POLITECNICA
   MORANCHO E, 2004, P EUR PAR 2004 PAR P, P525
   PEIR JK, 2002, ICS 02, P189
   Reinman G, 1998, 31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P127, DOI 10.1109/MICRO.1998.742775
   Rotenberg E, 1999, INT SYMP MICROARCH, P4, DOI 10.1109/MICRO.1999.809438
   Rychlik B, 1998, 1998 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P148, DOI 10.1109/PACT.1998.727186
   Sato T, 2000, J SYST ARCHITECT, V46, P1231, DOI 10.1016/S1383-7621(00)00022-9
   Sato T, 1998, EUROMICRO CONF PROC, P285, DOI 10.1109/EURMIC.1998.711812
   Sodani A, 1998, 31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P205, DOI 10.1109/MICRO.1998.742782
   SOHI G, 1987, INT S COMPUTER ARCHI, P27
   SRINIVASAN ST, 2004, ARCH SUPPORT PROG LA, P107
   TYSON GS, 1997, MICRO 30 P 30 ANN AC, P218
   Yoaz A, 1999, CONF PROC INT SYMP C, P42, DOI 10.1145/307338.300983
NR 28
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2007
VL 53
IS 4
BP 170
EP 183
DI 10.1016/j.sysarc.2006.09.009
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 152AA
UT WOS:000245331200002
DA 2024-07-18
ER

PT J
AU Villa, FJ
   Acacio, ME
   García, JM
AF Villa, FJ
   Acacio, ME
   García, JM
TI Evaluating IA-32 web servers through simics:: a practical experience
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE simics; commercial applications; full system simulators; multiprocessor
   systems
AB Nowadays, the use of multiprocessor systems is not just limited to typical scientific applications, but these systems are increasingly being used for executing commercial applications, such as databases and web servers. Therefore, it becomes essential to study the behavior of multiprocessor architectures under commercial workloads. To accomplish this, we need simulators able to model not only the CPU, memory and interconnection network but also other aspects that are critical in the execution of commercial workloads, such as I/O subsystem and operating system. In this paper, we present our first experiences using Simics, a simulator which allows full-system simulation of multiprocessor architectures covering all the topics previously mentioned. Using Simics we carry out a detailed performance study of a static web content server, showing how changes in some architectural parameters, such as number of processors and cache size, affect final performance. The results we have obtained corroborate the intuition of increasing performance of a dual-processor web server opposite to a single-processor one, and at the same time, allow us to check out Simics limitations. Finally, we compare these results with those that are obtained on real machines. (c) 2004 Elsevier B.V. All rights reserved.
C1 Univ Murcia, Dept Ingn & Tecnol Comp, Murcia 30071, Spain.
C3 University of Murcia
RP Univ Murcia, Dept Ingn & Tecnol Comp, Murcia 30071, Spain.
EM fj.villa@ditec.um.es; meacacio@ditec.um.es; jmgarcia@ditec.um.es
RI Acacio, Manuel E./L-1942-2014
OI Acacio, Manuel E./0000-0003-0935-4078
CR ACACIO ME, 2002, INT PAR DISTR PROC S
   ALAMELDEEN AR, 2002, 5 WORKSH COMP ARCH E
   ALAMELDEEN AR, 2003, IEEE COMPUTER    FEB
   ALAMELDEEN AR, 2003, 9 INT S HIGH PERF CO
   [Anonymous], 1998, HTTPERF TOOL MEASURI, DOI DOI 10.1145/306225.306235
   HU Y, 1999, 18 IEEE INT PERF COM
   HUGHES CJ, 2002, IEEE COMPUTER    FEB, P68
   KARLSSON M, 2003, 9 ANN INT S HIGH PER
   MAGNUSSON PS, 2002, IEEE COMPUT, V35, P50, DOI DOI 10.1109/2.982916
   MOSBERGER D, 1998, HTTPERF MAN PAGES
   RANGANATHAN P, 1998, 8 INT C ARCH SUPP PR, P307
   ROSENBLUM M, 1995, IEEE PARALL DISTRIB, V3, P34, DOI 10.1109/88.473612
   *T PROC PERF COUNC, 2001, TPC BENCHM C STAND S
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   YATES DJ, 1997, 97012 CS BOST U
   2000, SPEC CPU2000 US GUID
NR 16
TC 3
Z9 3
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2005
VL 51
IS 4
BP 251
EP 264
DI 10.1016/j.sysarc.2004.09.003
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 916AS
UT WOS:000228354400002
DA 2024-07-18
ER

PT J
AU Day, K
AF Day, K
TI Optical transpose <i>k</i>-ary <i>n</i>-cube networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE interconnection networks; k-ary n-cube; optical transpose
   interconnection systems; topological properties
ID MESH OPTOELECTRONIC COMPUTER; OTIS-MESH; INTERCONNECTION NETWORKS;
   TOPOLOGICAL PROPERTIES; SYSTEM; ARCHITECTURES
AB This paper derives a number of results related to the topological properties of OTIS k-ary n-cube interconnection networks. The basic topological metrics of size, degree, shortest distance, and diameter are obtained. Then results related to embedding in OTIS k-ary n-cubes of OTIS k-ary (n-1)-cubes, cycles, meshes, cubes, and spanning trees are derived. The OTIS k-ary n-cube is shown to be Hamiltonian. Minimal one-to-one routing and optimal broadcasting algorithms are proposed. The OTIS k-ary n-cube is shown to be maximally fault-tolerant. These results are derived based on known properties of k-ary n-cube networks and general properties of OTIS networks. (C) 2004 Elsevier B.V. All rights reserved.
C1 Sultan Quboos Univ, Dept Comp Sci, Al Khoud 123, Oman.
C3 Sultan Qaboos University
RP Day, K (corresponding author), Sultan Quboos Univ, Dept Comp Sci, POB 36, Al Khoud 123, Oman.
EM kday@computer.org
RI Day, Khaled/E-8351-2013
OI Day, Khaled/0000-0003-0242-2998
CR ANDERSON E, 1997, P SUP C SAN JOS CAL
   BOSE B, 1995, IEEE T COMPUT, V44, P1021, DOI 10.1109/12.403718
   Chatterjee S, 1999, COMMUN ACM, V42, P74, DOI 10.1145/303849.303865
   Coudert D, 2000, APPL OPTICS, V39, P2965, DOI 10.1364/AO.39.002965
   COUDERT D, 2000, IEEE INT PAR DISTR P, P769
   Day K, 1997, IEEE T PARALL DISTR, V8, P903, DOI 10.1109/71.615436
   Day K, 2002, IEEE T PARALL DISTR, V13, P359, DOI 10.1109/71.995816
   FELDMAN MR, 1988, APPL OPTICS, V27, P1742, DOI 10.1364/AO.27.001742
   KESSLER RE, 1993, COMPCON SPRING 93, P176
   KRISHNAMOORTHY AV, 1992, APPL OPTICS, V31, P5480, DOI 10.1364/AO.31.005480
   MARSDEN GC, 1993, OPT LETT, V18, P1083, DOI 10.1364/OL.18.001083
   NOAKES M, 1993, P 20 INT S COMP ARCH
   NUGENT SF, 1988, 3RD P C HYP CONC COM, V1, P51
   Osterloh A., 2000, Proceedings 14th International Parallel and Distributed Processing Symposium. IPDPS 2000, P269, DOI 10.1109/IPDPS.2000.845995
   Rajasekaran S, 1998, IEEE T PARALL DISTR, V9, P833, DOI 10.1109/71.722217
   Rayn J., 1998, IEEE COMM, V32, P40
   Sahni S, 1997, PROCEEDINGS OF THE FOURTH INTERNATIONAL CONFERENCE - MASSIVELY PARALLEL PROCESSING USING OPTICAL INTERCONNECTIONS, P130, DOI 10.1109/MPPOI.1997.609157
   SZYMANSKI T, 1995, J PARALLEL DISTR COM, V26, P1, DOI 10.1006/jpdc.1995.1043
   Szymanski TH, 1998, J PARALLEL DISTR COM, V55, P1, DOI 10.1006/jpdc.1998.1489
   VANVOORST B, 1994, PROCEEDINGS OF THE SCALABLE HIGH-PERFORMANCE COMPUTING CONFERENCE, P221, DOI 10.1109/SHPCC.1994.296647
   Wang C. F., 1998, PARALLEL COMPUTATION, P99
   Wang CF, 2000, IEEE T PARALL DISTR, V11, P97, DOI 10.1109/71.841747
   Wang CF, 1998, IEEE T PARALL DISTR, V9, P1226, DOI 10.1109/71.737698
   Wang CF, 2001, IEEE T COMPUT, V50, P635, DOI 10.1109/12.936231
   WANG CF, 1998, THESIS U FLORIDA
   Zane F, 2000, J PARALLEL DISTR COM, V60, P521, DOI 10.1006/jpdc.2000.1627
NR 26
TC 23
Z9 23
U1 2
U2 4
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2004
VL 50
IS 11
BP 697
EP 705
DI 10.1016/j.sysarc.2004.05.002
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 864JK
UT WOS:000224629600004
DA 2024-07-18
ER

PT J
AU Bartoli, A
AF Bartoli, A
TI Implementing a replicated service with group communication
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Review
DE reliable network applications; high availability; primary-backup; state
   transfer; virtual synchrony
ID ASYNCHRONOUS DISTRIBUTED SYSTEMS; RELIABLE MULTICAST; PROTOCOL; OBJECTS;
   CAUSAL; TOTEM; ARCHITECTURE; MEMBERSHIP
AB Distributed computing systems are quickly pervading many aspects of everyday life. The public demand for high reliability of these systems can only grow, together with their penetration in critical application domains. Group communication is a technology that may greatly simplifying the deployment of reliable distributed applications, even in environments composed of off-the-shelf hardware and software components. In this paper we attempt to provide an introductory and unified view to group communication. To make the presentation concrete, we shall analyze in detail how group communication may help in implementing a highly-available service based on replication. We shall consider a service whose interface allows determining the outcome of a non-idempotent operation previously submitted to the service, e.g., an update, that returned prematurely at the client because of a communication error-a key practical problem. We shall also provide a discussion of the performance that can be obtained in practice with group communication platforms. (C) 2003 Published by Elsevier B.V.
C1 Univ Trieste, Dipartimento Elettrotecn, I-34100 Trieste, Italy.
C3 University of Trieste
RP Bartoli, A (corresponding author), Univ Trieste, Dipartimento Elettrotecn, Via Valerio 10, I-34100 Trieste, Italy.
EM bartolia@univ.trieste.it
RI Bartoli, Alberto/GRI-9978-2022; Bartoli, Alberto/G-8980-2012
OI Bartoli, Alberto/0000-0003-4132-416X; 
CR Agarwal DA, 1998, ACM T COMPUT SYST, V16, P93, DOI 10.1145/279227.279228
   AHAMAD M, 1995, DISTRIB COMPUT, V9, P37, DOI 10.1007/BF01784241
   ALSBERG PA, 1976, P 2 INT C SOFTW ENG, P562
   AMIR T, 2003, P DEP SYST NETW JUN
   AMIR Y, 1995, ACM T COMPUT SYST, V13, P311, DOI 10.1145/210223.210224
   Amir Y., 1992, Twenty-Second International Symposium on, P76
   AMIR Y, 2002, P 22 INT C DISTR COM
   AMIR Y, 1998, CNDS984 J HOPK U
   ANCEAUME E, 1995, TR951534 CORN U DEP
   [Anonymous], 1987, Concurrency Control and Recovery in Database Systems
   ATTIYA H, 1994, LECT NOTES COMPUTER, V857, P179
   Babaoglu Ö, 2001, IEEE T SOFTWARE ENG, V27, P308, DOI 10.1109/32.917522
   Babaoglu O., 1995, Proceedings of the Twenty-Eighth Hawaii International Conference on System Sciences, P612, DOI 10.1109/HICSS.1995.375495
   Babaoglu O, 1997, IEEE T COMPUT, V46, P642, DOI 10.1109/12.600823
   Baldoni R, 1997, INT CON DISTR COMP S, P570, DOI 10.1109/ICDCS.1997.603422
   BAN B, 1999, JAVAGROUPS USERS GUI
   BARTOLI A, 2000, RELIABLE DISTRIBUTED
   BIRMAN K, 1991, ACM T COMPUT SYST, V9, P272, DOI 10.1145/128738.128742
   BIRMAN K, 1993, ISIS SYSTEM MANUAL V
   BIRMAN K, 1993, TR931390 CORN U DEP
   Birman K., 1987, Proceedings of the eleventh ACM Symposium on Operating systems principles, P123
   BIRMAN K, 1998, IEEE B TECHNICAL COM, V10
   BIRMAN K, 1998, TR981683 CORN U DEP
   Birman K.P., 1994, RELIABLE DISTRIBUTED
   Birman K.P., 1996, BUILDING SECURE RELI
   BIRMAN KP, 1993, COMMUN ACM, V36, P37, DOI 10.1145/163298.163303
   Birman KP, 1999, SOFTWARE PRACT EXPER, V29, P741, DOI 10.1002/(SICI)1097-024X(19990725)29:9<741::AID-SPE259>3.0.CO;2-I
   BIRMAN KP, 1985, IEEE T SOFTWARE ENG, V11, P502, DOI 10.1109/TSE.1985.232242
   BUDHIA RK, 1997, THESIS U CALIFORNIA
   Budhiraja N., 1993, Distributed systems
   Budhiraja N., 1992, Proceedings of the 3rd IFIP Working Conference on Dependable Computing for Critical Applications, P187
   Chandra T. D., 1996, Proceedings of the Fifteenth Annual ACM Symposium on Principles of Distributed Computing, P322, DOI 10.1145/248052.248120
   Cheriton D. R., 1993, P 14 ACM S OP SYST P
   CHERITON DR, 1985, ACM T COMPUT SYST, V3, P77, DOI 10.1145/214438.214439
   Chockler GV, 2001, ACM COMPUT SURV, V33, P427, DOI 10.1145/503112.503113
   CRISTIAN F, 1991, COMMUN ACM, V34, P56, DOI 10.1145/102792.102801
   CRISTIAN F, 1996, COMMUN ACM, V39, P86
   Dolev D, 1996, COMMUN ACM, V39, P64, DOI 10.1145/227210.227227
   DOLEV D, 1997, P 16 ACM S PRINC DIS
   DOLEV D, 1995, 954 HEBR U DEP COMP
   DOUDOU A, 1995, MANUEL UTILISATION P
   EZHILCHELVAN PD, 1995, INT CON DISTR COMP S, P296, DOI 10.1109/ICDCS.1995.500032
   FEKETE A, 1996, P 16 ACM S PRINC DIS, P53
   FISCHER MJ, 1985, J ACM, V32, P374, DOI 10.1145/3149.214121
   FLOYD S, 1995, RELIABLE MULTICAST F
   FRIEDMAN R, 1997, P 16 S REL DISTR SYS
   FRIEDMAN R, 1995, TR951537 CORN U DEP
   GALLENI A, 1996, 96104 LAAS
   GOLDING R, 1992, CRL9245 U CAL
   Gottschalk K, 2002, IBM SYST J, V41, P170, DOI 10.1147/sj.412.0170
   Guerraoui R, 1997, COMPUTER, V30, P68, DOI 10.1109/2.585156
   GUERRAOUI R, 1994, LECT NOTES COMPUTER, P121
   HAYDEN M, 1998, THESIS CORN U DEP CO
   HAYDEN M, 1998, ENSEMBLE TUTORIAL
   HERLIHY MP, 1990, ACM T PROGR LANG SYS, V12, P463, DOI 10.1145/78969.78972
   HILTUNEN M, 1995, TR9507 U AR DEP COMP
   *JBOSS GROUP, 2003, JBOSS CLUST
   KAASHOEK F, 1991, P 11 INT C DISTR COM, P222
   Kaashoek M. F., 1993, Distributed Systems Engineering, V1, P48, DOI 10.1088/0967-1846/1/1/006
   Karamanolis CT, 1999, IEEE T SOFTWARE ENG, V25, P3, DOI 10.1109/32.748915
   Keidar I, 2002, ACM T COMPUT SYST, V20, P191, DOI 10.1145/566340.566341
   Kemme B, 2000, ACM T DATABASE SYST, V25, P333, DOI 10.1145/363951.363955
   Kemme B, 1998, INT CON DISTR COMP S, P156, DOI 10.1109/ICDCS.1998.679498
   KEMME B, 2000, P 26 INT C VER LARG
   KEMME B, 2001, P DEP SYST NETW JUN
   LAMPORT L, 1979, IEEE T COMPUT, V28, P690, DOI 10.1109/TC.1979.1675439
   LAMPORT L, 1978, COMMUN ACM, V21, P558, DOI 10.1145/359545.359563
   LAMPSON BW, 1981, LECT NOTES COMPUT SC, V105, P246
   LAMPSON BW, 1993, DISTRIBUTED SYSTEMS, P251
   LIANG L, 1990, IEEE COMPUT, V23, P55
   Lin JC, 1996, IEEE INFOCOM SER, P1414, DOI 10.1109/INFCOM.1996.493090
   LITTLE M, 1999, P 8 INT WORKSH PERS
   MALKHI D, 1994, TRANSIS USER TUTORIA
   MALLOTH C, 1996, THESIS EPFL LAUSANNE
   Malloth C, 1995, P IEEE WORKSH PAR DI
   Marzullo K., 1993, DISTRIBUTED SYSTEMS
   MISHRA S, 1991, P 2 WORK C DEP COMP, P137
   MISHRA S, 2001, IEEE T PARALLEL DIST, V12
   MONTRESOR A, 2000, UBLCS200013
   MORGAN G, 2000, P INT C DEP SYST NET
   Moser LE, 1996, COMMUN ACM, V39, P54, DOI 10.1145/227210.227226
   MOSER LE, 1994, INT CON DISTR COMP S, P56, DOI 10.1109/ICDCS.1994.302392
   Moser LE, 1998, THEOR PRACT OBJ SYST, V4, P81, DOI 10.1002/(SICI)1096-9942(1998)4:2<81::AID-TAPO3>3.0.CO;2-A
   MOSER LE, 1994, IEEE T PARALL DISTR, V5, P459, DOI 10.1109/71.282557
   NARASYMHAN P, 2001, P DEP SYST NETW JUN
   NARASYMHAN P, 2002, J COMPUTER SYSTE SPR
   *OBJ MAN GROUP, 2001, COMM OBJ REQ BROK AR
   RAYNAL M, 1991, INFORM PROCESS LETT, V39, P343, DOI 10.1016/0020-0190(91)90008-6
   RAYNAL M, 1996, IEEE COMPUTER, V29
   Ren YJ, 2003, IEEE T COMPUT, V52, P31, DOI 10.1109/TC.2003.1159752
   RICCIARDI A, 1991, P 10 ACM S PRINC DIS, P34
   RICCIARDI A, 1994, RELIABLE DISTRIBUTED
   SALTZER JH, 1984, ACM T COMPUT SYST, V2, P277, DOI 10.1145/357401.357402
   Schiper A., 1993, Proceedings the 13th International Conference on Distributed Computing Systems (Cat. No.93CH3282-1), P561, DOI 10.1109/ICDCS.1993.287667
   SCHIPER A, 1996, COMMUNICATIONS ACM, V39
   SCHIPER A, 1993, P 23 INT S FAULT TOL, P534
   SCHNEIDER FB, 1990, COMPUT SURV, V22, P299, DOI 10.1145/98163.98167
   vanRenesse R, 1996, COMMUN ACM, V39, P76, DOI 10.1145/227210.227229
   VANRENESSE R, 1994, TR941442 CORN U DEP
   VANRENESSE R, 1993, ACM OPERATING SYSTEM, V27, P44
   VANRENESSE R, 1994, RELIABLE DISTRIBUTED
   VAYSBURD A, 1998, THESIS CORN U
   VOGELS W, 1998, P 28 S FAULT TOL COM
   WIESMANN M, 2000, P 20 IEEE INT C DIST
   1996, COMMUNICATIONS ACM, V39
   1996, SC28167500
NR 106
TC 6
Z9 8
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2004
VL 50
IS 8
BP 493
EP 519
DI 10.1016/j.sysarc.2003.11.003
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 840AY
UT WOS:000222830600002
DA 2024-07-18
ER

PT J
AU Choi, M
   Park, N
   Piuri, V
   Kim, YB
   Lombardi, F
AF Choi, M
   Park, N
   Piuri, V
   Kim, YB
   Lombardi, F
TI Balanced dual-stage repair for dependable embedded memory cores
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE SoC (system-on-chip) technology; embedded memory core repair; ATE
   (automated test equipment); BIST/D/R (built in self-test, diagnosis and
   repair); redundancy balancing
ID RECONFIGURATION
AB Advances in revolutionary system-on-chip (SoC) technology mainly depend on the high-performance ultra-dependable system core components. Among those core components, embedded memory system core, currently acquiring 54% of SoC area share, will continue its domination of SoC area share as it is anticipated to approach about 94% of SoC area share by the year 2014. Since memory cells are considered as more prone to defects and faults than logic cells, redundancy and repair have been extensively practiced for enhancing defect and fault tolerance. Unlike in legacy PCB (printed circuit board) or MCM (multichip module) based systems, embedded core components cannot be physically replaced once they are fabricated onto a SoC. To realize enhanced manufacturing yield and field reliability, both ATE (automated test equipment) and BISR (built-in-self-repair) are commonly utilized to allocate redundancy for embedded memory system cores. Since ATE (for repairing manufacturing defects) and BISR (for repairing field faults) share the given redundancy, probabilistic redundancy partitioning and utilization techniques are proposed in this paper to achieve optimal combination of yield and reliability of the embedded memory system core. Parametric simulation results are shown extensively. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Missouri, Dept Elect & Comp Engn, Rolla, MO 65409 USA.
   Oklahoma State Univ, Dept Comp Sci, Stillwater, OK 74078 USA.
   Univ Milan, Dept Informat Technol, I-26013 Crema, CR, Italy.
   Northeastern Univ, Dept Elect & Comp Engn, Boston, MA 02115 USA.
C3 University of Missouri System; Missouri University of Science &
   Technology; Oklahoma State University System; Oklahoma State University
   - Stillwater; University of Milan; Northeastern University
RP Univ Missouri, Dept Elect & Comp Engn, Rolla, MO 65409 USA.
EM choim@umr.edu
RI Piuri, Vincenzo/A-3970-2012
CR [Anonymous], 2000, International technology roadmap for semiconductors (itrs)
   ARNDT K, 1999, EL MAN TECHN S 24 IE, P389
   BHAVSAR DK, 1999, TEST C 1999 P INT SE, P311
   Blough DM, 1996, IEEE T RELIAB, V45, P274, DOI 10.1109/24.510815
   *JTAG TECHN BV, BOUND SCAN UNL POW P
   Kawagoe T, 2000, INT TEST CONF P, P567, DOI 10.1109/TEST.2000.894250
   KUO SY, 1987, IEEE DES TEST COMPUT, V4, P24, DOI 10.1109/MDT.1987.295111
   Low CP, 1996, IEEE T COMPUT, V45, P614, DOI 10.1109/12.509914
   MCPARTLAND RJ, 2000, CUST INT CIRC C CICC, V36, P287
   Ohtani J, 2001, PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P187, DOI 10.1109/CICC.2001.929752
NR 10
TC 1
Z9 1
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2004
VL 50
IS 5
BP 281
EP 285
DI 10.1016/j.sysarc.2003.08.004
PG 5
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 821VK
UT WOS:000221490900006
DA 2024-07-18
ER

PT J
AU Wolf, F
   Mohr, B
AF Wolf, F
   Mohr, B
TI Automatic performance analysis of hybrid MPI/OpenMP applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 11th Euromicro Conference on Parallel, Distributed and Network-Based
   Processing
CY FEB 05-07, 2003
CL GENOA, ITALY
SP Italian Natl Res Council, Inst Appl Math & Informat Technol, European Commiss Informat Soc Technol Program, Euromicro
DE performance analysis; parallel computing; event tracing; user interface
ID TOOL
AB The EXPERT performance-analysis environment provides a complete tracing-based solution for automatic performance analysis of MPI, OpenMP, or hybrid applications running on parallel computers with SMP nodes. EXPERT describes performance problems using a high level of abstraction in terms of execution patterns that result from an inefficient use of the underlying programming model(s). The set of predefined problems can be extended to meet application-specific needs. The analysis is carried out along three interconnected dimensions: class of performance behavior, call tree, and thread of execution. Each dimension is arranged in a hierarchy so that the user can investigate the behavior on varying levels of detail. All three dimensions are interactively accessible using a single integrated view. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Tennessee, Innovat Comp Lab, Knoxville, TN 37996 USA.
   Forschungszentrum Julich, Zent Inst Angew Math, D-52425 Julich, Germany.
C3 University of Tennessee System; University of Tennessee Knoxville;
   Helmholtz Association; Research Center Julich
RP Wolf, F (corresponding author), Univ Tennessee, Innovat Comp Lab, 1122 Volunteer Blvd,Suite 413, Knoxville, TN 37996 USA.
EM fwolf@cs.utk.edu; b.mohr@fz-juelich.de
OI Mohr, Bernd/0000-0001-9960-5867
CR [Anonymous], MPI MESS PASS INT ST
   ARNOLD A, 1995, P CRAY US GROUP M DE, P252
   *ASCI, ASCI SWEEP3D BENCHM
   BEAZLEY DM, 2001, PYTHON ESSENTIAL REF
   CAIN HW, 2000, LECT NOTES COMPUTER, V1999
   *CRAY RES INC, 1994, INTR MPP APPR TOOL C
   DIEHL T, 1998, P 8 ECMWF WORKSH US, P181
   ESPINOSA A, 2000, THESIS U AUTONOMA BA
   FAHRINGER T, 2001, P C WUP SC2001 DENV
   FAHRINGER T, 2001, KFZJZAMIB200108 ESPR
   *FORSCH JUL, SOL TRANSP HET SOIL
   HEATH MT, 1994, SIAM PROC S, P221
   *HIT, HIT SR 8000 COMP TEC
   HOEFLINGER J, 2001, P 3 EUR WORKSH OP MP
   Hollingsworth J.K., 1996, CSTR3703 U MAR
   HOLLINGSWORTH JR, 1997, P INT C PAR ARCH COM
   *IBM CORP, 1996, IBM CORP PUBL
   *IST WORK GROUP AP, AUT PERF AN REAL TOO
   LINDLAN KA, 2000, P C SUP SC2000 DALL
   MIHELCIC M, 1992, JUL2697
   MILLER BP, 1995, COMPUTER, V28, P37, DOI 10.1109/2.471178
   Mohr B, 2002, J SUPERCOMPUT, V23, P105, DOI 10.1023/A:1015741304337
   *OP ARCH REV BOAR, 2000, OP FORTR APPL PROG I
   *PAR TOOLS CNS, XLCG GRAPH BROWS US
   *PORTL GROUP COMP, PROD DOC
   SHAFFER E, 1999, IEEE COMPUT, P44
   Shende S., 1998, Proceedings of the SIGMETRICS Symposium on Parallel and Distributed Tools, P134, DOI 10.1145/281035.281049
   Vetter J., 2000, Conference Proceedings of the 2000 International Conference on Supercomputing, P245, DOI 10.1145/335231.335255
   WOLF F, 2000, P EUR C PAR COMP EUR, P123
   WOLF F, 2003, THESIS RWTH AACHEN
   WOLF F, 1998, THESIS RWTH AACHEN
   WOLF F, 2001, PARALLEL DISTRIBUTED, V4
   WOLF F, 2003, P 11 EUR C PAR DISTR
   xn--fz-jlich-95a, FORSCHUNGSZENTRUM JU
NR 34
TC 60
Z9 67
U1 0
U2 9
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2003
VL 49
IS 10-11
BP 421
EP 439
DI 10.1016/S1383-7621(03)00102-4
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 749XH
UT WOS:000186955000003
DA 2024-07-18
ER

PT J
AU Ravasi, M
   Mattavelli, M
AF Ravasi, M
   Mattavelli, M
TI High-level algorithmic complexity evaluation for system design
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE complexity analysis; system design; software/hardware partitioning;
   software instrumentation
ID TIME; PROGRAMS; LANGUAGE; SOFTWARE
AB The increasing complexity of processing algorithms has led to the need of more and more intensive specification and validation by means of software implementations. As the complexity grows, the intuitive understanding of the specific processing needs becomes harder and harder. Hence, the architectural implementation choices or the choices between different possible software/hardware partitioning become extremely difficult tasks. Moreover, it is also desirable to understand and measure the algorithm complexity at the highest possible level near to the algorithmic level so as to be able to take the more appropriate actions. Automatic tools to perform such analysis become nowadays a fundamental need.
   In this paper, the requirements of a suitable algorithmic complexity evaluation technology are discussed, with a particular emphasis to the problem of the analysis of multimedia systems and signal processing algorithms. A brief review about limitations and weaknesses of existing tools is given, specifying the characteristics of ideal "complexity evaluation systems". A new approach is described, called here Software Instrumentation Tool, SIT, yielding an automatic software tool able to extract information not depending on the simulation platform, keeping into account specific input data and resulting in a good and useful measure of the desired high-level algorithmic complexity. (C) 2003 Elsevier Science B.V. All rights reserved.
C1 EPFL, Swiss Fed Inst Technol, Signal Proc Lab LTS3, CH-1015 Lausanne, Switzerland.
C3 Swiss Federal Institutes of Technology Domain; Ecole Polytechnique
   Federale de Lausanne
RP Ravasi, M (corresponding author), EPFL, Swiss Fed Inst Technol, Signal Proc Lab LTS3, CH-1015 Lausanne, Switzerland.
CR Aho A., 1988, Compilers - Principles, Techniques and Tools
   BALL T, 1994, ACM T PROGR LANG SYS, V16, P1319, DOI 10.1145/183432.183527
   BORMANS J, 1997, JTC1SC29WG11 ISOIEC
   CMELIK R, 1994, 1994 ACM C MEAS MOD
   *COWARE CORP, COWARE N2C DES SYST
   DAVIS J, 1999, M9937 UCBERL DEP EEC
   EBRAHIMI T, 1995, JTC1SC2WG11M0320 ISO
   EDWARDS S, 1997, P IEEE, V85
   Eisenring M, 1998, P ANN HICSS, P187, DOI 10.1109/HICSS.1998.649213
   FENLASON J, 1993, DOCUMENTATION GNU GP
   GEPPERT L, 2000, IEEE SPECTRUM, V37, P27
   Graham S. L., 1982, SIGPLAN Notices, V17, P120, DOI 10.1145/872726.806987
   *INT ORG STAND, 1994, 138182 ID INT ORG ST
   Jung YH, 2000, IEEE T CONSUM ELECTR, V46, P68, DOI 10.1109/30.826383
   KLIGERMAN E, 1986, IEEE T SOFTWARE ENG, V12, P941, DOI 10.1109/TSE.1986.6313049
   Knudsen PV, 1996, P IEEE RAP SYST PROT, P18, DOI 10.1109/IWRSP.1996.506721
   KUHN P, 1996, M0838 ISOIEC
   KUHN P, 1999, ALGORITHMS COMPLEXIT, P61
   Li YTS, 1997, IEEE T COMPUT AID D, V16, P1477, DOI 10.1109/43.664229
   Mallat S, 1998, IEEE T SIGNAL PROCES, V46, P1027, DOI 10.1109/78.668554
   Mattavelli M, 1998, IEEE T CONSUM ELECTR, V44, P760, DOI 10.1109/30.713192
   MATTAVELLI M, 1996, M924 MPEG4
   MATTAVELLI M, IN PRESS IEEE T CIRC
   MUKHERJEE SS, 1997, WORKSH PERF AN ITS I
   Nachtergaele L, 1998, IEEE J SEL AREA COMM, V16, P120, DOI 10.1109/49.650925
   Nachtergaele L, 1998, J VLSI SIG PROCESS S, V18, P89, DOI 10.1023/A:1008011223920
   NACHTERGAELE L, 1996, LOW POWER STORAGE EX, P115
   PAILLET F, 1999, P 12 ANN IEEE INT AS, P304
   PIMENTEL AD, 1997, P 24 ACM IEEE INT S
   Pushner P., 1989, J REAL TIME SYSTEMS, V1, P160
   ROMEO A, 2000, P EUSIPCO 2000 TAMP
   ROMEO A, 1999, P ICECS99 INT C EL C, P261
   SHAW AC, 1989, IEEE T SOFTWARE ENG, V15, P875, DOI 10.1109/32.29487
   STROUSTRUP B, 1994, C PLUS PLUS PROGRAMM
   *SYN CORP, DES COMPL DIG COMM S
   TABBARA B, 1997, IEEE INT HIGH LEV DE
   TRIER OD, 1995, IEEE T PATTERN ANAL, V17, P1191, DOI 10.1109/34.476511
   WITCHEL E, 1994, P 1996 ACM SIGMETRIC, P128
NR 38
TC 15
Z9 20
U1 1
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2003
VL 48
IS 13-15
BP 403
EP 427
DI 10.1016/S1383-7621(03)00038-9
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 683UT
UT WOS:000183169100004
OA Green Published
DA 2024-07-18
ER

PT J
AU Huang, TC
   Shiu, LC
AF Huang, TC
   Shiu, LC
TI Efficient communication sets generation for block-cyclic distribution on
   distributed-memory machines
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE communication sets; block-cyclic distribution; non-local data; SPMD
AB How to generate local memory access sequence and communication sets efficiently is an important issue in compiling a data-parallel language into a single program multiple data (SPMD) code for distributed-memory machines. Many methods have been developed for generating local memory access sequence: In this paper, we focus on the problem of communication sets generation. The local block distance between two active elements with the same offset and destination (source) in a processor will be investigated. We develop an algorithm for the sending phase and receive-execute phase, respectively. Our algorithms do not need to compute send and receive patterns and lose no communication sets while there exist incomplete blocks that cannot constitute a send or. receive pattern. Experimental results showed that our method outperforms other previous work. (C) 2003 Elsevier Science B.V. All rights reserved.
C1 Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung, Fukuoka 804, Taiwan.
C3 National Sun Yat Sen University
RP Huang, TC (corresponding author), Natl Sun Yat Sen Univ, Dept Elect Engn, 70 Lien Hai Rd, Kaohsiung, Fukuoka 804, Taiwan.
EM tch@mail.nsysu.edu.tw
CR ANCOURT A, 1997, SCI PROGRAMMING-NETH, V6, P3
   CHAPMAN B, 1992, SCI PROGRAMMING-NETH, V1, P31
   CHATTERJEE S, 1995, J PARALLEL DISTR COM, V26, P72, DOI 10.1006/jpdc.1995.1049
   FOX G, 1990, CRPCTR90079 RIC U
   Hsu CH, 2000, IEEE T PARALL DISTR, V11, P1201, DOI 10.1109/71.895789
   Huang TC, 1997, ICA(3)PP 97 - 1997 3RD INTERNATIONAL CONFERENCE ON ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, P367, DOI 10.1109/ICAPP.1997.651505
   HUANG TC, 1997, 11 ANN INT S HIGH PE, P473
   KENNEDY K, 1995, P 5 ACM SIGPLAN S PR
   KENNEDY K, 1995, LANGUAGES COMPILERS
   Petitet AP, 1999, IEEE T PARALL DISTR, V10, P1201, DOI 10.1109/71.819944
   Reeuwijk K., 1996, IEEE T PARALL DISTR, V7, P897
   *RIC U, 1994, CRPCTR92225 RIC U
   SETHI A, 1996, THESIS RICE U
   Shih KP, 2000, J PARALLEL DISTR COM, V60, P189, DOI 10.1006/jpdc.1999.1601
   STICHNOTH JM, 1993, CMUCS93109 SCH COMP
   Thirumalai A, 1996, J PARALLEL DISTR COM, V38, P188, DOI 10.1006/jpdc.1996.0140
   THIRUMALAI A, 1996, LECT NOTES COMPUTER, V1033, P291
   Venkatachar A., 1997, Parallel Processing Letters, V7, P195, DOI 10.1142/S0129626497000206
NR 18
TC 2
Z9 3
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2003
VL 48
IS 8-10
BP 255
EP 265
DI 10.1016/S1383-7621(03)00002-X
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 658CB
UT WOS:000181703100002
DA 2024-07-18
ER

PT J
AU Marino, AG
   Fons, F
   Arostegui, JMM
AF Marino, Angela Gonzalez
   Fons, Francesc
   Arostegui, Juan Manuel Moreno
TI Vehicular network processor design for scalability & automation: Elastic
   Gateway SoC concept & builder
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Automotive; Design automation; Design methodology; Network processor;
   Zonal gateway controller
AB Application specific processors are now entering the world of automotive communications. Autonomous and connected vehicles bring with them new requirements in terms of reliability and performance that can no longer be met with traditional general purpose processing units. The challenge now is not only to design the right processor that can meet the requirements available today, but also to make this design suitable for the future. For this reason, the modularity, flexibility, scalability and configurability of these future processors take, more than ever, a starring role in the early design stages. In this work, we introduce a design methodology for the automatic design of network processors based on the elastic Gateway (eGW) SoC architecture. Elastic Gateway SoC is a novel HW-centric architecture specifically designed to meet the requirements of future network processors. The architecture was introduced and evaluated from a functional perspective in previous work. Now, we are providing the complete lifecycle methodology for the design and validation of different network processing products based on this architecture. We also provide a scalability analysis in terms of HW cost and power consumption, where we see that eGW is able to provide a high level of performance at a reasonable cost.
C1 [Marino, Angela Gonzalez; Fons, Francesc] Huawei Technol Duesseldorf GmbH, D-80992 Munich, Germany.
   [Arostegui, Juan Manuel Moreno] Tech Univ Catalunya UPC, Barcelona 08034, Spain.
C3 Huawei Technologies; Universitat Politecnica de Catalunya
RP Marino, AG (corresponding author), Huawei Technol Duesseldorf GmbH, D-80992 Munich, Germany.
EM gonzalezmarinoangela@gmail.com
OI Gonzalez, Angela/0000-0003-2123-7915
CR Alparslan O, 2021, IEEE INT CONF HIGH, DOI 10.1109/HPSR52026.2021.9481803
   [Anonymous], 2018, IEEE Std 802.1AE-2018 (Revision of IEEE Std 802.1AE-2006), P1
   [Anonymous], 2020, IEEE Standard 802.1AS-2020, P1, DOI 10.1109/IEEESTD.2020.9121845
   AUTOSAR, 2022, Adaptive platform
   Becker J, 2021, I C FIELD PROG LOGIC, P382, DOI 10.1109/FPL53798.2021.00075
   Bosk M, 2022, IEEE ACCESS, V10, P109203, DOI 10.1109/ACCESS.2022.3211969
   Bosk M, 2021, IEEE VEHIC NETW CONF, P117, DOI 10.1109/VNC52810.2021.9644674
   Bosshart P, 2014, ACM SIGCOMM COMP COM, V44, P87, DOI 10.1145/2656877.2656890
   Bosshart P, 2013, ACM SIGCOMM COMP COM, V43, P99, DOI 10.1145/2534169.2486011
   Falk D., 2019, Nesting:Simulating ieee time-sensitive networking (tsn) in omnet++
   Farzaneh MH, 2017, IEEE VEHIC NETW CONF, P23, DOI 10.1109/VNC.2017.8275648
   FentISS, XtratuM
   FlexRay Consortium, 2010, FLEXRAY COMMUNICATIO
   Fons F., 2017, EMB WORLD C
   Gallenmüller S, 2021, PROCEEDINGS OF THE 17TH INTERNATIONAL CONFERENCE ON EMERGING NETWORKING EXPERIMENTS AND TECHNOLOGIES, CONEXT 2021, P259, DOI 10.1145/3485983.3494841
   Gonzalez Marino Angela, 2021, Applied Reconfigurable Computing. Architectures, Tools, and Applications 17th International Symposium, ARC 2021. Virtual Event. Proceedings. Lecture Notes in Computer Science (LNCS 12700), P140, DOI 10.1007/978-3-030-79025-7_10
   Mariño AG, 2022, IEEE ACCESS, V10, P69223, DOI 10.1109/ACCESS.2022.3186708
   Gosda J., 2009, Autosar communication stack
   Gross F, 2014, IEEE I C CONS ELECT, P9, DOI 10.1109/ICCE-Berlin.2014.7034229
   Huang Q, 2022, INT SYM PERFORM ANAL, P277, DOI 10.1109/ISPASS55109.2022.00041
   Ibanez S, 2019, PROCEEDINGS OF THE EIGHTEENTH ACM WORKSHOP ON HOT TOPICS IN NETWORKS (HOTNETS '19), P133, DOI 10.1145/3365609.3365848
   IEEE, 2016, IEEE Std 1722-2016, P1, DOI DOI 10.1109/IEEESTD.2016.7782716
   International Organization for Standardization (ISO), 2015, ISO 11898
   Jiang J., 2018, A time-sensitive networking (tsn) simulation model based on omnet++
   Kane AA, 2022, IEEE ACCESS, V10, P91771, DOI 10.1109/ACCESS.2022.3199356
   Kunze I, 2021, 2021 IFIP/IEEE INTERNATIONAL SYMPOSIUM ON INTEGRATED NETWORK MANAGEMENT (IM 2021), P72
   L. Consortium, 2010, LIN specification package-revision 2.2A
   Liu DK, 2016, CHINA COMMUN, V13, P1, DOI 10.1109/CC.2016.7405699
   Man L.A.N., 2017, IEEE Standard for Local and Metropolitan Area Networks-Frame Replication and Elimination for Reliability, P1, DOI [10.1109/IEEESTD.2017.8091139, DOI 10.1109/IEEESTD.2017.8091139]
   Marino Angela Gonzalez, 2021, NoCArc '21: Proceedings of the 14th International Workshop on Network on Chip Architectures, P22, DOI 10.1145/3477231.3490429
   Mariño AG, 2023, VEH COMMUN, V43, DOI 10.1016/j.vehcom.2023.100636
   Mariño AG, 2021, 2021 IEEE CONFERENCE ON NETWORK FUNCTION VIRTUALIZATION AND SOFTWARE DEFINED NETWORKS (IEEE NFV-SDN), P47, DOI 10.1109/NFV-SDN53031.2021.9665092
   Mariño AG, 2021, IEEE VEHIC NETW CONF, P182, DOI 10.1109/VNC52810.2021.9644668
   Mariño AG, 2021, VEH TECHNOL CONFE, DOI 10.1109/VTC2021-Spring51267.2021.9448758
   Masing L., 2022, 2022 DESIGN AUTOMATI, P1, DOI DOI 10.23919/DATE54114.2022.9774534
   Merling D, 2021, IEEE ACCESS, V9, P34500, DOI 10.1109/ACCESS.2021.3061763
   Migge J., 2018, Insights on the performance and configuration of AVB and TSN in automotive ethernet networks
   Pahlevan M, 2018, EUROMICRO WORKSHOP P, P283, DOI 10.1109/PDP2018.2018.00048
   Puhm A, 2008, IEEE INT C EMERG, P456, DOI 10.1109/ETFA.2008.4638435
   Rettkowski Jens, 2021, NoCArc '21: Proceedings of the 14th International Workshop on Network on Chip Architectures, P16, DOI 10.1145/3477231.3490426
   Rezabek F, 2021, INT CONF NETW SER, P530, DOI 10.23919/CNSM52442.2021.9615529
   Shekhar C, 2004, 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P915, DOI 10.1109/ICVD.2004.1261047
   Shreejith S, 2018, IEEE MICRO, V38, P72, DOI 10.1109/MM.2018.022071137
   Shreejith S, 2017, IEEE T COMPUT, V66, P1790, DOI 10.1109/TC.2017.2700277
   Tuohy S, 2015, IEEE T INTELL TRANSP, V16, P534, DOI 10.1109/TITS.2014.2320605
   Viegas Pablo B., 2021, Advanced Information Networking and Applications. Proceedings of the 35th International Conference on Advanced Information Networking and Applications (AINA-2021). Lecture Notes in Networks and Systems (LNNS 225), P181, DOI 10.1007/978-3-030-75100-5_17
   Walrand J, 2021, IEEE T VEH TECHNOL, V70, P6335, DOI 10.1109/TVT.2021.3082464
   Xie GQ, 2019, IEEE T COMPUT AID D, V38, P281, DOI 10.1109/TCAD.2018.2812119
NR 48
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2024
VL 146
AR 103038
DI 10.1016/j.sysarc.2023.103038
EA DEC 2023
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EM7C8
UT WOS:001139398600001
DA 2024-07-18
ER

PT J
AU Fan, YJ
   Qin, BD
   Zheng, D
AF Fan, Yajun
   Qin, Baodong
   Zheng, Dong
TI A lattice-based designated-server public-key authenticated encryption
   with keyword search
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Lattice; Public key encryption with keyword search; Keyword guessing
   attack; Designated tester
ID SECURITY
AB Public-key Encryption with Keyword Search (PEKS) provides an efficient way to search on encrypted cloud data. However, it cannot resist against off-line Inside Keyword Guessing Attacks (IKGA). To alleviate this issue, Huang and Li proposed the Public-key Authenticated Encryption with Keyword Search (PAEKS), which the keyword is also authenticated. However, they do not provide post-quantum security promises. In this paper, we propose the first lattice-based designated-server PAEKS (dPAEKS). We formally define dPAEKS and its security models, and propose a lattice-based construction. It is quantum-resistant under the assumption of learning with errors and the sender authenticated the keyword so it can resist IKGA. Furthermore, we strengthen the security requirement, so that only the designated tester can search the ciphertext. Finally, we compare our scheme with some related schemes to demonstrate its efficiency.
C1 [Fan, Yajun; Qin, Baodong; Zheng, Dong] Xian Univ Posts & Telecommun, Sch Cyberspace Secur, Xian 710121, Peoples R China.
C3 Xi'an University of Posts & Telecommunications
RP Qin, BD (corresponding author), Xian Univ Posts & Telecommun, Sch Cyberspace Secur, Xian 710121, Peoples R China.
EM xianff@126.com; qinbaodong@xupt.edu.cn; zhengdong_xupt@sina.com
FU National Natural Science Foundation of China [62072371, 62002288,
   62372370]
FX <B>Acknowledgments</B> This work was funded by the National Natural
   Science Foundation of China under Grant nos. 62072371, 62002288 and
   62372370.
CR Agrawal S, 2010, LECT NOTES COMPUT SC, V6223, P98, DOI 10.1007/978-3-642-14623-7_6
   Agrawal S, 2010, LECT NOTES COMPUT SC, V6110, P553
   Alwen J, 2011, THEOR COMPUT SYST, V48, P535, DOI 10.1007/s00224-010-9278-3
   Baek J, 2008, LECT NOTES COMPUT SC, V5072, P1249, DOI 10.1007/978-3-540-69839-5_96
   Behnia R, 2020, IEEE T DEPEND SECURE, V17, P1269, DOI 10.1109/TDSC.2018.2867462
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P506
   Byun JW, 2006, LECT NOTES COMPUT SC, V4165, P75
   Chen RM, 2016, IEEE T INF FOREN SEC, V11, P2833, DOI 10.1109/TIFS.2016.2599293
   Emura K, 2022, APKC'22: PROCEEDINGS OF THE 9TH ACM ASIA PUBLIC-KEY CRYPTOGRAPHY WORKSHOP, P39, DOI 10.1145/3494105.3526237
   Gennaro R, 2003, LECT NOTES COMPUT SC, V2656, P524
   Gentry C, 2008, ACM S THEORY COMPUT, P197
   Han G, 2022, J SYST ARCHITECT, V132, DOI 10.1016/j.sysarc.2022.102738
   Huang Q, 2017, INFORM SCIENCES, V403, P1, DOI 10.1016/j.ins.2017.03.038
   Katz J, 2011, LECT NOTES COMPUT SC, V6597, P293, DOI 10.1007/978-3-642-19571-6_18
   Katz J, 2009, LECT NOTES COMPUT SC, V5912, P636, DOI 10.1007/978-3-642-10366-7_37
   Li HB, 2019, INFORM SCIENCES, V481, P330, DOI 10.1016/j.ins.2019.01.004
   Li ZP, 2022, IEEE T SERV COMPUT, V15, P308, DOI 10.1109/TSC.2019.2939836
   Liu Z., 2020, Cryptanalysis of "FS-PEKS: lattice-based forward secure public-key encryption with keyword search for cloud-assisted industrial Internet of Things", P651
   Liu ZY, 2022, ASIA CCS'22: PROCEEDINGS OF THE 2022 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P423, DOI 10.1145/3488932.3497760
   Liu ZY, 2021, J INF SECUR APPL, V58, DOI 10.1016/j.jisa.2020.102709
   Lu Y, 2022, IEEE T MOBILE COMPUT, V21, P4397, DOI 10.1109/TMC.2021.3077508
   Lu Y, 2021, IEEE T IND INFORM, V17, P2696, DOI 10.1109/TII.2020.3006474
   Lu Y, 2021, IEEE T SERV COMPUT, V14, P2041, DOI 10.1109/TSC.2019.2910113
   Micciancio D, 2012, LECT NOTES COMPUT SC, V7237, P700, DOI 10.1007/978-3-642-29011-4_41
   Noroozi M, 2019, IET INFORM SECUR, V13, P336, DOI 10.1049/iet-ifs.2018.5315
   Qin BD, 2021, LECT NOTES COMPUT SC, V13059, P19, DOI 10.1007/978-3-030-90402-9_2
   Qin BD, 2020, INFORM SCIENCES, V516, P515, DOI 10.1016/j.ins.2019.12.063
   Regev O, 2009, J ACM, V56, DOI 10.1145/1568318.1568324
   Rhee HS, 2012, INFORM SCIENCES, V205, P93, DOI 10.1016/j.ins.2012.03.020
   Rhee HS, 2010, J SYST SOFTWARE, V83, P763, DOI 10.1016/j.jss.2009.11.726
   SHOR PW, 1994, AN S FDN CO, P124
   Song DXD, 2000, P IEEE S SECUR PRIV, P44, DOI 10.1109/SECPRI.2000.848445
   Yang L, 2020, IEEE INTERNET THINGS, V7, P2553, DOI 10.1109/JIOT.2019.2943379
   Zhang XJ, 2021, IEEE T DEPEND SECURE, V18, P1019, DOI 10.1109/TDSC.2019.2914117
   Zhang XJ, 2019, INFORM SCIENCES, V494, P193, DOI 10.1016/j.ins.2019.04.051
   Zhang XJ, 2018, WIRELESS PERS COMMUN, V100, P907, DOI 10.1007/s11277-018-5357-6
NR 36
TC 1
Z9 1
U1 3
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2023
VL 145
AR 103031
DI 10.1016/j.sysarc.2023.103031
EA NOV 2023
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FY4X3
UT WOS:001149411100001
DA 2024-07-18
ER

PT J
AU Ren, YQ
   Peng, HP
   Li, LX
   Xue, XP
   Lan, Y
   Yang, YX
AF Ren, Yeqing
   Peng, Haipeng
   Li, Lixiang
   Xue, Xiaopeng
   Lan, Yang
   Yang, Yixian
TI A voice spoofing detection framework for IoT systems with feature
   pyramid and online knowledge distillation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Voice spoofing detection; Online knowledge distillation; Feature
   pyramid; Feature aggregation
AB Voice anti-spoofing is an important step for secure speaker verification in voice-enabled Internet of Things (IoT) systems. Most voice spoofing detection methods require significant computational costs and lack good generalization capability, making them unsuitable for deployment in IoT systems. To alleviate these problems, this work proposes a voice spoofing detection framework, which contains four parts, namely the compact model, the feature pyramid module (FPM), the feature aggregation module (FAM) and online knowledge distillation. FPM leverages multi-scale features from different layers of the compact model and then produces four embeddings with different resolutions. Instead of using frequently-used aggregation operations, FAM adaptively assigns weights for the four embeddings above and thus gains the high-quality soft embedding that can optimize the compact model in reverse. Moreover, the Kullback-Leibler (KL) divergence is employed to minimize the difference between the embedding predicted by the compact model and the soft embedding, which enables the compact model to learn dark knowledge in an online manner. We carry out a series of experiments on LA and PA corpora of ASVspoof 2019 dataset. These comprehensive experiments show that the proposed framework gives better performance than other methods without sacrificing inference complexity, demonstrating the superiority of our framework.
C1 [Peng, Haipeng] Beijing Univ Posts & Telecommun, Informat Secur Ctr, State Key Lab Networking & Switching Technol, Beijing 100876, Peoples R China.
   Beijing Univ Posts & Telecommun, Natl Engn Lab Disaster Backup & Recovery, Beijing 100876, Peoples R China.
C3 Beijing University of Posts & Telecommunications; Beijing University of
   Posts & Telecommunications
RP Peng, HP (corresponding author), Beijing Univ Posts & Telecommun, Informat Secur Ctr, State Key Lab Networking & Switching Technol, Beijing 100876, Peoples R China.
EM penghaipeng@bupt.edu.cn
RI li, guo/KHU-1749-2024; wang, rong/KFQ-7187-2024; Lin, Wei/KFQ-5381-2024;
   Li, Fan/KBB-8931-2024; wei, wang/KHY-7669-2024
FU Key R&D Program of Shandong Province, China [2021CXGC010107]; National
   Natu-ral Science Foundation of China [62032002]; 111 Project [B21049]
FX <B>Acknowledgments</B> This work is partly supported by the Key R&D
   Program of Shandong Province, China (Grant No. 2021CXGC010107) , the
   National Natu-ral Science Foundation of China (Grant No. 62032002) , and
   the 111 Project (Grant No. B21049) .
CR Aljasem M, 2021, IEEE T INF FOREN SEC, V16, P3524, DOI 10.1109/TIFS.2021.3082303
   Baumann R, 2021, COMPUT SPEECH LANG, V65, DOI 10.1016/j.csl.2020.101132
   Cai RZ, 2022, IEEE T INF FOREN SEC, V17, P1201, DOI 10.1109/TIFS.2022.3158551
   Chen DF, 2020, AAAI CONF ARTIF INTE, V34, P3430
   Ge W., 2021, ASVSPOOF 2021 WORKSH
   Ge WY, 2021, INTERSPEECH, P4319, DOI 10.21437/Interspeech.2021-1187
   Georgiou M., 2023, The future of IoT development: Trends and predictions for 2023.
   Gou JP, 2021, INT J COMPUT VISION, V129, P1789, DOI 10.1007/s11263-021-01453-z
   Hinton G, 2015, Arxiv, DOI arXiv:1503.02531
   Hotelling H, 1933, J EDUC PSYCHOL, V24, P417, DOI 10.1037/h0071325
   Javed A, 2022, EXPERT SYST APPL, V198, DOI 10.1016/j.eswa.2022.116770
   Javed A, 2021, APPL ACOUST, V183, DOI 10.1016/j.apacoust.2021.108283
   JiaCheng Deng, 2022, DDAM '22: Proceedings of the 1st International Workshop on Deepfake Detection for Audio Multimedia, P3, DOI 10.1145/3552466.3556529
   Jung JW, 2022, INT CONF ACOUST SPEE, P6367, DOI 10.1109/ICASSP43922.2022.9747766
   Jung Y, 2020, INTERSPEECH, P1501, DOI 10.21437/Interspeech.2020-1025
   Kinnunen T., 2018, P SPEAK LANG REC WOR, P312
   Kinnunen T, 2017, INTERSPEECH, P2, DOI 10.21437/Interspeech.2017-1111
   Koh CY, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP 2021), P376, DOI 10.1109/ICASSP39728.2021.9414350
   Lan JH, 2022, J SYST ARCHITECT, V127, DOI 10.1016/j.sysarc.2022.102526
   Lavrentyeva G, 2019, INTERSPEECH, P1033, DOI 10.21437/Interspeech.2019-1768
   Li X, 2019, PROC CVPR IEEE, P510, DOI 10.1109/CVPR.2019.00060
   Li X, 2021, INTERSPEECH, P4314, DOI 10.21437/Interspeech.2021-2125
   Li X, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP 2021), P6354, DOI 10.1109/ICASSP39728.2021.9413828
   Li Z, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P11720, DOI 10.1109/ICCV48922.2021.01153
   Lin TY, 2017, PROC CVPR IEEE, P936, DOI 10.1109/CVPR.2017.106
   Liu G, 2020, INT CONF ACOUST SPEE, P6624, DOI [10.1109/ICASSP40776.2020.9054060, 10.1109/icassp40776.2020.9054060]
   Liu XC, 2023, IEEE-ACM T AUDIO SPE, V31, P2507, DOI 10.1109/TASLP.2023.3285283
   Lu MM, 2022, J SYST ARCHITECT, V128, DOI 10.1016/j.sysarc.2022.102562
   Luo AW, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP 2021), P6359, DOI 10.1109/ICASSP39728.2021.9414670
   Ma Y, 2023, J SYST ARCHITECT, V138, DOI 10.1016/j.sysarc.2023.102861
   Malik KM, 2020, IEEE J-STSP, V14, P982, DOI 10.1109/JSTSP.2020.2999828
   Martín-Doñas JM, 2022, INT CONF ACOUST SPEE, P9241, DOI 10.1109/ICASSP43922.2022.9747768
   PARZEN E, 1962, ANN MATH STAT, V33, P1065, DOI 10.1214/aoms/1177704472
   Perera P, 2019, IEEE T IMAGE PROCESS, V28, P5450, DOI 10.1109/TIP.2019.2917862
   Qiushan Guo, 2020, 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P11017, DOI 10.1109/CVPR42600.2020.01103
   Ren YQ, 2023, IEEE-ACM T AUDIO SPE, V31, P2461, DOI 10.1109/TASLP.2023.3288416
   ROSENBLATT M, 1956, ANN MATH STAT, V27, P832, DOI 10.1214/aoms/1177728190
   Sanchez J, 2015, IEEE T INF FOREN SEC, V10, P810, DOI 10.1109/TIFS.2015.2398812
   Sun XC, 2023, IEEE INTERNET THINGS, V10, P8257, DOI 10.1109/JIOT.2022.3230992
   Tak H, 2021, INTERSPEECH, P2356, DOI 10.21437/Interspeech.2021-993
   Tak H, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP 2021), P6369, DOI 10.1109/ICASSP39728.2021.9414234
   Tan C, 2022, INFORM SCIENCES, V583, P1, DOI 10.1016/j.ins.2021.10.043
   Todisco M, 2019, INTERSPEECH, P1008, DOI 10.21437/Interspeech.2019-2249
   van der Maaten L, 2008, J MACH LEARN RES, V9, P2579
   Wang L, 2022, IEEE T PATTERN ANAL, V44, P3048, DOI 10.1109/TPAMI.2021.3055564
   Wang X., 2022, P SPEAK LANG REC WOR, P100
   Wang X, 2020, COMPUT SPEECH LANG, V64, DOI [10.1016/j.csl.2020.101114, 10.1016/j.csi.2020.101114]
   Wang Z, 2022, PROC CVPR IEEE, P4113, DOI 10.1109/CVPR52688.2022.00409
   Wu MC, 2020, J SYST ARCHITECT, V103, DOI 10.1016/j.sysarc.2019.101695
   Wu ZZ, 2015, 16TH ANNUAL CONFERENCE OF THE INTERNATIONAL SPEECH COMMUNICATION ASSOCIATION (INTERSPEECH 2015), VOLS 1-5, P2037
   Xue JX, 2023, SPEECH COMMUN, V147, P41, DOI 10.1016/j.specom.2023.01.001
   Yadav AKS, 2023, Arxiv, DOI arXiv:2304.03323
   Yan J, 2019, INT CONF ACOUST SPEE, P755, DOI [10.1109/icassp.2019.8682376, 10.1109/ICASSP.2019.8682376]
   Yan YX, 2023, J SYST ARCHITECT, V136, DOI 10.1016/j.sysarc.2022.102818
   Yang CG, 2023, IEEE T PATTERN ANAL, V45, P10212, DOI 10.1109/TPAMI.2023.3257878
   Yang JC, 2021, IEEE-ACM T AUDIO SPE, V29, P1065, DOI 10.1109/TASLP.2021.3060810
   Zhang LF, 2019, IEEE I CONF COMP VIS, P3712, DOI 10.1109/ICCV.2019.00381
   Zhang Y, 2018, PROC CVPR IEEE, P4320, DOI 10.1109/CVPR.2018.00454
   Zhang Y, 2021, IEEE SIGNAL PROC LET, V28, P937, DOI 10.1109/LSP.2021.3076358
   Zhang YX, 2021, INTERSPEECH, P4279, DOI 10.21437/Interspeech.2021-1281
NR 60
TC 1
Z9 1
U1 6
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2023
VL 143
AR 102981
DI 10.1016/j.sysarc.2023.102981
EA SEP 2023
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA T3FV5
UT WOS:001076884200001
DA 2024-07-18
ER

PT J
AU Xu, Y
   Yao, CY
   Cui, J
   Zhong, H
AF Xu, Yan
   Yao, Chongyue
   Cui, Jie
   Zhong, Hong
TI LPPA-RCM: A lightweight privacy-preserving authentication scheme for
   road condition monitoring in fog-based VANETs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Fog-based VANETs; Road condition monitoring; Privacy-preserving
ID SECURE; EFFICIENT; PROTOCOL; SYSTEM
AB In vehicular ad-hoc networks (VANETs), vehicles can upload current road conditions to a traffic management agency (TMA) to improve traffic condition. However, road conditions submitted by different vehicles may be identical, which brings an extra workload on TMA. Filtering redundant road conditions is a possible solution, but road conditions are usually encrypted. It is time-consuming to filter ciphertext. This paper proposes a lightweight privacy-preserving authentication scheme for road condition monitoring (LPPA-RCM), which adopts a lightweight equality test method on ciphertexts. This method uses Lagrange interpolation to filter redundant road conditions. In addition, there is only one Lookup operation of the Cuckoo filter to determine redundant road condition, which is more efficient than comparing all stored messages one by one. Finally, security analysis demonstrates that LPPA-RCM satisfies the security requirements of VANETs. Besides, performance analysis demonstrates that LPPA-RCM is more efficient.
C1 [Xu, Yan; Yao, Chongyue; Cui, Jie; Zhong, Hong] Anhui Univ, Sch Comp Sci & Technol, Anhui Engn Lab IoT Secur Technol, Key Lab Intelligent Comp & Signal Proc,Minist Educ, Hefei 230039, Peoples R China.
C3 Anhui University
RP Zhong, H (corresponding author), Anhui Univ, Sch Comp Sci & Technol, Anhui Engn Lab IoT Secur Technol, Key Lab Intelligent Comp & Signal Proc,Minist Educ, Hefei 230039, Peoples R China.
EM zhongh@ahu.edu.cn
FU National Natural Science Founda-tion of China [61702005]; Key Natural
   Science Fund of the Department of Education of Anhui Province
   [KJ2021A0045]
FX The work was supported by the National Natural Science Founda-tion of
   China (No. 61702005) , the Key Natural Science Fund of the Department of
   Education of Anhui Province under Grant KJ2021A0045. The authors are
   very grateful to the anonymous referees for their detailed comments
   andsuggestions regarding this paper.
CR Agarwal Yash, 2018, International Journal of Transportation Science and Technology, V7, P60, DOI 10.1016/j.ijtst.2017.12.001
   Ali I, 2022, IEEE INTERNET THINGS, V9, P4435, DOI 10.1109/JIOT.2021.3104010
   Ali I, 2019, VEH COMMUN, V16, P45, DOI 10.1016/j.vehcom.2019.02.002
   [Anonymous], MULTIPRECISION INTEG
   Baruah B, 2021, COMPUT COMMUN, V174, P131, DOI 10.1016/j.comcom.2021.04.027
   Basudan S, 2017, IEEE INTERNET THINGS, V4, P772, DOI 10.1109/JIOT.2017.2666783
   Bellare M., 2006, CCS 2006, P390
   Bonomi Flavio., fog computing and its role in the internet of things
   Cui J, 2020, IEEE J SEL AREA COMM, V38, P1191, DOI 10.1109/JSAC.2020.2986617
   Cui J, 2019, IEEE T INTELL TRANSP, V20, P1621, DOI 10.1109/TITS.2018.2827460
   Cui J, 2017, IEEE T VEH TECHNOL, V66, P10283, DOI 10.1109/TVT.2017.2718101
   Eiza MH, 2016, IEEE T VEH TECHNOL, V65, P7868, DOI 10.1109/TVT.2016.2541862
   Fan B, 2014, PROCEEDINGS OF THE 2014 CONFERENCE ON EMERGING NETWORKING EXPERIMENTS AND TECHNOLOGIES (CONEXT'14), P75, DOI 10.1145/2674005.2674994
   GOLDREICH O, 1987, LECT NOTES COMPUT SC, V263, P171
   He DB, 2015, IEEE T INF FOREN SEC, V10, P2681, DOI 10.1109/TIFS.2015.2473820
   Horng SJ, 2013, IEEE T INF FOREN SEC, V8, P1860, DOI 10.1109/TIFS.2013.2277471
   Huang Q., 2019, IEEE CONF COMM NETW, P1, DOI DOI 10.1109/cns.2019.8802649
   Jiang SR, 2022, IEEE T DEPEND SECURE, V19, P2727, DOI 10.1109/TDSC.2021.3069944
   Li M, 2021, IEEE T SERV COMPUT, V14, P1902, DOI 10.1109/TSC.2019.2903060
   Liu Y, 2016, SOFT COMPUT, V20, P3335, DOI 10.1007/s00500-015-1737-y
   Lv SZ, 2022, IEEE T INTELL TRANSP, V23, P6633, DOI 10.1109/TITS.2021.3059638
   Ni JB, 2020, IEEE T DEPEND SECURE, V17, P581, DOI 10.1109/TDSC.2018.2791432
   Qu FZ, 2015, IEEE T INTELL TRANSP, V16, DOI 10.1109/TITS.2015.2439292
   Sharma Nishttha, 2022, 2022 14th International Conference on COMmunication Systems & NETworkS (COMSNETS), P464, DOI 10.1109/COMSNETS53615.2022.9668509
   Wang W, 2021, INT J NETW MANAG, V31, DOI 10.1002/nem.2096
   Wang YJ, 2019, IEEE T INF FOREN SEC, V14, P1779, DOI 10.1109/TIFS.2018.2885277
   Wei L, 2021, IEEE T INF FOREN SEC, V16, P1681, DOI 10.1109/TIFS.2020.3040876
   Xu Y, 2020, LECT NOTES COMPUT SC, V12385, P78, DOI 10.1007/978-3-030-59019-2_9
   Yang GM, 2010, LECT NOTES COMPUT SC, V5985, P119, DOI 10.1007/978-3-642-11925-5_9
   Yang YF, 2022, IEEE T INF FOREN SEC, V17, P317, DOI 10.1109/TIFS.2022.3140657
NR 30
TC 0
Z9 0
U1 2
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2023
VL 143
AR 102967
DI 10.1016/j.sysarc.2023.102967
EA SEP 2023
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S7ES8
UT WOS:001072769400001
DA 2024-07-18
ER

PT J
AU Foughali, M
   Hladik, PE
   Zuepke, A
AF Foughali, Mohammed
   Hladik, Pierre-Emmanuel
   Zuepke, Alexander
TI Compositional verification of embedded real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Formal methods; Real-time systems; Timed automata; Integer linear
   programming
ID FORMAL VERIFICATION; MODEL-CHECKING; SYNCHRONIZATION
AB In an embedded real-time system (ERTS), real-time tasks (software) are typically executed on a multicore shared-memory platform (hardware). The number of cores is usually small, contrasted with a larger number of complex tasks that share data to collaborate. Since most ERTSs are safety-critical, it is crucial to rigorously verify their software against various real-time requirements under the actual hardware constraints (concurrent access to data, number of cores). Both the real-time systems and the formal methods communities provide elegant techniques to realize such verification, which nevertheless face major challenges. For instance, model checking (formal methods) suffers from the state-space explosion problem, whereas schedulability analysis (real-time systems) is pessimistic and restricted to simple task models and schedulability properties. In this paper, we propose a scalable and generic approach to formally verify ERTSs. The core contribution is enabling, through joining the forces of both communities, compositional verification to tame the state-space size. To that end, we formalize a realistic ERTS model where tasks are complex with an arbitrary number of jobs and job segments, then show that compositional verification of such model is possible, using a hybrid approach (from both communities), under the state-of-the-art partitioned fixed-priority (P-FP) with limited preemption scheduling algorithm. The approach consists of the following steps, given the above ERTS model and scheduling algorithm. First, we compute fine-grained data sharing overheads for each job segment that reads or writes some data from the shared memory. Second, we generalize an algorithm that, aware of the data sharing overheads, computes an affinity (task-core allocation) guaranteeing the schedulability of hard-real-time (HRT) tasks. Third, we devise a timed automata (TA) model of the ERTS, that takes into account the affinity, the data sharing overheads and the scheduling algorithm, on which we demonstrate that various properties can be verified compositionally, i.e., on a subset of cores instead of the whole ERTS, therefore reducing the state-space size. In particular, we enable the scalable computation of tight worst-case response times (WCRTs) and other tight bounds separating events on different cores, thus overcoming the pessimism of schedulability analysis techniques. We fully automate our approach and show its benefits on three real-world complex ERTSs, namely two autonomous robots and an automotive case study from the WATERS 2017 industrial challenge.
C1 [Foughali, Mohammed] Univ Paris Cite, CNRS, IRIF, F-75013 Paris, France.
   [Hladik, Pierre-Emmanuel] Nantes Univ, CNRS, LS2N, F-44000 Nantes, France.
   [Zuepke, Alexander] Tech Univ Munich, D-85748 Garching, Germany.
C3 Centre National de la Recherche Scientifique (CNRS); Universite Paris
   Cite; Nantes Universite; Centre National de la Recherche Scientifique
   (CNRS); Technical University of Munich
RP Foughali, M (corresponding author), Univ Paris Cite, CNRS, IRIF, F-75013 Paris, France.
EM foughali@irif.fr
OI Foughali, Mohammed/0000-0002-5348-5465
FU ANR project MAVeriQ [ANR-20-CE25-0012]; joint ANR-JST project CyPhAI;
   Chair for Cyber-Physical Systems in Production Engineering at TUM;
   Alexander von Humboldt Foundation; Agence Nationale de la Recherche
   (ANR) [ANR-20-CE25-0012] Funding Source: Agence Nationale de la
   Recherche (ANR)
FX MF was supported by the ANR project MAVeriQ (ANR-20-CE25-0012) and the
   joint ANR-JST project CyPhAI. AZ was supported by the Chair for
   Cyber-Physical Systems in Production Engineering at TUM and the
   Alexander von Humboldt Foundation.
CR Abdellatif T., 2010, Proceedings of the tenth ACM international conference on Embedded software, P229
   Altmeyer S, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P129, DOI 10.1145/2834848.2834862
   Alur R., 1999, Computer Aided Verification. 11th International Conference, CAV'99. Proceedings (Lecture Notes in Computer Science Vol.1633), P8
   ALUR R, 1993, INFORM COMPUT, V104, P2, DOI 10.1006/inco.1993.1024
   Alur R, 2005, LECT NOTES COMPUT SC, V3576, P548
   Alur R., 1990, Proceedings. Fifth Annual IEEE Symposium on Logic in Computer Science (90CH2897-7), P414, DOI 10.1109/LICS.1990.113766
   ALUR R, 1992, LECT NOTES COMPUT SC, V600, P45, DOI 10.1007/BFb0031987
   Amnell T, 2003, LECT NOTES COMPUT SC, V2791, P60
   Bartocci Ezio, 2018, Lectures on Runtime. Verification Introductory and Advanced Topics. LNCS 10457, P1, DOI 10.1007/978-3-319-75632-5_1
   Baruah S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P119, DOI 10.1109/RTSS.2007.35
   Bedarkar K, 2022, REAL TIM SYST SYMP P, P197, DOI 10.1109/RTSS55097.2022.00026
   Ben-Rayana S, 2016, LECT NOTES COMPUT SC, V9636, P394, DOI 10.1007/978-3-662-49674-9_23
   Bengtsson J, 2004, LECT NOTES COMPUT SC, V3098, P87, DOI 10.1007/978-3-540-27755-2_3
   Bensalem S, 2008, LECT NOTES COMPUT SC, V5311, P64, DOI 10.1007/978-3-540-88387-6_7
   Bertogna M, 2010, IEEE T IND INFORM, V6, P579, DOI 10.1109/TII.2010.2049654
   Bowman H, 2001, INT FED INFO PROC, V69, P119
   Brandenburg B.B., 2022, HDB REAL TIME COMPUT, P347
   Brandenburg B.B., 2011, THESIS U N CAROLINA, DOI [10.17615/x1zq-v169, DOI 10.17615/X1ZQ-V169]
   Brandenburg BB, 2010, REAL-TIME SYST, V46, P25, DOI 10.1007/s11241-010-9097-2
   Buttazzo GC, 2011, HARD REAL-TIME COMPUTING SYSTEMS: PREDICTABLE SCHEDULING ALGORITHMS AND APPLICATIONS, THIRD EDITION, P1, DOI 10.1007/978-1-14614-0676-1
   Buttazzo GC, 2013, IEEE T IND INFORM, V9, P3, DOI 10.1109/TII.2012.2188805
   Cicirelli F, 2012, IEEE ACM DIS SIM, P57, DOI 10.1109/DS-RT.2012.16
   Clarke E. M., 1997, Foundations of Software Technology and Theoretical Computer Science. 17th Conference. Proceedings, P54, DOI 10.1007/BFb0058022
   Clarke EM., 2012, LASER Summer School on Software Engineering, P1, DOI [10.1007/978-3-642-35746-6, 10.1007/978-3-642-35746-6_1, DOI 10.1007/978-3-642-35746-6_1]
   Cortés LA, 2003, J SYST ARCHITECT, V49, P571, DOI 10.1016/S1383-7621(03)00096-1
   David Alexandre, 2012, International Journal on Software Tools for Technology Transfer, V14, P703, DOI 10.1007/s10009-012-0237-y
   Davis RI, 2008, REAL TIM SYST SYMP P, P407, DOI 10.1109/RTSS.2008.18
   Davis RI, 2018, REAL-TIME SYST, V54, P607, DOI 10.1007/s11241-017-9285-4
   Dechev Damian, 2010, Proceedings of the 2010 13th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC 2010). Volume I: Main Symposium, P185, DOI 10.1109/ISORC.2010.10
   Devi S., 2018, INT J ENG TECHNOLOGY, V7, P454, DOI 10.14419/ijet.v7i2.21.12465
   Erbsen A, 2021, PROCEEDINGS OF THE 42ND ACM SIGPLAN INTERNATIONAL CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '21), P604, DOI 10.1145/3453483.3454065
   Foughali M., 2019, SEMANTICS GENOM3 FRA
   Foughali M., 2020, PROC IEEE INT C EMBE, P1, DOI [10.1109/rtcsa50079.2020.9203687, DOI 10.1109/RTCSA50079.2020.9203687]
   Foughali M, 2022, FRONT ROBOT AI, V9, DOI 10.3389/frobt.2022.791757
   Foughali M, 2020, 2020 18TH ACM-IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR SYSTEM DESIGN (MEMOCODE), P69, DOI 10.1109/MEMOCODE51338.2020.9315156
   Foughali M, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101817
   Foughali M, 2017, INT CONF APPL CONCUR, P29, DOI 10.1109/ACSD.2017.10
   Foughali Mohammed, 2018, Formal Verification of the Functional Layer of Robotic and Autonomous Systems
   Giannopoulou G, 2012, EMSOFT '12: PROCEEDINGS OF THE TENTH AMC INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE 2012, P63
   Gobillot N, 2019, J INTELL ROBOT SYST, V96, P123, DOI 10.1007/s10846-018-0967-5
   Hamann Arne, 2017, INT WORKSHOP ANAL TO
   Hemminger S., 2002, FAST READER WRITER L
   HENZINGER TA, 1994, INFORM COMPUT, V111, P193, DOI 10.1006/inco.1994.1045
   HERLIHY M, 1991, ACM T PROGR LANG SYS, V13, P124, DOI 10.1145/114005.102808
   Jin Hyun Kim, 2015, Formal Methods for Industrial Critical Systems. 20th International Workshop, FMICS 2015. Proceedings: LNCS 9128, P47, DOI 10.1007/978-3-319-19458-5_4
   Karp R, 1972, COMPLEXITY COMPUTER, V40, P85, DOI 10.1007/978-3-540-68279-08
   Klotzbucher M., 2010, PROC INT WORKSHOP DY, V8
   Koopman P., 2014, Presentation
   KOPETZ H, 1993, REAL-TIME SYSTEMS SYMPOSIUM: PROCEEDINGS, P131, DOI 10.1109/REAL.1993.393507
   Lameter C., 2005, P GEL FED M
   Lampka K., 2009, P 7 ACM INT C EMBEDD, P107, DOI DOI 10.1145/1629335.1629351.9
   LAMPORT L, 1977, COMMUN ACM, V20, P806, DOI 10.1145/359863.359878
   Larsen K. G., 1997, International Journal on Software Tools for Technology Transfer, V1, P134, DOI 10.1007/s100090050010
   Legay A, 2010, LECT NOTES COMPUT SC, V6418, P122, DOI 10.1007/978-3-642-16612-9_11
   Lime D, 2009, REAL-TIME SYST, V41, P118, DOI 10.1007/s11241-008-9059-0
   Maida M., 2022, LEIBNIZ INT P INFORM, V231, DOI [10.4230/LIPIcs.ECRTS.2022.19, DOI 10.4230/LIPICS.ECRTS.2022.19]
   Mallet A, 2010, IEEE INT CONF ROBOT, P4627, DOI 10.1109/ROBOT.2010.5509539
   MCKENNEY P. E., 2021, arXiv
   MELLORCRUMMEY JM, 1991, ACM T COMPUT SYST, V9, P21, DOI 10.1145/103727.103729
   MELLORCRUMMEY JM, 1991, SIGPLAN NOTICES, V26, P106, DOI 10.1145/109626.109637
   Miyazawa A, 2017, IEEE INT C INT ROBOT, P3869, DOI 10.1109/IROS.2017.8206238
   Monot A., 2010, PROC EMBEDDED REAL T
   Monot A, 2012, IEEE T IND ELECTRON, V59, P3934, DOI 10.1109/TIE.2012.2185913
   Nasri M., 2019, PROC ECRTS, P21
   Nasri M, 2017, REAL TIM SYST SYMP P, P12, DOI 10.1109/RTSS.2017.00009
   NELDER JA, 1965, COMPUT J, V7, P308, DOI 10.1093/comjnl/7.4.308
   Nemitz CE, 2020, RTNS 2019: PROCEEDINGS OF THE 27TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2019), P187, DOI 10.1145/3356401.3356404
   Nogd S, 2020, REAL TIM SYST SYMP P, P115, DOI 10.1109/RTSS49844.2020.00021
   Ocon J., 2020, ADE AUTONOMOUS DECIS
   Pellizzoni R, 2010, DES AUT TEST EUROPE, P741
   Peres Florent, 2011, International Journal of Critical Computer-Based Systems, V2, P332, DOI 10.1504/IJCCBS.2011.042332
   Ramanathan P, 1999, IEEE T PARALL DISTR, V10, P549, DOI 10.1109/71.774906
   Ranjha S, 2022, IEEE REAL TIME, P121, DOI 10.1109/RTAS54340.2022.00018
   SIMPSON HR, 1990, IEE PROC-E, V137, P17, DOI 10.1049/ip-e.1990.0002
   Stigge M, 2011, IEEE REAL TIME, P71, DOI 10.1109/RTAS.2011.15
   Sun JH, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3477020
   Tipaldi M, 2015, J AEROSP INFORM SYST, V12, P235, DOI 10.2514/1.I010307
   Tripakis S., 1999, Formal Methods for Real-Time and Probabilistic Systems. 5th International AMAST Workshop, ARTS'99. Proceedings, P299
   Waszniowski L, 2008, REAL-TIME SYST, V38, P39, DOI 10.1007/s11241-007-9036-z
   Wieder A, 2013, REAL TIM SYST SYMP P, P45, DOI 10.1109/RTSS.2013.13
   Wieder A, 2013, INT SYM IND EMBED, P49, DOI 10.1109/SIES.2013.6601470
   Yalcinkaya B, 2019, DES AUT TEST EUROPE, P1228, DOI [10.23919/DATE.2019.8715111, 10.23919/date.2019.8715111]
NR 82
TC 2
Z9 2
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2023
VL 142
AR 102928
DI 10.1016/j.sysarc.2023.102928
EA JUL 2023
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA P6CB8
UT WOS:001051524300001
OA Green Submitted, hybrid
DA 2024-07-18
ER

PT J
AU Wang, HZ
   Li, LY
   Cui, YG
   Wang, N
   Shen, FK
   Wei, TQ
AF Wang, Haizhou
   Li, Liying
   Cui, Yangguang
   Wang, Nuo
   Shen, Fuke
   Wei, Tongquan
TI MBSNN: A multi-branch scalable neural network for resource-constrained
   IoT devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE IoT devices; Multi-branch scalable neural network (MBSNN); Training
   technique; Adaptive inference
AB Recent breakthroughs in artificial intelligence promote the development of deep neural networks (DNNs)-based intelligent applications in the Internet of Things (IoT). However, these powerful DNNs have considerable model parameters, computational complexity, and storage usage, which impose heavy costs on resource-constrained IoT devices and incur unendurable latency in smart applications. To overcome these challenges, numerous works aim to design lightweight DNNs, but existing works encounter two severe bottlenecks: one is the acute accuracy degradation when reducing model parameters, and the other is the failure to balance the accuracy and resource usage under dynamic workloads. In this paper, we investigate the problems of designing and deploying DNNs on resource-constrained IoT devices. Specifically, we first design a novel multi-branch scalable neural network (MBSNN) architecture, which features multiple subnets to provide optional intelligent services of different accuracy. Then, we propose a stepwise incremental training technique and a learning rate dual decay strategy that can efficiently train MBSNN and increase accuracy. Afterwards, we develop a threshold selection-based adaptive inference mechanism, which can wisely select thresholds for MBSNN to achieve optimal accuracy under given timing constraints. Extensive experiments show that compared to benchmarking methods, our MBSNN improves accuracy by up to 1.63%, reduces computational complexity by up to 32.7%, and decreases model parameters by up to 41.9%.
C1 [Wang, Haizhou; Cui, Yangguang; Wang, Nuo; Shen, Fuke; Wei, Tongquan] East China Normal Univ, Dept Comp Sci & Technol, Shanghai, Peoples R China.
   [Li, Liying] Nanjing Univ Sci & Technol, Dept Comp Sci & Engn, Nanjing, Peoples R China.
   [Wang, Haizhou; Cui, Yangguang; Wei, Tongquan] State Key Lab Math Engn & Adv Comp, Wuxi, Peoples R China.
C3 East China Normal University; Nanjing University of Science & Technology
RP Wei, TQ (corresponding author), East China Normal Univ, Dept Comp Sci & Technol, Shanghai, Peoples R China.; Wei, TQ (corresponding author), State Key Lab Math Engn & Adv Comp, Wuxi, Peoples R China.
EM tqwei@cs.ecnu.edu.cn
OI wei, tongquan/0000-0002-7421-1711
FU NSFC [62272169]; Shanghai Municipal Science and Technology Major Project
   [2021SHZDZX]; Shanghai Trusted Industry Internet Soft-ware Collaborative
   Innovation Center; Open Project Program of the State Key Laboratory of
   Mathematical Engineering and Advanced Computing
FX This work was partially supported by the NSFC under Grant No. 62272169,
   Shanghai Municipal Science and Technology Major Project under Grant No.
   2021SHZDZX, Shanghai Trusted Industry Internet Soft-ware Collaborative
   Innovation Center, and the Open Project Program of the State Key
   Laboratory of Mathematical Engineering and Advanced Computing.
CR [Anonymous], 2017, ARXIV171109485
   Cai Han, 2020, P INT C LEARN REPR
   Crankshaw D, 2017, PROCEEDINGS OF NSDI '17: 14TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P613
   Cui YG, 2022, IEEE T COMPUT AID D, V41, P2407, DOI 10.1109/TCAD.2021.3110743
   Dai HJ, 2019, J SYST ARCHITECT, V94, P14, DOI 10.1016/j.sysarc.2019.02.004
   Dai YM, 2021, IEEE WINT CONF APPL, P3559, DOI 10.1109/WACV48630.2021.00360
   Deng Y, 2021, IEEE T IND INFORM, V17, P7897, DOI 10.1109/TII.2021.3071405
   Graf, 2017, ARXIV160808710, P1, DOI DOI 10.48550/ARXIV.1608.08710
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He YH, 2018, LECT NOTES COMPUT SC, V11211, P815, DOI 10.1007/978-3-030-01234-2_48
   Hemmati M, 2019, DES AUT TEST EUROPE, P1034, DOI [10.23919/date.2019.8714818, 10.23919/DATE.2019.8714818]
   Howard A.G., 2017, MOBILENETS EFFICIENT, DOI DOI 10.48550/ARXIV.1704.04861
   Kuo CJ, 2017, J SYST ARCHITECT, V81, P44, DOI 10.1016/j.sysarc.2017.10.007
   LeMay M, 2020, INT CONF CLOUD ENG, P66, DOI 10.1109/IC2E48712.2020.00014
   Lin MB, 2020, PROCEEDINGS OF THE TWENTY-NINTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P673
   Lin S., 2022, SSRN Electronic Journal
   Mingxing Tan, 2020, 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P10778, DOI 10.1109/CVPR42600.2020.01079
   Neshatpour K, 2019, INT SYM QUAL ELECT, P265, DOI 10.1109/ISQED.2019.8697497
   Ogden SS, 2020, INT CONF CLOUD ENG, P28, DOI 10.1109/IC2E48712.2020.00010
   Peng YF, 2022, J SYST ARCHITECT, V126, DOI 10.1016/j.sysarc.2022.102505
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Tan MX, 2021, PR MACH LEARN RES, V139, P7102
   Tann H, 2018, Arxiv, DOI arXiv:1801.07353
   Tann H, 2016, 2016 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2968456.2968458
   Teerapittayanon S, 2017, INT CON DISTR COMP S, P328, DOI 10.1109/ICDCS.2017.226
   Teerapittayanon S, 2016, INT C PATT RECOG, P2464, DOI 10.1109/ICPR.2016.7900006
   Wang CJ, 2021, IEEE T IND INFORM, V17, P5511, DOI 10.1109/TII.2020.3007407
   Wang CD, 2021, J SYST ARCHITECT, V112, DOI 10.1016/j.sysarc.2020.101838
   Yang K, 2019, IEEE ACM T NETWORK, V27, P2043, DOI 10.1109/TNET.2019.2936939
   Yu J., 2019, INT C LEARNING REPRE, P1
   Yu JH, 2019, IEEE I CONF COMP VIS, P1803, DOI 10.1109/ICCV.2019.00189
   Zhang YN, 2020, IEEE T IND INFORM, V16, P7369, DOI 10.1109/TII.2020.2976053
   Zhu JZ, 2022, IEEE T IND INFORM, V18, P4555, DOI 10.1109/TII.2021.3124578
NR 34
TC 0
Z9 0
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2023
VL 142
AR 102931
DI 10.1016/j.sysarc.2023.102931
EA JUL 2023
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA O7OB9
UT WOS:001045649400001
DA 2024-07-18
ER

PT J
AU Liu, C
   Gao, LL
   Jiang, RB
   Guo, ZW
AF Liu, Chao
   Gao, Linlin
   Jiang, Ruobing
   Guo, Zhongwen
TI Acoustic-based 2-D target tracking with constrained intelligent edge
   device
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE 2-D target tracking; Acoustic sensing; HCI; Contactless interaction;
   Edge computing
AB Edge Computing has shown significant potential in the development of IoT. However, most existing constrained intelligent edge devices cannot provide sufficient resources for edge computing. Such as the existing acoustic 2-D tracking approaches for portable devices require at least two microphones, incapable for universal devices. In this paper, we propose NearTracker+, a contactless acoustic tracking system for the interaction between users and IoT devices, achieves 2-D target tracking with low-cost hardware (i.e., one speaker and one microphone) and lightweight computation. With the help of a nearby reflector, the additional valuable echoes from target are combined for positioning. However, the dynamic interferences from non-target echoes pose huge challenges for target echo extraction. NearTracker+ extracts and enhances these faint target echoes with novel signal processing methods and estimates the target's location accurately via a designed particle filter algorithm. All the above data processing is computed locally in a low-latency and high-privacy way. Extensive experiments show that our system achieves on average 1.36 cm error with edge computing for 2-D target tracking, which can satisfy universal edge devices and application scenarios.
C1 [Liu, Chao; Gao, Linlin; Jiang, Ruobing; Guo, Zhongwen] Ocean Univ China, Qingdao 266100, Peoples R China.
C3 Ocean University of China
RP Jiang, RB (corresponding author), Ocean Univ China, Qingdao 266100, Peoples R China.
EM liuchao@ouc.edu.cn; gaolinlin@stu.ouc.edu.cn; jrb@ouc.edu.cn;
   guozhw@ouc.edu.cn
RI Liu, Chao/ACV-7942-2022; jiang, ruobing/HNB-9979-2023
OI jiang, ruobing/0000-0003-1209-078X
FU National Key R&D Program of China [2020YFB1707700]; National Natural
   Science Foundation of China [61902367, 62172377, 41976185]; Hainan
   Provincial Natural Science Foundation of China [622MS099]; Hainan
   Provincial Joint Project of Sanya Yazhou Bay Science and Technology City
   [2021JJLH0060]
FX This research was supported by the National Key R&D Program of China No.
   2020YFB1707700, the National Natural Science Foundation of China Grant
   No. 61902367, 62172377 and 41976185, Hainan Provincial Natural Science
   Foundation of China No. 622MS099, and Hainan Provincial Joint Project of
   Sanya Yazhou Bay Science and Technology City No. 2021JJLH0060.
CR Agrawal S., 2011, Proceedings of the 9th International Conference on Mobile Systems, Applications, P15, DOI [10.1145/1999995.1999998, DOI 10.1145/1999995.1999998]
   Cai Chao, 2021, PROC ACM INTERACT MO, V5
   Chen JJ, 2019, INFORM SCIENCES, V495, P116, DOI 10.1016/j.ins.2019.04.056
   Cheng Haiming, 2021, IEEE INFOCOM 2021 IE, P1
   de Almeida IBF, 2020, IEEE GLOB COMM CONF, DOI 10.1109/GLOBECOM42002.2020.9348094
   Deselaers T, 2015, IEEE T HUM-MACH SYST, V45, P263, DOI 10.1109/THMS.2014.2365723
   Jing Y, 2019, SIGNAL PROCESS, V154, P375, DOI 10.1016/j.sigpro.2018.09.023
   Joshi K., 2015, 12 USENIX S NETW SYS, P189
   Kim D, 2012, UIST'12: PROCEEDINGS OF THE 25TH ANNUAL ACM SYMPOSIUM ON USER INTERFACE SOFTWARE AND TECHNOLOGY, P167
   Lien JM, 2016, ACM T GRAPHIC, V35, DOI [10.1145/2897824.2925953, 10.1145/9999997.9999999]
   Liu Chao, 2022, ICASSP 2022 - 2022 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), P46, DOI 10.1109/ICASSP43922.2022.9747100
   Liu C, 2021, IEEE INFOCOM SER, DOI 10.1109/INFOCOM42981.2021.9488768
   Lu L, 2019, IEEE INFOCOM SER, P775, DOI 10.1109/INFOCOM.2019.8737591
   Nandakumar R, 2016, 34TH ANNUAL CHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS, CHI 2016, P1515, DOI 10.1145/2858036.2858580
   POPOVIC BM, 1992, IEEE T INFORM THEORY, V38, P1406, DOI 10.1109/18.144727
   Shen YW, 2020, IEEE ACCESS, V8, P226445, DOI 10.1109/ACCESS.2020.3045610
   Sun K, 2018, MOBICOM'18: PROCEEDINGS OF THE 24TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P591, DOI 10.1145/3241539.3241568
   Sun L, 2015, MOBICOM '15: PROCEEDINGS OF THE 21ST ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P77, DOI 10.1145/2789168.2790129
   Tan S, 2019, CHI 2019: PROCEEDINGS OF THE 2019 CHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS, DOI 10.1145/3290605.3300766
   Tao J, 2019, IEEE COMMUN LETT, V23, P1862, DOI 10.1109/LCOMM.2019.2930700
   Tuthill J, 1999, IEEE T COMMUN, V47, P1466, DOI 10.1109/26.795813
   Wang PH, 2022, IEEE INFOCOM SER, P80, DOI 10.1109/INFOCOM48880.2022.9796906
   Wang W, 2016, MOBICOM'16: PROCEEDINGS OF THE 22ND ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P82, DOI 10.1145/2973750.2973764
   Wang YW, 2020, IEEE INFOCOM SER, P566, DOI [10.1109/infocom41043.2020.9155402, 10.1109/INFOCOM41043.2020.9155402]
   Wei T, 2015, MOBICOM '15: PROCEEDINGS OF THE 21ST ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P117, DOI 10.1145/2789168.2790113
   Wigdor D, 2007, UIST 2007: PROCEEDINGS OF THE 20TH ANNUAL ACM SYMPOSIUM ON USER INTERFACE SOFTWARE AND TECHNOLOGY, P269
   Yang X.-D., 2013, Proceedings of the 26th Annual ACM Symposium on User Interface Software and Technology, UIST '13, P291, DOI [DOI 10.1145/2501988.2502049, 10.1145/2501988.2502049]
   Yun SK, 2017, MOBISYS'17: PROCEEDINGS OF THE 15TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P15, DOI 10.1145/3081333.3081356
   Zheng TY, 2022, IEEE INFOCOM SER, P110, DOI 10.1109/INFOCOM48880.2022.9796731
   ZVEREV AI, 1968, IEEE T ACOUST SPEECH, VAU16, P422, DOI 10.1109/TAU.1968.1162003
NR 30
TC 1
Z9 1
U1 1
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2022
VL 131
AR 102696
DI 10.1016/j.sysarc.2022.102696
EA AUG 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4W9UR
UT WOS:000860500200005
DA 2024-07-18
ER

PT J
AU Sun, H
   Wang, Q
   Yue, YL
   Zhao, YH
   Fu, S
AF Sun, Hui
   Wang, Qiang
   Yue, Yin Liang
   Zhao, Yuhong
   Fu, Song
TI A storage computing architecture with multiple NDP devices for
   accelerating compaction performance in LSM-tree based KV stores
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Storage computing architecture; Near-data processing; Log-structured
   merge tree; Key-value store; Parallel computing; Load balancing;
   Batch-read schedule
AB In the era of big data, log-structured merge-tree (LSM-tree) based key-value stores (KV stores) have become an effective alternative to the traditional relational database owing to their high performance and scalability. KV stores are widely used to manage big unstructured data for data-intensive applications. A compaction operation is triggered to sort data and compact space, but this can degrade write performance, causing write amplification to increase. The compaction process results in extensive data movement and computation. Recently, near -data processing (NDP) models, which place computation close to data sources, aiming to reduce the cost of data movement between the device and the host, have been widely applied to optimize the performance of KV stores. The existing researches on NDP-based KV stores mainly focus on a single NDP-enabled storage device (NDP device for short). In this paper, we present a storage computing architecture with multiple NDP devices named MStore for accelerating compaction performance in LSM-tree based KV stores. MStore can achieve high performance owing to its storage and computing convergence. It employs a multi-column LSM-tree data layout based on key ranges. Compaction tasks on multiple NDP devices are performed in parallel, improving compaction performance. MStore increases the width of the LSM-tree level to reduce the depth, which reduces the execution time and write amplification of compaction. Following the data organization, we design load balancing mechanisms, including storage load balancing by key range adjustment and computation load balancing across compaction tasks. In addition, we develop a batch read interface and a greedy scheduling scheme for user I/Os. MStore aims to fully utilize the computing and I/O resources to boost the compaction performance in KV stores. Compared with single-device NDP systems (such as TStore), MStore with four NDP devices achieves 3.88x speedup under random-write DB_Bench. When running YCSB-C with a random-write workload, MStore is 4.32x faster than TStore. The performance of read and scan on MStore is improved by 2.23x and 2.18x, respectively, compared with TStore. These results have strong implications for the implementations of MStore, and their use as replacements for single NDP based KV stores.
C1 [Sun, Hui; Wang, Qiang] Anhui Univ, Jiu long Rd 111, Hefei 230601, Anhui, Peoples R China.
   [Yue, Yin Liang; Zhao, Yuhong] Chinese Acad Sci, Minzhuang Rd 89, Beijing 100093, Peoples R China.
   [Fu, Song] Univ North Texas, 1155 Union Cir, Denton, TX 76203 USA.
C3 Anhui University; Chinese Academy of Sciences; University of North Texas
   System; University of North Texas Denton
RP Yue, YL (corresponding author), Chinese Acad Sci, Minzhuang Rd 89, Beijing 100093, Peoples R China.
EM sunhui@ahu.edu.cn; wangqiang@ahu.edu.cn; yueyinliang@iie.ac.cn;
   zhaoyuhong@iie.ac.cn; Song.Fu@unt.edu
RI yue, yin/KGM-0300-2024; 赵, 赵玉红/GZA-8849-2022
FU National Natural Science Foundation of China [61702004, 62072001]; State
   Key Laboratory of Computer Architecture (ICT, CAS) [CARCH201915];
   Natural Science Research Projects at Higher Institutions in Anhui
   Province [KJ2017A015]; U.S. National Science Foundation [CNS-1563750,
   CNS-1852134, OAC-2017564, CNS-2037982]
FX This work is supported in part by National Natural Science Foundation of
   China, under Grants 61702004, 62072001, State Key Laboratory of Computer
   Architecture (ICT, CAS) under Grant No. CARCH201915, and Natural Science
   Research Projects at Higher Institutions in Anhui Province (KJ2017A015).
   SongFu's work is supported in part by the U.S. National Science
   Foundation under Grants CNS-1563750, CNS-1852134, OAC-2017564, and
   CNS-2037982
CR Adams I.F., 2019, 11 USENIX WORKSHOP H, P1
   Andersen DG, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P1
   Balmau O, 2017, 2017 USENIX ANNUAL TECHNICAL CONFERENCE (USENIX ATC '17), P363
   Borthakur Dhruba., 2014, RocksDB: A persistent key-value store
   Chang F, 2008, ACM T COMPUT SYST, V26, DOI 10.1145/1365815.1365816
   Chen WQ, 2018, CHINESE J CANCER RES, V30, P1, DOI 10.21147/j.issn.1000-9604.2018.01.01
   Chung C, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P939, DOI 10.1145/3297858.3304022
   Dabek F., 2001, Operating Systems Review, V35, P202, DOI 10.1145/502059.502054
   Fernandez I, 2020, PR IEEE COMP DESIGN, P120, DOI 10.1109/ICCD50377.2020.00035
   Ghemawat S., 2011, LevelDB
   GOKHALE M, 1995, COMPUTER, V28, P23, DOI 10.1109/2.375174
   Gu B, 2016, CONF PROC INT SYMP C, P153, DOI 10.1109/ISCA.2016.23
   Huang DX, 2020, PROC VLDB ENDOW, V13, P3072, DOI 10.14778/3415478.3415535
   Huang KC, 2021, PROC INT CONF DATA, P612, DOI 10.1109/ICDE51399.2021.00059
   Ji MW, 2000, USENIX ASSOCIATION PROCEEDINGS OF THE 4TH UNSENIX WINDOWS SYSTEMS SYMPOSIUM, P1
   Kang Y, 2013, IEEE S MASS STOR SYS
   Kari C, 2011, INT CON DISTR COMP S, P143, DOI 10.1109/ICDCS.2011.46
   Kubiatowicz J, 2000, ACM SIGPLAN NOTICES, V35, P190, DOI 10.1145/384264.379239
   Lakshman Avinash, 2010, Operating Systems Review, V44, P35, DOI 10.1145/1773912.1773922
   Lee LW, 2000, IEEE T COMPUT, V49, P127, DOI 10.1109/12.833109
   Liang SW, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P395
   Lim H, 2011, SOSP 11: PROCEEDINGS OF THE TWENTY-THIRD ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P1
   Liu L, 2013, FRONT COMPUT SCI-CHI, V7, P165, DOI 10.1007/s11704-013-3900-x
   Lu LY, 2017, ACM T STORAGE, V13, DOI 10.1145/3033273
   Maccormick John, 2009, ACM Transaction on Storage, V4, DOI 10.1145/1480439.1480440
   Marmol L., 2015, P USENIX ANN TECH C, P207
   Qingsong Wei, 2010, Proceedings of the 2010 IEEE International Conference on Cluster Computing (CLUSTER 2010), P188, DOI 10.1109/CLUSTER.2010.24
   Qu KY, 2016, INT CONF CLOUD COMPU, P337, DOI 10.1109/CCIS.2016.7790280
   Raju P, 2017, PROCEEDINGS OF THE TWENTY-SIXTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '17), P497, DOI 10.1145/3132747.3132765
   Ruan ZY, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P379
   Shvachko K, 2010, IEEE S MASS STOR SYS
   Sinha A, 2015, WWW'15 COMPANION: PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON WORLD WIDE WEB, P243, DOI 10.1145/2740908.2742839
   Sun HA, 2019, IEEE GLOB COMM CONF, DOI 10.1109/globecom38437.2019.9014278
   Sun H, 2018, Arxiv, DOI arXiv:1807.04151
   Sun H, 2018, IEEE ACCESS, V6, P61233, DOI 10.1109/ACCESS.2018.2873579
   Vin?on T., 2020, P 16 INT WORKSHOP DA, P11, DOI DOI 10.1145/3399666.3399934
   Vora MN, 2012, 2011 INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT), VOLS 1-4, P601
   Weber L, 2021, 2021 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), P136, DOI 10.1109/IPDPSW52791.2021.00028
   Xie W, 2017, INT PARALL DISTRIB P, P876, DOI 10.1109/IPDPS.2017.88
   Yang L, 2020, PROC VLDB ENDOW, V13, P1976, DOI 10.14778/3407790.3407803
   Yao T., 2017, P 33 INT C MASS STOR, p1?13
   Yao T, 2020, PROCEEDINGS OF THE 2020 USENIX ANNUAL TECHNICAL CONFERENCE, P17
   Yue YL, 2017, IEEE T PARALL DISTR, V28, P961, DOI 10.1109/TPDS.2016.2609912
   Zhang JC, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126545
   Zhang QC, 2016, IEEE T COMPUT, V65, P1351, DOI 10.1109/TC.2015.2470255
   Zigang Zhang, 2014, 2014 IEEE International Parallel & Distributed Processing Symposium (IPDPS), P777, DOI 10.1109/IPDPS.2014.85
NR 46
TC 0
Z9 0
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2022
VL 130
AR 102681
DI 10.1016/j.sysarc.2022.102681
EA AUG 2022
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3X4DR
UT WOS:000842993200002
OA hybrid
DA 2024-07-18
ER

PT J
AU Xiao, LL
   Zhu, HB
AF Xiao, Lili
   Zhu, Huibiao
TI UTP semantics for the MCA ARMv8 architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Relaxed memory model; MCA ARMv8 architecture; Unifying theories of
   programming (UTP); Trace semantics; Algebraic laws; Rewriting engine
   maude; Semantics linking theories
ID DENOTATIONAL SEMANTICS; OPERATIONAL SEMANTICS; ALGEBRAIC SEMANTICS;
   MODEL; LAWS
AB Hardware architectures like x86 and ARM provide relaxed memory models for efficiency reasons. The revised ARMv8 architecture is multi-copy atomic (MCA), which brings relaxed-memory effects through thread-local out-of-order, speculative execution and thread-local buffering. In this paper, we investigate the trace semantics for the MCA ARMv8 architecture, acting in the denotational semantics style based on Unifying Theories of Programming (UTP). In order to present all the valid execution results including reorderings of any program under ARMv8, a trace expressed as a sequence of snapshots is introduced, and it relies heavily on various dependencies among program statements. We also study the algebraic laws for MCA ARMv8, including a set of sequential and parallel expansion laws, which are implemented in the rewriting engine Maude. The concept of head normal form is explored for each program, and every program is described in the form of guarded choice which can model the execution of a program with reorderings. Therefore, the linearizability for ARMv8 is supported. Finally, we provide a strategy for deriving the trace semantics from the algebraic semantics. Using the strategy, the trace semantics for each program can be calculated.
C1 [Xiao, Lili; Zhu, Huibiao] East China Normal Univ, Shanghai Key Lab Trustworthy Comp, Shanghai, Peoples R China.
C3 East China Normal University
RP Zhu, HB (corresponding author), East China Normal Univ, Shanghai Key Lab Trustworthy Comp, Shanghai, Peoples R China.
EM lilixiao@stu.ecnu.edu.cn; hbzhu@sei.ecnu.edu.cn
OI Xiao, Lili/0000-0002-9006-6219
CR [Anonymous], 2011, Synthesis Lectures on Computer Architecture, DOI 10.2200/S00346ED1V01Y201104CAC016
   Batty M.J., 2015, THESIS U CAMBRIDGE U
   Bertot Yves, 2013, Interactive theorem proving and program development: Coq'Art: the calculus of inductive constructions
   Brookes S, 1996, INFORM COMPUT, V127, P145, DOI 10.1006/inco.1996.0056
   Cavalcanti A, 2013, FORM ASP COMPUT, V25, P37, DOI 10.1007/s00165-012-0253-4
   Clavel M, 2003, LECT NOTES COMPUT SC, V2706, P76
   Colvin R.J., 2018, CORR ABS181200996 AR
   Colvin RJ, 2018, LECT NOTES COMPUT SC, V10951, P240, DOI 10.1007/978-3-319-95582-7_14
   Coughlin N, 2021, LECT NOTES COMPUT SC, V13047, P292, DOI 10.1007/978-3-030-90870-6_16
   Demange D, 2013, ACM SIGPLAN NOTICES, V48, P329, DOI 10.1145/2480359.2429110
   Flur S, 2016, ACM SIGPLAN NOTICES, V51, P608, DOI 10.1145/2914770.2837615
   HE JF, 1993, INFORM PROCESS LETT, V45, P75, DOI 10.1016/0020-0190(93)90219-Y
   HOARE CAR, 1993, ACTA INFORM, V30, P701, DOI 10.1007/BF01191809
   HOARE CAR, 1978, COMMUN ACM, V21, P666, DOI 10.1145/359576.359585
   HOARE CAR, 1987, COMMUN ACM, V30, P672, DOI 10.1145/27651.27653
   Hoare CAR, 2000, FOUNDAT COMPUT, P77
   Hoare T., 1998, UNIFYING THEORIES PR
   Hoare T, 2016, J LOG ALGEBR METHODS, V85, P617, DOI 10.1016/j.jlamp.2015.09.012
   Hoare T, 2012, FORM ASP COMPUT, V24, P423, DOI 10.1007/s00165-012-0249-0
   Huet Gerard., 1997, COQ PROOF ASSISTANT, P178
   Kang J, 2017, ACM SIGPLAN NOTICES, V52, P175, DOI 10.1145/3093333.3009850
   Kavanagh R, 2018, ELECTRON NOTES THEOR, V336, P223, DOI 10.1016/j.entcs.2018.03.025
   Liang L, 2021, 2021 INTERNATIONAL SYMPOSIUM ON THEORETICAL ASPECTS OF SOFTWARE ENGINEERING (TASE 2021), P111, DOI 10.1109/TASE52547.2021.00026
   Liu P, 2013, IEEE INT C ENG COMP, P260, DOI 10.1109/ICECCS.2013.46
   Liu Y, 2018, INT J CONTROL, V91, P2250, DOI 10.1080/00207179.2017.1337933
   Mador-Haim Sela, 2012, Computer Aided Verification. Proceedings 24th International Conference, CAV 2012, P495, DOI 10.1007/978-3-642-31424-7_36
   Martí-Oliet N, 2002, THEOR COMPUT SCI, V285, P121, DOI 10.1016/S0304-3975(01)00357-7
   Marti-Oliet Narciso, 1990, ELECTRON NOTES THEOR, V4, P190, DOI DOI 10.1016/S1571
   Meseguer J, 2012, J LOGIC ALGEBR PROGR, V81, P721, DOI 10.1016/j.jlap.2012.06.003
   Owens S, 2009, LECT NOTES COMPUT SC, V5674, P391, DOI 10.1007/978-3-642-03359-9_27
   Plotkin GD, 2004, J LOGIC ALGEBR PROGR, V60-1, P17, DOI 10.1016/j.jlap.2004.03.002
   Pulte C, 2018, P ACM PROGRAM LANG, V2, DOI 10.1145/3158107
   Pulte Christopher, 2018, Ph. D. Dissertation, DOI [10.17863/CAM.39379, DOI 10.17863/CAM.39379]
   Sampaio A., 1997, AMAST SERIES COMPUTI, V4, DOI [10.1142/2870, DOI 10.1142/2870]
   Sewell P, 2010, COMMUN ACM, V53, P89, DOI 10.1145/1785414.1785443
   Sheng F, 2020, FORM ASP COMPUT, V32, P275, DOI 10.1007/s00165-020-00513-4
   Sheng F, 2019, ACM T SOFTW ENG METH, V28, DOI 10.1145/3295699
   Smith Graeme, 2019, Formal Methods - The Next 30 Years. Third World Congress, FM 2019. Proceedings. Lecture Notes in Computer Science (LNCS 11800), P539, DOI 10.1007/978-3-030-30942-8_32
   Smith G, 2020, FORM ASP COMPUT, V32, P1, DOI 10.1007/s00165-019-00499-8
   Stoy JosephE., 1981, Denotational Semantics: The Scott-Strachey Approach to Programming Language Theory
   van Staden S., 2012, LECT NOTES COMPUTER, V7681, P88, DOI [10.1007/978-3-642-35705, DOI 10.1007/978-3-642-35705]
   Winter K, 2019, SCI COMPUT PROGRAM, V184, DOI 10.1016/j.scico.2019.102308
   Winter K, 2018, PROCEEDINGS 2018 12TH INTERNATIONAL SYMPOSIUM ON THEORETICAL ASPECTS OF SOFTWARE ENGINEERING (TASE 2018), P100, DOI 10.1109/TASE.2018.00021
   Wright D, 2021, LECT NOTES COMPUT SC, V13047, P237, DOI 10.1007/978-3-030-90870-6_13
   Xiao L., 2021, LECT NOTES COMPUTER, V13071, P81, DOI [10.1007/978-3- 030- 91265-9_5, DOI 10.1007/978-3-030-91265-9_5]
   Xiao LL, 2021, J COMPUT SCI TECH-CH, V36, P1269, DOI 10.1007/s11390-021-1616-1
   Zhu H, 2015, FORM ASP COMPUT, V27, P133, DOI 10.1007/s00165-014-0309-8
   Zhu H., 2012, LECT NOTES COMPUTER, V7681, P164, DOI [10.1007/978- 3-642-35705- 3_8, DOI 10.1007/978-3-642-35705-3_8]
   Zhu HBA, 2008, INNOV SYST SOFTW ENG, V4, P341, DOI 10.1007/s11334-008-0069-9
   Zhu HB, 2012, J LOGIC ALGEBR PROGR, V81, P2, DOI 10.1016/j.jlap.2011.06.003
NR 50
TC 0
Z9 0
U1 3
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2022
VL 125
AR 102438
DI 10.1016/j.sysarc.2022.102438
EA MAR 2022
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2P7LR
UT WOS:000819918100004
DA 2024-07-18
ER

PT J
AU Xiang, XY
   Zhao, XW
AF Xiang, Xinyin
   Zhao, Xingwen
TI Blockchain-assisted searchable attribute-based encryption for e-health
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Blockchain; Searchable attribute-based encryption; Access control;
   e-health systems
AB The Internet of Things (IoT) is becoming increasingly popular for transmitting massive data in a network. With a limited supply of IoT devices, utilizing cloud storage is considered to be an optimal way of processing data. Although cloud computing provides an efficient means of data storage and secure sharing in resource-limited devices, it is still a challenge to enable end users to publish search queries and implement fine-grained access control over a ciphertext at the same time. Blockchain-assisted searchable attribute-based encryption (SABE) can achieve data confidentiality and fine-grained access control. In our work, we present blockchain-assisted SABE for e-health systems. Our framework not only combines the advantages of attribute-based encryption (ABE) and blockchain technology but also supports hidden policies. A rigorous security proof shows that our scheme can achieve the known security under a chosen keyword attack. An experiment indicates that the proposal is suitable for e-health systems.
C1 [Xiang, Xinyin] Xian Univ Finance & Econ, Sch Informat, Xian 710100, Shaanxi, Peoples R China.
   [Xiang, Xinyin] Xian Univ Finance & Econ, China Xian Inst Silk Rd Res, Xian 710100, Shaanxi, Peoples R China.
   [Zhao, Xingwen] Xidian Univ, Sch Cyber Engn, Xian 710071, Shaanxi, Peoples R China.
C3 Xi'an University of Finance & Economics; Xi'an University of Finance &
   Economics; Xidian University
RP Xiang, XY (corresponding author), Xian Univ Finance & Econ, Sch Informat, Xian 710100, Shaanxi, Peoples R China.
EM xxy@xaufe.edu.cn
FU Humanities and Social Sciences project of the Ministry of Education of
   China [20XJA870001]; Shaanxi Social Science Fund of China [2020F002];
   Shaanxi Public Science Literacy Program of China [2021PSL09]
FX Acknowledgments This work was funded by the Humanities and Social
   Sciences project of the Ministry of Education of China (No. 20XJA870001)
   , the Shaanxi Social Science Fund of China (No. 2020F002) , the Shaanxi
   Public Science Literacy Program of China (No. 2021PSL09) .
CR Agrawal S, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P665, DOI 10.1145/3133956.3134014
   Akinyele JA, 2013, J CRYPTOGR ENG, V3, P111, DOI 10.1007/s13389-013-0057-3
   Bethencourt J, 2007, P IEEE S SECUR PRIV, P321, DOI 10.1109/sp.2007.11
   Calkins H, 2017, J ARRYTHM, V33, P369, DOI 10.1016/j.joa.2017.08.001
   Chaudhari P, 2021, IEEE T CLOUD COMPUT, V9, P753, DOI 10.1109/TCC.2019.2892116
   Chen LX, 2019, FUTURE GENER COMP SY, V95, P420, DOI 10.1016/j.future.2019.01.018
   Cheung L, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P456
   Dorri Ali, 2017, 2017 IEEE/ACM Second International Conference on Internet-of-Things Design and Implementation (IoTDI), P173, DOI 10.1145/3054977.3055003
   Goyal V., 2006, P 2006 INT C PRIVACY, P1
   Lewko A, 2010, LECT NOTES COMPUT SC, V5978, P455, DOI 10.1007/978-3-642-11799-2_27
   Lewko A, 2010, LECT NOTES COMPUT SC, V6110, P62, DOI 10.1007/978-3-642-13190-5_4
   Li JG, 2022, IEEE T CLOUD COMPUT, V10, P762, DOI 10.1109/TCC.2020.2975184
   Li YP, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102006
   Liang Y., 2021, J SYST ARCHIT, V119, P1
   Liu SH, 2020, IEEE INTERNET THINGS, V7, P7851, DOI 10.1109/JIOT.2020.2993231
   Lynn B, 2006, PBC LIB, P1
   Miao YB, 2021, IEEE T DEPEND SECURE, V18, P1080, DOI 10.1109/TDSC.2019.2897675
   Miao Yu., 2016, proc.of IEEE Transportation Electrification Conference and Expo (ITEC), P1
   Mingwu Zhang, 2013, Information Security Practice and Experience. 9th International Conference, ISPEC 2013. Proceedings, P75, DOI 10.1007/978-3-642-38033-4_6
   Ning JT, 2018, IEEE T DEPEND SECURE, V15, P883, DOI 10.1109/TDSC.2016.2608343
   Niu J, 2020, IEEE INTERNET THINGS, V7, P1502, DOI 10.1109/JIOT.2019.2956322
   Ostrovsky R, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P195, DOI 10.1145/1315245.1315270
   Qin B, 2015, INT J INF SECUR, V14, P499, DOI 10.1007/s10207-014-0272-7
   Saha S., 2020, SpringerBriefs Appl. Sci. Technol., P1, DOI DOI 10.1007/978-3-030-20740-3_1
   Sahai A, 2005, LECT NOTES COMPUT SC, V3494, P457, DOI 10.1007/11426639_27
   Sun WH, 2014, IEEE INFOCOM SER, P226, DOI 10.1109/INFOCOM.2014.6847943
   Wang HJ, 2018, COMPUT J, V61, P1133, DOI 10.1093/comjnl/bxy031
   Wang Z, 2015, PROVABLE SECURITY
   Waters B, 2011, LECT NOTES COMPUT SC, V6571, P53, DOI 10.1007/978-3-642-19379-8_4
   Xiong H, 2019, IEEE SYST J, V13, P2739, DOI 10.1109/JSYST.2018.2865221
   Zhang AQ, 2018, J MED SYST, V42, DOI 10.1007/s10916-018-0995-5
   Zhang XJ, 2021, IEEE T CLOUD COMPUT, V9, P1362, DOI 10.1109/TCC.2019.2927219
   Zhang XJ, 2021, IEEE T DEPEND SECURE, V18, P1019, DOI 10.1109/TDSC.2019.2914117
   Zhang YH, 2017, INFORM SCIENCES, V379, P42, DOI 10.1016/j.ins.2016.04.015
   Zheng QJ, 2014, IEEE INFOCOM SER, P522, DOI 10.1109/INFOCOM.2014.6847976
NR 35
TC 27
Z9 28
U1 7
U2 54
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2022
VL 124
AR 102417
DI 10.1016/j.sysarc.2022.102417
EA FEB 2022
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 0N0YF
UT WOS:000782573200017
DA 2024-07-18
ER

PT J
AU Casini, D
   Pazzaglia, P
   Biondi, A
   Di Natale, M
AF Casini, Daniel
   Pazzaglia, Paolo
   Biondi, Alessandro
   Di Natale, Marco
TI Optimized partitioning and priority assignment of real-time applications
   on heterogeneous platforms with hardware acceleration
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Optimization; Predictability; Heterogeneous
   platforms; Hardware accelerators
ID TASKS; MODELS
AB Hardware accelerators, such as those based on GPUs and FPGAs, offer an excellent opportunity to efficiently parallelize functionalities. Recently, modern embedded platforms started being equipped with such accelerators, resulting in a compelling choice for emerging, highly computational intensive workloads, like those required by next-generation autonomous driving systems. Alongside the need for computational efficiency, such workloads are commonly characterized by real-time requirements, which need to be satisfied to guarantee the safe and correct behavior of the system. To this end, this paper proposes a holistic framework to help designers partition real-time applications on heterogeneous platforms with hardware accelerators. The proposed model is inspired by a realistic setup of an advanced driving assistance system presented in the WATERS 2019 Challenge by Bosch, further generalized to encompass a broader range of heterogeneous architectures. The resulting analysis is linearized and used to encode an optimization problem that jointly (i) guarantees timing constraints, (ii) finds a suitable task-to-core mapping, (iii) assigns a priority to each task, and (iv) selects which computations to accelerate, seeking for the most convenient trade-off between the smaller worst-case execution time provided by accelerators and synchronization and queuing delays.
C1 [Casini, Daniel; Biondi, Alessandro; Di Natale, Marco] Scuola Super Sant Anna, TeCIP Inst, Via G Moruzzi 1, I-56124 Pisa, PI, Italy.
   [Casini, Daniel; Biondi, Alessandro; Di Natale, Marco] Scuola Super Sant Anna, Dept Excellence Robot & AI, Via G Moruzzi 1, I-56124 Pisa, PI, Italy.
   [Pazzaglia, Paolo] Saarland Univ, Saarland Informat Campus E1-3, D-66123 Saarbrucken, Germany.
C3 Scuola Superiore Sant'Anna; Scuola Superiore Sant'Anna; Saarland
   University
RP Casini, D (corresponding author), Scuola Super Sant Anna, TeCIP Inst, Via G Moruzzi 1, I-56124 Pisa, PI, Italy.; Casini, D (corresponding author), Scuola Super Sant Anna, Dept Excellence Robot & AI, Via G Moruzzi 1, I-56124 Pisa, PI, Italy.
EM daniel.casini@santannapisa.it; pazzaglia@cs.uni-saarland.de;
   alessandro.biondi@santannapisa.it; marco.dinatale@santannapisa.it
RI Biondi, Alessandro/GSG-5989-2022; Biondi, Alessandro/KDO-0511-2024
OI Biondi, Alessandro/0000-0002-6625-9336; Pazzaglia,
   Paolo/0000-0003-0377-3327; Casini, Daniel/0000-0003-4719-3631
FU EU H2020 project AMPERE [871669]
FX Acknowledgments This work has been partially supported by the EU H2020
   project AMPERE under the grant agreement no. 871669.
CR Ali W, 2018, 30 EUR C REAL TIM SY
   Amert T., 2021, 2021 IEEE 24 INT S R
   Amert T, 2017, REAL TIM SYST SYMP P, P104, DOI 10.1109/RTSS.2017.00017
   Aromolo F., 2021, 2021 IEEE REAL TIM E
   Baruah SK, 2019, J SCHEDULING, V22, P195, DOI 10.1007/s10951-018-0593-x
   Baruah SK, 2016, PROC EUROMICR, P215, DOI 10.1109/ECRTS.2016.10
   Baruah SK, 2004, PROC INT CONF PARAL, P467
   Bateni S, 2020, IEEE REAL TIME, P310, DOI 10.1109/RTAS48715.2020.00007
   Biondi A., 2017, INT WORKSH AN TOOLS
   Biondi A, 2018, IEEE REAL TIME, P240, DOI 10.1109/RTAS.2018.00032
   Biondi A, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P1, DOI [10.1109/RTSS.2016.37, 10.1109/RTSS.2016.010]
   Buttazzo G, 2011, IEEE T IND INFORM, V7, P302, DOI 10.1109/TII.2011.2123902
   Capodieci N, 2018, REAL TIM SYST SYMP P, P119, DOI 10.1109/RTSS.2018.00021
   Capodieci N, 2017, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2017), P48, DOI 10.1145/3139258.3139270
   Casini D., 2019, PROC 10 INT WORKSHOP
   Casini D., 2019, P 31 EUR C REAL TIM, P1
   Casini D, 2021, IEEE REAL TIME, P306, DOI 10.1109/RTAS52030.2021.00032
   Casini D, 2020, SOFTWARE PRACT EXPER, V50, P1760, DOI 10.1002/spe.2840
   Casini D, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317771
   Casini D, 2018, REAL TIM SYST SYMP P, P421, DOI 10.1109/RTSS.2018.00056
   Cavicchioli R., 2019, 31 EUR C REAL TIM SY
   Chen H, 2011, J PARALLEL DISTR COM, V71, P132, DOI 10.1016/j.jpdc.2010.09.011
   Chen JJ, 2019, REAL-TIME SYST, V55, P144, DOI 10.1007/s11241-018-9316-9
   Chen JJ, 2016, PROC EUROMICR, P61, DOI 10.1109/ECRTS.2016.31
   Chen JJ, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON SMART COMPUTING (SMARTCOMP), P211
   Chen ZW, 2019, J COMPUT SCI TECH-CH, V34, P839, DOI 10.1007/s11390-019-1945-5
   Davare A, 2007, DES AUT CON, P278, DOI 10.1109/DAC.2007.375172
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Dong Z, 2018, IEEE REAL TIME, P164, DOI 10.1109/RTAS.2018.00026
   Dong Z, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P339, DOI [10.1109/RTSS.2016.040, 10.1109/RTSS.2016.14]
   Elliott GA, 2013, REAL TIM SYST SYMP P, P33, DOI 10.1109/RTSS.2013.12
   Fonseca J, 2016, INT SYM IND EMBED
   Forsberg B, 2017, DES AUT TEST EUROPE, P318, DOI 10.23919/DATE.2017.7927008
   Gracioli G, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2830555
   Gunzel M, 2020, IEEE T COMPUT AID D, V39, P4205, DOI 10.1109/TCAD.2020.3013095
   Guo ZS, 2019, IEEE REAL TIME, P156, DOI 10.1109/RTAS.2019.00021
   Hamann A., 2019, Waters industrial challenge
   Henzinger TA, 2003, IEEE CONTR SYST MAG, V23, P50, DOI 10.1109/MCS.2003.1172829
   Hottger R., 2015, P INT C PAR DISTR SY, V2, P888
   Huang WH, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P111, DOI [10.1109/RTSS.2016.020, 10.1109/RTSS.2016.8]
   Jeff Brian., 2012, DAC, P1143
   LEHOCZKY J, 1989, REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P166
   Li ZX, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101936
   Lipari G, 2020, IEEE T COMPUT
   Liu C, 2013, EUROMICRO, P271, DOI 10.1109/ECRTS.2013.36
   Liu C, 2010, IEEE INT CONF EMBED, P13, DOI 10.1109/RTCSA.2010.14
   Lowinski M., 2016, 2016 11 IEEE S IND E, P1
   Maiza C, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3323212
   Mascitti Agostino, 2020, ACM SIGBED Review, V17, P18, DOI 10.1145/3412821.3412824
   Mascitti A, 2021, J SYST SOFTWARE, V173, DOI 10.1016/j.jss.2020.110886
   Mascitti A, 2020, I SYM OBJ-OR R-T D C, P36, DOI 10.1109/ISORC49007.2020.00015
   Mittal S, 2015, ACM COMPUT SURV, V47, DOI 10.1145/2788396
   Nelissen G, 2015, EUROMICRO, P80, DOI 10.1109/ECRTS.2015.15
   Olmedo IS, 2020, IEEE REAL TIME, P213, DOI 10.1109/RTAS48715.2020.000-5
   Pagani M, 2017, 2017 30TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), P96, DOI 10.1109/SOCC.2017.8226015
   Pagani Marco, 2019, 31 EUR C REAL TIM SY
   Park M, 2014, IEEE T COMPUT, V63, P1309, DOI 10.1109/TC.2012.296
   Pazzaglia P., 2019, P INT C DES AUT TEST
   Pazzaglia P., 58 DES AUT C DAC, P2021
   Pazzaglia P, 2019, REAL TIM SYST SYMP P, P207, DOI 10.1109/RTSS46320.2019.00028
   Pfenning S., 2021, ARXIV PREPRINT ARXIV
   Poongothai M, 2014, IEICE ELECTRON EXPR, V11, DOI 10.1587/elex.11.20130975
   Restuccia F., 2020, 32 EUR C REAL TIM SY
   Restuccia F, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218652
   Restuccia F, 2020, ANN IEEE SYM FIELD P, P129, DOI 10.1109/FCCM48280.2020.00026
   Serrano M.A., 2018, Proceedings of the 55th Annual Design Automation Conference, P1
   Seyoum BB, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358202
   Umuroglu Y, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P65, DOI 10.1145/3020078.3021744
   Valente G., 2020, IEEE EMBEDD SYST LET, P1
   Wang HT, 2020, IEEE REAL TIME, P70, DOI 10.1109/RTAS48715.2020.00-16
   Wieder A, 2013, INT SYM IND EMBED, P49, DOI 10.1109/SIES.2013.6601470
   Wurst F, 2019, 2019 22ND EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P365, DOI 10.1109/DSD.2019.00060
   Zahaf HE, 2017, J SYST ARCHITECT, V74, P46, DOI 10.1016/j.sysarc.2017.01.002
NR 73
TC 10
Z9 10
U1 1
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2022
VL 124
AR 102416
DI 10.1016/j.sysarc.2022.102416
EA FEB 2022
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 0N0YF
UT WOS:000782573200012
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Guo, JW
   Wang, HY
   Liu, W
   Huang, GS
   Gui, JS
   Zhang, SB
AF Guo, Jiawei
   Wang, Haoyang
   Liu, Wei
   Huang, Guosheng
   Gui, Jinsong
   Zhang, Shaobo
TI A lightweight verifiable trust based data collection approach for
   sensor-cloud systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Sensor-cloud systems; Trustworthiness; Data collection; Mobile vehicles;
   Unmanned aerial vehicles
ID SMART CITY; EDGE; INTERNET; INTELLIGENCE; SCHEME; THINGS; AWARE
AB A Lightweight Verifiable Trust based Data Collection (LVT-DC) approach is proposed to obtain credible data for mobile vehicles network, in which, a large number of IoT devices are deployed in smart city, and Mobile Vehicles (MVs) collect data from IoT devices and report data to cloud to construct various applications. First, some IoT devices are selected as core-IoT device whose data more than others. Then, Unmanned Aerial Vehicles (UAV) delivers a short verification code to each core-IoT devices and collects its data, and it embeds verification code into the data when the MVs collect it in order for cloud to check. Last, a verifiable trust inference method is proposed which includes two types of trust calculations. (a) Direct trust: MVs If the reported data cannot recover the verification code or is inconsistent with the UAV collection result, reduce the trust of the MVs, (b) Trust inference: If the data of a non-core-IoT devices reported by a MVs is inconsistent with the trusted MVs, then reduce its trust. After a large number of experimental results, the LVT-DC approach can quickly and accurately identify the credibility of the data collector and ensure credible data collection.
C1 [Guo, Jiawei; Wang, Haoyang; Gui, Jinsong] Cent South Univ, Sch Comp Sci & Engn, Changsha 410083, Peoples R China.
   [Liu, Wei] Hunan Univ Chinese Med, Sch Informat, Changsha 410208, Peoples R China.
   [Huang, Guosheng] Hunan First Normal Univ, Sch Informat Sci & Engn, Changsha 410205, Peoples R China.
   [Zhang, Shaobo] Hunan Univ Sci & Technol, Sch Comp Sci & Engn, Xiangtan, Hunan, Peoples R China.
C3 Central South University; Hunan University of Chinese Medicine; Hunan
   First Normal University; Hunan University of Science & Technology
RP Liu, W (corresponding author), Hunan Univ Chinese Med, Sch Informat, Changsha 410208, Peoples R China.
EM weiliu@csu.edu.cn
RI Shaobo, Zhang/GZL-5342-2022; wang, haoyang/KQV-3096-2024
OI Shaobo, Zhang/0000-0001-7980-9651; Guo, Jiawei/0000-0002-1787-1780
FU National Natural Science Foundation of China [62072475, 61772554]
FX This work was supported in part by the National Natural Science
   Foundation of China (No. 62072475, No. 61772554).
CR Ahmadian S, 2019, J INF SCI, V45, P607, DOI 10.1177/0165551518808191
   [Anonymous], 2020, IEEE INTERNET THINGS
   Bonola M, 2016, AD HOC NETW, V43, P43, DOI 10.1016/j.adhoc.2016.02.002
   Cai ZP, 2020, IEEE T NETW SCI ENG, V7, P766, DOI 10.1109/TNSE.2018.2830307
   Deng XH, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101778
   Ge CP, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101728
   Ghosh AM, 2021, IEEE T IND INFORM, V17, P2191, DOI 10.1109/TII.2020.3008711
   Guo JL, 2022, IEEE T NETW SCI ENG, V9, P203, DOI 10.1109/TNSE.2021.3057881
   Huang CQ, 2021, PHYS COMMUN-AMST, V47, DOI 10.1016/j.phycom.2021.101320
   Huang SB, 2021, IEEE T NETW SCI ENG, V8, P2087, DOI 10.1109/TNSE.2020.3014455
   Huang SB, 2021, IEEE T NETW SCI ENG, V8, P347, DOI 10.1109/TNSE.2020.3038454
   Huang SB, 2021, ANN TELECOMMUN, V76, P559, DOI 10.1007/s12243-020-00798-9
   Kim YA, 2012, INFORM SCIENCES, V191, P128, DOI 10.1016/j.ins.2011.12.021
   Kumari S, 2020, INT J COMMUN SYST, V33, DOI 10.1002/dac.4194
   Li FF, 2021, IEEE ACCESS, V9, P18402, DOI 10.1109/ACCESS.2021.3054015
   Li T, 2021, INFORM SCIENCES, V545, P65, DOI 10.1016/j.ins.2020.07.052
   Li T, 2022, T EMERG TELECOMMUN T, V33, DOI 10.1002/ett.3956
   Liu X, 2020, J PARALLEL DISTR COM, V135, P140, DOI 10.1016/j.jpdc.2019.08.012
   Liu YX, 2020, COMPUT COMMUN, V161, P375, DOI 10.1016/j.comcom.2020.08.006
   Liu YX, 2020, FUTURE GENER COMP SY, V105, P932, DOI 10.1016/j.future.2017.05.029
   Luo J, 2019, J SYST ARCHITECT, V97, P34, DOI 10.1016/j.sysarc.2019.01.019
   Maisonneuve N, 2009, ENVIRON SCI ENG, P215, DOI 10.1007/978-3-540-88351-7_16
   Marr B., 2019, FORBES, P1
   Mo W, 2020, J CLOUD COMPUT-ADV S, V9, DOI 10.1186/s13677-020-00202-w
   Ouyang Y, 2021, COMPUT STAND INTER, V77, DOI 10.1016/j.csi.2021.103519
   Ouyang Y, 2021, IEEE T NETW SCI ENG, V8, P201, DOI 10.1109/TNSE.2020.3033938
   Piorkowski M, 2009, "CRAWDAD data set epfl/mobility (v. 2009-02-24)
   Rahman M, 2019, J SYST ARCHITECT, V97, P65, DOI 10.1016/j.sysarc.2018.11.002
   Ren YY, 2020, PEER PEER NETW APPL, V13, P2300, DOI 10.1007/s12083-020-00898-2
   Renuka K, 2019, J MED SYST, V43, DOI 10.1007/s10916-019-1251-3
   Sengupta J, 2021, IEEE T IND INFORM, V17, P2316, DOI 10.1109/TII.2020.2998105
   Shekhar S, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101710
   Singh J, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101782
   Taboga M., 2017, LECT PROBABILITY THE
   Teng HJ, 2021, FUTURE GENER COMP SY, V118, P310, DOI 10.1016/j.future.2021.01.032
   Thiagarajan A, 2009, SENSYS 09: PROCEEDINGS OF THE 7TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P85
   Nguyen TD, 2017, COMPUT J, V60, P1619, DOI 10.1093/comjnl/bxx026
   Wang T, 2021, IEEE T COMPUT, V70, P1285, DOI 10.1109/TC.2021.3060484
   Wang T, 2022, IEEE T NETW SCI ENG, V9, P2015, DOI 10.1109/TNSE.2021.3083263
   Wang T, 2021, INFORM FUSION, V75, P90, DOI 10.1016/j.inffus.2021.04.007
   Wang T, 2020, FUTURE GENER COMP SY, V109, P573, DOI 10.1016/j.future.2018.05.049
   Yu MY, 2022, IEEE INTERNET THINGS, V9, P5600, DOI 10.1109/JIOT.2020.3039828
   Zheng X, 2020, IEEE J SEL AREA COMM, V38, P968, DOI 10.1109/JSAC.2020.2980802
   Zhu SD, 2020, IEEE T IND INFORM, V16, P4196, DOI 10.1109/TII.2019.2941735
   Zhu SD, 2019, IEEE INTERNET THINGS, V6, P4614, DOI 10.1109/JIOT.2018.2872458
   Zhu XY, 2021, IEEE INTERNET THINGS, V8, P9763, DOI 10.1109/JIOT.2020.3040768
NR 46
TC 18
Z9 18
U1 3
U2 21
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2021
VL 119
AR 102219
DI 10.1016/j.sysarc.2021.102219
EA JUL 2021
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WD1PB
UT WOS:000704720500001
DA 2024-07-18
ER

PT J
AU Wang, WJ
   Zhu, MH
   Chi, XT
   Xu, HD
AF Wang, Wenjie
   Zhu, Minghua
   Chi, Xiaotong
   Xu, Huadong
TI S-CNN-ESystem: An end-to-end embedded CNN inference system with low
   hardware cost and hardware-software time-balancing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Field programmable logic gate arrays; Convolutional neural networks;
   Hardware-reusing; Heuristic hardware; software time-balancing; flow;
   Low-cost end-to-end embedded CNN inference; system
AB In recent years, a variety of dedicated hardware accelerators have been proposed using field programmable gate arrays (FPGAs) to accelerate convolutional neural networks (CNNs) on embedded platforms. However, the speed of dedicated hardware has always exceeded that of data acquisition/loading of software. Therefore, the hardware can stay idle due to a long wait for the software, which will lead to less benefits even when utilizing hardware acceleration. In this paper, a hardware-reusing strategy is proposed based on the structural characteristics of CNNs. Furthermore, a heuristic hardware/software time-balancing flow is introduced with the help of the hardware-reusing to narrow and even eliminate the imbalance of hardware-software time in the low-cost end-to-end embedded CNN inference system. On the premise that the system's time and accuracy requirements are met, the hardware speed is optimized in hardware design to achieve the hardware/software time-balancing. Based on these two strategies, an end-to-end embedded CNN inference system with low hardware cost and hardware/software time-balancing (S-CNN-ESystem) is suggested. Evaluations have been performed on the Zynq xc7z020-clg400-1 platform and LeNet-5, AlexNet and VGG-16 used to validate our solution. Compared with the accelerators implemented by the pure FPGA, the hardware-to-software time consuming ratio is much closer to 1:1.
C1 [Wang, Wenjie; Zhu, Minghua; Chi, Xiaotong; Xu, Huadong] East China Normal Univ, Software Hardware Codesign Technol & Applicat Eng, MOE, Shanghai, Peoples R China.
C3 East China Normal University
RP Zhu, MH (corresponding author), East China Normal Univ, Software Hardware Codesign Technol & Applicat Eng, MOE, Shanghai, Peoples R China.
EM 51184501054@stu.edu.ecnu.cn; mhzhu@sei.ecnu.edu.cn;
   51184501102@stu.edu.ecnu.cn; 51194501194@stu.edu.ecnu.cn
RI Zhu, Minghua/ABH-2671-2020
FU National Key Research and Development Program of China [2020YFB2104202]
FX This work is supported by the National Key Research and Development
   Program of China (2020YFB2104202).
CR Chen ATY, 2018, APPL INTELL, V48, P1288, DOI 10.1007/s10489-017-1007-z
   Chih Hsu Lien, 2020, J SYST ARCHIT, V111, P101831
   Crockett L.H., 2014, ZYNQ BOOK EMBEDDED P
   Denton E, 2014, ADV NEUR IN, V27
   Farabet C, 2009, I C FIELD PROG LOGIC, P32, DOI 10.1109/FPL.2009.5272559
   Gokhale V, 2014, IEEE COMPUT SOC CONF, P696, DOI 10.1109/CVPRW.2014.106
   Guo KY, 2018, IEEE T COMPUT AID D, V37, P35, DOI 10.1109/TCAD.2017.2705069
   Kästner F, 2018, IEEE SYM PARA DISTR, P154, DOI 10.1109/IPDPSW.2018.00031
   Liu ZQ, 2017, ACM T RECONFIG TECHN, V10, DOI 10.1145/3079758
   Ma YF, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P45, DOI 10.1145/3020078.3021736
   Peemen M, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P13, DOI 10.1109/ICCD.2013.6657019
   Qiu JT, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P26, DOI 10.1145/2847263.2847265
   Shawahna A, 2019, IEEE ACCESS, V7, P7823, DOI 10.1109/ACCESS.2018.2890150
   Shen YM, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P535, DOI 10.1145/3079856.3080221
   Venieris S. I., 2017, 2017 27 INT C FIELD
   Wang C, 2017, IEEE T COMPUT AID D, V36, P513, DOI 10.1109/TCAD.2016.2587683
   Wang YN, 2016, J KOREAN MATH SOC, V53, P1101, DOI 10.4134/JKMS.j150416
   Williams S, 2009, COMMUN ACM, V52, P65, DOI 10.1145/1498765.1498785
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
NR 19
TC 2
Z9 2
U1 1
U2 20
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102122
DI 10.1016/j.sysarc.2021.102122
EA APR 2021
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SD1RG
UT WOS:000651143900010
DA 2024-07-18
ER

PT J
AU Sudhakar, DVR
   Albers, K
   Slomka, F
AF Sudhakar, Deepak Vedha Raj
   Albers, Karsten
   Slomka, Frank
TI Generalized and Scalable Offset-Based Response Time Analysis of Fixed
   Priority Systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Modular performance analysis; Real-Time Calculus; Timing offsets;
   Arrival curves; Service curves
ID SCHEDULABILITY ANALYSIS; PERIODIC TASKS
AB Offset-based response time analysis techniques obtain tight worst-case response time (WCRT) bounds by accounting release time dependencies between tasks. The maximum response time variation of a task or a message (i.e., the difference between the worst-case and best-case response time) is used to compute the endto-end delays of distributed systems (Palencia and Harbour, 1998), (Tindell and Clark, 1994). Hence, the WCRT evaluation plays an important role in determining tight end-to-end delays of distributed systems. In real-time theory, there exist two approaches to compute the WCRT of a task: the classical response time analysis (RTA) approach and the modular performance analysis with the Real-Time Calculus (MPA-RTC). MPA-RTC has its roots in Network Calculus (NC). MPA-RTC offers more powerful abstraction than RTA based techniques and allows composition in terms of tasks, event streams, and resource sharing which makes it a strong candidate to analyze distributed systems (Wandeler, 2006), (Perathoner, 2011). However, one of the key limitations of the MPA-RTC is its inability to handle offset dependencies between tasks, whereas the classical RTA techniques can handle them. In this paper, we propose a method to consider offset dependencies between tasks using an MPA-RTC framework for a fixed priority scheduler in a uniprocessor system. Hence, our approach leverages the advantages of the expressive MPA-RTC framework model. We propose novel heuristics and approximation to reduce the inherent complexity of an offset-based RTA. We quantitatively evaluate the effectiveness of our approach to the state-of-the-art classical offset-based RTA techniques.
C1 [Sudhakar, Deepak Vedha Raj; Albers, Karsten] INCHRON AG, Neumuehle 24-26, Erlangen, Germany.
   [Slomka, Frank] Ulm Univ, Inst Embedded Syst Real Time Syst, Ulm, Germany.
C3 Ulm University
RP Sudhakar, DVR (corresponding author), INCHRON AG, Neumuehle 24-26, Erlangen, Germany.
EM deepak.sudhakar@inchron.com; karsten.albers@inchron.com;
   frank.slomka@uni-ulm.de
OI Sudhakar, Deepak Vedha Raj/0000-0002-3073-9784
FU European Union's Horizon 2020 oCPS (Optimization of Cyber-Physical
   Systems) Research and Innovation program [674875]; German Federal
   Ministry of Education and Research (BMBF) [01IS18057I]
FX This work was supported in part by the European Union's Horizon 2020
   oCPS (Optimization of Cyber-Physical Systems) Research and Innovation
   program under the grant agreement number 674875 and by the German
   Federal Ministry of Education and Research (BMBF) under the grant
   agreement number 01IS18057I.
CR [Anonymous], 2018, INCHRON TOOLSUITE
   [Anonymous], 2004, THESIS
   [Anonymous], 2011, THESIS
   Anssi S., 2012, P EMB REAL TIM SOFTW
   Audsley N., 1991, Optimal priority assignment and feasibility of static priority tasks with arbitrary start times
   Audsley NC, 1998, INFORM PROCESS LETT, V67, P65, DOI 10.1016/S0020-0190(98)00087-8
   Boudec J.Y.L.e., 2001, Network Calculus: A Theory of Deterministic Queuing Systems for the Internet
   Boyer M., 2012, P 20 INT C REAL TIM, P51
   Choquet-Geniet A, 2004, THEOR COMPUT SCI, V310, P117, DOI 10.1016/S0304-3975(03)00362-1
   Coutinho M, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P156, DOI 10.1109/ECRTS.2008.30
   Daigmorte H, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P35, DOI 10.1145/2997465.2997477
   Devillers R., 1999, Fundamenta Informaticae, V40, P199
   Goossens J., 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P54, DOI 10.1109/RTCSA.1999.811193
   Goossens J, 1997, REAL-TIME SYST, V13, P107, DOI 10.1023/A:1007980022314
   Grenier M., 2006, Proceedings of the 14th RTNS, P35
   Gresser K, 1993, P 5 EUR WORKSH REAL, P118
   Guan N, 2013, REAL TIM SYST SYMP P, P330, DOI 10.1109/RTSS.2013.40
   Henia R., 2006, 2006 Design, Automation and Test in Europe (IEEE Cat. No. 06EX1285C)
   Kramer A.H. Simon, 2015, 6 INT WORKSH AN TOOL
   LEHOCZKY JP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P201, DOI 10.1109/REAL.1990.128748
   LEUNG JYT, 1982, PERFORM EVALUATION, V2, P237, DOI 10.1016/0166-5316(82)90024-4
   LEUNG JYT, 1980, INFORM PROCESS LETT, V11, P115, DOI 10.1016/0020-0190(80)90123-4
   Li Xiaojie., 2010, 18 INT C GEOINFORMAT, P1, DOI [DOI 10.1109/WCNC.2010.5506649, 10.1109/GEOINFORMATICS.2010.5567483]
   Li XT, 2010, LECT NOTES COMPUT SC, V6415, P228, DOI 10.1007/978-3-642-16558-0_20
   Mäki-Turja J, 2005, EUROMICRO, P127, DOI 10.1109/ECRTS.2005.15
   Mubeen S., 2013, P 18 IEEE INT C EM T, P1
   Palencia JC, 1998, REAL TIM SYST SYMP P, P26, DOI 10.1109/REAL.1998.739728
   Palencia JC, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P3, DOI 10.1109/EMRTS.2003.1212721
   Pellizzoni R, 2005, REAL-TIME SYST, V30, P105, DOI 10.1007/s11241-005-0506-x
   Pollex V, 2010, IEEE INT CONF EMBED, P203, DOI 10.1109/RTCSA.2010.36
   Redell O, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P164, DOI 10.1109/RTTAS.2002.1137391
   Si L, 2009, 2009 INTERNATIONAL CONFERENCE ON NEW TRENDS IN INFORMATION AND SERVICE SCIENCE (NISS 2009), VOLS 1 AND 2, P400, DOI 10.1109/NISS.2009.35
   Sun J., 1996, BOUNDING END TO END
   TINDELL K, 1994, MICROPROC MICROPROG, V40, P117, DOI 10.1016/0165-6074(94)90080-9
   Tindell K.W., 1994, YCS221 U YORK DEP CO
   Traore K, 2006, 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P10, DOI 10.1109/RTCSA.2006.21
   Wandeler Ernesto, 2006, THESIS
   Yomsi P. M., 2012, Proceedings of the 2012 9th IEEE International Workshop on Factory Communication Systems (WFCS 2012), P43, DOI 10.1109/WFCS.2012.6242539
   Zhao LX, 2014, IEEE COMMUN LETT, V18, P1927, DOI 10.1109/LCOMM.2014.2358233
NR 39
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2021
VL 112
AR 101856
DI 10.1016/j.sysarc.2020.101856
EA JAN 2021
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PY7ID
UT WOS:000612214600005
OA hybrid
DA 2024-07-18
ER

PT J
AU Hassan, A
   Wang, Y
   Elhabob, R
   Eltayieb, N
   Li, FG
AF Hassan, Abdelrhman
   Wang, Yong
   Elhabob, Rashad
   Eltayieb, Nabeil
   Li, Fagen
TI An efficient certificateless public key encryption scheme with
   authorized equality test in healthcare environments
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Certificateless; Equality test; Flexible authorization; Healthcare
   environments
ID IDENTITY-BASED ENCRYPTION; AUTHENTICATION APPROACH
AB The challenges confronting the privacy of outsourcing medical data have become a significant concern for patients and healthcare providers. The encryption of this sensitive data before outsourcing to the healthcare server present an effective solution for protection. However, searching on different ciphertexts while protecting the privacy of data remains a research challenge. Indeed, most of the existing schemes are inefficient, particularly for deployment on mobile devices due to limited resources (e.g. computing power, battery lifetime, and storage capacity). In this paper, we propose a CertificateLess Public-Key Encryption with Authorized Equality Test (CLPKE-AET) scheme. With the CLPKE-AET scheme, an authorized cloud server is permitted to check the equivalence of two different ciphertexts consisting of the same messages. Moreover, We provide four types of authorizations, base on which an authorized user can directly search on different user's ciphertext using different methods while enhancing the privacy of the user's data. We present our construction from bilinear pairing and demonstrate its security under modified Bilinear Diffie-Hellman (mBDHI) assumption in the Random Oracle Model (ROM). Finally, compared with other's similar schemes, the performance analysis shows that our CLPKE-AET scheme is practical and more suitable for healthcare environments.
C1 [Hassan, Abdelrhman; Wang, Yong; Eltayieb, Nabeil; Li, Fagen] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
   [Elhabob, Rashad] Univ Elect Sci & Technol China, Sch Informat & Software Engn, Chengdu 610054, Peoples R China.
C3 University of Electronic Science & Technology of China; University of
   Electronic Science & Technology of China
RP Wang, Y (corresponding author), Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
EM cla@uestc.edu.cn
RI Elhabob, Rashad/GWC-0135-2022; Hassan, Abdelrhman/ITU-1829-2023
OI Hassan, Abdelrhman/0000-0003-4080-2668; Eltayieb,
   Nabeil/0000-0003-0189-4352; Wake Hundera, Negalign/0000-0003-2294-9279
FU National Key Research and Development Program of China [4702]
FX This work is supported by the National Key Research and Development
   Program of China (Grant No. 4702).
CR Al-Riyami SS, 2003, LECT NOTES COMPUT SC, V2894, P452
   Ali I, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101636
   [Anonymous], 2013, INT J NETWORK SECURI
   [Anonymous], 2006, PAIRING BASED CRYPTO
   Blum M., 1982, Digest of Papers Spring COMPCON 82. High Technology in the Information Industry, P133, DOI 10.1145/1008908.1008911
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P506
   Chen LQ, 2005, LECT NOTES COMPUT SC, V3796, P442
   Elhabob R., 2018, P 18 INT C EL BUS IC
   Elhabob R, 2019, J AMBIENT INTELL HUM, P1
   Elhabob R., 2019, IEEE ACCESS
   Elhabob R., 2019, CLUSTER COMPUT, P1
   Elhabob R, 2020, WIRELESS PERS COMMUN, V113, P313, DOI 10.1007/s11277-020-07190-9
   Elhabob R, 2019, KSII T INTERNET INF, V13, P4742, DOI 10.3837/tiis.2019.09.023
   Eltayieb N, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101653
   Eltayieb N, 2019, J SYST ARCHITECT, V98, P165, DOI 10.1016/j.sysarc.2019.07.005
   Hamza R, 2018, IEEE ACCESS, V6, P60160, DOI 10.1109/ACCESS.2017.2762405
   Hassan A, 2018, J AMB INTEL HUM COMP, V9, P1713, DOI 10.1007/s12652-017-0622-1
   Huang KB, 2015, COMPUT J, V58, P2686, DOI 10.1093/comjnl/bxv025
   Li HB, 2019, IEEE ACCESS, V7, P25409, DOI 10.1109/ACCESS.2019.2899680
   Long QX, 2020, NAT MED, V26, P845, DOI 10.1038/s41591-020-0897-1
   Ma S, 2016, INFORM SCIENCES, V328, P389, DOI 10.1016/j.ins.2015.08.053
   Ma S, 2015, COMPUT J, V58, P986, DOI 10.1093/comjnl/bxu026
   Ma S, 2015, IEEE T INF FOREN SEC, V10, P458, DOI 10.1109/TIFS.2014.2378592
   Qu HP, 2018, INFORM SCIENCES, V462, P76, DOI 10.1016/j.ins.2018.06.025
   Shen H, 2019, J SYST ARCHITECT, V97, P130, DOI 10.1016/j.sysarc.2019.01.005
   Sittig DF, 2002, INT J MED INFORM, V65, P1, DOI 10.1016/S1386-5056(01)00215-5
   Song DXD, 2000, P IEEE S SECUR PRIV, P44, DOI 10.1109/SECPRI.2000.848445
   Tang Q, 2012, SECUR COMMUN NETW, V5, P1351, DOI 10.1002/sec.418
   Tang Q, 2011, LECT NOTES COMPUT SC, V6812, P389, DOI 10.1007/978-3-642-22497-3_25
   Wang Y, 2018, COMM COM INF SC, V879, P256, DOI 10.1007/978-981-13-3095-7_20
   Wang Y, 2019, J INF SECUR APPL, V49, DOI 10.1016/j.jisa.2019.102399
   Wang Y, 2019, J INF SECUR APPL, V47, P284, DOI 10.1016/j.jisa.2019.05.016
   Wu LB, 2017, FUTURE GENER COMP SY, V73, P22, DOI 10.1016/j.future.2017.03.007
   Xu P, 2013, IEEE T COMPUT, V62, P2266, DOI 10.1109/TC.2012.215
   Yan KG, 2019, J SYST ARCHITECT, V98, P126, DOI 10.1016/j.sysarc.2019.07.004
   Yang B, 2010, MODELLING SIMULATION, P119
   Zhou XG, 2018, IEEE ACCESS, V6, P14827, DOI 10.1109/ACCESS.2018.2810243
NR 37
TC 29
Z9 29
U1 4
U2 24
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2020
VL 109
AR 101776
DI 10.1016/j.sysarc.2020.101776
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OA2QK
UT WOS:000577636500010
DA 2024-07-18
ER

PT J
AU Ling, M
   Ge, JC
   Wang, GM
AF Ling, Ming
   Ge, Jiancong
   Wang, Guangmin
TI Fast modeling L2 cache reuse distance histograms using combined locality
   information from software traces
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Analytical model; Reuse distance histogram; Stack distance histogram;
   Multi-level caches
AB To mitigate the performance gap between CPU and the main memory, multi-level cache architectures are widely used in modern processors. Therefore, modeling the behaviors of the downstream caches becomes a critical part of the processor performance evaluation in the early stage of Design Space Exploration (DSE). In this paper, we propose a fast and accurate L2 cache reuse distance histogram model, which can be used to predict the behaviors of the multi-level cache architectures where the L1 cache uses the LRU replacement policy and the L2 cache uses LRU/Random replacement policies. We use the profiled L1 reuse distance histogram and two newly proposed metrics, namely the RST table and the Hit-RDH, that describing more detailed information of the software traces as the inputs. For a given L1 cache configuration, the profiling results can be reused for different configurations of the L2 cache. The output of our model is the L2 cache reuse distance histogram, based on which the L2 cache miss rates can be evaluated. We compare the L2 cache miss rates with the results from gem5 cycle-accurate simulations of 15 benchmarks chosen from SPEC CPU 2006 and 9 benchmarks from SPEC CPU 2017. The average absolute error is less than 5%, while the evaluation time for each L2 configuration can be sped up almost 30 x for four L2 cache candidates.
C1 [Ling, Ming; Ge, Jiancong; Wang, Guangmin] Southeast Univ, Natl ASIC Syst Engn Technol Res Ctr, Nanjing, Peoples R China.
C3 Southeast University - China
RP Ling, M (corresponding author), Southeast Univ, Natl ASIC Syst Engn Technol Res Ctr, Nanjing, Peoples R China.
EM trio@seu.edu.cn; gejiancong@seu.edu.cn; wangguangmin@seu.edu.cn
RI Ling, Ming/AAN-9023-2021
FU Provincial Natural Science Foundation of Jiangsu Province [BK20181141];
   National Natural Science Foundation of China [61974024]
FX This work was supported by the Provincial Natural Science Foundation of
   Jiangsu Province under grant no. BK20181141 and the National Natural
   Science Foundation of China under grant 61974024
CR Almasi George., 2002, Proceedings of the ACM SIGPLAN Workshop on Memory System Performance, P37
   Berg E, 2004, INT SYM PERFORM ANAL, P20, DOI 10.1109/ISPASS.2004.1291352
   Beyls K., 2001, Proceedings of the IASTED Conference on Parallel and Distributed Computing and systems, V14, P350
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   Ding C, 2003, ACM SIGPLAN NOTICES, V38, P245, DOI 10.1145/780822.781159
   Eklov D, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P551, DOI 10.1145/1854273.1854347
   Eklov D, 2010, INT SYM PERFORM ANAL, P55, DOI 10.1109/ISPASS.2010.5452069
   Ge JC, 2019, INT SYM PERFORM ANAL, P145, DOI 10.1109/ISPASS.2019.00025
   Ji K., 2018, 2018 INT C COMP SCI
   Ji KC, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3233182
   Ji KC, 2017, MICROPROCESS MICROSY, V50, P66, DOI 10.1016/j.micpro.2017.02.005
   Ji KC, 2017, MICROPROCESS MICROSY, V55, P55, DOI 10.1016/j.micpro.2017.10.001
   Manikantan R, 2011, INT S HIGH PERF COMP, P243, DOI 10.1109/HPCA.2011.5749733
   Pan XY, 2015, INT SYM PERFORM ANAL, P62, DOI 10.1109/ISPASS.2015.7095785
   Sabarimuthu JM, 2019, IEEE T PARALL DISTR, V30, P1704, DOI 10.1109/TPDS.2019.2896633
   Sabarimuthu JM, 2018, IEEE T COMPUT, V67, P9, DOI 10.1109/TC.2017.2723878
   Shen S, 2018, J SYST ARCHITECT, V90, P85, DOI 10.1016/j.sysarc.2018.09.001
   Wang QS, 2019, INT S HIGH PERF COMP, P440, DOI 10.1109/HPCA.2019.00056
   Zhong YT, 2009, ACM T PROGR LANG SYS, V31, DOI 10.1145/1552309.1552310
NR 20
TC 4
Z9 4
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2020
VL 108
AR 101745
DI 10.1016/j.sysarc.2020.101745
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NO2QF
UT WOS:000569328400005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Liu, YQ
   Li, Y
   Qi, ZW
   Guan, HB
AF Liu, Yanqiang
   Li, Yao
   Qi, Zhengwei
   Guan, Haibing
TI A scala based framework for developing acceleration systems with FPGAs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE FPGA; DSL; EDA; Scala
AB Field-Programmable Gate Arrays (FPGAs) in heterogeneous computing have been attracting more and more attention. Development of acceleration systems based on FPGAs involves the cooperation of both hardware and software developers. However, although most hardware acceleration systems are motivated by software developers, software developers are difficult to participant in the system building because of the steep learning curve of the hardware concept and design tools. Moreover, due to the complexity of hardware-software integration in traditional ways, end-to-end performance is hard to evaluate before trivial engineering effort. To address these concerns, we propose an open-source Domain-Specific Language (DSL) based framework called VeriScala(1) to support hardware defining in a high-level language, programmatical testing, and rapid acceleration system deploying. By adopting DSL embedded in Scala language, we introduce modern software development concepts into hardware design and provide a familiar environment to software developers. And by building a stack of middle layers from hardware to software, we provide reduced hardware abstraction and communication interface to facilitate both software and hardware development and system deployment. Through the evaluation of some basic components and real-world demos, we show that VeriScala provides a practical approach to rapid prototyping of hardware acceleration systems.
C1 [Liu, Yanqiang; Li, Yao; Qi, Zhengwei; Guan, Haibing] Shanghai Jiao Tong Univ, Sch Elect Informat & Elect Engn, Shanghai, Peoples R China.
C3 Shanghai Jiao Tong University
RP Qi, ZW (corresponding author), Shanghai Jiao Tong Univ, Sch Elect Informat & Elect Engn, Shanghai, Peoples R China.
EM qizhwei@sjtu.edu.cn
RI Li, Yao/GXW-0420-2022; guan, haibing/G-8142-2011
OI guan, haibing/0000-0002-4714-7400; Li, Yao/0000-0001-8720-883X
FU National Key Research & Development Program of China [2016YFB1000502];
   National NSF of China [61672344, 61525204, 61732010]; Shanghai Key
   Laboratory of Scalable Computing and Systems
FX This work was supported in part by National Key Research & Development
   Program of China (No. 2016YFB1000502), National NSF of China (NO.
   61672344, 61525204, 61732010), and Shanghai Key Laboratory of Scalable
   Computing and Systems.
CR [Anonymous], 2009, PROC VLDB ENDOW
   [Anonymous], WHATS NEW VERILOG 20
   [Anonymous], 17 IEEE INT C EL CIR
   [Anonymous], 2016, P 49 ANN IEEE ACM IN
   Bachrach J, 2012, DES AUT CON, P1212
   Boujelben O, 2018, J SYST ARCHITECT, V88, P54, DOI 10.1016/j.sysarc.2018.05.010
   Canis A, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P33
   Chen DM, 2006, FOUND TRENDS ELECTRO, V1, P195, DOI 10.1561/1000000003
   Chen Y, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P73, DOI 10.1145/3289602.3293915
   Cook WR, 2009, ACM SIGPLAN NOTICES, V44, P557, DOI 10.1145/1639949.1640133
   Coussy P, 2009, IEEE DES TEST COMPUT, V26, P8, DOI 10.1109/MDT.2009.69
   Dehnavi M, 2017, J SYST ARCHITECT, V81, P32, DOI 10.1016/j.sysarc.2017.10.002
   Dennl C, 2012, ANN IEEE SYM FIELD P, P45, DOI 10.1109/FCCM.2012.18
   Flynn MJ, 2005, PR IEEE COMP DESIGN, P239, DOI 10.1109/ICCD.2005.118
   FRANKE DW, 1991, 13TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, P344, DOI 10.1109/ICSE.1991.130661
   Gajski Daniel D, 2012, High-level synthesis: introduction to chip and system design
   George Nithin, 2014, 24th International Conference on Field Programmable Logic and Applications (FPL), P1, DOI [10.1109/FPL.2014.6927454, DOI 10.1109/FPL.2014.6927454]
   Guidi G, 2016, IEEE SYM PARA DISTR, P247, DOI 10.1109/IPDPSW.2016.171
   Gupta PK., 2016, 26 INT C FIELD PROGR
   Harris D., 2010, DIGITAL DESIGN COMPU
   Jaic K., 2015, P 2015 ACM SIGDA INT, P28, DOI [10.1145/2684746.2689092, DOI 10.1145/2684746.2689092]
   Lai YH, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P242, DOI 10.1145/3289602.3293910
   Lam H, 2018, PROCEEDINGS 2018 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), P559, DOI 10.1109/HPCS.2018.00094
   Li YB, 2000, IEEE T VLSI SYST, V8, P1, DOI 10.1109/92.820756
   Meloni P, 2017, J SYST ARCHITECT, V76, P89, DOI 10.1016/j.sysarc.2016.11.005
   Najem M, 2017, J SYST ARCHITECT, V78, P1, DOI 10.1016/j.sysarc.2017.06.001
   Owaida M, 2017, ANN IEEE SYM FIELD P, P211, DOI 10.1109/FCCM.2017.37
   Pagliari DJ, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P475, DOI 10.1109/ICCD.2015.7357152
   Reichenbach M, 2017, J SYST ARCHITECT, V76, P76, DOI 10.1016/j.sysarc.2016.11.004
   Rich DL, 2003, IEEE DES TEST COMPUT, V20, P82, DOI 10.1109/MDT.2003.1214355
   Rompf T, 2011, ACM SIGPLAN NOTICES, V46, P127, DOI 10.1145/1942788.1868314
   Sidler D, 2017, SIGMOD'17: PROCEEDINGS OF THE 2017 ACM INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P403, DOI 10.1145/3035918.3035954
   Taha W, 2003, LECT NOTES COMPUT SC, V3016, P30
   Takamaeda-Yamazaki S., 2015, ser. Lecture Notes in Computer Science, P451, DOI DOI 10.1007/978-3-319-16214-042
   Wang Han, 2017, P S SDN RES, P122, DOI [10.1145/3050220.3050234, DOI 10.1145/3050220.3050234]
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhao R, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P15, DOI 10.1145/3020078.3021741
NR 37
TC 8
Z9 9
U1 1
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 231
EP 242
DI 10.1016/j.sysarc.2019.08.001
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300019
DA 2024-07-18
ER

PT J
AU Zhan, JY
   Yang, JH
   Jiang, W
   Sun, YF
   Li, YX
AF Zhan, Jinyu
   Yang, Junhuan
   Jiang, Wei
   Sun, Yufang
   Li, Yixin
TI Vehicle data management with specific wear-levelling and fault tolerance
   for hybrid DRAM-NVM memory
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Data management; ECU; NVM; Wear levelling; Fault tolerance
ID MAIN MEMORY; EXTENDING LIFETIME; DATA ALLOCATION; SRAM; OPTIMIZATION
AB The emerging Non-Volatile Memory (NVM) attracts attentions in recent years because of its fast reading/writing speed, high density, low idle power and persistence. With such characteristics, NVM can be applied to application-specific embedded systems to improve performance such as automotive systems. However, NVM has limitation on writing operations and is consequently not suitable to be applied in writing sensitive systems. In this paper, we propose a Vehicle Data Management (VDM) approach based on a hybrid DRAM and NVM architecture for automotive systems. VDM approach includes automotive dynamic data management, vehicle-specific wear-levelling and vehicle fault tolerance. Automotive dynamic data management can distinguish the hot or cold data from vehicle Electronic Control Units (ECUs) and sensors, and then manage the data to reduce the writing operations on NVM for the hybrid main memory. Vehicle-specific wear-levelling can balance the wear to prolong the lifetime of NVM. A fault tolerance mechanism is also provided for NVM to recover the fault blocks. The experimental results show that both automotive dynamic data management and vehicle-specific wear-levelling can effectively reduce the writing operations compared with other approaches. Vehicle fault tolerance can achieve a high recovery rate and a low time overhead when error rate is not very high.
C1 [Zhan, Jinyu; Yang, Junhuan; Jiang, Wei; Li, Yixin] Univ Elect Sci & Technol China, Sch Informat & Software, Hefei, Anhui, Peoples R China.
   [Sun, Yufang] Chengdu Technol Univ, Dept Comp Engn, Chengdu, Sichuan, Peoples R China.
C3 University of Electronic Science & Technology of China; Chengdu
   Technological University
RP Zhan, JY (corresponding author), Univ Elect Sci & Technol China, Sch Informat & Software, Hefei, Anhui, Peoples R China.; Sun, YF (corresponding author), Chengdu Technol Univ, Dept Comp Engn, Chengdu, Sichuan, Peoples R China.
EM zhanjy@uestc.edu.cn; syf0153@163.com
FU Fundamental Research Funds for the Central Universities of China
   [ZYGX2018J077]; Research Fund of National Key Laboratory of Computer
   Architecture [CARCH201811]; Fund of Science and Technology Department of
   Sichuan Province [2018CC0136]
FX This work was partly supported by the Fundamental Research Funds for the
   Central Universities of China under Grant No. ZYGX2018J077, the Research
   Fund of National Key Laboratory of Computer Architecture under Grant No.
   CARCH201811, and the Fund of Science and Technology Department of
   Sichuan Province under Grant No. 2018CC0136.
CR [Anonymous], 2017, ELECT CONTROL SYSTEM
   [Anonymous], 2018, ELECT CONTROL SYSTEM
   [Anonymous], 2014, PROC IEEE INT C MULT, DOI DOI 10.1109/RTCSA.2014.6910554
   Asadi S, 2017, ASIA S PACIF DES AUT, P188, DOI 10.1109/ASPDAC.2017.7858318
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Boukhobza J, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3131848
   Cai T, 2016, INT C PAR DISTRIB SY, P577, DOI [10.1109/ICPADS.2016.0082, 10.1109/ICPADS.2016.80]
   Chen XY, 2016, PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON BIOMEDICAL AND BIOLOGICAL ENGINEERING, P1
   Dhiman G, 2009, DES AUT CON, P664
   Hassan A., 2015, P 12 ACM INT C COMPU, P1
   Hassan A, 2015, INT CONFER PARA, P492, DOI 10.1109/PACT.2015.58
   Hu JT, 2014, IEEE T COMPUT, V63, P2039, DOI 10.1109/TC.2013.11
   Hu JT, 2013, IEEE T VLSI SYST, V21, P1094, DOI 10.1109/TVLSI.2012.2202700
   Jokar MR, 2016, IEEE T VLSI SYST, V24, P954, DOI 10.1109/TVLSI.2015.2420954
   Liu D, 2017, J SYST ARCHITECT, V76, P47, DOI 10.1016/j.sysarc.2016.11.002
   Liu D, 2014, IEEE T COMPUT AID D, V33, P1450, DOI 10.1109/TCAD.2014.2341922
   Liu D, 2013, ASIA S PACIF DES AUT, P279, DOI 10.1109/ASPDAC.2013.6509609
   Meena JS, 2014, NANOSCALE RES LETT, V9, DOI 10.1186/1556-276X-9-526
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1537, DOI 10.1109/TPDS.2015.2442980
   Mittal S, 2015, IEEE COMPUT ARCHIT L, V14, P115, DOI 10.1109/LCA.2014.2355193
   Palangappa PM, 2016, INT S HIGH PERF COMP, P90, DOI 10.1109/HPCA.2016.7446056
   Poremba M, 2015, IEEE COMPUT ARCHIT L, V14, P140, DOI 10.1109/LCA.2015.2402435
   Poursafaei FR, 2017, IEEE T COMPUT, V66, P1703, DOI 10.1109/TC.2017.2703824
   Rybak T., 2004, AUTOMOTIVE ELECTROMA
   Salkhordeh R, 2016, DES AUT TEST EUROPE, P936
   Shin J, 2012, INT CONF CONNECT VEH, P237, DOI 10.1109/ICCVE.2012.52
   Su C., 2015, INT S MEM SYST, P167
   Tian WY, 2013, IEEE T VLSI SYST, V21, P1271, DOI 10.1109/TVLSI.2012.2208129
   Wang Y, 2018, IEEE T CIRCUITS-I, V65, P307, DOI 10.1109/TCSI.2017.2720678
   Xu J, 2016, 14TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '16), P323
   Zhan JY, 2018, J SYST ARCHITECT, V89, P60, DOI 10.1016/j.sysarc.2018.07.004
   Zhang Deshan., 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC), P1
   Zhang JJQ, 2018, NEURAL PLAST, V2018, DOI 10.1155/2018/2321045
   Zhang ZY, 2016, DES AUT TEST EUROPE, P942
NR 34
TC 4
Z9 4
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 259
EP 270
DI 10.1016/j.sysarc.2019.08.003
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300022
DA 2024-07-18
ER

PT J
AU Awan, II
   Shah, N
   Imran, M
   Shoaib, M
   Saeed, N
AF Awan, Israr Iqbal
   Shah, Nadir
   Imran, Muhammad
   Shoaib, Muhammad
   Saeed, Nasir
TI An improved mechanism for flow rule installation in-band SDN
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Control network; Flow installation; In-band SDN; Network update; Packet
   loss; Traffic monitoring
ID MANAGEMENT
AB Software Defined Network (SDN) is a new network architecture that controls the network through a logically centralized controller. The controller computes and installs the flow rules (i.e., entries) in the flow table at switches. When a switch receives the data packet and does not have the flow rule in its flow table, the switch contacts controller. The best path is computed by using topology and network policies. Then controller installs flow rules at switches along the path. Subsequently, the packet is forwarded to the switches accordingly. Due to the asynchronous nature of SDN, the packet may reach an intermediate switch before the corresponding flow rules. In this case, the packet is dropped by the switch. To address this problem, we propose a new technique that computes delay of both, the flow rules installation and packet arrival at a switch along the path. In case the packet arrival delay at the switch Si is less than the delay of corresponding flow rule installation at Si, then the packet is delayed for a minimum duration at the predecessor switch of Si in such a way that the corresponding flow rule is installed before the packet arrival. Thus, the proposed mechanism ensures flow rule installation before the corresponding packet reaches switches and subsequently reduces packet loss. To compute the delay between any two switches, and a switch and controller, our proposed technique exploits the keep-alive messages exchanged between switch and controller in order to reduce the redundant traffic in the network. We evaluated our proposed technique in terms of packet delivery ratio and average packet end-to-end delay in Mininet emulator. Our proposed technique improves the packet delivery ratio up to 36% and average packet end-to-end delay is reduced to 74% in case of a varying number of flows as compared to an existing mechanism. Moreover, we testify our proposed technique by running the real network traces.
C1 [Awan, Israr Iqbal; Saeed, Nasir] Iqra Natl Univ, Peshawar, Pakistan.
   [Shah, Nadir] COMSATS Inst Informat Technol, Wah Cantt 47040, Pakistan.
   [Imran, Muhammad; Shoaib, Muhammad] King Saud Univ, Coll Comp & Informat Sci, Riyadh, Saudi Arabia.
C3 COMSATS University Islamabad (CUI); King Saud University
RP Awan, II (corresponding author), Iqra Natl Univ, Peshawar, Pakistan.
EM israr.iqbal@icp.edu.pk
RI Shah, Nadir/AAB-5764-2022; Shoaib, Muhammad/F-8861-2011; Saeed,
   Nasir/Y-5724-2019; imran, Muhammad/Q-2375-2017
OI Shah, Nadir/0000-0003-1173-4272; Shoaib, Muhammad/0000-0002-0051-6803;
   Saeed, Nasir/0000-0002-5123-5139; imran, Muhammad/0000-0002-6946-2591
CR Al-Fares M., 2010, Hedera: dynamic flow scheduling for data center networks, P19
   Amin R., 2018, IEEE COMMUN SURV TUT
   [Anonymous], 2012, PROC 1ST WORKSHOP HO
   [Anonymous], 8 INT WORKSH TRAFF M
   [Anonymous], EPFL169211
   Atary A., 2016, P IEEE INFOCOM, V2016, P1
   Benson T., 2009, NSDI, P335
   Berde P., 2014, Proceedings of the Third Workshop on Hot Topics in Software Defined Networking, P1, DOI DOI 10.1109/NOMS.2014.6838228
   Bozakov Zdravko., 2016, Proc. IEEE INFOCOM 2016, P1
   Cheng T. Y., 2018, IEEE J SEL AREAS COM
   Curtis AR, 2011, ACM SIGCOMM COMP COM, V41, P254, DOI 10.1145/2043164.2018466
   Das Anupam, 2013, 5 USENIX WORKSH HOT
   Elder A., 2015, U.S. Patent, Patent No. 14673652
   Fernandez MP, 2013, INT CON ADV INFO NET, P1009, DOI 10.1109/AINA.2013.113
   de la Cruz AF, 2016, IEEE IFIP NETW OPER, P691, DOI 10.1109/NOMS.2016.7502878
   Fry DL, 2012, FIRE ECOL, V8, P49, DOI 10.4996/fireecology.0801049
   Grover N., 2015, NETW SOFTW NETSOFT 2, P1, DOI DOI 10.1109/NETSOFT.2015.7116160
   Hamad D.J., 2015, Information Technology and Systems, P951
   Handigol Nikhil., 2012, P 1 WORKSHOP HOT TOP, P55
   Hu Z, 2015, ASIA S PACIF DES AUT, P196, DOI 10.1109/ASPDAC.2015.7059004
   Hussain M., 2017, TELECOMMUN SYST, P1
   Jain S, 2013, ACM SIGCOMM COMP COM, V43, P3, DOI 10.1145/2534169.2486019
   Jia XY, 2018, COMPUT NETW, V131, P65, DOI 10.1016/j.comnet.2017.12.004
   Jiang JF, 2014, NEUROSCI BIOBEHAV R, V46, P30, DOI 10.1016/j.neubiorev.2014.06.001
   Kotani D, 2016, IEICE T INF SYST, VE99D, P695, DOI 10.1587/transinf.2015EDP7256
   Kreutz D, 2015, P IEEE, V103, P14, DOI 10.1109/JPROC.2014.2371999
   Lantz B., 2010, Proceedings of the 9th ACM SIGCOMM Workshop on Hot Topics in Networks, P19, DOI 10.1145/1868447.1868466
   Li XM, 2018, IEEE INTERNET THINGS, V5, P1351, DOI 10.1109/JIOT.2018.2797187
   Mao JBA, 2016, COMPUT NETW, V110, P91, DOI 10.1016/j.comnet.2016.09.016
   McKeown N, 2008, ACM SIGCOMM COMP COM, V38, P69, DOI 10.1145/1355734.1355746
   Megyesi P., 2016, SAC 16, P651, DOI DOI 10.1145/2851613.2851727
   Peresini Peter., 2013, HotSDN, P97
   Phemius K, 2013, INT CONF NETW SER, P122, DOI 10.1109/CNSM.2013.6727820
   Schiff L., 2015, MEDIEVAL SELF STABIL
   Schiff L, 2016, ACM SIGCOMM COMP COM, V46, P37, DOI 10.1145/2875951.2875957
   Seddiki M.S., 2014, Proceedings of the Third Workshop on Hot Topics in Software Defined Networking, HotSDN'14, P207, DOI DOI 10.1145/2620728.2620766
   Sharma S, 2016, IEEE NETWORK, V30, P106, DOI 10.1109/MNET.2016.7389839
   Sharma S, 2013, I C DES RELIABL COMM, P52
   Sharma V, 2017, IEEE NETWORK, V31, P78, DOI 10.1109/MNET.2017.1700003
   Tadesse SS, 2017, CONSUM COMM NETWORK, P209, DOI 10.1109/CCNC.2017.7983107
   Tu CC, 2014, COMM COM INF SC, V489, P1
   Wan JF, 2016, IEEE SENS J, V16, P7373, DOI 10.1109/JSEN.2016.2565621
   Wang Guohui., 2012, Proceedings of the first workshop on Hot topics in software defined networks, HotSDN '12, P103
   Wang MH, 2016, INT CONF UBIQ FUTUR, P775, DOI 10.1109/ICUFN.2016.7537143
   Yaqoob I, 2017, IEEE COMMUN MAG, V55, P128, DOI 10.1109/MCOM.2017.1601183
   Yassine A, 2015, IEEE INSTRU MEAS MAG, V18, P42, DOI 10.1109/MIM.2015.7066685
   Yu ML, 2010, ACM SIGCOMM COMP COM, V40, P351, DOI 10.1145/1851275.1851224
   Zhang R, 2015, IEEE INT CONF ELECTR, P364, DOI 10.1109/ICEIEC.2015.7284559
NR 48
TC 29
Z9 30
U1 0
U2 7
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2019
VL 96
BP 1
EP 19
DI 10.1016/j.sysarc.2019.01.016
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IH2JM
UT WOS:000474321100001
DA 2024-07-18
ER

PT J
AU Li, Z
   He, SB
AF Li, Zheng
   He, Shuibing
TI Run-time timing prediction for system reconfiguration on many-core
   embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Timing; Prediction; System reconfiguration; Real-Time; Many-core
ID PERFORMANCE; SUPPORT; LINUX; MODEL
AB Many-core embedded systems usually have real-time constrains, which may work in hostile environment and operate continuously without supervision. However, system execution mode change and hardware malfunction could alter deployed applications' response time and result in the violation of system's real-time constraints. To accommodate such incidents, run-time system reconfiguration, which invokes dynamic application migration, needs to be supported on many-core embedded systems. As different migration strategies will impact system's timing behaviors in different manners, it is vital to choose an appropriate one such that the system's timing performance after the migration is still acceptable. The focus of this research is to predict system's timing change induced by any migration strategy, which can be utilized to select the optimal migration strategy among all the possible choices. To be more specific, a two-stage timing prediction approach is investigated in this paper, where the offline stage is to train the initial model using historical data and the online stage is to fine tune the model at run-time. Extensive experiments have been conducted and the results validate the effectiveness of our proposed approach.
C1 [Li, Zheng] Stockton Univ, Sch Business, Comp Sci Program, Galloway, NJ 08205 USA.
   [He, Shuibing] Wuhan Univ, Sch Comp, Wuhan, Hubei, Peoples R China.
C3 Stockton University; Wuhan University
RP Li, Z (corresponding author), Stockton Univ, Sch Business, Comp Sci Program, Galloway, NJ 08205 USA.
EM zheng.li@stockton.edu; heshuibing@whu.edu.cn
RI li, zheng/D-6740-2016
CR Alpaydin E., 2010, Introduction to Machine Learning
   [Anonymous], LEIBNIZ INT P INFORM
   [Anonymous], 2011, P 5 ACMIEEE INT S NE
   [Anonymous], 2006, EFFICIENTLY EXPLORIN
   [Anonymous], 2006, 2006 IEEE INT C AC S
   Balasubramanian Jaiganesh, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P69, DOI 10.1109/RTAS.2010.30
   Barhorst James., 2009, Cyber-Physical Systems Week
   Benini L, 2008, LECT NOTES COMPUT SC, V5366, P470, DOI 10.1007/978-3-540-89982-2_41
   Burns A., 2013, MCC1B U YORK DEP COM
   Chee Siang Wong, 2008, Operating Systems Review, V42, P34, DOI 10.1145/1400097.1400102
   de Kruif BJ, 2003, IEEE T NEURAL NETWOR, V14, P696, DOI 10.1109/TNN.2003.810597
   De Melo AC, 2010, LIN K, V18
   FRIEDMAN S, 2001, SPRINGER SERIES STAT
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Herman JL, 2012, IEEE REAL TIME, P197, DOI 10.1109/RTAS.2012.24
   Joseph PJ, 2006, INT SYMP MICROARCH, P161
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Leppinen H, 2017, IEEE AERO EL SYS MAG, V32, P4, DOI 10.1109/MAES.2017.160182
   Li Z, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544384
   Muller A. C., 2016, Introduction to Machine Learning with Python: A Guide for Data Scientists
   Santamaria I., MACHINE LEARNING PAT, P477
   Su H, 2013, DES AUT TEST EUROPE, P147
   Van Vaerenbergh S, 2010, INT CONF ACOUST SPEE, P1882, DOI 10.1109/ICASSP.2010.5495350
   Venkata SK, 2009, I S WORKL CHAR PROC, P55, DOI 10.1109/IISWC.2009.5306794
   Zhang YF, 2009, IEEE INT CONF EMBED, P437, DOI 10.1109/RTCSA.2009.53
   Zhao Q., 2017, J SYST ARCHIT EMBED, V83, P57
   Zhao QL, 2017, J SYST ARCHITECT, V72, P61, DOI 10.1016/j.sysarc.2016.08.003
   Zheng Li H. W, 2018, 4 IEEE INT C HIGH PE
   Zheng XN, 2015, PROCEEDINGS INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS - ARCHITECTURES, MODELING AND SIMULATION (SAMOS XV), P52, DOI 10.1109/SAMOS.2015.7363659
   2008, ICCD, P164
NR 30
TC 1
Z9 1
U1 1
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2019
VL 95
BP 47
EP 54
DI 10.1016/j.sysarc.2019.03.004
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HV5XT
UT WOS:000466059100005
DA 2024-07-18
ER

PT J
AU Tang, WD
   Zhao, X
   Rafique, W
   Qi, LY
   Dou, WC
   Ni, Q
AF Tang, Wenda
   Zhao, Xuan
   Rafique, Wajid
   Qi, Lianyong
   Dou, Wanchun
   Ni, Qiang
TI An offloading method using decentralized P2P-enabled mobile edge servers
   in edge computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Edge computing; Computation offloading; Decentralization; Deadline;
   Cost-effectiveness
ID HASHING-BASED APPROACH; SERVICE RECOMMENDATION; FOG; SECURITY; SYSTEMS
AB Edge computing has emerged as a promising infrastructure for providing elastic resources in the proximity of mobile users. Owing to resource limitations in mobile devices, offloading several computational tasks from mobile devices to mobile edge servers is the main means of improving the quality of experience of mobile users. In fact, because of the high speeds of moving vehicles on expressways, there would be numerous candidate mobile edge servers available for them to offload their computational workload. However, the selection of the mobile edge server to be utilized and how much computation should be offloaded to meet the corresponding task deadlines without large computing bills are topics that have not been discussed much. Furthermore, with the increasing deployment of mobile edge servers, their centralized management would cause certain performance issues. In order to address these challenges, we firstly apply peer-to-peer networks to manage geo-distributed mobile edge servers. Secondly, we propose a new deadline-aware and cost-effective offloading approach, which aims to improve the offloading efficiency for vehicles and allows additional tasks to meet their deadlines. The proposed approach was validated for its feasibility and efficiency by means of extensive experiments, which are presented in this paper.
C1 [Tang, Wenda; Zhao, Xuan; Rafique, Wajid; Dou, Wanchun] Nanjing Univ, State Key Lab Novel Software Technol, Nanjing, Jiangsu, Peoples R China.
   [Tang, Wenda; Zhao, Xuan; Rafique, Wajid; Dou, Wanchun] Nanjing Univ, Dept Comp Sci & Technol, Nanjing, Jiangsu, Peoples R China.
   [Qi, Lianyong] Qufu Normal Univ, Sch Informat Sci & Engn, Rizhao, Peoples R China.
   [Ni, Qiang] Univ Lancaster, Sch Comp & Commun, InfoLab21, Lancaster LA1 4YW, England.
C3 Nanjing University; Nanjing University; Qufu Normal University;
   Lancaster University
RP Dou, WC (corresponding author), Nanjing Univ, Dept Comp Sci & Technol, Nanjing, Jiangsu, Peoples R China.
EM douwc@nju.edu.cn
RI Qi, Lianyong/AAO-2681-2020; Rafique, Wajid/AAP-7750-2021; Ni,
   Qiang/B-4990-2010
OI Rafique, Wajid/0000-0003-0162-6921; Ni, Qiang/0000-0002-4593-1656
FU National Natural Science Foundation of China [61672276, 61872219];
   Collaborative Innovation Center of Novel Software Technology and
   Industrialization, Nanjing University; Royal Society [IEC170324]; China
   Scholarship Council (CSC) [201706190187]; EPSRC [EP/R00692X/1] Funding
   Source: UKRI
FX This work is supported in part by the National Natural Science
   Foundation of China, under Grant Nos. 61672276 and 61872219, and the
   Collaborative Innovation Center of Novel Software Technology and
   Industrialization, Nanjing University, and the Royal Society project
   under Grant IEC170324. Besides, this paper is also partially supported
   by the scholarship from China Scholarship Council (CSC) under Grant CSC
   No. 201706190187.
CR [Anonymous], UNSTRUCTURED PEER TO
   [Anonymous], DATA COLLECTION WSNS
   [Anonymous], 1984, R TREES DYNAMIC INDE
   [Anonymous], 2017, GLOBECOM 2017 2017 I
   [Anonymous], PRIVACY AWARE MULTID
   Baktir AC, 2017, IEEE COMMUN SURV TUT, V19, P2359, DOI 10.1109/COMST.2017.2717482
   Bonomi Flavio, 2012, P 1 MCC WORKSH MOB C, P13, DOI 10.1145/2342509.2342513
   Dai HP, 2018, IEEE ACM T NETWORK, V26, P314, DOI 10.1109/TNET.2017.2786463
   Dai HR, 2017, J DIABETES RES, V2017, DOI 10.1155/2017/2615286
   Du JB, 2018, IEEE T COMMUN, V66, P1594, DOI 10.1109/TCOMM.2017.2787700
   Fadhil M, 2017, INT CON DISTR COMP S, P2411, DOI 10.1109/ICDCS.2017.53
   Gao LX, 2017, IEEE INTERNET THINGS, V4, P225, DOI 10.1109/JIOT.2016.2645559
   Gao Z, 2019, FUTURE GENER COMP SY, V94, P641, DOI 10.1016/j.future.2018.12.039
   Huang D, 2012, IEEE T WIREL COMMUN, V11, P1991, DOI 10.1109/TWC.2012.041912.110912
   Kao YH, 2017, IEEE T MOBILE COMPUT, V16, P3056, DOI 10.1109/TMC.2017.2679712
   Lin T., 2018, WIREL COMMUN MOB COM, V2018, P1, DOI DOI 10.HTTPS://D0I.0RG/10.1155/
   Liu K., 2016, 2016 IEEE GLOBAL COM, P1, DOI [10.1109/GLO-COM.2016.7841488, DOI 10.1109/GLO-COM.2016.7841488]
   Liu LQ, 2018, IEEE INTERNET THINGS, V5, P1869, DOI 10.1109/JIOT.2018.2816682
   Lua EK, 2005, IEEE COMMUN SURV TUT, V7, P72, DOI 10.1109/COMST.2005.1610546
   Matt C, 2018, BUS INFORM SYST ENG+, V60, P351, DOI 10.1007/s12599-018-0540-6
   Morris I., 2016, ETSI drops "Mobile" from MEC, Light Reading
   Qi LY, 2019, INFORM SCIENCES, V480, P354, DOI 10.1016/j.ins.2018.11.030
   Qi LY, 2018, FUTURE GENER COMP SY, V88, P636, DOI 10.1016/j.future.2018.02.050
   Qi LY, 2017, IEEE J SEL AREA COMM, V35, P2616, DOI 10.1109/JSAC.2017.2760458
   Satyanarayanan M, 2009, IEEE PERVAS COMPUT, V8, P14, DOI 10.1109/MPRV.2009.82
   Schwarzkopf O.., 2000, Computational Geometry: Algorithms and Applications, V2nd
   Shah-Mansouri H, 2018, IEEE INTERNET THINGS, V5, P3246, DOI 10.1109/JIOT.2018.2838022
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Shirazi SN, 2017, IEEE J SEL AREA COMM, V35, P2586, DOI 10.1109/JSAC.2017.2760478
   Sundar S, 2018, IEEE INFOCOM SER, P37, DOI 10.1109/INFOCOM.2018.8486305
   Taleb T, 2017, IEEE COMMUN SURV TUT, V19, P1657, DOI 10.1109/COMST.2017.2705720
   Wan SH, 2019, FUTURE GENER COMP SY, V91, P382, DOI 10.1016/j.future.2018.08.007
   Wan SH, 2016, IEEE SENS J, V16, P7433, DOI 10.1109/JSEN.2016.2581491
   Wang T, 2018, FUTURE GENER COMP SY, V83, P208, DOI 10.1016/j.future.2017.12.036
   Whaiduzzaman M, 2018, IEEE T SERV COMPUT, V11, P144, DOI 10.1109/TSC.2016.2564407
   Xu YW, 2017, COMPLEXITY, DOI 10.1155/2017/3437854
   Yi SH, 2015, LECT NOTES COMPUT SC, V9204, P685, DOI 10.1007/978-3-319-21837-3_67
   Yu X, 2017, PROCEEDINGS OF 2017 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATIONS (ICCC), P1, DOI 10.1109/CompComm.2017.8322504
   Zhang K., 2017, BIOCH RES INT, V2017, P1, DOI DOI 10.1109/ICC.2017.7997360
   Zhang M, 2018, J SYST ARCHITECT, V91, P53, DOI 10.1016/j.sysarc.2018.07.006
   Zhao QL, 2017, J SYST ARCHITECT, V72, P61, DOI 10.1016/j.sysarc.2016.08.003
NR 41
TC 38
Z9 39
U1 1
U2 28
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2019
VL 94
BP 1
EP 13
DI 10.1016/j.sysarc.2019.02.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HP1EG
UT WOS:000461407600001
OA Green Accepted
DA 2024-07-18
ER

PT J
AU García-Valls, M
   Dubey, A
   Botti, V
AF Garcia-Valls, Marisol
   Dubey, Abhishek
   Botti, Vicent
TI Introducing the new paradigm of Social Dispersed Computing:
   Applications, Technologies and Challenges
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 16th Workshop on Adaptive and Reflective Middleware (ARM)
CY DEC 11-15, 2017
CL Las Vegas, NV
DE Social dispersed computing; IoT; Fog Computing; Cloud Computing;
   Dispersed Computing; Social Computing; Edge Computing; Distributed
   computing; Cyber physical systems; Real time; Middleware;
   Virtualization; Containers; Microservices; Distributed transactions;
   Blockchain; Multi agent systems; Distributed coordination; Complex event
   processing; Networking
ID TRAFFIC CONGESTION; SERVICE; SECURITY; NETWORK; FOG; AWARENESS;
   INTERNET; PRIVACY; SYSTEMS; TOOLS
AB If last decade viewed computational services as a utility then surely this decade has transformed computation into a commodity. Computation is now progressively integrated into the physical networks in a seamless way that enables cyber-physical systems (CPS) and the Internet of Things (IoT) meet their latency requirements. Similar to the concept of "platform as a service" or "software as a service", both cloudlets and fog computing have found their own use cases. Edge devices (that we call end or user devices for disambiguation) play the role of personal computers, dedicated to a user and to a set of correlated applications. In this new scenario, the boundaries between the network node, the sensor, and the actuator are blurring, driven primarily by the computation power of IoT nodes like single board computers and the smartphones. The bigger data generated in this type of networks needs clever, scalable, and possibly decentralized computing solutions that can scale independently as required. Any node can be seen as part of a graph, with the capacity to serve as a computing or network router node, or both. Complex applications can possibly be distributed over this graph or network of nodes to improve the overall performance like the amount of data processed over time. In this paper, we identify this new computing paradigm that we call Social Dispersed Computing, analyzing key themes in it that includes a new outlook on its relation to agent based applications. We architect this new paradigm by providing supportive application examples that include next generation electrical energy distribution networks, next generation mobility services for transportation, and applications for distributed analysis and identification of non-recurring traffic congestion in cities. The paper analyzes the existing computing paradigms (e.g., cloud, fog, edge, mobile edge, social, etc.), solving the ambiguity of their definitions; and analyzes and discusses the relevant foundational software technologies, the remaining challenges, and research opportunities.
C1 [Garcia-Valls, Marisol] Univ Carlos III Madrid, Dept Telemat Engn, Madrid, Spain.
   [Garcia-Valls, Marisol] Univ Carlos III Madrid, Distributed Real Time Syst Lab, Madrid, Spain.
   [Dubey, Abhishek] Vanderbilt Univ, Elect Engn & Comp Sci, Nashville, TN USA.
   [Dubey, Abhishek] Vanderbilt Univ, Smart Comp Lab, Nashville, TN USA.
   [Botti, Vicent] Univ Politecn Valencia, Comp Syst, Valencia, Spain.
C3 Universidad Carlos III de Madrid; Universidad Carlos III de Madrid;
   Vanderbilt University; Vanderbilt University; Universitat Politecnica de
   Valencia
RP García-Valls, M (corresponding author), Univ Carlos III Madrid, Dept Telemat Engn, Madrid, Spain.; García-Valls, M (corresponding author), Univ Carlos III Madrid, Distributed Real Time Syst Lab, Madrid, Spain.
EM mvalls@it.uc3m.es; abhishek.dubey@vanderbilt.edu; vbotti@dsic.upv.es
RI Garcia-Valls, Marisol/D-6064-2013; Botti, Vicente/M-5853-2019
OI Garcia-Valls, Marisol/0000-0003-2383-5310; Botti,
   Vicente/0000-0002-6507-2756; Dubey, Abhishek/0000-0002-0168-4948
CR Al Mallah R., 2017, IEEE T INTELL TRANSP
   Alzahrani A., 2014, P 7 EURO AM C TELEMA, V21, P1, DOI DOI 10.1145/2590651.2590670
   amazon, Amazon Elastic Compute Cloud
   [Anonymous], 2014, Proc. 9th ACM Workshop Mobility in the Evolving Internet Architecture (MobiArch'14)
   [Anonymous], 2016, CISC VIS NETW IND GL
   [Anonymous], 2013, TECHNICAL REPORT
   [Anonymous], DAT DISTR SERV
   [Anonymous], 2011, P 17 ACM SIGKDD INT, DOI [10.1145/2020408.2020571, DOI 10.1145/2020408.2020571]
   [Anonymous], 2010, P APSEC 2010 CLOUD W
   [Anonymous], 2018, J SOFTWARE EVOLUTION, V30
   Apache Software Foundation, 2017, APACHE ZOOK V3 5 3
   Apache Software Foundation, AP CLOUDSTACK
   Apache Software Foundation, 2015, AP KAFK DISTR STREAM
   Artikis A., 2001, Proceedings of the Fifth International Conference on Autonomous Agents, P192, DOI 10.1145/375735.376108
   Azaria A, 2016, PROCEEDINGS 2016 2ND INTERNATIONAL CONFERENCE ON OPEN AND BIG DATA - OBD 2016, P25, DOI 10.1109/OBD.2016.11
   Beck M., 2017, P 6 INT C ADV FUT IN
   Beloglazov A, 2013, IEEE T PARALL DISTR, V24, P1366, DOI 10.1109/TPDS.2012.240
   Benet Juan, IPFS-Content Addressed, Versioned, P2P File System
   Benson K, 2015, IEEE COMMUN MAG, V53, P27, DOI 10.1109/MCOM.2015.7355581
   Bergquist J, 2017, SERIAL 2017: THE 1ST WORKSHOP ON SCALABLE AND RESILIENT INFRASTRUCTURES FOR DISTRIBUTED LEDGERS, DOI 10.1145/3152824.3152827
   Bessani A, 2016, COMPUT NETW, V104, P122, DOI 10.1016/j.comnet.2016.05.010
   Bessani AN, 2008, EUROSYS'08: PROCEEDINGS OF THE EUROSYS 2008 CONFERENCE, P163, DOI 10.1145/1357010.1352610
   Blackstock Michael., 2014, P 5 INT WORKSHOP WEB, P34, DOI DOI 10.1145/2684432.2684439
   Boissier O, 2013, SCI COMPUT PROGRAM, V78, P747, DOI 10.1016/j.scico.2011.10.004
   Bonomi Flavio, 2012, P 1 MCC WORKSH MOB C, P13, DOI 10.1145/2342509.2342513
   Bormann C, 2012, IEEE INTERNET COMPUT, V16, P62, DOI 10.1109/MIC.2012.29
   Botta A, 2014, 2014 INTERNATIONAL CONFERENCE ON FUTURE INTERNET OF THINGS AND CLOUD (FICLOUD), P23, DOI 10.1109/FiCloud.2014.14
   Burns Alan., 2016, MIXED CRITICALITY SY
   Buysse J, 2014, OPT SWITCH NETW, V11, P137, DOI 10.1016/j.osn.2013.09.002
   Choudhary A, 2016, PROCEDIA COMPUT SCI, V78, P132, DOI 10.1016/j.procs.2016.02.022
   Chow AHF, 2014, J ADV TRANSPORT, V48, P1000, DOI 10.1002/atr.1241
   Cox W, 2013, 2013 IEEE PES INNOVATIVE SMART GRID TECHNOLOGIES (ISGT)
   Cugola G, 2012, ACM COMPUT SURV, V44, DOI 10.1145/2187671.2187677
   Dag Oben., 2016, 2016 Clemson University Power Systems Conference (PSC), P1
   DARPA, 2017, DISP COMP
   del Val E, 2014, AUTON AGENT MULTI-AG, V28, P1, DOI 10.1007/s10458-012-9210-0
   Denti E, 2002, APPL ARTIF INTELL, V16, P721, DOI 10.1080/08839510290030462
   Dewri Rinku., 2013, 12th ACM Workshop on Privacy in the Electronic Society, P267
   Dolui K., 2017, GLOBAL INTERNET THIN
   Dubey A, 2009, PROCEEDINGS OF THE 12TH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, P55, DOI 10.1109/ISORC.2009.28
   Ehsani F., 2016, BLOCKCHAIN FINANCE B
   Eisele S., 2018, ARXIV E PRINTS
   Eisele S, 2017, 2017 IEEE 20TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC), P125, DOI 10.1109/ISORC.2017.22
   Gai KK, 2016, J NETW COMPUT APPL, V59, P46, DOI 10.1016/j.jnca.2015.05.016
   Valls MG, 2013, IEEE T IND INFORM, V9, P228, DOI 10.1109/TII.2012.2198662
   Garcia-Fornes A, 2011, ENG APPL ARTIF INTEL, V24, P1095, DOI 10.1016/j.engappai.2011.06.012
   Garcia-Valls M., 2014, 38 ABB COMP SOFTW AP
   Garcia-Valls M., 2015, P 14 INT WORKSH AD R, DOI [10.1145/2834965.2834968, DOI 10.1145/2834965.2834968]
   García-Valls M, 2018, J SYST ARCHITECT, V83, P23, DOI 10.1016/j.sysarc.2017.11.001
   García-Valls M, 2014, J SYST ARCHITECT, V60, P726, DOI 10.1016/j.sysarc.2014.07.004
   Ghafouri Amin., 2017, Proceedings of the 2nd International Workshop on Science of Smart City Operations and Platforms Engineering, P1
   Ghosh R., 2016, DISTRIBUTED SCHEDULI
   Hall R. W., 1993, TRANSPORT RES C-EMER, V1, P89, DOI DOI 10.1016/0968-090X(93)90022-8
   Hara Y., 2017, TRANSP RES B
   Hewitt C., 1973, PROC 3 INT JOINT C A, P235, DOI 10.1145/359545.359563
   Hindman B., 2011, NSDI, V11, P295, DOI DOI 10.1016/0375-6505(85)90011-2
   Hu F, 2014, IEEE COMMUN SURV TUT, V16, P2181, DOI 10.1109/COMST.2014.2326417
   Hunkeler U, 2008, 2008 3RD INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEM SOFTWARE AND MIDDLEWARE AND WORKSHOPS, VOLS 1 AND 2, P791, DOI 10.1109/COMSWA.2008.4554519
   Hyuntae Cho, 2009, 2009 International Conference on Computational Science and Engineering (CSE), P579, DOI 10.1109/CSE.2009.264
   IETF, 2018, 5905 IETF RFC
   Intellinium, FOG EDG CLOUD MIST C
   Jararweh Y, 2013, 2013 IEEE NINTH INTERNATIONAL CONFERENCE ON MOBILE AD-HOC AND SENSOR NETWORKS (MSN 2013), P373, DOI 10.1109/MSN.2013.75
   Kamijo S., 2000, IEEE Transactions on Intelligent Transportation Systems, V1, P108, DOI 10.1109/6979.880968
   Kandoi R, 2015, PROCEEDINGS OF THE 2015 IFIP/IEEE INTERNATIONAL SYMPOSIUM ON INTEGRATED NETWORK MANAGEMENT (IM), P1322, DOI 10.1109/INM.2015.7140489
   Khan AUR, 2014, IEEE COMMUN SURV TUT, V16, P393, DOI 10.1109/SURV.2013.062613.00160
   King I, 2009, IEEE IJCNN, P2699
   Kleiner Alexander., 2011, Toby Walsh, editor, IJCAI, P266, DOI DOI 10.5591/978-1-57735-516-8/IJCAI11-055
   Kok K, 2016, IEEE POWER ENERGY M, V14, P34, DOI 10.1109/MPE.2016.2524962
   Kong Xiangjie., 2017, World Wide Web, P1
   Koufogiannis F, 2018, IEEE T CONTROL NETW, V5, P1027, DOI 10.1109/TCNS.2017.2673414
   Krco S, 2014, 2014 IEEE WORLD FORUM ON INTERNET OF THINGS (WF-IOT), P79, DOI 10.1109/WF-IoT.2014.6803124
   Kreutz D, 2015, P IEEE, V103, P14, DOI 10.1109/JPROC.2014.2371999
   Kvaternik K., 2017, PRIVACY PRESERVING P
   Kwoczek S, 2015, IEEE INT C INTELL TR, P1255, DOI 10.1109/ITSC.2015.206
   Kwoczek S, 2014, J VISUAL LANG COMPUT, V25, P973, DOI 10.1016/j.jvlc.2014.10.028
   Lamport L., 2001, SIGACT News, V32, P51
   LAMPORT L, 1982, ACM T PROGR LANG SYS, V4, P382, DOI 10.1145/357172.357176
   Lamport L, 1998, ACM T COMPUT SYST, V16, P133, DOI 10.1145/279227.279229
   Laszka A., 2017, PROVIDING PRIVACY SA
   Lev-Ari K, 2016, PROCEEDINGS OF USENIX ATC '16: 2016 USENIX ANNUAL TECHNICAL CONFERENCE, P251
   Levin MW, 2017, COMPUT ENVIRON URBAN, V64, P373, DOI 10.1016/j.compenvurbsys.2017.04.006
   Li HX, 2016, IEEE INT CONF MOB CL, P83, DOI 10.1109/MobileCloud.2016.16
   Li LK, 2014, PROCEEDINGS OF THE ASME 12TH INTERNATIONAL CONFERENCE ON NANOCHANNELS, MICROCHANNELS, AND MINICHANNELS, 2014
   Liu P, 2016, SHOCK VIB, V2016, DOI 10.1155/2016/5891030
   Lockwood S., 2006, 21 CENTURY OPERATION
   Lu X.-Y., 2008, P 5 WORLD C INT TRAN
   Luck M, 2008, IEEE SMC C DISTR HUM, P1
   Luck M., 2005, AGENT TECHNOLOGY COM
   Mao YJ, 2017, INT GEOL REV, V59, P1276, DOI [10.1109/COMST.2017.2745201, 10.1080/00206814.2016.1209435]
   Masdari M, 2016, J NETW COMPUT APPL, V66, P106, DOI 10.1016/j.jnca.2016.01.011
   Mavridou A., 2018, P 22 INT C FIN CRYPT
   McKeown N, 2008, ACM SIGCOMM COMP COM, V38, P69, DOI 10.1145/1355734.1355746
   Mell P, 2010, COMMUN ACM, V53, P50
   Microsoft, NON TRADITIONAL REF
   Mocevicius R., 2015, COREOS ESSENTIALS
   Mollah MB, 2017, J NETW COMPUT APPL, V84, P38, DOI 10.1016/j.jnca.2017.02.001
   Mueffelmann K., 2015, WIRED MAGAZINE
   Mukherjee M, 2017, IEEE ACCESS, V5, P19293, DOI 10.1109/ACCESS.2017.2749422
   Neagoe T, 2006, 2006 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-7, P317, DOI 10.1109/ISIE.2006.295613
   Netflix, NETFL VID STREAM
   Nichols P. B., 2017, PERMANENT WEB HEALTH
   OASIS, MESS QUEUE TEL TRANS
   OMG, 2007, DAT DISTR SERV SPEC
   Ongaro D., 2014, 2014 USENIX ANN TECH, P305
   Paolucci F, 2013, IEEE COMMUN SURV TUT, V15, P1819, DOI 10.1109/SURV.2013.011413.00087
   Preden JS, 2015, COMPUTER, V48, P37, DOI 10.1109/MC.2015.207
   Rasmussen RD, 2001, AEROSP CONF PROC, P2401, DOI 10.1109/AERO.2001.931199
   Rhea S, 2005, ACM SIGCOMM COMP COM, V35, P73, DOI 10.1145/1090191.1080102
   Robinson S., 2006, THESIS
   Samal C., 2018, ARXIV E PRINTS
   Sapienza M., 2016, P IEEE INT C SMART C, P1, DOI DOI 10.1109/SMARTCOMP.2016.7501719
   Satyanarayanan M, 2015, IEEE PERVAS COMPUT, V14, P24, DOI 10.1109/MPRV.2015.32
   Schrank D., 2015, TECH REP
   Shenker S., 2011, FUTURE NETWORKING NE
   Sheth A, 2013, IEEE INTELL SYST, V28, P78, DOI 10.1109/MIS.2013.20
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Shi XH, 2014, IEEE INT C CL COMP, P38
   Sierra C, 2011, KUNSTL INTELL, V25, P57, DOI 10.1007/s13218-010-0070-y
   Simmhan Y, 2013, COMPUT SCI ENG, V15, P38, DOI 10.1109/MCSE.2013.39
   Spillner J, 2014, INT BLACK SEA CONF, P170, DOI 10.1109/BlackSeaCom.2014.6849032
   Stojmenovic I, 2014, ACSIS-ANN COMPUT SCI, V2, P1
   Storey HL, 2011, IEEE POW ENER SOC GE
   Suhothayan S., 2011, Proceedings of the 2011 ACM workshop on Gateway computing environments, P43, DOI DOI 10.1145/2110486.2110493
   Sun Microsystems, JAV T API JTA
   The Linux Foundation, 2015, LIN FDN UNIT IND LEA
   Varghese B, 2016, 2016 IEEE INTERNATIONAL CONFERENCE ON SMART CLOUD (SMARTCLOUD), P20, DOI 10.1109/SmartCloud.2016.18
   Veeraraghavan H, 2005, 2005 IEEE INTERNATIONAL SYMPOSIUM ON INTELLIGENT CONTROL & 13TH MEDITERRANEAN CONFERENCE ON CONTROL AND AUTOMATION, VOLS 1 AND 2, P1173
   Verbelen T., 2012, P 3 ACM WORKSH MOB C, P29, DOI [10.1145/2307849.2307858, DOI 10.1145/2307849.2307858]
   WOOLDRIDGE M, 1995, KNOWL ENG REV, V10, P115, DOI 10.1017/S0269888900008122
   Wooldridge M., 2009, An introduction to multiagent systems
   Xu L, 2013, PROCD SOC BEHV, V96, P2084, DOI 10.1016/j.sbspro.2013.08.235
   Yang SM, 2014, IEEE T INTELL TRANSP, V15, P1936, DOI 10.1109/TITS.2014.2305334
   Yi S., 2015, P 2015 WORKSH MOB BI, P37, DOI [DOI 10.1145/2757384.2757397, 10.1145/2757384.2757397]
   Yuan Y, 2016, 2016 IEEE 19TH INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS (ITSC), P2663, DOI 10.1109/ITSC.2016.7795984
   Zygouras Nikolaos., 2015, MUD@ ICML, P53
NR 135
TC 48
Z9 52
U1 1
U2 38
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2018
VL 91
BP 83
EP 102
DI 10.1016/j.sysarc.2018.05.007
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA HD5RK
UT WOS:000452587400006
OA Green Published, hybrid
DA 2024-07-18
ER

PT J
AU Temuçin, H
   Imre, KM
AF Temucin, Huseyin
   Imre, Kayhan M.
TI Scheduling computation and communication on a software-defined photonic
   Network-on-Chip architecture for high-performance real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Parallel computer architecture; Photonic networks; Routing; Software
   defined network; Optical circuit switching; Real-time systems; Cyclic
   executive scheduling
ID FUTURE GENERATIONS; MULTIPROCESSORS; PLATFORMS; DESIGN; ROUTER
AB This paper presents a novel scheduling approach that efficiently schedules the computational and the communicational resources of a Software-Defined Photonic Network-on-Chip (SD-PNoC) Architecture designed for high-performance real-time systems. The proposed scheduling approach extends the conventional cyclic executive scheduling algorithm from the one that schedules solely the computational resources into a general one that schedules both the computational and the communicational resources together in a synchronized manner. The proposed SD-PNoC architecture employs Software Defined Network (SDN) approach by using application specific conflict-free and contention-free communication patterns to solve the routing and wavelength assignment (RWA) problem exists in photonic networks. The implementations of the collective communication primitives such as broadcast and all-to-broadcast are also presented to demonstrate the system as a whole.
C1 [Temucin, Huseyin; Imre, Kayhan M.] Hacettepe Univ, Dept Comp Engn, Ankara, Turkey.
C3 Hacettepe University
RP Temuçin, H (corresponding author), Hacettepe Univ, Dept Comp Engn, Ankara, Turkey.
EM htemucin@cs.hacettepe.edu.tr
RI İMRE, KAYHAN MUSTAFA/G-6039-2013; Temuçin, Hüseyin/M-8046-2018
OI Temuçin, Hüseyin/0000-0001-6688-1996
CR Anderson JH, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P179
   [Anonymous], 2014, P 2014 IEEE OES BALT, DOI DOI 10.1109/BALTIC.2014.6887880
   [Anonymous], 1983, THESIS MIT CAMBRIDGE
   [Anonymous], 2004, HDB SCHEDULING ALGOR
   Beausoleil RG, 2011, ACM J EMERG TECH COM, V7, DOI 10.1145/1970406.1970408
   Ben Ahmed A, 2015, J SUPERCOMPUT, V71, P4446, DOI 10.1007/s11227-015-1539-0
   BETTATI R, 1992, INT CON DISTR COMP S, P452, DOI 10.1109/ICDCS.1992.235009
   Biberman A., 2011, ACM J
   Biberman A, 2011, IEEE PHOTONIC TECH L, V23, P504, DOI 10.1109/LPT.2011.2112763
   Biberman A, 2010, IEEE PHOTONIC TECH L, V22, P926, DOI 10.1109/LPT.2010.2047850
   BURNS A, 1991, SOFTWARE ENG J, V6, P116, DOI 10.1049/sej.1991.0015
   Calandrino JM, 2007, EUROMICRO, P247, DOI 10.1109/ECRTS.2007.81
   Cao R, 2016, IEICE ELECTRON EXPR, V13, DOI 10.1587/elex.13.20160821
   Cianchetti M., 2011, ACM J EMERG TECHNOL
   Collette S, 2008, INFORM PROCESS LETT, V106, P180, DOI 10.1016/j.ipl.2007.11.014
   Daily W. J., 2004, PRINCIPLES PRACTICES
   Dang Dharanidhar, 2015, 2015 Sixteenth International Symposium on Quality Electronic Design (ISQED). Proceedings, P397, DOI 10.1109/ISQED.2015.7085458
   Dang D, 2015, I CONF VLSI DESIGN, P111, DOI 10.1109/VLSID.2015.24
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Douglass B. P., 2002, REAL TIMEDESIGN PATT
   Gargini P., 2015, ITRC RS WORK
   Gazman A, 2017, OPT EXPRESS, V25, P232, DOI 10.1364/OE.25.000232
   Grani P, 2014, 2014 IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2014 IEEE 6TH INTL SYMP ON CYBERSPACE SAFETY AND SECURITY, 2014 IEEE 11TH INTL CONF ON EMBEDDED SOFTWARE AND SYST (HPCC,CSS,ICESS), P482, DOI 10.1109/HPCC.2014.80
   Gu H., 2014, ETRI J
   Hendry G., 2010, SILICON NANOPHOTONIC
   Hendry G, 2011, J PARALLEL DISTR COM, V71, P641, DOI 10.1016/j.jpdc.2010.09.009
   Hoefflinger B., 2012, CHIPS 2020 GUIDE FUT, DOI [10.1007/978-3-642-23096-7_7, DOI 10.1007/978-3-642-23096-7_7]
   Imre KM, 2016, J SUPERCOMPUT, V72, P904, DOI 10.1007/s11227-016-1620-3
   Jackson LE, 2002, COMPUTER, V35, P72, DOI 10.1109/MC.2002.999778
   Jia H, 2016, IEEE PHOTONIC TECH L, V28, P947, DOI 10.1109/LPT.2016.2518869
   Kato S, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P441, DOI 10.1109/RTCSA.2007.61
   Koohi S, 2011, J SYST ARCHITECT, V57, P4, DOI 10.1016/j.sysarc.2010.07.003
   Laplante P.A., 2012, Real-Time Systems Design and Analysis
   Li Q., 2015, IEEE PHOTON
   Li Z, 2011, ACM J EMERG TECH COM, V7, DOI 10.1145/1970406.1970410
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Luo LW, 2014, NAT COMMUN, V5, DOI 10.1038/ncomms4069
   Meyer MC, 2015, IEEE SYS MAN CYBERN, P821, DOI 10.1109/SMC.2015.152
   Moore G., 1965, P IEEE, V38, P33, DOI [10.1109/N-SSC.2006.4785860, DOI 10.1109/N-SSC.2006.4785860]
   Pan Y., 2009, P 36 ANN INT S COMP, P429, DOI [10.1145/1555754.1555808, DOI 10.1145/1555754.1555808]
   Petracca M, 2009, IEEE MICRO, V29, P74, DOI 10.1109/MM.2009.70
   Ramamritham K., 1990, IEEE Transactions on Parallel and Distributed Systems, V1, P184, DOI 10.1109/71.80146
   Saifullah A, 2014, IEEE T PARALL DISTR, V25, P3242, DOI 10.1109/TPDS.2013.2297919
   Saifullah A, 2013, REAL-TIME SYST, V49, P404, DOI 10.1007/s11241-012-9166-9
   Shacham A, 2008, IEEE T COMPUT, V57, P1246, DOI 10.1109/TC.2008.78
   Shacham A, 2007, 15TH ANNUAL IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS, PROCEEDINGS, P29, DOI 10.1109/HOTI.2007.9
   Sherwood-Droz N, 2008, OPT EXPRESS, V16, P15915, DOI 10.1364/OE.16.015915
   Sikder MAI, 2015, PROCEEDINGS 2015 IEEE 23RD ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS - HOTI 2015, P44, DOI 10.1109/HOTI.2015.14
   Taiwan Semiconductor Manufacturing Company, 7 NM PROC TECHN ROAD
   Vantrease D, 2008, CONF PROC INT SYMP C, P153, DOI 10.1109/ISCA.2008.35
   Wang Y.-C., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P246, DOI 10.1109/REAL.1999.818850
   Wu XW, 2014, ACM J EMERG TECH COM, V10, DOI 10.1145/2600072
   Xie GQ, 2016, MICROPROCESS MICROSY, V47, P93, DOI 10.1016/j.micpro.2016.04.007
   Zhu KX, 2016, PHOTONIC NETW COMMUN, V32, P293, DOI 10.1007/s11107-016-0627-2
NR 54
TC 7
Z9 7
U1 0
U2 17
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2018
VL 90
SI SI
BP 54
EP 71
DI 10.1016/j.sysarc.2018.07.007
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GZ2VC
UT WOS:000449245500006
DA 2024-07-18
ER

PT J
AU Li, TT
   Yu, G
   Song, J
AF Li, Tiantian
   Yu, Ge
   Song, Jie
TI Minimizing energy by thermal-aware task assignment and speed scaling in
   heterogeneous MPSoC systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Temperature and energy minimization; Thermal-aware task assignment;
   Speed scaling; Heterogeneous MPSoC system; Fluid scheduling
ID TEMPERATURE; ALLOCATION
AB The ever-increasing power density has caused severe energy and thermal issues in real-time embedded systems with limited energy capacity and cooling capability. Due to the strong inter-dependency, the temperature and energy consumption of the systems should be minimized together. However, existing work either only minimizes the dynamic power consumption while considering temperature as a constraint or only minimizes the temperature within the limited optimization room remained after the minimization of dynamic power consumption, both of which fail to fully explore the optimization space for the two issues. To this end, this work aims at minimizing both the temperature and energy consumption of heterogeneous MPSoC systems at the same time. Different with the commonly used energy-aware scheduling approaches, this work proposes a thermal/energy aware two-phase task scheduling approach: in the first phase assigns tasks to processors by taking both the thermal and power dissipation factors into consideration so as to balance the thermal/energy loads of processors; in the second phase deduces the thermal/energy optimal speed assignment for tasks by considering the heterogeneity of both processors and tasks, based on which designing an approximate fluid scheduling algorithm that can reduce the task switching overhead while guaranteeing the tasks' timing constraints. Extensive experiments validate the efficiency and superiority of the proposed approach.
C1 [Li, Tiantian; Yu, Ge] Northeastern Univ, Sch Comp Sci & Engn, Shenyang 110169, Liaoning, Peoples R China.
   [Song, Jie] Northeastern Univ, Software Coll, Shenyang 110169, Liaoning, Peoples R China.
C3 Northeastern University - China; Northeastern University - China
RP Li, TT (corresponding author), Northeastern Univ, Sch Comp Sci & Engn, Shenyang 110169, Liaoning, Peoples R China.
EM litiantian@stumail.neu.edu.cn; yuge@mail.neu.edu.cn
RI Yu, Ge/AAN-8191-2021; Song, Jie/JXK-0735-2024; Song, Jie/GLR-2301-2022
FU National Natural Science Foundation of China [61672143, 61433008,
   U1435216, 61662057, 61502090]; Fundamental Research Funds for the
   Central Universities [N161602003]
FX This work is supported by the National Natural Science Foundation of
   China under grant nos. 61672143, 61433008, U1435216, 61662057, 61502090,
   and the Fundamental Research Funds for the Central Universities under
   grant no. N161602003.
CR Ahmed R, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2883612
   Ahmed R, 2013, IEEE INT CONF EMBED, P267, DOI 10.1109/RTCSA.2013.6732227
   [Anonymous], 2014, P DES
   Awan MA, 2013, IEEE REAL TIME, P205, DOI 10.1109/RTAS.2013.6531093
   Baruah S, 2015, REAL TIM SYST SYMP P, P327, DOI 10.1109/RTSS.2015.38
   Chantem T, 2011, IEEE T VLSI SYST, V19, P1884, DOI 10.1109/TVLSI.2010.2058873
   Chen JJ, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P408
   Colin A., 2014, Embedded and Real-Time Computing Systems and Applications (RTCSA), 2014 IEEE 20th International Conference on, P1
   Colin A, 2016, J SIGNAL PROCESS SYS, V84, P91, DOI 10.1007/s11265-015-0987-3
   Holman Philip., 2005, J. Embedded Comput, V1, P543
   Huang H, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544390
   Lee J, 2014, LECT NOTES ELECTR EN, V261, P41, DOI 10.1007/978-3-642-39584-0_5
   Li DW, 2015, IEEE T PARALL DISTR, V26, P810, DOI 10.1109/TPDS.2014.2313338
   Li KQ, 2012, IEEE T COMPUT, V61, P1668, DOI 10.1109/TC.2012.120
   [李甜甜 Li Tiantian], 2016, [计算机研究与发展, Journal of Computer Research and Development], V53, P1478
   Liao WP, 2005, IEEE T COMPUT AID D, V24, P1042, DOI 10.1109/TCAD.2005.850860
   Liu YP, 2007, DES AUT TEST EUROPE, P1526
   Quan G, 2010, IEEE T IND INFORM, V6, P329, DOI 10.1109/TII.2010.2052057
   Quan W, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2680542
   Ramanathan S., 2015, P 3 WORKSH MIX CRIT, P6
   Saha Shivashis, 2012, 2012 IEEE 18th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012), P41, DOI 10.1109/RTCSA.2012.15
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Tianyi Wang, 2014, 2014 15th International Symposium on Quality Electronic Design (ISQED), P107, DOI 10.1109/ISQED.2014.6783313
   Wei T., 2017, IEEE PACIFIC RIM C C, P1
   Zhao BX, 2010, IEEE T IND INFORM, V6, P316, DOI 10.1109/TII.2010.2051970
   Zhou JL, 2018, J SYST ARCHITECT, V82, P1, DOI 10.1016/j.sysarc.2017.09.007
   Zhou JL, 2016, IEEE T COMPUT AID D, V35, P1269, DOI 10.1109/TCAD.2015.2501286
   Zhou JL, 2016, J SIGNAL PROCESS SYS, V84, P111, DOI 10.1007/s11265-015-0994-4
NR 28
TC 13
Z9 13
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2018
VL 89
BP 118
EP 130
DI 10.1016/j.sysarc.2018.08.003
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GU5EI
UT WOS:000445308400012
DA 2024-07-18
ER

PT J
AU Kang, Y
   Joo, W
   Lee, S
   Shin, D
AF Kang, Yunji
   Joo, Woohyun
   Lee, Sungkil
   Shin, Dongkun
TI Priority-driven spatial resource sharing scheduling for embedded
   graphics processing units
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded GPU; GPU job scheduling; Spatial resource sharing; Resource
   reservation
ID GPU
AB Many visual tasks in modern personal devices such smartphones resort heavily to graphics processing units (GPUs) for their fluent user experiences. Because most GPUs for embedded systems are non preemptive by nature, it is important to schedule GPU resources efficiently across multiple GPU tasks. We present a novel spatial resource sharing (SRS) technique for GPU tasks, called a budget-reservation spatial resource sharing (BR-SRS) scheduling, which limits the number of GPU processing cores for a job based on the priority of the job. Such a priority-driven resource assignment can prevent a high-priority foreground GPU task from being delayed by background GPU tasks. The BR-SRS scheduler is invoked only twice at the arrival and completion of jobs, and thus, the scheduling overhead is minimized as well. We evaluated the performance of our scheduling scheme in an Android-based smartphone, and found that the proposed technique significantly improved the performance of high-priority tasks in comparison to the previous temporal budget-based multi-task scheduling. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Kang, Yunji; Joo, Woohyun; Lee, Sungkil; Shin, Dongkun] Sungkyunkwan Univ, 2066 Seobu Ro, Suwon 16419, South Korea.
C3 Sungkyunkwan University (SKKU)
RP Shin, D (corresponding author), Sungkyunkwan Univ, 2066 Seobu Ro, Suwon 16419, South Korea.
EM dongkun@skku.edu
RI LEE, Sungkil/AAJ-8474-2021
OI LEE, Sungkil/0000-0003-0123-9382
FU MSIP, Korea, under the G-ITRC support program [IITP-2016-R6812-16-0001]
FX This research was supported by the MSIP, Korea, under the G-ITRC support
   program (IITP-2016-R6812-16-0001) supervised by the IITP.
CR Adriaens JT, 2012, INT S HIGH PERF COMP, P79
   Aguilera P, 2014, ASIA S PACIF DES AUT, P726, DOI 10.1109/ASPDAC.2014.6742976
   [Anonymous], GPUS
   [Anonymous], HOT CHIPS 27 S HCS 2
   [Anonymous], 2011, 2011 USENIX Annual Technical Conference USENIX ATC11
   [Anonymous], WP08019001V01 NIVDIA
   [Anonymous], MONJORI SHADER BENCH
   Basaran C, 2012, EUROMICRO, P287, DOI 10.1109/ECRTS.2012.15
   Chen KY, 2011, INTEGR TRANSF SPEC F, V22, P861, DOI 10.1080/10652469.2010.541158
   Chen LB, 2009, ASIA S PACIF DES AUT, P131, DOI 10.1109/ASPDAC.2009.4796467
   Cuevas C, 2012, IEEE T CONSUM ELECTR, V58, P117, DOI 10.1109/TCE.2012.6170063
   Kato S., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P57, DOI 10.1109/RTSS.2011.13
   Liang Y, 2015, IEEE T PARALL DISTR, V26, P748, DOI 10.1109/TPDS.2014.2313342
   Lopez MB, 2011, PROC SPIE, V7872, DOI 10.1117/12.872860
   Nam BG, 2005, IEEE T CONSUM ELECTR, V51, P1020, DOI 10.1109/TCE.2005.1510517
   Olson T, 2010, HOT3D SESS P INT C H
   Park JJK, 2015, ACM SIGPLAN NOTICES, V50, P593, DOI [10.1145/2775054.2694346, 10.1145/2694344.2694346]
   Tanasic I, 2014, CONF PROC INT SYMP C, P193, DOI 10.1109/ISCA.2014.6853208
   Wang GH, 2013, INT CONF ACOUST SPEE, P2629, DOI 10.1109/ICASSP.2013.6638132
   Wang ZN, 2016, INT S HIGH PERF COMP, P358, DOI 10.1109/HPCA.2016.7446078
   Woohyun Joo, 2014, 2014 IEEE International Conference on Consumer Electronics (ICCE), P339, DOI 10.1109/ICCE.2014.6776031
   Zhou HS, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P87, DOI 10.1109/RTAS.2015.7108420
NR 22
TC 5
Z9 5
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2017
VL 76
BP 17
EP 27
DI 10.1016/j.sysarc.2017.04.002
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY0GT
UT WOS:000403636900002
DA 2024-07-18
ER

PT J
AU Shamani, F
   Airoldi, R
   Sevom, VF
   Ahonen, T
   Nurmi, J
AF Shamani, Farid
   Airoldi, Roberto
   Sevom, Vida Fakour
   Ahonen, Tapani
   Nurmi, Jari
TI FPGA Implementation Issues of a Flexible Synchronizer Suitable for
   NC-OFDM-Based Cognitive Radios
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE NC-OFDM; Synchronization; Partial Reconfiguration; Cognitive Radio; FIR
   filter; FPGA implementation
AB This paper presents a flexible timing synchronization scheme alongside the hardware implementation issues on an Altera Stratix-V Field Programmable Gate Array (FPGA) device. The core content of the synchronizer is based on Finite Impulse Response (FIR) filter which operates as a multicorrelator on demand. The term "flexibility" refers to a specific part of the synchronizer where the multicorrelator reconfigures its FIR filter block on-the-fly by employing Partial Reconfiguration (PR) feature. Moreover, different implementations have been evaluated for the multicorrelator, including MultiplierLess (ML) approach (an approximate computing technique only for autocorrelation purpose) along with the Direct From as well as the Transposed, Parallel, and Pipelined-Parallel Direct Form FIR filters. All the developed architectures are compared to each other in terms of power consumption, silicon area, and maximum frequency. Preliminary synthesis results show that the ML approach achieves better performance (including 94% less power dissipation, 75% less logic utilization as well as 67% fewer registers) than other architectures when performing autocorrelation function. Furthermore, the critical path is analyzed and appropriate optimization techniques (such as DSP register packing and intermediate register insertion) are applied to the best candidates of the architectures mentioned. As the best results, 2.83x speed-up, 56.57% less logic utilization along with 38.86% fewer registers are achieved for different architectures. Accordingly, we discover that the parallel form, as well as the pipelined-parallel one, achieve more interesting results than the transposed version in most of the cases. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Shamani, Farid; Sevom, Vida Fakour; Ahonen, Tapani; Nurmi, Jari] Tampere Univ Technol, Dept Elect & Commun Engn, Tampere, Finland.
   [Airoldi, Roberto] Nokia Solut & Networks, Espoo, Finland.
C3 Tampere University; Nokia Corporation; Nokia Finland
RP Shamani, F (corresponding author), Tampere Univ Technol, Dept Elect & Commun Engn, Tampere, Finland.
EM farid.shamani@tut.fi; roberto.airoldi@nokia.com;
   vida.fakoursevom@tut.fi; tapani.ahonen@tut.fi; jari.nurmi@tut.fi
RI Nurmi, Jari/A-1839-2008
OI Nurmi, Jari/0000-0003-2169-4606; Fakour Sevom, Vida/0000-0002-7233-3387
FU Academy of Finland [258506]; Jane and Aatos Erkko Foundation, Finland,
   under the project Biological Neuronal Communications and Computing with
   ICT; Academy of Finland (AKA) [258506] Funding Source: Academy of
   Finland (AKA)
FX This work was funded by the Academy of Finland under contract #258506
   (DEFT: Design of a Highly-parallel Heterogeneous MP-SoC Architecture for
   Future Wireless Technologies). A portion of this work has been supported
   by the Jane and Aatos Erkko Foundation, Finland, under the project
   Biological Neuronal Communications and Computing with ICT.
CR Acharya J., 2008, New Frontiers in Dynamic Spectrum Access Networks, P1, DOI DOI 10.1109/DYSPAN.2008.57.
   Airoldi Roberto, 2013, 2013 Conference on Design and Architectures for Signal and Image Processing (DASIP), P247
   Altera Corporation, CISC VIS NETW IND GL
   [Anonymous], 2016, STRAT 5 DEV HDB, V1
   [Anonymous], P IEEE WIR COMM NETW
   [Anonymous], 2015, C ARCHIT SIGNAL IMAG, DOI DOI 10.1109/DASIP.2014.7115603
   [Anonymous], 2014, EMB MEM RAM 1 PORT R
   [Anonymous], P IEEE VTC FALL
   [Anonymous], 2012, RED POW CONS INCR BA
   [Anonymous], 2011, CISC VIS NETW IND GL
   [Anonymous], 2010, P GLOB COMM C 2010 G
   [Anonymous], 2013, DES PLANN PART REC Q, P46
   Arithmetic, 2011, ADV SYNTH COOKB, P2
   Chandra A., 2015, ENG SCI TECHNOLOGY I
   Chiueh T., 2012, BASEBAND RECEIVER DE, P346
   CONG J, 1994, IEEE T COMPUT AID D, V13, P1, DOI 10.1109/43.273754
   Diaz I, 2010, IEEE INT SYMP CIRC S, P3765, DOI 10.1109/ISCAS.2010.5537730
   Dutta A., 2010, Proceedings of the 2010 ACM workshop on Cognitive radio networks - CoRoNet '10, P1
   Faust M, 2009, IEEE INT SYMP CIRC S, P2185, DOI 10.1109/ISCAS.2009.5118230
   Ghosh D., 2005, 2005 48th IEEE International Midwest Symposium on Circuits and Systems (IEEE Cat. No. 05CH37691), P1477
   Grati K, 2012, VLSI DES, DOI 10.1155/2012/870546
   Han J., 2013, TEST S ETS 2013 18 I, V370, P1, DOI DOI 10.1109/ETS.2013.6569370
   HARTWELL JW, 1971, IBM J RES DEV, V15, P355, DOI 10.1147/rd.155.0355
   Jamro E, 2001, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS, P458, DOI 10.1109/DSD.2001.952368
   Jang S, 2008, FPGA 2008: SIXTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P47
   KARABUTSA A, 1962, DOKL AKAD NAUK SSSR+, V145, P293
   Karatsuba A., 1995, P STEKLOV I MATH, V211, P169
   Li Li, 2012, IEEE International Conference on Communications (ICC 2012), P4712, DOI 10.1109/ICC.2012.6363932
   Liu J., 2009, P 5 INT C WIR COMM N, P1, DOI DOI 10.1109/WICOM.2009.5303081
   Mahesh R, 2010, IEEE T COMPUT AID D, V29, P275, DOI 10.1109/TCAD.2009.2035548
   McAllister J., 2013, HDB SIGNAL PROCESSIN, P707
   Nanda R., 2012, DSP ARCHITECTURE DES, P351
   Pham TH, 2013, IEEE T VLSI SYST, V21, P1549, DOI 10.1109/TVLSI.2012.2210917
   Pontarelli S, 2013, IEEE T COMPUT, V62, P1899, DOI 10.1109/TC.2012.246
   Qu DM, 2011, IEEE T WIREL COMMUN, V10, P693, DOI 10.1109/TWC.2011.120810.101324
   Rajbanshi R, 2006, 2006 1ST INTERNATIONAL CONFERENCE ON COGNITIVE RADIO ORIENTED WIRELESS NETWORKS AND COMMUNICATIONS, P1, DOI 10.1109/CROWNCOM.2006.363452
   Saha D, 2011, IEEE INT SYMP DYNAM, P552, DOI 10.1109/DYSPAN.2011.5936246
   Won JY, 2008, IEEE VTS VEH TECHNOL, P1599
   Xiao Zhou, 2011, IET International Communication Conference on Wireless Mobile and Computing (CCWMC 2011), P102, DOI 10.1049/cp.2011.0856
   Xing YP, 2007, SIGNALS COMMUN TECHN, P161, DOI 10.1007/978-1-4020-5542-3_6
   Yu Z., 2009, 2009 IEEE Dallas Circuits and Systems Workshop,(DCAS), P1, DOI DOI 10.1109/MILCOM.2009.5379824
NR 41
TC 4
Z9 4
U1 0
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2017
VL 76
BP 102
EP 116
DI 10.1016/j.sysarc.2016.11.006
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY0GT
UT WOS:000403636900009
DA 2024-07-18
ER

PT J
AU Xiao, CL
   Wang, SS
   Liu, WJ
   Casseau, E
AF Xiao, Chenglong
   Wang, Shanshan
   Liu, Wanjun
   Casseau, Emmanuel
TI Parallel custom instruction identification for extensible processors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Custom instruction; Subgraph enumeration algorithm; Subgraph selection
   algorithm; Parallel algorithms; Extensible processors
ID ALGORITHMS; CONSTRAINT; SELECTION
AB With the ability of customization for an application domain, extensible processors have been used more and more in embedded systems in recent years. Extensible processors customize an application domain by executing parts of application code in hardware instead of software. Determining parts of application code as custom instruction generally requires subgraph enumeration and subgraph selection. Both subgraph enumeration problem and subgraph selection problem are computationally difficult problems. Most of previous works focus on sequential algorithms for these two problems. In this paper, we present a parallel implementation of a latest subgraph enumeration algorithm based on a computer cluster. A standard ant colony optimization algorithm (ACO), a modified version of ACO with local optimum search and a parallel ACO algorithm are also proposed to solve the subgraph selection problem in this work. Experimental results show that the parallel algorithms outperform the sequential algorithms in terms of runtime or (and) quality of results. In addition, we have formally proved the upper bound on the number of feasible solutions in subgraph selection problem with or without the overlapping constraint. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Xiao, Chenglong] Liaoning Tech Univ, Sch Software Engn, Fuxin, Liaoning, Peoples R China.
   [Wang, Shanshan] Liaoning Tech Univ, Fuxin, Liaoning, Peoples R China.
   [Liu, Wanjun] Liaoning Tech Univ, Sch Engn, Fuxin, Liaoning, Peoples R China.
   [Casseau, Emmanuel] Univ Rennes 1, Irisa, Inria, Rennes, France.
C3 Liaoning Technical University; Liaoning Technical University; Liaoning
   Technical University; Universite de Rennes; Inria
RP Xiao, CL (corresponding author), Liaoning Tech Univ, Sch Software Engn, Fuxin, Liaoning, Peoples R China.
EM chenglong.xiao@gmail.com; celine.shanshan.wang@gmail.com;
   liuwanjun39@163.com; emmanuel.casseau@irisa.fr
RI Wang, Shanshan/D-2283-2014; Wang, Shan/JPX-1098-2023
FU National Natural Science Foundation of China [61404069, 61172144];
   Scientific Research Foundation for Ph.D. of Liaoning Province [20141140]
FX We are grateful to the anonymous referees for valuable suggestions and
   comments which helped us to improve the paper. The authors would like to
   thank the various grants from the National Natural Science Foundation of
   China (No. 61404069 and No. 61172144) and the Scientific Research
   Foundation for Ph.D. of Liaoning Province (No. 20141140).
CR AHO AV, 1989, ACM T PROGR LANG SYS, V11, P491, DOI 10.1145/69558.75700
   Aleta A., 2004, ACM T ARCHIT CODE OP, V1, P127
   [Anonymous], 2004, P 2004 ACM SIGDA 12
   [Anonymous], 2007, Developing Multi-Agent Systems with JADE
   Atasu K, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P172
   Atasu K, 2003, DES AUT CON, P256
   Atasu K, 2008, IEEE INT CONF ASAP, P1, DOI 10.1109/ASAP.2008.4580145
   Atasu K, 2012, IEEE T VLSI SYST, V20, P52, DOI 10.1109/TVLSI.2010.2090543
   Balister P, 2009, J DISCRET ALGORITHMS, V7, P509, DOI 10.1016/j.jda.2008.07.008
   Bonzini P, 2008, IEEE T VLSI SYST, V16, P1259, DOI 10.1109/TVLSI.2008.2001863
   Bullnheimer B., 1999, CENTRAL EUROPEAN J O, V7, P25
   Caluzzi C, 2007, LECT NOTES COMPUT SC, V4599, P283
   Chen XY, 2007, IEEE T COMPUT AID D, V26, P359, DOI 10.1109/TCAD.2006.883915
   Clark N, 2004, INT SYMP MICROARCH, P30
   Clark N., 2006, Proc. CASES, P147
   Dorigo M., 1997, IEEE Transactions on Evolutionary Computation, V1, P53, DOI 10.1109/4235.585892
   Dorigo M, 1996, IEEE T SYST MAN CY B, V26, P29, DOI 10.1109/3477.484436
   Galuzzi C, 2008, LECT NOTES COMPUT SC, V4943, P209, DOI 10.1007/978-3-540-78610-8_21
   Giaquinta E, 2015, IEEE T COMPUT AID D, V34, P483, DOI 10.1109/TCAD.2014.2387375
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Józwiak L, 2010, INTEGRATION, V43, P1, DOI 10.1016/j.vlsi.2009.06.002
   Kastner R, 2002, ACM T DES AUTOMAT EL, V7, P605, DOI 10.1145/605440.605446
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Li T., 2009, P 2009 INT C COMP AR, P29, DOI [10.1145/1629395.1629402, DOI 10.1145/1629395.1629402]
   Martin K, 2012, ACM T RECONFIG TECHN, V5, DOI 10.1145/2209285.2209289
   Martin K, 2009, IEEE INT CONF ASAP, P145, DOI 10.1109/ASAP.2009.19
   Pothineni N, 2007, I CONF VLSI DESIGN, P551, DOI 10.1109/VLSID.2007.40
   Pozzi L, 2006, IEEE T COMPUT AID D, V25, P1209, DOI 10.1109/TCAD.2005.855950
   Prakash A, 2011, IEEE INT SOC CONF, P329, DOI 10.1109/SOCC.2011.6085114
   Shu J., 1996, VLSID, P73
   Tao L, 2010, J SYST ARCHITECT, V56, P340, DOI 10.1016/j.sysarc.2010.04.004
   Verma A.K., 2007, P 2007 INT C COMP AR, P125, DOI [10.1145/1289881.1289905, DOI 10.1145/1289881.1289905]
   Wang S., 2015, DASIP, P1
   Wu I.-W., 2008, P C DES AUT TEST EUR, P764
   Xiao C., 2011, GLSVLSI, P187
   Xiao CL, 2014, MICROPROCESS MICROSY, V38, P1012, DOI 10.1016/j.micpro.2014.09.001
   Yu P, 2005, 2005 International Conference on Hardware/Software Codesign and System Synthesis, P166
   Yu P., 2004, Proc. ICCS, P69
NR 38
TC 4
Z9 7
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2017
VL 76
BP 149
EP 159
DI 10.1016/j.sysarc.2016.11.011
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY0GT
UT WOS:000403636900012
DA 2024-07-18
ER

PT J
AU Salunkhe, H
   Lele, A
   Moreira, O
   van Berkel, K
AF Salunkhe, Hrishikesh
   Lele, Alok
   Moreira, Orlando
   van Berkel, Kees
TI Buffer allocation for real-time streaming applications running on
   heterogeneous multi-processors without back-pressure
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Dataflow; Buffer size; Back-pressure; Real-time streaming
AB The goal of buffer allocation for real-time streaming applications is to minimize total memory consumption, while reserving sufficient space for each data production, without overwriting any live data and guaranteeing the satisfaction of real-time constraints. Previous research has mostly focused on buffer allocation for systems with back-pressure. This paper addresses the problem of buffer allocation for systems without back-pressure. Since systems without back-pressure lack blocking behavior at the side of the producer, buffer allocation requires both best- and worst-case timing analysis.
   Our contributions are (1) extension of the available dataflow techniques with best-case analysis; (2) the closest common dominator-based and closest common predecessor-based lifetime analysis techniques; (3) techniques to model the initialization behavior and enable token reuse.
   Our benchmark set includes an MP3 decoder, a WLAN receiver, an LTE receiver and an LTE-Advanced receiver. We consider two key features of LTE-Advanced: (1) carrier aggregation and (2) EPDCCH processing. Through our experiments, we demonstrate that our techniques are effective in handling the complexities of real-world applications. For the LTE-Advanced receiver case study, our techniques enable us to compare buffer allocation required for different scheduling policies with effective impact on architectural decisions. A key insight in this comparison is that our improved techniques show a different scheduling policy to be superior in terms of buffer sizes compared to our previous technique. This dramatically changes the trade-off among different scheduling policies for LTE-Advanced receiver. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Salunkhe, Hrishikesh; Lele, Alok; van Berkel, Kees] TU Eindhoven, Dept Math & Comp Sci, Eindhoven, Netherlands.
   [Moreira, Orlando] Intel Benelux BV, Eindhoven, Netherlands.
C3 Eindhoven University of Technology; Intel Corporation
RP Salunkhe, H (corresponding author), TU Eindhoven, Dept Math & Comp Sci, Eindhoven, Netherlands.
EM orlando.moreira@intel.com; c.h.v.berkel@tue.nl
OI Salunkhe, Hrishikesh/0000-0003-3565-7451
FU European Catrene program [CA104 COBRA-NL]
FX This work was funded by the CA104 COBRA-NL project, granted within the
   European Catrene program. In addition, this work was in part carried out
   in Ericsson DSP Innovation Center, Eindhoven, The Netherlands, during
   2013 and 2014.
CR [Anonymous], 2014, 4G LTE LTE ADV MOBIL
   Baccelli F., 2001, Synchronization and linearity, VSecond
   Breschel M, 2014, ISSCC DIG TECH PAP I, V57, P190, DOI 10.1109/ISSCC.2014.6757395
   Chakraborty S., 2003 P C DES AUT TES, V1, P10190
   Chen J., 1997, A fully asynchronous reader/writer mechanism for multiprocessor real-time systems
   Cormen T. H., 2009, Introduction to Algorithms, VSecond
   Henia R, 2005, DES AUT TEST EUROPE, P480, DOI 10.1109/DATE.2005.104
   Henia R, 2005, IEE P-COMPUT DIG T, V152, P148, DOI 10.1049/ip-cdt:20045088
   Jersak M., 2005, THESIS TU BRAUNSCHWE
   Lele A, 2014, IEEE SYM EMBED SYST, P50, DOI 10.1109/ESTIMedia.2014.6962345
   Mattheakis PM, 2013, ACM T ARCHIT CODE OP, V9, DOI 10.1145/2400682.2400710
   Moreira O., 2014, SCHEDULING REAL TIME
   Moreira O, 2010, IEEE T COMPUT, V59, P188, DOI 10.1109/TC.2009.155
   Muchnick S., 1997, ADV COMPILER DESIGN
   MURTHY P. K., 2001, IEEE T COMPUT AID D, V20, P177, DOI DOI 10.1109/43.908427
   Nadezhkin D, 2009, LECT NOTES COMPUT SC, V5657, P308, DOI 10.1007/978-3-642-03138-0_34
   Ning Q., 1993, NOVEL FRAMEWORK REGI
   Phothilimthana PM, 2013, ACM SIGPLAN NOTICES, V48, P431, DOI 10.1145/2499368.2451162
   Salunkhe H., 2014, 1405 TU EINDH DEP CO
   Salunkhe H., 2015, 1503 TUE DEP COMP SC
   Salunkhe H, 2014, IEEE SYM EMBED SYST, P20, DOI 10.1109/ESTIMedia.2014.6962342
   Sesia S., 2009, UMTS LONG TERM EVOLU
   Siyoum F, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P463
   Sriram S., 2000, Embedded Multiprocessors: Scheduling and Synchronization
   Stuijk Sander, 2007, Predictable Mapping of Streaming Applications on Multiprocessors
   Stuijk S, 2006, DES AUT CON, P899, DOI 10.1109/DAC.2006.229409
   von Eicken T., 1987, THESIS ETH ZUERICH Z
   Wiggers Maarten., 2006, CODES+ISSS, P10, DOI DOI 10.1145/1176254.1176260
   Zhang Y., 2003, THESIS TU CHALMERS S
NR 29
TC 1
Z9 1
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2016
VL 62
BP 24
EP 37
DI 10.1016/j.sysarc.2015.09.001
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DE9XJ
UT WOS:000370992900003
DA 2024-07-18
ER

PT J
AU Toczek, T
   Hamdi, F
   Heyrman, B
   Dubois, J
   Miteran, J
   Ginhac, D
AF Toczek, T.
   Hamdi, F.
   Heyrman, B.
   Dubois, J.
   Miteran, J.
   Ginhac, D.
TI Scene-based non-uniformity correction: From algorithm to implementation
   on a smart camera
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Fixed spatial noise; Non-uniformity correction; FPGA-based smart camera;
   Real-time implementation
ID FIXED-PATTERN-NOISE; CMOS IMAGE SENSOR
AB Raw output data from image sensors tends to exhibit a form of bias due to slight on-die variations between photodetectors, as well as between amplifiers. The resulting bias, called fixed pattern noise (FPN), is often corrected by subtracting its value, estimated through calibration, from the sensor's raw signal. This paper introduces an on-line scene-based technique for an improved fixed-pattern noise compensation which does not rely on calibration, and hence is more robust to the dynamic changes in the FPN which may occur slowly over time. This article first gives a quick summary of existing FPN correction methods and explains how our approach relates to them. Three different pipeline architectures for real-time implementation on a FPGA-based smart camera are then discussed. For each of them, FPGA implementations details, performance and hardware costs are provided. Experimental results on a set of seven different scenes are also depicted showing that the proposed correction chain induces little additional resource use while guarantying high quality images on a wide variety of scenes. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Toczek, T.; Hamdi, F.; Heyrman, B.; Dubois, J.; Miteran, J.; Ginhac, D.] Univ Burgundy, UMR LE21 6306, Dijon, France.
C3 Universite de Bourgogne
RP Ginhac, D (corresponding author), Univ Burgundy, UMR LE21 6306, Dijon, France.
EM dginhac@le2i.cnrs.fr
RI Ginhac, Dominique/C-5088-2008
OI Ginhac, Dominique/0000-0002-5911-2010
FU DGCIS (French Ministry for Industry)
FX The authors thank the DGCIS (French Ministry for Industry) for financial
   support within the framework of the project HiDRaLoN.
CR [Anonymous], 2011 5 ACM IEEE INT
   [Anonymous], 2011, OV9715 1 MEG PROD BR
   [Anonymous], 2005, Image Sensors and Signal Processing for Digital Still Cameras
   Bigas M, 2006, MICROELECTRON J, V37, P433, DOI 10.1016/j.mejo.2005.07.002
   Bosco A, 2003, ICCE: 2003 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, P402, DOI 10.1109/ICCE.2003.1218993
   Bosco A., 2003, IEEE T CONSUMER ELEC, V49
   Degerli Y, 2000, ELECTRON LETT, V36, P1457, DOI 10.1049/el:20001071
   Dierickx B, 1996, PROC SPIE, V2950, P2, DOI 10.1117/12.262512
   El Gamal A, 2005, IEEE CIRCUITS DEVICE, V21, P6, DOI 10.1109/MCD.2005.1438751
   El Gamal A, 1998, P SOC PHOTO-OPT INS, V3301, P168, DOI 10.1117/12.304560
   Figueras R, 2009, BIOMED CIRC SYST C, P204
   Fowler B, 1998, P SOC PHOTO-OPT INS, V3301, P178, DOI 10.1117/12.304561
   Friedenberg A, 1998, OPT ENG, V37, P1251, DOI 10.1117/1.601890
   Guidash RM, 1997, INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, P927, DOI 10.1109/IEDM.1997.650533
   Hardie RC, 2000, APPL OPTICS, V39, P1241, DOI 10.1364/AO.39.001241
   Harris J., 1995, P SPIE SMART FOCAL P, V2474, P2333
   Harris JG, 1997, P SOC PHOTO-OPT INS, V3061, P895, DOI 10.1117/12.280308
   HPComponentsGroup, 1998, NOIS SOURC CMOS IM S
   Kavadias S, 2000, IEEE J SOLID-ST CIRC, V35, P1146, DOI 10.1109/4.859503
   Kavadias S., 1999, 1999 IEEE WORKSH CHA, P68
   Kelly S.C., 2008, FIXED PATTERN NOISE
   Konnik M.V., 2011, SPIE, V8149
   Kumar A., 2007, INT J IND SYSTEMS EN, V1
   Lai LW, 2004, IEEE SENS J, V4, P122, DOI 10.1109/JSEN.2003.820339
   Lapray PJ, 2012, IEEE INT SYMP CIRC S, P1428
   Loose M, 2001, IEEE J SOLID-ST CIRC, V36, P586, DOI 10.1109/4.913736
   Morfu S, 2008, ADV IMAG ELECT PHYS, V152, P79, DOI 10.1016/S1076-5670(08)00603-4
   Mosqueron R, 2007, EURASIP J EMBED SYST, DOI 10.1155/2007/24163
   Mosqueron R, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/597872
   Newman J.W., 2007, METHOD APPARATUS IMA
   Nixon RH, 1996, IEEE J SOLID-ST CIRC, V31, P2046, DOI 10.1109/4.545830
   Otim SO, 2007, IEEE T INSTRUM MEAS, V56, P1910, DOI 10.1109/TIM.2007.903581
   Ratliff B.M., J OPTICAL SOC AM A, V19
   Ratliff BM, 2005, J OPT SOC AM A, V22, P239, DOI 10.1364/JOSAA.22.000239
   Real FD, 2010, SMART CAMERAS, P35, DOI 10.1007/978-1-4419-0953-4_3
   Richard M., 1976, DETECTOR ARRAY FIXED
   Sakoglu Ü, 2004, PROC SPIE, V5558, P69, DOI 10.1117/12.557902
   Schberl M., 2009, P EUR SIGN PROC C EU
   Schöberl M, 2010, IEEE IMAGE PROC, P573, DOI 10.1109/ICIP.2010.5652732
   Tang H, 2012, PROCEDIA ENGINEER, V29, P884, DOI 10.1016/j.proeng.2012.01.059
   Tian H, 2001, IEEE J SOLID-ST CIRC, V36, P92, DOI 10.1109/4.896233
   Tian H., 2000, THESIS
   Toczek T., 2010, LECT NOTES ELECT ENG, V63, P93
   Torle P, 2003, P SOC PHOTO-OPT INS, V5074, P249, DOI 10.1117/12.486918
   Vera E., 2002, HIS, P725
   Wang Z, 2002, IEEE SIGNAL PROC LET, V9, P81, DOI 10.1109/97.995823
   Yonemoto K, 2000, IEEE J SOLID-ST CIRC, V35, P2038, DOI 10.1109/4.890320
   Zhang C, 2008, J OPT SOC AM A, V25, P1444, DOI 10.1364/JOSAA.25.001444
   Zuo C., 2011, OPTICAL ENG, V50
   Zuo C., J OPTICAL SOC AM A, V28
NR 50
TC 10
Z9 11
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 833
EP 846
DI 10.1016/j.sysarc.2013.05.017
PN A
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295AW
UT WOS:000330090000004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Modarressi, M
   Asadinia, M
   Sarbazi-Azad, H
AF Modarressi, Mehdi
   Asadinia, Marjan
   Sarbazi-Azad, Hamid
TI Using task migration to improve non-contiguous processor allocation in
   NoC-based CMPs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-chip; Processor allocation; Non-contiguous allocation; Task
   migration; Power; Performance
ID MESH; AWARE; SCHEME; STRATEGIES
AB In this paper, a processor allocation mechanism for NoC-based chip multiprocessors is presented. Processor allocation is a well-known problem in parallel computer systems and aims to allocate the processing nodes of a multiprocessor to different tasks of an input application at run time. The proposed mechanism targets optimizing the on-chip communication power/latency and relies on two procedures: processor allocation and task migration. Allocation is done by a fast heuristic algorithm to allocate the free processors to the tasks of an incoming application when a new application begins execution. The task-migration algorithm is activated when some application completes execution and frees up the allocated resources. Task migration uses the recently deallocated processors and tries to rearrange the current tasks in order to find a better mapping for them. The proposed method can also capture the dynamic traffic pattern of the network and perform task migration based on the current communication demands of the tasks. Consequently, task migration adapts the task mapping to the current network status. We adopt a non-contiguous processor allocation strategy in which the tasks of the input application are allowed to be mapped onto disjoint regions (groups of processors) of the network. We then use virtual point-to-point circuits, a state-of-the-art fast on-chip connection designed for network-on-chips, to virtually connect the disjoint regions and make the communication latency/power closer to the values offered by contiguous allocation schemes. The experimental results show considerable improvement over existing allocation mechanisms. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Modarressi, Mehdi] Univ Tehran, Coll Engn, Sch Elect & Comp Engn, Tehran, Iran.
   [Asadinia, Marjan] Sharif Univ Technol, Int Branch, Dept Comp Engn, Kish Isl, Iran.
   [Sarbazi-Azad, Hamid] Sharif Univ Technol, Dept Comp Engn, Tehran, Iran.
   [Sarbazi-Azad, Hamid] Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran, Iran.
C3 University of Tehran; Sharif University of Technology; Sharif University
   of Technology
RP Modarressi, M (corresponding author), Univ Tehran, Coll Engn, Sch Elect & Comp Engn, Tehran, Iran.
EM modarressi@ece.ut.a.c.ir; asadinia@ce.sharif.edu; azad@sharif.ir
CR Abubakar H., 2004, P NAT C EM TECHN, P67
   Al Faruque MA, 2008, DES AUT CON, P760
   [Anonymous], 2011, P 5 ACMIEEE INT S NE
   Asadinia M, 2012, IET COMPUT DIGIT TEC, V6, P302, DOI 10.1049/iet-cdt.2011.0065
   Asadinia M, 2011, DES AUT TEST EUROPE, P407
   Bani-Mohammad S., 2006, P INT C PAR DISTR SY, P129
   Bender MA, 2008, ALGORITHMICA, V50, P279, DOI 10.1007/s00453-007-9037-2
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bertozzi S, 2006, DES AUT TEST EUROPE, P13
   Bungale P., 2003, P IPDPS, P10
   Chang CY, 1998, J PARALLEL DISTR COM, V52, P40, DOI 10.1006/jpdc.1998.1459
   Chen CH, 2007, 2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, P161, DOI 10.1109/IMPACT.2007.4433591
   Chen TS, 2000, INFORM PROCESS LETT, V73, P103, DOI 10.1016/S0020-0190(00)00005-3
   Chiu GM, 1999, IEEE T PARALL DISTR, V10, P471, DOI 10.1109/71.770192
   Choo H, 2000, IEEE T PARALL DISTR, V11, P475, DOI 10.1109/71.852400
   Coskun AK, 2007, DES AUT TEST EUROPE, P1659
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Das Sharma D., 1993, Proceedings of the Fifth IEEE Symposium on Parallel and Distributed Processing (Cat. No.93TH0584-3), P682, DOI 10.1109/SPDP.1993.395466
   DING J, 1993, INT C PAR PROC, P193, DOI DOI 10.1109/ICPP.1993.39
   FERRARI AJ, 1997, CS9705 U VIRG
   Ge Y, 2010, DES AUT CON, P579, DOI 10.1109/HPCC.2010.49
   Goh LK, 2008, PARALLEL COMPUT, V34, P508, DOI 10.1016/j.parco.2008.03.009
   Goodarzi B, 2011, EUROMICRO WORKSHOP P, P463, DOI 10.1109/PDP.2011.71
   Guerrier P., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P250, DOI 10.1109/DATE.2000.840047
   Hu JC, 2005, IEEE T COMPUT AID D, V24, P551, DOI 10.1109/TCAD.2005.844106
   Jantsch A, 2003, NETWORKS ON CHIP, P3
   Jiang Hai., 2002, P 16 ACMIEEE INT PAR, P58
   Johnson C. R., 2010, 2010 39th International Conference on Parallel Processing Workshops (ICPPW), P331, DOI 10.1109/ICPPW.2010.50
   Kandemir M, 2005, DES AUT TEST EUROPE, P870, DOI 10.1109/DATE.2005.198
   Kelly A., 2002, IEEE COMPUT ARCHIT L, V1
   Lan Y., 2001, IEEE T PARALL DISTR, V12, P899
   Lo V, 1997, IEEE T PARALL DISTR, V8, P712, DOI 10.1109/71.598346
   Modarressi M., 2010, IEEE T COMPUT AIDED, V29
   Nayebi A, 2007, AMS 2007: FIRST ASIA INTERNATIONAL CONFERENCE ON MODELLING & SIMULATION ASIA MODELLING SYMPOSIUM, PROCEEDINGS, P128
   Nollet V, 2005, DES AUT TEST EUROPE, P252, DOI 10.1109/DATE.2005.201
   Owens JD, 2007, IEEE MICRO, V27, P96, DOI 10.1109/MM.2007.4378787
   Pascual JA, 2011, J PARALLEL DISTR COM, V71, P1377, DOI 10.1016/j.jpdc.2011.06.005
   STREICHERT T, 2006, SBCCI 2006, P38
   Thoziyoor S., 2008, HPL200820
   Wang HS, 2002, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2002.1176258
   Wang NC, 2004, I-SPAN 2004: 7TH INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS AND NETWORKS, PROCEEDINGS, P123
   Yaghoubi H., 2011, Proceedings of the 2011 12th International Conference on Parallel and Distributed Computing Applications and Technologies (PDCAT 2011), P24, DOI 10.1109/PDCAT.2011.2
   Yoo BS, 2002, IEEE T COMPUT, V51, P46, DOI 10.1109/12.980016
   Yoo SM, 1997, IEEE T PARALL DISTR, V8, P934, DOI 10.1109/71.615439
   ZHU YH, 1992, J PARALLEL DISTR COM, V16, P328, DOI 10.1016/0743-7315(92)90016-G
   Zipf P., 2009, P INT J RECONFIGURAB, V2009
NR 47
TC 16
Z9 16
U1 1
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2013
VL 59
IS 7
BP 468
EP 481
DI 10.1016/j.sysarc.2013.03.011
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 204XR
UT WOS:000323405100011
DA 2024-07-18
ER

PT J
AU Zhao, Y
   Zhang, YT
   Qin, ZG
   Znati, T
AF Zhao, Yang
   Zhang, Youtao
   Qin, Zhiguang
   Znati, Taieb
TI A co-commitment based secure data collection scheme for tiered wireless
   sensor networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network security; Wireless sensor network; Security data collection;
   Co-commitment; Time-based query
AB Tiered wireless sensor networks (WSNs) have many advantages over traditional WSNs. However, they are vulnerable to security attacks, especially the attacks to the storage nodes that buffer and process the data readings from sensors. In this paper, we propose a secure data collection protocol SDC to support time-based queries in tiered WSNs. With small overhead introduced to data communication, SDC protects both data confidentiality and data integrity. In particular it employs data co-commitment scheme such that it can detect the seriousness of data losing and estimate the value of lost data in the network. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Zhao, Yang; Qin, Zhiguang] Univ Elect Sci & Technol China, Sch Comp Sci & Technol, Chengdu 610054, Peoples R China.
   [Zhang, Youtao; Znati, Taieb] Univ Pittsburgh, Dept Comp Sci, Pittsburgh, PA 15260 USA.
C3 University of Electronic Science & Technology of China; Pennsylvania
   Commonwealth System of Higher Education (PCSHE); University of
   Pittsburgh
RP Zhao, Y (corresponding author), Univ Elect Sci & Technol China, Sch Comp Sci & Technol, Chengdu 610054, Peoples R China.
EM zhaoyang@uestc.edu.cn; qinzg@uestc.edu.cn; zhangyt@cs.pitt.edu;
   znati@cs.pitt.edu
FU National Natural Science Foundation of China [60473090]; Ph.D. Program
   Foundation; Ministry of Education of China [20050614018]; US National
   Science Foundation (NSF) [CCF-0641177, CNS-0720595]
FX The work presented in this paper was partially supported by the National
   Natural Science Foundation of China (60473090), the Ph.D. Program
   Foundation, Ministry of Education of China (20050614018), and US
   National Science Foundation (NSF) under grants CCF-0641177, CNS-0720595.
CR Akyildiz IF, 2002, IEEE COMMUN MAG, V40, P102, DOI 10.1109/MCOM.2002.1024422
   [Anonymous], RISE PROJECT
   [Anonymous], 2003, SenSys'03: Proceedings of the 1st international conference on Embedded networked sensor systems, pag, DOI [10.1145/958491.958521, DOI 10.1145/958491.958521]
   Bellare M., 1996, Advances in Cryptology - CRYPTO'96. 16th Annual International Cryptology Conference. Proceedings, P1
   Dousse O, 2002, IEEE INFOCOM SER, P1079, DOI 10.1109/INFCOM.2002.1019356
   He WB, 2007, IEEE INFOCOM SER, P2045, DOI 10.1109/INFCOM.2007.237
   Hill J., 2000, Proc. 9 th International Conference on Architectural Support for Programming Languages and Operating Systems, P93, DOI DOI 10.1145/356989.356998
   Hu LX, 2003, 2003 SYMPOSIUM ON APPLICATIONS AND THE INTERNET WORKSHOPS, PROCEEDINGS, P384, DOI 10.1109/SAINTW.2003.1210191
   ILYAS M, 2004, HDB SENSOR NETWORKS, P235
   Kumar R., 2003, P ACM INT C WIRELESS, P68
   LAMPORT L, 1981, COMMUN ACM, V24, P770, DOI 10.1145/358790.358797
   LAMPORT L, 1982, ACM T PROGR LANG SYS, V4, P382, DOI 10.1145/357172.357176
   Mauw S, 2006, LECT NOTES COMPUT SC, V3934, P32
   Min S, 2009, IEEE T MOBILE COMPUT, V8, P1023, DOI 10.1109/TMC.2008.168
   *OPENSSL, OP SOURC TOOLK SSL T
   PEERING A, 2002, WIREL NETW, V8, P521
   REVIST RL, 1995, P 1 WORKSH FAST SOFT, P86
   Sheng B, 2008, IEEE INFOCOM SER, P457
   Su WL, 2005, IEEE ACM T NETWORK, V13, P384, DOI 10.1109/TNET.2004.842228
   WAN CY, 2002, P 1 ACM INT WORKSH W, P28
   STORAGE GATEWAY SPB4
NR 21
TC 1
Z9 1
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2011
VL 57
IS 6
SI SI
BP 655
EP 662
DI 10.1016/j.sysarc.2010.05.010
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 780FU
UT WOS:000291840700008
DA 2024-07-18
ER

PT J
AU Fisher, N
   Chen, JJ
   Wang, SQ
   Thiele, L
AF Fisher, Nathan
   Chen, Jian-Jia
   Wang, Shengquan
   Thiele, Lothar
TI Thermal-aware global real-time scheduling and analysis on multicore
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Thermal-aware scheduling; Dynamic voltage scaling; Global real-time
   scheduling; Multicore systems
ID DECOMPOSITION; TEMPERATURE
AB As the power density of modern electronic circuits increases dramatically, systems are prone to overheating. Thermal management has become a prominent issue in system design. This paper explores thermal-aware scheduling for sporadic real-time tasks to minimize the peak temperature in a homogeneous multicore system, in which heat might transfer among some cores. By deriving an ideally preferred speed for each core, we propose global scheduling algorithms which can exploit the flexibility of multicore platforms at low temperature. We perform simulations to evaluate the performance of the proposed approach. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Fisher, Nathan] Wayne State Univ, Dept Comp Sci, Detroit, MI 48202 USA.
   [Chen, Jian-Jia] ETH, Comp Engn & Networks Lab, Swiss Fed Inst Technol, Zurich, Switzerland.
   [Wang, Shengquan] Univ Michigan, Dept Comp & Informat Sci, Dearborn, MI 48128 USA.
C3 Wayne State University; Swiss Federal Institutes of Technology Domain;
   ETH Zurich; University of Michigan System; University of Michigan
RP Fisher, N (corresponding author), Wayne State Univ, Dept Comp Sci, Detroit, MI 48202 USA.
EM fishern@cs.wayne.edu; jchen@tik.ee.ethz.ch; shqwang@umd.umich.edu;
   thiele@tik.ee.ethz.ch
RI Chen, Jian-Jia/ABJ-6763-2022; Liu, Kai/IST-6808-2023
OI Chen, Jian-Jia/0000-0001-8114-9760; 
FU Wayne State University; Rackham Faculty at the University of Michigan;
   NSF [CNS-0746906]; Taiwan National Science Council
   [NSC-096-2917-I-564-121]; European Community [216008]; Direct For
   Computer & Info Scie & Enginr [0746906] Funding Source: National Science
   Foundation; Division Of Computer and Network Systems [0746906] Funding
   Source: National Science Foundation
FX This work is sponsored in part by a Wayne State University Faculty
   Research Award, Rackham Faculty Research Grant at the University of
   Michigan, NSF CAREER Grant No. CNS-0746906, Taiwan National Science
   Council NSC-096-2917-I-564-121, and the European Community's Seventh
   Framework Programme FP7/2007-2013 project Predator (Grant 216008).
CR [Anonymous], IEEE ACM INT C HARDW
   [Anonymous], INT S COMP ARCH
   [Anonymous], ACM SIGPLAN SIGBED C
   [Anonymous], S FDN COMP SCI
   [Anonymous], S FDN COMP SCI
   [Anonymous], S THEOR ASP COMP SCI
   [Anonymous], INT C COMP AID DES
   [Anonymous], IEEE REAL TIM EMB TE
   [Anonymous], INT S MICR
   [Anonymous], ACM IEEE C DES AUT T
   [Anonymous], DES AUT C
   [Anonymous], IEEE REAL TIM SYST S
   AYDIN H, 2003, 17 INT PAR DISTR PRO
   AYDIN H, 2006, 27 IEEE REAL TIM SYS
   BARUAH S, 2008, INT C PRINC DISTR SY
   BARUAH S, 2008, IEEE REAL TIM SYST S
   Baruah SK, 2003, IEEE T COMPUT, V52, P966, DOI 10.1109/TC.2003.1214344
   BARUAH SK, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P182, DOI 10.1109/REAL.1990.128746
   Brooks D, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P171, DOI 10.1109/HPCA.2001.903261
   Chantem Thidapat, 2008, Design, Automation & Test in Europe. DATE'08, P246
   Chen SY, 2008, REAL TIM SYST SYMP P, P147, DOI 10.1109/RTSS.2008.35
   Donald J, 2006, CONF PROC INT SYMP C, P78, DOI 10.1145/1150019.1136493
   DUTTA SRK, 1977, MATH PROGRAM, V13, P140, DOI 10.1007/BF01584333
   FISHER N, 2006, P INT C REAL TIM COM
   Funk S, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P183, DOI 10.1109/REAL.2001.990609
   Funk S.H., 2004, Ph.D. Thesis
   GOLUB GH, 1970, NUMER MATH, V14, P403, DOI 10.1007/BF02163027
   GOOD IJ, 1969, TECHNOMETRICS, V11, P823, DOI 10.2307/1266902
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   KADIN M, 2008, ISLPED, P213
   Kadin M, 2008, PR IEEE COMP DESIGN, P463, DOI 10.1109/ICCD.2008.4751902
   LI Y, 2006, 10 INT C THERM THERM
   Liao WP, 2005, IEEE T COMPUT AID D, V24, P1042, DOI 10.1109/TCAD.2005.850860
   Liu YP, 2007, DES AUT TEST EUROPE, P1526
   Mok A.K.-L., 1983, Fundamental Design Problems of Distributed Systems for the HardReal-Time Environment
   Murali S, 2008, DES AUT TEST EUROPE, P108
   Sergent J.E., 1998, THERMAL MANAGEMENT H, p3.9
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Wang S, 2006, EUR C REAL TIM SYST
   Wang S., 2008, Real-Time Systems Journal, V39, P658
   Wu Y.-W., 2005, INT S LOW POW EL DES
   Yang CY, 2009, IEEE INT C EMERG
NR 42
TC 10
Z9 11
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2011
VL 57
IS 5
SI SI
BP 547
EP 560
DI 10.1016/j.sysarc.2010.09.010
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 773DJ
UT WOS:000291286900006
DA 2024-07-18
ER

PT J
AU Shieh, WY
   Chen, HD
AF Shieh, Wann-Yun
   Chen, Hsin-Dar
TI Saving register-file static power by monitoring instruction sequence in
   ROB
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Low-power register file; Static power; Dynamic voltage scaling (DVS);
   Reorder buffer
ID ENERGY; PERFORMANCE
AB Modern information technology (IT) applications make microprocessors require not only high performance, but also low power-consumption. To enhance computational performance, many instruction level parallelism techniques have been implemented in current microprocessors, e.g., data forwarding, out-of-order execution, register renaming etc. The reorder buffer (ROB) and the register file are the two most critical components to implement these features. The cooperation of them, however, causes serious static-power consumption on a physical register file which stores a large amount of speculative and committed temporary values. In this paper, we use the Pentium 4-like processor as the baseline architecture and propose a runtime approach to save the physical register file's static power. In this approach, a monitoring mechanism is built in the ROB and the register file to identify the timing of usage for each register. This mechanism can be integrated with a DVS approach on the datapath to power down (or up) the supply voltages to a register when it is idle (or active). Simulation results show that by this monitoring mechanism and a low-cost DVS design, a 128-entry register file can save at least 50% register file power consumption. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Shieh, Wann-Yun; Chen, Hsin-Dar] Chang Gung Univ, Dept Comp Sci & Informat Engn, Kwei Shan Tao Yuan 333, Taiwan.
C3 Chang Gung University
RP Shieh, WY (corresponding author), Chang Gung Univ, Dept Comp Sci & Informat Engn, 259 Wen Hwa 1st Rd, Kwei Shan Tao Yuan 333, Taiwan.
EM wyshieh@mail.cgu.edu.tw
OI Shieh, Wann-Yun/0000-0003-4325-3553
FU National Science Council Taiwan [95-2221-E-182-020]; Chang Gung
   University Taiwan
FX This work was supported by the National Science Council Taiwan under
   Grant No. 95-2221-E-182-020, and a grant from Chang Gung University
   Taiwan. We would also like to thank the editor and those anonymous
   reviewers for their valuable comments on this paper.
CR Abella J, 2003, PR IEEE COMP DESIGN, P14, DOI 10.1109/ICCD.2003.1240867
   [Anonymous], GCC
   [Anonymous], CACTI
   [Anonymous], Wattch
   [Anonymous], HotSpot
   [Anonymous], SimPoint
   Azevedo A, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P168, DOI 10.1109/DATE.2002.998266
   Balasubramonian R, 2001, INT SYMP MICROARCH, P237, DOI 10.1109/MICRO.2001.991122
   Bird S, 2007, SPEC BENCHM WORKSH C
   Burd TD, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P9, DOI 10.1109/LPE.2000.876749
   BURGER D., 1997, SIMPLESCALAR TOOL SE
   Cruz JL, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P316, DOI [10.1145/342001.339708, 10.1109/ISCA.2000.854401]
   Ergin O, 2004, PR IEEE COMP DESIGN, P480, DOI 10.1109/ICCD.2004.1347965
   Flautner K, 2002, CONF PROC INT SYMP C, P148, DOI 10.1109/ISCA.2002.1003572
   Gonzalez A, 1998, 1998 FOURTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P175, DOI 10.1109/HPCA.1998.650557
   Hinton G., 2001, INTEL TECH J, VQ1, P01
   JONES R, 2004, MODELING DESIGN TECH
   Jones TM, 2009, ACM T ARCHIT CODE OP, V6, DOI 10.1145/1596510.1596511
   JONES TM, 2009, ACM T ARCHITECTURE C, V6
   JOSE AL, 2003, INT J PARALLEL PROG, V31, P451
   Kaxiras S, 2001, ACM COMP AR, P240, DOI 10.1109/ISCA.2001.937453
   Kim NS, 2002, INT SYMP MICROARCH, P219, DOI 10.1109/MICRO.2002.1176252
   Lee K.-J., 2005, P 19 IEEE INT PAR DI, P1
   Liao WP, 2005, IEEE T COMPUT AID D, V24, P1042, DOI 10.1109/TCAD.2005.850860
   Lo JL, 1999, IEEE T PARALL DISTR, V10, P922, DOI 10.1109/71.798316
   Lozano L. A., 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture (Cat. No.95TB100012), P292, DOI 10.1109/MICRO.1995.476839
   Martin MM, 1997, INT SYMP MICROARCH, P125, DOI 10.1109/MICRO.1997.645804
   Monreal T, 2004, IEEE T COMPUT, V53, P1244, DOI 10.1109/TC.2004.79
   PARK S, 2006, P ACM SIGPLAN SIGBED, P173
   Ponomarev D, 2004, IEEE T COMPUT, V53, P697, DOI 10.1109/TC.2004.11
   Scott J., 1998, International Symposium on Computer Architecture Power Driven Microarchitecture Workshop, P145
   Shieh WY, 2008, J INF SCI ENG, V24, P1429
   SHIEH WY, 2006, P EMB UB COMP WORKSH, P765
   Shin D, 2005, IEEE T COMPUT AID D, V24, P1530, DOI 10.1109/TCAD.2005.852036
   Tseng JH, 2000, 13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P377, DOI 10.1109/SBCCI.2000.876058
   Xie F., 2004, ACM Transactions on Architecture and Code Optimization (TACO), V1, P323
   Zhang W., 2004, ACM T ARCHIT CODE OP, V1, P3, DOI [10.1145/980152, DOI 10.1145/980152.980154]
NR 37
TC 3
Z9 3
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2011
VL 57
IS 4
BP 327
EP 339
DI 10.1016/j.sysarc.2011.02.004
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765XB
UT WOS:000290741600001
DA 2024-07-18
ER

PT J
AU Costa, G
   Degano, P
   Martinelli, F
AF Costa, Gabriele
   Degano, Pierpaolo
   Martinelli, Fabio
TI Secure service orchestration in open networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Secure service orchestration; History-based security
AB Service Oriented Computing is a paradigm for creating a fully compositional service infrastructure. Cornpositionality makes security issues difficult to establish. As a matter of fact, defining global security properties on distribute, large-scale network seems to have little or even no sense at all.
   In a recent proposal, every single service specify its ad hoc security policies that are applied to (parts of) programs or services. These are called local policies and are amenable for developers. They are specified using a simple automaton-like structure, they offer full compositionality (through scope nesting) and a direct enforcing through a corresponding execution monitor. Compliance w.r.t. local policies is statically verified against a superset of the possible program execution traces, namely a history expression. History expressions for services are obtained through a type and effect system and then model checked for validity. A valid history expression only contains traces that never rise policy exceptions. Such history expressions drive the synthesis of composition plans, i.e. safe service orchestration.
   In this paper this approach is extended to work also on open networks, i.e. networks that are only partially specified. This allows one to compose services in a bottom-up fashion, while guaranteeing their correctness by construction. The potential, practical impact of our proposal is shown by applying it to a well known case study. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Costa, Gabriele; Martinelli, Fabio] CNR, Ist Informat & Telemat, I-56124 Pisa, Italy.
   [Costa, Gabriele; Degano, Pierpaolo] Univ Pisa, Dipartimento Informat, I-56100 Pisa, Italy.
C3 Consiglio Nazionale delle Ricerche (CNR); Istituto di Informatica e
   Telematica (IIT-CNR); University of Pisa
RP Costa, G (corresponding author), CNR, Ist Informat & Telemat, Via Moruzzi 1, I-56124 Pisa, Italy.
EM gabriele.costa@iit.cnr.it; degano@di.unipi.it;
   Fabio.Martinelli@iit.cnr.it
OI Costa, Gabriele/0000-0002-9385-3998
FU EU [IST-2005-16004 SENSORIA, FP7-214859 CONSEQUENCE, FP7-231167 CONNECT]
FX This work has been partially supported by EU-FET global computing
   project IST-2005-16004 SENSORIA. EU-funded project FP7-214859
   CONSEQUENCE and by EU-funded project FP7-231167 CONNECT.
CR Abadi Martin, 2003, P NETW DISTR SYST SE
   [Anonymous], 2008, Lecture Notes in Computer Science, DOI DOI 10.1007/978-3-642-00945-7
   [Anonymous], GEFITINIB INTERVIEW
   [Anonymous], FDN SECURITY ANAL DE
   Aziz B, 2008, LECT NOTES COMPUT SC, V5185, P100, DOI 10.1007/978-3-540-85735-8_11
   Bartoletti M, 2005, LECT NOTES COMPUT SC, V3441, P316
   Bartoletti M, 2007, LECT NOTES COMPUT SC, V4423, P32
   Bartoletti M, 2009, J COMPUT SECUR, V17, P799, DOI 10.3233/JCS-2009-0357
   Bartoletti M, 2009, J OBJECT TECHNOL, V8, P5, DOI 10.5381/jot.2009.8.4.a1
   Besson F., 2001, Journal of Computer Security, V9, P217
   Boreale M, 1996, INFORM COMPUT, V126, P34, DOI 10.1006/inco.1996.0032
   Busi N, 2005, LECT NOTES COMPUT SC, V3826, P228
   Castagna G, 2009, ACM T PROGR LANG SYS, V31, DOI 10.1145/1538917.1538920
   De Nicola R., 1987, TAPSOFT '87. Proceedings of the International Joint Conference on Theory and Practice of Software Development, P138
   ESPARZA J, 1994, LNCS, V787, P115
   Ligatti J., 2005, J. Inf. Secur., V4, P2, DOI [10.1007/s10207-004-0046-8, DOI 10.1007/S10207-004-0046-8]
   MARTINELLI F, 2007, WEB SERVICES FORMAL, P124
   MILANOVIC N, 2004, 11 INF BUDV MONT
   Schneider F. B., 2000, ACM Transactions on Information and Systems Security, V3, P30, DOI 10.1145/353323.353382
   Skalka C, 2004, LECT NOTES COMPUT SC, V3302, P107
   *W3C, 2009, BUY SOM SCEN
   Winskel G., 1993, The Formal Semantics of Programming Languages
NR 22
TC 2
Z9 2
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2011
VL 57
IS 3
SI SI
BP 231
EP 239
DI 10.1016/j.sysarc.2010.09.001
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 752PP
UT WOS:000289705000002
DA 2024-07-18
ER

PT J
AU Yao, JG
   Liu, X
   Gu, ZH
   Wang, XR
   Li, JA
AF Yao, Jianguo
   Liu, Xue
   Gu, Zonghua
   Wang, Xiaorui
   Li, Jian
TI Online adaptive utilization control for real-time embedded
   multiprocessor systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multiprocessor systems; Real-time; Adaptive; Control
AB Many embedded systems have stringent real-time constraints. An effective technique for meeting real-time constraints is to keep the processor utilization on each node at or below the schedulable utilization bound, even though each task's actual execution time may have large uncertainties and deviate a lot from its estimated value. Recently, researchers have proposed solutions based on Model Predictive Control (MPC) for the utilization control problem. Although these approaches can handle a limited range of execution time estimation errors, the system may suffer performance deterioration or even become unstable with large estimation errors. In this paper, we present two online adaptive optimal control techniques, one is based on Recursive Least Squares (RLS) based model identification plus Linear Quadratic (LQ) optimal controller; the other one is based on Adaptive Critic Design (ACD). Simulation experiments demonstrate both the LQ optimal controller and ACD-based controller have better performance than the MPCbased controller and the ACD-based controller has the smallest aggregate tracking errors. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Gu, Zonghua] Zhejiang Univ, Coll Comp Sci, Hangzhou, Zhejiang, Peoples R China.
   [Yao, Jianguo] Northwestern Polytech Univ, Sch Astronaut, Xian, Peoples R China.
   [Liu, Xue] Univ Nebraska, Dept Comp Sci & Engn, Lincoln, NE 68588 USA.
   [Wang, Xiaorui] Univ Tennessee, Dept Elect Engn & Comp Sci, Knoxville, TN USA.
   [Li, Jian] Shanghai Jiao Tong Univ, Sch Software, Shanghai, Peoples R China.
C3 Zhejiang University; Northwestern Polytechnical University; University
   of Nebraska System; University of Nebraska Lincoln; University of
   Tennessee System; University of Tennessee Knoxville; Shanghai Jiao Tong
   University
RP Gu, ZH (corresponding author), Zhejiang Univ, Coll Comp Sci, Hangzhou, Zhejiang, Peoples R China.
EM misoieya@gmail.com; xueliu@cse.unl.edu; zgu@zju.edu.cn;
   xwang@eecs.utk.edu; li-jian@cs.sjtu.edu.cn
RI Gu, Zonghua/IWD-6576-2023; Wang, Xiaorui/L-2774-2016; LI,
   RUIJIAN/GYJ-0470-2022
OI Gu, Zonghua/0000-0003-4228-2774; 
FU NSERC [341823-07, STPGP 364910-08]; FQRNT [2010-NC-131844]; China
   National Important Science Technology [2009ZX01038-001,
   2009ZX01038-002]; US NSF CSR [CNS-0915959]; US ONR [N00014-09-1-0750];
   Direct For Computer & Info Scie & Enginr; Division Of Computer and
   Network Systems [0915959] Funding Source: National Science Foundation
FX This work was supported in part by NSERC Discovery Grant 341823-07,
   NSERC Strategic Grant STPGP 364910-08, and FQRNT Grant 2010-NC-131844,
   China National Important Science & Technology Specific Projects Grant
   No. 2009ZX01038-001 and 2009ZX01038-002, US NSF CSR Grant CNS-0915959
   and US ONR Grant N00014-09-1-0750.
CR Buttazzo GC, 2002, IEEE T COMPUT, V51, P289, DOI 10.1109/12.990127
   CHEN Y, 2007, 28 IEEE INT REAL TIM, P181
   GARVEY AJ, 1993, IEEE T SYST MAN CYB, V23, P1491, DOI 10.1109/21.257749
   GOEL A, 2004, 10 IEEE REAL TIM EMB, P434
   Huang ZW, 2000, IEEE IJCNN, P67, DOI 10.1109/IJCNN.2000.861282
   Karlsson M, 2005, 2005 INTERNATIONAL CONFERENCE ON CONTROL AND AUTOMATION (ICCA), VOLS 1 AND 2, P709
   Kwakernaak H., 1972, LINEAR OPTIMAL CONTR
   Lin SZ, 2003, LECT NOTES COMPUT SC, V2913, P268
   Liu J., 2000, Real-Time Systems
   Liu X, 2007, IEEE DECIS CONTR P, P3379
   Lu CY, 2005, IEEE T PARALL DISTR, V16, P550, DOI 10.1109/TPDS.2005.73
   Lu CY, 2002, REAL-TIME SYST, V23, P85, DOI 10.1023/A:1015398403337
   Martí P, 2009, IEEE T COMPUT, V58, P90, DOI 10.1109/TC.2008.136
   *MATHWORKS, 2007, MATLAB FUNCT REF
   Prokhorov DV, 1997, IEEE T NEURAL NETWOR, V8, P997, DOI 10.1109/72.623201
   SHA L, 1990, COMPUTER, V23, P53, DOI 10.1109/2.55469
   Si J, 2001, IEEE T NEURAL NETWOR, V12, P264, DOI 10.1109/72.914523
   STANKOVIC JA, 2001, IEEE REAL TIM SYST S
   Wang XR, 2007, J SYST SOFTWARE, V80, P938, DOI 10.1016/j.jss.2006.09.031
   Wang XR, 2007, IEEE T PARALL DISTR, V18, P996, DOI 10.1109/TPDS.2007.1051
   YAO J, 2008, 6 INT C HARDW SOFTW, P85
   YONG F, 2006, 27 IEEE INT REAL TIM, P137
NR 22
TC 9
Z9 13
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2010
VL 56
IS 9
BP 463
EP 473
DI 10.1016/j.sysarc.2010.06.002
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 651JG
UT WOS:000281923400006
DA 2024-07-18
ER

PT J
AU Moadeli, M
   Shahrabi, A
   Vanderbauwhede, W
   Maji, P
AF Moadeli, Mahmoud
   Shahrabi, Alireza
   Vanderbauwhede, Wim
   Maji, Partha
TI An analytical performance model for the Spidergon NoC with virtual
   channels
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-Chip; Performance modelling; Virtual channels; Spidergon
AB The Spidergon Network-on-Chip (NoC) was proposed to address the demand for a fixed and optimized communication infrastructure for cost-effective multi-processor Systems-on-Chip (MPSoC) development. To deal with the increasing diversity in quality of service requirements of SoC applications, the performance of this architecture needs to be improved. Virtual channels have traditionally been employed to enhance the performance of the interconnect networks. In this paper, we present analytical models to evaluate the message latency and network throughput in the Spidergon NoC and investigate the effect of employing virtual channels. Results obtained through simulation experiments show that the model exhibits a good degree of accuracy in predicting average message latency under various working conditions. Moreover an FPGA implementation of the Spidergon has been developed to provide an accurate analysis of the cost of employing virtual channels in this architecture. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Shahrabi, Alireza] Glasgow Caledonian Univ, Sch Engn & Comp, Glasgow G4 0BA, Lanark, Scotland.
   [Moadeli, Mahmoud; Vanderbauwhede, Wim] Univ Glasgow, Dept Comp Sci, Glasgow G12 8QQ, Lanark, Scotland.
   [Maji, Partha] Inst Syst Level Integrat, Livingston, Scotland.
C3 Glasgow Caledonian University; University of Glasgow; Institute for
   System Level Integration - UK
RP Shahrabi, A (corresponding author), Glasgow Caledonian Univ, Sch Engn & Comp, Glasgow G4 0BA, Lanark, Scotland.
EM mahmoudm@dcs.gla.ac.uk; A.Shahrabi@gcal.ac.uk; wim@dcs.gla.ac.uk;
   partha.maji@sli-institute.ac.uk
RI Maji, Partha/S-5000-2016; Shahrabi, Alireza/V-8951-2019
OI Maji, Partha/0000-0003-3390-9408; Shahrabi, Alireza/0000-0002-6583-0617
CR Benini L, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P33, DOI 10.1109/ISSS.2001.957909
   BONONI L, 2006, SIMULATION ANAL NETW, P154
   COPPOLA M, 2004, P INT S SYST CHIP TA
   Dally W.J., 1992, IEEE Trans. Parallel Distrib. Syst
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   DALLY WJ, 1987, T COMPUTERS IEEE
   DRAPER JT, 1994, J PARALLEL DISTR COM, V23, P202, DOI 10.1006/jpdc.1994.1132
   GREENBERG RI, 1997, P 9 IASTED INT C PAR
   GUERRIERT P, 2001, P DES AUT C DAC, P683
   Karim F, 2002, IEEE MICRO, V22, P36, DOI 10.1109/MM.2002.1044298
   Kleinrock L., 1975, Queueing Systems-Volume 1: Theory, V1
   Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
   MOADELI M, 2007, COMMUNICATION MODELL
   MOADELI M, 2007, P ADV INF NETW APPL
   OGRAS UY, 2005, INT C HARDW SOFTW CO
   Ould-Khaoua M, 1999, MICROPROCESS MICROSY, V22, P509, DOI 10.1016/S0141-9331(98)00114-8
   Pande PP, 2005, IEEE T COMPUT, V54, P1025, DOI 10.1109/TC.2005.134
   Pande PP, 2003, PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, P217
   SarbaziAzad H., 2002, J INTERCONNECT NETW, V3, P85
   William J.D., 1986, J PARALLEL DISTR COM, V1, P1
NR 20
TC 7
Z9 7
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2010
VL 56
IS 1
BP 16
EP 26
DI 10.1016/j.sysarc.2009.10.002
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 558YF
UT WOS:000274784100002
DA 2024-07-18
ER

PT J
AU Aragón, JL
   Veidenbaum, AV
AF Aragon, Juan L.
   Veidenbaum, Alexander V.
TI Optimizing CAM-based instruction cache designs for low-power embedded
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded systems; Energy-efficient architectures; Fetch unit design
ID MICROPROCESSOR; 32-B
AB Energy consumption and power dissipation are important concerns in the design of embedded systems and they will become even more crucial with finer process geometry, higher frequencies deeper pipe, lines and wider issue designs. In particular, the instruction cache consumes more energy than any other processor module, especially with commonly used highly associative CAM-based implementations.
   Two energy-efficient approaches for highly associative CAM-based instruction Cache designs are presented by means of using a segmented wordline and a predictor-based instruction fetch mechanism. The latter is based on the fact that not all instructions in a given I-cache fetch are Used due to taken branches. The proposed Fetch Mask Predictor unit determines which instructions in a cache access will actually be Used to avoid fetching any of the other instructions. Both proposed approaches are evaluated for an embedded 4-wide issue processor in 100 nm technology. Experimental results show average I-cache energy savings of 48% and overall processor energy savings of 19%. (c) 2008 Elsevier B.V. All rights reserved.
C1 [Aragon, Juan L.] Univ Murcia, Dept Ingn & Tecnol Computadores, E-30100 Murcia, Spain.
   [Veidenbaum, Alexander V.] Univ Calif Irvine, Dept Comp Sci, Irvine, CA USA.
C3 University of Murcia; University of California System; University of
   California Irvine
RP Aragón, JL (corresponding author), Univ Murcia, Dept Ingn & Tecnol Computadores, E-30100 Murcia, Spain.
EM jlaragon@ditec.um.es
RI Aragón, Juan Luis/E-1340-2015; Aragón, Juan L./ABB-5489-2020
OI Aragón, Juan Luis/0000-0002-4955-7235; Aragón, Juan
   L./0000-0002-4955-7235
FU Spanish MEC and European Commission FEDER [CSD2006-00046,
   TIN2006-15516-C04-03]; Center for Embedded Computer Systems at the
   University of California, Irvine
FX This work has been jointly supported by the Spanish MEC and European
   Commission FEDER funds Under Grants "Consolider Ingenio-2010
   CSD2006-00046" and "TIN2006-15516-C04-03"; and by the Center for
   Embedded Computer Systems at the University of California, Irvine.
CR [Anonymous], P 27 ANN INT S COMP
   BAHAR I, 1998, P INT S LOW POW EL D
   Clark LT, 2001, IEEE J SOLID-ST CIRC, V36, P1599, DOI 10.1109/4.962279
   CLARK LT, 2003, P 2003 INT S LOW POW
   EFTHYMIO A, 2002, P INT S LOW POW EL D
   GHOSE K, 1999, P INT S LOW POW EL D
   GUTHAUS MR, 2001, P IEEE 4 ANN WORKSH
   HASEGAWA A, 1995, IEEE MICRO, V15, P11, DOI 10.1109/40.476254
   INOUE K, 1999, P INT S LOW POW EL D
   KAMBLE M, 1997, P INT S LOW POW EL D
   KIN J, 1997, P INT S MICR
   Klaiber Alexander, 2000, TECHNICAL REPORT
   MA A, 2001, P ISCA WORKSH COMPL
   Memik G., 2003, P INT S LOW POW EL D
   Montanaro J, 1996, IEEE J SOLID-ST CIRC, V31, P1703, DOI 10.1109/JSSC.1996.542315
   NICOLAESCU D, 2003, P INT C DES AUT TEST
   Pagiamtzis K, 2004, IEEE J SOLID-ST CIRC, V39, P1512, DOI 10.1109/JSSC.2004.831433
   POWELL M, 2001, P INT S MICR
   SHIVAKUMAR P, 2001, 20012 DIG W RES LAB
   SU CL, 1995, P INT S LOW POW DES
   TANG W, 2002, LNCS, V2327
   VEIDENBAUM AV, 2004, P IEEE INT C COMP DE
   YOSHIMOTO M, 1983, IEEE J SOLID-ST CIRC, V18, P479, DOI 10.1109/JSSC.1983.1051981
   ZHANG C, 2006, P IEEE INT C COMP DE
   Zhang C., 2005, ACM T ARCHIT CODE OP, V2, P34
   ZHANG M, 2000, P KOOL CHIPS WORKSH
NR 26
TC 1
Z9 2
U1 0
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2008
VL 54
IS 12
BP 1155
EP 1163
DI 10.1016/j.sysarc.2008.06.001
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 378FQ
UT WOS:000261307000008
DA 2024-07-18
ER

PT J
AU Cheng, B
   Liu, XZ
   Zhang, Z
   Jin, H
   Stein, L
   Liao, XF
AF Cheng, Bin
   Liu, Xiuzheng
   Zhang, Zheng
   Jin, Hai
   Stein, Lex
   Liao, Xiaofei
TI Evaluation and optimization of a peer-to-peer video-on-demand system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE peer-to-peer; video-on-demand; caching; prefetching
AB Video-on-demand (VoD) is increasingly popular with internet users. However, VoD is costly due to the load placed on video servers. Peer-to-peer (P2P) techniques are an approach to alleviating server load through peer-assisted sharing. Existing studies on P2P VoD are mostly based on simulation and focus on areas such as overlay topology, but little is known about the effectiveness of P2P in a real VoD system.
   In this paper we present a comprehensive measurement study of GridCast, a deployed experimental P2P VoD system. Using a 2-month log of GridCast, we evaluate its scalability and end user experience. Motivated by the observations on user behavior and unused peer resource, we further optimize its performance. Our key findings are: (1) a moderate number of concurrent users can derive satisfactory user experience. However, good network bandwidth at peers and adequate server provisioning are still critical to good user experience; (2) a simple prefetching algorithm can be effective to improve random seeks; (3) a simple caching across multiple videos has great potential to further improve system scalability. Overall, we believe that it is feasible to provide a cost-effective P2P VoD service with acceptable user experience, and there is a fundamental tradeoff between good user experience and system scalability. (c) 2007 Elsevier B.V. All rights reserved.
C1 [Cheng, Bin; Jin, Hai; Liao, Xiaofei] Huazhong Univ Sci & Technol, Wuhan 430074, Peoples R China.
   [Liu, Xiuzheng; Zhang, Zheng; Stein, Lex] Microsoft Res Asia, Beijing, Peoples R China.
C3 Huazhong University of Science & Technology; Microsoft Research Asia;
   Microsoft
RP Jin, H (corresponding author), Huazhong Univ Sci & Technol, Wuhan 430074, Peoples R China.
EM hjin@hust.edu.cn
FU National Natural Science Foundation of China [60433040, 60703050];
   Hongkong Science Foundation [60731160630]
FX Our work is partially supported by National Natural Science Foundation
   of China under Grants 60433040 and 60703050, Hongkong Science Foundation
   under Grant 60731160630. This paper has been partially published in the
   6th International Workshop on Peer-to-Peer Systems (IPTPS'07), Bellevue,
   WA, USA, February 26-27, 2007.
CR CHENG B, 2006, P UB INT COMP UIC 06
   Do T., 2004, P ICC 04 JUN
   GUO L, 2005, P ACM IMC 2005 BERK
   GUO Y, 2003, P ICME 03 JUL
   HUANG C, 2007, P SIGCOMM 07 KYOT JA
   LIAO CS, 2006, P 12 INT C PAR DISTR
   LIAO X, 2006, P IEEE INFOCOM 06 AP
   LIU J, 2005, P IEEE INFOCOM 05 MA
   MAGHAREI N, 2006, P NOSSDAV 06 RHOD IS
   YANG M, 2005, P IPTPS 05 NEW YORK
   YU HL, 2006, P EUR 06 BELG
   Zheng C., 2005, P ACM WORKSH ADV PEE
NR 12
TC 15
Z9 20
U1 1
U2 12
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2008
VL 54
IS 7
BP 651
EP 663
DI 10.1016/j.sysarc.2007.11.003
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 347SE
UT WOS:000259160500003
DA 2024-07-18
ER

PT J
AU Sharif, MH
   Basermann, A
   Seidel, C
   Hunger, A
AF Sharif, Md. Haidar
   Basermann, Achim
   Seidel, Christian
   Hunger, Axel
TI High-performance computing of 1/√<i>x<sub>i</sub></i> and
   <i>exp</i>(±<i>x<sub>i</sub></i>) for a vector of inputs
   <i>x<sub>i</sub></i> on Alpha and IA-64 CPUs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE 1/root x(i); exp(+/- x(i)); Alpha; IA-64; loop unrolling; software
   pipelining; in-order/out-of-order scheduling
AB The modern microprocessors have become more sophisticated, the performance of software on modern architectures has grown more and more difficult to dissect and prognosticate. The execution of a program nowadays entails the complex interaction of code, compiler and processor micro-architecture. The built-in functions to compute 1/root x or exp(+/- x) of math library and hardware are often incapable of achieving the challenging performance of high-performance numerical computing. To meet this demand, the current trend in constructing high-performance numerical computing for specific processors Alpha 21264 & 21364, and IA-64 has been optimized for 1/root x(i) and exp(+/- x(i)) for a vector of inputs x(i) which is significantly faster than optimized library routines. A detailed deliberation of how the processor micro-architecture as well as the manual optimization techniques improve the computing performance has been developed. (c) 2007 Elsevier B.V. All rights reserved.
C1 [Sharif, Md. Haidar] Univ Duisburg Essen, ISE, D-47057 Duisburg, Germany.
   [Basermann, Achim] NEC Europe Ltd, C&C Res Labs, D-53757 St Augustin, Germany.
   [Seidel, Christian] Max Planck Inst Colloids & Interfaces, D-14424 Potsdam, Germany.
C3 University of Duisburg Essen; NEC Corporation; Max Planck Society
RP Sharif, MH (corresponding author), Univ Duisburg Essen, ISE, D-47057 Duisburg, Germany.
EM haidar@mpikg.mpg.de; basermann@ccrl-nece.de; seidel@mpikg.mpg.de;
   hunger@uni-duisburg.de
RI Sharif, Haidar/AAR-6783-2021; Basermann, Achim/G-3677-2018
OI Sharif, Haidar/0000-0001-7235-6004; Basermann, Achim/0000-0003-3637-3231
CR [Anonymous], 1998, ALPH ARCH HDB VERS 4
   [Anonymous], 2003, Computer Architecture
   *COMP COMP CORP, 2002, COMP WRIT GUID 21264
   Compaq Computer Corporation, 1999, ALPH 21264 MICR HARD
   Dowd K., 1993, High performance computing
   Goldberg D., 1991, What Every Computer Scientist Should Know About Floating-Point Arithmetic
   *INT CORP, 2000, INT IA 64 ARCH SOFTW, V1
   Intel Corporation, 2000, Intel IA-64 architecture software developer's manual
   Karp A. H., 1992, SCI PROGRAMMING-NETH, V1, P133
   STREBEL R, 2000, THESIS ETH
NR 10
TC 6
Z9 6
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2008
VL 54
IS 7
BP 638
EP 650
DI 10.1016/j.sysarc.2007.11.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 347SE
UT WOS:000259160500002
DA 2024-07-18
ER

PT J
AU Hashemi-Najafabadi, H
   Sarbazi-Azad, H
AF Hashemi-Najafabadi, H.
   Sarbazi-Azad, Hamid
TI Combinatorial performance modelling of toroidal cubes
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE interconnection networks; n-D tori; k-ary n-cubes; deterministic
   wormhole routing; virtual channels; analytical modelling; combinatorial
   performance analysis
ID ARY N-CUBES; INTERCONNECTION NETWORKS; CONSTRAINTS
AB Although several analytical models have been proposed in the literature for deterministic routing in different interconnection networks, very few of them have considered the effects of virtual channel multiplexing on network performance. This paper proposes a new analytical model to compute message latency in a general n-dimensional torus network with an arbitrary number of virtual channels per physical channel. Unlike the previous models proposed for toroidal-based networks, this model uses a combinatorial approach to consider all different possible cases for the source-destination pairs, thus resulting in an accurate prediction. The results obtained from simulation experiments confirm that the proposed model exhibits a high degree of accuracy for various network sizes, under different operating conditions, compared to a similar model proposed very recently, which considers virtual channel utilization in the k-ary n-cube network. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Hashemi-Najafabadi, H.; Sarbazi-Azad, Hamid] IPM Sch Comp Sci, Tehran, Iran.
RP Sarbazi-Azad, H (corresponding author), Sharif Univ Technol, Tehran, Iran.
EM hhashem@ece.ncsu.edu; azad@sharif.edu
CR ABRAHAM S, 1991, J PARALLEL DISTR COM, V12, P237, DOI 10.1016/0743-7315(91)90128-V
   ADVE VS, 1994, IEEE T PARALL DISTR, V5, P225, DOI 10.1109/71.277793
   AGRAWAL A, 1991, IEEE T PARALL DISTR, V2, P398
   Anderson JS, 1997, AQUACULT NUTR, V3, P25, DOI 10.1046/j.1365-2095.1997.00067.x
   Anderson JR, 2000, IEEE T PARALL DISTR, V11, P21, DOI 10.1109/71.824636
   [Anonymous], IEEE COMPUTERS
   Boura Y. M., 1995, Proceedings. First IEEE Symposium on High-Performance Computer Architecture, P166, DOI 10.1109/HPCA.1995.386545
   Chien AA, 1998, IEEE T PARALL DISTR, V9, P150, DOI 10.1109/71.663877
   Ciciani B, 1998, PARALLEL COMPUT, V24, P2053, DOI 10.1016/S0167-8191(98)00094-5
   DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
   DALLY WJ, 1990, IEEE T COMPUT, V39, P775, DOI 10.1109/12.53599
   DALLY WJ, 1992, IEEE T PARALL DISTR, V3, P194, DOI 10.1109/71.127260
   DRAPER JT, 1994, J PARALLEL DISTR COM, V23, P202, DOI 10.1006/jpdc.1994.1132
   Duato  J., 1994, IEEE TECHNICAL COMMI, P20
   Duato J., 1997, INTERCONNECTION NETW
   GREENBERG RI, 1997, P 9 IASTED INT C PAR
   Guan W.-J., 1993, Proceedings of Seventh International Parallel Processing Symposium (Cat. No.93TH0513-2), P650, DOI 10.1109/IPPS.1993.262804
   HASHEMINAJAFABA.H, 2004, P IEEE INT C COMP DE, P548
   KESSLER R, 1993, CRAY T3D NEW DIMENSI
   KIM J, 1994, IEEE T COMPUT, V43, P806, DOI 10.1109/12.293259
   Noakes M., 1993, P 20 ANN INT S COMP, P224
   PETERSON C, 1991, IEEE MICRO, V11, P26, DOI 10.1109/40.87568
   Sarbazi-Azad H, 2003, FUTURE GENER COMP SY, V19, P493, DOI 10.1016/S0167-739X(02)00125-5
NR 23
TC 0
Z9 1
U1 1
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN-FEB
PY 2008
VL 54
IS 1-2
BP 241
EP 252
DI 10.1016/j.sysarc.2007.06.004
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 311OB
UT WOS:000256608400016
DA 2024-07-18
ER

PT J
AU Kim, CG
   Park, JW
   Lee, JH
   Kim, SD
AF Kim, Cheong-Ghil
   Park, Jung-Wook
   Lee, Jung-Hoon
   Kim, Shin-Dug
TI A small data cache for multimedia-oriented embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE data cache; memory hierarchy; multimedia; embedded systems; low power
ID HARDWARE
AB This paper proposes a data cache with small space for low power, but high performance on multimedia applications. The basic architecture is a split-cache consisting of a direct-mapped cache with small block size (DMC) and a fully-associative buffer with large block size (FAB). To overcome the disadvantage caused by small cache areas, two hardware mechanisms are enhanced considering the operational behaviors of multimedia applications: an adaptive multi-block prefetching to initiate various fetch sizes for FAB and an efficient block filtering to remove the data likely to be rarely reused for DMC. The simulations on MediaBench show that the proposed 5kB cache can achieve up to 57% and 50% of power saving while providing almost equal and better performance compared with the 16kB 4-way set associative cache and 17kB stream caches, respectively. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Kim, Cheong-Ghil; Park, Jung-Wook; Kim, Shin-Dug] Yonsei Univ, Dept Comp Sci, Supercomp Lab, Seoul 120749, South Korea.
   [Lee, Jung-Hoon] GyeongSang Natl Univ, Dept CIE, Jinjoo 660701, Gyeongsangnam D, South Korea.
C3 Yonsei University; Gyeongsang National University
RP Kim, CG (corresponding author), Namseoul Univ, Dept Comp Sci, Cheonan Si 330707, Choongnam, South Korea.
EM cgkim@parallel.yonsei.ac.kr; pjppp@parallel.yonsei.ac.kr;
   leejh@gsnu.ac.kr; sdkim@yonsei.ac.kr
RI Park, Jungwook/KLF-6334-2024
OI Park, Jungwook/0000-0002-1387-8969
CR BURGER D, 1997, 971342 U WISC MAD
   Cucchiara R, 2004, IEEE T MULTIMEDIA, V6, P539, DOI [10.1109/TMM.2004.830806, 10.1109/tmm.2004.830806]
   Diefendorff K, 1997, COMPUTER, V30, P43, DOI 10.1109/2.612247
   Edler J., DINERO 4 TRACE DRIVE
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hu ZG, 2003, ISSCC DIG TECH PAP I, V46, P166
   Kuroda I, 1998, P IEEE, V86, P1203, DOI 10.1109/5.687835
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Lee JH, 2000, J SYST ARCHITECT, V46, P1451, DOI 10.1016/S1383-7621(00)00035-7
   Panda PR, 1997, TENTH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, PROCEEDINGS, P90, DOI 10.1109/ISSS.1997.621680
   REINMAN G, 2001, INTEGRATED CACHE TIM
   Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1145/342001.339668, 10.1109/ISCA.2000.854384]
   SANTHANAM S, 1996, S HIGH PERF CHIPS AU
   SHIUE W, 2006, ACM T DES AUTOMAT EL, V6, P553
   SLINGERLAND NT, 2001, P 15 INT C SUP JUN
   Soderquist P, 1997, ACM MULTIMEDIA 97, PROCEEDINGS, P291, DOI 10.1145/266180.266380
   STRUIK P, 1998, P 10 ANN S EL IM SAN, P120
   Tse J, 1998, IEEE T COMPUT, V47, P509, DOI 10.1109/12.677225
   Xu ZY, 2004, IEEE T COMPUT, V53, P20, DOI 10.1109/TC.2004.1255788
   Zhang CJ, 2003, CONF PROC INT SYMP C, P136, DOI 10.1109/ISCA.2003.1206995
   Zucker DF, 2000, IEEE T CIRC SYST VID, V10, P782, DOI 10.1109/76.856455
NR 21
TC 1
Z9 2
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN-FEB
PY 2008
VL 54
IS 1-2
BP 161
EP 176
DI 10.1016/j.sysarc.2007.04.006
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 311OB
UT WOS:000256608400012
DA 2024-07-18
ER

PT J
AU Ruan, SJ
   Tsai, SF
AF Ruan, Shanq-Jang
   Tsai, Shang-Fang
TI DS<SUP>2</SUP>IS:: Dictionary-based segmented inversion scheme for low
   power dynamic bus design
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE low power; encoding; interconnection
ID INTERCONNECT OPTIMIZATION; BANDWIDTH; LATENCY; VLSI
AB As technology scales down to nanometer technology, coupling effects between neighboring wires become very important, and have a significant impact on the power consumption of oil-chip interconnects. Especially, on-chip inductive effects need to be taken into account due to low-resistance metal interconnections and faster clock rates in today's SoC design. In this paper, we propose a low power dynamic bus encoding scheme which simultaneously reduces capacitive and inductive effects by the measurement of the real RLC model. Our experimental results show that our approach can save the power consumption of the bus Lip to 12%, (C) 2007 Elsevier B.V. All rights reserved.
RP Ruan, SJ (corresponding author), Natl Taiwan Univ Sci & Technol, Dept Elect Engn, 43,Sect 4,Keelung Rd, Taipei, Taiwan.
EM sjruan@mail.ntust.edu.tw
CR El-Moursy MA, 2004, IEEE T VLSI SYST, V12, P1295, DOI 10.1109/TVLSI.2004.834227
   Henkel J, 2001, DES AUT CON, P744, DOI 10.1109/DAC.2001.935604
   Ho R, 2001, P IEEE, V89, P490, DOI 10.1109/5.920580
   Jiang IHR, 2000, IEEE T COMPUT AID D, V19, P999, DOI 10.1109/43.863640
   KAMON M, 1994, IEEE T MICROW THEORY, V42, P1750, DOI 10.1109/22.310584
   Komatsu S, 2005, IEICE T FUND ELECTR, VE88A, P3282, DOI 10.1093/ietfec/e88-a12.3282
   Lampropoulos M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1372, DOI 10.1109/DATE.2004.1269094
   Li XC, 2005, IEEE T ELECTRON DEV, V52, P2272, DOI 10.1109/TED.2005.856795
   Lin RB, 2005, IEEE INT SYMP CIRC S, P5862
   LIU D, 1994, IEEE J SOLID-ST CIRC, V29, P663, DOI 10.1109/4.293111
   Lv T, 2003, IEEE T VLSI SYST, V11, P943, DOI 10.1109/TVLSI.2003.817123
   Mui ML, 2004, IEEE T ELECTRON DEV, V51, P195, DOI 10.1109/TED.2003.820651
   NABORS K, 1991, IEEE T COMPUT AID D, V10, P1447, DOI 10.1109/43.97624
   Narayanan U, 2002, 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, P25
   NAROSKA E, 2003, INT S CIRC SYST, V5, P277
   RUAN SJ, 2006, P ACM INT S PHYS DES, P114
   Shin Y, 2001, IEEE T VLSI SYST, V9, P377, DOI 10.1109/92.924059
   STAN MR, 1995, IEEE T VLSI SYST, V3, P49, DOI 10.1109/92.365453
   Tu SW, 2006, IEEE T COMPUT AID D, V25, P2258, DOI 10.1109/TCAD.2005.860956
   Zhang Y, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P80, DOI 10.1109/LPE.2002.1029552
NR 20
TC 1
Z9 1
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN-FEB
PY 2008
VL 54
IS 1-2
BP 324
EP 334
DI 10.1016/j.sysarc.2007.08.002
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 311OB
UT WOS:000256608400021
DA 2024-07-18
ER

PT J
AU Chunlin, L
   Layuan, L
AF Chunlin, Li
   Layuan, Li
TI Optimization decomposition approach for layered QoS scheduling in grid
   computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE optimization decomposition; layered QoS scheduling; grid computing;
   optimization modeling
ID RESOURCE-ALLOCATION; SERVICE; AGENT; MECHANISM; UTILITY; POLICY
AB The paper presents optimization decomposition based layered Quality of Service (QoS) scheduling for computational grid. Cross layer joint QoS scheduling is studied by considering the global problem as decomposed into three sub-problems: resource allocation at the fabric layer, service composing at the collective layer, and user satisfaction degree at the application layer. The paper proposes a complete solution from optimization modeling, Lagrange relaxation based decomposition, to solutions for each sub-problem Lagrange relaxation based decomposition. These aspects match the vertical organization of the considered grid system: each layer trade with adjacent layers to find a global optimum of the whole grid system. Through multi-layer QoS joint optimization approach, grid global QoS optimization can be achieved. The cross layer policy produces an optimal set of grid resources, service compositions, and user's payments at the fabric layer, collective layer and application layer, respectively, to maximize global grid QoS. The owner of each layer obtains inputs from other layers, tries to maximize its own utility and provides outputs back to other layers. This iterative process lasts until presumably all layers arrive at the same solution. (c) 2007 Elsevier B.V. All rights reserved.
C1 Wuhan Univ Technol, Dept Comp Sci, Wuhan 430063, Peoples R China.
C3 Wuhan University of Technology
RP Chunlin, L (corresponding author), Wuhan Univ Technol, Dept Comp Sci, Wuhan 430063, Peoples R China.
EM chunlin74@tom.com
CR Al-Ali RJ, 2002, COMPUT INFORM, V21, P363
   ALALI R, 2003, P IEEE HET COMP WORK
   [Anonymous], P 25 IEEE REAL TIM S
   BUYYA R, 2002, EC MODELS RESOURCE A, V14, P1507
   CHEN J, 2004, P INT S CIRC SYST IS, P176
   CHEN L, 2005, OPTIMAL CROSS LAYER
   Chiang M, 2005, IEEE J SEL AREA COMM, V23, P104, DOI 10.1109/JSAC.2004.837347
   CHUNLIN L, 2002, J ADV ENG SOFTWARE, V33, P215
   CURESCU C, 2003, P 15 EUR C REAL TIM
   Dogan A, 2002, LECT NOTES COMPUT SC, V2536, P58
   Ernemann C, 2002, LECT NOTES COMPUT SC, V2537, P128
   Foster I, 2004, COMPUT COMMUN, V27, P1375, DOI 10.1016/j.comcom.2004.02.014
   Foster I., 2001, INT J SUPERCOMPUTER, V15
   Ghosh S., 2003, Proceedings of the 23rd International Conference on Distributed Computing Systems, P174
   GOMOLUCH J, 2003, P 1 INT WORKSH MIDD
   Grosu D, 2004, IEEE T SYST MAN CY B, V34, P77, DOI 10.1109/TSMCB.2002.805812
   He XS, 2003, J COMPUT SCI TECH-CH, V18, P442, DOI 10.1007/BF02948918
   LEE C., 1999, P IEEE REAL TIM TECH
   Li CL, 2006, APPL INTELL, V25, P147, DOI 10.1007/s10489-006-9651-8
   Li CL, 2006, J COMPUT SYST SCI, V72, P706, DOI 10.1016/j.jcss.2006.01.003
   Li CL, 2005, PARALLEL COMPUT, V31, P332, DOI 10.1016/j.parco.2005.02.011
   Li CL, 2004, FUTURE GENER COMP SY, V20, P1041, DOI 10.1016/j.future.2003.11.029
   Li CL, 2004, J SYST ARCHITECT, V50, P521, DOI 10.1016/j.sysarc.2003.12.002
   Li CL, 2004, J SYST SOFTWARE, V70, P177, DOI 10.1016/S0164-1212(03)00056-6
   Li CL, 2003, J NETW COMPUT APPL, V26, P323, DOI 10.1016/S1084-8045(03)00018-3
   NAMA H, 2005, IEEE ICC SEPT
   SUNAM D, 2004, LNCS, V3043, P352
   Xiao L, 2004, IEEE T COMMUN, V52, P1136, DOI 10.1109/TCOMM.2004.831346
   YUAN J, P 1 INT C WIR INT WI
NR 29
TC 8
Z9 10
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2007
VL 53
IS 11
BP 816
EP 832
DI 10.1016/j.sysarc.2007.01.014
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 210OU
UT WOS:000249466300002
DA 2024-07-18
ER

PT J
AU Lorenz, MG
   Mengibar, L
   SanMillan, E
   Entrena, L
AF Lorenz, Michael G.
   Mengibar, Luis
   SanMillan, Enrique
   Entrena, Luis
TI Low power data processing system with self-reconfigurable architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE low power consumption; dynamic partial reconfiguration; digital signal
   processing; image processing; FPGAs
AB In this paper, a low power data processing system with a self-reconfigurable architecture and USB interface is presented. A single FPGA performs all processing and controls the multiple configurations without any additional elements, such as microprocessor, host computer or additional FPGAs. This architecture allows high performance with very low power consumption, a comprehensive alternative to microprocessor or DSP systems. In addition, a hierarchical reconfiguration system is used to support a large number of different processing tasks without the power consumption penalty of a big local configuration memory. Due to its simplicity and low power, this data processing system is especially suitable for portable applications, reducing the disadvantage of FPGAs against ASICS in low power consumption applications [A. Amara, F. Amiel, T. Ea, FPGA vs. ASIC for low power applications, Microelectronics Journal 37 (8) (2006) 669-677]. (c) 2007 Elsevier B.V. All rights reserved.
C1 Univ Carlos III Madrid, Dept Elect Technol, E-28903 Getafe, Spain.
C3 Universidad Carlos III de Madrid
RP Lorenz, MG (corresponding author), Univ Carlos III Madrid, Dept Elect Technol, E-28903 Getafe, Spain.
EM lorenz@ing.uc3m.es; mengi-bar@ing.uc3m.es; quique@ing.uc3m.es;
   entrena@ing.uc3m.es
RI Lorenz, Michael G./F-2382-2018; Mengibar-Pozo, Luis/I-4046-2016;
   Entrena, Luis/I-4112-2015
OI Mengibar-Pozo, Luis/0000-0001-5595-2023; Entrena,
   Luis/0000-0001-6021-165X
CR AGUIRRE MA, 2002, 4 EUR WORKSH MICR ED, P193
   ARNOLD JM, 1993, IEEE INT C COMP DES, P482
   *ATMEL, 1998, CONF LOG DES APPL BO
   *ATMEL, 2002, AT94K FIELD PROGRAMM
   BARNHART C, MIT CHEAP VISION MAC
   Benini L., 2001, IEEE Circuits and Systems Magazine, V1, P6, DOI 10.1109/7384.928306
   CARMICHAEL C, 1999, XILINX APPL NOTE, V137
   Compton K, 2002, ACM COMPUT SURV, V34, P171, DOI 10.1145/508352.508353
   *COR IM, MVTOOLS DAT
   DEHON A, 2000, DENSITY ADVANTAGE CO, P41
   DERBYSHIRE A, 2000, 8 ANN IEEE S FIELD P
   FAURA J, 1997, P FPL 97, P1
   Finc A, 2005, J SYST ARCHITECT, V51, P315, DOI 10.1016/j.sysarc.2004.11.002
   HAENNI JO, 1998, 6 ANN IEEE S FIELD P
   Hartenstein R, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P642, DOI 10.1109/DATE.2001.915091
   Khan J, 2002, LECT NOTES COMPUT SC, V2438, P69
   Kim H, 2001, IEEE T VLSI SYST, V9, P509, DOI 10.1109/92.931228
   Konolige K., 2007, Sri small vision system users manual
   Lisa F., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P392
   Lysaght P, 2005, IEEE DES TEST COMPUT, V22, P85, DOI 10.1109/MDT.2005.36
   LYSAGHT P, 1993, EUROPEAN FPL 93, P82
   *MATR IM, MATR ODYSS XPRO DAT
   MENGIBAR L, 1999, 14 DES CIRC INT SYST, P385
   NAEYUCK C, 2000, IEE ELECT LETT, V36
   *OMN TECHN INC, 1998, OV5510 OMN TECHN INC
   *TEX INSTR, TMS320C62 DSP TEX IN
   WIRTHLIN MJ, 1995, IEEE S FPGAS CUST CO, P99
NR 27
TC 3
Z9 6
U1 0
U2 4
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2007
VL 53
IS 9
BP 568
EP 576
DI 10.1016/j.sysarc.2006.12.008
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 183PQ
UT WOS:000247585100002
DA 2024-07-18
ER

PT J
AU Lee, IG
   Lee, SK
AF Lee, Il-Gu
   Lee, Sok-Kyu
TI Efficient automatic gain control algorithm and architecture for wireless
   LAN receivers
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE AGC; WLAN; MIMO-OFDM; receiver architecture
AB The performance of a receiver front-end limits the quality and range of the given communication link. An appropriate design based on well-defined system parameters and architecture can make a huge difference in the performance, cost and marketability of the entire system. In particular, there is a need for improved digital automatic gain control (AGC) for use in multi-input multi-output orthogonal frequency division multiplexing (MIMO-OFDM) systems with application to wireless local area networks (WLANs), targeted for the upcoming 802.11n standard [Heejung Yu et al., IEEE 802.11 wireless LANs ETRI proposal specification for IEEE 802.11 TGn, IEEE 802.11 document, doc. No. 11-04-0923-00-000n, August, 2004; H. Yu, T. Jeon, S. Lee, Design of dual-band MIMO-OFDM system for next generation wireless LAN, in: IEEE International Conference on Communications (ICC), May, 2005]. In this paper, we propose an efficient algorithm and implementation of the digital AGC for next generation WLANs. The proposed AGC algorithm has two feedback loops for gain control to improve convergence speed, and at the same time maintains the stability of the AGC circuit. Also, a complete set of parameters for practical implementation is obtained by various experiments with fixed point constraints and accuracy requirements. (c) 2006 Elsevier B.V. All rights reserved.
C1 ETRI, Next Generat Wireless LAN Res Team, Taejon 305700, South Korea.
C3 Electronics & Telecommunications Research Institute - Korea (ETRI)
RP Lee, IG (corresponding author), ETRI, Next Generat Wireless LAN Res Team, 161 Gajeong Dong, Taejon 305700, South Korea.
EM iglee@etri.re.kr
CR FORT A, 2003, GLOBECOM, V3, P1335
   HEEJUNG Y, 2004, 1104092300000N IEEE
   Jiménez VPG, 2004, IEEE T CONSUM ELECTR, V50, P1016, DOI 10.1109/TCE.2004.1362493
   YU H, 2005, IEEE INT C COMM ICC
NR 4
TC 1
Z9 2
U1 0
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2007
VL 53
IS 7
BP 379
EP 385
DI 10.1016/j.sysarc.2006.11.002
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 184NY
UT WOS:000247649900004
DA 2024-07-18
ER

PT J
AU Eeckhout, L
   Niar, S
   De Bosschere, K
AF Eeckhout, L
   Niar, S
   De Bosschere, K
TI Optimal sample length for efficient cache simulation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE computer architecture; performance analysis; trace sampling; cold-start
   problem
AB Architectural simulations of microprocessors are extremely time-consuming nowadays due to the ever increasing complexity of current applications. In order to get realistic workloads on current hardware, benchmarks need to be constructed with huge dynamic instruction counts. For example, SPEC released the CPU2000 benchmark suite containing benchmarks that have a dynamic instruction count of several hundreds of billions of instructions. This is beneficial for real hardware evaluation. However, simulating these workloads is impractical if not impossible if we take into account that many simulation runs are needed in order to evaluate a large number of design points. Trace sampling is often used as a practical solution for this problem. In trace sampling, several representative samples are chosen from a real program trace. Since the sampled trace is much shorter than the original trace, a significant simulation speedup is obtained. In this paper, we study what is the optimal sample size to achieve a given level of accuracy while maximizing the total simulation speedup. From various experiments using SPEC CPU2000, we conclude that the optimal sample length (i) is not fixed over benchmarks, and (ii) increases with increasing warmup lengths. As such, we propose an algorithm that determines the optimal sample length per benchmark under different warmup scenarios. This is done within the context of sampled cache simulation. (c) 2005 Elsevier B.V. All rights reserved.
C1 Univ Ghent, Dept Elect & Informat Syst, B-9000 Ghent, Belgium.
   Univ Valenciennes Le Mont Houy, LAMIH, ROI, F-59313 Valenciennes, France.
C3 Ghent University; Centre National de la Recherche Scientifique (CNRS);
   Universite Polytechnique Hauts-de-France
RP Univ Ghent, Dept Elect & Informat Syst, Sint Pietersnieuwstr 41, B-9000 Ghent, Belgium.
EM leeckhou@elis.ugent.be; smail.niar@univ-valenciennes.fr;
   kdb@elis.ugent.be
RI De Bosschere, Koen OM/P-6865-2014
CR Abraham S.G., 1993, ACM SIGMETRICS C MEA, P24
   Conte TM, 1998, IEEE T COMPUT, V47, P714, DOI 10.1109/12.689650
   Conte TM, 1996, PR IEEE COMP DESIGN, P468, DOI 10.1109/ICCD.1996.563595
   CROWLEY P, 1998, P 1 WORKSH WORKL CHA
   EECKHOUT L, 2003, P 2003 HIGH PERF COM, P267
   Haskins JW, 2003, INT SYM PERFORM ANAL, P195, DOI 10.1109/ISPASS.2003.1190246
   Haskins JW, 2001, PR IEEE COMP DESIGN, P32, DOI 10.1109/ICCD.2001.955000
   KESSLER RE, 1994, IEEE T COMPUT, V43, P664, DOI 10.1109/12.286300
   LAFAGE T, 2000, IEEE 3 ANN WORKSH WO
   LAHA S, 1988, IEEE T COMPUT, V37, P1325, DOI 10.1109/12.8699
   LAUTERBACH G, 1993, TR9322 SMLI
   MARTONOSI M, 1993, P 1993 ACM SIGMETRIC, P248
   Nguyen AT, 1997, IPPS PROC, P39, DOI 10.1109/IPPS.1997.580842
   Sherwood T., 2002, SIGPLAN Notices, V37, P45, DOI 10.1145/605432.605403
   Sherwood T, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P3, DOI 10.1109/PACT.2001.953283
   Skadron K, 1999, IEEE T COMPUT, V48, P1260, DOI 10.1109/12.811115
   SRIVASTAVA A, 1994, 942 W RES LAB
   WOOD DA, 1991, P 1991 SIGMETRICS C, P79
   WUNDERLICH RE, 2003, P 30 ANN INT S COMP
NR 19
TC 1
Z9 1
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2005
VL 51
IS 9
BP 513
EP 525
DI 10.1016/j.sysarc.2004.12.004
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 963CJ
UT WOS:000231780200001
DA 2024-07-18
ER

PT J
AU Rico, R
   Pérez, JI
   Frutos, JA
AF Rico, R
   Pérez, JI
   Frutos, JA
TI The impact of x86 instruction set architecture on superscalar processing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE instruction level parallelism; instruction set architecture; DDG-based
   quantification
AB Performance improvement of x86 processors is a relevant matter. From the point of view of superscalar processing, it is necessary to complement the studies on instruction use with analogous ones on data use and, furthermore, analyze the data flow graphs, as its dependencies are responsible for limitations on ILP. In this work, using instruction traces from common applications, quantitative analyses of implicit operands, memory addressing and condition codes have been performed, three sources of significant limitations on the maximum achievable parallelism in the x86 architecture. In order to get a deeper knowledge of these limitations, the data dependence graphs are built from traces. By means of graph matrix representation, potentially exploitable parallelism is quantified and parallelism distributions from the traces are shown. The method has also been applied to measure the impact of the use of condition codes. Results are compared with previous work and some conclusions are presented relating the obtained degree of parallelism with negative characteristics of x86 instruction set architecture. (C) 2004 Elsevier B.V. All rights reserved.
C1 Univ Alcala de Henares, Dept Comp Engn, Alcala De Henares 28871, Spain.
C3 Universidad de Alcala
RP Univ Alcala de Henares, Dept Comp Engn, Alcala De Henares 28871, Spain.
EM rafael.rico@uah.es
RI GOMEZ PEREZ, JOSE IGNACIO/ABC-1114-2021
OI GOMEZ PEREZ, JOSE IGNACIO/0000-0002-8678-9123
CR ADAMS TL, 1989, P 3 INT C ARCH SUPP, P152
   [Anonymous], 1998, ALPHA ARCHITECTURE H
   AUSTIN TM, 1992, ACM COMP AR, V20, P342, DOI 10.1145/146628.140395
   Bhandarkar D, 1997, THIRD INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE - PROCEEDINGS, P288
   Gochman S., 2003, INTEL TECHNOLOGY J, V07, P21
   Huang IJ, 2002, IEICE T INF SYST, VE85D, P929
   Huang IJ, 2002, IEEE T VLSI SYST, V10, P44, DOI 10.1109/92.988729
   ICO R, UAHAUTGAP200301
   JOUPPI NP, 1989, P 3 INT C ARCH SUPP, P272
   KUMAR M, 1988, IEEE T COMPUT, V37, P1088, DOI 10.1109/12.2259
   Mutlu O, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P129, DOI 10.1109/HPCA.2003.1183532
   POSTIFF MA, 1998, P 3 WORKSH INT COMP
   POTTER T, 1994, IEEE MICRO, V14, P18, DOI 10.1109/MM.1994.363070
   Smith JE, 1995, P IEEE, V83, P1609, DOI 10.1109/5.476078
   STEFANOVIC D, 2000, P EUR C PAR COMP EUR
   THEOBALD KB, 1992, P 25 ANN INT S MICR, P10
   TULLSEN DM, 1995, ACM COMP AR, P392, DOI 10.1109/ISCA.1995.524578
   WALL DW, 1991, P 4 INT C ARCH SUPP, P176
NR 18
TC 3
Z9 3
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2005
VL 51
IS 1
BP 63
EP 77
DI 10.1016/j.sysarc.2004.07.002
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 887YZ
UT WOS:000226342700005
DA 2024-07-18
ER

PT J
AU Egan, C
   Steven, G
   Quick, P
   Anguera, R
   Steven, F
   Vintan, L
AF Egan, C
   Steven, G
   Quick, P
   Anguera, R
   Steven, F
   Vintan, L
TI Two-level branch prediction using neural networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE neural branch prediction; two-level adaptive branch prediction;
   backpropagation network; learning vector quantisation network
AB Dynamic branch prediction in high-performance processors is a specific instance of a general time series prediction problem that occurs in many areas of science. Most branch prediction research focuses on two-level adaptive branch prediction techniques, a very specific solution to the branch prediction problem. An alternative approach is to look to other application areas and fields for novel solutions to the problem. In this paper, we examine the application of neural networks to dynamic branch prediction. We retain the first level history register of conventional two-level predictors and replace the second level PHT with a neural network. Two neural networks are considered: a learning vector quantisation network and a backpropagation network. We demonstrate that a neural predictor can achieve misprediction rates comparable to conventional two-level adaptive predictors and suggest that neural predictors merit further investigation. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Hertfordshire, Hatfield AL10 9AB, Herts, England.
   Univ Lucian Blaga Sibiu, Sibiu 2400, Romania.
C3 University of Hertfordshire; Lucian Blaga University of Sibiu
RP Univ Hertfordshire, Coll Lane, Hatfield AL10 9AB, Herts, England.
EM c.egan@herts.ac.uk
CR [Anonymous], MICRO 24
   BALL T, 1993, SIGPLAN NOTICES, V28, P300, DOI 10.1145/173262.155119
   BURGER D, 1997, IEEE COMPUTER    SEP, P46
   CALDER B, 1995, SIGPLAN NOTICES, V30, P79, DOI 10.1145/223428.207118
   Callan R., 1999, ESSENCE NEURAL NETWO
   CHANG P, 1995, MICRO 29, P252
   CHANG P, 1994, MICRO 27, P22
   CHEN IK, 1996, P 7 INT C ARCH SUPP, P128
   Egan C, 2002, LECT NOTES COMPUT SC, V2299, P179
   EGAN C, 2001, DIGITAL SYSTEMS DESI, P186
   EGAN C, 2000, THESIS U HERTFORDSHI
   Evers M, 1998, CONF PROC INT SYMP C, P52, DOI 10.1109/ISCA.1998.694762
   GALLANT SI, 1993, NEURAL NETWORKS EXPE
   Hennessy J., 2017, Computer Architecture, Sixth Edition: A Quantitative Approach, V6th
   *INT CORP, TOUR PENT PRO PROC M
   Jiménez DA, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P197, DOI 10.1109/HPCA.2001.903263
   Kessler RE, 1999, IEEE MICRO, V19, P24, DOI 10.1109/40.755465
   LEE CC, 1997, MICRO 30, P4
   MCFARLING S, 1993, TN36 DEC
   Mudge T, 1996, LIMITS BRANCH PREDIC
   NAIR R, 1995, MICRO 28, P15
   PAN S, 1992, ARCHITECTURAL SUPPOR, P76
   Patt YN, 1997, COMPUTER, V30, P51, DOI 10.1109/2.612249
   SECHREST S, 1995, MICRO 29, P264
   Sprangle E, 1997, ACM COMP AR, P284, DOI 10.1145/384286.264210
   Steven G, 1997, MICROPROCESS MICROSY, V20, P391, DOI 10.1016/S0141-9331(96)01101-5
   Steven G, 2001, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS, P178, DOI 10.1109/DSD.2001.952279
   STEVEN GB, 2000, 18 IASTED INT C APPL
   STEVEN GB, 1999, CSCS 12 BUCH ROM MAY, P145
   VINTAN L, 2000, ROMANIAN J INFORMATI
   VINTAN L, 1999, PREDICTING BRANCHES
   VINTAN L., 1999, INT JOINT C NEUR NET
   VINTAN LN, 1999, EUROMICRO99 MILAN, V1, P441
   YEH T, 1992, MICRO 25, P129
   YEH TY, 1992, INT S COMP ARCH, P124
   [No title captured]
NR 36
TC 10
Z9 10
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2003
VL 49
IS 12-15
BP 557
EP 570
DI 10.1016/S1383-7621(03)00095-X
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 752LK
UT WOS:000187162000007
DA 2024-07-18
ER

PT J
AU Theelen, BD
   Verschueren, AC
   Suárez, VVR
   Stevens, MPJ
   Nuñez, A
AF Theelen, BD
   Verschueren, AC
   Suárez, VVR
   Stevens, MPJ
   Nuñez, A
TI A scalable single-chip multi-processor architecture with on-chip RTOS
   kernel
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE architecture platform; embedded system; hardware kernel;
   multi-processor; multi-tasking; real-time operating system;
   system-on-chip
ID NETWORKS
AB Now that system-on-chip technology is emerging, single-chip multi-processors are becoming feasible. A key problem of designing such systems is the complexity of their on-chip interconnects and memory architecture. It is furthermore unclear at what level software should be integrated. An example of a single-chip multi-processor for real-time (networked) embedded systems is the multi-microprocessor (MmuP). Its architecture consists of a scalable number of identical master processors and a configurable set of shared co-processors. Additionally, an on-chip real-time operating system kernel is included to support transparent multi-tasking over the set of master processors. In this paper, we explore the main design issues of the architecture platform on which the MmuP is based. In addition, synthesis results are presented for a lightweight configuration of this architecture platform. (C) 2003 Elsevier B.V. All rights reserved.
C1 Eindhoven Univ Technol, Informat & Commun Syst Grp, Fac Elect Engn, NL-5600 MB Eindhoven, Netherlands.
   SafeNet BV, NL-5260 AA Vugt, Netherlands.
   Univ Las Palmas Gran Canaria, Appl Microelect Res Inst, Las Palmas Gran Canaria 35017, Spain.
C3 Eindhoven University of Technology; Universidad de Las Palmas de Gran
   Canaria
RP Eindhoven Univ Technol, Informat & Commun Syst Grp, Fac Elect Engn, POB 513, NL-5600 MB Eindhoven, Netherlands.
EM b.d.theelen@tue.nl
RI Nunez, Antonio/M-1726-2014
OI Nunez, Antonio/0000-0003-1295-1594
CR Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bergamaschi RA, 2001, IEEE DES TEST COMPUT, V18, P32, DOI 10.1109/54.953270
   Cordan B, 1999, PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P623, DOI 10.1109/CICC.1999.777358
   Forsell M, 2002, IEEE MICRO, V22, P46, DOI 10.1109/MM.2002.1044299
   Goossens K, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P423, DOI 10.1109/DATE.2002.998309
   Handy J., 1993, The cache memory book
   HARDIN DS, 2001, IEEE INSTRUMENTATION, P54
   *IBM, 1999, COR BUS ARCH COR WHI
   *IEE COMP CONTR DE, 1994, IEEE C DIG IEE
   *INT CORP, 1993, MICR, V2, P1
   Lyonnard D, 2001, DES AUT CON, P518, DOI 10.1109/DAC.2001.935563
   Nakano T., 1995, Proceedings of the 12th TRON Projects International Symposium (Cat. No.95TB100011), P34, DOI 10.1109/TRON.1995.494740
   OSBORNE A, 1978, INTRO MICROCOMPUTERS, V2
   Rathnam S, 1996, DIGEST OF PAPERS: COMPCON SPRING 96, FORTY-FIRST IEEE COMPUTER SOCIETY INTERNATIONAL CONFERENCE - INTELLECTUAL LEVERAGE, P319, DOI 10.1109/CMPCON.1996.501790
   SIEMENS AG, 1988, MICROCOMPUTER COMPON, P259
   Verschueren A. C., 1999, ProRISC/IEEE 10th Annual Workshop on `Circuits and Systems and Signal Processing', P563
   VERSCHUEREN AC, 1998, P EUR 98, V1, P42
   VERSCHUEREN AC, 1992, THESIS EINDHOVEN U T
   *XIL INC, 2001, SPART 2 2 5V FPGA FA
NR 19
TC 4
Z9 4
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2003
VL 49
IS 12-15
BP 619
EP 639
DI 10.1016/S1383-7621(03)00101-2
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 752LK
UT WOS:000187162000010
DA 2024-07-18
ER

PT J
AU Patil, R
   Muneeswaran, S
   Sachidananda, V
   Gurusamy, M
AF Patil, Rajendra
   Muneeswaran, Sivaanandh
   Sachidananda, Vinay
   Gurusamy, Mohan
TI E-Audit: Distinguishing and investigating suspicious events for APTs
   attack detection
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Advanced Persistent Threats; Threat-likely events; SmartProvenance
   graph; Graph-optimization; Conclusion stage; MITRE
ID PERSISTENT; THREATS
AB To detect Advanced Persistent Threats (APTs), recent research efforts focus on modeling the common attack kill chain. The provenance graph is one of the proven techniques which maintains a long-term historic correlation of the attack stages to model the kill chain. However, it is overwhelming to model the kill chain by inspecting the high volume of system events. The paper proposes E-Audit, a hybrid (event-correlation and classification) approach to model the APT kill chain based on threat-likely events that are suspicious events on the system. E-Audit first distinguishes the threat-likely events and builds a provenance graph for threat-likely events only. Second, it assesses the APT campaigns, identifies the attack-irrelevant campaigns, and removes the corresponding paths from the graph. The novel sequence-based model assesses the APT campaigns as a sequence to identify the attack-relevant and attack-irrelevant campaigns. We evaluated the effectiveness of E-Audit over the audit logs dataset. We validated it in real-time using audit logs generated over the enterprise network set-up. The experimental results show that E-Audit can distinguish 668 threat-likely events from the 183223 system events in 174 ms on average and effectively detect the APT attacks with 99.71% accuracy and generate the kill chain.
C1 [Patil, Rajendra; Muneeswaran, Sivaanandh; Sachidananda, Vinay; Gurusamy, Mohan] Natl Univ Singapore, Singapore 43017, Singapore.
C3 National University of Singapore
RP Patil, R (corresponding author), Natl Univ Singapore, Singapore 43017, Singapore.
EM rpatil@kth.se
CR Alsaheel A, 2021, PROCEEDINGS OF THE 30TH USENIX SECURITY SYMPOSIUM, P3005
   Alshamrani A, 2019, IEEE COMMUN SURV TUT, V21, P1851, DOI 10.1109/COMST.2019.2891891
   Anjum MM, 2022, 37TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, P1684, DOI 10.1145/3477314.3507097
   Braun U.J., 2008, P 3 USENIX WORKSH HO, P1
   Chandola V, 2012, IEEE T KNOWL DATA EN, V24, P823, DOI 10.1109/TKDE.2010.235
   Chen P, 2014, LECT NOTES COMPUT SC, V8735, P63, DOI 10.1007/978-3-662-44885-4_5
   Clause J., 2007, P 2007 INT S SOFTW T, DOI [10.1145/1273463.1273490, DOI 10.1145/1273463.1273490]
   Dey Saumen C., 2011, Scientific and Statistical Database Management. Proceedings 23rd International Conference, SSDBM 2011, P225, DOI 10.1007/978-3-642-22351-8_13
   Ghafir I, 2018, FUTURE GENER COMP SY, V89, P349, DOI 10.1016/j.future.2018.06.055
   github, 2020, Operationally transparent cyber (OpTC) data release
   Groth P., 2013, PROV OVERVIEW OVERVI
   Han XY, 2020, Arxiv, DOI arXiv:2001.01525
   Hochreiter S, 1997, NEURAL COMPUT, V9, P1735, DOI [10.1162/neco.1997.9.1.1, 10.1007/978-3-642-24797-2]
   Hossain MN, 2020, P IEEE S SECUR PRIV, P1139, DOI 10.1109/SP40000.2020.00064
   Hossain MN, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P1723
   Hossain MN, 2017, PROCEEDINGS OF THE 26TH USENIX SECURITY SYMPOSIUM (USENIX SECURITY '17), P487
   Hua YX, 2019, IEEE COMMUN MAG, V57, P114, DOI 10.1109/MCOM.2019.1800155
   Hussein J, 2015, IFIP ADV INF COMM TE, V454, P109, DOI 10.1007/978-3-319-18491-3_8
   Hutchins E, 2011, PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON INFORMATION WARFARE AND SECURITY, P113
   Keromytis A. D., 2018, TRANSPARENT COMPUTIN
   Lemay A, 2018, COMPUT SECUR, V72, P26, DOI 10.1016/j.cose.2017.08.005
   Li LF, 2014, BEHAV INFORM TECHNOL, V33, P1136, DOI 10.1080/0144929X.2013.875221
   Li ZY, 2021, COMPUT SECUR, V106, DOI 10.1016/j.cose.2021.102282
   Liu YS, 2018, 25TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2018), DOI 10.14722/ndss.2018.23254
   Ma SQ, 2016, 23RD ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2016), DOI 10.14722/ndss.2016.23350
   Mahmoud M., 2023, Digit. Threats: Res. Pract., V4, P1
   Mamun M, 2021, IEEE INT CONF TRUST, P693, DOI 10.1109/TrustCom53373.2021.00102
   Martins Goncalo, 2015, 2015 Resilience Week (RWS). Proceedings, P1, DOI 10.1109/RWEEK.2015.7287428
   Maynor D., 2011, Metasploit toolkit for penetration testing
   Miao H, 2019, PROC INT CONF DATA, P1710, DOI 10.1109/ICDE.2019.00179
   Milajerdi SM, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P1795, DOI 10.1145/3319535.3363217
   Milajerdi SM, 2019, P IEEE S SECUR PRIV, P1137, DOI 10.1109/SP.2019.00026
   Missier Paolo., 2013, School of Computing Science Technical Report Series
   Moreau L, 2015, Arxiv, DOI arXiv:1504.02616
   Mummadi A, 2021, INT C ART INT DAT SC, P27
   Pei KX, 2016, ANN COMPUT SECURITY, P583, DOI 10.1145/2991079.2991122
   Ranzato M, 2016, Arxiv, DOI [arXiv:1511.06732, 10.48550/arXiv.1511.06732]
   Riedl M.O., 2004, AAMAS '04 Proceedings of the Third International Joint Conference on Autonomous Agents and Multiagent Systems, New York, New York, V1, P186
   Shen Y, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P905
   Shen Y, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P592, DOI 10.1145/3243734.3243811
   Strom B.E., 2018, Technical Report, P1
   Tang Liang, 2011, P 20 ACM INT C INFOR, P785, DOI 10.1145/2063576.2063690
   Tankard Colin, 2011, Network Security, V2011, P16, DOI 10.1016/S1353-4858(11)70086-1
   Ul Hassan W, 2018, 25TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2018), DOI 10.14722/ndss.2018.23141
   Ul Hassan W, 2020, P IEEE S SECUR PRIV, P1172, DOI 10.1109/SP40000.2020.00096
   Ul Hassan W, 2019, 26TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2019), DOI 10.14722/ndss.2019.23349
   Ussath Martin, 2016, 2016 Annual Conference on Information Science and Systems (CISS), P181, DOI 10.1109/CISS.2016.7460498
   Wang Q, 2020, 27TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2020), DOI 10.14722/ndss.2020.24167
   Wang S, 2022, IEEE T INF FOREN SEC, V17, P3972, DOI 10.1109/TIFS.2022.3208815
   Yadav T, 2015, COMM COM INF SC, V536, P438, DOI 10.1007/978-3-319-22915-7_40
   Yuan LH, 2006, P IEEE S SECUR PRIV, P199
   Zeng J, 2021, 28TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2021), DOI 10.14722/ndss.2021.24549
   Zhong M, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21041113
NR 53
TC 1
Z9 1
U1 7
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2023
VL 144
AR 102988
DI 10.1016/j.sysarc.2023.102988
EA SEP 2023
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA T6ZV2
UT WOS:001079454700001
DA 2024-07-18
ER

PT J
AU Gao, Y
   Chen, LQ
   Han, JG
   Wu, G
   Liu, SH
AF Gao, Yuan
   Chen, Liquan
   Han, Jinguang
   Wu, Ge
   Liu, Suhui
TI Similarity-based deduplication and secure auditing in IoT decentralized
   storage
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Internet of Things; Blockchain; Similarity-based deduplication;
   Decentralized storage
AB Data storage is becoming more difficult due to the network technology's rapid development, especially with the significant advancement in Internet of Things (IoT). To solve this problem, various cloud storage-based deduplication schemes have been extensively studied to alleviate the storage burden of local IoT devices. However, recent evidence has revealed the deficiencies of these centralized data management schemes related to poor adaptability and lack of resistance to the single point of failure. Most existing deduplication approaches only perform deduplication on the same data, lacking consideration of the IoT data similarity characteristics. Also, these approaches keep only one copy of all data stored on the cloud server, making them valid only if the cloud storage provider is fully trustable, and the applicability of the solution is significantly reduced. What is important, outsourcing storage takes away control of data from their owners, security audits thus should also be considered in secure data storage research. To tackle these issues, we propose a similarity-based deduplication and secure auditing in the IoT decentralized storage scheme. Specifically, our scheme utilizes a novel similarity-based deduplication method based on the multi-server storage model to achieve efficient space saving while protecting data security. Furthermore, the proposed scheme ensures the integrity and availability of data by introducing similarity-based proofs of data ownership and similarity-based data integrity auditing. On this basis, our scheme further adopts a similarity-based secure auditing mechanism to achieve decentralized public auditing without the third-party auditor, in which the audit results of outsourced data are shared on blockchain to avoid repetitive audit tasks. We verify the correctness and effectiveness of our proposed scheme through rigorous theoretical analysis and extensive experimental results.
C1 [Gao, Yuan; Chen, Liquan; Han, Jinguang; Wu, Ge; Liu, Suhui] Southeast Univ, Sch Cyber Sci & Engn, Nanjing 210096, Peoples R China.
   [Chen, Liquan] Purple Mt Labs Network & Commun Secur, Nanjing 211111, Peoples R China.
C3 Southeast University - China
RP Chen, LQ (corresponding author), Southeast Univ, Sch Cyber Sci & Engn, Nanjing 210096, Peoples R China.
EM yuan_gao@seu.edu.cn; Lqchen@seu.edu.cn; jghan@seu.edu.cn;
   gewu@seu.edu.cn; suhliu@126.com
FU National Key Research and Development Program of China [2020YFE0200600];
   National Natural Science Foundation of China [62002058, U22B2026];
   Natural Science Foundation of Jiangsu Province, China [BK20200391]
FX This research is supported by National Key Research and Development
   Program of China (2020YFE0200600) , National Natural Science Foundation
   of China (No. 62002058, U22B2026) and Natural Science Foundation of
   Jiangsu Province, China (No. BK20200391) .
CR Abd El-Latif AA, 2020, IEEE T NETW SERV MAN, V17, P118, DOI 10.1109/TNSM.2020.2969863
   [Anonymous], 2023, GNU MULTIPLE PRECISI
   [Anonymous], 2023, Pairing based cryptography library
   [Anonymous], 2023, INTERNET DATASET
   Bao F, 2003, LECT NOTES COMPUT SC, V2836, P301
   Benisi NZ, 2020, J NETW COMPUT APPL, V162, DOI 10.1016/j.jnca.2020.102656
   Cai CJ, 2021, IEEE T DEPEND SECURE, V18, P131, DOI 10.1109/TDSC.2018.2877332
   Caranti A, 2022, J ALGEBRA, V610, P831, DOI 10.1016/j.jalgebra.2022.08.001
   Das P, 2022, ASIA CCS'22: PROCEEDINGS OF THE 2022 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P682, DOI 10.1145/3488932.3517389
   Fuller B, 2020, INFORM COMPUT, V275, DOI 10.1016/j.ic.2020.104602
   Hasan HR, 2022, IEEE ACCESS, V10, P17707, DOI 10.1109/ACCESS.2022.3149312
   Hasan M., 2022, State of IoT 2022: Number of Connected IoT Devices Growing 18% to 14.4 Billion Globally
   Huang JQ, 2019, IEEE T IND INFORM, V15, P3680, DOI 10.1109/TII.2019.2903342
   Huang Ke, 2021, IEEE TRANS CLOUD COM
   Jiang T, 2023, IEEE T DEPEND SECURE, V20, P2466, DOI 10.1109/TDSC.2022.3185313
   Jiang YM, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19092042
   Li JX, 2020, INFORM PROCESS MANAG, V57, DOI 10.1016/j.ipm.2020.102382
   Li RN, 2019, IEEE T SERV COMPUT, V12, P762, DOI 10.1109/TSC.2018.2853167
   Li S, 2022, IEEE Trans Serv Comput, P1
   Liu B, 2017, 2017 IEEE 24TH INTERNATIONAL CONFERENCE ON WEB SERVICES (ICWS 2017), P468, DOI 10.1109/ICWS.2017.54
   Liu JF, 2017, PERVASIVE MOB COMPUT, V41, P231, DOI 10.1016/j.pmcj.2017.03.010
   Liu SQ, 2023, COMPUT STAND INTER, V85, DOI 10.1016/j.csi.2022.103718
   Liu SH, 2022, J SYST ARCHITECT, V130, DOI 10.1016/j.sysarc.2022.102648
   Manku GS, 2007, P 16 INT C WORLD WID, P141, DOI DOI 10.1145/1242572.1242592
   Ming Y, 2022, IEEE INTERNET THINGS, V9, P15639, DOI 10.1109/JIOT.2022.3150042
   Pramukantoro ES, 2017, INT C TELECOMMUN SYS
   Savaglio C, 2021, ACM T INTERNET TECHN, V21, DOI 10.1145/3402444
   Shafagh H., 2017, P 2017 CLOUD COMP SE, P45, DOI DOI 10.1145/3140649.3140656
   Shah Meet, 2020, 2020 4th International Conference on Trends in Electronics and Informatics (ICOEI). Proceedings, P384, DOI 10.1109/ICOEI48184.2020.9143004
   Shen M, 2019, IEEE INTERNET THINGS, V6, P7702, DOI 10.1109/JIOT.2019.2901840
   Sood S., 2011, CIKM, P1117
   Talasila P, 2019, IEEE INT CONF CL NET, DOI 10.1109/cloudnet47604.2019.9064140
   Tian GH, 2022, IEEE T DEPEND SECURE, V19, P3941, DOI 10.1109/TDSC.2021.3114160
   Wang MZ, 2020, COMPUT COMMUN, V157, P124, DOI 10.1016/j.comcom.2020.04.023
   Wen YH, 2018, DESIGN CODE CRYPTOGR, V86, P2495, DOI 10.1007/s10623-018-0459-4
   Wu CG, 2022, J SYST ARCHITECT, V125, DOI 10.1016/j.sysarc.2022.102441
   Wu SZ, 2020, PR IEEE COMP DESIGN, P155, DOI 10.1109/ICCD50377.2020.00039
   Xu Y, 2021, IEEE T EMERG TOP COM, V9, P1421, DOI 10.1109/TETC.2020.3005610
   Yuan HR, 2020, INFORM SCIENCES, V541, P409, DOI 10.1016/j.ins.2020.07.005
   Zeng XZ, 2017, J SYST ARCHITECT, V72, P93, DOI 10.1016/j.sysarc.2016.06.008
   Zhang C, 2022, IEEE T PARALL DISTR, V33, P4176, DOI 10.1109/TPDS.2022.3179992
   Zhang JB, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102098
   Zhang YY, 2022, IEEE T IND INFORM, V18, P2849, DOI 10.1109/TII.2021.3099210
   Zhao M, 2021, 2021 IEEE 15TH INTERNATIONAL CONFERENCE ON BIG DATA SCIENCE AND ENGINEERING (BIGDATASE 2021), P95, DOI 10.1109/BigDataSE53435.2021.00023
   Zhao YD, 2023, AGRICULTURE-BASEL, V13, DOI 10.3390/agriculture13020274
NR 45
TC 1
Z9 1
U1 5
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2023
VL 142
AR 102961
DI 10.1016/j.sysarc.2023.102961
EA AUG 2023
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA R3BD6
UT WOS:001063127300001
DA 2024-07-18
ER

PT J
AU He, WP
   Feng, D
   Wang, F
   Li, BQ
   Lu, MT
AF He, Wenpeng
   Feng, Dan
   Wang, Fang
   Li, Baoquan
   Lu, Mengting
TI PH-ORAM: An efficient persistent ORAM design for hybrid memory systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hybrid Memory Systems; Privacy; Data Persistence; Crash Consistency;
   Oblivious RAM
AB The hybrid memory system (HMS), composed of DRAM and NVM, shows great potential for constructing large-scale, high-performance, and persistent memory systems. However, it is vulnerable to side-channel attacks that exploit the memory access pattern of programs to infer sensitive information. While Oblivious RAM (ORAM) is a general solution to defend against such attacks, it is not ready to be applied to HMSs. ORAM randomly distributes data across the entire memory space, causing the HMSs to lose the data persistence feature of NVM. An unexpected system crash will cause the DRAM data to be lost. Moreover, inconsistency may occur between metadata and data when the system crash interrupts ongoing ORAM operations. The inconsistency can cause the system to lose some NVM blocks after a crash reconstruction. How to effectively ensure data persistence and crash consistency in oblivious (or ORAM-protected) hybrid memory systems is still an open problem.This paper proposes PH-ORAM, an efficient ORAM design that provides a secure and persistent program execution environment on hybrid memory systems. First, we analyze the challenges of designing a persistent oblivious HMS and propose Persistent Duplication, an NVM-friendly data persistence scheme that does not require extra NVM writes or battery backup to persist DRAM data. Then, we analyze the consistency issues in NVM-based Ring ORAM systems and propose State-Aware stash management, a lightweight crash-consistent scheme that does not degrade system security and performance. Finally, we conduct cycle-accurate simulations to analyze the efficiency of PH-ORAM. Compared with the baseline Ring ORAM without any persistence support, PH-ORAM only increases the execution time by 0.6% on average.
C1 [He, Wenpeng; Feng, Dan; Wang, Fang; Li, Baoquan; Lu, Mengting] Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Huazhong, Peoples R China.
   [He, Wenpeng; Feng, Dan; Wang, Fang; Li, Baoquan; Lu, Mengting] Minist Educ China, Engn Res Ctr Data Storage Syst & Technol, Key Lab Informat Storage Syst, Wuhan Natl Lab Optoelect, Wuhan, Hubei, Peoples R China.
   [Wang, Fang] Shenzhen Huazhong Univ Sci & Technol, Res Inst, Shenzhen, Peoples R China.
C3 Huazhong University of Science & Technology; Huazhong University of
   Science & Technology; Shenzhen Huazhong University of Science &
   Technology Research Institute; Huazhong University of Science &
   Technology
RP Wang, F (corresponding author), Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Huazhong, Peoples R China.; Wang, F (corresponding author), Minist Educ China, Engn Res Ctr Data Storage Syst & Technol, Key Lab Informat Storage Syst, Wuhan Natl Lab Optoelect, Wuhan, Hubei, Peoples R China.; Wang, F (corresponding author), Shenzhen Huazhong Univ Sci & Technol, Res Inst, Shenzhen, Peoples R China.
EM wangfang@hust.edu.cn
RI Liu, Chang/KGL-6678-2024; feng, yue/KHV-4687-2024; Wang,
   Yibin/KEZ-9645-2024; Liu, Junjie/KHV-6949-2024; Yan, Lu/KHW-7015-2024;
   li, xinyi/KEI-6391-2024; Ma, Wei/JXY-5019-2024; yu, hui/KDO-3946-2024;
   wang, haoyu/KHY-6295-2024
OI Ma, Wei/0000-0002-7344-998X; wang, haoyu/0009-0001-2467-5331
FU National Natural Science Foun-dation of China [61832020,
   JCYJ20210324141601005]; Project of Shenzhen Technology Scheme, China; 
   [U22A2027]
FX <B>Acknowledgments</B> This work was supported by the National Natural
   Science Foun-dation of China (No. U22A2027 and 61832020) , Project of
   Shenzhen Technology Scheme, China (JCYJ20210324141601005) . We are
   grate-ful to all the reviewers and editors for their worthwhile comments
   and suggestions.
CR Abu Zubair K, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P157, DOI 10.1145/3307650.3322252
   Aga S, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P372, DOI 10.1145/3307650.3322265
   Alshboul M, 2021, INT S HIGH PERF COMP, P111, DOI 10.1109/HPCA51647.2021.00019
   Alwadi M, 2021, INT S HIGH PERF COMP, P139, DOI 10.1109/HPCA51647.2021.00022
   [Anonymous], 2014, MR2A16A MRAM DAT
   [Anonymous], 2006, MICR DDR3 SDRAM DAT
   Awad A, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P104, DOI 10.1145/3307650.3322250
   Bucek J, 2018, COMPANION OF THE 2018 ACM/SPEC INTERNATIONAL CONFERENCE ON PERFORMANCE ENGINEERING (ICPE '18), P41, DOI 10.1145/3185768.3185771
   Cai M, 2020, ANN I S COM, P584, DOI 10.1109/ISCA45697.2020.00055
   Cao DY, 2021, INT S HIGH PERF COMP, P14, DOI 10.1109/HPCA51647.2021.00012
   Che YZ, 2021, 2021 INTERNATIONAL SYMPOSIUM ON SECURE AND PRIVATE EXECUTION ENVIRONMENT DESIGN (SEED 2021), P63, DOI 10.1109/SEED51797.2021.00017
   Condit J, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P133
   Costan V., 2016, IACR Cryptol. ePrint Arch, DOI DOI 10.1159/000088809
   Crooke R., 2015, INTEL 3D XPOINT LAUN
   Crooks N, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P727
   Dhiman G, 2009, DES AUT CON, P664
   Fletcher CW, 2015, ACM SIGPLAN NOTICES, V50, P103, DOI [10.1145/2694344.2694353, 10.1145/2775054.2694353]
   Fletcher CW, 2015, ANN IEEE SYM FIELD P, P215, DOI 10.1109/FCCM.2015.58
   Gentry Craig, 2013, Privacy Enhancing Technologies.13th International Symposium, PETS 2013. Proceedings: LNCS 7981, P1, DOI 10.1007/978-3-642-39077-7_1
   Goldreich Oded, 1987, Proceedings of the 19th Annual ACM Symposium on Theory of Computing. STOC'87, P182, DOI DOI 10.1145/28395.28416
   Gugnani S, 2020, PROC VLDB ENDOW, V14, P626, DOI 10.14778/3436905.3436921
   H.P. Enterprise, 2021, INT OPT PERS MEM 200
   Han XJ, 2022, INT SYMP MICROARCH, P1255, DOI 10.1109/MICRO56248.2022.00087
   He WP, 2022, J SYST ARCHITECT, V127, DOI 10.1016/j.sysarc.2022.102494
   He WP, 2020, PR IEEE COMP DESIGN, P405, DOI 10.1109/ICCD50377.2020.00074
   Hosomi M, 2005, INT EL DEVICES MEET, P473
   Intel, 2021, eADR: New opportunities for persistent memory applications
   Islam M. S., 2012, Ndss
   Kaplan David, 2016, AMD MEMORY ENCRYPTIO
   Kateja R, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P613, DOI 10.1145/3079856.3080236
   Kim Y, 2016, IEEE COMPUT ARCHIT L, V15, P45, DOI 10.1109/LCA.2015.2414456
   Kocher P, 2019, P IEEE S SECUR PRIV, P1, DOI 10.1109/SP.2019.00002
   Kokolis A, 2019, INT S HIGH PERF COMP, P596, DOI 10.1109/HPCA.2019.00012
   Lipp M, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P973
   Liu G, 2022, CONF PROC INT SYMP C, P188, DOI 10.1145/3470496.3527425
   Liu HL, 2017, 2017 IEEE 3RD INTERNATIONAL CONFERENCE ON BIG DATA SECURITY ON CLOUD (BIGDATASECURITY, IEEE 3RD INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE AND SMART COMPUTING, (HPSC) AND 2ND IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT DATA AND SECURITY (IDS), P26, DOI 10.1109/BigDataSecurity.2017.20
   Liu S, 2018, INT S HIGH PERF COMP, P310, DOI 10.1109/HPCA.2018.00035
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Maas Martin, 2013, P 2013 ACM SIGSAC C, P311, DOI DOI 10.1145/2508859
   Merkle R. C., 1980, Proceedings of the 1980 Symposium on Security and Privacy, P122
   Meza J., 2013, CASE EFFICIENT HARDW, P1, DOI [10.1184/R1/6468164.v1, DOI 10.1184/R1/6468164.V1]
   Microsoft, 2022, MICR DAT BATT SUPP G
   MOHAN C, 1992, ACM T DATABASE SYST, V17, P94, DOI 10.1145/128765.128770
   Nagarajan C, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P659, DOI 10.1145/3297858.3304045
   Ni YJ, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P836, DOI 10.1145/3352460.3358326
   Oukid I, 2016, SIGMOD'16: PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P371, DOI 10.1145/2882903.2915251
   Pinto S, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3291047
   Poremba M, 2015, IEEE COMPUT ARCHIT L, V14, P140, DOI 10.1109/LCA.2015.2402435
   Qureshi MK, 2011, INT S HIGH PERF COMP, P478, DOI 10.1109/HPCA.2011.5749753
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Raoufi M, 2023, INT S HIGH PERF COMP, P361, DOI 10.1109/HPCA56546.2023.10071064
   Raoufi M, 2022, INT S HIGH PERF COMP, P360, DOI 10.1109/HPCA53966.2022.00034
   Ren L, 2015, PROCEEDINGS OF THE 24TH USENIX SECURITY SYMPOSIUM, P415
   Ren Ling, 2013, ACM SIGARCH Computer Architecture News, V41, P571
   Rogers B, 2007, INT SYMP MICROARCH, P183, DOI 10.1109/MICRO.2007.16
   Samsung Memory Solutions Lab, 2022, MEM SEM SSD
   Sasy S, 2018, 25TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2018), DOI 10.14722/ndss.2018.23239
   Shafiee A, 2018, INT S HIGH PERF COMP, P428, DOI 10.1109/HPCA.2018.00044
   SMART, 2022, DDR4 NVDIMM
   Stefanov E., 2012, 19 ANN NETWORK DISTR
   Stefanov Emil., 2013, ACM CCS, DOI DOI 10.1145/2508859.2516660
   Wang RJ, 2018, INT S HIGH PERF COMP, P416, DOI 10.1109/HPCA.2018.00043
   Wang RJ, 2017, INT S HIGH PERF COMP, P325, DOI 10.1109/HPCA.2017.9
   Wu G, 2012, INT C PAR DISTRIB SY, P628, DOI 10.1109/ICPADS.2012.90
   Xia F, 2017, 2017 USENIX ANNUAL TECHNICAL CONFERENCE (USENIX ATC '17), P349
   Ye M, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P403, DOI 10.1109/MICRO.2018.00040
   Youngdon Choi, 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P46, DOI 10.1109/ISSCC.2012.6176872
   Yu XY, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P616, DOI 10.1145/2749469.2750413
   Zhang BW, 2022, PROC VLDB ENDOW, V15, P1187, DOI 10.14778/3514061.3514066
   Zhang X, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P961, DOI 10.1109/MICRO.2018.00082
   Zhang X, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P102, DOI 10.1145/2830772.2830787
   Zhuang XT, 2004, ACM SIGPLAN NOTICES, V39, P72, DOI 10.1145/1037187.1024403
NR 72
TC 0
Z9 0
U1 1
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2023
VL 142
AR 102954
DI 10.1016/j.sysarc.2023.102954
EA AUG 2023
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA Q7XN8
UT WOS:001059618400001
DA 2024-07-18
ER

PT J
AU Liu, YY
   Xia, Q
   Li, X
   Gao, JB
   Zhang, XS
AF Liu, Yangyang
   Xia, Qi
   Li, Xiong
   Gao, Jianbin
   Zhang, Xiaosong
TI An authentication and signature scheme for UAV-assisted vehicular ad hoc
   network providing anonymity
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE VANET; UAV; Formal proof; NS3; Anonymity
ID COMMUNICATION
AB Cybersecurity is a hot issue in our times. People try to keep digital attacks away from cyberspace, to finish the task of cybersecurity. A vehicular ad hoc network (VANET) with drone assistance is an important part of cyberspace, which can be used in disastrous or rural areas. The data produced on the vehicle side should go through different channels to the central server for processing. However, various attacks may occur in communication, and the tasks of data security in VANETs attract researchers to solve them. Although, researchers have come up with various solutions to overcome the flaws, the various security loopholes are still needed to be addressed. In this paper, we present a new and secure signature-based scheme for UAV-assisted VANETs, which can ensure that the produced data on the vehicles are transmitted securely. Also, the identities of vehicles can be tracked, if they should be monitored by the police. We present the formal and informal security analysis of the proposed scheme to prove its security against well-known security attacks. The formal security analysis is presented based on the widely used random oracle model. The informal analysis is presented using the assumptions of the threat model. Also, Proverif is used to illustrate the security of our scheme under Dolev-Yao model. Furthermore, we present a detailed performance analysis of the proposed protocol along with a simulation to show that the proposed scheme is practical.
C1 [Liu, Yangyang; Xia, Qi; Li, Xiong; Gao, Jianbin; Zhang, Xiaosong] Univ Elect Sci & Technol China, Inst Cyber Secur, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
   [Li, Xiong] Zhengzhou Xinda Inst Adv Technol, Zhengzhou, Peoples R China.
   [Li, Xiong; Zhang, Xiaosong] Univ Elect Sci & Technol China, Shenzhen Inst Adv Study, Shenzhen, Peoples R China.
C3 University of Electronic Science & Technology of China; Shenzhen
   Institute for Advanced Study, UESTC; University of Electronic Science &
   Technology of China
RP Li, X (corresponding author), Univ Elect Sci & Technol China, Inst Cyber Secur, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
EM lixiongzhq@163.com
RI zhang, charles/HHS-7805-2022; Li, Xiong/K-7233-2012
OI Li, Xiong/0000-0001-6619-554X
FU Natural Science Foundation of Sichuan, China [2022NSFSC0550]; Open
   Foundation of Henan Key Laboratory of Cyberspace Situation Awareness
   [HNTS2 022009]
FX Acknowledgments This work was supported by the Natural Science
   Foundation of Sichuan, China (No. 2022NSFSC0550) and the Open Foundation
   of Henan Key Laboratory of Cyberspace Situation Awareness (No. HNTS2
   022009) .
CR Akram MW, 2022, IEEE T INTELL TRANSP, V23, P19634, DOI 10.1109/TITS.2021.3129913
   Bera B, 2021, COMPUT COMMUN, V166, P91, DOI 10.1016/j.comcom.2020.12.005
   Blanchet B, 2016, Foundations and Trends in Privacy and Security, V1, P1, DOI DOI 10.1561/3300000004
   Chaudhry SA, 2023, IEEE T INTELL TRANSP, V24, P2401, DOI 10.1109/TITS.2021.3134643
   Deebak BD, 2020, COMPUT COMMUN, V162, P102, DOI 10.1016/j.comcom.2020.08.016
   Ebrahimi D, 2019, IEEE INTERNET THINGS, V6, P1893, DOI 10.1109/JIOT.2018.2878834
   Fatemidokht H, 2021, IEEE T INTELL TRANSP, V22, P4757, DOI 10.1109/TITS.2020.3041746
   Funderburg LE, 2021, IEEE ACCESS, V9, P159587, DOI 10.1109/ACCESS.2021.3131189
   Guo R, 2022, J SYST ARCHITECT, V129, DOI 10.1016/j.sysarc.2022.102633
   Han YB, 2022, IEEE SYST J, V16, P1637, DOI 10.1109/JSYST.2021.3116029
   Khabbaz M, 2021, IEEE INTERNET THINGS, V8, P10745, DOI 10.1109/JIOT.2020.3049018
   Khan MA, 2022, IEEE T IND INFORM, V18, P3416, DOI 10.1109/TII.2021.3101651
   Li XH, 2019, IEEE T VEH TECHNOL, V68, P11309, DOI 10.1109/TVT.2019.2943118
   Mall P, 2021, COMPUT NETW, V199, DOI 10.1016/j.comnet.2021.108476
   Manogaran Gunasekaran, 2021, IEEE Transactions on Network Science and Engineering, V8, P2792, DOI 10.1109/TNSE.2021.3060169
   Pointcheval D, 1996, LECT NOTES COMPUT SC, V1070, P387
   Raza A, 2021, INT J DISTRIB SENS N, V17, DOI 10.1177/15501477211031750
   Samir M, 2022, IEEE T MOBILE COMPUT, V21, P2493, DOI 10.1109/TMC.2020.3042925
   Samra B, 2022, VEH COMMUN, V34, DOI 10.1016/j.vehcom.2021.100414
   Soleymani SA, 2021, VEH COMMUN, V29, DOI 10.1016/j.vehcom.2021.100335
   Tahir M.N., 2021, 2021 17 INT C WIR MO, P331
   Tan YW, 2022, IEEE INTERNET THINGS, V9, P16928, DOI 10.1109/JIOT.2022.3142251
   Tang YJ, 2019, IEEE T VEH TECHNOL, V68, P3967, DOI 10.1109/TVT.2019.2899627
   Wang HW, 2022, IEEE ACCESS, V10, P15605, DOI 10.1109/ACCESS.2022.3147595
   Wu F, 2022, J SYST ARCHITECT, V132, DOI 10.1016/j.sysarc.2022.102737
   Xiong WN, 2021, IEEE T VEH TECHNOL, V70, P3456, DOI 10.1109/TVT.2021.3064337
   Zhang J, 2021, IEEE T NETW SCI ENG, V8, P2982, DOI 10.1109/TNSE.2020.3029784
NR 27
TC 0
Z9 0
U1 1
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2023
VL 142
AR 102935
DI 10.1016/j.sysarc.2023.102935
EA JUL 2023
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA O9HC0
UT WOS:001046846500001
DA 2024-07-18
ER

PT J
AU Zhang, YH
   Xu, ZJ
   Zhang, YB
   Guan, N
   Zhao, S
   Chen, G
   Huang, K
AF Zhang, Yuanhai
   Xu, Zijin
   Zhang, Yibo
   Guan, Nan
   Zhao, Shuai
   Chen, Gang
   Huang, Kai
TI FTSC: Fault-tolerant scheduling and control co-design for distributed
   real-time system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Time-triggered scheduling; Fault-tolerant control; Real-time systems;
   Kalman filter
ID RELIABILITY
AB Ensuring control stability is essential for safety-critical systems. Task redundancy is one commonly employed technique to enhance control performance in applications afflicted by intermittent faults. While increasing the number of replicas can improve control performance, it also introduces challenges in terms of scheduling and mapping. Prior research primarily focuses on controller design to enhance control performance, with limited consideration given to fault tolerance and scheduling in a combined manner. In this paper, we propose a co-design scheme of Fault-Tolerant Scheduling and Control (FTSC), which aims to provide stable control performance along with feasible mapping and scheduling solutions. We present a comprehensive formulation that encompasses mapping, scheduling, and fault tolerance, optimizing control performance into a Mixed Integer Linear Programming (MILP) framework. The problem of task redundancy can either be addressed through a heuristic algorithm efficiently or be solved in a MILP-based approach with a better solution. A case study is conducted to demonstrate the effectiveness of our proposed scheme, highlighting its ability to reduce system control costs while meeting real-time, reliability, and schedulability constraints.
C1 [Zhang, Yuanhai; Xu, Zijin; Zhang, Yibo; Zhao, Shuai; Chen, Gang; Huang, Kai] Sun Yat Sen Univ, Sch Comp Sci & Engn, Guang Zhou, Peoples R China.
   [Guan, Nan] City Univ Hong Kong, Dept Comp Sci, Hong Kong, Peoples R China.
C3 Sun Yat Sen University; City University of Hong Kong
RP Huang, K (corresponding author), Sun Yat Sen Univ, Sch Comp Sci & Engn, Guang Zhou, Peoples R China.
EM huangk36@mail.sysu.edu.cn
RI Zhang, yibo/ISU-5683-2023; Wang, Jiachen/KFT-0161-2024; guo,
   yi/KHC-4669-2024; Chen, Nuo/JZD-0344-2024; ren, jun/KHG-7717-2024; yang,
   yy/KBR-1536-2024; zhang, yingying/KGM-8162-2024; wang,
   nan/KHW-4897-2024; Huang, Kai/JVO-5066-2024; zhang, zhang/KGK-5266-2024;
   zhang, zhang/KBQ-9978-2024; Chen, Gang/D-5171-2012; Yu,
   Shicheng/KHU-3059-2024; su, lin/KHC-5034-2024; li,
   jixiang/JXN-7599-2024; li, cheng/KCZ-0615-2024
OI zhang, yingying/0000-0001-7479-3398; Chen, Gang/0000-0002-2772-0169;
   Zhang, Yuanhai/0009-0004-5387-9503; Guan, Nan/0000-0003-3775-911X
FU Key-Area Research and Development of Guangdong Province
   [2020B0101650001]; National Natural Science Foundation of China (NSFC)
   [62072478]; FoShan NanHai key area research [2230032004606]
FX This work is supported in part by Key-Area Research and Development of
   Guangdong Province No 2020B0101650001, the National Natural Science
   Foundation of China (NSFC) under Grant 62072478, and FoShan NanHai key
   area research under Grant 2230032004606.
CR Axelsson P, 2015, IEEE T AUTOMAT CONTR, V60, P632, DOI 10.1109/TAC.2014.2353112
   Benoit A, 2010, COMPUT J, V53, P772, DOI 10.1093/comjnl/bxp067
   Cardeira C., 1996, Proceedings of the Eighth Euromicro Workshop on Real-Time Systems, P175, DOI 10.1109/EMWRTS.1996.557852
   Chen G, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2567935
   Chui Charles K., 2017, Kalman Filter : An Elementary Approach, P19
   Clarke D.W, 1991, AUTOMATION, V27, P207
   Cui MY, 2021, IEEE REAL TIME, P387, DOI 10.1109/RTAS52030.2021.00038
   Elamin KAH, 2013, 2013 INTERNATIONAL CONFERENCE ON COMPUTING, ELECTRICAL AND ELECTRONICS ENGINEERING (ICCEEE), P15, DOI 10.1109/ICCEEE.2013.6633901
   Fasano A, 2015, IEEE DECIS CONTR P, P4356, DOI 10.1109/CDC.2015.7402899
   Gou CJ, 2018, INT C PAR DISTRIB SY, P577, DOI [10.1109/ICPADS.2018.00081, 10.1109/PADSW.2018.8644620]
   Guo Y., 2011, 2011 IEEE GLOB TEL C, P1, DOI DOI 10.1109/GLOCOM.2011.6134209
   Gurobi, Gurobi Optimizer
   Han QS, 2015, DES AUT TEST EUROPE, P830
   Haque MA, 2017, IEEE T PARALL DISTR, V28, P813, DOI 10.1109/TPDS.2016.2600595
   Hosseinzadeh M, 2022, SYST CONTROL LETT, V161, DOI 10.1016/j.sysconle.2022.105142
   Hu ML, 2014, IEEE T IND INFORM, V10, P1817, DOI 10.1109/TII.2014.2327389
   Huang K, 2018, IEEE ACCESS, V6, P57614, DOI 10.1109/ACCESS.2018.2873641
   Iqbal A., 2018, AIRLINE SCHEDULING M
   Kauer M, 2014, DES AUT TEST EUROPE
   Kurt MC, 2014, INT CONF HIGH PERFOR, P719, DOI 10.1109/SC.2014.64
   Lent R, 2019, 2019 IEEE 20 INT S W, P1
   Liang HY, 2019, PR IEEE COMP DESIGN, P217, DOI 10.1109/ICCD46524.2019.00035
   Masoudi Y., 2011, 2011 International Conference on Communication Systems and Network Technologies (CSNT), P423, DOI 10.1109/CSNT.2011.94
   Minaeva A, 2021, IEEE T COMPUT, V70, P1059, DOI 10.1109/TC.2020.3003083
   Roy D, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1893, DOI 10.23919/DATE51398.2021.9474012
   Roy D, 2016, IEEE REAL TIME
   Salehi M., 2015, 2015 IEEEACM INT S L
   Salehi M, 2016, IEEE T PARALL DISTR, V27, P1497, DOI 10.1109/TPDS.2015.2444402
   Schneider R., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P139
   Sinopoli B, 2004, IEEE T AUTOMAT CONTR, V49, P1453, DOI 10.1109/TAC.2004.834121
   Tabuada P, 2007, IEEE T AUTOMAT CONTR, V52, P1680, DOI 10.1109/TAC.2007.904277
   Vreman N., 2021, 33 EUROMICRO C REAL, V196, P1
   Wang SL, 2017, J GRID COMPUT, V15, P23, DOI 10.1007/s10723-016-9386-7
   Xie GQ, 2017, IEEE T IND INFORM, V13, P1629, DOI 10.1109/TII.2016.2641473
   Yan RJ, 2018, LECT NOTES COMPUT SC, V10951, P294, DOI 10.1007/978-3-319-95582-7_17
   Yang C, 2018, IEEE T AUTOMAT CONTR, V63, P797, DOI 10.1109/TAC.2017.2734643
   You KY, 2011, AUTOMATICA, V47, P2647, DOI 10.1016/j.automatica.2011.09.015
   Zhang M, 2022, IEEE T PARALL DISTR, V33, P3442, DOI 10.1109/TPDS.2022.3155713
   Zhao BX, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442094
   Zhao BX, 2010, IEEE T IND INFORM, V6, P316, DOI 10.1109/TII.2010.2051970
   Zhou JL, 2019, IEEE T COMPUT AID D, V38, P2215, DOI 10.1109/TCAD.2018.2883993
NR 41
TC 0
Z9 0
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2023
VL 142
AR 102934
DI 10.1016/j.sysarc.2023.102934
EA JUL 2023
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA P1EC4
UT WOS:001048128500001
DA 2024-07-18
ER

PT J
AU Xu, ZY
   Wang, W
   Dai, HP
   Xu, YX
AF Xu, Zhiying
   Wang, Wei
   Dai, Haipeng
   Xu, Yixu
TI XFC: Enabling automatic and fast operator synthesis for mobile deep
   learning compilation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Code generation and synthesis; Compiler techniques and optimizations;
   Deep learning systems
AB Deploying a deep learning model relies on highly optimized implementations for all tensor operators in the model, especially on mobile devices with limited hardware resources. To relieve the burden of manual optimization, researchers propose deep learning compilers to automatically optimize operators with auto-tuning and code generation techniques. The auto-tuning system typically constructs a large tuning space, from which various tensor programs are sampled and evaluated to find the best implementation. Unfortunately, this process is quite time-consuming, often requiring hours for a single operator. To address this issue, this paper presents XFC, a framework that enables fast performance tuning by operator synthesis. The key idea of XFC is to abstract the hand-tuning process and generate tensor programs by bottom-up and hierarchical construction. We implemented XFC based on TVM and conduct extensive experiments to verify its effectiveness. Experiments show that, for various operators and mobile devices, XFC significantly reduces the tuning time from hours to seconds (over 700x speedup) while ensuring comparable execution performance for compiled operators (11.5% performance loss on average).
C1 [Xu, Zhiying; Wang, Wei; Dai, Haipeng] Nanjing Univ, Nanjing 210013, Jiangsu, Peoples R China.
   [Xu, Yixu] Huawei Technol, Shanghai 210100, Peoples R China.
C3 Nanjing University; Huawei Technologies
RP Xu, ZY (corresponding author), Nanjing Univ, Nanjing 210013, Jiangsu, Peoples R China.
EM zyxu@smail.nju.edu.cn
RI Dai, Haipeng/JOZ-1338-2023; wang, wang/KGW-2828-2024; Wang,
   Jinlong/KHC-3829-2024; Li, Hongbo/KHV-4191-2024
OI Li, Hongbo/0000-0003-4495-0756
FU Huawei Technologies; NSFC [62272213, 62272223]
FX Acknowledgment We would like to thank anonymous reviewers and editors of
   JSA for their hard work and valuable feedback. This work is supported by
   Huawei Technologies, and the NSFC under Grant Numbers 62272213 and
   62272223.
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Baghdadi R., 2021, P 3 MACHINE LEARNING, V3
   Baghdadi R, 2019, INT SYM CODE GENER, P193, DOI [10.5281/zenodo.2375075, 10.1109/CGO.2019.8661197]
   Boemer F, 2019, CF '19 - PROCEEDINGS OF THE 16TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, P3, DOI 10.1145/3310273.3323047
   Chen TQ, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P579
   Chen TQ, 2018, ADV NEUR IN, V31
   Fang BY, 2018, MOBICOM'18: PROCEEDINGS OF THE 24TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P115, DOI 10.1145/3241539.3241559
   Fegade P., 2021, P 3 MACHINE LEARNING
   Fegade Pratik, 2022, P MACHINE LEARNING S
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Ahn BH, 2020, Arxiv, DOI arXiv:2001.08743
   Huawei, 2020, MINDSP AI MINDSP NEW
   Intel, 2019, OpenVINO Toolkit
   Jia ZH, 2019, PROCEEDINGS OF THE TWENTY-SEVENTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '19), P47, DOI 10.1145/3341301.3359630
   Jiang XT, 2020, Arxiv, DOI arXiv:2002.12418
   Laskaridis Stefanos, 2020, P 26 ANN INT C MOBIL, P1, DOI 10.1145/3372224.3419194
   Lattner C, 2021, INT SYM CODE GENER, P2, DOI 10.1109/CGO51591.2021.9370308
   Leary C., 2017, TensorFlow Dev Summit
   Li R, 2021, ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P928, DOI 10.1145/3445814.3446759
   Nvidia, 2017, TensorRT
   Paszke A, 2019, ADV NEUR IN, V32
   Ragan-Kelley J, 2013, ACM SIGPLAN NOTICES, V48, P519, DOI 10.1145/2499370.2462176
   Roesch J, 2018, MAPL'18: PROCEEDINGS OF THE 2ND ACM SIGPLAN INTERNATIONAL WORKSHOP ON MACHINE LEARNING AND PROGRAMMING LANGUAGES, P58, DOI 10.1145/3211346.3211348
   Rotem N, 2019, Arxiv, DOI arXiv:1805.00907
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Shen H., 2021, P 3 MACHINE LEARNING
   Steiner Benoit, 2021, P MACHINE LEARNING S
   Tollenaere N., 2022, ACM T ARCHIT CODE OP
   Vasilache N, 2018, Arxiv, DOI arXiv:1802.04730
   Wang HJ, 2021, PROCEEDINGS OF THE 15TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '21), P37
   Wang Y., 2021, arXiv
   Xu Z., 2022, ARXIV
   Yang Y., 2021, P 3 MACHINE LEARNING
   Zhai Y., 2022, ARXIV
   Zhao J, 2021, PROCEEDINGS OF THE 42ND ACM SIGPLAN INTERNATIONAL CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '21), P1233, DOI 10.1145/3453483.3454106
   Zhao Jie, 2022, P MACHINE LEARNING S
   Zheng Bojian, 2022, P MACHINE LEARNING S
   Zheng LM, 2020, PROCEEDINGS OF THE 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '20), P863
   Zheng SZ, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P859, DOI 10.1145/3373376.3378508
   Zhu H., 2022, 16 USENIX S OPERATIN
NR 40
TC 1
Z9 1
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2023
VL 142
AR 102921
DI 10.1016/j.sysarc.2023.102921
EA JUL 2023
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N9EC5
UT WOS:001039949000001
DA 2024-07-18
ER

PT J
AU Moniere, C
   Le Gal, B
   Boutillon, E
AF Moniere, Camille
   Le Gal, Bertrand
   Boutillon, Emmanuel
TI Real-time energy-efficient software and hardware implementations of a
   QCSP communication system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time implementation; CCSK; Small packets; Hardware; Software; Low
   power wide area network
ID SYNCHRONIZATION; CODES
AB In the Internet of Things, the energy efficiency of communications is crucial. Thus, using data-less preambles to detect frames is suboptimal. A preamble-less physical layer named "Quasi-Cyclic Short Packet (QCSP)"proposed a solution. However, the high computational complexity of the receiver makes the implementation challenging. This paper studies the feasibility and efficiency of real-time software and hardware QCSP systems. Several highly efficient transmitter implementations are presented, demonstrating the relevance of the approach. The parallelization and optimization strategies are elaborated for both software and hardware receiver implementations. They allowed software implementations with throughputs above 50 kb/s (maximum for the LoRa standard), consuming as low as 27 & mu;J/b. Thanks to detailed algorithm refinements, the throughtput even exceeded 250 kb/s on FPGA using High-Level Synthesis methodology, for an estimated consumption of 3.9 & mu;J/b. The results support the viability of the QCSP approach for cloud-RAN and edge computing in Low-Power Wide-Area Networks.
C1 [Moniere, Camille; Boutillon, Emmanuel] Univ South Brittany, Lab STICC, CNRS UMR 6285, F-56100 Lorient, France.
   [Moniere, Camille; Le Gal, Bertrand] Bordeaux INP, CNRS UMR 5218, IMS, F-33400 Talence, France.
C3 Centre National de la Recherche Scientifique (CNRS); CNRS - Institute
   for Engineering & Systems Sciences (INSIS); Universite de Bordeaux
RP Moniere, C (corresponding author), Univ South Brittany, Lab STICC, CNRS UMR 6285, F-56100 Lorient, France.
EM camille.moniere@ims-bordeaux.fr; camille.moniere@univ-ubs.fr;
   emmanuel.boutillon@univ-ubs.fr
OI Moniere, Camille/0000-0002-4934-4969; BOUTILLON,
   Emmanuel/0000-0003-2124-0786
FU French National Research Agency [ANR-19-CE25-0013-01]; Agence Nationale
   de la Recherche (ANR) [ANR-19-CE25-0013] Funding Source: Agence
   Nationale de la Recherche (ANR)
FX This work is funded by the French National Research Agency, grant
   ANR-19-CE25-0013-01, part of the project entitled Quasi-Cyclic Short
   Packet (QCSP).
CR Anand R, 2012, 2012 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING AND COMMUNICATIONS (ICACC), P259, DOI 10.1109/ICACC.2012.59
   [Anonymous], 2021, Vitis high-level synthesis user guide
   [Anonymous], 2020, IEEE STANDARD LOW RA
   [Anonymous], 2010, High-Level Synthesis Blue Book
   [Anonymous], 2015, EAI endorsed transactions on Internet of Things, DOI DOI 10.4108/EAI.26-10-2015.150597
   [Anonymous], 2017, PROC GNU RADIO C
   Arikan E, 2009, IEEE T INFORM THEORY, V55, P3051, DOI 10.1109/TIT.2009.2021379
   Arm, 2013, Technical Report
   Azari A, 2017, IEEE GLOB COMM CONF
   Ben Temim MA, 2022, SENSORS-BASEL, V22, DOI 10.3390/s22051830
   BERROU C, 1993, IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS 93 : TECHNICAL PROGRAM, CONFERENCE RECORD, VOLS 1-3, P1064, DOI 10.1109/ICC.1993.397441
   Bloessl B, 2018, IEEE T MOBILE COMPUT, V17, P2321, DOI 10.1109/TMC.2018.2808968
   Camille M, 2021, IEEE WRK SIG PRO SYS, P99, DOI 10.1109/SiPS52927.2021.00026
   Chauvat R, 2023, IEEE T AERO ELEC SYS, V59, P404, DOI 10.1109/TAES.2022.3190819
   Checko A, 2015, IEEE COMMUN SURV TUT, V17, P405, DOI 10.1109/COMST.2014.2355255
   Davey MC, 1998, IEEE COMMUN LETT, V2, P165, DOI 10.1109/4234.681360
   Dillard GM, 2003, IEEE T AERO ELEC SYS, V39, P786, DOI 10.1109/TAES.2003.1238736
   Dudgeon D., 1984, Multidimensional Digital Signal Processing
   Durisi G, 2016, P IEEE, V104, P1711, DOI 10.1109/JPROC.2016.2537298
   Frigo M, 2005, P IEEE, V93, P216, DOI 10.1109/JPROC.2004.840301
   Hahnel Marcus, 2012, Performance Evaluation Review, V40, P13
   Hettiarachchi DLN, 2020, 2020 10TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC), P606, DOI 10.1109/CCWC47524.2020.9031118
   Intel&REG;, 2022, ARCH INSTR SET EXT P
   Kastner R, 2018, Arxiv, DOI arXiv:1805.03648
   Kavitha MS, 2020, CIRC SYST SIGNAL PR, V39, P5801, DOI 10.1007/s00034-020-01436-4
   Marques SMVN, 2022, J SYST ARCHITECT, V123, DOI 10.1016/j.sysarc.2021.102379
   Mavromoustakis C., 2017, STUDIES IN BIG DATA, DOI [10.1007/978-3-319-45145-9, DOI 10.1007/978-3-319-45145-9]
   Monière C, 2022, LECT NOTES COMPUT SC, V13425, P29, DOI 10.1007/978-3-031-12748-9_3
   Nasser Y, 2021, IEEE T COMPUT AID D, V40, P479, DOI 10.1109/TCAD.2020.3003276
   Papatheofanous EA, 2021, IEEE ACCESS, V9, P152960, DOI 10.1109/ACCESS.2021.3127039
   Park J, 2016, INT CONF ACOUST SPEE, P1011, DOI 10.1109/ICASSP.2016.7471828
   Peccerillo B, 2022, J SYST ARCHITECT, V129, DOI 10.1016/j.sysarc.2022.102561
   Pendlum Jonathan, 2016, P GNU RAD C, V1
   Polyanskiy Y, 2013, IEEE T INFORM THEORY, V59, P1256, DOI 10.1109/TIT.2012.2230682
   RADER CM, 1972, IEEE T COMPUT, VC 21, P1269, DOI 10.1109/T-C.1972.223497
   Rahbari H, 2017, IEEE T WIREL COMMUN, V16, P3775, DOI 10.1109/TWC.2017.2688405
   Roberts MK, 2021, ARCH COMPUT METHOD E, V28, P2225, DOI 10.1007/s11831-020-09466-6
   Saied K., 2022, THESIS U BRETAGNE SU
   Saied K, 2022, IEEE T WIREL COMMUN, V21, P7194, DOI 10.1109/TWC.2022.3156628
   Shakarami A, 2022, J SYST ARCHITECT, V122, DOI 10.1016/j.sysarc.2021.102362
   SHANNON CE, 1949, P IRE, V37, P10, DOI 10.1109/JRPROC.1949.232969
   Tan Zujun, 2023, ASPLOS 2023: Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, P679, DOI 10.1145/3582016.3582058
   Tapparel J, 2020, IEEE INT WORK SIGN P, DOI 10.1109/spawc48557.2020.9154273
   Trifunovic K, 2009, INT CONFER PARA, P327, DOI 10.1109/PACT.2009.18
   Tsai PY, 2011, EURASIP J ADV SIG PR, DOI 10.1155/2011/136319
   VanHattum A, 2021, ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P874, DOI 10.1145/3445814.3446707
   Walk P, 2020, IEEE T WIREL COMMUN, V19, P6675, DOI 10.1109/TWC.2020.3004588
   Xhonneux M, 2021, IEEE WRK SIG PRO SYS, P105, DOI 10.1109/SiPS52927.2021.00027
   Xilinx, 2021, Kintex-7 FPGAs data sheet: DC and AC switching characteristics
NR 49
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2023
VL 141
AR 102933
DI 10.1016/j.sysarc.2023.102933
EA JUL 2023
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N5XZ7
UT WOS:001037751800001
DA 2024-07-18
ER

PT J
AU Houtan, B
   Ashjaei, M
   Daneshtalab, M
   Sjoedin, M
   Mubeen, S
AF Houtan, Bahar
   Ashjaei, Mohammad
   Daneshtalab, Masoud
   Sjoedin, Mikael
   Mubeen, Saad
TI Supporting end-to-end data propagation delay analysis for TSN-based
   distributed vehicular embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Distributed embedded systems; Real-time systems; Time-sensitive
   networking
AB In this paper, we identify that the existing end-to-end data propagation delay analysis for distributed embedded systems can calculate pessimistic (over-estimated) analysis results when the nodes are synchronized. This is particularly the case of the Scheduled Traffic (ST) class in Time-sensitive Networking (TSN), which is scheduled offline according to the IEEE 802.1Qbv standard and the nodes are synchronized according to the IEEE 802.1AS standard. We present a comprehensive system model for distributed embedded systems that incorporates all of the above mentioned aspect as well as all traffic classes in TSN. We extend the analysis to support both synchronization and non-synchronization among the ECUs as well as offline schedules on the networks. The extended analysis can now be used to analyze all traffic classes in TSN when the nodes are synchronized without introducing any pessimism in the analysis results. We evaluate the proposed model and the extended analysis on a vehicular industrial use case.
C1 [Houtan, Bahar; Ashjaei, Mohammad; Daneshtalab, Masoud; Sjoedin, Mikael; Mubeen, Saad] Malardalen Univ, Vasteras, Sweden.
C3 Malardalen University
RP Houtan, B (corresponding author), Malardalen Univ, Vasteras, Sweden.
EM bahar.houtan@mdu.se; mohammad.ashjaei@mdu.se; masoud.daneshtalab@mdu.se;
   mikael.sjodin@mdu.se; saad.mubeen@mdu.se
FU Swedish Governmental Agency for Innovation Systems (VINNOVA) via the
   DESTINE, PROVIDENT and INTERCONNECT projects; Swedish Knowledge
   Foundation via the FIESTA, HERO and DPAC projects
FX The work in this paper is supported by the Swedish Governmental Agency
   for Innovation Systems (VINNOVA) via the DESTINE, PROVIDENT and
   INTERCONNECT projects, and the Swedish Knowledge Foundation via the
   FIESTA, HERO and DPAC projects. We would like to thank our all
   industrial partners, especially Volvo Construction Equipment, Arcticus
   Systems, and HIAB.
CR Alderisi G, 2012, IEEE INT C EMERG
   [Anonymous], E ADL DOM MOD SPEC V
   [Anonymous], 1993, 118981 ISO
   Ashjaei M., 2017, 43 ANN C IEEE IND EL
   Ashjaei M., 2017, REAL TIME SYST
   Ashjaei M, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102137
   Ashjaei Mohammad, 2017, REAL TIME SYS
   AUTOSAR Consortium, AUTOSAR TECH OV
   Becker Matthias, 2017, J SYST ARCHIT
   Bi R., 2022, P 59 ACM IEEE DES AU
   Bordoloi U. D., 2014, INT C EMB REAL TIM C
   Cao J., 2016, INT C REAL TIM NETW
   Davis Robert, 2007, REAL TIME SYST
   Diemer J., 2012, INT S IND EMB SYST
   Dürr M, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358181
   Feiertag Nico., 2008, Workshop on Compositional Theory and Technology for Real-Time Embedded Systems (CRTS)
   Finzi A., 2020, IEEE ACCESS
   Finzi A., 2018, IEEE 13 INT S IND EM
   Gemlau KB, 2021, ACM TRANS CYBER-PHYS, V5, DOI 10.1145/3381847
   Gunzel M., 2021, 2021 IEEE 27 REAL TI
   Henia R., 2005, COMPUT DIGIT TECH
   Houtan B, 2021, IEEE INT C EMERG, DOI 10.1109/ETFA45728.2021.9613511
   Houtan B, 2021, 29TH INTERNATIONAL CONFERENCE ON REAL TIME NETWORKS AND SYSTEMS (RTNS 2021), P68, DOI 10.1145/3453417.3453423
   IEEE, 2022, IEEE 802.1Q-2022
   Klaus T, 2018, PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2018), DOI 10.1145/3273905.3273923
   Kloda Tomasz, 2018, 2018 IEEE 23 INT C E
   Kohler L., 2022, ACM Trans. Embedded Comput. Syst.
   Kramer S., 2015, 6 INTL WORKSH AN TOO
   Li X., 2017, REAL TIME SYST
   Lim H., 2011, COMMUNICATION TECHNO
   Lo Bello L., 2020, J PARALLEL DISTRIB C
   Lo Bello L, 2019, P IEEE, V107, P1094, DOI 10.1109/JPROC.2019.2905334
   Lo Bello L, 2019, IEEE T IND INFORM, V15, P1038, DOI 10.1109/TII.2018.2879544
   Martinez Jorge, 2018, IEEE T COMPUT AIDED
   Maxim D., 2017, INT C REAL TIM NETW
   Mubeen S., 2018, 2018 IEEE ACM 1 INT
   Mubeen S., 2018, 15 INT C INF TECHN N
   Mubeen S., 2017, 4 INT WORKSH SOFTW E
   Mubeen S., 2014, J SYST ARCHIT
   Mubeen S., 2017, INT J SOFTW SYST MOD
   Mubeen S., 2013, COMPUT SCI INF SYST
   Mubeen S, 2019, EUROMICRO CONF PROC, P131, DOI 10.1109/SEAA.2019.00029
   Rajeev A.C., 2010, P 10 ACM INT C EMB S
   Rodel C., 2014, AUTONOMOUS CARS EFFE
   Schlatow J., 2018, 2018 IEEE 13 INT S I
   Teper H., 2022, ROS2 2022 IEEE REAL
   Thiele D., 2016, 2016 IEEE 21 INT C E
   Thiele D., 2015, VEH NETW C
   Zhao L., 2018, REAL TIME EMBEDDED T
   Zhao L., 2020, IEEE T IND ELECTRON
   Zhao L., 2018, 2018 IEEE AIAA 37 D
   Zhao LQ, 2018, IEEE ACCESS, V6, DOI 10.1109/ACCESS.2018.2789423
NR 52
TC 0
Z9 1
U1 6
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2023
VL 141
AR 102911
DI 10.1016/j.sysarc.2023.102911
EA JUN 2023
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L6VN3
UT WOS:001024619100001
OA hybrid
DA 2024-07-18
ER

PT J
AU Liang, PF
   Liu, G
   Xiong, ZG
   Fan, HH
   Zhu, HJ
   Zhang, XM
AF Liang, Peifeng
   Liu, Gang
   Xiong, Zenggang
   Fan, Honghui
   Zhu, Hongjin
   Zhang, Xuemin
TI A fault detection model for edge computing security using imbalanced
   classification
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Secure edge computing; Fault detection; IoT; Imbalance classification;
   Oversampling; Feature space
ID ENERGY MINIMIZATION; MINORITY CLASS; REAL-TIME; ALGORITHM; SYSTEMS;
   SMOTE
AB The edge computing-based Internet of Thing (IoT) has been growing drastically by taking advantage of edge computing which provides great assistance for IoT and mobile devices to complete sophisticated tasks. However, the rapid development leads to the neglect of security threats in edge computing platforms and their enabled applications, which has been one of the main limitations in the smart cities. In this article, we propose a fault and attack detection model for edge computing-based IoT systems to ensure the security of edge computing. Since the risk and fault cases are very imbalanced compared to normal cases, this paper proposes a novel fault detection algorithm by using the imbalance classification technique. Utilizing deep learning techniques, the proposed algorithm overcomes data overlapping problems occurring in many tradi-tional oversampling methods and achieves outstanding performance. With this novel imbalance classification algorithm, the proposed security prediction model achieves pretty good performance on real-world edge computing applications.
C1 [Liang, Peifeng; Fan, Honghui; Zhu, Hongjin] Jiangsu Univ Technol, Sch Comp Engn, Changzhou 213001, Jiangsu, Peoples R China.
   [Xiong, Zenggang; Zhang, Xuemin] Hubei Engn Univ, Sch Comp & Informat Sci, Xiaogan 432000, Hubei, Peoples R China.
   [Liu, Gang] Henan Univ Technol, Sch Artificial Intelligence & Big Data, Zhengzhou 450001, Peoples R China.
C3 Jiangsu University of Technology; Hubei Engineering University; Henan
   University of Technology
RP Xiong, ZG (corresponding author), Hubei Engn Univ, Sch Comp & Informat Sci, Xiaogan 432000, Hubei, Peoples R China.
EM lgod9@jsut.edu.cn; liu2002gang@163.com; jkxxzg2003@163.com;
   fanhonghui@jsut.edu.cn; zhuhongjin@jsut.edu.cn; zhxm9701@163.com
RI Liu, Gang/J-3181-2013; Liang, Peifeng/AHA-0161-2022
OI Xiong, Zenggang/0000-0003-4467-9599; Liang, Peifeng/0000-0001-8075-5996
FU National Natural Science Foundation of China; MOE (Ministry of Education
   in China) Project of Humanities and Social Sciences; Jiangsu Province
   Natural Science Research in Higher Education Institutions, China; Hubei
   Provincial Department of Education Outstanding Youth Scientific
   Innovation Team Foundation, China;  [61806088];  [61972136]; 
   [20YJAZH112];  [20KJA520007];  [T201410]
FX Acknowledgments This research work was supported by the National Natural
   Science Foundation of China [grant No. 61806088, 61972136] , MOE
   (Ministry of Education in China) Project of Humanities and Social
   Sciences [grant no. 20YJAZH112] , Jiangsu Province Natural Science
   Research in Higher Education Institutions, China [grant No. 20KJA520007]
   , and Hubei Provincial Department of Education Outstanding Youth
   Scientific Innovation Team Foundation, China [grant no. T201410] .
CR Aggarwal CC, 2001, LECT NOTES COMPUT SC, V1973, P420
   Alrowaily M, 2018, 2018 THIRD IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC), P440, DOI 10.1109/SEC.2018.00060
   Ando S, 2017, LECT NOTES ARTIF INT, V10534, P770, DOI 10.1007/978-3-319-71249-9_46
   [Anonymous], 2017, IEEJ T ELECT ELECT E
   Antonakakis M, 2017, PROCEEDINGS OF THE 26TH USENIX SECURITY SYMPOSIUM (USENIX SECURITY '17), P1093
   Barua S, 2014, IEEE T KNOWL DATA EN, V26, P405, DOI 10.1109/TKDE.2012.232
   Bederna Z., 2021, SECUR DEF Q, V34
   Chawla NV, 2002, J ARTIF INTELL RES, V16, P321, DOI 10.1613/jair.953
   Chen SM, 2020, J PROCESS CONTR, V87, P54, DOI 10.1016/j.jprocont.2020.01.004
   Davis Jesse, 2006, P 23 INT C MACH LEAR, P233, DOI [DOI 10.1145/1143844.1143874, 10.1145/1143844.1143874]
   Dharminder D, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102242
   Garcia Sebastian, 2020, Zenodo
   Guerra-Manzanares A, 2020, ICISSP: PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON INFORMATION SYSTEMS SECURITY AND PRIVACY, P207, DOI 10.5220/0009187802070218
   Han H, 2005, LECT NOTES COMPUT SC, V3644, P878, DOI 10.1007/11538059_91
   Huang C, 2016, PROC CVPR IEEE, P5375, DOI 10.1109/CVPR.2016.580
   Islam A, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102225
   Kuang ZF, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102167
   Li JY, 2011, J SYST ARCHITECT, V57, P840, DOI 10.1016/j.sysarc.2011.03.005
   Li W, 2016, IEICE T FUND ELECTR, VE99A, P2558, DOI 10.1587/transfun.E99.A.2558
   Li YB, 2016, ACM T MULTIM COMPUT, V12, DOI 10.1145/2978575
   Liang PF, 2018, IEEJ T ELECTR ELECTR, V13, P1483, DOI 10.1002/tee.22715
   Liang PL, 2020, IEEJ T ELECTR ELECTR, V15, P372, DOI 10.1002/tee.23065
   Makhzani A., 2015, P 28 INT C NEURAL IN, P2791
   Torres JM, 2019, INT J MACH LEARN CYB, V10, P2823, DOI 10.1007/s13042-018-00906-1
   Min J, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102244
   Mukherjee M, 2017, IEEE ACCESS, V5, P19293, DOI 10.1109/ACCESS.2017.2749422
   Pérez-Ortiz M, 2016, IEEE T NEUR NET LEAR, V27, P1947, DOI 10.1109/TNNLS.2015.2461436
   Qian L, 2009, LECT NOTES COMPUT SC, V5931, P626, DOI 10.1007/978-3-642-10665-1_63
   Qiu H, 2020, IEEE NETWORK, V34, P172, DOI 10.1109/MNET.001.1900243
   Qiu MK, 2007, DES AUT TEST EUROPE, P1641
   Qiu MK, 2007, J VLSI SIG PROC SYST, V46, P55, DOI 10.1007/s11265-006-0002-0
   Qiu MK, 2017, IEEE SYST J, V11, P813, DOI 10.1109/JSYST.2014.2345733
   Qiu MK, 2013, J SYST ARCHITECT, V59, P260, DOI 10.1016/j.sysarc.2012.12.003
   Qiu MK, 2012, J SYST ARCHITECT, V58, P439, DOI 10.1016/j.sysarc.2012.07.001
   Rajkumar R, 2010, DES AUT CON, P731
   Shakarami A, 2022, J SYST ARCHITECT, V122, DOI 10.1016/j.sysarc.2021.102362
   Tang XY, 2012, J PARALLEL DISTR COM, V72, P525, DOI 10.1016/j.jpdc.2011.12.004
   Tao F, 2019, ENGINEERING-PRC, V5, P653, DOI 10.1016/j.eng.2019.01.014
   Xiao Y, 2019, 2019 IEEE CONFERENCE ON DEPENDABLE AND SECURE COMPUTING (DSC), P203, DOI [10.1109/JPROC.2019.2918437, 10.1109/dsc47296.2019.8937659]
   Xiong ZG, 2019, MULTIMED TOOLS APPL, V78, P31035, DOI 10.1007/s11042-018-7081-3
   Yan M, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102212
   Yu XP, 2022, J SYST ARCHITECT, V126, DOI 10.1016/j.sysarc.2022.102457
NR 42
TC 2
Z9 2
U1 5
U2 18
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2022
VL 133
AR 102779
DI 10.1016/j.sysarc.2022.102779
EA NOV 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6R2BZ
UT WOS:000892114100001
DA 2024-07-18
ER

PT J
AU Varri, US
   Pasupuleti, SK
   Kadambari, KV
AF Varri, Uma Sankararao
   Pasupuleti, Syam Kumar
   Kadambari, K., V
TI Traceable and revocable multi-authority attribute-based keyword search
   for cloud storage
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Searchable encryption; Attribute-based keyword search; Traceability;
   Revocation; Cloud storage
ID ENCRYPTION SCHEME; EFFICIENT
AB Ciphertext-Policy Attribute-Based Keyword Search (CP-ABKS) provides data privacy and achieves fine-grained access control over encrypted data in the cloud. However, authorized users may misuse the secret key for financial benefits in a multi-user scenario. Thus, tracing those malicious users and revoking them from the system is essential. Alongside this, most existing schemes have only a single authority to generate the secret key, which may lead to misuse of the secret key. To address these problems, this paper proposes a traceable and revocable multi-authority attribute-based keyword search in the cloud. The scheme involves two authorities generating the user secret key to restrict any individual authority's unauthorized access to cloud data. The scheme also traces malicious users and revokes them from the system. Further, we prove that the scheme is secure against chosen keyword attacks, chosen plaintext attacks, and traceability. And also verify the security against malicious authorities. The performance analysis shows that the proposed scheme is efficient in computation cost compared to the state-of-the-art schemes.
C1 [Varri, Uma Sankararao; Kadambari, K., V] Natl Inst Technol Warangal, Hanamkonda, India.
   [Varri, Uma Sankararao; Pasupuleti, Syam Kumar] Inst Dev & Res Banking Technol, Chennai, India.
C3 National Institute of Technology (NIT System); National Institute of
   Technology Warangal
RP Varri, US (corresponding author), Natl Inst Technol Warangal, Hanamkonda, India.
EM umasankararao.varri@gmail.com
OI Varri, Umasankararao/0000-0003-0875-6606
CR Abdelfattah S, 2022, IEEE SYST J, V16, P5067, DOI 10.1109/JSYST.2021.3123956
   [Anonymous], 2021, ENRON DATA SET
   Bao Y., 2022, IEEE J BIOMED HLTH I
   Beimel A., 1996, Tech. Rep.
   Cash D, 2014, 21ST ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2014), DOI 10.14722/ndss.2014.23264
   Chai Q, 2012, IEEE ICC
   Chaudhari P, 2022, IEEE T SERV COMPUT, V15, P1036, DOI 10.1109/TSC.2020.2973570
   Chaudhari P, 2021, IEEE T CLOUD COMPUT, V9, P753, DOI 10.1109/TCC.2019.2892116
   Chen LX, 2019, FUTURE GENER COMP SY, V95, P420, DOI 10.1016/j.future.2019.01.018
   Dong QX, 2015, INT C PAR DISTRIB SY, P298, DOI 10.1109/ICPADS.2015.45
   Du MX, 2018, IEEE T INF FOREN SEC, V13, P2320, DOI 10.1109/TIFS.2018.2818651
   Eltayieb N, 2019, J SYST ARCHITECT, V98, P165, DOI 10.1016/j.sysarc.2019.07.005
   Ge CP, 2021, IEEE T DEPEND SECURE, V18, P2787, DOI 10.1109/TDSC.2020.2963978
   He K, 2020, IEEE T DEPEND SECURE, V17, P1207, DOI 10.1109/TDSC.2018.2864186
   Huang Q, 2017, INFORM SCIENCES, V403, P1, DOI 10.1016/j.ins.2017.03.038
   Li HW, 2020, IEEE T CLOUD COMPUT, V8, P484, DOI 10.1109/TCC.2017.2769645
   Liu XY, 2020, IEEE ACCESS, V8, P52062, DOI 10.1109/ACCESS.2020.2980627
   Miao YB, 2021, IEEE T DEPEND SECURE, V18, P1667, DOI 10.1109/TDSC.2019.2935044
   Miao YB, 2021, IEEE T DEPEND SECURE, V18, P1080, DOI 10.1109/TDSC.2019.2897675
   Miao YB, 2020, IEEE T SERV COMPUT, V13, P985, DOI 10.1109/TSC.2017.2757467
   Miao YB, 2019, IEEE T SERV COMPUT, V12, P772, DOI 10.1109/TSC.2018.2823309
   Miao YB, 2018, COMPUT ELECTR ENG, V65, P90, DOI 10.1016/j.compeleceng.2017.06.021
   Song DXD, 2000, P IEEE S SECUR PRIV, P44, DOI 10.1109/SECPRI.2000.848445
   Sun J, 2019, IEEE ACCESS, V7, P66655, DOI 10.1109/ACCESS.2019.2917772
   Varri U.S., 2021, IEEE INTERNET THINGS
   Varri Uma Sankararao, 2022, J AMB INTEL HUM COMP, P1, DOI [10.1007/s12652-022-03715-1, DOI 10.1007/S12652-022-03715-1]
   Wang HJ, 2020, IEEE T SERV COMPUT, V13, P1142, DOI 10.1109/TSC.2017.2753231
   Wu LB, 2018, SOFT COMPUT, V22, P7685, DOI 10.1007/s00500-018-3224-8
   Yang Y, 2020, IEEE T CLOUD COMPUT, V8, P819, DOI 10.1109/TCC.2018.2820714
   Yin H, 2019, IEEE ACCESS, V7, P5682, DOI 10.1109/ACCESS.2018.2889754
   Zhang K, 2021, IEEE T IND INFORM, V17, P4248, DOI 10.1109/TII.2020.3014168
   Zhang Yinghui, 2021, IEEE Trans. Cloud Comput.
   Zheng QJ, 2014, IEEE INFOCOM SER, P522, DOI 10.1109/INFOCOM.2014.6847976
   Zhou Y., 2021, SECUR COMMUN NETW, V2021
NR 34
TC 4
Z9 4
U1 8
U2 32
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2022
VL 132
AR 102745
DI 10.1016/j.sysarc.2022.102745
EA OCT 2022
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5L6CZ
UT WOS:000870500600001
DA 2024-07-18
ER

PT J
AU Lee, J
AF Lee, Jinkyu
TI Schedulability Performance Improvement via Task Split in Real-Time
   Systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; FPS (fixed priority scheduling); RTA (Response Time
   Analysis); Multiprocessor Platform
AB In this paper, we focus on splitting a task into multiple sub-tasks to improve schedulability performance for a set of tasks subject to timing constraints. Targeting FPS (Fixed Priority Scheduling) as a scheduling algorithm and RTA (Response Time Analysis) as a schedulability analysis on a multiprocessor platform, we develop a systematic method to utilize the task split, which addresses (i) how to apply the task split without violating the timing requirement of the original tasks and (ii) how to apply each task so as to make an unschedulable task set to be schedulable. Our simulation results demonstrate that RTA with the method finds 16.1%-19.4% (on average) additional task sets that were not proven schedulable by the vanilla RTA.
C1 [Lee, Jinkyu] Sungkyunkwan Univ SKKU, Dept Comp Sci & Engn, Seoul, South Korea.
C3 Sungkyunkwan University (SKKU)
RP Lee, J (corresponding author), Sungkyunkwan Univ SKKU, Dept Comp Sci & Engn, Seoul, South Korea.
EM jinkyu.lee@skku.edu
OI Lee, Jinkyu/0000-0002-2332-1996
FU National Research Foundation of Korea (NRF) - Korea government (MSIT)
   [NRF2021R1A2B5B02001758]
FX This work was supported by the National Research Foundation of Korea
   (NRF) grant funded by the Korea government (MSIT)
   (NRF2021R1A2B5B02001758)
CR Baruah S, 2006, REAL TIM SYST SYMP P, P159, DOI 10.1109/RTSS.2006.47
   Bertogna M, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P149, DOI 10.1109/RTSS.2007.31
   Bertogna M, 2009, IEEE T PARALL DISTR, V20, P553, DOI 10.1109/TPDS.2008.129
   Bertogna Marko., 2007, THESIS SCUOLA SUPERI
   Burns A, 2012, REAL-TIME SYST, V48, P3, DOI 10.1007/s11241-011-9126-9
   Casini D, 2021, IEEE T COMPUT, V70, P2168, DOI 10.1109/TC.2020.3038286
   Chang S., 2022, J SYST ARCHIT, V124, P1
   Davis RI, 2011, REAL-TIME SYST, V47, P1, DOI 10.1007/s11241-010-9106-5
   Guan N, 2009, REAL TIM SYST SYMP P, P387, DOI 10.1109/RTSS.2009.11
   Kato S, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P441, DOI 10.1109/RTCSA.2007.61
   Lee J, 2016, J SYST ARCHITECT, V65, P59, DOI 10.1016/j.sysarc.2016.04.003
   Lee J, 2011, IEEE REAL TIME, P235, DOI 10.1109/RTAS.2011.30
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Sha L., 1986, Proceedings of the Real-Time Systems Symposium (Cat. No.86CH2351-5), P181
NR 14
TC 0
Z9 0
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102613
DI 10.1016/j.sysarc.2022.102613
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4O9RS
UT WOS:000855031800008
DA 2024-07-18
ER

PT J
AU Shari, NFM
   Malip, A
AF Shari, Nur Fadhilah Mohd
   Malip, Amizah
TI Blockchain-based decentralized data dissemination scheme in smart
   transportation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Blockchain; Smart transportation; Security; Privacy
ID GROUP SIGNATURES; PROTOCOL; PRIVACY; ANNOUNCEMENT; SECURITY; INTERNET;
   SAFETY; PROOF
AB Data dissemination of safety messages in smart transportation allows vehicles to broadcast safety-related information about their surroundings to other vehicles within their proximity for early warnings of endangering events. Safety can only be achieved if the data transmitted are reliable. However, this may violate the privacy of a vehicle. At the same time, malicious or defective vehicles should be held accountable when misbehavior occurs. Utilizing blockchain technology, we propose a secure data dissemination scheme for smart transportation that solves the conflicting security requirements of reliability, privacy and accountability simultaneously, which provides a desirable level of security through its decentralized system. The analysis evaluation and simulation experiments signify our proposed scheme achieves security and performance efficiency, robust against adversarial attacks and practical for real world deployment.
C1 [Shari, Nur Fadhilah Mohd; Malip, Amizah] Univ Malaya, Inst Math Sci, Fac Sci, Kuala Lumpur 50603, Malaysia.
C3 Universiti Malaya
RP Malip, A (corresponding author), Univ Malaya, Inst Math Sci, Fac Sci, Kuala Lumpur 50603, Malaysia.
EM fadhilahshari@um.edu.my; amizah.malip@um.edu.my
RI MOHD SHARI, NUR FADHILAH/HTL-8061-2023; MALIP, AMIZAH/A-2171-2017
OI MOHD SHARI, NUR FADHILAH/0000-0003-4900-5235; MALIP,
   AMIZAH/0000-0002-0690-8605
FU Ministry of Education Malaysia; SLAI Universiti Malaya
FX & nbsp;The work of Nur Fadhilah is partially funded by the Ministry of
   Education Malaysia and partially funded by SLAI Universiti Malaya.
CR Albalate D, 2019, SUSTAINABILITY-BASEL, V11, DOI 10.3390/su11185092
   Albuquerque V, 2021, ENERGIES, V14, DOI 10.3390/en14113044
   Ali I, 2020, J SYST ARCHITECT, V103, DOI 10.1016/j.sysarc.2019.101692
   Alvarez-Risco A., 2020, BUILDING SUSTAINABLE, P149, DOI [10.1007/978-3-030-45533-0_12, DOI 10.1007/978-3-030-45533-0_12]
   Amir NAS, 2020, KSII T INTERNET INF, V14, P4573, DOI 10.3837/tiis.2020.11.018
   Behrisch M., 2011, P SIMUL 2011 3 INT C, P1
   Boyen X, 2006, LECT NOTES COMPUT SC, V4004, P427
   Button K.J., 2003, URBAN TRANSPORT, P503
   CAMP, 2005, 809859 CAMP DOT HS N
   Castro M, 1999, USENIX ASSOCIATION PROCEEDINGS OF THE THIRD SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '99), P173, DOI 10.1145/571637.571640
   Chen LQ, 2011, IEEE J SEL AREA COMM, V29, P605, DOI 10.1109/JSAC.2011.110310
   Deirmentzoglou E, 2019, IEEE ACCESS, V7, P28712, DOI 10.1109/ACCESS.2019.2901858
   DOLEV D, 1983, IEEE T INFORM THEORY, V29, P198, DOI 10.1109/TIT.1983.1056650
   Fan K, 2019, IEEE INTERNET THINGS, V6, P4671, DOI 10.1109/JIOT.2018.2874222
   Firdaus M, 2021, APPL SCI-BASEL, V11, DOI 10.3390/app11010414
   Gasmi R, 2019, 2019 4TH INTERNATIONAL CONFERENCE ON NETWORKING AND ADVANCED SYSTEMS (ICNAS 2019), P1, DOI 10.1109/icnas.2019.8807870
   JaCZhou, 2017, AERIAL VIEW SHANGHAI
   Javed MU, 2020, APPL SCI-BASEL, V10, DOI 10.3390/app10062011
   Jeong H, 2021, VEH COMMUN, V31, DOI 10.1016/j.vehcom.2021.100349
   Kang JW, 2019, IEEE T VEH TECHNOL, V68, P2906, DOI 10.1109/TVT.2019.2894944
   Kaur S, 2021, SECUR COMMUN NETW, V2021, DOI 10.1155/2021/6693731
   Kiayias A, 2017, LECT NOTES COMPUT SC, V10401, P357, DOI 10.1007/978-3-319-63688-7_12
   Kobzan T, 2018, IEEE INTL CONF IND I, P152, DOI 10.1109/INDIN.2018.8472011
   Li L, 2018, IEEE T INTELL TRANSP, V19, P2204, DOI 10.1109/TITS.2017.2777990
   Li Q, 2012, IEEE T VEH TECHNOL, V61, P4095, DOI 10.1109/TVT.2012.2209903
   Ma Z, 2020, IEEE T VEH TECHNOL, V69, P5836, DOI 10.1109/TVT.2020.2972923
   Malip A, 2014, SECUR COMMUN NETW, V7, P588, DOI 10.1002/sec.760
   Matovu R., 2022, ORBIS 1 0 GEN PURPOS
   Mei Q, 2021, 2021 IEEE CONFERENCE ON DEPENDABLE AND SECURE COMPUTING (DSC), DOI 10.1109/DSC49826.2021.9346240
   Memon RA, 2019, ELECTRONICS-SWITZ, V8, DOI 10.3390/electronics8020234
   Mershad K, 2021, VEH COMMUN, V32, DOI 10.1016/j.vehcom.2021.100392
   Mollah MB, 2021, IEEE INTERNET THINGS, V8, P4157, DOI 10.1109/JIOT.2020.3028368
   Nakamoto S., 2008, DECENT BUS REV, V21260, DOI https://bitcoin.org/bitcoin.pdf
   Nguyen CT, 2019, IEEE ACCESS, V7, P85727, DOI 10.1109/ACCESS.2019.2925010
   Nkenyereye L, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20010154
   Ogundoyin Sunday Oyinlola, 2020, International Journal of Computers and Applications, V42, P196, DOI 10.1080/1206212X.2018.1477320
   Pointcheval D, 2000, J CRYPTOL, V13, P361, DOI 10.1007/s001450010003
   Ragavan K, 2021, COMPUT INTELL-US, V37, P538, DOI 10.1111/coin.12424
   RezazadehBaee MA, 2021, IEEE T VEH TECHNOL, V70, P9306, DOI 10.1109/TVT.2021.3097088
   Shankaran RS, 2021, INT CONF COMP COMMUN, DOI 10.1109/ICCCI50826.2021.9402597
   Shari NFM, 2022, COMPUT COMMUN, V189, P120, DOI 10.1016/j.comcom.2022.03.013
   Shari NFM, 2020, KSII T INTERNET INF, V14, P299, DOI 10.3837/tiis.2020.01.017
   Sharma N, 2018, 2018 FIRST INTERNATIONAL CONFERENCE ON SECURE CYBER COMPUTING AND COMMUNICATIONS (ICSCCC 2018), P203, DOI 10.1109/ICSCCC.2018.8703272
   Shrestha R, 2020, DIGIT COMMUN NETW, V6, P177, DOI 10.1016/j.dcan.2019.04.003
   Sommer C, 2011, IEEE T MOBILE COMPUT, V10, P3, DOI 10.1109/TMC.2010.133
   Stadler M, 1996, LECT NOTES COMPUT SC, V1070, P190
   Std S.S., 2019, MULTIPRECISION INTEG
   Varga A, 2001, MODELLING AND SIMULATION 2001, P319
   Vishwakarma L, 2022, IEEE T VEH TECHNOL, V71, P5983, DOI 10.1109/TVT.2022.3163960
   Vishwakarma L, 2022, VEH COMMUN, V33, DOI 10.1016/j.vehcom.2021.100429
   Wazid M, 2022, IEEE INTERNET THINGS, V9, P16532, DOI 10.1109/JIOT.2022.3150842
   Wu QH, 2010, IEEE T VEH TECHNOL, V59, P559, DOI 10.1109/TVT.2009.2034669
   Xia YJ, 2017, IEEE T INTELL TRANSP, V18, P2629, DOI 10.1109/TITS.2017.2653103
   Xu C, 2021, IEEE INTERNET THINGS, V9, P12231, DOI 10.1109/JIOT.2021.3135049
   Yang X, 2019, VEH COMMUN, V15, P16, DOI 10.1016/j.vehcom.2018.11.001
   Yang Z, 2019, IEEE INTERNET THINGS, V6, P1495, DOI 10.1109/JIOT.2018.2836144
   Yu HY, 2019, IEEE ACCESS, V7, P6288, DOI 10.1109/ACCESS.2018.2888940
   Zeng M., 2018, IEEE INT C COMM ICC, P1
   Zhang C, 2021, IEEE T VEH TECHNOL, V70, P831, DOI 10.1109/TVT.2020.3046027
   Zhang J, 2020, IEEE T VEH TECHNOL, V69, P7940, DOI 10.1109/TVT.2020.2994144
NR 60
TC 7
Z9 7
U1 4
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2023
VL 134
AR 102800
DI 10.1016/j.sysarc.2022.102800
EA JUL 2022
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA M3ZK6
UT WOS:001029605500001
DA 2024-07-18
ER

PT J
AU Liu, SH
   Chen, LQ
   Han, JG
   Yu, JG
   Li, X
AF Liu, Suhui
   Chen, Liquan
   Han, Jinguang
   Yu, Jiguo
   Li, Xiao
TI Lightweight ID-based broadcast signcryption for cloud-fog-assisted IoT
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Broadcast encryption; Identity-based broadcast signcryption;
   Lightweight; Cloud-fog-assisted Internet of Things
ID CONSTANT-SIZE CIPHERTEXTS; ENCRYPTION; SCHEME
AB Balancing the security and efficiency of the internet of things (IoT) is difficult due to its numerous heterogeneous devices, different trust levels of stakeholders, and asymmetric resource distribution among layers. Identity-based broadcast encryption (IBBE) is a promising technique to ensure data confidentiality, simplify the certification management issue, and achieve one-to-many data sharing while reducing overheads simultaneously. However, broadcast encryption (BE) schemes without source authentication are not applicable in the real world as they cannot prevent invalid messages from malicious users. Meanwhile, the computation cost of IBBE is heavy and not suitable for constrained devices. This paper proposes a lightweight ID-based broadcast signcryption scheme (LIBBSC), which takes advantage of fog nodes to temporarily store ciphertext and to partially designcrypt for end users. A fog node transforms the ciphertext based on the specific user's public identity key and then sends the outdesigncrypted ciphertext to the end-user (this step transforms the broadcast to the one-to-one communication). Finally, only the designated end-user with the associated secret key can rapidly designcrypt with minimal computational cost. Our scheme is selective-ID secure against chosen-ciphertext attacks in the random oracle model. And the implementation and evaluation of the proposed scheme show that it is efficient and suitable for IoT devices.
C1 [Liu, Suhui; Chen, Liquan; Han, Jinguang; Li, Xiao] Southeast Univ, Sch Cyber Sci & Engn, Nanjing 211102, Peoples R China.
   [Chen, Liquan] Purple Mt Labs, Nanjing 211100, Peoples R China.
   [Yu, Jiguo] Qilu Univ Technol, Sch Big Data Inst, Jinan 250353, Peoples R China.
   [Yu, Jiguo] Shandong Lab Comp Networks, Jinan 250014, Peoples R China.
C3 Southeast University - China; Qilu University of Technology
RP Chen, LQ (corresponding author), Southeast Univ, Sch Cyber Sci & Engn, Nanjing 211102, Peoples R China.
EM suhuiliu@seu.edu.cn; Lqchen@seu.edu.cn; jghan@seu.edu.cn;
   jiguoyu@sina.com; lixiao@seu.edu.cn
RI Yu, Jiguo/I-5242-2014
OI Yu, Jiguo/0000-0001-6451-1158; Liu, Suhui/0000-0001-7698-8914
FU National Key R&D Program of China [2020YFE0200600]
FX The authors thank the editors and the anonymous reviewers for their
   valuable and enriching comments and suggestions. This work is supported
   by the National Key R&D Program of China (2020YFE0200600).
CR Agrawal S, 2020, LECT NOTES COMPUT SC, V12105, P13, DOI 10.1007/978-3-030-45721-1_2
   Akinyele JA, 2013, J CRYPTOGR ENG, V3, P111, DOI 10.1007/s13389-013-0057-3
   [Anonymous], 2011, USENIX SEC S
   Boneh D, 2014, LECT NOTES COMPUT SC, V8616, P206, DOI 10.1007/978-3-662-44371-2_12
   Chen LQ, 2020, INFORM SCIENCES, V538, P273, DOI 10.1016/j.ins.2020.05.092
   Dang Thu Hien, 2010, Proceedings 2010 Second International Conference on Knowledge and Systems Engineering (KSE), P209, DOI 10.1109/KSE.2010.17
   Delerablée C, 2007, LECT NOTES COMPUT SC, V4833, P200
   Delerablee C, 2007, LECT NOTES COMPUT SC, V4575, P39
   Elkamchouchi Hassan, 2009, 2009 International Conference on Networking and Media Convergence (ICNM'09), P70, DOI 10.1109/ICNM.2009.4907192
   Fiat A., 1993, LECT NOTES COMPUTER, P480, DOI DOI 10.1007/3-540-48329-2
   Ge CP, 2021, IEEE T DEPEND SECURE, V18, P1214, DOI 10.1109/TDSC.2019.2899300
   Jianchang Lai, 2016, Information Security and Privacy. 21st Australasian Conference, ACISP 2016. Proceedings: LNCS 9723, P223, DOI 10.1007/978-3-319-40367-0_14
   Joonsang Baek, 2002, Public Key Cryptography. 4th International Workshop on Practice and Theory in Public Key Cryptosystems, PKC 2002. Proceedings (Lecture Notes in Computer Science Vol.2274), P80
   Khan MA, 2020, MOB INF SYST, V2020, DOI 10.1155/2020/8861947
   Kim I. T., 2011, INT S WIR PERV COMP, P1, DOI DOI 10.1109/ISWPC.2011.5751323
   Kim J, 2019, PROCEEDINGS OF THE 2019 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (ASIACCS '19), P55, DOI 10.1145/3321705.3329825
   Li F, 2012, J NETW COMPUT APPL, V35, P340, DOI 10.1016/j.jnca.2011.08.001
   Li JG, 2020, IEEE T SERV COMPUT, V13, P478, DOI 10.1109/TSC.2017.2710190
   Liu SH, 2022, IEEE T NETW SERV MAN, V19, P2421, DOI 10.1109/TNSM.2022.3153485
   Liu SH, 2020, LECT NOTES COMPUT SC, V12384, P322, DOI 10.1007/978-3-030-59016-1_27
   Liu SH, 2020, IEEE INTERNET THINGS, V7, P7851, DOI 10.1109/JIOT.2020.2993231
   Maiti S, 2020, IEEE T VEH TECHNOL, V69, P5610, DOI 10.1109/TVT.2020.2982422
   Malone-Lee John., 2002, Report 2002/098
   Peng C, 2020, IEEE INTERNET THINGS, V7, P6056, DOI 10.1109/JIOT.2019.2949708
   Pointcheval D, 1996, LECT NOTES COMPUT SC, V1070, P387
   Rezaeibagha F, 2019, INT J FOUND COMPUT S, V30, P511, DOI 10.1142/S0129054119400100
   Sakai J., 2007, IACR CRYPTOL EPRINT, V2007, P217
   Sarma R, 2022, J SYST ARCHITECT, V123, DOI 10.1016/j.sysarc.2021.102347
   Sha LT, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3319615
   Shamir A., 1985, Advances in Cryptology, V84 4, P47, DOI 10.1007/3-540-39568-7_5
   Susilo W, 2016, ASIA CCS'16: PROCEEDINGS OF THE 11TH ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P201, DOI 10.1145/2897845.2897848
   Tange K, 2020, IEEE COMMUN SURV TUT, V22, P2489, DOI 10.1109/COMST.2020.3011208
   Yu JG, 2020, IEEE INTERNET THINGS, V7, P7949, DOI 10.1109/JIOT.2020.2992288
   Zheng YL, 1997, LECT NOTES COMPUT SC, V1294, P165
   Zhu Y., 2015, 10 ACM S INF COMP CO, P191
NR 35
TC 4
Z9 4
U1 1
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2022
VL 130
AR 102648
DI 10.1016/j.sysarc.2022.102648
EA JUL 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3R1UN
UT WOS:000838705100007
DA 2024-07-18
ER

PT J
AU Wu, Q
   Lai, TT
   Zhang, LY
   Mu, Y
   Rezaeibagha, F
AF Wu, Qing
   Lai, Taotao
   Zhang, Leyou
   Mu, Yi
   Rezaeibagha, Fatemeh
TI Blockchain-enabled multi-authorization and multi-cloud attribute-based
   keyword search over encrypted data in the cloud
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Searchable encryption; Multi-authority; Multi-cloud; Privacy protection;
   Consortium blockchain
ID ACCESS-CONTROL SCHEME; AUTHORITY; EFFICIENT
AB With the arrival of the 5G era, fast and secure data sharing is attracting increased attention. Among of the presented solutions, keyword search plays an important role since it can identify users and search ciphertext without decryption. However, the existing searchable algorithms have many limitations, such as powerful central authority, match processes being only carried out on the cloud server, and center corruption and single point of failure being easy to cause. Presently, the fairness of the keyword search is still a challenge. To solve these problems, we present a multi-authority and multi-cloud keyword search scheme based on the consortium blockchain and attribute-based encryption. Under this framework, multi-cloud block storage technique is used to address the unreliability of cloud servers, where at least two ciphertext files are stored in blocks on multiple cloud servers. It can resist malicious leaks, ciphertext tampering, and deletion of ciphertext by cloud servers. Blockchain allows the proposed scheme to achieve the integrity and correctness of the encrypted data, which also solves the fairness of search results. Furthermore, the scheme realizes privacy protection by hiding the keyword and the access policy in the trapdoor matching process. Finally, the security analyses and performance comparisons show the advantages of the proposed scheme over the existing work.
C1 [Wu, Qing; Lai, Taotao] Xian Univ Posts & Telecommun, Sch Automat, Xi'an 710121, Peoples R China.
   [Zhang, Leyou] Xidian Univ, Sch Math & Stat, Xian 710071, Peoples R China.
   [Mu, Yi] City Univ Macau, Inst Data Sci, Macau, Peoples R China.
   [Rezaeibagha, Fatemeh] Murdoch Univ, Discipline Informat Technol Math & Stat, Perth, Australia.
C3 Xi'an University of Posts & Telecommunications; Xidian University; City
   University of Macau; Murdoch University
RP Lai, TT (corresponding author), Xian Univ Posts & Telecommun, Sch Automat, Xi'an 710121, Peoples R China.; Zhang, LY (corresponding author), Xidian Univ, Sch Math & Stat, Xian 710071, Peoples R China.
EM 15529487179@stu.xupt.edu.cn; lyzhang@mail.xidian.edu.cn
RI Zhang, Leyou/GQZ-8743-2022
OI Zhang, Leyou/0000-0003-4950-1140; Wu, Qing/0000-0002-9400-236X
FU National Natural Science Foundation of China [61872087, 51875457]; Key
   Foundation of National Natural Science Foundation of China [U19B2021];
   Key Research Project of Shaanxi Province [2022GY-050, 2022GY-028];
   Natural Science Foundation of Shaanxi Province of China [2022JQ-636,
   2021JQ-701]; Special Scientific Research Plan Project of Shaanxi
   Province Education Department [21JK0905]
FX The authors thank the anonymous reviewers for their constructive
   comments and suggestions. This work was supported in part by the
   National Natural Science Foundation of China under Grant (61872087), the
   National Natural Science Foundation of China under Grant (51875457), the
   Key Foundation of National Natural Science Foundation of China under
   grant (U19B2021), the Key Research Project of Shaanxi Province
   (2022GY-050, 2022GY-028), the Natural Science Foundation of Shaanxi
   Province of China (2022JQ-636, 2021JQ-701), and the Special Scientific
   Research Plan Project of Shaanxi Province Education Department
   (21JK0905).
CR Ali M., 2019, SENSORS-BASEL, V20
   [Anonymous], 2014, PAIRING BASED CRYPTO
   Banerjee S, 2021, COMPUT COMMUN, V169, P99, DOI 10.1016/j.comcom.2021.01.023
   Belguith S, 2018, COMPUT NETW, V133, P141, DOI 10.1016/j.comnet.2018.01.036
   Cao Q, 2020, WORLD WIDE WEB, V23, P959, DOI 10.1007/s11280-019-00671-3
   Cui H, 2018, IEEE T DEPEND SECURE, V15, P409, DOI 10.1109/TDSC.2016.2599883
   Deepa N, 2021, J AMB INTEL HUM COMP, V12, P4877, DOI 10.1007/s12652-020-01911-5
   Eltayieb N., 2019, J SYST ARCHIT, V98
   Esposito C, 2021, INFORM PROCESS MANAG, V58, DOI 10.1016/j.ipm.2020.102468
   Fan K, 2019, FUTURE GENER COMP SY, V99, P134, DOI 10.1016/j.future.2019.04.003
   Gorasia N, 2016, PROCEDIA COMPUT SCI, V79, P632, DOI 10.1016/j.procs.2016.03.080
   Guo LF, 2020, IEEE ACCESS, V8, P26107, DOI 10.1109/ACCESS.2020.2971088
   Han JG, 2018, SOFT COMPUT, V22, P5163, DOI 10.1007/s00500-017-2701-9
   Imine Y, 2018, J NETW COMPUT APPL, V122, P61, DOI 10.1016/j.jnca.2018.08.008
   Kate A, 2007, LECT NOTES COMPUT SC, V4776, P95
   Li DM, 2019, INFORM SCIENCES, V479, P432, DOI 10.1016/j.ins.2018.02.060
   Li JG, 2020, SOFT COMPUT, V24, P1869, DOI 10.1007/s00500-019-04018-y
   Li J, 2018, J NETW COMPUT APPL, V112, P89, DOI 10.1016/j.jnca.2018.03.006
   Li Q, 2019, ANN TELECOMMUN, V74, P389, DOI 10.1007/s12243-018-00702-6
   Mamta, 2021, IEEE-CAA J AUTOMATIC, V8, P1877, DOI 10.1109/JAS.2021.1004003
   Miao YB, 2021, IEEE T DEPEND SECURE, V18, P1667, DOI 10.1109/TDSC.2019.2935044
   Miao YB, 2021, IEEE T DEPEND SECURE, V18, P1080, DOI 10.1109/TDSC.2019.2897675
   Miao YB, 2018, IEEE INTERNET THINGS, V5, P3008, DOI 10.1109/JIOT.2017.2779124
   Ming Y, 2021, IEEE ACCESS, V9, P42593, DOI 10.1109/ACCESS.2021.3066212
   Niu SF, 2020, IEEE ACCESS, V8, P7195, DOI 10.1109/ACCESS.2019.2959044
   Phuong T., 2016, IEEE T INF FORENSICS
   Sahai A, 2005, LECT NOTES COMPUT SC, V3494, P457, DOI 10.1007/11426639_27
   Song DXD, 2000, P IEEE S SECUR PRIV, P44, DOI 10.1109/SECPRI.2000.848445
   Stergiou CL, 2021, IEEE INTERNET THINGS, V8, P5164, DOI 10.1109/JIOT.2020.3033131
   Sun J, 2019, IEEE ACCESS, V7, P66655, DOI 10.1109/ACCESS.2019.2917772
   Trinh V.A., 2019, J COMPUT SCI CYBERN, V35, P233
   Wang SP, 2019, IEEE ACCESS, V7, P80675, DOI 10.1109/ACCESS.2019.2922646
   Wang S, 2021, IEEE T CYBERNETICS, V51, P900, DOI 10.1109/TCYB.2019.2917059
   Wang X, 2019, INT J COMMUN SYST, V32, DOI 10.1002/dac.3925
   Waters B, 2011, LECT NOTES COMPUT SC, V6571, P53, DOI 10.1007/978-3-642-19379-8_4
   Xie MD, 2021, FUTURE GENER COMP SY, V121, P114, DOI 10.1016/j.future.2021.03.021
   Xie YP, 2019, IEEE T CLOUD COMPUT, V7, P383, DOI 10.1109/TCC.2015.2513388
   Xu Q, 2019, FUTURE GENER COMP SY, V97, P306, DOI 10.1016/j.future.2019.02.067
   Xue KP, 2017, IEEE T INF FOREN SEC, V12, P953, DOI 10.1109/TIFS.2016.2647222
   Yang K, 2017, INFORM SCIENCES, V387, P116, DOI 10.1016/j.ins.2016.09.020
   Zarezadeh M., 2020, PEER TO PEER NETW
   Zhang LY, 2020, IEEE ACCESS, V8, P23294, DOI 10.1109/ACCESS.2020.2970272
   Zhong H, 2018, SOFT COMPUT, V22, P243, DOI 10.1007/s00500-016-2330-8
   Zhou ZB, 2015, IEEE T COMPUT, V64, P126, DOI 10.1109/TC.2013.200
NR 44
TC 11
Z9 12
U1 3
U2 34
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102569
DI 10.1016/j.sysarc.2022.102569
EA JUN 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2C5AX
UT WOS:000810882400007
DA 2024-07-18
ER

PT J
AU Zhang, ZS
   Huang, W
   Zhou, SJ
   Liao, YJ
AF Zhang, Zhishuo
   Huang, Wen
   Zhou, Shijie
   Liao, Yongjian
TI A revocable multi-authority fine-grained access control architecture
   against ciphertext rollback attack for mobile edge computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multi-authority ciphertext-policy; attribute-based encryption;
   Non-delegated computing mode attribute; revocation; Mutually verifiable
   outsourced decryption
ID ATTRIBUTE-BASED ENCRYPTION; CLOUD STORAGE; EFFICIENT; SCHEME; SECURE;
   DECRYPTION; PRIVACY
AB Mobile edge computing is an emerging decentralized cloud paradigm that can provide real-time mobile services for users. But there are some limitations in the existing access control architectures for mobile edge computing, such as low efficiency, poor expansibility and high algorithm complexity. Therefore in this paper, we propose a decentralized ciphertext-policy attribute-based encryption scheme which with mutually verifiable outsourced decryption and non-delegated computing mode attribute revocation as the fine-grained access control model for the mobile edge cloud. Compared with the state-of-art access control models with revocation function, first, our scheme is based on Type-3 pairing, which has higher efficiency and stronger security. Second, our outsourcing decryption algorithm can realize mutual verification, that is, not only the server can verify the validity of the user's outsourcing key, but also the user can verify the correctness of the decrypted plaintext. Thirdly, our revocation algorithm can not only resist ciphertext rollback attacks to achieve the genuine backward and forward security, but also does not need the assistance of any intermediate proxy server, which greatly simplifies the network topology.
C1 [Zhang, Zhishuo; Liao, Yongjian] Univ Elect Sci & Technol China UESTC, Sch Informat & Software Engn, Chengdu, Peoples R China.
   [Huang, Wen] Chengde Univ Informat Technol, Chengdu, Peoples R China.
C3 University of Electronic Science & Technology of China
RP Liao, YJ (corresponding author), Univ Elect Sci & Technol China UESTC, Sch Informat & Software Engn, Chengdu, Peoples R China.
EM uestc_zxs@foxmail.com; 201811090808@std.uestc.edu.cn;
   sjzhou@uestc.edu.cn; liaoyj@uestc.edu.cn
RI Zhou, Shijie/JNR-8845-2023; zhang, zhishuo/GLS-4720-2022
OI zhang, zhishuo/0000-0001-7638-1901
FU Major Special Project of Sichuan Science and Technology Department
   [2020YFG0460]; Central University Project of China [ZYGX2020ZB020,
   ZYGX2020ZB019]
FX This work is supported in part by Major Special Project of Sichuan
   Science and Technology Department (2020YFG0460) , Central University
   Project of China (ZYGX2020ZB020, ZYGX2020ZB019) .
CR Abbas N, 2018, IEEE INTERNET THINGS, V5, P450, DOI 10.1109/JIOT.2017.2750180
   [Anonymous], 1996, SECURE SCHEMES SECRE
   Attrapadung N, 2011, LECT NOTES COMPUT SC, V6571, P90, DOI 10.1007/978-3-642-19379-8_6
   Ayoub W, 2019, IEEE COMMUN SURV TUT, V21, P1561, DOI 10.1109/COMST.2018.2877382
   Bethencourt J, 2007, P IEEE S SECUR PRIV, P321, DOI 10.1109/sp.2007.11
   Canetti R, 2003, LECT NOTES COMPUT SC, V2729, P565
   Chase M, 2007, LECT NOTES COMPUT SC, V4392, P515
   Chase M, 2009, CCS'09: PROCEEDINGS OF THE 16TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P121
   Chen JW, 2014, IEEE ICC, P3782, DOI 10.1109/ICC.2014.6883910
   Chen NY, 2022, IEEE T COMPUT, V71, P175, DOI 10.1109/TC.2020.3043950
   Fan K, 2020, J PARALLEL DISTR COM, V135, P169, DOI 10.1016/j.jpdc.2019.09.008
   Fujisaki E., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P537
   Fujisaki E, 2013, J CRYPTOL, V26, P80, DOI 10.1007/s00145-011-9114-1
   Galbraith SD, 2008, DISCRETE APPL MATH, V156, P3113, DOI 10.1016/j.dam.2007.12.010
   Goyal V., 2006, P 2006 INT C PRIVACY, P1
   Green M., 2011, USENIX Security Symposium
   Han JG, 2015, IEEE T INF FOREN SEC, V10, P665, DOI 10.1109/TIFS.2014.2382297
   Hong JA, 2015, IEEE T INF FOREN SEC, V10, P1315, DOI 10.1109/TIFS.2015.2407327
   Huang KQ, 2021, IEEE ACCESS, V9, P123786, DOI 10.1109/ACCESS.2021.3110824
   Huang KQ, 2021, IEEE ACCESS, V9, P53576, DOI 10.1109/ACCESS.2021.3070907
   Hur J, 2013, IEEE T KNOWL DATA EN, V25, P2271, DOI 10.1109/TKDE.2011.78
   Hur J, 2011, IEEE T PARALL DISTR, V22, P1214, DOI 10.1109/TPDS.2010.203
   Jung TH, 2015, IEEE T INF FOREN SEC, V10, P190, DOI 10.1109/TIFS.2014.2368352
   Lewko A, 2011, LECT NOTES COMPUT SC, V6632, P568, DOI 10.1007/978-3-642-20465-4_31
   Li JG, 2020, SOFT COMPUT, V24, P1869, DOI 10.1007/s00500-019-04018-y
   Li JG, 2020, IEEE T SERV COMPUT, V13, P478, DOI 10.1109/TSC.2017.2710190
   Lin H, 2008, LECT NOTES COMPUT SC, V5365, P426
   Lin SQ, 2015, IEEE T INF FOREN SEC, V10, P2119, DOI 10.1109/TIFS.2015.2449264
   Liu Q, 2014, INFORM SCIENCES, V258, P355, DOI 10.1016/j.ins.2012.09.034
   Liu XY, 2020, MOB INF SYST, V2020, DOI 10.1155/2020/3984048
   Liu ZC, 2018, J NETW COMPUT APPL, V108, P112, DOI 10.1016/j.jnca.2018.01.016
   Mach P, 2017, IEEE COMMUN SURV TUT, V19, P1628, DOI 10.1109/COMST.2017.2682318
   Malluhi QM, 2019, COMPUT COMMUN, V145, P113, DOI 10.1016/j.comcom.2019.06.008
   Mao XP, 2016, IEEE T DEPEND SECURE, V13, P533, DOI 10.1109/TDSC.2015.2423669
   Naor D., 2001, Advances in Cryptology - CRTPTO 2001. 21st Annual International Cryptology Conference, Proceedings (Lecture Notes in Computer Science Vol.2139), P41
   Qin BD, 2015, IEEE T INF FOREN SEC, V10, P1384, DOI 10.1109/TIFS.2015.2410137
   Roman R, 2018, FUTURE GENER COMP SY, V78, P680, DOI 10.1016/j.future.2016.11.009
   Rouselakis Y., 2012, IACR CRYPTOL EPRINT, V2012, P583
   Sahai A, 2005, LECT NOTES COMPUT SC, V3494, P457, DOI 10.1007/11426639_27
   Sandor VKA, 2019, J NETW COMPUT APPL, V129, P25, DOI 10.1016/j.jnca.2019.01.003
   Satyanarayanan M, 2017, COMPUTER, V50, P30, DOI 10.1109/MC.2017.9
   Sethi K, 2020, J INF SECUR APPL, V51, DOI 10.1016/j.jisa.2019.102435
   Talavera LE, 2015, 2015 IEEE INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATION WORKSHOPS (PERCOM WORKSHOPS), P123, DOI 10.1109/PERCOMW.2015.7134005
   Tan SY, 2019, IEEE INTERNET THINGS, V6, P6384, DOI 10.1109/JIOT.2019.2900631
   Wang H, 2017, CLUSTER COMPUT, V20, P2385, DOI 10.1007/s10586-016-0701-7
   Waters B, 2011, LECT NOTES COMPUT SC, V6571, P53, DOI 10.1007/978-3-642-19379-8_4
   Xu Q, 2019, FUTURE GENER COMP SY, V97, P306, DOI 10.1016/j.future.2019.02.067
   Xu SM, 2019, FUTURE GENER COMP SY, V97, P284, DOI 10.1016/j.future.2019.02.051
   Yang K, 2014, IEEE T PARALL DISTR, V25, P1735, DOI 10.1109/TPDS.2013.253
   Yang K, 2013, IEEE T INF FOREN SEC, V8, P1790, DOI 10.1109/TIFS.2013.2279531
   Zhang K, 2016, SCI CHINA INFORM SCI, V59, DOI 10.1007/s11432-016-0012-9
   Zhang RY, 2022, INFORM SCIENCES, V600, P59, DOI 10.1016/j.ins.2022.03.081
   Zhang YH, 2016, SECUR COMMUN NETW, V9, P3688, DOI 10.1002/sec.1574
   Zhang ZS, 2021, COMPUT NETW, V201, DOI 10.1016/j.comnet.2021.108553
   Zhang ZS, 2020, 2020 INTERNATIONAL CONFERENCE ON SPACE-AIR-GROUND COMPUTING (SAGC 2020), P76, DOI 10.1109/SAGC50777.2020.00026
   Zhang ZY, 2021, 2021 THE 6TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2021), P193, DOI [10.1109/ICICM54364.2021.9660246, 10.1109/ICCCS52626.2021.9449093]
   Zhong H, 2018, SOFT COMPUT, V22, P243, DOI 10.1007/s00500-016-2330-8
NR 57
TC 3
Z9 3
U1 6
U2 19
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102589
DI 10.1016/j.sysarc.2022.102589
EA JUN 2022
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2C5AX
UT WOS:000810882400005
DA 2024-07-18
ER

PT J
AU Lan, JH
   Zhang, R
   Yan, Z
   Wang, J
   Chen, Y
   Hou, RH
AF Lan, Jiahe
   Zhang, Rui
   Yan, Zheng
   Wang, Jie
   Chen, Yu
   Hou, Ronghui
TI Adversarial attacks and defenses in Speaker Recognition Systems: A
   survey
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Speaker recognition system; Adversarial attacks; Adversarial examples
ID VERIFICATION; SECURE
AB Speaker recognition has become very popular in many application scenarios, such as smart homes and smart assistants, due to ease of use for remote control and economic-friendly features. The rapid development of SRSs is inseparable from the advancement of machine learning, especially neural networks. However, previous work has shown that machine learning models are vulnerable to adversarial attacks in the image domain, which inspired researchers to explore adversarial attacks and defenses in Speaker Recognition Systems (SRS). Unfortunately, existing literature lacks a thorough review of this topic. In this paper, we fill this gap by performing a comprehensive survey on adversarial attacks and defenses in SRSs. We first introduce the basics of SRSs and concepts related to adversarial attacks. Then, we propose two sets of criteria to evaluate the performance of attack methods and defense methods in SRSs, respectively. After that, we provide taxonomies of existing attack methods and defense methods, and further review them by employing our proposed criteria. Finally, based on our review, we find some open issues and further specify a number of future directions to motivate the research of SRSs security.
C1 [Lan, Jiahe; Zhang, Rui; Yan, Zheng; Wang, Jie; Hou, Ronghui] Xidian Univ, Sch Cyber Engn, State Key Lab Integrated Serv Networks, Xian, Peoples R China.
   [Yan, Zheng] Aalto Univ, Dept Commun & Networking, Espoo, Finland.
   [Chen, Yu] San Jose State Univ, Lucas Coll, Sch Informat Syst & Technol, San Jose, CA 95192 USA.
   [Chen, Yu] San Jose State Univ, Grad Sch Business, San Jose, CA 95192 USA.
C3 Xidian University; Aalto University; California State University System;
   San Jose State University; California State University System; San Jose
   State University
RP Yan, Z (corresponding author), Xidian Univ, Sch Cyber Engn, State Key Lab Integrated Serv Networks, Xian, Peoples R China.
EM zyan@xidian.edu.cn
RI zheng, yan/GQY-6668-2022; yang, zheng/HGC-7753-2022; Yan,
   Zheng/AEV-7247-2022
OI Wang, Jie/0000-0002-6557-2582; Chen, Yu/0000-0002-0612-1482; Yan,
   Zheng/0000-0002-9697-2108
FU National Natural Science Foundation of China [62072351]; Academy of
   Finland [308087, 335262, 345072, 350464]; Open research project of
   ZheJiang Lab [2021PD0AB01]; Shaanxi Innovation Team Project
   [2018TD-007]; 111 Project, China [B16037]
FX Acknowledgments This work is supported in part by the National Natural
   Science Foundation of China under Grant 62072351; in part by the Academy
   of Finland under Grant 308087, Grant 335262, Grant 345072 and Grant
   350464; in part by the Open research project of ZheJiang Lab under grant
   2021PD0AB01; in part by the Shaanxi Innovation Team Project under Grant
   2018TD-007; and in part by the 111 Project, China under Grant B16037.
CR Abdullah Hadi, 2021, 2021 IEEE Symposium on Security and Privacy (SP), P712, DOI 10.1109/SP40001.2021.00009
   Abdullah Hadi, 2021, 2021 IEEE Symposium on Security and Privacy (SP), P730, DOI 10.1109/SP40001.2021.00014
   Abdullah Hadi, 2019, 26 ANN NETWORK DISTR, DOI [DOI 10.14722/NDSS.2019.23362, 10.14722/ndss.2019.23362]
   Aghakhani H, 2020, ARXIV200500191
   Akhtar N, 2018, IEEE ACCESS, V6, P14410, DOI 10.1109/ACCESS.2018.2807385
   [Anonymous], AZURE VERIFICATION A
   [Anonymous], 2010, Int J Emerg Technol
   [Anonymous], AZURE IDENTIFICATION
   Bengio S, 2016, ARXIV
   Carlini N, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P513
   Chen G., 2021, 42 IEEE S SEC PRIV S
   Das R.K., 2020, P 2020 21 ANN C INT
   Dehak N, 2009, INTERSPEECH 2009: 10TH ANNUAL CONFERENCE OF THE INTERNATIONAL SPEECH COMMUNICATION ASSOCIATION 2009, VOLS 1-5, P1527
   Dong YD, 2021, IEEE INTERNET THINGS, V8, P3500, DOI 10.1109/JIOT.2020.3023101
   Erhan D, 2013, 2 INT C LEARNING REP
   Gong Zhitao, 2017, ARXIV170404960
   Goodfellow I. J., 2015, 3 INT C LEARNING REP
   HERMANSKY H, 1990, J ACOUST SOC AM, V87, P1738, DOI 10.1121/1.399423
   Kreuk F, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), P1962, DOI 10.1109/ICASSP.2018.8462693
   Li JG, 2020, IEEE INT CON MULTI, DOI 10.1109/icme46284.2020.9102886
   Li X., 2020, 21 ANN C INT SPEECH
   Li X, 2020, INT CONF ACOUST SPEE, P6579, DOI [10.1109/ICASSP40776.2020.9053076, 10.1109/icassp40776.2020.9053076]
   Li ZH, 2020, CCS '20: PROCEEDINGS OF THE 2020 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1121, DOI 10.1145/3372297.3423348
   Miyato T, 2019, IEEE T PATTERN ANAL, V41, P1979, DOI 10.1109/TPAMI.2018.2858821
   Paliwal KK, 1998, INT CONF ACOUST SPEE, P617, DOI 10.1109/ICASSP.1998.675340
   Qin Y, 2019, PR MACH LEARN RES, V97
   Rasmussen C.E, 1999, Advances in neural information processing systems
   Ravanelli M, 2018, IEEE W SP LANG TECH, P1021, DOI 10.1109/SLT.2018.8639585
   Rui Z, 2019, IEEE ACCESS, V7, P5994, DOI 10.1109/ACCESS.2018.2889996
   Samizade S, 2020, INT CONF ACOUST SPEE, P3102, DOI [10.1109/ICASSP40776.2020.9054750, 10.1109/icassp40776.2020.9054750]
   Schönherr L, 2019, 26TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2019), DOI 10.14722/ndss.2019.23288
   Shafahi A, 2018, ADV NEUR IN, V31
   Vaidya T, 2015, 9 USENIX WORKSHOP OF
   Wang Q., 2020, P 21 ANN C INT SPEEC, P4228
   Wang Q., 2019, 20 ANN C INT SPEECH
   Wang XR, 2021, J NETW COMPUT APPL, V188, DOI 10.1016/j.jnca.2021.103080
   Wu H., ARXIV PREPRINT ARXIV
   Wu H., 2021, P INTERSPEECH, P4294
   Wu HB, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP 2021), P6718, DOI 10.1109/ICASSP39728.2021.9413737
   Wu HB, 2020, INT CONF ACOUST SPEE, P6564, DOI [10.1109/ICASSP40776.2020.9053643, 10.1109/icassp40776.2020.9053643]
   Wu ZZ, 2015, SPEECH COMMUN, V66, P130, DOI 10.1016/j.specom.2014.10.005
   Xie Y, 2020, INT CONF ACOUST SPEE, P1738, DOI [10.1109/icassp40776.2020.9053747, 10.1109/ICASSP40776.2020.9053747]
   Xu WL, 2018, 25TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2018), DOI 10.14722/ndss.2018.23198
   Yan Z, 2016, 2016 FOURTH INTERNATIONAL CONFERENCE ON ADVANCED CLOUD AND BIG DATA (CBD 2016), P194, DOI [10.1109/CBD.2016.23, 10.1109/CBD.2016.042]
   Yu XY, 2019, IEEE T NEUR NET LEAR, V30, P2805, DOI 10.1109/TNNLS.2018.2886017
   Zhang H., 2020, 21 ANN C INT SPEECH
   Zhang R., 2022, IEEE T DEPENDABLE SE
   Zheng T. F., 2017, Robustness -Related Issues in Speaker Recognition
   Zhu C, 2019, PR MACH LEARN RES, V97
NR 49
TC 9
Z9 10
U1 0
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2022
VL 127
AR 102526
DI 10.1016/j.sysarc.2022.102526
EA MAY 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q3FZ
UT WOS:000802579100003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Lalchhandama, F
   Datta, K
   Chakraborty, S
   Drechsler, R
   Sengupta, I
AF Lalchhandama, F.
   Datta, Kamalika
   Chakraborty, Sandip
   Drechsler, Rolf
   Sengupta, Indranil
TI CoMIC: Complementary Memristor based in-memory computing in 3D
   architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Memristor; Sneak path; Complementary memristors; ReRAM; 3D crossbar;
   In-memory computing
ID LOGIC; MODEL; SWITCHES; DEVICES; DESIGN; ARRAY
AB The use of memristors, also known as Resistive Random Access Memory (ReRAM), has been widely investigated in recent years for non-volatile memory design applications. Memristors can also be used for realizing logic operations, leading to new in-memory computing (IMC) architectures. However, the presence of sneak paths in crossbar arrays limits the practical use of such systems. In this paper, we introduce a novel sneak path-free ReRAM system capable of both memory and logic operations using Complementary Resistive Switches (CRS) or Complementary Memristors (CMs) crossbar array. CMs can mitigate the effect of sneak paths and are good candidates for realizing three-dimensional memory array. A novel IMC-enabled two-dimensional (2D) and three-dimensional (3D) crossbar architecture have been proposed. The devices are modeled using the VTEAM memristor model and can perform majority (MAJ) gate operations directly on the crossbar. A logic mapping approach is also proposed, allowing serial and parallel evaluation of MAJ operations for given high-level logic functions. The efficacy of the approach has been evaluated by estimating the computation cycles, crossbar size, delay, and energy for various benchmark functions. The results show that the proposed method yields up to 91.19% improvement over an existing IMC method in computation steps and 78.90% reduction in terms of the number of memristors required.
C1 [Lalchhandama, F.; Chakraborty, Sandip; Sengupta, Indranil] Indian Inst Technol Kharagpur, Dept Comp Sci & Engn, Kharagpur, W Bengal, India.
   [Sengupta, Indranil] JIS Univ, Kolkata, India.
   [Datta, Kamalika; Drechsler, Rolf] Deutsch Forschungszentrum Kunstl Intelligenz DFKI, Bremen, Germany.
   [Drechsler, Rolf] Univ Bremen, Inst Comp Sci, Bremen, Germany.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur; University of Bremen
RP Lalchhandama, F (corresponding author), Indian Inst Technol Kharagpur, Dept Comp Sci & Engn, Kharagpur, W Bengal, India.
EM dampuiafanchun@iitkgp.ac.in; kamalika.datta@dfki.de;
   sandipc@cse.iitkgp.ac.in; drechsler@uni-bremen.de; isg@iitkgp.ac.in
RI Drechsler, Rolf/K-2508-2014
OI Drechsler, Rolf/0000-0002-9872-1740; Fanchun,
   Lalchhandama/0000-0003-4294-8038
FU German Research Founda-tion (DFG) , Germany within the Project PLiM [DR
   287/35-1]
FX Acknowledgment This work was supported in part by the German Research
   Founda-tion (DFG) , Germany within the Project PLiM (DR 287/35-1) .
CR Abdalla H, 2011, IEEE INT SYMP CIRC S, P1832, DOI 10.1109/ISCAS.2011.5937942
   Adam GC, 2017, IEEE CONF NANOTECH, P844, DOI 10.1109/NANO.2017.8117387
   Adam GC, 2017, IEEE T ELECTRON DEV, V64, P312, DOI 10.1109/TED.2016.2630925
   Amarú L, 2014, DES AUT CON, DOI 10.1145/2593069.2593158
   An H., 2017, INTEGRATION, V65, P273
   [Anonymous], 2008, ENG ASPECTS COLLOID, DOI DOI 10.1016/J.COLSURFA.2008.02.040
   ARGALL F, 1968, SOLID STATE ELECTRON, V11, P535, DOI 10.1016/0038-1101(68)90092-0
   Berzina T, 2007, J APPL PHYS, V101, DOI 10.1063/1.2422750
   Berzina T, 2009, J APPL PHYS, V105, DOI 10.1063/1.3153944
   Biolek Z, 2009, RADIOENGINEERING, V18, P210
   Borghetti J, 2010, NATURE, V464, P873, DOI 10.1038/nature08940
   Burger J., 2013, REED MULLER, P31
   Cassuto Y, 2013, IEEE INT SYMP INFO, P156, DOI 10.1109/ISIT.2013.6620207
   Chakraborti S, 2014, INT DES TEST SYMP, P136, DOI 10.1109/IDT.2014.7038601
   Chanthbouala A, 2012, NAT MATER, V11, P860, DOI [10.1038/nmat3415, 10.1038/NMAT3415]
   Chua L., 2012, AFOSR
   Chua L, 2011, APPL PHYS A-MATER, V102, P765, DOI 10.1007/s00339-011-6264-9
   CHUA LO, 1971, IEEE T CIRCUITS SYST, VCT18, P507, DOI 10.1109/TCT.1971.1083337
   Elshamy M., 2014, IEEE International Conference on Engineering and Technology (ICET), P1
   Fang HH, 2010, APPL PHYS LETT, V97, DOI 10.1063/1.3486683
   Felfel A.M., 2020, DES AUT TEST EUR C D
   Gaillardon PE, 2016, DES AUT TEST EUROPE, P427
   Gharpinde R, 2018, IEEE T VLSI SYST, V26, P355, DOI 10.1109/TVLSI.2017.2763171
   Gül F, 2019, RESULTS PHYS, V12, P1091, DOI 10.1016/j.rinp.2018.12.092
   Hansen MC, 1999, IEEE DES TEST COMPUT, V16, P72, DOI 10.1109/54.785838
   Ho YP, 2011, IEEE T CIRCUITS-I, V58, P724, DOI 10.1109/TCSI.2010.2078710
   Hoffer B, 2020, IEEE T ELECTRON DEV, V67, P3115, DOI 10.1109/TED.2020.3001247
   Jeong DS, 2012, REP PROG PHYS, V75, DOI 10.1088/0034-4885/75/7/076502
   Jiang ZZ, 2016, IEEE T ELECTRON DEV, V63, P1884, DOI 10.1109/TED.2016.2545412
   Joglekar YN, 2009, EUR J PHYS, V30, P661, DOI 10.1088/0143-0807/30/4/001
   Kim DJ, 2012, NANO LETT, V12, P5697, DOI 10.1021/nl302912t
   Kim S, 2011, NANO LETT, V11, P5438, DOI 10.1021/nl203206h
   Kvatinsky S, 2015, IEEE T CIRCUITS-II, V62, P786, DOI 10.1109/TCSII.2015.2433536
   Kvatinsky S, 2014, IEEE T CIRCUITS-II, V61, P895, DOI 10.1109/TCSII.2014.2357292
   Lalchhandama F, 2022, J CIRCUIT SYST COMP, V31, DOI 10.1142/S0218126622500712
   Lalchhandama F, 2016, IEEE COMP SOC ANN, P319, DOI 10.1109/ISVLSI.2016.61
   Lee HY, 2010, INT EL DEVICES MEET
   Lee MJ, 2011, NAT MATER, V10, P625, DOI [10.1038/NMAT3070, 10.1038/nmat3070]
   Lehtonen E, 2010, ELECTRON LETT, V46, DOI 10.1049/el.2010.9040
   Lehtonen E, 2009, 2009 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, P33, DOI 10.1109/NANOARCH.2009.5226356
   Leitersdorf O., 2021, ABS210813378 CORR
   Li C, 2018, IEEE INT MEM WORKSH, P161
   Lin P, 2020, NAT ELECTRON, V3, P225, DOI 10.1038/s41928-020-0397-9
   Linn E, 2010, NAT MATER, V9, P403, DOI [10.1038/NMAT2748, 10.1038/nmat2748]
   Manem H., 2010, ACM GREAT LAK S VLSI
   Pickett M.D., 2009, SWITCHING DYNAMICS T, V106
   Soeken M, 2017, IEEE INT SYMP CIRC S, P27
   Soeken Mathias, 2019, ARXIV180505121V2
   Strukov DB, 2008, NATURE, V453, P80, DOI 10.1038/nature06932
   Sun W., 2019, Materials, V12
   Talati N, 2016, IEEE T NANOTECHNOL, V15, P635, DOI 10.1109/TNANO.2016.2570248
   Thangkhiew PL, 2016, INT DES TEST SYMP, P142, DOI 10.1109/IDT.2016.7843030
   Thangkhiew PL, 2018, J SYST ARCHITECT, V89, P49, DOI 10.1016/j.sysarc.2018.07.002
   Vontobel PO, 2009, NANOTECHNOLOGY, V20, DOI 10.1088/0957-4484/20/42/425204
   Wang L, 2015, J MATER SCI-MATER EL, V26, P4618, DOI 10.1007/s10854-015-2848-z
   Wang Y., 2011, IEEE INT 3D SYSTEMS, P1
   Wang ZH, 2014, APPL PHYS LETT, V104, DOI 10.1063/1.4864270
   Wang ZR, 2017, IEEE ELECTR DEVICE L, V38, P179, DOI 10.1109/LED.2016.2645946
   Xie XD, 2019, CIRC SYST SIGNAL PR, V38, P1452, DOI 10.1007/s00034-018-0926-1
   Yang JJS, 2013, NAT NANOTECHNOL, V8, P13, DOI [10.1038/nnano.2012.240, 10.1038/NNANO.2012.240]
   Yenpo Ho, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P485
   Zhang YJ, 2020, SCI CHINA PHYS MECH, V63, DOI 10.1007/s11433-019-1499-3
   Zidan MA, 2013, MICROELECTRON J, V44, P176, DOI 10.1016/j.mejo.2012.10.001
   Zokaee F, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317858
NR 64
TC 5
Z9 5
U1 2
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2022
VL 126
AR 102480
DI 10.1016/j.sysarc.2022.102480
EA APR 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1B3GY
UT WOS:000792328200008
DA 2024-07-18
ER

PT J
AU Li, GL
   Ma, X
   Wang, XY
   Yue, HS
   Li, JS
   Liu, L
   Feng, XB
   Xue, JL
AF Li, Guangli
   Ma, Xiu
   Wang, Xueying
   Yue, Hengshan
   Li, Jiansong
   Liu, Lei
   Feng, Xiaobing
   Xue, Jingling
TI Optimizing deep neural networks on intelligent edge accelerators via
   flexible-rate filter pruning
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Edge intelligence; Deep learning; Neural network compression
ID DIANNAO; ENERGY
AB While deep learning has shown superior performance in various intelligent tasks, it is still a challenging problem to deploy sophisticated models on resource-limited edge devices. Filter pruning performs a system independent optimization, which shrinks a neural network model into a thinner one, providing an attractive solution for efficient on-device inference. Prevailing approaches usually utilize fixed pruning rates for the whole neural network model to reduce the optimization space of filter pruning. However, the filters of different layers may have different sensitivities for model inference and therefore a flexible rate setting of pruning can potentially further increase the accuracy of compressed models. In this paper, we propose FlexPruner, a novel approach for compressing and accelerating neural network models via flexible-rate filter pruning. Our approach follows a greedy-based strategy to select the filters to be pruned and performs an iterative loss-aware pruning process, thereby achieving a remarkable accuracy improvement over existing methods when numerous filters are pruned. Evaluation with state-of-the-art residual neural networks on six representative intelligent edge accelerators demonstrates the effectiveness of FlexPruner, which decreases the accuracy degradation of pruned models by leveraging flexible pruning rates and achieves practical speedups for on-device inference.
C1 [Li, Guangli; Wang, Xueying; Li, Jiansong; Liu, Lei; Feng, Xiaobing] Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, Beijing, Peoples R China.
   [Li, Guangli; Li, Jiansong; Feng, Xiaobing] Univ Chinese Acad Sci, Beijing, Peoples R China.
   [Ma, Xiu; Yue, Hengshan] Jilin Univ, Coll Comp Sci & Technol, Changchun, Peoples R China.
   [Xue, Jingling] Univ New S Wales, Sch Engn & Comp Sci, Sydney, NSW, Australia.
C3 Chinese Academy of Sciences; Institute of Computing Technology, CAS;
   Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS; Jilin University; University of New South Wales Sydney
RP Li, GL (corresponding author), Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, Beijing, Peoples R China.
EM liguangli@ict.ac.cn
RI Li, Guangli/AAA-6172-2019; 王, 雪/JWO-6252-2024; 王, 雪莹/JKJ-5767-2023; Liu,
   Lei/F-2931-2013; ma, xiu/GRY-2204-2022
OI Li, Guangli/0000-0002-9738-261X; 王, 雪莹/0000-0002-7835-113X; Li,
   Jiansong/0000-0002-2924-5189
FU National Key R&D Pro-gram of China [2017YFB1003103]; National Natural
   Science Foundation of China [61872043, 61802368]; Science Fund for
   Creative Research Groups of the National Natural Science Foundation of
   China [61521092]
FX Acknowledgments This work was partially supported by the National Key
   R&D Pro-gram of China under Grant No. 2017YFB1003103, the National
   Natural Science Foundation of China under Grant Nos. 61872043, 61802368,
   the Science Fund for Creative Research Groups of the National Natural
   Science Foundation of China under Grant No. 61521092.
CR Abdel-Hamid O, 2014, IEEE-ACM T AUDIO SPE, V22, P1533, DOI 10.1109/TASLP.2014.2339736
   Bulat Adrian, 2019, BMVC
   Cai, 2020, ARXIV PREPRINT ARXIV
   Calkins H, 2017, J ARRYTHM, V33, P369, DOI 10.1016/j.joa.2017.08.001
   Carreira-Perpiñán MA, 2018, PROC CVPR IEEE, P8532, DOI 10.1109/CVPR.2018.00890
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chen YJ, 2016, COMMUN ACM, V59, P105, DOI 10.1145/2996864
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Cheng J, 2018, FRONT INFORM TECH EL, V19, P64, DOI 10.1631/FITEE.1700789
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Dong X., 2019, Advances in Neural Information Processing Systems, V32, P759
   Dong X, 2018, LECT NOTES COMPUT SC, V11139, P3, DOI 10.1007/978-3-030-01418-6_1
   Dong XY, 2017, PROC CVPR IEEE, P1895, DOI 10.1109/CVPR.2017.205
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Gamanayake C, 2020, IEEE J-STSP, V14, P802, DOI 10.1109/JSTSP.2020.2971418
   Google, 2021, EDGE TPU
   Guo Y., 2016, Advances in neural information processing systems, P1387
   Han SY, 2016, IEEE ICC, DOI 10.1109/ICC.2016.7511104
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He Y, 2018, PROCEEDINGS OF THE TWENTY-SEVENTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P2234
   He Y, 2020, PROC CVPR IEEE, P2006, DOI 10.1109/CVPR42600.2020.00208
   He Y, 2019, PROC CVPR IEEE, P4335, DOI 10.1109/CVPR.2019.00447
   He Y, 2020, IEEE T CYBERNETICS, V50, P3594, DOI 10.1109/TCYB.2019.2933477
   He YH, 2018, LECT NOTES COMPUT SC, V11211, P815, DOI 10.1007/978-3-030-01234-2_48
   He YH, 2017, IEEE I CONF COMP VIS, P1398, DOI 10.1109/ICCV.2017.155
   Hubara I., 2016, NEURIPS, P4114
   Intel, 2021, INTEL MOVIDIUS NEURA
   intel, Intel neural compute stick 2
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Jayakodi NK, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3366636
   Jayakodi NK, 2018, IEEE T COMPUT AID D, V37, P2881, DOI 10.1109/TCAD.2018.2857338
   Kim Y., 2014, P 2014 C EMPIRICAL M
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Krizhevsky Alex, 2009, LEARNING MULTIPLE LA
   Li GL, 2020, IEEE T COMPUT AID D, V39, P3614, DOI 10.1109/TCAD.2020.3013050
   Li H., 2017, PRUNING FILTERS EFFI, DOI DOI 10.48550/ARXIV.1608.08710
   Li YX, 2021, PEER PEER NETW APPL, V14, P2826, DOI 10.1007/s12083-021-01103-8
   Lin MB, 2020, PROCEEDINGS OF THE TWENTY-NINTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P673
   Lin MB, 2020, PROC CVPR IEEE, P1526, DOI 10.1109/CVPR42600.2020.00160
   Lin SH, 2019, PROC CVPR IEEE, P2785, DOI 10.1109/CVPR.2019.00290
   Liu DF, 2015, ACM SIGPLAN NOTICES, V50, P369, DOI 10.1145/2694344.2694358
   Liu ZC, 2020, INT J COMPUT VISION, V128, P202, DOI 10.1007/s11263-019-01227-8
   Luo JH, 2020, PROC CVPR IEEE, P1455, DOI 10.1109/CVPR42600.2020.00153
   Luo JH, 2017, IEEE I CONF COMP VIS, P5068, DOI 10.1109/ICCV.2017.541
   Marco VS, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3371154
   Moreau T., 2018, ARXIV PREPRINT ARXIV
   NVIDIA, 2021, JETSON TX2 DEVELOPER
   NVIDIA, 2021, Jetson Nano Developer Kit
   NVIDIA, 2021, JETSON XAVIER NX TEC
   Panda P, 2016, DES AUT TEST EUROPE, P475
   Park E, 2017, PROC CVPR IEEE, P7197, DOI 10.1109/CVPR.2017.761
   Paszke A, 2019, ADV NEUR IN, V32
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Ren S, 2015, FASTER R CNN REAL TI, P91
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Wang TZ, 2020, PROC CVPR IEEE, P2075, DOI 10.1109/CVPR42600.2020.00215
   Wang ZW, 2019, PROC CVPR IEEE, P568, DOI 10.1109/CVPR.2019.00066
   Wu YW, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218526
   Yosinski J., 2019, Explainable AI: interpreting, explaining and visualizing deep learning, P55, DOI DOI 10.1007/978-3-030-28954-6_4
   Yosinski J., 2015, ARXIV150606579, V2015, P12
   Yu RC, 2018, PROC CVPR IEEE, P9194, DOI 10.1109/CVPR.2018.00958
   Zhang KH, 2014, IEEE T PATTERN ANAL, V36, P2002, DOI 10.1109/TPAMI.2014.2315808
   Zhou A., 2017, ARXIV170203044
NR 64
TC 22
Z9 23
U1 5
U2 24
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2022
VL 124
AR 102431
DI 10.1016/j.sysarc.2022.102431
EA FEB 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 0N0YF
UT WOS:000782573200016
DA 2024-07-18
ER

PT J
AU Marques, SMVN
   Serpa, MS
   Muñoz, AN
   Rossi, FD
   Luizelli, MC
   Navaux, POA
   Beck, ACS
   Lorenzon, AF
AF Marques, Sandro Matheus V. N.
   Serpa, Matheus S.
   Munoz, Antoni N.
   Rossi, Fabio D.
   Luizelli, Marcelo C.
   Navaux, Philippe O. A.
   Beck, Antonio Carlos S.
   Lorenzon, Arthur F.
TI Optimizing the EDP of OpenMP applications via concurrency throttling and
   frequency boosting
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Parallel computing; Dynamic concurrency throttling; Turbo-boosting;
   Run-time system
ID BENCHMARK SUITE; EFFICIENT; PARALLELISM; EXECUTION; THREADS
AB The increasing number of cores in multicore architectures has brought the need for better use of hardware resources. Consequently, different solutions have become widely adopted to optimize the execution of parallel applications: dynamic concurrency throttling (DCT) and turbo-boosting. While DCT artificially reduces the number of active threads to improve the performance and energy consumption, turbo-boosting increases the processor's frequency above the base operating levels to provide maximum performance, considering the Thermal Design Power (TDP). However, as many parallel applications are unbalanced, combining both optimization knobs is not a straightforward task. Therefore, we propose TBFT. It is a transparent and automatic approach that concurrently exploits DCT and turbo-boosting to optimize OpenMP parallel applications. For that, TBFT implements a DCT Engine to find the ideal or near-ideal number of threads in parallel regions and a Boosting Engine to adjust the boosting operating mode w.r.t. the CPU workload. When executing twelve well-known benchmarks on three multicore systems, we show that TBFT outperforms different state-of-the-art strategies without jeopardizing the performance.
C1 [Rossi, Fabio D.] Fed Inst Farroupilha, Campus Alegrete, Alegrete, Brazil.
   [Munoz, Antoni N.] Barcelona Supercomp Ctr, Barcelona, Spain.
   [Serpa, Matheus S.; Navaux, Philippe O. A.; Beck, Antonio Carlos S.] Univ Fed Rio Grande do Sul, Inst Informat, Porto Alegre, RS, Brazil.
   [Marques, Sandro Matheus V. N.; Luizelli, Marcelo C.; Lorenzon, Arthur F.] Fed Univ Pampa, Campus Alegrete, Alegrete, Brazil.
C3 Instituto Federal Farroupilha; Universitat Politecnica de Catalunya;
   Barcelona Supercomputer Center (BSC-CNS); Universidade Federal do Rio
   Grande do Sul; Universidade Federal do Pampa
RP Lorenzon, AF (corresponding author), Fed Univ Pampa, Campus Alegrete, Alegrete, Brazil.
EM sandromarques.aluno@unipampa.edu.br; msserpa@inf.ufrgs.br;
   antoni.navarro@bsc.es; fabio.rossi@iffarroupilha.edu.br;
   marceloluizelli@unipampa.edu.br; navaux@inf.ufrgs.br; caco@inf.ufrgs.br;
   aflorenzon@unipampa.edu.br
RI Rossi, Fábio/E-6336-2017; Marques, Sandro/KIK-5736-2024; Rossi,
   Fábio/ADQ-4913-2022
OI Rossi, Fábio/0000-0002-2450-1024; Marques, Sandro/0000-0001-5118-6536;
   Rossi, Fábio/0000-0002-2450-1024; da Silva Serpa,
   Matheus/0000-0001-5178-1036; Lorenzon, Arthur/0000-0002-2412-3027;
   Navaux, Philippe/0000-0002-9957-5861; Schneider Beck, Antonio
   Carlos/0000-0002-4492-1747; Marques, Sandro/0000-0001-9297-6729
FU Foundation for Research of the State of Rio Grande do Sul
   [19/2551-0001224-1, 19/25510001266-7]; CAPES, Brazil; CNPq Brazil
FX This work has been partially supported by Foundation for Research of the
   State of Rio Grande do Sul (19/2551-0001224-1, 19/25510001266-7), CAPES,
   Brazil, and CNPq Brazil. Some experiments in this work used the PCAD
   infrastructure, http://gppd-hpc.inf.ufrgs.br, at INF/UFRGS.
CR Abraham Mark James, 2015, SoftwareX, V1-2, P19, DOI 10.1016/j.softx.2015.06.001
   Alessi F, 2015, LECT NOTES COMPUT SC, V9342, P219, DOI 10.1007/978-3-319-24595-9_16
   Amaral J.N., 2011, ACM SIGPLAN X10 WORK
   [Anonymous], 2013, CODES ISSS
   [Anonymous], 2007, Using OpenMP: Portable Shared Memory Parallel Programming
   [Anonymous], 2015 INT C COMP COMM
   Aslot V, 2001, LECT NOTES COMPUT SC, V2104, P1
   BAILEY DH, 1991, SUPERCOMPUTING 91, P158
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Blake G, 2010, CONF PROC INT SYMP C, P302, DOI 10.1145/1816038.1816000
   Cai EM, 2016, IEEE T COMPUT AID D, V35, P1318, DOI 10.1109/TCAD.2015.2504330
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Conoci S, 2021, CONCURR COMP-PRACT E, V33, DOI 10.1002/cpe.6205
   Curtis-Maury M, 2008, IEEE T PARALL DISTR, V19, P1396, DOI 10.1109/TPDS.2007.70804
   Dongarra J, 2016, INT J HIGH PERFORM C, V30, P3, DOI 10.1177/1094342015593158
   Hahnel Marcus, 2012, Performance Evaluation Review, V40, P13
   Ham TJ, 2013, INT S HIGH PERF COMP, P424, DOI 10.1109/HPCA.2013.6522338
   Heuvellne V, 2007, INT J MOD PHYS C, V18, P627, DOI 10.1142/S0129183107010875
   Ju T, 2015, INT C PAR DISTRIB SY, P456, DOI 10.1109/ICPADS.2015.64
   Karlin I., 2013, Technical Report LLNL-TR-641973
   Kessler C, 2020, EUROMICRO WORKSHOP P, P136, DOI 10.1109/PDP50117.2020.00027
   Khdr H, 2018, IEEE T COMPUT, V67, P1217, DOI 10.1109/TC.2018.2816014
   Khokhriakov S, 2020, APPL ENERG, V268, DOI 10.1016/j.apenergy.2020.114957
   Kondguli S, 2018, ACM T ARCHIT CODE OP, V15, DOI 10.1145/3170433
   Lawrence Livermore National Laboratory, 2019, CORAL 2 BENCHM
   Lee JH, 2010, CONF PROC INT SYMP C, P270, DOI 10.1145/1816038.1815996
   Li MR, 2014, 2014 IEEE 17TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING (CSE), P682, DOI 10.1109/CSE.2014.145
   Lo D, 2014, INT S HIGH PERF COMP, P603, DOI 10.1109/HPCA.2014.6835969
   Lorenzon AF, 2019, SPRINGERBRIEF COMPUT, P1, DOI 10.1007/978-3-030-28719-1
   Mariani G, 2017, PARALLEL COMPUT, V66, P1, DOI 10.1016/j.parco.2017.04.006
   Marques SM, 2021, EUROMICRO WORKSHOP P, P153, DOI 10.1109/PDP52278.2021.00032
   Pagani S, 2015, 2015 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), P104, DOI 10.1109/CODESISSS.2015.7331373
   Pusukuri KK, 2011, I S WORKL CHAR PROC, P116, DOI 10.1109/IISWC.2011.6114208
   Quinn M.J., 2004, PARALLEL PROGRAMMING
   Raasch SE, 2003, 12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P15
   Raghavan A, 2012, INT S HIGH PERF COMP, P249
   Richins D, 2018, INT S HIGH PERF COMP, P630, DOI 10.1109/HPCA.2018.00060
   Rughetti D, 2017, J PARALLEL DISTR COM, V109, P208, DOI 10.1016/j.jpdc.2017.06.001
   Seo S, 2011, I S WORKL CHAR PROC, P137, DOI 10.1109/IISWC.2011.6114174
   Sridharan S, 2014, ACM SIGPLAN NOTICES, V49, P169, DOI [10.1145/2594291.2594292, 10.1145/2666356.2594292]
   Sridharan Srinath., 2013, Proceedings of the 27th International ACM Conference on International Conference on Supercomputing, ICS '13, P337
   Stratton J. A., 2012, IMPACT1201 U ILL URB
   Suleman MA, 2008, ACM SIGPLAN NOTICES, V43, P277, DOI 10.1145/1353536.1346317
   Valat S., 2013, Proceedings of the ACM SIGPLAN Workshop on Memory Systems Performance and Correctness, P3, DOI 10.1145/2492408.2492414
   Verner U, 2017, IEEE COMPUT ARCHIT L, V16, P30, DOI 10.1109/LCA.2015.2512982
   Wamhoff Jons-Tobias., 2014, P 2014 USENIX C USEN, P193
NR 46
TC 4
Z9 4
U1 1
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2022
VL 123
AR 102379
DI 10.1016/j.sysarc.2021.102379
EA JAN 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YH0BB
UT WOS:000742841200008
DA 2024-07-18
ER

PT J
AU Serra, G
   Ara, G
   Fara, P
   Cucinotta, T
AF Serra, Gabriele
   Ara, Gabriele
   Fara, Pietro
   Cucinotta, Tommaso
TI ReTiF: A declarative real-time scheduling framework for POSIX systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Scheduling; Programming model; Linux
ID ARCHITECTURE; QUALITY
AB This paper proposes a novel framework providing a declarative interface to access real-time process scheduling services available in an operating system kernel. The main idea is to let applications declare their temporal requirements or characteristics without knowing exactly which underlying scheduling algorithms are offered by the system. The proposed framework can adequately handle such a set of heterogeneous requirements configuring the platform and partitioning the requests among the available multitude of cores, so to exploit the various scheduling disciplines that are available in the kernel, matching application requirements in the best possible way. The framework is realized with a modular architecture in which different plugins handle independently certain real-time scheduling features. The architecture is designed to make its behavior customization easier and enhance the support for other operating systems by introducing and configuring additional plugins.
C1 [Serra, Gabriele; Ara, Gabriele; Fara, Pietro; Cucinotta, Tommaso] Scuola Super Sant Anna, Via Moruzzi 1, I-56124 Pisa, Italy.
C3 Scuola Superiore Sant'Anna
RP Serra, G (corresponding author), Scuola Super Sant Anna, Via Moruzzi 1, I-56124 Pisa, Italy.
EM gabriele.serra@santannapisa.it; gabriele.ara@santannapisa.it;
   pietro.fara@santannapisa.it; tommaso.cucinotta@santannapisa.it
OI Ara, Gabriele/0000-0001-5663-4713; Serra, Gabriele/0000-0003-0225-6731;
   Cucinotta, Tommaso/0000-0002-0362-0657
FU European Union [871669]
FX This project has received funding from the European Union's Hori-zon
   2020 research and innovation programme under grant agreement No. 871669
   AMPERE - "A Model-driven development framework for highly Parallel and
   EneRgy-Efficient computation supporting multi-criteria optimisation".
CR Abeni L, 1998, REAL TIM SYST SYMP P, P4, DOI 10.1109/REAL.1998.739726
   Aldea M, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P113
   [Anonymous], 2011, HARD REAL TIME COMPU
   [Anonymous], 2011, 2011 IEEE 16 C EM TE, DOI DOI 10.1109/ETFA.2011.6059016
   [Anonymous], 2009, P 11 REAL TIME LINUX
   Asberg M., 2012, 2012 IEEE 18th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012), P240, DOI 10.1109/RTCSA.2012.9
   Atlas A., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P272, DOI 10.1109/REAL.1999.818853
   Ayers B., 1997, LINUX J, V1997
   Behnam M., 2008, OSPERT 2008, Proceedings of the Fourth International Workshop on Operating Systems Platforms for Embedded Real-Time Applications, P63
   Brandt S, 1998, REAL TIM SYST SYMP P, P307, DOI 10.1109/REAL.1998.739756
   Calandrino JM, 2006, REAL TIM SYST SYMP P, P111, DOI 10.1109/RTSS.2006.27
   Casini D, 2019, IEEE T COMPUT, V68, P820, DOI 10.1109/TC.2018.2882451
   Childs S, 2001, SEVENTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P135, DOI 10.1109/RTTAS.2001.929879
   Cucinotta T, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P238, DOI 10.1109/RTTAS.2004.1317269
   Cucinotta T., 2010, 12 REAL TIM LIN WORK, P1
   de Oliveira D.B., 2020, 32 EUR C REAL TIM SY, V165
   Dozio L, 2003, ISORC 2003: SIXTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P11
   Gai P, 2001, EUROMICRO, P199, DOI 10.1109/EMRTS.2001.934032
   Gerum P., 2004, GNU FREE DOCUMENTATI, P1
   Ghosh S, 2004, REAL TIM SYST SYMP P, P12, DOI 10.1109/REAL.2004.25
   Han S, 2012, SAC 12 P 27 ANN ACM, P1632
   Herder J. N., 2006, Operating Systems Review, V40, P80, DOI 10.1145/1151374.1151391
   Kiszka J., 2009, P 11 REAL TIM LIN WO, P215
   Lelli J, 2016, SOFTWARE PRACT EXPER, V46, P821, DOI 10.1002/spe.2335
   Mancina A., 2009, OPERATING SYSTEMS RE
   Marzario L, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P211, DOI 10.1109/RTTAS.2004.1317266
   Obenland K., 2000, The use of POSIX in real-time systems, assessing its effectiveness and performance
   Palopoli L, 2009, SOFTWARE PRACT EXPER, V39, P1, DOI 10.1002/spe.883
   Parmer G, 2007, RTAS 2007: 13TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P133
   Pedro P, 1998, EUROMICRO, P172, DOI 10.1109/EMWRTS.1998.685082
   Rajkumar R, 1997, REAL TIM SYST SYMP P, P298, DOI 10.1109/REAL.1997.641291
   Reghenzani F, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3297714
   Rivas M. A., 2001, Reliable Software Technologies - Ada-Europea 2001. 6th Ada-Europe International Conference on Reliable Software Technologies. Proceedings (Lecture Notes in Computer Science Vol.2043), P305
   Rostedt Steven., 2007, proc. of the Linux Symposium OLS'07, P161
   Saito Y, 2018, 2018 IEEE 24TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA), P52, DOI 10.1109/RTCSA.2018.00015
   Sangorrín D, 2010, LECT NOTES COMPUT SC, V6106, P251, DOI 10.1007/978-3-642-13550-7_18
   Serra G, 2020, I SYM OBJ-OR R-T D C, P20, DOI 10.1109/ISORC49007.2020.00013
   Sha L., 1996, REAL-TIME SYST, V1
   Sojka M, 2008, WFCS 2008: IEEE INTERNATIONAL WORKSHOP ON FACTORY COMMUNICATION SYSTEMS, PROCEEDINGS, P89, DOI 10.1109/WFCS.2008.4638747
   Sojka M, 2011, J SYST ARCHITECT, V57, P366, DOI 10.1016/j.sysarc.2011.02.005
   Srinivasan B, 1998, FOURTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM - PROCEEDINGS, P112, DOI 10.1109/RTTAS.1998.683194
   TINDELL KW, 1992, REAL-TIME SYSTEMS SYMPOSIUM : PROCEEDINGS, P100, DOI 10.1109/REAL.1992.242672
   Wei HX, 2016, FUTURE GENER COMP SY, V56, P171, DOI 10.1016/j.future.2015.05.008
   Xi SS, 2015, 2015 IEEE 8TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING, P179, DOI 10.1109/CLOUD.2015.33
NR 44
TC 2
Z9 2
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2021
VL 118
AR 102210
DI 10.1016/j.sysarc.2021.102210
EA JUN 2021
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UE5KZ
UT WOS:000687928200003
OA Green Submitted, hybrid
DA 2024-07-18
ER

PT J
AU Bai, LY
   Fan, K
   Bai, YH
   Cheng, XC
   Li, H
   Yang, YT
AF Bai, Liyang
   Fan, Kai
   Bai, Yuhan
   Cheng, Xiaochun
   Li, Hui
   Yang, Yintang
TI Cross-domain access control based on trusted third-party and attribute
   center
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cross-domain access control; Attribute mapping; Attribute certificate;
   Outsourced CP-ABE
ID SCHEME; SECURE
AB With the development of informatization, smart city has become a new concept for the next generation of urbanization globally. In the face of intensive data requests and constrained resources, it is particularly important to design a safe and energy-efficient computing system.In this paper, we propose a multi-domain access control scheme suitable for smart city construction. We divide the huge equipment group into multiple domains for parallel distributed management to improve data processing efficiency. Based on attribute mapping, we show a safe and efficient cross-domain access control method. We introduce a trusted third party (TTP) and an attribute mapping center (MC), using attribute certificates, digital mapping tables, B+ tree index, and buffer to improve mapping efficiency. In the complex one-to-many data transmission process, the outsourced ciphertext-policy attribute-based encryption (CP-ABE) is used to provide users with personalized services while reducing the computing burden. Finally, through analysis and simulation, it is found that this scheme has higher safety and efficiency.
C1 [Bai, Liyang; Fan, Kai; Bai, Yuhan; Li, Hui] Xidian Univ, State Key Lab Integrated Serv Networks, Xian 710071, Peoples R China.
   [Cheng, Xiaochun] Middlesex Univ, Dept Comp Sci, London NW4 4BE, England.
   [Yang, Yintang] Xidian Univ, Key Lab, Minist Educ Wide BandGap Semicond Mat & Devices, Xian 710071, Peoples R China.
C3 Xidian University; Middlesex University; Xidian University
RP Fan, K (corresponding author), Xidian Univ, State Key Lab Integrated Serv Networks, Xian 710071, Peoples R China.
EM lybai17@126.com; kfan@mail.xidian.edu.cn; lybai17@126.com;
   x.cheng@mdx.ac.uk; lihui@mail.xidian.edu.cn; ytyang@xidian.edu.cn
RI Fan, K/GXH-3734-2022
FU National Key RAMP;D Program of China [2017YFB0802300]; National Natural
   Science Foundation of China [61772403, U1836203]; Natural Science
   Foundation of Shaanxi Province [2019ZDLGY1202]; Shaanxi Innovation Team
   Project, China [2018TD007]; Xi'an Science and technology innovation
   plan, China [201809168CX9JC10]; National 111 Program of China [B16037]
FX This work is supported by the National Key R&D Program of China
   (2017YFB0802300), the National Natural Science Foundation of China (No.
   61772403, U1836203), the Natural Science Foundation of Shaanxi Province
   (No. 2019ZDLGY1202), the Shaanxi Innovation Team Project, China (No.
   2018TD007), the Xi'an Science and technology innovation plan, China (No.
   201809168CX9JC10) and National 111 Program of China B16037.
CR Al-Muhtad, IRBAC2000 SECURE INT
   Bethencourt J, 2007, P IEEE S SECUR PRIV, P321, DOI 10.1109/sp.2007.11
   Chang-Chun Y, 2010, 2010 3 INT C INF COM
   Crampton Jason, 2010, P S ACC CONTR MOD TE
   David G, 2018, 2018 IEEE INT SMART
   Fan K, 2020, IEEE T VEH TECHNOL, V69, P5826, DOI 10.1109/TVT.2020.2968094
   Fan K, 2019, FUTURE GENER COMP SY, V99, P134, DOI 10.1016/j.future.2019.04.003
   He W, 2020, J SYST ARCHIT
   Jacobs J, 2003, P DARPA INF SURV C E
   Jiang Z.L, 2017, 2017 IEEE INT C COMP
   Joseph CT, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101785
   Kirimtat A, 2020, IEEE ACCESS, V8, P86448, DOI 10.1109/ACCESS.2020.2992441
   Kuhn D.R, 2012, 15 NAT COMP SEC C
   Kumar N, 2017, IEEE COMMUN MAG, V55, P14, DOI 10.1109/MCOM.2017.1600228CM
   Li J, 2012, INT C INF COMM SEC
   Li RX, 2018, IEEE T CLOUD COMPUT, V6, P344, DOI 10.1109/TCC.2017.2649685
   Li X., 2019, IEEE ACCESS
   Long Yi-Hong, 2010, 2010 INT C COMP INF
   Lu WD, 2021, IEEE T IND INFORM, V17, P4335, DOI 10.1109/TII.2020.2996672
   Ma JX, 2020, IEEE ACCESS, V8, P81765, DOI 10.1109/ACCESS.2020.2990931
   Sato H, 2018, 2018 26 EUR INT C PA
   Satpathy J.P, 2018, 2018 INT C COMP SCI
   SHAMIR A, 1979, COMMUN ACM, V22, P612, DOI 10.1145/359168.359176
   Shen Chao, 2018, INFORM SCIENTIST, V447
   Shen X.S, 2020, IEEE T IND INF
   Shi Guozhen, 2020, PREAUTHORIZATION USA
   Sukhodolskiy IA, 2017, IEEE NW RUSS YOUNG, P578, DOI 10.1109/EIConRus.2017.7910620
   Tang Z.H, 2009, NETW SECUR TECHNOL A
   Tysowski PK, 2013, IEEE T CLOUD COMPUT, V1, P172, DOI 10.1109/TCC.2013.11
   Wang XF, 2009, 2009 ACM WORKSHOP ON COGNITIVE RADIO NETWORKS-CORONET 09, P55, DOI 10.1109/ISQED.2009.4810269
   Wieclaw L., 2017, 2017 9 IEEE INT C IN
   Wu LB, 2017, PERS UBIQUIT COMPUT, V21, P949, DOI 10.1007/s00779-017-1048-7
   Yang L.T, 2018, FUTURE GENER COMP SY
   Yang Yintang, 2020, J PARALLEL DISTR COM
   Zhang YX, 2020, IEEE INTERNET THINGS, V7, P1061, DOI 10.1109/JIOT.2019.2949407
   Zhou W, 2007, 2007 LATIN AMERICAN NETWORK OPERATIONS AND MANAGEMENT SYMPOSIUM, P84, DOI 10.1109/LANOMS.2007.4362463
NR 36
TC 7
Z9 7
U1 6
U2 34
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 101957
DI 10.1016/j.sysarc.2020.101957
EA MAY 2021
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SU7LX
UT WOS:000663315100024
DA 2024-07-18
ER

PT J
AU Wang, T
   Mei, YX
   Liu, XX
   Wang, J
   Dai, HN
   Wang, ZJ
AF Wang, Tian
   Mei, Yaxin
   Liu, Xuxun
   Wang, Jin
   Dai, Hong-Ning
   Wang, Zhijian
TI Edge-based auditing method for data security in resource-constrained
   Internet of Things
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Data security; Audit model; Edge computing; Resource-constrained
   terminal; Binary tree
ID BIG DATA; SCHEME; ENCRYPTION; PROTECTION; SIGNATURE; EFFICIENT; SYSTEMS;
   STORAGE
AB The explosive generation of Internet of Things (IoT) data calls for cloud service providers (CSP) to further provide more secure and reliable transmission, storage, and management services. This requirement, however, goes against the honest and curious nature of CSP, to the extent that existing methods introduce the third-party audit (TPA) to check data security in the cloud. TPA solves the problem of unreliable CSP but puts a heavy burden on lightweight users because of the sheer amount of the pre-audit data processing work. In this paper, we establish an audit model based on a designed binary tree assisted by edge computing, which provides computing capability for the resource-constrained terminals. The data pre-processing task is offloaded to the edge, which reduces computing load and improves the efficiency of task processing. We propose an improved correlation mechanism between data blocks and nodes on the binary tree so that all nodes on the binary tree can be fully utilized while existing methods use only leaf nodes and thus are required to establish multiple binary trees. Moreover, to improve audit efficiency, the binary tree in the audit process is designed to be self-balanced. In experiments, we compare our methods with the traditional method and experimental results show that the proposed mechanism is more effective to store and manage big data, which is conducive to providing users with more secure IoT services.
C1 [Wang, Tian; Mei, Yaxin] Huaqiao Univ, Coll Comp Sci & Technol, Xiamen, Peoples R China.
   [Wang, Tian] Beijing Normal Univ, Artificial Intelligence & Future Networks, Zhuhai, Guangdong, Peoples R China.
   [Wang, Tian] UIC, Zhuhai, Guangdong, Peoples R China.
   [Liu, Xuxun] South China Univ Technol, Sch Elect & Informat Engn, Guangzhou, Peoples R China.
   [Wang, Jin] Changsha Univ Sci & Technol, Sch Comp & Commun Engn, Changsha, Peoples R China.
   [Dai, Hong-Ning] Macau Univ Sci & Technol, Fac Informat Technol, Macau, Peoples R China.
   [Wang, Zhijian] Guangdong Univ Finance & Econ, Informat Sci Sch, Guangzhou, Peoples R China.
C3 Huaqiao University; Beijing Normal University; South China University of
   Technology; Changsha University of Science & Technology; Macau
   University of Science & Technology; Guangdong University of Finance &
   Economics
RP Wang, ZJ (corresponding author), Guangdong Univ Finance & Econ, Informat Sci Sch, Guangzhou, Peoples R China.
EM zjian@gdufe.edu.cn
RI Wang, Jin/GYA-2019-2022; wang, jie/HTQ-4920-2023; wang,
   juan/IUO-6218-2023; Wang, Ying/HJI-2509-2023; Ling, Jie/JJF-9995-2023;
   Dai, Hong-Ning/B-1931-2012; wang, yi/HOF-6668-2023; WANG,
   JINGYI/GSJ-1241-2022; wang, yue/ISA-4119-2023; wang, jing/GVT-8700-2022;
   wang, jian/HRB-9588-2023; liu, liu/JEO-6900-2023; wang,
   jie/GRS-0942-2022; wang, tong/HTR-5412-2023; wang, jing/HJA-5384-2022;
   wang, jiahui/IXD-1197-2023
OI Dai, Hong-Ning/0000-0001-6165-4196; 
FU Natural Science Foundation of Fujian Province of China [2020J06023,
   2018J01092]; Major Project of Basic and Applied Research in Guangdong
   Universities [2017WZDXM012]; National Natural Science Foundation of
   China (NSFC) [61872154, 61772148]; Fujian Provincial Outstanding Youth
   Scientific Research Personnel Training Program
FX Above work was supported in part by Natural Science Foundation of Fujian
   Province of China (No. 2020J06023 and No. 2018J01092) , the Major
   Project of Basic and Applied Research in Guangdong Universities under
   Grant 2017WZDXM012, National Natural Science Foundation of China (NSFC)
   under Grant No. 61872154 and No. 61772148 and the Fujian Provincial
   Outstanding Youth Scientific Research Personnel Training Program.
CR Abdi A, 2015, EXPERT SYST APPL, V42, P8936, DOI 10.1016/j.eswa.2015.07.048
   Ali TS, 2020, IEEE ACCESS, V8, P71974, DOI 10.1109/ACCESS.2020.2987615
   Chen Yu, 2017, Journal of Nanjing University of Posts and Telecommunications, V37, P86, DOI 10.14132/j.cnki.1673-5439.2017.02.014
   Du M, 2020, IEEE T BIG DATA, V6, P283, DOI 10.1109/TBDATA.2018.2829886
   Du M, 2018, IEEE COMMUN MAG, V56, P62, DOI 10.1109/MCOM.2018.1701148
   Erway CC, 2015, ACM T INFORM SYST SE, V17, DOI 10.1145/2699909
   Fu AM, 2022, IEEE T BIG DATA, V8, P14, DOI 10.1109/TBDATA.2017.2701347
   Gu K, 2018, INF TECHNOL CONTROL, V47, P639, DOI 10.5755/j01.itc.47.4.19320
   Gu K, 2017, ACTA INFORM, V54, P521, DOI 10.1007/s00236-016-0270-5
   Gu K, 2015, COMPUT J, V58, P792, DOI 10.1093/comjnl/bxt132
   Gu ZH, 2018, J SYST ARCHITECT, V84, P1, DOI 10.1016/j.sysarc.2018.01.004
   Hasbestan JJ, 2018, J COMPUT PHYS, V368, P179, DOI 10.1016/j.jcp.2018.04.039
   He DB, 2018, IEEE SYST J, V12, P64, DOI 10.1109/JSYST.2015.2428620
   He SM, 2017, KSII T INTERNET INF, V11, P1510, DOI 10.3837/tiis.2017.03.015
   Kang JW, 2019, IEEE INTERNET THINGS, V6, P4660, DOI 10.1109/JIOT.2018.2875542
   Kirchner F, 2015, FORM ASP COMPUT, V27, P573, DOI 10.1007/s00165-014-0326-7
   Li WJ, 2019, IEEE INTERNET THINGS, V6, P4844, DOI 10.1109/JIOT.2018.2872133
   Li YHZ, 2019, IEEE ACCESS, V7, P40240, DOI 10.1109/ACCESS.2019.2907319
   Liu X., 2020, IEEE T MOBILE COMPUT, DOI 10.1109/TMC.2020.3003004
   Liu XX, 2021, IEEE NETWORK, V35, P188, DOI 10.1109/MNET.011.2000445
   Long M, 2018, J REAL-TIME IMAGE PR, V14, P171, DOI 10.1007/s11554-017-0727-y
   Luo YS, 2016, EURASIP J WIREL COMM, DOI 10.1186/s13638-015-0503-2
   Morales-Sandoval M, 2018, INT J INF SECUR, V17, P441, DOI 10.1007/s10207-017-0375-z
   Sangaiah AK, 2020, IEEE T IND INFORM, V16, P3322, DOI 10.1109/TII.2019.2953289
   Sangaiah AK, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20020539
   Sangaiah AK, 2019, IEEE T IND INFORM, V15, P4189, DOI 10.1109/TII.2019.2898174
   Shen WT, 2019, IEEE T INF FOREN SEC, V14, P331, DOI 10.1109/TIFS.2018.2850312
   Tan CB, 2018, J NETW COMPUT APPL, V110, P75, DOI 10.1016/j.jnca.2018.03.017
   Tang Q, 2016, IEEE INTERNET THINGS, V3, P554, DOI 10.1109/JIOT.2015.2452960
   Tao Y, 2020, IEEE ACCESS, V8, P15963, DOI 10.1109/ACCESS.2019.2962600
   Tian H, 2019, J NETW COMPUT APPL, V127, P59, DOI 10.1016/j.jnca.2018.12.004
   Wan SH, 2021, IEEE T INTELL TRANSP, V22, P4151, DOI 10.1109/TITS.2020.3017596
   Wan SH, 2021, IEEE T INTELL TRANSP, V22, P4487, DOI 10.1109/TITS.2020.3017505
   Wang J, 2020, J INTERNET TECHNOL, V21, P393, DOI 10.3966/160792642020032102008
   Wang QA, 2011, IEEE T PARALL DISTR, V22, P847, DOI 10.1109/TPDS.2010.183
   Wang T, 2021, IEEE T INTELL TRANSP, V22, P1797, DOI 10.1109/TITS.2020.2997377
   Wang T, 2020, IEEE INTERNET THINGS, V7, P4218, DOI 10.1109/JIOT.2020.2966870
   Wang T, 2020, IEEE T IND INFORM, V16, P6663, DOI 10.1109/TII.2019.2962844
   Wang T, 2020, J PARALLEL DISTR COM, V136, P75, DOI 10.1016/j.jpdc.2019.10.009
   Wang W, 2020, IEEE T IND INFORM, V16, P4221, DOI 10.1109/TII.2019.2950295
   Wang YX, 2019, IEEE T IND INFORM, V15, P976, DOI 10.1109/TII.2018.2883991
   Wu LB, 2018, J SUPERCOMPUT, V74, P6156, DOI 10.1007/s11227-018-2527-y
   Wu YK, 2020, INFORM SCIENCES, V508, P79, DOI 10.1016/j.ins.2019.08.064
   Wu YK, 2019, J PARALLEL DISTR COM, V131, P189, DOI 10.1016/j.jpdc.2019.04.007
   Xia JX, 2020, IEEE INTERNET THINGS, V7, P4049, DOI 10.1109/JIOT.2019.2962070
   Xiong B, 2017, J NETW COMPUT APPL, V87, P20, DOI 10.1016/j.jnca.2016.04.013
   Xu J, 2018, J NETW COMPUT APPL, V107, P113, DOI 10.1016/j.jnca.2018.01.014
   Yeh LY, 2018, IEEE T CLOUD COMPUT, V6, P532, DOI 10.1109/TCC.2015.2485199
   Yu DJ, 2019, CONCURR COMP-PRACT E, V31, DOI 10.1002/cpe.4436
   Zhang JL, 2017, J COMPUT SCI TECH-CH, V32, P329, DOI 10.1007/s11390-017-1700-8
   Zhang JY, 2020, J INTERNET TECHNOL, V21, P1, DOI 10.3966/160792642020012101001
   Zhang R, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101829
NR 52
TC 41
Z9 44
U1 1
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2021
VL 114
AR 101971
DI 10.1016/j.sysarc.2020.101971
EA FEB 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA US3RH
UT WOS:000697350100017
DA 2024-07-18
ER

PT J
AU Bansal, S
   Bansal, RK
   Arora, K
AF Bansal, Savina
   Bansal, Rakesh Kumar
   Arora, Kiran
TI Energy efficient backup overloading schemes for fault tolerant
   scheduling of real-time tasks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Backup-overloading; Energy efficiency; Fault tolerant; Fixed-priority
   tasks; Primary-backup; Real-time; Task scheduling
ID POWER MANAGEMENT; DUPLICATION; SYSTEMS; RELIABILITY
AB Efficient energy management and fault tolerance are two key issues that demand judicious handling while scheduling real-time task-sets. Standby-sparing technique is available in literature for fault tolerance, while dynamic power management (DPM) and dynamic voltage scaling (DVS) schemes are exploited for energy management. However, usage of auxiliary processor for running backup jobs leads to increased energy consumption making fault tolerant scheduling energy inefficient. In the current work, overloading of backup jobs in overlapping time intervals is proposed, implemented and investigated for reducing energy consumption on auxiliary processor for scheduling real-time periodic tasks. Two energy efficient fault tolerant scheduling algorithms FEED-O and FEED-OD are proposed and extensive performance analysis through simulations is carried out indicating their usefulness especially at higher task-set utilization in comparison to other state-of-the-art algorithms.
C1 [Bansal, Savina; Bansal, Rakesh Kumar] MRSPTU, Dept Elect & Commun Engn, Giani Zail Singh Campus Coll Engn & Technol, Bathinda, Punjab, India.
   [Arora, Kiran] IK Gujral Punjab Tech Univ, Kapurthala, Punjab, India.
   [Arora, Kiran] Baba Hira Singh Bhattal Inst Engn & Technol, Dept Comp Sci & Engn, Sangrur, Punjab, India.
C3 I. K. Gujral Punjab Technical University
RP Arora, K (corresponding author), IK Gujral Punjab Tech Univ, Kapurthala, Punjab, India.
EM savina.bansal@gmail.com; drrakeshkbansal@gmail.com;
   erkiranarora@gmail.com
RI Bansal, Savina/B-7082-2017; Bansal, Rakesh Kumar/AAM-2187-2021
OI Bansal, Savina/0000-0001-7483-1841; Arora, Kiran/0000-0003-1522-6347
CR Al-Omari R, 2005, J PARALLEL DISTR COM, V65, P595, DOI 10.1016/j.jpdc.2004.09.021
   Al-Omari R, 2004, J PARALLEL DISTR COM, V64, P629, DOI 10.1016/j.jpdc.2004.03.015
   Aminzadeh S, 2011, IEEE T COMPUT, V60, P1288, DOI 10.1109/TC.2011.42
   [Anonymous], FREESCALE SEMICONDUC
   Arora K., 2019, INT J RES ELECT COMP, V7, P1254
   Arora K., 2019, INT J INN TECHN EXPL, V9, P2269, DOI [10.35940/ijitee.a5177.119119, DOI 10.35940/IJITEE.A5177.119119]
   Arora K, 2018, PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE CONFLUENCE 2018 ON CLOUD COMPUTING, DATA SCIENCE AND ENGINEERING, P658, DOI 10.1109/CONFLUENCE.2018.8442584
   Balasubramanian Jaiganesh, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P69, DOI 10.1109/RTAS.2010.30
   Bambagini M, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2808231
   Bansal R.K., 2008, IMS, P5
   Bansal S, 2005, J PARALLEL DISTR COM, V65, P479, DOI 10.1016/j.jpdc.2004.11.006
   Bansal S, 2002, LECT NOTES COMPUT SC, V2552, P52
   Bansal S, 2003, IEEE T PARALL DISTR, V14, P533, DOI 10.1109/TPDS.2003.1206502
   Bansal S, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101743
   Begam R, 2016, J SYST ARCHITECT, V69, P1, DOI 10.1016/j.sysarc.2016.07.005
   Benini L, 2000, IEEE T VLSI SYST, V8, P299, DOI 10.1109/92.845896
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Chen G, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101688
   Chen JJ, 2007, IEEE IC CAD, P289, DOI 10.1109/ICCAD.2007.4397279
   Chetto M, 2019, J SYST ARCHITECT, V98, P243, DOI 10.1016/j.sysarc.2019.06.002
   Devadas V, 2012, IEEE T COMPUT, V61, P31, DOI 10.1109/TC.2010.248
   Ejlali A, 2012, IEEE T COMPUT AID D, V31, P329, DOI 10.1109/TCAD.2011.2173488
   Ghosh S, 1997, IEEE T PARALL DISTR, V8, P272, DOI 10.1109/71.584093
   Guo YF, 2017, J SYST ARCHITECT, V78, P68, DOI 10.1016/j.sysarc.2017.06.008
   Han QS, 2014, REAL-TIME SYST, V50, P592, DOI 10.1007/s11241-014-9210-z
   Haque MA, 2017, IEEE T PARALL DISTR, V28, P813, DOI 10.1109/TPDS.2016.2600595
   Haque MA, 2015, SUSTAIN COMPUT-INFOR, V6, P81, DOI 10.1016/j.suscom.2014.05.001
   Kaur N, 2017, CONCURRENT ENG-RES A, V25, P276, DOI 10.1177/1063293X16679001
   Kaur N, 2017, CONCURR COMP-PRACT E, V29, DOI 10.1002/cpe.4124
   Kaur N, 2016, MULTIAGENT GRID SYST, V12, P239, DOI 10.3233/MGS-160252
   Lehoczky J., 1989, Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5), P166, DOI 10.1109/REAL.1989.63567
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu YH, 2004, REAL TIM SYST SYMP P, P336
   Manimaran G, 1998, IEEE T PARALL DISTR, V9, P312, DOI 10.1109/71.674322
   Melhem R, 2004, IEEE T COMPUT, V53, P217, DOI 10.1109/TC.2004.1261830
   OH YF, 1994, REAL-TIME SYST, V7, P315, DOI 10.1007/BF01088524
   Rupanetti D, 2019, J SYST ARCHITECT, V98, P17, DOI 10.1016/j.sysarc.2019.06.003
   Saewong S, 2003, 9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P106, DOI 10.1109/RTTAS.2003.1203042
   Salehi M, 2016, IEEE T VLSI SYST, V24, P2426, DOI 10.1109/TVLSI.2015.2512839
   Singh J, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101782
   Unsal OS, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P124, DOI 10.1109/LPE.2002.1029573
   Yang T, 2019, J SYST ARCHITECT, V92, P1, DOI 10.1016/j.sysarc.2018.10.006
   Yi-Wen Z, 2019, COMPUT STAND INTER, V61, P129, DOI 10.1016/j.csi.2018.06.004
   Zhang Y., 2004, ACM T EMBED COMPUT S, V3, P336, DOI DOI 10.1145/993396.993402
   Zhang YW, 2018, J SYST ARCHITECT, V83, P12, DOI 10.1016/j.sysarc.2017.11.004
   Zhao BX, 2010, IEEE T IND INFORM, V6, P316, DOI 10.1109/TII.2010.2051970
   Zhao B, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2500459
   Zhao MX, 2019, J SYST ARCHITECT, V100, DOI 10.1016/j.sysarc.2019.101661
   Zhou JL, 2019, IEEE T COMPUT, V68, P1785, DOI 10.1109/TC.2019.2935042
   Zhu D, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P35, DOI 10.1109/ICCAD.2004.1382539
   Zhu D, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880062
NR 51
TC 7
Z9 7
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2021
VL 113
AR 101901
DI 10.1016/j.sysarc.2020.101901
EA FEB 2021
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XE0ST
UT WOS:000723108000013
DA 2024-07-18
ER

PT J
AU Gu, R
   Li, CJ
   Dai, HP
   Luo, YL
   Xu, XL
   Wan, SH
   Huang, YH
AF Gu, Rong
   Li, Chongjie
   Dai, Haipeng
   Luo, Yili
   Xu, Xiaolong
   Wan, Shaohua
   Huang, Yihua
TI Improving in-memory file system reading performance by fine-grained
   user-space cache mechanisms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Distributed file system; Cache policy; Submodular optimization;
   Distributed system
ID ALGORITHMS; KNAPSACK; STORAGE
AB Nowadays, as the memory capacity of servers become larger and larger, distributed in-memory file systems, which enable applications to interact with data at fast speed, have been widely used. However, the existing distributed in-memory file systems still face the problem of low data access performance in small data reading, which seriously reduce their usefulness in many important big data scenarios. In this paper, we analyze the factors that affect the performance of reading in-memory files and propose a two-layer user space cache management mechanism: in the first layer, we cache data packet references to reduce frequent page fault interruptions (packet-level cache); in the second layer, we cache and manage small file data units to avoid redundant inter-process communications (object-level cache). We further design a fine-grained caching model based on the submodular function optimization theory, for efficiently managing the variable-length cache units with partially overlapping fragments on the client side. Experimental results on synthetic and real-world workloads show that compared with the existing cutting-edge systems, the first level cache can double the reading performance on average, and the second level cache can improve random reading performance by more than 4 times. Our caching strategies also outperform the cutting-edge cache algorithms over 20% on hit ratio. Furthermore, the proposed client-side caching framework idea has been adopted by the Alluxio open source community, which shows the practical benefits of this work.
C1 [Gu, Rong; Li, Chongjie; Dai, Haipeng; Luo, Yili; Huang, Yihua] Nanjing Univ, State Key Lab Novel Software Technol, Nanjing 210023, Peoples R China.
   [Xu, Xiaolong] Nanjing Univ Informat Sci & Technol, Sch Comp & Software, Nanjing, Peoples R China.
   [Wan, Shaohua] Zhongnan Univ Econ & Law, Wuhan, Peoples R China.
C3 Nanjing University; Nanjing University of Information Science &
   Technology; Zhongnan University of Economics & Law
RP Huang, YH (corresponding author), Nanjing Univ, State Key Lab Novel Software Technol, Nanjing 210023, Peoples R China.
EM gurong@nju.edu.cn; chongjieli@smail.nju.edu.cn; haipengdai@nju.edu.cn;
   luoyl@smail.nju.edu.cn; xlxu@ieee.org; shaohua.wan@ieee.org;
   yhuang@nju.edu.cn
RI Dai, Haipeng/JOZ-1338-2023; Wan, Shaohua/L-8492-2019; Huang,
   YH/KHZ-6459-2024; Wan, Shaohua/B-9243-2014
OI Wan, Shaohua/0000-0001-7013-9081; Xu, Xiaolong/0000-0003-4879-9803
FU National Key R&D program of China [2019YFC1711000]; National Natural
   Science Foundation of China [62072230, 61702254, U1811461]; Jiangsu
   Province Industry Support Program [BE2017155]; Collaborative Innovation
   Center of Novel Software Technology and Industrialization, Jiangsu,
   China
FX This work is partially supported by National Key R&D program of China
   (2019YFC1711000), the National Natural Science Foundation of China (NO.
   62072230, 61702254, U1811461), Jiangsu Province Industry Support Program
   (BE2017155), and Collaborative Innovation Center of Novel Software
   Technology and Industrialization, Jiangsu, China.
CR Al Ridhawi I, 2016, 2016 INT IEEE CONFERENCES ON UBIQUITOUS INTELLIGENCE & COMPUTING, ADVANCED & TRUSTED COMPUTING, SCALABLE COMPUTING AND COMMUNICATIONS, CLOUD AND BIG DATA COMPUTING, INTERNET OF PEOPLE, AND SMART WORLD CONGRESS (UIC/ATC/SCALCOM/CBDCOM/IOP/SMARTWORLD), P909, DOI [10.1109/UIC-ATC-ScalCom-CBDCom-IoP-SmartWorld.2016.0143, 10.1109/UIC-ATC-ScalCom-CBDCom-IoP-SmartWorld.2016.108]
   Alameldeen AR, 2004, CONF PROC INT SYMP C, P212
   Arelakis A, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P38, DOI 10.1145/2830772.2830823
   Beckmann N, 2017, INT S HIGH PERF COMP, P109, DOI 10.1109/HPCA.2017.43
   Behzad B etal, 2015, P 10 PAR DAT STOR WO, P43, DOI 10.1145/2834976.2834977
   BELADY LA, 1966, IBM SYST J, V5, P78, DOI 10.1147/sj.52.0078
   Benedicte P, 2019, J SYST ARCHITECT, V93, P48, DOI 10.1016/j.sysarc.2018.12.007
   Berger Daniel S., 2018, ACM SIGMETRICS Performance Evaluation Review, V46, P24, DOI 10.1145/3292040.3219627
   Berger DS, 2017, PROCEEDINGS OF NSDI '17: 14TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P483
   Duong N, 2012, INT SYMP MICROARCH, P389, DOI 10.1109/MICRO.2012.43
   Fares R., 2012, 2012 IEEE 7th International Conference on Networking, Architecture, and Storage (NAS), P227, DOI 10.1109/NAS.2012.32
   Fujishige S, 2005, ANN DISCR MATH, V58, P1
   Geetha K, 2017, ARAB J SCI ENG, V42, P725, DOI 10.1007/s13369-016-2287-z
   Hasslinger G, 2020, 2020 IFIP NETWORKING CONFERENCE AND WORKSHOPS (NETWORKING), P821
   He H, 2016, J SUPERCOMPUT, V72, P3696, DOI 10.1007/s11227-015-1462-4
   He J, 2012, IEEE INT C CL COMP, P429, DOI 10.1109/CLUSTER.2012.83
   He Jun, 2013, P 22 INT S HIGHPERFO, P25
   Helong L., 2014, 2014 23 INT C COMP C, P1, DOI [DOI 10.1145/2670979.2670985, DOI 10.1109/ICCCN.2014.6911807]
   IBARRA OH, 1975, J ACM, V22, P463, DOI 10.1145/321906.321909
   Iwama K, 2002, LECT NOTES COMPUT SC, V2380, P293
   Iyer AP, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P745
   Iyer R. K., 2013, Advances in Neural Information Processing Systems, P2436
   Jain A, 2016, CONF PROC INT SYMP C, P78, DOI 10.1109/ISCA.2016.17
   Johnson T., 1994, P 20 INT C VER LARG, P439
   Kiani MehrS., 2018, 2018 IEEEIFIP NETWOR, P1
   Li J, 2018, IEEE J SEL AREA COMM, V36, P1314, DOI 10.1109/JSAC.2018.2844984
   Li PC, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P243, DOI 10.1145/3297858.3304067
   Li XQ, 2012, 2012 13TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS, AND TECHNOLOGIES (PDCAT 2012), P467, DOI 10.1109/PDCAT.2012.77
   Liu XZ, 2016, IEEE T MOBILE COMPUT, V15, P2206, DOI 10.1109/TMC.2015.2489202
   Madhyastha TM, 2002, IEEE T PARALL DISTR, V13, P802, DOI 10.1109/TPDS.2002.1028437
   Megiddo N, 2003, USENIX ASSOCIATION PROCEEDINGS OF THE 2ND USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST'03), P115
   Narayanan D, 2008, PROCEEDINGS OF THE 6TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '08), P253
   Nikolaou S, 2016, IEEE T PARALL DISTR, V27, P1174, DOI 10.1109/TPDS.2015.2425398
   Pagh R, 2012, INFORM PROCESS LETT, V112, P277, DOI 10.1016/j.ipl.2011.12.007
   Qian Y., 2019, P ACM INT C HIGH PER, P88
   ROBINSON JT, 1990, PERF E R SI, V18, P134, DOI 10.1145/98460.98523
   Tsai PA, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P229, DOI 10.1145/3297858.3304006
   Vakil-Ghahani A, 2018, IEEE COMPUT ARCHIT L, V17, P64, DOI 10.1109/LCA.2017.2762660
   Wan SH, 2020, IEEE T MULTIMEDIA, V22, P1756, DOI 10.1109/TMM.2020.2976573
   Wan SH, 2020, MOBILE NETW APPL, V25, P743, DOI 10.1007/s11036-019-01445-x
   Wan SH, 2019, FUTURE GENER COMP SY, V91, P382, DOI 10.1016/j.future.2018.08.007
   Weil SA, 2006, USENIX ASSOCIATION 7TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P307
   Willick D. L., 1993, Proceedings the 13th International Conference on Distributed Computing Systems (Cat. No.93CH3282-1), P2, DOI 10.1109/ICDCS.1993.287729
   Xing JR, 2018, J SYST ARCHITECT, V83, P1, DOI 10.1016/j.sysarc.2017.11.002
   Zeng Q, 2018, INT C PAR DISTRIB SY, P347, DOI [10.1109/PADSW.2018.8644558, 10.1109/ICPADS.2018.00054]
   Zhang CH, 2019, IEEE ACCESS, V7, P178310, DOI 10.1109/ACCESS.2019.2958356
   Zhang T, 2019, J SYST ARCHITECT, V98, P374, DOI 10.1016/j.sysarc.2019.02.007
   Zhang WZ, 2016, J SUPERCOMPUT, V72, P2911, DOI 10.1007/s11227-015-1394-z
   Zhou YY, 2001, USENIX ASSOCIATION PROCEEDINGS OF THE 2001 USENIX ANNUAL TECHNICAL CONFERENCE, P91
NR 49
TC 3
Z9 3
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2021
VL 115
AR 101994
DI 10.1016/j.sysarc.2021.101994
EA JAN 2021
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RM7TT
UT WOS:000639862100004
DA 2024-07-18
ER

PT J
AU Omer, S
   Azizi, S
   Shojafar, M
   Tafazolli, R
AF Omer, Shvan
   Azizi, Sadoon
   Shojafar, Mohammad
   Tafazolli, Rahim
TI A priority, power and traffic-aware virtual machine placement of IoT
   applications in cloud data centers
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud computing; Internet of Thing (IoT); Cloud data center (CDC);
   Virtual machine placement (VMP); Priority-aware; Power consumption;
   Traffic-aware
ID CONSOLIDATION; ALLOCATION; EFFICIENT
AB Recent telecommunication paradigms, such as big data, Internet of Things (IoT), ubiquitous edge computing (UEC), and machine learning, are encountering with a tremendous number of complex applications that require different priorities and resource demands. These applications usually consist of a set of virtual machines (VMs) with some predefined traffic load between them. The efficiency of a cloud data center (CDC) as prominent component in UEC significantly depends on the efficiency of its VM placement algorithm applied. However, VM placement is an NP-hard problem and thus there exist practically no optimal solution for this problem. In this paper, motivated by this, we propose a priority, power and traffic-aware approach for efficiently solving the VM placement problem in a CDC. Our approach aims to jointly minimize power consumption, network consumption and resource wastage in a multi-dimensional and heterogeneous CDC. To evaluate the performance of the proposed method, we compared it to the state-of-the-art on a fat-tree topology under various experiments. Results demonstrate that the proposed method is capable of reducing the total network consumption up to 29%, the consumption of power up to 18%, and the wastage of resources up to 68%, compared to the second-best results.
C1 [Omer, Shvan; Azizi, Sadoon] Univ Kurdistan, Dept Comp Engn & Informat Technol, Sanandaj, Iran.
   [Shojafar, Mohammad; Tafazolli, Rahim] Univ Surrey, 6G Innovat Ctr, Inst Commun Syst, Guildford GU27XH, Surrey, England.
C3 University of Kurdistan; University of Surrey
RP Shojafar, M (corresponding author), Univ Surrey, 6G Innovat Ctr, Inst Commun Syst, Guildford GU27XH, Surrey, England.
EM shvan.omer@eng.uok.ac.ir; s.azizi@uok.ac.ir; m.shojafar@surrey.ac.uk;
   r.tafazolli@surrey.ac.uk
RI Shojafar, Mohammad/C-9151-2013; Tafazolli, Rahim/AAF-8263-2019; Azizi,
   Sadoon/AAZ-1741-2020
OI Shojafar, Mohammad/0000-0003-3284-5086; Tafazolli,
   Rahim/0000-0002-6062-8639; Azizi, Sadoon/0000-0002-5788-0438
CR Abbas-Mohammadi M, 2022, J BIOMOL STRUCT DYN, V40, P1942, DOI 10.1080/07391102.2020.1834455
   Al-Fares M, 2008, ACM SIGCOMM COMP COM, V38, P63, DOI 10.1145/1402946.1402967
   Al-Fuqaha A, 2015, IEEE COMMUN SURV TUT, V17, P2347, DOI 10.1109/COMST.2015.2444095
   Amazon EC2, 2020, AMAZON EC2 INSTANCE
   [Anonymous], 2010, INFOCOM, DOI 10.1109/INFCOM.2010.5461930
   [Anonymous], 2020, SPECPOWER SSJ2008 RE
   Azizi S, 2021, IEEE SYST J, V15, P2571, DOI 10.1109/JSYST.2020.3002721
   Azizi S, 2020, CLUSTER COMPUT, V23, P3421, DOI 10.1007/s10586-020-03096-0
   Belabed D, 2015, IEEE T NETW SERV MAN, V12, P202, DOI 10.1109/TNSM.2015.2413755
   Beloglazov A, 2012, FUTURE GENER COMP SY, V28, P755, DOI 10.1016/j.future.2011.04.017
   Cao GY, 2019, SUSTAIN COMPUT-INFOR, V21, P179, DOI 10.1016/j.suscom.2019.01.004
   Chen CLP, 2014, INFORM SCIENCES, V275, P314, DOI 10.1016/j.ins.2014.01.015
   Cheng MX, 2018, ASIA S PACIF DES AUT, P129, DOI 10.1109/ASPDAC.2018.8297294
   da Silva RAC, 2016, J GRID COMPUT, V14, P75, DOI 10.1007/s10723-015-9343-x
   Dias DS, 2012, GLOB INFORM INFRAS
   Espeholt L, 2018, PR MACH LEARN RES, V80
   Farzai S, 2020, SUSTAIN COMPUT-INFOR, V28, DOI 10.1016/j.suscom.2020.100374
   Gao CG, 2016, INT C PAR DISTRIB SY, P669, DOI [10.1109/ICPADS.2016.0093, 10.1109/ICPADS.2016.91]
   Gao YQ, 2013, J COMPUT SYST SCI, V79, P1230, DOI 10.1016/j.jcss.2013.02.004
   Ghasemi A., 2020, MULTIOBJECTIVE LOAD
   Hong CH, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3326066
   Hwang K, 2017, CLOUD COMPUTING FOR MACHINE LEARNING AND COGNITIVE APPLICATIONS, P1
   Jabbarpour MR, 2019, WIREL NETW, V25, P335, DOI 10.1007/s11276-017-1563-5
   Jayanetti A., 2019, P 12 IEEEACM INT C U, P199, DOI DOI 10.1145/3344341.3368822
   Keller G., 2012, 2012 8th International Conference on Network and Service Management (CNSM 2012), P406
   Li X, 2018, IEEE ACCESS, V6, P77880, DOI 10.1109/ACCESS.2018.2884251
   Li ZJ, 2018, IEEE T SERV COMPUT, V11, P713, DOI 10.1109/TSC.2015.2466545
   Lin W., 2019, IEEE T SERV COMPUT
   Malekloo MH, 2018, SUSTAIN COMPUT-INFOR, V17, P9, DOI 10.1016/j.suscom.2018.02.001
   Mann Z. A., 2015, P 9 HUNG JAP S DISCR, P21
   Masdari M, 2020, CLUSTER COMPUT, V23, P2533, DOI 10.1007/s10586-019-03026-9
   Microsoft Azure, 2020, GEN PURP VIRT MACH S
   Mishra Sanju, 2020, International Journal of Computers and Applications, V42, P233, DOI 10.1080/1206212X.2018.1504461
   Mitzenmacher Michael, 2017, PROBABILITY COMPUTIN
   Mohammadhosseini M, 2019, J SUPERCOMPUT, V75, P6904, DOI 10.1007/s11227-019-02909-3
   Omer S., 2020, PRIORITY POWER TRAFF
   Omoniwa B, 2019, IEEE INTERNET THINGS, V6, P4118, DOI 10.1109/JIOT.2018.2875544
   Pelley S., 2009, P WORKSH EN EFF DES, V11, P1
   Silva MC, 2018, J PARALLEL DISTR COM, V111, P222, DOI 10.1016/j.jpdc.2017.08.010
   Son J, 2019, IEEE T SUST COMPUT, V4, P17, DOI 10.1109/TSUSC.2018.2842074
   Talebian H, 2020, CLUSTER COMPUT, V23, P837, DOI 10.1007/s10586-019-02954-w
   Tan BX, 2020, 2020 20TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND INTERNET COMPUTING (CCGRID 2020), P282, DOI 10.1109/CCGrid49817.2020.00-65
   Tang ML, 2015, NEURAL PROCESS LETT, V41, P211, DOI 10.1007/s11063-014-9339-8
   Tarahomi M, 2021, CLUSTER COMPUT, V24, P919, DOI 10.1007/s10586-020-03152-9
   Tuli S, 2022, IEEE T MOBILE COMPUT, V21, P940, DOI 10.1109/TMC.2020.3017079
   Tuli S, 2020, INTERNET TECHNOL LET, V3, DOI 10.1002/itl2.198
   Tuli S, 2019, J SYST SOFTWARE, V154, P22, DOI 10.1016/j.jss.2019.04.050
   Vadakkepat P, 2008, IEEE T IND ELECTRON, V55, P1385, DOI 10.1109/TIE.2007.903993
   Vahed ND, 2019, INT J COMMUN SYST, V32, DOI 10.1002/dac.4068
   Wang SH, 2014, 2014 INTERNATIONAL CONFERENCE ON INFORMATION NETWORKING (ICOIN 2014), P220, DOI 10.1109/ICOIN.2014.6799695
   Yousefpour A, 2019, J SYST ARCHITECT, V98, P289, DOI 10.1016/j.sysarc.2019.02.009
   Zhao H, 2020, 2020 20TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND INTERNET COMPUTING (CCGRID 2020), P857, DOI 10.1109/CCGrid49817.2020.00011
   Zheng QH, 2016, FUTURE GENER COMP SY, V54, P95, DOI 10.1016/j.future.2015.02.010
NR 53
TC 36
Z9 38
U1 1
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2021
VL 115
AR 101996
DI 10.1016/j.sysarc.2021.101996
EA JAN 2021
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RM7TT
UT WOS:000639862100008
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Herdt, V
   Grosse, D
   Pieper, P
   Drechsler, R
AF Herdt, Vladimir
   Grosse, Daniel
   Pieper, Pascal
   Drechsler, Rolf
TI RISC-V based virtual prototype: An extensible and configurable platform
   for the system-level
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Virtual prototype; RISC-V; SystemC; TLM; Simulation; Multi-core;
   System-level
AB Internet-of-Things (IoT) opens a new world of possibilities for both personal and industrial applications. At the heart of an IoT device, the processor is the core component. Hence, as an open and free instruction set architecture RISC-V is gaining huge popularity for IoT. A large ecosystem is available around RISC-V, including various RTL implementations at one end and high-speed instruction set simulators (ISSs) at the other end. These ISSs facilitate functional verification of RTL implementations as well as early SW development to some extent. However, being designed predominantly for speed, they can hardly be extended to support further system-level use cases such as design space exploration, power/timing/performance validation or analysis of complex HW/SW interactions.
   In this paper, we propose and implement a RISC-V based Virtual Prototype (VP) with the goal of filling this gap. We provide a 32 and 64 bit RISC-V core supporting the IMAC instruction set with different privilege levels, the RISC-V CLINT and PLIC interrupt controllers and an essential set of peripherals. We support simulation of (mixed 32 and 64 bit) mull-core platforms, provide SW debug and coverage measurement capabilities and support the FreeRTOS and Zephyr operating systems. The VP is designed as extensible and configurable platform with a generic bus system and implemented in standard-compliant SystemC and TLM-2.0. The latter point is very important, since it allows to leverage cutting-edge SystemC-based modeling techniques needed for the mentioned use cases. Our VP allows a significantly faster simulation compared to RTL, while being more accurate than existing ISSs. Finally, our RISC-V VP is fully open source (MIT licence) to help expanding the RISC-V ecosystem and stimulating further research and development.
C1 [Herdt, Vladimir; Grosse, Daniel; Drechsler, Rolf] Univ Bremen, Inst Comp Sci, D-28359 Bremen, Germany.
   [Herdt, Vladimir; Grosse, Daniel; Pieper, Pascal; Drechsler, Rolf] DFKI GmbH, Cyber Phys Syst, D-28359 Bremen, Germany.
C3 University of Bremen; German Research Center for Artificial Intelligence
   (DFKI)
RP Herdt, V (corresponding author), DFKI GmbH, Cyber Phys Syst, D-28359 Bremen, Germany.
EM vherdt@uni-bremen.de; grosse@uni-bremen.de; Pascal.Pieper@dfki.de;
   drechsle@uni-bremen.de
RI Drechsler, Rolf/K-2508-2014
OI Drechsler, Rolf/0000-0002-9872-1740; Pieper, Pascal/0000-0002-7155-2537
FU German Federal Ministry of Education and Research (BMBF) within the
   project VerSys [01IW19001]; German Federal Ministry of Education and
   Research (BMBF) within project SATiSFy [16KIS0821K]; German Federal
   Ministry of Education and Research (BMBF) within project CONFIRM
   [16ES0565]; University of Bremen's graduate school SyDe - German
   Excellence Initiative
FX This work was supported in part by the German Federal Ministry of
   Education and Research (BMBF) within the project VerSys under contract
   no. 01IW19001 and within the project SATiSFy under contract no.
   16KIS0821K and within the project CONFIRM under contract no. 16ES0565,
   and by the University of Bremen's graduate school SyDe, funded by the
   German Excellence Initiative.
CR [Anonymous], 2011, IEEE STD 1666
   [Anonymous], 2017, RISC 5 INSTRUCTION S
   [Anonymous], 2014, NAC EXP CULT VIS
   [Anonymous], 2011, P FOR SPEC DES LANG
   [Anonymous], 2017, RISC 5 INSTRUCTION S
   Bailey B., 2007, ESL Design and Verification: A Prescription for Electronic System Level Methodology
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Cimatti A, 2013, IEEE T COMPUT AID D, V32, P774, DOI 10.1109/TCAD.2012.2232351
   Grosse D, 2010, QUALITY-DRIVEN SYSTEMC DESIGN, P1, DOI 10.1007/978-90-481-3631-5
   Grüttner K, 2017, MICROPROCESS MICROSY, V51, P39, DOI 10.1016/j.micpro.2017.03.012
   Herdt Vladimir, 2018, 2018 Forum on Specification & Design Languages (FDL), P5, DOI 10.1109/FDL.2018.8524047
   Herdt V, 2016, P FOR SPEC DES LANG, P1
   Herdt V, 2019, IEEE T COMPUT AID D, V38, P1359, DOI 10.1109/TCAD.2018.2846638
   Herdt V, 2019, DES AUT TEST EUROPE, P360, DOI [10.23919/date.2019.8714912, 10.23919/DATE.2019.8714912]
   Herdt V, 2017, 2017 FORUM ON SPECIFICATION AND DESIGN LANGUAGES (FDL)
   Leupers R, 2012, DES AUT TEST EUROPE, P685
   Onnebrink G, 2016, PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (SAMOS), P366, DOI 10.1109/SAMOS.2016.7818374
   OSCI, 2009, OSCI TLM 2 0 LANGUAG
   Schuster T, 2014, 2014 9TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC)
   Vardi MY, 2007, DES AUT CON, P188, DOI 10.1109/DAC.2007.375150
   Yuan J, 2006, Constraint-based verification
NR 21
TC 24
Z9 26
U1 0
U2 22
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2020
VL 109
AR 101756
DI 10.1016/j.sysarc.2020.101756
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OA2QK
UT WOS:000577636500003
DA 2024-07-18
ER

PT J
AU Jiang, X
   Guan, N
   Long, X
   Tang, Y
   He, QQ
AF Jiang, Xu
   Guan, Nan
   Long, Xiang
   Tang, Yue
   He, Qingqiang
TI Real-time scheduling of parallel tasks with tight deadlines
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Parallel; Real-time; Multiprocessor; Scheduling; DAG
ID MICROBENCHMARK; EDF
AB Real-time systems are shifting from single-core to multi-core processors, on which software must be parallelized to fully utilize their computation power. Recently, different types of scheduling algorithms have been proposed for parallel real-time tasks modeled as directed acyclic graphs (DAG), among which federated scheduling shows its superiority in real-time performance. However, the performance of federated scheduling seriously degrades for tasks with tight relative deadlines (the gap between the relative deadline and the longest path length is small). In this paper, we propose new methods based on federated scheduling to solve this problem by exploring the intratask structure information. By our new methods, each heavy task is transformed into a set of independent sporadic sub-tasks with the guidance of its intra-task structure information, such that the number of processors required is reduced. We conduct experiments to evaluate our proposed approach against the state-of-the-art methods of different types of scheduling algorithms. Experimental results show that our approach consistently outperforms all of the compared methods under different parameter settings, especially for task sets consisting of tasks with tight deadlines.
C1 [Jiang, Xu] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu, Peoples R China.
   [Jiang, Xu; He, Qingqiang] Hong Kong Polytech Univ, Hong Kong, Peoples R China.
   [Guan, Nan; Tang, Yue] Hong Kong Polytech Univ, Dept Comp, Hong Kong, Peoples R China.
   [Long, Xiang] Beihang Univ, Comp Sci, Beijing, Peoples R China.
C3 University of Electronic Science & Technology of China; Hong Kong
   Polytechnic University; Hong Kong Polytechnic University; Beihang
   University
RP Guan, N (corresponding author), Hong Kong Polytech Univ, Dept Comp, Hong Kong, Peoples R China.
EM jiangxu@uestc.edu.cn; nan.guan@polyu.edu.hk; long@buaa.edu.cn;
   tangyue@polyu.edu.hk; qianghe@polyu.edu.hk
RI He, Qingqiang/GWM-7058-2022; tang, yu'e/IAO-9657-2023
OI Guan, Nan/0000-0003-3775-911X
CR Andersson B., 2012, Principles of Distributed Systems, P16
   Axer P, 2013, EUROMICRO, P215, DOI 10.1109/ECRTS.2013.31
   Baruah S, 2015, 2015 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), P1, DOI 10.1109/EMSOFT.2015.7318254
   Baruah S, 2015, INT PARALL DISTRIB P, P179, DOI 10.1109/IPDPS.2015.33
   Baruah S, 2014, EUROMICRO, P97, DOI 10.1109/ECRTS.2014.22
   Baruah S, 2012, REAL TIM SYST SYMP P, P63, DOI 10.1109/RTSS.2012.59
   Bonifaci V, 2013, EUROMICRO, P225, DOI 10.1109/ECRTS.2013.32
   Bull J.M., 2012, INT WORKSH OPENMP, P271, DOI [DOI 10.1007/978-3-642-30961-8_24, 10.1007/978-, DOI 10.1007/978]
   Bull JM, 2009, LECT NOTES COMPUT SC, V5568, P118, DOI 10.1007/978-3-642-02303-3_10
   Cordeiro D., 2010, P SIMUTOOLS, P60
   Dimakopoulos VV, 2008, LECT NOTES COMPUT SC, V5004, P1, DOI 10.1007/978-3-540-79561-2_1
   Duran Alejandro, 2009, Proceedings of the 2009 International Conference on Parallel Processing (ICPP 2009), P124, DOI 10.1109/ICPP.2009.64
   Gajinov V., 2014, P ACM C COMP FRONT, P4
   Jiang X, 2017, REAL TIM SYST SYMP P, P80, DOI 10.1109/RTSS.2017.00015
   Jiang X, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P237, DOI [10.1109/RTSS.2016.18, 10.1109/RTSS.2016.031]
   Kato S, 2009, REAL TIM SYST SYMP P, P459, DOI 10.1109/RTSS.2009.42
   Kim J, 2013, ACM IEEE INT CONF CY, P31, DOI 10.1109/ICCPS.2013.6603997
   Lakshmanan K, 2010, REAL TIM SYST SYMP P, P259, DOI 10.1109/RTSS.2010.42
   Lee WY, 2006, IEICE T INF SYST, VE89D, P1962, DOI 10.1093/ietisy/e89-d.6.1962
   Li J, 2014, EUROMICRO, P85, DOI 10.1109/ECRTS.2014.23
   Li J, 2013, EUROMICRO, P3, DOI 10.1109/ECRTS.2013.12
   Ma XR, 2017, PROCEEDINGS OF 2017 IEEE 2ND INFORMATION TECHNOLOGY, NETWORKING, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (ITNEC), P6, DOI 10.1109/ITNEC.2017.8284986
   Maia C., 2014, P RTNS PAGE, P3
   Manimaran G, 1998, REAL-TIME SYST, V15, P39, DOI 10.1023/A:1008022923184
   Melani A, 2015, EUROMICRO, P211, DOI 10.1109/ECRTS.2015.26
   Muller Matthias S., 2012, OpenMP in a Heterogeneous World, P223
   Nelissen G, 2012, EUROMICRO, P321, DOI 10.1109/ECRTS.2012.37
   Parri A, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P205, DOI 10.1145/2834848.2834864
   Qamhieh M, 2013, P 21 INT C REAL TIM, P287
   Qamhieh Manar., 2014, Proceedings of the 22Nd International Conference on Real-Time Networks and Systems, P13
   Saifullah A, 2014, IEEE T PARALL DISTR, V25, P3242, DOI 10.1109/TPDS.2013.2297919
   Saifullah A, 2013, REAL-TIME SYST, V49, P404, DOI 10.1007/s11241-012-9166-9
   Zhao QL, 2018, J SYST ARCHITECT, V83, P57, DOI 10.1016/j.sysarc.2017.03.007
   Zhou JL, 2019, J SYST ARCHITECT, V100, DOI 10.1016/j.sysarc.2019.08.004
   Zhou JL, 2018, J SYST ARCHITECT, V82, P1, DOI 10.1016/j.sysarc.2017.09.007
NR 35
TC 19
Z9 19
U1 2
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2020
VL 108
AR 101742
DI 10.1016/j.sysarc.2020.101742
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NO2QF
UT WOS:000569328400014
DA 2024-07-18
ER

PT J
AU Cai, M
   Zhang, DM
   Huang, H
AF Cai, Miao
   Zhang, Diming
   Huang, Hao
TI A Scalable Virtual memory system based on decentralization for
   many-cores
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Virtual memory system; Scalability; Many-core
ID RECLAMATION; LOCK
AB Traditional centralized virtual memory system design encounters severe scalability problems, which impede the multithreaded applications' performance increment on many-core systems. In this paper, we propose a decentralized system model to scale the VM systems for many-cores. Our model improves system parallelism by avoiding resource sharing and minimizing state coordination. By applying the model, we build a novel scalable virtual memory system called MEDusAVM +. MEDusAVM + presents a decentralized system architecture, which avoids resource conflicts or cache line contention among processors or threads. Furthermore, MEDusAVM + provides a scalable address space by incorporating decentralized VM space management and a hybrid page table design. Critical system services and internal system operations, such as TLB coherence, are also fully optimized to maximize the system parallelism. Our prototype system is implemented based on the Linux kernel 4.4.0 and glibc 2.23. Experimental results evaluated on a 72-core machine demonstrate that MEDusAVM + scales much better than the state-of-the-art systems and decreases the memory consumption by up to 27 x compared with current approaches. For microbenchmark experiments, MEDusAVM + achieves nearly linear performance speedup. When evaluated with multithreaded applications, MEDusAVM + also outperforms other systems by up to a factor of 4.5 x.
C1 [Cai, Miao; Huang, Hao] Nanjing Univ, Dept Comp Sci & Technol, Nanjing, Jiangsu, Peoples R China.
   [Zhang, Diming] Jiangsu Univ Sci & Technol, Zhenjiang, Jiangsu, Peoples R China.
C3 Nanjing University; Jiangsu University of Science & Technology
RP Cai, M (corresponding author), Nanjing Univ, Dept Comp Sci & Technol, Nanjing, Jiangsu, Peoples R China.
EM mcai@smail.nju.edu.cn
FU Ministry of Industry and Information
FX authors would like to thank the anonymous reviewers for their helpful
   comments and suggestions. This work is supported by the Key Technology
   Improvement of Industrial Control System granted by the Ministry of
   Industry and Information.
CR [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], 2018, P INT S HIGH PERF CO
   [Anonymous], [No title captured]
   [Anonymous], 2017, P USENIX ANN TECHN C
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], 2017, P INT C ARCH SUPP PR
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], 2012, COMPUTER ARCHITECTUR
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], 2004, Technical Report
   [Anonymous], 2016, P USENIX ANN TECHN C
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   Baumann A., 2009, P ACM S OP SYST PRIN
   Berger E. D., 2000, P INT C ARCH SUPP PR
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Boyd-Wickizer S., 2012, Proceedings of the Linux Symposium, P119
   Clements AT, 2015, ACM T COMPUT SYST, V32, DOI 10.1145/2699681
   Cui Y, 2015, IEEE T COMPUT, V64, P166, DOI 10.1109/TC.2013.196
   Gorman M., 2004, Understanding The Linux Virtual Memory Manager
   Hart TE, 2007, J PARALLEL DISTR COM, V67, P1270, DOI 10.1016/j.jpdc.2007.04.010
   Herlihy M., 2008, ART MULTIPROCESSOR P
   Jeong E., 2014, P USENIX S NETW SYST
   Kannan S, 2016, PROCEEDINGS OF THE ELEVENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS, (EUROSYS 2016), DOI 10.1145/2901318.2901325
   Kil C, 2006, ANN COMPUT SECURITY, P339, DOI 10.1109/ACSAC.2006.9
   Liu R., 2012, P AS PAC WORKSH SYST, P1
   McKenney Paul E, 1998, Parallel and Distributed Computing and Systems, V509518, P509
   Michael MM, 2004, IEEE T PARALL DISTR, V15, P491, DOI 10.1109/TPDS.2004.8
   PUGH W, 1990, COMMUN ACM, V33, P668, DOI 10.1145/78973.78977
   Soares Livio, 2010, 9 USENIX S OP SYST D
   Wang Q, 2016, PROCEEDINGS OF THE ELEVENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS, (EUROSYS 2016), DOI 10.1145/2901318.2901356
   Wentzlaff David, 2009, Operating Systems Review, V43, P76, DOI 10.1145/1531793.1531805
NR 55
TC 3
Z9 3
U1 1
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2020
VL 107
AR 101803
DI 10.1016/j.sysarc.2020.101803
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LZ3XG
UT WOS:000541160800009
DA 2024-07-18
ER

PT J
AU Liu, WC
   Tian, GY
   Li, MQ
AF Liu, Weichen
   Tian, Guiyu
   Li, Mengquan
TI Autonomous temperature sensing for optical network-on-chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Optical network-on-chip; Thermal sensing; Thermo-optic effect; Heuristic
   algorithm; Auxiliary communication paths
AB Optical network-on-chip (ONoC) architecture is an emerging communication paradigm that upgrades the traditional electronic NoCs with low latency, ultra-high bandwidth, and good scalability. Processor cores on ONoCs often suffer from overheating problems and it is vital to precisely monitor the temperature of every individual core to perform task scheduling, for ensuring system reliability. In this paper, we propose an on-chip temperature sensing technique. It is implemented by utilizing the existing data communications on ONoCs and the thermo-optic effect of nanophotonic devices. Based on the free communication resources on ONoCs, we propose a polynomial-time algorithm to build auxiliary paths. Combined with the existing data communication paths, we can successfully obtain the on-chip temperature distribution without requiring additional hardware support. Simulation results based on a large number of randomly-generated data communications show that our algorithm is applicable and highly efficient over 94% of cases.
C1 [Liu, Weichen; Li, Mengquan] Nanyang Technol Univ, Sch Comp Sci & Engn, Singapore, Singapore.
   [Tian, Guiyu; Li, Mengquan] Chongqing Univ, Coll Comp Sci, Chongqing, Peoples R China.
C3 Nanyang Technological University; Chongqing University
RP Liu, WC (corresponding author), Nanyang Technol Univ, Sch Comp Sci & Engn, Singapore, Singapore.
EM liu@ntu.edu.sg; guiyu@cqu.edu.cn; mengquan@cqu.edu.cn
FU Nanyang Technological University, Singapore [NAP M4082282, SUG
   M4082087]; NSFC, China [61772094]
FX This work is partially supported by NAP M4082282 and SUG M4082087 from
   Nanyang Technological University, Singapore, and NSFC 61772094, China.
CR Anand T, 2016, IEEE J SOLID-ST CIRC, V51, P2651, DOI 10.1109/JSSC.2016.2598765
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], 2017, ACM Computing Surveys (CSUR), DOI DOI 10.1145/3131346
   COCORULLO G, 1992, ELECTRON LETT, V28, P83, DOI 10.1049/el:19920051
   Ji RQ, 2013, IEEE PHOTONIC TECH L, V25, P492, DOI 10.1109/LPT.2013.2243427
   Lee YM, 2013, DES AUT TEST EUROPE, P1379
   Li MQ, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P364, DOI 10.1145/3287624.3287650
   Li MQ, 2018, IEEE T COMPUT AID D, V37, P941, DOI 10.1109/TCAD.2017.2740306
   Li MQ, 2015, IEEE I C EMBED SOFTW, P688, DOI 10.1109/HPCC-CSS-ICESS.2015.59
   Liu WC, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P263, DOI 10.1145/3060403.3060457
   Makinwa KAA, 2010, PROCEDIA ENGINEER, V5, P930, DOI 10.1016/j.proeng.2010.09.262
   Pagani S, 2015, DES AUT TEST EUROPE, P1515
   Sherwood-Droz N, 2008, OPT EXPRESS, V16, P15915, DOI 10.1364/OE.16.015915
   Sönmez U, 2016, ISSCC DIG TECH PAP I, V59, P206, DOI 10.1109/ISSCC.2016.7417979
   Xiao SJ, 2007, OPT EXPRESS, V15, P10553, DOI 10.1364/OE.15.010553
   Xie YY, 2013, IEEE T VLSI SYST, V21, P1823, DOI 10.1109/TVLSI.2012.2220573
   Ye YY, 2013, IEEE T VLSI SYST, V21, P292, DOI 10.1109/TVLSI.2012.2185524
NR 18
TC 1
Z9 1
U1 2
U2 15
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2020
VL 102
AR 101650
DI 10.1016/j.sysarc.2019.101650
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KJ7EG
UT WOS:000512220500001
DA 2024-07-18
ER

PT J
AU Kadri, N
   Koudil, M
AF Kadri, Nassima
   Koudil, Mouloud
TI A survey on fault-tolerant application mapping techniques for
   Network-on-Chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-Chip; Reliability; Fault-Tolerance; Mapping
ID ENERGY-AWARE COMMUNICATION; MESH-BASED NETWORK; NOC-BASED MPSOCS;
   RELIABILITY-AWARE; ROUTING ALGORITHMS; SYSTEM; PERFORMANCE; CHALLENGES;
   TOPOLOGY; DESIGN
AB Reliability is becoming a major concern in Networks-on-Chips (NoCs) design. Several techniques have been proposed in the literature to deal with different types of faults at different levels of a NoC. This paper surveys the work performed on fault-tolerant mapping techniques in NoCs. A classification is proposed, based on the approaches adopted to recover from failures. Techniques based on the combination of mapping and routing, techniques based on redundancy, and techniques based on task remapping are the main categories of the classification proposed. Furthermore, performance comparison among the listed techniques is provided to highlight the differences. A discussion of the proposed techniques is also performed for each category, leading to some open issues.
C1 [Kadri, Nassima; Koudil, Mouloud] Ecole Natl Super Informat ESI, LMCS, BP 68M, Oued Smar 16270, Alger, Algeria.
C3 Ecole Nationale Superieure d'Informatique
RP Kadri, N (corresponding author), Ecole Natl Super Informat ESI, LMCS, BP 68M, Oued Smar 16270, Alger, Algeria.
EM n_kadri@esi.dz; m_koudil@esi.dz
RI Kadri, Nassima/C-4992-2017; Koudil, Mouloud/C-2967-2009
OI Kadri, Nassima/0000-0001-9279-3746
CR Ababei C., 2011, Proceedings of International Symposium on Networks-on-Chip (NOCS), P121
   Ababei C., 2009, IEEE INT S, V4, DOI [10.1109/IPDPS.2009.5161202, DOI 10.1109/IPDPS.2009.5161202]
   Aghaei B, 2017, J ELECTRON TEST, V33, P209, DOI 10.1007/s10836-017-5646-0
   Amory AM, 2011, P IEEE RAP SYST PROT, P164, DOI 10.1109/RSP.2011.5929991
   Andres B., 2013, SECHZEHNTER WORKSHOP, P35
   [Anonymous], 2012, P 2012 IEEE 26 INT P
   [Anonymous], 2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES), DOI DOI 10.1109/CASES.2013.6662505
   [Anonymous], 2011, P 5 ACMIEEE INT S NE
   [Anonymous], 2013, 50 ACM EDAC IEEE DES, DOI DOI 10.1145/2463209.2488734
   [Anonymous], 2011, P 2011 IEEE 2 LAT AM
   [Anonymous], 2004, RES REP
   [Anonymous], 2018, NETWORK ON CHIP NEXT
   Azad SP, 2017, IEEE INT SYMP DESIGN, P48, DOI 10.1109/DDECS.2017.7934565
   Azad Siavoosh Payandeh, 2016, ARXIV160107089
   Becchu NKR, 2017, MICROELECTRON J, V70, P16, DOI 10.1016/j.mejo.2017.09.010
   Beechu NKR, 2018, TELECOMMUN SYST, V68, P621, DOI 10.1007/s11235-017-0412-2
   Beechu NKR, 2018, WIRELESS PERS COMMUN, V100, P213, DOI 10.1007/s11277-017-5061-y
   Beechu NKR, 2018, J NETW COMPUT APPL, V105, P79, DOI 10.1016/j.jnca.2017.12.019
   Beechu NKR, 2017, SUSTAIN COMPUT-INFOR, V16, P1, DOI 10.1016/j.suscom.2017.08.004
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bertozzi S, 2006, DES AUT TEST EUROPE, P13
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bizot G, 2016, IEEE SYM PARA DISTR, P1329, DOI 10.1109/IPDPSW.2016.150
   Bizot G, 2011, 2011 10TH IEEE INTERNATIONAL SYMPOSIUM ON NETWORK COMPUTING AND APPLICATIONS (NCA), DOI 10.1109/NCA.2011.14
   Bolanos F, 2013, J SYST ARCHITECT, V59, P429, DOI 10.1016/j.sysarc.2013.04.009
   Bolaños-Martínez Freddy, 2014, Dyna rev.fac.nac.minas, V81, P28, DOI 10.15446/dyna.v81n185.34867
   Bolchini C., 2013, Proceedings of the 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS), P58, DOI 10.1109/DFT.2013.6653583
   Bonney C., 2016, 2016 IEEE S SERIES C, P1, DOI DOI 10.1109/SSCI.2016.7850174
   Carzaniga A, 2015, 2015 IEEE/ACM 37TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, VOL 1, P156, DOI 10.1109/ICSE.2015.37
   Castilhos G, 2016, J SYST ARCHITECT, V63, P80, DOI 10.1016/j.sysarc.2016.01.005
   Catania V, 2016, ACM T MODEL COMPUT S, V27, DOI 10.1145/2953878
   Changyun Zhu, 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P239
   Chanhee Lee, 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P307
   Chatterjee N, 2018, INTEGRATION, V62, P92, DOI 10.1016/j.vlsi.2018.02.002
   Chatterjee N, 2018, J SYST ARCHITECT, V83, P34, DOI 10.1016/j.sysarc.2018.01.002
   Chatterjee N, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3055512
   Chengmo Yang, 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P15
   Chou CL, 2011, DES AUT TEST EUROPE, P673
   Constantinescu C, 2003, IEEE MICRO, V23, P14, DOI 10.1109/MM.2003.1225959
   Coskun AK, 2007, DES AUT TEST EUROPE, P1659
   Das A., 2012, 2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP 2012), P149, DOI 10.1109/RSP.2012.6380704
   Das Abhishek., 2014, Electrical Engineering Congress (iEECON), 2014 International, P1, DOI [DOI 10.7873/DATE.2014.074, DOI 10.7873/DATE.2014.115]
   Das A, 2016, IEEE T PARALL DISTR, V27, P869, DOI 10.1109/TPDS.2015.2412137
   Das A, 2013, DES AUT TEST EUROPE, P1631
   Das A, 2015, ACM T RECONFIG TECHN, V8, DOI 10.1145/2665071
   Das A, 2013, DES AUT TEST EUROPE, P689
   Das A, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544392
   Das A, 2014, FUTURE GENER COMP SY, V30, P216, DOI 10.1016/j.future.2013.06.016
   Das A, 2012, INT C PAR DISTRIB SY, P564, DOI 10.1109/ICPADS.2012.82
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Derin O., 2014, ARCH COMP SYST ARCS, P1
   Derin O, 2013, MICROPROCESS MICROSY, V37, P515, DOI 10.1016/j.micpro.2013.07.007
   Dick R., 2013, EMBEDDED SYSTEM SYNT
   Dutta Choudhury A., 2009, Proceedings of the 2009 2nd International Workshop on Network on Chip Architectures (NoCArc 2009), P37
   Fukushima Y, 2010, INT SYM DEFEC FAU TO, P52, DOI 10.1109/DFT.2010.13
   Gabis AB, 2016, J SYST ARCHITECT, V66-67, P14, DOI 10.1016/j.sysarc.2016.04.011
   Gizopoulos D., 2011, DESIGN AUTOMATION TE, P1, DOI DOI 10.1109/DATE.2011.5763096
   Hansson A, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P75
   Harmanani HM, 2008, 2008 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference, P29, DOI 10.1109/NEWCAS.2008.4606313
   Hartman AS, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P13
   Hosseinabady M., 2014, ENERGY EFFICIENT FAU, P211, DOI [10.1007/978-1-4614-4193-9_6, DOI 10.1007/978-1-4614-4193-9_6]
   Hosseinabady M, 2009, I C FIELD PROG LOGIC, P574, DOI 10.1109/FPL.2009.5272400
   Jain L., 2007, NIRGAM AUTH, P16
   Janidarmian M, 2010, AIP CONF PROC, V1247, P191, DOI 10.1063/1.3460228
   Janidarmian M, 2009, LECT NOTES ENG COMP, P152
   Jiang N, 2013, 2013 IEEE INT S PERF, P86, DOI DOI 10.1109/ISPASS.2013.6557149
   Jiang SY, 2018, ASIA S PACIF DES AUT, P227, DOI 10.1109/ASPDAC.2018.8297310
   Kang Shin-Haeng., 2014, DESIGN AUTOMATION TE, P1, DOI [DOI 10.7873/DATE.2014.340, 10.7873/DATE.2014.340.]
   Khalili F, 2013, IET COMPUT DIGIT TEC, V7, P238, DOI 10.1049/iet-cdt.2013.0032
   Khalili F, 2012, IEEE INT C COMPUT, P421, DOI 10.1109/ICCSE.2012.65
   Khalili F, 2013, EUROMICRO WORKSHOP P, P478, DOI 10.1109/PDP.2013.77
   Khalilinezhad S. H., 2011, P NORCHIP LUND SWED, P1, DOI DOI 10.1109/NORCHP.2011.6126733
   Kologeski A., 2013, IFIP ADV INFORM COMM, V418, P144, DOI [10.1007/978-3-642-45073-0_8, DOI 10.1007/978-3-642-45073-0_8]
   Kologeski A, 2011, PROC EUR TEST SYMP, P123, DOI 10.1109/ETS.2011.62
   Koren I, 2010, FAULT TOLERANT SYSTE, DOI [10.1016/b978-0-12-088525-1.x5000-7, DOI 10.1016/B978-0-12-088525-1.X5000-7]
   Koupaei F. K., 2013, IAENG T ENG TECHNOLO, P185, DOI [10.1007/978-94-007-4786-915, DOI 10.1007/978-94-007-4786-915]
   Koupaei F.K., 2011, P WORLD C ENG COMP S, VII
   Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
   Kutami H, 2011, INT SYM DEFEC FAU TO, P472, DOI 10.1109/DFT.2011.61
   Le QQ, 2014, J ZHEJIANG U-SCI C, V15, P1009, DOI 10.1631/jzus.C1400055
   Le QQ, 2015, INT J COMPUT MATH, V92, P41, DOI 10.1080/00207160.2014.892073
   Le QQ, 2014, INT J ELECTRON, V101, P1056, DOI 10.1080/00207217.2013.805392
   Li Z, 2013, 2013 IEEE 15TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2013 IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (HPCC_EUC), P1990, DOI 10.1109/HPCC.and.EUC.2013.287
   Liu JX, 2014, J PARALLEL DISTR COM, V74, P1984, DOI 10.1016/j.jpdc.2013.09.001
   Liu LB, 2015, IEEE T VLSI SYST, V23, P2566, DOI 10.1109/TVLSI.2014.2367108
   Liu WR, 2015, MATH PROBL ENG, V2015, DOI 10.1155/2015/627479
   Mandelli Marcelo, 2015, 2015 Sixteenth International Symposium on Quality Electronic Design (ISQED). Proceedings, P392, DOI 10.1109/ISQED.2015.7085457
   Mandelli M., 2011, P 24 S INT CIRC SYST, P191, DOI DOI 10.1145/2020876.2020920
   Mandelli M, 2015, 2015 28TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), DOI 10.1145/2800986.2800992
   Manolache S, 2005, DES AUT CON, P266
   Maqsood T, 2015, J SYST ARCHITECT, V61, P293, DOI 10.1016/j.sysarc.2015.06.001
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Meloni P., 2012, 2012 15th Euromicro Conference on Digital System Design (DSD 2012), P517, DOI 10.1109/DSD.2012.122
   Meyer BH, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2535575
   Meyer BH, 2010, DES AUT TEST EUROPE, P1596
   Montanana JM, 2013, 2013 IEEE 27TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS WORKSHOPS (WAINA), P138, DOI 10.1109/WAINA.2013.221
   Namazi A, 2016, 19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016), P479, DOI 10.1109/DSD.2016.28
   Owens JD, 2007, IEEE MICRO, V27, P96, DOI 10.1109/MM.2007.4378787
   Palesi M, 2012, J UNIVERS COMPUT SCI, V18, P937
   Palesi M, 2009, IEEE T PARALL DISTR, V20, P316, DOI 10.1109/TPDS.2008.106
   Pande PP, 2005, IEEE DES TEST COMPUT, V22, P404, DOI 10.1109/MDT.2005.108
   Patooghy A., 2010, Proceedings of the Third International Conference on Dependability (DEPEND 2010), P112, DOI 10.1109/DEPEND.2010.25
   Pirretti M, 2004, IEEE COMP SOC ANN, P46, DOI 10.1109/ISVLSI.2004.1339507
   Qianqi Le, 2012, Information Computing and Applications. Proceedings of the Third International Conference, ICICA 2012, P640, DOI 10.1007/978-3-642-34062-8_83
   Quan W, 2014, INT CONF COMPIL ARCH, DOI 10.1145/2656106.2656111
   Radetzki M, 2013, ACM COMPUT SURV, V46, DOI 10.1145/2522968.2522976
   Reddy BNK, 2016, IEEE COMP SOC ANN, P146, DOI 10.1109/ISVLSI.2016.80
   Reddy BNK, 2015, 2015 6TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), P8
   Refan F, 2008, IEEE INT ON LINE, P207, DOI 10.1109/IOLTS.2008.53
   Ren Y, 2013, IEEE INT SYMP CIRC S, P1793, DOI 10.1109/ISCAS.2013.6572213
   Sahu PK, 2013, J SYST ARCHITECT, V59, P60, DOI 10.1016/j.sysarc.2012.10.004
   Shamshiri S, 2011, IEEE T COMPUT, V60, P1246, DOI 10.1109/TC.2011.32
   Shamshiri S, 2009, IEEE VLSI TEST SYMP, P173, DOI 10.1109/VTS.2009.34
   Sharma A., 2015, HIPER NIRGAM TOOL CH
   Tatas K., 2014, DESIGNING 2D 3D NETW
   Tei YZ, 2014, APPL COMPUT INTELL S, V2014, DOI 10.1155/2014/867612
   Tornero R, 2009, INT PARALL DISTRIB P, P2314
   Tosun S, 2014, 2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P631, DOI 10.1109/DSD.2014.13
   van Stralen P, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P393
   Wang L, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P451, DOI 10.1145/3060403.3060419
   Weichslgartner A., 2011, P 5 ACM IEEE INT S, P201
   Werner S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2886781
   Wu C, 2017, IEEE T PARALL DISTR, V28, P662, DOI 10.1109/TPDS.2016.2589934
   Wu C, 2015, IEEE T COMPUT AID D, V34, P1264, DOI 10.1109/TCAD.2015.2422843
   Wu C, 2015, SCI CHINA INFORM SCI, V58, DOI 10.1007/s11432-014-5248-8
   Wu ZX, 2012, INT SYMP PARAL ARCH, P86, DOI 10.1109/PAAP.2012.21
   Xie Y, 2007, J VLSI SIG PROC SYST, V49, P87, DOI 10.1007/s11265-007-0057-6
   Yamamoto A. Y., 2012, GERM C ROB, P1, DOI DOI 10.1109/IGCC.2012.6322282
   Zarandi H. R., 2012, P NORCHIP NOV, P1
   Zhang BX, 2012, LECT NOTES COMPUT SC, V7331, P528, DOI 10.1007/978-3-642-30976-2_64
   Zhang L., 2017, 2017 IEEE INT S CIRC, P1, DOI DOI 10.1109/IS-CAS.2017.8050632
   Zou Y, 2014, 2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2656075.2656087
   Zou Y, 2013, INT SYM QUAL ELECT, P643, DOI 10.1109/ISQED.2013.6523678
NR 133
TC 26
Z9 26
U1 0
U2 26
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2019
VL 92
BP 39
EP 52
DI 10.1016/j.sysarc.2018.10.001
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HK3MP
UT WOS:000457820900004
DA 2024-07-18
ER

PT J
AU Huang, YJ
   Guo, KH
   Tang, YY
   Zhu, LL
AF Huang, Yujian
   Guo, Kehua
   Tang, Yayuan
   Zhu, Lili
TI UDPF: A unified data provision framework for developing dynamic
   resource-oriented embedded applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Resources-oriented architecture; Dynamic software update; Embedded
   application; Ubiquitous computing
AB With the popularity of various embedded applications, there is increasing demand for automatic updates with low bandwidth overhead. In this paper, a developing framework based on the Android platform called the Unified Data Provision Framework (UDPF) is proposed. The UDPF provides a framework with which developers are able to build applications with modules that are decoupled from each other. In the UDPF, applications are divided into two independent layers: the front-end and back-end. Developers are able to publish updates for their applications in the minimal replacement unit with low bandwidth overhead, and it is not necessary to re-install the applications. We build a social network application using UDPF and conduct a performance evaluation that demonstrates the effectiveness of UDPF. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Huang, Yujian; Guo, Kehua; Tang, Yayuan; Zhu, Lili] Cent South Univ, Sch Informat Sci & Engn, Changsha, Peoples R China.
C3 Central South University
RP Guo, KH (corresponding author), Cent South Univ, Sch Informat Sci & Engn, Changsha, Peoples R China.
EM guokehua@csu.edu.cn
FU Major Science and Technology Research Program for Strategic Emerging
   Industry of Hunan [2012GK4106]; International Science and Technology
   Cooperation Special Projects of China [2013DFB10070]; Hunan Science and
   Technology Plan [2012RS4054]; Natural Science Foundation of China
   [61672535, 61561027]; Key Laboratory of Intelligent Perception and
   Systems for High-Dimensional Information of Ministry of Education
   Innovation Fund [JYB201502]; Natural Science Foundation of Shanghai
   [16ZR1415100]; Project of Innovation-driven Plan in Central South
   University [2015CXS010]
FX This work is supported by the Major Science and Technology Research
   Program for Strategic Emerging Industry of Hunan (2012GK4106),
   International Science and Technology Cooperation Special Projects of
   China (2013DFB10070), Hunan Science and Technology Plan (2012RS4054),
   Natural Science Foundation of China (61672535, 61561027), Key Laboratory
   of Intelligent Perception and Systems for High-Dimensional Information
   of Ministry of Education Innovation Fund ( JYB201502), Natural Science
   Foundation of Shanghai (16ZR1415100), and Project of Innovation-driven
   Plan in Central South University(2015CXS010). The authors declare that
   they have no conflict of interests.
CR Anderson G., 2012, LECT NOTES COMPUTER, V7705, P207, DOI DOI 10.1007/978-3-642-35182-2_
   Bahrami M, 2015, 2015 IEEE 16TH INTERNATIONAL CONFERENCE ON INFORMATION REUSE AND INTEGRATION, P158, DOI 10.1109/IRI.2015.33
   Cao JW, 2014, IEEE T COMPUT, V63, P45, DOI 10.1109/TC.2013.122
   Chung S., 2014, IEEE INT C WEB SERV, P837
   Davis LK, 2014, AM J IND MED, V57, P1120, DOI 10.1002/ajim.22327
   De Vettor P., 2015, CAISE 2015 FOR 27 IN, P161
   Fielding Roy Thomas, 2000, Architectural styles and the design of network-based software architectures, Patent No. AAI9980887
   Griol D, 2014, LECT NOTES COMPUT SC, V8480, P25
   Gubbi J, 2013, FUTURE GENER COMP SY, V29, P1645, DOI 10.1016/j.future.2013.01.010
   Guinard D, 2011, INTERNET THINGS WEB, P1
   Hayden CM, 2012, ACM SIGPLAN NOTICES, V47, P249, DOI 10.1145/2398857.2384635
   Hicks M, 2005, ACM T PROGR LANG SYS, V27, P1049, DOI 10.1145/381694.378798
   Houacine F., 2013, PROC IEEE 11 INT S A, P1
   Hsieh MY, 2012, 2012 9TH INTERNATIONAL CONFERENCE ON UBIQUITOUS INTELLIGENCE & COMPUTING AND 9TH INTERNATIONAL CONFERENCE ON AUTONOMIC & TRUSTED COMPUTING (UIC/ATC), P136, DOI 10.1109/UIC-ATC.2012.140
   Hyun Jung La, 2010, Proceedings 2010 IEEE 7th International Conference on e-Business Engineering (ICEBE 2010), P292, DOI 10.1109/ICEBE.2010.70
   Lang D.T., 2012, XML TOOLS PARSING GE, P3
   Liu J., 2014, P 6 AS PAC S INT INT, P97
   Natchetoi Y., 2008, Proc. acm sam'08, P27
   Papazoglou MP, 2007, COMPUTER, V40, P38, DOI 10.1109/MC.2007.400
   Perrey R, 2003, 2003 SYMPOSIUM ON APPLICATIONS AND THE INTERNET WORKSHOPS, PROCEEDINGS, P116, DOI 10.1109/SAINTW.2003.1210138
   Schulte E, 2013, ACM SIGPLAN NOTICES, V48, P317, DOI 10.1145/2499368.2451151
   Sehic S, 2014, ENTITY ADAPTATION PR, P436
   Shakya U., 2014, THESIS
   Sinha V, 2000, PROC INT SYMP SYST, P9, DOI 10.1109/ISSS.2000.874023
   Sporny M., JSONBASED S IN PRESS
   Zhu X, 2012, GROUP TECHNOL PROD M, V29, P17
   Zou DQ, 2015, LECT NOTES COMPUT SC, V8944, P365, DOI 10.1007/978-3-319-15554-8_30
NR 27
TC 1
Z9 1
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2017
VL 77
BP 52
EP 62
DI 10.1016/j.sysarc.2017.01.004
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY9FB
UT WOS:000404303400006
DA 2024-07-18
ER

PT J
AU Kim, N
   Choi, K
AF Kim, Namhyung
   Choi, Kiyoung
TI Exploration of trade-offs in the design of volatile STT-RAM cache
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE STT-RAM; Volatile STT-RAM; Retention failure; ECC; Scrubbing
AB STT-RAM is considered as a promising alternative to SRAM due to its low static power (non-volatility) and high density. However, write operation of STT-RAM is inefficient in terms of energy and speed compared to SRAM and thus various device-/circuit-/architecture-level solutions have been proposed to tackle this inefficiency. One of the proposed solutions is redesigning STT-RAM cell for better write characteristics at the cost of shortened retention time (volatile STT-RAM). Because the retention failure of STT-RAM has a stochastic property, an extra overhead of periodic scrubbing with error correcting code (ECC) is required to tolerate the failure. The more frequent scrubbing and stronger ECC are used, the shorter retention time is allowed. With an analysis based on analytic STT-RAM model, we have conducted extensive experiments on various volatile STT-RAM cache design parameters including scrubbing period, ECC strength, and target failure rate. The experimental results show the impact of the parameter variations on last-level cache energy and performance and provide a guideline for designing a volatile STT-RAM with ECC and scrubbing. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Kim, Namhyung; Choi, Kiyoung] Seoul Natl Univ, Dept Elect & Comp Engn, Seoul, South Korea.
C3 Seoul National University (SNU)
RP Choi, K (corresponding author), Seoul Natl Univ, Dept Elect & Comp Engn, Seoul, South Korea.
EM nhkim@dal.snu.ac.kr; kchoi@snu.ac.kr
OI Choi, Kiyoung/0000-0001-6138-6697
CR Ahn J., 2013, P INT S LOW POW EL D
   Ahn Junwhan, 2014, P INT S HIGH PERF CO
   [Anonymous], P DES AUT C
   [Anonymous], 2008, BIOS KERN DEV GUID B
   Bi Xiuyuan, 2012, P INT C COMP AID DES
   Chen YR, 2010, IEEE T VLSI SYST, V18, P1724, DOI 10.1109/TVLSI.2009.2032192
   Del Bel B., 2014, P C DES AUT TEST EUR
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Hosomi M., 2005, P INT EL DEV M
   Khvalkovskiy AV, 2013, J PHYS D APPL PHYS, V46, DOI 10.1088/0022-3727/46/7/074001
   Kim N., 2015, P INT SOC DES C
   Kishi T., 2008, P INT EL DEV M
   Li J., 2011, P INT C VLSI SYST ON
   Naeimi Helia, 2013, Intel Technology Journal, V17, P54
   Patil H., 2004, P INT S MICR
   Phansalkar, 2007, Computer Architecture News, V35, P69, DOI 10.1145/1241601.1241616
   SALEH AM, 1990, IEEE T RELIAB, V39, P114, DOI 10.1109/24.52622
   Smullen C. W., 2011, P INT S HIGH PERF CO
   Smullen C. W., 2011, THESIS
   Strikos N., 2013, P INT C COMP DES
   Sun G., 2009, P INT S HIGH PERF CO
   Sun H., 2011, P GREAT LAK S VLSI
   Sun Z., 2011, P INT S MICR
   Swaminathan K., 2012, P AS S PAC DES AUT C
   Wang J., 2013, P C DES AUT TEST EUR
   Wang Z., 2014, P INT S HIGH PERF CO
   Wu X., 2009, P C DES AUT TEST EUR
   Wulf W. A., 1995, Computer Architecture News, V23, P20, DOI 10.1145/216585.216588
   Zhang YJ, 2012, IEEE T MAGN, V48, P3035, DOI 10.1109/TMAG.2012.2203589
   Zheng Tianhao, 2013, P INT S LOW POW EL D
   Zhou P., 2009, P INT C COMP AID DES
NR 31
TC 6
Z9 8
U1 0
U2 10
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2016
VL 71
BP 23
EP 31
DI 10.1016/j.sysarc.2016.06.005
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EF7IP
UT WOS:000390503600004
DA 2024-07-18
ER

PT J
AU Lee, J
AF Lee, Jinkyu
TI New response time analysis for global EDF on a multiprocessor platform
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Response Time Analysis; Global EDF (Earliest Deadline First); Real-time
   system; Multiprocessor platform
ID SCHEDULABILITY
AB Time-predictability is the most important requirement for a real-time system, and researchers have therefore paid attention to the duration between the arrival and completion of a real-time task, called response time. RTA (Response Time Analysis) studies, however, rely on the same technique, yielding room for further improvement, especially regarding multiprocessor platforms. For this paper, we investigated the properties of an existing utilization-based schedulability analysis for global EDF (Earliest Deadline First) on a multiprocessor platform, and developed a new RTA technique based on the corresponding properties, which calculates the response times of tasks in task sets deemed schedulable by the existing analysis. We demonstrated through simulations that our proposed RTA technique not only calculates response times that are less pessimistic than those of the existing approach, but also successfully derives response times that cannot be obtained by the existing approach. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Lee, Jinkyu] Sungkyunkwan Univ SKKU, Dept Comp Sci & Engn, Seoul, South Korea.
C3 Sungkyunkwan University (SKKU)
RP Lee, J (corresponding author), Sungkyunkwan Univ SKKU, Dept Comp Sci & Engn, Seoul, South Korea.
EM jinkyu.lee@skku.edu
OI Lee, Jinkyu/0000-0002-2332-1996
FU Basic Science Research Program through the National Research Foundation
   of Korea (NRF) - Ministry of Science, ICT & Future Planning
   [NRF-2014R1A1A1035827]; Institute for Information & communications
   Technology Promotion (IITP) grant - Korea government (MSIP)
   [R0190-15-2071]
FX This research was supported by Basic Science Research Program through
   the National Research Foundation of Korea (NRF) funded by the Ministry
   of Science, ICT & Future Planning (NRF-2014R1A1A1035827). This work was
   also supported by Institute for Information & communications Technology
   Promotion (IITP) grant funded by the Korea government (MSIP)
   (No.R0190-15-2071, Open PNP platform for diversity of autonomous vehicle
   based on cloud map).
CR Audsley N.C., 1991, P 8 IEEE WORKSHOP RE, P133
   Baker TP, 2005, IEEE T PARALL DISTR, V16, P760, DOI 10.1109/TPDS.2005.88
   Baruah S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P119, DOI 10.1109/RTSS.2007.35
   Baruah SK, 1996, ALGORITHMICA, V15, P600, DOI 10.1007/BF01940883
   Bertogna M, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P149, DOI 10.1109/RTSS.2007.31
   Bertogna M, 2011, J SYST ARCHITECT, V57, P487, DOI 10.1016/j.sysarc.2010.09.004
   Bertogna M, 2009, IEEE T PARALL DISTR, V20, P553, DOI 10.1109/TPDS.2008.129
   Davis RI, 2009, REAL TIM SYST SYMP P, P398, DOI 10.1109/RTSS.2009.31
   Goossens J, 2003, REAL-TIME SYST, V25, P187, DOI 10.1023/A:1025120124771
   Guan N, 2009, REAL TIM SYST SYMP P, P387, DOI 10.1109/RTSS.2009.11
   Lee J, 2011, IEEE REAL TIME, P235, DOI 10.1109/RTAS.2011.30
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Mok A. K., 1983, THESIS MIT
   Sun YC, 2015, REAL TIM SYST SYMP P, P130, DOI 10.1109/RTSS.2015.20
NR 14
TC 5
Z9 5
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2016
VL 65
BP 59
EP 63
DI 10.1016/j.sysarc.2016.04.003
PG 5
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DM9RB
UT WOS:000376702300005
DA 2024-07-18
ER

PT J
AU Richter, A
   Herber, C
   Wild, T
   Herkersdorf, A
AF Richter, Andre
   Herber, Christian
   Wild, Thomas
   Herkersdorf, Andreas
TI Denial-of-Service attacks on PCI passthrough devices: Demonstrating the
   impact on network- and storage-I/O performance
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Performance Isolation; Virtualization; Passthrough I/O; SR-IOV
AB PCI Passthrough is an established x86 server technology for directly assigning PCIe devices to Virtual Machines (VMs). In combination with Single Root I/O Virtualization, which enables concurrent sharing of single physical PCIe I/O devices, PCI Passthrough enables low overhead and high performance I/O virtualization. Besides server environments, the combination is also a promising approach for sharing I/O in future multi-core embedded systems. In this paper, we demonstrate that PCI Passthrough has yet-to-be-solved problems regarding performance isolation, because it is prone to Denial-of-Service (DoS) attacks. VMs executing DoS attacks on Passthrough devices can degrade the I/O performance of devices that share PCIe links with the DoS victim, which may affect concurrent VMs and the host. We evaluate how attacks on an SR-IOV capable Gigabit Ethernet NIC cause a degradation of the system's network- and storage-I/O performance. The attacked NIC's TCP throughput drops by 35%; other NICs that share PCIe links with the victim see degradations of 46% and 65%; performance of a host-assigned SSD degrades by 77%. We investigate what influences the severity of such attacks and introduce three protection approaches. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Richter, Andre; Herber, Christian; Wild, Thomas; Herkersdorf, Andreas] Tech Univ Munich, Inst Integrated Syst, D-80290 Munich, Germany.
C3 Technical University of Munich
RP Richter, A (corresponding author), Tech Univ Munich, Inst Integrated Syst, Arcisstr 21, D-80290 Munich, Germany.
EM andre.richter@tum.de; christian.herber@tum.de; thomas.wild@tum.de;
   herkersdorf@tum.de
OI Herber, Christian/0000-0003-4726-1921
FU German Federal Ministry for Education and Research [01\S11035]
FX This work was funded within the project ARAMiS by the German Federal
   Ministry for Education and Research with the funding IDs 01 vertical bar
   S11035. The responsibility for the content remains with the authors.
CR Ahmad I, 2003, I S WORKL CHAR PROC, P65, DOI 10.1109/WWC.2003.1249058
   AMD, 34434 AMD, V34434
   Amsden Zachary., Timekeeping virtualization for x86-based architectures
   [Anonymous], PROC 1ST CONF I O VI
   [Anonymous], THESIS
   [Anonymous], 2003, ACM SIGOPS OPERATING
   [Anonymous], 2004, 1 WORKSH OP SYST ARC
   Chiang RC, 2015, IEEE T PARALL DISTR, V26, P1732, DOI 10.1109/TPDS.2014.2325564
   Dong Y., 2012, J PARALLEL DISTR COM
   Hiremane R., TECHNOLOGY INTEL MAG, V4
   Hiremane R., CISC VIS NETW IND GL
   Intel, INT 7 SER C216 CHIPS
   Kotaba O., 2013, WORKSH IND DRIV APPR
   Menon Aravind., 2005, Proceedings of the 1st ACM/USENIX international conference on Virtual execution environments, VEE '05, P13
   Navet N., 2010, INT S IND EL ISIE 20
   Nowotsch J, 2012, 2012 NINTH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC 2012), P132, DOI 10.1109/EDCC.2012.27
   Paoloni G., CISC VIS NETW IND GL
   Pek Gabor., P 9 ACM S INFORM, P305, DOI [DOI 10.1145/2590296.2590299, 10.1145/2590296.2590299]
   Raj Himanshu., 2007, "Proceedings of the 16th international symposium 159 on High performance distributed computing," HPDC '07, P179, DOI DOI 10.1145/1272366.1272390
   Reinhardt D., 2013, SAE WORLD C
   Richter Andre, 2014, Architecture of Computing Systems - ARCS 2014. 27th International Conference. Proceedings: LNCS 8350, P171, DOI 10.1007/978-3-319-04891-8_15
   Sander O., 2014, DES AUT TEST EUR C E, P1
   Sang F. L., 2010, 2010 5th International Conference on Malicious and Unwanted Software (MALWARE 2010), P7, DOI 10.1109/MALWARE.2010.5665798
   Sugerman J, 2001, USENIX ASSOCIATION PROCEEDINGS OF THE 2001 USENIX ANNUAL TECHNICAL CONFERENCE, P1
   VMware, TIM VMW VIRT MACH
   Willmann P, 2007, INT S HIGH PERF COMP, P306
   Wojtczuk R., FOLLOWING WHITE RABB
   Yassour B.-A, 2008, H0263 IBM RES
   Zhuravlev S, 2010, ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P129
NR 29
TC 7
Z9 8
U1 0
U2 4
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2015
VL 61
IS 10
SI SI
BP 592
EP 599
DI 10.1016/j.sysarc.2015.07.003
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DA0NA
UT WOS:000367492700009
DA 2024-07-18
ER

PT J
AU Das, S
   Madhu, K
   Krishna, M
   Sivanandan, N
   Merchant, F
   Natarajan, S
   Biswas, I
   Pulli, A
   Nandy, SK
   Narayan, R
AF Das, Saptarsi
   Madhu, Kavitha
   Krishna, Madhav
   Sivanandan, Nalesh
   Merchant, Farhad
   Natarajan, Santhi
   Biswas, Ipsita
   Pulli, Adithya
   Nandy, S. K.
   Narayan, Ranjani
TI A framework for post-silicon realization of arbitrary instruction
   extensions on reconfigurable data-paths
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Reconfigurable computing; Instruction extension; Architecture
   exploration; Hardware data-path; Application acceleration
ID SET; PROCESSOR
AB In this paper we present a framework for realizing arbitrary instruction set extensions (IE) that are identified post-silicon. The proposed framework has two components viz., an IE synthesis methodology and the architecture of a reconfigurable data-path for realization of the such IEs. The IE synthesis methodology ensures maximal utilization of resources on the reconfigurable data-path. In this context we present the techniques used to realize IEs for applications that demand high throughput or those that must process data streams. The reconfigurable hardware called HyperCell comprises a reconfigurable execution fabric. The fabric is a collection of interconnected compute units. A typical use case of HyperCell is where it acts as a co-processor with a host and accelerates execution of IEs that are defined post-silicon. We demonstrate the effectiveness of our approach by evaluating the performance of some well-known integer kernels that are realized as IEs on HyperCell. Our methodology for realizing IEs through HyperCells permits overlapping of potentially all memory transactions with computations. We show significant improvement in performance for streaming applications over general purpose processor based solutions, by fully pipelining the data-path. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Das, Saptarsi; Madhu, Kavitha; Krishna, Madhav; Sivanandan, Nalesh; Merchant, Farhad; Natarajan, Santhi; Biswas, Ipsita; Nandy, S. K.] Indian Inst Sci, CAD Lab, Bangalore 560012, Karnataka, India.
   [Narayan, Ranjani] Molphing Machines Pvt Ltd, Bangalore 560055, Karnataka, India.
   [Pulli, Adithya] Delft Univ Technol, Delft, Netherlands.
C3 Indian Institute of Science (IISC) - Bangalore; Delft University of
   Technology
RP Das, S (corresponding author), Indian Inst Sci, CAD Lab, Bangalore 560012, Karnataka, India.
EM sdas@cadl.iisc.ernet.in; kavitha@cadl.iisc.ernet.in;
   madhav@cadl.iisc.ernet.in; nalesh@cadl.iisc.ernet.in;
   farhad@cadl.iisc.ernet.in; santhi@cadl.iisc.ernet.in;
   ipsita@cadl.iisc.ernet.in; a.pulli@student.tudelft.nl;
   nandy@serc.iisc.ernet.in; ranjani.narayan@morphingmachines.com
RI Krishna, Munishamaiah/O-5137-2016; Merchant, Farhad/AAC-7701-2019
OI Merchant, Farhad/0000-0002-3708-5621; , SANTHI
   NATARAJAN/0000-0003-2444-5162
CR [Anonymous], P 3 ANN S COMP ARCH
   [Anonymous], CASES
   [Anonymous], DATE
   [Anonymous], DRAWING GRAPHS METHO
   [Anonymous], ACM T EMBEDDED COMPU
   [Anonymous], TECHNICAL REPORT
   Bellas N., 2007, Proc. of the International Parallel and Distributed Processing Symposium, P1
   Benson J, 2012, INT S HIGH PERF COMP, P115
   Brewer TM, 2010, IEEE MICRO, V30, P70, DOI 10.1109/MM.2010.36
   Brisk P., 2002, Proc. of the 2002 International Conference on Compilers, Architecture, P262
   Clark N, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P129
   Galuzzi C, 2009, DES AUT TEST EUROPE, P548
   Goodwin D., 2003, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, P137
   Govindaraju V, 2011, INT S HIGH PERF COMP, P503, DOI 10.1109/HPCA.2011.5749755
   Inoue K, 2009, 2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), P157, DOI 10.1109/SOCDC.2009.5423898
   Kung S.Y., 1987, VLSI ARRAY PROCESSOR
   Lam M., 1988, P ACM SIGPLAN 1988 C, P318, DOI [10.1145/53990.54022, DOI 10.1145/53990.54022]
   Mei BF, 2003, LECT NOTES COMPUT SC, V2778, P61
   Noori H, 2012, J SUPERCOMPUT, V60, P196, DOI 10.1007/s11227-010-0505-0
   Cardona PAN, 2015, CUAD ACT, P154
   Rau B.R., 1994, P 27 ANN INT S MICRO, P63
   Shami MA, 2009, 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, P122, DOI 10.1109/ASICON.2009.5351593
   Taylor MB, 2012, DES AUT CON, P1131
   Vassiliadis S, 2004, IEEE T COMPUT, V53, P1363, DOI 10.1109/TC.2004.104
   Wang A, 2001, DES AUT CON, P184, DOI 10.1109/DAC.2001.935501
NR 25
TC 13
Z9 13
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2014
VL 60
IS 7
BP 592
EP 614
DI 10.1016/j.sysarc.2014.06.002
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO0HZ
UT WOS:000340991000005
DA 2024-07-18
ER

PT J
AU Li, JL
   Xue, JL
   Xie, XW
   Wan, Q
   Tan, QP
   Tan, LF
AF Li, Jianli
   Xue, Jingling
   Xie, Xinwei
   Wan, Qing
   Tan, Qingping
   Tan, Lanfang
TI EPIPE: A low-cost fault-tolerance technique considering WCET constraints
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Transient faults; Fault tolerance; Superscalar pipeline; WCET
ID ERROR-DETECTION
AB Transient faults will soon become a critical reliability concern for processors used in mainstream computing. As the mainstream commodity market accepts only low-cost solutions for transient-fault tolerance, traditional high-end solutions are not acceptable due to their prohibitive costs. This paper presents EPIPE, a hybrid software/hardware solution that provides sufficient fault coverage with affordable overhead for mainstream commodity systems. Given a program, EPIPE identifies its vulnerable instructions (VIs), i.e., the ones that may cause silent data corruptions (SDCs) by compile-time analysis, and selects a subset of VIs to protect considering worst-case execution time (WCET) constraints in the fault-free execution. During program execution on a modified superscalar processor which incurs minimal hardware overhead, EPIPE relies on selective instruction replication to handle the VI-induced SDCs and an existing exception detector to tolerate the remaining faults that manifest as system exceptions. Our experimental results show that EPIPE provides sufficient fault coverage under some tight WCET constraints and increasingly higher coverage under more relaxed WCET constraints. As the WCET allowance increases from 5% to 15% and then to 25%, the coverage increases from 70.8% to 80% and then to 86.6% averagely. Unlike existing hybrid solutions, EPIPE is the first to respect WCET constraints, which are an important concern for real-time systems. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Li, Jianli; Xie, Xinwei; Tan, Qingping; Tan, Lanfang] Natl Univ Def Technol, Sch Comp, Changsha 410073, Hunan, Peoples R China.
   [Xue, Jingling; Xie, Xinwei; Wan, Qing] UNSW, Sch Comp Sci & Engn, Sydney, NSW, Australia.
C3 National University of Defense Technology - China; University of New
   South Wales Sydney
RP Li, JL (corresponding author), Natl Univ Def Technol, Sch Comp, Changsha 410073, Hunan, Peoples R China.
EM lijianli.cn@gmail.com; jingling@cse.unsw.edu.au;
   xinweix@cse.unsw.edu.au; qingwan@cse.unsw.edu.au;
   eric.tan.6508@gmail.com; tlf1022@126.com
RI Tan, Qinping/S-1507-2018; Xue, Jingling/AAE-1991-2020
OI Xue, Jingling/0000-0003-0380-3506
FU Australian Research Council [DP 110104628, DP130101970]; National
   Natural Science Foundation of China [61202116]
FX This research is supported by Australian Research Council Grants (DP
   110104628 and DP130101970) and National Natural Science Foundation of
   China (Grant No. 61202116).
CR [Anonymous], IEEE RELIABILITY PHY
   Austin TM, 1999, INT SYMP MICROARCH, P196, DOI 10.1109/MICRO.1999.809458
   Bernat G, 2002, REAL TIM SYST SYMP P, P279, DOI 10.1109/REAL.2002.1181582
   Bernick D, 2005, I C DEPEND SYS NETWO, P12, DOI 10.1109/DSN.2005.70
   BORKAR S, MICRO 2004
   BRONEVETSKY G, SELSE 2009
   BURGER D., 1997, SIMPLESCALAR TOOL SE
   CHEVOCHOT P, RTCSA 1999, P356
   Colin A, 2001, EUROMICRO, P37
   Cook JJ, 2008, I C DEPEND SYS NETWO, P482, DOI 10.1109/DSN.2008.4630119
   Feng SG, 2010, ACM SIGPLAN NOTICES, V45, P385, DOI 10.1145/1735971.1736063
   Gustafsson J., WCET 2010, P137
   HARI SKS, DSN 2012, P1
   Kim J, 2007, INT SYMP MICROARCH, P197, DOI 10.1109/MICRO.2007.19
   LI J, 2013, P 16 EUR C DIG SYST
   Li X, 2007, SCI COMPUT PROGRAM, V69, P56, DOI 10.1016/j.scico.2007.01.014
   Li XH, 2007, INT S HIGH PERF COMP, P181
   Meixner A, 2007, INT SYMP MICROARCH, P210, DOI 10.1109/MICRO.2007.18
   MICHAEL NW, PACT 2003, P56
   Nakka N, 2007, I C DEPEND SYS NETWO, P544, DOI 10.1109/DSN.2007.75
   Oh N, 2002, IEEE T RELIAB, V51, P63, DOI 10.1109/24.994913
   PARK CY, 1991, COMPUTER, V24, P48, DOI 10.1109/2.76286
   REINHARDT SK, ISCA 2000, P25
   Reis G., CGO 2005, P243
   Reis GA, 2007, IEEE MICRO, V27, P36, DOI 10.1109/MM.2007.4
   Rotenberg E, 1999, DIG PAP INT SYMP FAU, P84, DOI 10.1109/FTCS.1999.781037
   Spainhower L, 1999, IBM J RES DEV, V43, P863, DOI 10.1147/rd.435.0863
   Vera X., 2003, Performance Evaluation Review, V31, P272, DOI 10.1145/885651.781062
   VERA X, ACM T EMBEDDED COMPU, V7
   Wan Q, 2012, ACM SIGPLAN NOTICES, V47, P41, DOI [10.1145/2345141.1967684, 10.1145/2345141.2248425]
   Wang NJ, 2005, I C DEPEND SYS NETWO, P30, DOI 10.1109/DSN.2005.82
   WEI J, DSN 2012, P1
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Wu H., 2010, "Proceedings of the Tenth ACM International Conference on Embedded Software", EMSOFT '10, P59, DOI DOI 10.1145/1879021.1879030
   Xu XH, 2012, J COMPUT SCI TECH-CH, V27, P240, DOI 10.1007/s11390-012-1220-5
   Yang XJ, 2012, IEEE T COMPUT, V61, P767, DOI 10.1109/TC.2011.106
   Yeh YC, 1996, 1996 IEEE AEROSPACE APPLICATIONS CONFERENCE, PROCEEDINGS, VOL 1, P293, DOI 10.1109/AERO.1996.495891
   Yu J, 2009, INT SYM CODE GENER, P35, DOI 10.1109/CGO.2009.14
   YU P, CODES ISSS 2005, P166
   Zhang Y., CGO 2012
   Zhang Y, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P87, DOI 10.1145/1854273.1854289
   ZHU Y, 2012, ISSRE, P141
   Ziegler James F, 2004, SER HIST TRENDS CHAL
NR 43
TC 4
Z9 4
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1383
EP 1393
DI 10.1016/j.sysarc.2013.06.003
PN D
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 296QZ
UT WOS:000330201800021
DA 2024-07-18
ER

PT J
AU Yin, H
   Hansson, H
AF Yin, Hang
   Hansson, Hans
TI Mode switch timing analysis for component-based multi-mode systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mode switch; Timing analysis; Component-based development
AB The growing complexity of embedded systems software requires new techniques for their development. A common approach to reducing software complexity is to partition system behavior into different operational modes. Such a multi-mode system can change its behavior by switching between modes under certain circumstances. Another approach to simplifying software development is Component-Based Software Engineering, which allows a system to be developed by reusable components. Combining both approaches, we get component-based development of multi-mode systems, for which a key issue is the mode switch handling. Since most existing mode switch techniques do not consider component-based systems, we present in this article an approach-the Mode Switch Logic (MSL)-for the development of component-based multi-mode systems. Additionally, we provide a timing analysis for the mode switch of systems using our MSL. Finally, the fundamentals of MSL and its mode switch timing analysis are demonstrated and evaluated by a case study, an Adaptive Cruise Control system. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Yin, Hang; Hansson, Hans] Malardalen Univ, Malardalen Real Time Res Ctr, S-72123 Vasteras, Sweden.
C3 Malardalen University
RP Yin, H (corresponding author), Malardalen Univ, Malardalen Real Time Res Ctr, Hogskoleplan 1, S-72123 Vasteras, Sweden.
EM young.hang.yin@mdh.se
FU Swedish Research Council
FX This work is supported by the Swedish Research Council.
CR Akerholm M., P 10 IEEE INT WORKSH
   Andersson B., P 12 INT C PRINC DIS, P572
   Bertrand D, 2008, IEEE INT C ENG COMP, P288, DOI 10.1109/ICECCS.2008.29
   Borde E., P C DES AUT TEST EUR
   Buttazzo GC, 2011, HARD REAL-TIME COMPUTING SYSTEMS: PREDICTABLE SCHEDULING ALGORITHMS AND APPLICATIONS, THIRD EDITION, P1, DOI 10.1007/978-1-14614-0676-1
   Crnkovic I., 2002, BUILDING RELIABLE CO
   Crnkovic I, 2011, IEEE T SOFTWARE ENG, V37, P593, DOI 10.1109/TSE.2010.83
   Feiler P.H., 2006, The Architecture Analysis Design Language (AADL): An Introduction
   Hang Y., P 16 INT ACM SIGS S, P13
   Hang Y., P 24 EUR C REAL TIM, P255
   Hang Y., 2012, THESIS MALARDALEN U
   Hang Y., 2012, UPPAAL MODEL TIMING
   Hang Y., P 15 INT ACM SIGSOFT, P183
   Heinzemann C., P 16 INT ACM SIGSOFT, P3
   Henia R., P 28 IEEE REAL TIM S, P171
   Hirsch D., P 3 EUR C SOFTW ARCH, P113
   Kumar P., P 24 EUR C REAL TIM, P245
   Larsen K. G., 1997, International Journal on Software Tools for Technology Transfer, V1, P134, DOI 10.1007/s100090050010
   Lau K.-K., P 14 INT ACM SIGSOFT, P41
   Negrean M., P 16 IEEE INT C EM T, P1
   Neils V., P 23 EUR C REAL TIM, P205
   Phan L.T.X., P 22 EUR C REAL TIM, P197
   Phan L.T.X., P 17 IEEE REAL TIM E, P91
   Pop T., P 15 INT ACM SIGSOFT, P93
   Pop T., 2013, KNOWL INF SYST, P1
   Real J, 2004, REAL-TIME SYST, V26, P161, DOI 10.1023/B:TIME.0000016129.97430.c6
   Santinelli L., P 17 IEEE REAL TIM E, P37
   Stoimenov N., P C DES AUT TEST EUR, P99
   Stoimenov N., P 10 ACM INT C EMB S, P269
   van Ommering R, 2000, COMPUTER, V33, P78, DOI 10.1109/2.825699
NR 30
TC 4
Z9 5
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1299
EP 1318
DI 10.1016/j.sysarc.2013.09.004
PN D
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 296QZ
UT WOS:000330201800015
DA 2024-07-18
ER

PT J
AU Lee, J
   Shin, I
AF Lee, Jinkyu
   Shin, Insik
TI Limited carry-in technique for real-time multi-core scheduling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Schedulability analysis; Limited carry-in technique;
   Real-time multi-core scheduling
ID SCHEDULABILITY TEST; MULTIPROCESSOR
AB Schedulability analysis has been widely studied to provide offline timing guarantees for a set of real-time tasks. The so-called limited carry-in technique, which can be orthogonally incorporated into many different multi-core schedulability analysis methods, was originally introduced for Earliest Deadline First (EDF) scheduling to derive a tighter bound on the amount of interference of carry-in jobs at the expense of investigating a pseudo-polynomial number of intervals. This technique has been later adapted for Fixed-Priority (FP) scheduling to obtain the carry-in bound efficiently by examining only one interval, leading to a significant improvement in multi-core schedulability analysis. However, such a successful result has not yet been transferred to any other non-FP scheduling algorithms. Motivated by this, this paper presents a generic limited carry-in technique that is applicable to any work-conserving algorithms. Specifically, this paper derives a carry-in bound in an algorithm-independent manner and demonstrates how to apply the bound to existing non-FP schedulability analysis methods for better schedulability. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Lee, Jinkyu] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
   [Shin, Insik] Korea Adv Inst Sci & Technol, Dept Comp Sci, Taejon, South Korea.
C3 University of Michigan System; University of Michigan; Korea Advanced
   Institute of Science & Technology (KAIST)
RP Shin, I (corresponding author), Korea Adv Inst Sci & Technol, Dept Comp Sci, Taejon, South Korea.
EM jinkyul@eecs.umich.edu; insik.shin@cs.kaist.ac.kr
RI Shin, Insik/C-1706-2011
FU BRL [2009-0086964]; BSRP [2010-0006650, 2012-R1A1A1014930]; NCRC
   [2012-0000980]; NIPA [H0503-12-1041]; KEIT [2011-10041313]; DGIST CPS
   Global Center; KIAT [M002300089]; Korea Government (MEST/MKE)
FX This work was supported in part by BRL (2009-0086964), BSRP
   (2010-0006650, 2012-R1A1A1014930), NCRC (2012-0000980), NIPA
   (H0503-12-1041), KEIT (2011-10041313), DGIST CPS Global Center, and KIAT
   (M002300089) funded by the Korea Government (MEST/MKE).
CR Baker TP, 2008, REAL-TIME SYST, V40, P264, DOI 10.1007/s11241-008-9061-6
   Baruah S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P119, DOI 10.1109/RTSS.2007.35
   Bertogna M, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P149, DOI 10.1109/RTSS.2007.31
   Bertogna M, 2009, IEEE T PARALL DISTR, V20, P553, DOI 10.1109/TPDS.2008.129
   Burns Alan, 2008, Journal of Computing Science and Engineering, V2, P74, DOI 10.5626/JCSE.2008.2.1.074
   Chwa HS, 2012, REAL TIM SYST SYMP P, P51, DOI 10.1109/RTSS.2012.58
   Davis RI, 2011, REAL-TIME SYST, V47, P1, DOI 10.1007/s11241-010-9106-5
   Guan N, 2011, J SYST ARCHITECT, V57, P536, DOI 10.1016/j.sysarc.2010.08.003
   Guan N, 2009, REAL TIM SYST SYMP P, P387, DOI 10.1109/RTSS.2009.11
   Guan N, 2008, REAL TIM SYST SYMP P, P137, DOI 10.1109/RTSS.2008.17
   Kopetz Hermann, 2008, Journal of Computing Science and Engineering, V2, P340, DOI 10.5626/JCSE.2008.2.4.340
   Lee J, 2012, REAL TIM SYST SYMP P, P29, DOI 10.1109/RTSS.2012.56
   LEE SK, 1994, 1994 IEEE REGION 10'S NINTH ANNUAL INTERNATIONAL CONFERENCE, THEME - FRONTIERS OF COMPUTER TECHNOLOGY, VOLS 1 AND 2, P607, DOI 10.1109/TENCON.1994.369148
   Leontyev H, 2008, REAL TIM SYST SYMP P, P375, DOI 10.1109/RTSS.2008.15
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Mok A. K., 1983, THESIS MIT
NR 16
TC 8
Z9 11
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2013
VL 59
IS 7
BP 372
EP 375
DI 10.1016/j.sysarc.2013.05.012
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 204XR
UT WOS:000323405100003
DA 2024-07-18
ER

PT J
AU Barros, L
   Martinez, PL
   Cuevas, C
   Drake, JM
   Harbour, MG
AF Barros, Laura
   Lopez Martinez, Patricia
   Cuevas, Cesar
   Maria Drake, Jose
   Gonzalez Harbour, Michael
TI Modelling real-time applications based on resource reservations
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time; Resource reservation; Modelling; Virtual resources
ID PROTOCOLS
AB This paper presents a strategy for the design of real-time applications relying on the resource-reservation paradigm, based on a new modelling element that describes the schedulable entities of the applications during the whole design cycle. A virtual view of this element is used first for evaluating a set of constraints that guarantee the application schedulability independently of the execution platform. Then, the element is viewed as a thread that receives the particular scheduling parameters required for a schedulable execution of the application in a specific platform. The purpose of the design process is to make both views compatible. (C) 2012 Elsevier B.V. All rights reserved.
C1 [Barros, Laura; Lopez Martinez, Patricia; Cuevas, Cesar; Maria Drake, Jose; Gonzalez Harbour, Michael] Univ Cantabria, Comp & RealTime Grp, E-39005 Santander, Spain.
C3 Universidad de Cantabria
RP Barros, L (corresponding author), Univ Cantabria, Comp & RealTime Grp, E-39005 Santander, Spain.
EM barrosl@unican.es; lopezpa@unican.es; cuevasce@unican.es;
   drakej@unican.es; mgh@u-nican.es
RI Gonzalez Harbour, Michael/L-4785-2014
OI Gonzalez Harbour, Michael/0000-0003-1198-9275; Lopez Martinez,
   Patricia/0000-0002-9562-6342
FU Spanish Government [TIN2008-06766-C03-03, TIN2011-28567-C03-02]
FX This work has been funded by the Spanish Government under grants
   TIN2008-06766-C03-03 (RT-MODEL) and TIN2011-28567-C03-02 (HI-PARTES).
CR Aldea M, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P113
   [Anonymous], 2009, UML PROF MOD AN REAL
   BAKER TP, 1991, REAL-TIME SYST, V3, P67, DOI 10.1007/BF00365393
   Bernat G., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P68, DOI 10.1109/REAL.1999.818829
   Cucinotta T, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P238, DOI 10.1109/RTTAS.2004.1317269
   Cuevas C., 2011, MAST 2 0 0 METAMODEL
   Davis R., 2008, 16 INT C REAL TIM NE, P19
   Dd Y., 1991, OPTIMAL PRIORITY ASS
   Faggioli F. C. D., 2008, P 10 REAL TIM LIN WO
   Gopalan K, 2004, IEEE INFOCOM SER, P2060
   Gopalan K., 2007, WORKSH OP SYST PLATF
   Harbour MG, 2001, EUROMICRO, P125, DOI 10.1109/EMRTS.2001.934015
   HARBOUR MG, 2008, ARCHITECTURE CONTRAC
   Jejurikar R, 2005, DES AUT CON, P111
   Jones M. B., 1997, Operating Systems Review, V31, P198, DOI 10.1145/269005.266689
   Lehoczky J. P., 1987, Proceedings of the Real-Time Systems Symposium (Cat. No.87CH2475-2), P261
   Lu CY, 2003, 9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P37
   Martínez JM, 2005, LECT NOTES COMPUT SC, V3555, P180
   Medina JL, 2011, LECT NOTES COMPUT SC, V6652, P89, DOI 10.1007/978-3-642-21338-0_7
   Mercer C., 1994, Proceedings 11th IEEE Workshop on Real-Time Operating Systems and Software. RTOSS '94 (Cat. No.94TH0639-5), P79, DOI 10.1109/RTOSS.1994.292556
   Mercer C. W., 1993, Proceedings. Fourth Workshop on Workstation Operating Systems (Cat. No.93TH0553-8), P129, DOI 10.1109/WWOS.1993.348160
   Nieh J., 1997, Operating Systems Review, V31, P184, DOI 10.1145/269005.266677
   Parekh AK, 1993, IEEE ACM T NETWORK, V1, P344, DOI 10.1109/90.234856
   Rajkumar R, 1997, REAL TIM SYST SYMP P, P298, DOI 10.1109/REAL.1997.641291
   Rajkumar R., 1988, Proceedings. Real-Time Systems Symposium (IEEE Cat. No.88CH2618-7), P259, DOI 10.1109/REAL.1988.51121
   Rajkumar R., 1998, Proceedings of the SPIE/ACM Conference on Multimedia Computing and Networking, P150
   Rivas M. A., 2001, Reliable Software Technologies - Ada-Europea 2001. 6th Ada-Europe International Conference on Reliable Software Technologies. Proceedings (Lecture Notes in Computer Science Vol.2043), P305
   Saewong S, 2002, EUROMICRO, P173
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   SHEN C, 1993, IEEE T PARALL DISTR, V4, P382, DOI 10.1109/71.219754
   Singhoff F., 2004, Ada Letters, V24, P1
   Sprunt B., 1990, APERIODIC TASK SCHED
   STROSNIDER JK, 1995, IEEE T COMPUT, V44, P73, DOI 10.1109/12.368008
   Sun J, 1996, INT CON DISTR COMP S, P38, DOI 10.1109/ICDCS.1996.507899
   Xu DY, 2000, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE DISTRIBUTED COMPUTING, PROCEEDINGS, P3, DOI 10.1109/HPDC.2000.868629
   ZHANG H, 1995, P IEEE, V83, P1374, DOI 10.1109/5.469298
NR 36
TC 1
Z9 1
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2013
VL 59
IS 6
SI SI
BP 315
EP 330
DI 10.1016/j.sysarc.2012.08.005
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 172UL
UT WOS:000321030300005
DA 2024-07-18
ER

PT J
AU Chen, YS
   Chen, MY
AF Chen, Ya-Shu
   Chen, Ming-Yang
TI On-line energy-efficient real-time task scheduling for a heterogeneous
   dual-core system-on-a-chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Energy-efficient; Dual-core; Real-time; Task scheduling; Embedded system
ID SYNCHRONIZATION
AB On-line energy-efficient real-time task scheduling for a heterogeneous dual-core system-on-a-chip is a challenging problem due to precedence constraints and the varied properties of the general-purpose processor core and the synergistic processor core. This study proposes an on-line heterogeneous dual-core energy-efficient scheduling framework for dynamic workloads with real-time constraints. The energy efficiency ratio is presented to manage energy consumption while considering of the varied properties of the cores, while precedence constraints among the tasks are dealt with through interaction between bandwidth servers. This framework is configurable for low energy consumption and high system utilization. The capability of the proposed methodology is evaluated by a series of experiments and the results obtained are encouraging. (c) 2012 Elsevier B.V. All rights reserved.
C1 [Chen, Ya-Shu; Chen, Ming-Yang] Natl Taiwan Univ Sci & Technol, Dept Elect Engn, Taipei City, Taiwan.
C3 National Taiwan University of Science & Technology
RP Chen, YS (corresponding author), Natl Taiwan Univ Sci & Technol, Dept Elect Engn, Taipei City, Taiwan.
EM yschen@mail.ntust.edu.tw
FU NSC program [NSC 99-2221-E-011-116-MY3]
FX The authors would like to thank Hung-Hsiu Tsai at the National Taiwan
   University of Science and Technology for his contribution to part of the
   experimental design. This work is supported in part by a grant from the
   NSC program NSC 99-2221-E-011-116-MY3.
CR Abousamra A, 2009, INT SYM IND EMBED, P100, DOI 10.1109/SIES.2009.5196201
   [Anonymous], 2011, 2011 USENIX Annual Technical Conference USENIX ATC11
   Aydin H., 2003, Proceedings International Parallel and Distributed Processing Symposium, DOI 10.1109/IPDPS.2003.1213225
   Aydin H, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P95, DOI 10.1109/REAL.2001.990600
   BAKER TP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P191, DOI 10.1109/REAL.1990.128747
   Bautin M., 2008, P ANN MULT COMP NETW
   Chen J.-J., 2005, ACM Embedded Software, P247
   Chen J.-J., 2010, P 2010 ACM S APPL CO, P542
   Chen JJ, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P408
   Chen YS, 2010, IEEE T IND INFORM, V6, P287, DOI 10.1109/TII.2010.2052056
   Chen YS, 2009, IEEE INTL CONF IND I, P182, DOI 10.1109/INDIN.2009.5195800
   Elewi A. M., 2008, 2008 International Conference on Computer Engineering & Systems (ICCES '08), P237, DOI 10.1109/ICCES.2008.4773003
   Gai P, 2002, EUROMICRO, P231, DOI 10.1109/EMRTS.2002.1019203
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Hsieh KY, 2008, J SIGNAL PROCESS SYS, V51, P257, DOI 10.1007/s11265-007-0060-y
   Jejurikar R, 2004, DES AUT CON, P275, DOI 10.1145/996566.996650
   Jejurikar R, 2006, IEEE T COMPUT AID D, V25, P1024, DOI 10.1109/TCAD.2005.855964
   Kao B, 1997, IEEE T PARALL DISTR, V8, P1268, DOI 10.1109/71.640019
   Kato S, 2011, IEEE REAL TIME, P191, DOI 10.1109/RTAS.2011.26
   Kim KT, 2006, IASTED INT CONF INTE, P6
   Kuo CF, 2010, LECT NOTES COMPUT SC, V6082, P68
   Kwon WC, 2003, DES AUT CON, P125, DOI 10.1109/DAC.2003.1218855
   Lee J, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P459, DOI 10.1109/RTCSA.2007.50
   Liu J., 2000, Real-Time Systems
   Piao XF, 2011, AUTON SYST, P61, DOI 10.1007/978-3-0348-0031-0_4
   Qi X, 2010, IEEE INT CONF EMBED, P183, DOI 10.1109/RTCSA.2010.44
   Qualcomm Inc, 2011, SNAPDR
   Rosen J., 2011, Proceedings of the 2011 IEEE 6th International Workshop on Electronic Design, Test and Application (DELTA 2011), P99, DOI 10.1109/DELTA.2011.27
   Spuri M, 1996, REAL-TIME SYST, V10, P179, DOI 10.1007/BF00360340
   Steffens L, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P255, DOI 10.1109/ECRTS.2008.36
   Stewart J., 2002, CALUCULUS EARLY TRAN
   Texas Instruments Inc, 2009, OMAP3 PLATF
   Texas Instruments Inc, 2011, OMAP3 PLATF
   Texas Instruments Inc, 2000, DSP BIOS 2 TIM BENCH
   Wang Y, 2010, REAL TIM SYST SYMP P, P350, DOI 10.1109/RTSS.2010.16
   Wann-Yun Shieh, 2010, 2010 International Computer Symposium (ICS 2010), P568, DOI 10.1109/COMPSYM.2010.5685446
   Xu RB, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P25, DOI 10.1109/RTSS.2007.49
   Yi Wang, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P195, DOI 10.1109/RTAS.2010.19
   Zhang F, 2002, REAL TIM SYST SYMP P, P235, DOI 10.1109/REAL.2002.1181578
   Zhu D, 2006, Proceedings of the 12th IEEE Real-Time and Embedded Technology and Applications Symposium, P397
NR 40
TC 1
Z9 2
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR-MAY
PY 2013
VL 59
IS 4-5
SI SI
BP 234
EP 244
DI 10.1016/j.sysarc.2012.05.004
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 162VK
UT WOS:000320293900006
DA 2024-07-18
ER

PT J
AU Bourduas, S
   Zilic, Z
AF Bourduas, Stephan
   Zilic, Zeljko
TI Modeling and evaluation of ring-based interconnects for Network-on-Chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-Chip; Interconnect topologies; Hierarchical ring; Mesh;
   Modeling; SystemC
ID PERFORMANCE EVALUATION; SYSTEM
AB A popular network topology for Network-on-Chip (NoC) implementations is the two-dimensional mesh, which has its drawbacks in the communication latency scalability, and the concentration of the traffic in the center of the mesh. In this paper, we consider the addition of simple and hierarchical rings to the mesh network. We propose several composite topologies that use the ring networks to reduce hop counts and latencies of global (long distance) traffic. Furthermore, we study two alternative ring architectures. The first is a slotted ring architecture that is suitable for NoC implementation due to its simplicity and low cost. The second uses wormhole routing and virtual channels, providing increased flexibility and better performance. Simulation results show that the composite architectures decrease the latencies and hop counts incurred by global traffic, thereby validating our claim that the use of hierarchical rings for global routing can in fact increase the scalability of the normal mesh network used for NoC implementations. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Bourduas, Stephan; Zilic, Zeljko] McGill Univ, Dept Elect & Comp Engn, Integrated Microsyst Lab, Montreal, PQ, Canada.
C3 McGill University
RP Zilic, Z (corresponding author), McGill Univ, Dept Elect & Comp Engn, Integrated Microsyst Lab, Montreal, PQ, Canada.
EM stephan.bourduas@mcgill.ca; zeljko.zilic@mcgill.ca
CR ALTMAN T, 1994, 1994 IEEE REGION 10'S NINTH ANNUAL INTERNATIONAL CONFERENCE, THEME - FRONTIERS OF COMPUTER TECHNOLOGY, VOLS 1 AND 2, P290, DOI 10.1109/TENCON.1994.369291
   [Anonymous], 2008, 2008 IEEE 14 INT S H
   [Anonymous], 2003, Principles and practices of interconnection networks
   [Anonymous], P ACM GREAT LAK S VL
   BARROSO LA, 1995, IEEE T COMPUT, V44, P878, DOI 10.1109/12.392846
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   BENINI L, 2006, SYSTEM CHIP NEXT GEN, P3
   Bourduas S, 2007, IEEE INT CONF ASAP, P302, DOI 10.1109/ASAP.2007.4429997
   Bourduas S, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P195
   BOURDUAS S, 2006, P INT SOC DES C, P171
   BOURDUAS S, 2006, NEWCAS, P201
   BOURDUAS S, 2007, P INT MIDW S CIRC SY, P1396
   Bourduas S, 2008, IEEE DES TEST COMPUT, V25, P416, DOI 10.1109/MDT.2008.124
   Brinkmann A, 2002, P IEEE INT ASIC C&E, P211, DOI 10.1109/ASIC.2002.1158058
   da Silva MVC, 2009, INT J COMPUT INT SYS, V2, P115, DOI 10.2991/ijcis.2009.2.2.2
   Côtè C, 2002, ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, P717, DOI 10.1109/ICECS.2002.1046269
   Dall'Osso M, 2003, PR IEEE COMP DESIGN, P536, DOI 10.1109/ICCD.2003.1240952
   DALLY B, 2001, P DES AUT C
   DALLY WJ, 1992, IEEE T PARALL DISTR, V3, P194, DOI 10.1109/71.127260
   DALLY WJ, 1991, IEEE T COMPUT, V40, P1016, DOI 10.1109/12.83652
   DeMello A.V., 2004, Evaluation of routing algorithms on mesh based nocs
   Duato J., 2003, Interconnection networks
   Ginosar R, 2003, INT SYMP ASYNCHRON C, P89, DOI 10.1109/ASYNC.2003.1199169
   Grindley R, 2000, PROC INT CONF PARAL, P487, DOI 10.1109/ICPP.2000.876165
   Hamacher VC, 2001, IEEE T COMPUT, V50, P1, DOI 10.1109/12.902749
   Jiang N, 2009, CONF PROC INT SYMP C, P220, DOI 10.1145/1555815.1555783
   Kumar A, 2007, CONF PROC INT SYMP C, P150, DOI 10.1145/1273440.1250681
   Lines A, 2004, IEEE MICRO, V24, P32, DOI 10.1109/MM.2004.1268991
   Pande PP, 2005, IEEE T COMPUT, V54, P1025, DOI 10.1109/TC.2005.134
   PRATIM P, 2003, DESIGN SWITCH NETWOR, P217
   Ravindran G, 1997, THIRD INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE - PROCEEDINGS, P58, DOI 10.1109/HPCA.1997.569606
   SAMUELSSON H, 2004, P IEEE NORCH C
   Sibai F.N., 1998, SAC 98, P598
   SIGUENCATORTOSA D, 2002, P IASTED INT C COMM
   Singh H, 2000, IEEE T COMPUT, V49, P465, DOI 10.1109/12.859540
   SOKOLOV D, 2006, SYSTEM ON CHIP NEXT, P3
   Wang J, 2005, IEEE COMMUN MAG, V43, P124, DOI 10.1109/MCOM.2005.1541703
   Ye TT, 2004, J SYST ARCHITECT, V50, P81, DOI 10.1016/j.sysarc.2003.07.005
NR 38
TC 4
Z9 7
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2011
VL 57
IS 1
SI SI
BP 39
EP 60
DI 10.1016/j.sysarc.2010.07.002
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 721DJ
UT WOS:000287331600004
DA 2024-07-18
ER

PT J
AU Ahmad, A
   Krilla, B
   Amira, A
   Rabah, H
AF Ahmad, A.
   Krilla, B.
   Amira, A.
   Rabah, H.
TI Efficient architectures for 3D HWT using dynamic partial reconfiguration
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Dynamic partial reconfiguration (DPR); Medical image processing; Haar
   wavelet transform (HWT)
ID DISCRETE WAVELET TRANSFORM; VLSI ARCHITECTURE; IMAGE
AB This paper presents the design and implementation of three dimensional (3D) Haar wavelet transform (HWT) with transpose based computation and dynamic partial reconfiguration (DPR) mechanism on field programmable gate array (FPGA). Due to the separability property of the multi-dimensional HWT, the proposed architecture has been implemented using a cascade of three N-point one dimensional (1D) HWT and two transpose memories for a 3D volume of N x N x N suitable for real-time 3D medical imaging applications. These applications require continuous hardware servicing, hence DPR has been introduced. Two architectures were synthesised using VHDL and implemented on Xilinx Virtex-5 FPGAs. Experimental results and comparisons between different configurations using partial and non-partial reconfiguration processes and a detailed performance analysis of the area, power consumption and maximum frequency are analysed in this paper. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Ahmad, A.; Krilla, B.] Brunel Univ, Sch Engn & Design, Dept Elect & Comp Engn, Uxbridge UB8 3PH, Middx, England.
   [Ahmad, A.] Univ Tun Hussein Onn Malaysia UTHM, Fac Elect & Elect Engn, Dept Comp Engn, Batu Pahat 86400, Johor, Malaysia.
   [Amira, A.] Univ Ulster, Nanotechnol & Integrated BioEngn Ctr NIBEC, Belfast BT37 0QB, Antrim, North Ireland.
   [Rabah, H.] Univ Henri Poincare, Lab Instrumentat, F-540003 Nancy, France.
C3 Brunel University; University of Tun Hussein Onn Malaysia; Ulster
   University; Universite de Lorraine
RP Ahmad, A (corresponding author), Brunel Univ, Sch Engn & Design, Dept Elect & Comp Engn, Uxbridge UB8 3PH, Middx, England.
EM Afandi.Ahmad@brunel.ac.uk
RI Bin Ahmad, Afandi/Q-2514-2015; Rabah, Hassan/D-6390-2017
OI Rabah, Hassan/0000-0001-6334-3084; Ahmad, Afandi/0000-0002-6189-682X
FU British Council; French Program Alliance Egide; Ministry of Higher
   Education Malaysia
FX The authors would like to thank the British Council, the French Program
   Alliance Egide and the Ministry of Higher Education Malaysia for funding
   this research work.
CR Ahmad A., 2008, WSEAS Transactions on Circuits and Systems, V7, P855
   Bajaj C, 2001, ACM T GRAPHIC, V20, P10, DOI 10.1145/383745.383747
   Braun L, 2008, I C FIELD PROG LOGIC, P606
   Capilla C, 2006, J APPL GEOPHYS, V59, P36, DOI 10.1016/j.jappgeo.2005.07.005
   Chandrasekaran S, 2008, J REAL-TIME IMAGE PR, V3, P183, DOI 10.1007/s11554-008-0081-1
   Clausen C. A., 2007, Document - International Research Group on Wood Protection, P1
   Dang P, 2006, J REAL-TIME IMAGE PR, V1, P57, DOI 10.1007/s11554-006-0008-7
   Das B, 2002, INT CONF ACOUST SPEE, P3224
   Fong RJ, 2003, P IEEE RAP SYST PROT, P117, DOI 10.1109/IWRSP.2003.1207038
   Huang J, 2009, ACM T EMBED COMPUT S, V9, DOI 10.1145/1596532.1596541
   Ismail Samar Moustafa, 2007, 2007 IEEE International Symposium on Signal Processing and Information Technology, P154, DOI 10.1109/ISSPIT.2007.4458121
   Jiang M, 2007, ELECTRON LETT, V43, P502, DOI 10.1049/el:20070201
   Jiang RM, 2007, 2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, P519, DOI 10.1109/ECCTD.2007.4529647
   KAO C, 2005, XCELL J 4 Q, P66
   Khashman Adnan, 2008, WSEAS Transactions on Signal Processing, V4, P330
   Lysaght P, 2006, I C FIELD PROG LOGIC, P12
   Majer M, 2007, J VLSI SIG PROC SYST, V47, P15, DOI 10.1007/s11265-006-0017-6
   MALLAT SG, 1989, IEEE T PATTERN ANAL, V11, P674, DOI 10.1109/34.192463
   Manet P, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/367860
   Mayer A, 1999, COMPUT METH PROG BIO, V58, P207, DOI 10.1016/S0169-2607(98)00085-6
   Montgomery D, 2003, SEVENTH INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS, VOL 1, PROCEEDINGS, P65, DOI 10.1109/ISSPA.2003.1224641
   SALEM MM, 2008, P 2 ACM IEEE INT C D, P1
   Shoa A, 2005, J VLSI SIG PROC SYST, V39, P213, DOI 10.1007/s11265-005-4841-x
   Tian DZ, 2004, PROCEEDINGS OF THE 2004 INTERNATIONAL CONFERENCE ON MACHINE LEARNING AND CYBERNETICS, VOLS 1-7, P1816
   UZUN IS, 2006, THESIS QUEENS U BELF
   Weeks M, 2003, J VLSI SIG PROC SYST, V35, P155, DOI 10.1023/A:1023648531542
   Weeks M, 2002, IEEE T SIGNAL PROCES, V50, P2050, DOI 10.1109/TSP.2002.800402
   WEEKS M, 1998, P IEEE INT S CIRC SY, P57
   ZHANG G, 1999, P IEEE INT S CIRC SY, P145
   ZHANG X, 2008, 4 IEEE INT S EL DES, P153
NR 30
TC 17
Z9 18
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2010
VL 56
IS 8
SI SI
BP 305
EP 316
DI 10.1016/j.sysarc.2010.02.001
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 642NQ
UT WOS:000281222300002
DA 2024-07-18
ER

PT J
AU Ros, A
   Acacio, ME
   García, JM
AF Ros, Alberto
   Acacio, Manuel E.
   Garcia, Jose M.
TI A scalable organization for distributed directories
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Chip multiprocessors; Many-core CMPs; Cache coherence; Distributed
   directory; Scalability; Duplicate tags; Implicit replacements
AB Although directory-based cache-coherence protocols are the best choice when designing chip multiprocessors with tens of cores on-chip, the memory overhead introduced by the directory structure may not scale gracefully with the number of cores. Many approaches aimed at improving the scalability of directories have been proposed. However, they do not bring perfect scalability and usually reduce the directory memory overhead by compressing coherence information, which in turn results in extra unnecessary coherence messages and, therefore, wasted energy and some performance degradation. In this work, we present a distributed directory organization based on duplicate tags for tiled CMP architectures whose size is independent on the number of tiles of the system up to a certain number of tiles. We demonstrate that this number of tiles corresponds to the number of sets in the private caches. Additionally, we show that the area overhead of the proposed directory structure is 0.56% with respect to the on-chip data caches. Moreover, the proposed directory structure keeps the same information than a non-scalable full-map directory. Finally, we propose a mechanism that takes advantage of this directory organization to remove the network traffic caused by replacements. This mechanism reduces total traffic by 15% for a 16-core configuration compared to a traditional directory-based protocol. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Ros, Alberto; Acacio, Manuel E.; Garcia, Jose M.] Univ Murcia, Dept Ingn & Tecnol Computadores, E-30100 Murcia, Spain.
C3 University of Murcia
RP Ros, A (corresponding author), Univ Murcia, Dept Ingn & Tecnol Computadores, E-30100 Murcia, Spain.
EM a.ros@ditec.um.es; meacacio@ditec.um.es; jmgarcia@ditec.um.es
RI Acacio, Manuel E./L-1942-2014; Garcia, Jose M./J-5734-2017; Ros,
   Alberto/B-7115-2013
OI Acacio, Manuel E./0000-0003-0935-4078; Garcia, Jose
   M./0000-0002-6388-2835; Ros, Alberto/0000-0001-5757-1064
FU Spanish Ministry of Ciencia e Innovacion [TIN2006-15516-004-03];
   European Comission FEDER [CSD2006-00046]; Spanish MEC under the FPU
   National Plan [AP20043735]
FX This work has been jointly supported by Spanish Ministry of Ciencia e
   Innovacion under Grant "TIN2006-15516-004-03" and European Comission
   FEDER funds under Grant "Consolider Ingenio-2010 CSD2006-00046". Alberto
   Ros is supported by a research Grant from Spanish MEC under the FPU
   National Plan (AP20043735).
CR Acacio ME, 2005, IEEE T PARALL DISTR, V16, P67, DOI 10.1109/TPDS.2005.4
   Acacio ME, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P97, DOI 10.1109/HPCA.2001.903255
   Agarwal A., 1988, 15th Annual International Symposium on Computer Architecture. Conference Proceedings (Cat. No.88CH2545-2), P280, DOI 10.1109/ISCA.1988.5238
   [Anonymous], 2008, Solid-State Circuits Conference, DOI DOI 10.1109/ISSCC.2008.4523070
   Azimi Mani., 2007, Intel Techonolgy Journal, V11, P173
   Barrett H.C., 2000, Learning Leading with Technology, V27, P14
   CHAIKEN D, 1991, 4 INT C ARCH SUPP PR, P224
   Cho SY, 2006, INT SYMP MICROARCH, P455
   Gupta A., 1990, P INT CONFERENECE PA, P312
   HUH J, 2005, 19 ICS JUN, P31
   *INT CORP, 2009, 1 TICK NOW TOCK NEXT
   Kong J, 2005, IEICE T INF SYST, VE88D, P2533, DOI 10.1093/ietisy/e88-d.11.2533
   Le HQ, 2007, IBM J RES DEV, V51, P639, DOI 10.1147/rd.516.0639
   Li ML, 2005, I S WORKL CHAR PROC, P34
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Martínez JH, 2007, LAT AM PERSPECT, V34, P46, DOI 10.1177/0094582X06296330
   MILO MK, 2005, COMPUTER ARCHITECTUR, V33, P92
   MUKHERJEE SS, 1994, 8 INT C SUP ICS 94, P64
   Nanda AK, 2001, IBM J RES DEV, V45, P229, DOI 10.1147/rd.452.0299
   NATALIE D, 2008, 41 IEEE ACM INT S MI, P35
   OKRAFKA BW, 1990, 17TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P138, DOI 10.1109/ISCA.1990.134519
   Puente V, 2002, 10TH EUROMICRO WORKSHOP ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, P15, DOI 10.1109/EMPDP.2002.994207
   Ros Alberto, 2008, Proceedings of the 2008 International Conference on Computer Design (CDES 2008), P112
   ROS A, 2005, 11 INT EUR C AUG, P582
   Shah M, 2007, IEEE ASIAN SOLID STA, P22
   SIMONI R, 1992, THESIS STANFORD U
   SIMONI R, 2001, INT S SHAR MEM MULT, P72
   *SUN MICR INC, 2007, OPENSPARC T2 SYST ON
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   Thoziyoor Shyamkumar, 2008, Technical Report. Technical Report HPL-2008-20
   Wang Ying-Hsiang, 2003, Journal of Microbiology Immunology and Infection, V36, P111
   Weiser U., 2004, Proceedings of the International Workshop on System Level Interconnect Prediction (SLIP'04), P7, DOI [10.1145/966747.966750, DOI 10.1145/966747.966750]
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Zhang M, 2005, CONF PROC INT SYMP C, P336, DOI 10.1109/ISCA.2005.53
NR 34
TC 11
Z9 11
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB-MAR
PY 2010
VL 56
IS 2-3
BP 77
EP 87
DI 10.1016/j.sysarc.2009.11.006
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 578DT
UT WOS:000276274400001
DA 2024-07-18
ER

PT J
AU Le, G
   Shi, YX
AF Le, Gyungho
   Shi, Yixin
TI Access region cache with register guided memory reference partitioning
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Access region; Access region cache; Interleaving; Memory partitionining;
   Multibanked cache; Register guide
AB Wide-issue and high-frequency processors require not only a low-latency but also high-bandwidth memory system to achieve high performance. Previous studies have shown that using multiple small single-ported caches instead of a monolithic large multi-ported one for L1 data cache can be a scalable and inexpensive way to provide higher bandwidth. Various schemes on how to direct the memory references have been proposed in order to achieve a close match to the performance of an ideal multi-ported cache. However, most existing designs seldom take dynamic data access patterns into consideration, thus suffer from access conflicts within one cache and unbalanced loads between the caches. It is observed in this paper that if one can group data references defined in a program into several regions (access regions) to allow parallel accesses, providing separate small caches - access region cache for these regions may prove to have better performance. A register-guided memory reference partitioning approach is proposed and it effectively identifies these semantic regions and organizes them into multiple caches adaptively to maximize concurrent accesses. The base register name, not its content, in the memory reference instruction is used as a basic guide for instruction steering. With the initial assignment to a specific access region cache per the base register name, a reassignment mechanism is applied to capture the access pattern when program is moving across its access regions. In addition, a distribution mechanism is introduced to adaptively enable access regions to extend or shrink among the physical caches to reduce potential conflicts further. The simulations of SPEC CPU2000 benchmarks have shown that the semantic-based scheme can reduce the conflicts effectively, and obtain considerable performance improvement in terms of IPC; with 8 access region caches, 25-33% higher IPC is achieved for integer benchmark programs than a comparable 8-banked cache, while the benefit is less for floating-point benchmark programs, 19% at most. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Le, Gyungho] Korea Univ, Coll Informat & Commun, Seoul, South Korea.
   [Shi, Yixin] Univ Illinois, ECE Dept, Chicago, IL USA.
C3 Korea University; University of Illinois System; University of Illinois
   Chicago; University of Illinois Chicago Hospital
RP Le, G (corresponding author), Korea Univ, Coll Informat & Commun, Seoul, South Korea.
EM ghlee@korea.ac.kr; yixin.shi@gmail.com
RI Lee, Gyungho/Q-9973-2019
FU College of Information and Communications, Korea University, Seoul,
   Korea; MKE/IITA [2009-F-039-01]
FX This work was supported in part by a special research fund from the
   College of Information and Communications, Korea University, Seoul,
   Korea and the IT R&D program of MKE/IITA [2009-F-039-01 Trustworthy
   Computing].
CR AGRAWAL V, 2000, P 27 INT S COMP ARCH, P248
   Aho A.V., 1986, COMPILERS PRINCIPLES
   AUSTIN TM, 1997, IEEE COMPUT, V30, P46
   AUSTIN TM, 1997, 1342 U WISC COMP SCI
   Cho S, 2001, IEEE T COMPUT, V50, P709, DOI 10.1109/12.936237
   Cho S, 1999, INT SYMP MICROARCH, P136, DOI 10.1109/MICRO.1999.809451
   Cho SY, 1999, CONF PROC INT SYMP C, P100
   CHO SY, 2002, THESIS U MINNESOTA C
   GONZALEZ M, 1997, P 1997 INT C SUP JUL, P76
   *IDT, 2000, AN253 IDT
   Johnson Mike, 1991, Superscalar Microprocessor Design
   Kessler RE, 1999, IEEE MICRO, V19, P24, DOI 10.1109/40.755465
   Limaye D, 2001, PR IEEE COMP DESIGN, P284, DOI 10.1109/ICCD.2001.955041
   Lipasti MH, 1997, COMPUTER, V30, P59, DOI 10.1109/2.612250
   Martin MMK, 2003, CONF PROC INT SYMP C, P206, DOI 10.1109/ISCA.2003.1207001
   NEEFS H, 2000, INT S HIGH PERF COMP, P313
   Palacharla S, 1997, ACM COMP AR, P206, DOI 10.1145/384286.264201
   Patterson David., 2002, COMPUTER ARCHITECTUR
   Racunas Paul., 2003, Proceedings of the 17th Annual International Conference on Supercomputing, P22
   Rivers JA, 1997, INT SYMP MICROARCH, P46, DOI 10.1109/MICRO.1997.645796
   SHI YX, 2005, P ACM IEEE IFIP EUR, P508
   SHIVAKUMAR P, 2001, 20012 COMPAQ WRL
   SOHI GS, 1990, IEEE T COMPUT, V39, P349, DOI 10.1109/12.48865
   SOHI GS, 1991, P ASPLOS, V4, P53
   *STAND PERF EV COR, SPEC2000 STAND PERF
   Thakar BS, 2003, MICROPROCESS MICROSY, V27, P141, DOI 10.1016/S0141-9331(02)00107-2
   Thakar BS, 2001, PR IEEE COMP DESIGN, P293, DOI 10.1109/ICCD.2001.955042
   Wang ZL, 2003, CONF PROC INT SYMP C, P388
   Wilson KM, 1996, 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, P147, DOI 10.1145/232974.232989
   Yoaz A, 1999, CONF PROC INT SYMP C, P42, DOI 10.1145/307338.300983
NR 30
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT-DEC
PY 2009
VL 55
IS 10-12
BP 434
EP 445
DI 10.1016/j.sysarc.2009.09.002
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 537ZT
UT WOS:000273154000002
DA 2024-07-18
ER

PT J
AU Sanchez-Elez, M
   Bagherzadeh, N
   Hermida, R
AF Sanchez-Elez, M.
   Bagherzadeh, N.
   Hermida, R.
TI A framework for low energy data management in reconfigurable
   multi-context architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Reconfigurable Computing; Memory Management; Energy Consumption;
   Multimedia and DSP applications
ID SYSTEM
AB In this paper, we present an approach to the problem of low energy data scheduling for reconfigurable architectures targeting digital signal processing (DSP) and multimedia applications. The main goal is the reduction of the energy consumed by these applications through the integration of the proposed data management framework within a compilation tool specifically conceived for these architectures. Two levels of on-chip data storage are assumed to be available in the reconfigurable architecture. Then, the data manager tries to optimally exploit this storage hierarchy by saving data transfers among on-chip and external memories, so reducing the energy consumption. To do that, specific algorithms for finding the data shared among the different computation kernels of the application have been developed. Also, a data placement and replacement policy has been designed. We also show how an adequate data scheduling could decrease the number of operations required to implement the dynamic reconfiguration of the system. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Sanchez-Elez, M.; Hermida, R.] UCM, Fac Informat, Dept Arquitectura Computadores & Automat, Madrid 28040, Spain.
   [Bagherzadeh, N.] Univ Calif Irvine, Dept Elect Engn & Comp Sci, Irvine, CA 92697 USA.
C3 Complutense University of Madrid; University of California System;
   University of California Irvine
RP Sanchez-Elez, M (corresponding author), UCM, Fac Informat, Dept Arquitectura Computadores & Automat, Madrid 28040, Spain.
EM marcos@fis.ucm.es
RI ; Hermida, Roman/M-6281-2015
OI Bagherzadeh, Nader/0000-0001-7216-0546; Hermida,
   Roman/0000-0002-8022-6098; Sanchez-Elez, Marcos/0000-0003-1212-3158
CR BARVE RD, 1999, P 6 WORKSH I O PAR D, P1
   Brown S, 1996, IEEE DES TEST COMPUT, V13, P42, DOI 10.1109/54.500200
   Catthoor F., 1998, CUSTOM MEMORY MANAGE
   CATTHOR F, 2003, PROGRAMMABLE DIGITAL
   DU H, 2003, ASP DAC P
   ESSARY D, 2008, ACM T STORAGE, P1
   HARTENSTEIN R, 1997, P INT C INN SYST SIL
   HAUSER J, 1997, P IEEE FCCM 97
   Heysters P, 2003, J SUPERCOMPUT, V26, P283, DOI 10.1023/A:1025699015398
   Heysters PM, 2004, ERSA '04: THE 2004 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, P38
   *ISO IEC, 1994, 13818 ISOIEC JTC1 CD
   Issenin I, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P202, DOI 10.1109/DATE.2004.1268849
   KAMBLE MB, 1997, P ACM IEEE INT S MIC, P184
   Kaul M., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P616, DOI 10.1109/DAC.1999.782017
   LEE J, 0234 U CAL CTR EMB C
   Maestre R, 2001, J SYST ARCHITECT, V47, P277, DOI 10.1016/S1383-7621(00)00050-3
   Masselos K, 2003, DES AUTOM EMBED SYST, V8, P51, DOI 10.1023/A:1022340119745
   MATSUMUTA T, 2008, ACM GREAT LAK S VLSI, P403
   Mei BF, 2005, IEEE DES TEST COMPUT, V22, P90, DOI 10.1109/MDT.2005.27
   Mirsky E, 1996, IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, P157, DOI 10.1109/FPGA.1996.564808
   MIYAMORI T, 1999, P ACM SIGDA FPGA 99
   Noguera J, 2006, IEEE T VLSI SYST, V14, P730, DOI 10.1109/TVLSI.2006.878343
   PAN C, 2005, THESIS U CALIFORNIA
   Panda PR, 2001, ACM T DES AUTOMAT EL, V6, P149, DOI 10.1145/375977.375978
   RAMO EP, 2007, REDUCING RECONFIGURA, P191
   Sánchez-Élez M, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P36
   Singh H, 2000, IEEE T COMPUT, V49, P465, DOI 10.1109/12.859540
   SOHONI S, 2001, SIGMETRICS PERFORMAN, P206
   TANG X, 2000, P INT C FIELD PROGR, P29
   Zebchuk J, 2007, INT SYMP MICROARCH, P314
NR 30
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2009
VL 55
IS 2
BP 127
EP 139
DI 10.1016/j.sysarc.2008.10.006
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 419QO
UT WOS:000264234500005
DA 2024-07-18
ER

PT J
AU Tretola, G
   Zimeo, E
AF Tretola, Giancarlo
   Zimeo, Eugenio
TI Activity pre-scheduling for run-time optimization of grid workflows
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 15th Euromicro International Conference on Parallel, Distributed and
   Network-Based Processing
CY FEB 07-09, 2007
CL Naples, ITALY
SP ICAR, Facolta Sci Mat Fis Nat, AMD, ST Microelectronics
DE grid computing; grid workflow; run-time optimization; asynchronous
   invocation
AB The capability to support resource sharing between different organizations and high-level performance are noteworthy features of grid computing. Applications require significant design effort and complex coordination of resources to define, deploy and execute components on heterogeneous and often unknown resources. A common trend today aims at diffusing workflow management techniques to reduce the complexity of grid systems through model-driven approaches that significantly simplify application design through the composition of distributed services often belonging to different organizations. With this approach, the adoption of efficient workflow enactors becomes a key aspect to improve efficiency through run-time optimizations, so reducing the burden for the developer, who is only responsible of defining the functional aspects of complex applications since he/she has only to identify the activities that characterize the application and the causal relationships among them. This paper focuses on performance improvements of grid workflows by presenting a new pattern for workflow design that ensures activity pre-scheduling at run-time through a technique that generates fine-grained concurrency with a couple of concepts: asynchronous invocation of services and continuation of execution. The technique is implemented in a workflow enactment service that dynamically optimizes process execution with a very limited effort for application developer. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Tretola, Giancarlo; Zimeo, Eugenio] Univ Sannio, Res Ctr Software Technol, I-82100 Benevento, Italy.
C3 University of Sannio
RP Zimeo, E (corresponding author), Univ Sannio, Res Ctr Software Technol, I-82100 Benevento, Italy.
EM zimeo@unisannio.it
CR [Anonymous], 1982, Numerical Analysis
   BADUEL L, 2004, OBJECT ORIENTED SPMD
   BUYYA R, 2002, INT C PAR DISTR PROC
   FOSTER IT, 2001, EUROPAR 2001
   HUANG QF, 2005, 4 ALL HANDS M 19 22
   Isaacson E., 1966, Analysis of numerical methods
   KOWALSKI R, 1979, COMMUN ACM, V22, P424, DOI 10.1145/359131.359136
   Krauter K, 2002, SOFTWARE PRACT EXPER, V32, P135, DOI 10.1002/spe.432
   MANOLESCU DA, 2002, OOPSLA 2002, P40
   RANALDO N, 2006, IEEE IPDPS 06
   Snir M., 1998, MPI-the complete reference: the MPI core, V1
   TRETOLA G, 2007, P 15 EUR INT C PAR D
   TRETOLA G, 2007, P IEEE IPDPS 07 21 I
   TRETOLA G, 2006, P IEEE IPDPS 06 20 I
   TRETOLA G, 2007, P IEEE 2007 INT C WE
   WESTLAKE J.R., 1968, HDB NUMERICAL MATRIX
   *WORKFL MAN COAL, TC1025 WFMC
   *WORKFL MAN COAL, TC1003 WFMC
   *WORKFL MAN COAL, TC1011 WFMC
   YU J, 2005, J GRID COMPUTING
NR 20
TC 2
Z9 2
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2008
VL 54
IS 9
BP 883
EP 892
DI 10.1016/j.sysarc.2008.01.009
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Conference Proceedings Citation Index - Science (CPCI-S); Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 347GO
UT WOS:000259128800007
DA 2024-07-18
ER

PT J
AU Deng, YH
   Wang, F
AF Deng, Yuhui
   Wang, Frank
TI Exploring the performance impact of stripe size on network attached
   storage systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE network attached storage; stripe size; storage interface; sub-commands
   combination; scatter/gather; disk-specific characteristics
AB Network attached storage (NAS) integrates redundant array of independent disks (RAID) subsystem that consists of multiple disk drives to aggregate storage capacity, I/O performance and reliability based on data striping and distribution. Traditionally, the stripe size is an important parameter that has a great influence on the RAID subsystem performance, whereas the performance impact has been changed due to the development of disk drive technologies and some I/O optimization methods. Based on disk drive access time, this paper constructs a performance analysis model to exploit the impact of some I/O optimization approaches including sub-commands combination, storage interface augment, and I/O scatter/gather on the stripe size of NAS. The analysis results and experimental validation indicate that due to the evolution of hardware and software, the stripe size has a negligible performance impact on NAS when the disk drives involved are organized in a RAID0 pattern. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Deng, Yuhui; Wang, Frank] Cranfield Univ Campus, Cambridge Cranfield High Performance Comp Facil, Ctr Grid Comp, Cranfield MK43 0AL, Beds, England.
C3 Cranfield University
RP Deng, YH (corresponding author), Cranfield Univ Campus, Cambridge Cranfield High Performance Comp Facil, Ctr Grid Comp, Cranfield MK43 0AL, Beds, England.
EM y.deng@cranfield.ac.uk
OI Deng, Yuhui/0000-0002-1522-8943
CR Anderson D, 2003, USENIX ASSOCIATION PROCEEDINGS OF THE 2ND USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST'03), P245
   ARPACIDUSSEAU AC, 2006, ACM SIGMETRICS PERFO, V33, P29
   BAKER M, 1991, ACM S OP SYST PRINC, P198
   Chen P. M., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P322, DOI 10.1109/ISCA.1990.134542
   Ching A, 2002, 2002 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING, PROCEEDINGS, P405, DOI 10.1109/CLUSTR.2002.1137773
   DENG YH, 2007, ACM SIGOPS OPERATING, V41, P79
   DENG YH, 2007, FILE STORAGE SYSTEMS, V41, P7
   Deng YH, 2006, PARALLEL PROCESS LET, V16, P501, DOI 10.1142/S0129626406002800
   Deng YH, 2005, INT J IMAGE GRAPH, V5, P859, DOI 10.1142/S0219467805002038
   Deng YH, 2008, J SYST ARCHITECT, V54, P70, DOI 10.1016/j.sysarc.2007.04.002
   Deng Y, 2008, PARALLEL COMPUT, V34, P17, DOI 10.1016/j.parco.2007.10.003
   GANGER G, 2001, BLURRING LINE OSS ST
   GANGER GR, 1997, ANN USENIX TECHN C A, P1
   Ghandeharizadeh S, 2003, IEEE T MULTIMEDIA, V5, P186, DOI 10.1109/TMM.2003.811623
   Gibson GA, 2000, COMMUN ACM, V43, P37, DOI 10.1145/353360.353362
   *HIT GLOB STOR TEC, HDD TECHN OV CHARTS
   Hu YM, 1998, IEEE MICRO, V18, P64, DOI 10.1109/40.743686
   Jin H, 2000, CONCURRENCY-PRACT EX, V12, P909, DOI 10.1002/1096-9128(20000825)12:10<909::AID-CPE516>3.0.CO;2-D
   Lee CS, 1996, J PARALLEL DISTR COM, V38, P16, DOI 10.1006/jpdc.1996.0125
   LEE EK, 1993, P 1993 ACM SIGMETRIC, P98
   Lumb CR, 2000, USENIX ASSOCIATION PROCEEDINGS OF THE FOURTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P87
   Mesnier M, 2003, IEEE COMMUN MAG, V41, P84, DOI 10.1109/MCOM.2003.1222722
   Patterson D. A., 1988, SIGMOD Record, V17, P109, DOI 10.1145/971701.50214
   RIEDEL E, 2003, ACM QUEUE, V1, P32
   Riska A, 2004, INT CONF QUANT EVAL, P176
   Riska A, 2006, USENIX ASSOCIATION PROCEEDINGS OF THE 2006 USENIX ANNUAL TECHNICAL CONFERENCE, P97
   Roselli D, 2000, USENIX ASSOCIATION PROCEEDINGS OF THE 2000 USENIX ANNUAL TECHNICAL CONFERENCE, P41
   Schindler J, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE 3RD USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P159
   Schindler J, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FAST'02 CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P259
   Schlosser SW, 2005, USENIX ASSOCIATION PROCEEDINGS OF THE 4TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P225
   SCHLOSSER SW, 2000, P 9 INT C ARCH SUPP, P1
   Simitci H, 1999, IEEE S MASS STOR SYS, P88, DOI 10.1109/MASS.1999.829996
   Tanenbaum A. S., 2006, Operating Systems Review, V40, P100, DOI 10.1145/1113361.1113364
   Varki E, 2004, IEEE T PARALL DISTR, V15, P559, DOI 10.1109/TPDS.2004.9
   Worthington B. L., 1994, P ACM SIGMETRICS C M, P241
NR 35
TC 13
Z9 18
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2008
VL 54
IS 8
BP 787
EP 796
DI 10.1016/j.sysarc.2008.02.002
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 346EZ
UT WOS:000259052700005
DA 2024-07-18
ER

PT J
AU Park, WC
   Kim, CG
   Yoon, DK
   Lee, KW
   Kim, IS
   Han, TD
AF Park, Woo-Chan
   Kim, Cheong-Ghil
   Yoon, Duk-Ki
   Lee, Kil-Whan
   Kim, Il-San
   Han, Tack-Don
TI A consistency-free memory architecture for sort-last parallel rendering
   processors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 19th International Conference on Architecture of Computing Systems
CY MAR 13-16, 2006
CL Frankfurt, GERMANY
DE computer graphics; graphics processors; processor architectures; memory
   structures; parallel processors
AB Current rendering processors are aiming to process triangles as fast as possible and they have the tendency of equipping with multiple rasterizers to be capable of handling a number of triangles in parallel for increasing polygon rendering performance. However, those parallel architectures may have the consistency problem when more than one rasterizer try to access the data at the same address. This paper proposes a consistency-free memory architecture for sort-last parallel rendering processors, in which a consistency-free pixel cache architecture is devised and effectively associated with three different memory systems consisting of a single frame buffer, a memory interface unit, and consistency-test units. Furthermore, the proposed architecture can reduce the latency caused by pixel cache misses because the rasterizer does not wait until cache miss handling is completed when the pixel cache miss occurs. The experimental results show that the proposed architecture can achieve almost linear speedup upto four rasterizers with a single frame buffer. (c) 2006 Elsevier B.V. All rights reserved.
C1 Sejong Univ, Dept Comp Engn, Seoul 143747, South Korea.
   Yonsei Univ, Dept Comp Sci, Seoul 120749, South Korea.
C3 Sejong University; Yonsei University
RP Park, WC (corresponding author), Sejong Univ, Dept Comp Engn, 98 Kunju Dong, Seoul 143747, South Korea.
EM pwchan@sejong.ac.kr; tetons@yonsei.ac.kr; dkyoon@rayman.sejong.ac.kr;
   kiwh@kurene.yonsei.ac.kr; sany@kurene.yonsei.ac.krsany;
   hantack@kurene.yonsei.ac.krhantack
CR AILA T, 2003, P SIGGRAPH, P792
   Carpenter L., 1984, Computers & Graphics, V18, P103
   Deering M, 2002, ACM T GRAPHIC, V21, P683, DOI 10.1145/566570.566638
   Eyles J., 1997, P ACMSIGGRAPH EUROGR, P57
   Hill M. D., 1993, Computer Architecture News, V21, P8, DOI 10.1145/165496.165500
   Humphreys G, 2001, COMP GRAPH, P129, DOI 10.1145/383259.383272
   Ikedo T, 1998, IEEE COMPUT GRAPH, V18, P59, DOI 10.1109/38.656790
   Inoue K, 1995, IEEE J SOLID-ST CIRC, V30, P1563, DOI 10.1109/4.482207
   Khan AK, 2001, IEEE J SOLID-ST CIRC, V36, P1775, DOI 10.1109/4.962301
   MCCORMACK J, 1998, 981 COMP CORP  RES L
   MICHAEL FD, 1994, P SIGGRAPH 94, P167
   MOLNAR S, 1994, IEEE COMPUT GRAPH, V14, P23, DOI 10.1109/38.291528
   Molnar S., 1992, Proceedings of the 19th Annual Conference on Computer Graphics and Interactive Techniques, SIGGRAPH '92, P231
   MONTRYM J.S., 1997, P ACM SIGGRAPH 91, P293
   NISHIMURA S, 1996, P SIGGRAPH 96, P365
   Park WC, 2003, IEEE T COMPUT, V52, P1501, DOI 10.1109/TC.2003.1244948
   WITTENBRINK GM, 2001, P SIGGRAPH EUR WORKS, P73
NR 17
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2007
VL 53
IS 5-6
SI SI
BP 272
EP 284
DI 10.1016/j.sysarc.2006.10.010
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 158LS
UT WOS:000245793600004
DA 2024-07-18
ER

PT J
AU Benkrid, K
   Benkrid, A
   Belkacemi, S
AF Benkrid, K.
   Benkrid, A.
   Belkacemi, S.
TI Efficient FPGA hardware development: A multi-language approach
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE design automation; hardware; FPGA; HIDE; Handel-C; Xilinx Virtex
AB This paper presents a multi-language framework to FPGA hardware development which aims to satisfy the dual requirement of high-level hardware design and efficient hardware implementation. The central idea of this framework is the integration of different hardware languages in a way that harnesses the best features of each language. This is illustrated in this paper by the integration of two hardware languages in the form of HIDE: a structured hardware language which provides more abstract and elegant hardware descriptions and compositions than are possible in traditional hardware description languages such as VHDL or Verilog, and Handel-C: an ANSI C-like hardware language which allows software and hardware engineers alike to target FPGAs from high-level algorithmic descriptions. On the one hand, HIDE has proven to be very successful in the description and generation of highly optimised parameterisable FPGA circuits from geometric descriptions. On the other hand, Handel-C has also proven to be very successful in the rapid design and prototyping of FPGA circuits from algorithmic application descriptions. The proposed integrated framework hence harnesses HIDE for the generation of highly optimised circuits for regular parts of algorithms, while Handel-C is used as a top-level design language from which HIDE functionality is dynamically invoked. The overall message of this paper posits that there need not be an exclusive choice between different hardware design flows. Rather, an integrated framework where different design flows can seamlessly interoperate should be adopted. Although the idea might seem simple prima facie, it could have serious implications on the design of future generations of hardware languages. (C) 2006 Elsevier B.V. All rights reserved.
C1 Queens Univ Belfast, Sch Elect & Elect Engn & Comp Sci, Belfast BT7 1NN, Antrim, North Ireland.
C3 Queens University Belfast
RP Benkrid, K (corresponding author), Queens Univ Belfast, Sch Elect & Elect Engn & Comp Sci, 97 Univ Rd, Belfast BT7 1NN, Antrim, North Ireland.
EM k.benkrid@qub.ac.uk
CR Belkacemi S, 2002, 2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, P174, DOI 10.1109/FPT.2002.1188679
   BELKACEMI S, 2005, THESIS QUEENS U BELF
   Benkrid K, 2006, MICROPROCESS MICROSY, V30, P283, DOI 10.1016/j.micpro.2006.02.005
   Benkrid K, 2004, IEEE T VLSI SYST, V12, P420, DOI 10.1109/TVLSI.2004.825848
   BROOKS FP, 1987, COMPUTER, V20, P10, DOI 10.1109/MC.1987.1663532
   Castleman K.R., 1995, DIGITAL IMAGE PROCES
   *CEL LTD, 2003, OPT US RAMS ADV RAM
   *CEL LTD, HAND C INF SHEETS
   *CEL LTD, 2002, 18 AN CEL LTD
   Coste P, 1999, HARDW SOFTW CODES, P54, DOI 10.1109/HSC.1999.777392
   CROOKES D, 1990, IEE PROC-I, V137, P176, DOI 10.1049/ip-i-2.1990.0025
   CROOKES D, 1994, P WORKSH MAPP SIGN I
   DOMER R, 2002, SPEC LANGUAGE REFERE
   HUTCHINGS B, 1999, IEEE S FIELD PROGR C, P12
   KOREN I, 1993, COMPUTER ARITHMETIC, P99
   *MICR CORP, 2005, MICR NET PLATF
   Moya JM, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P255, DOI 10.1109/ISSS.2002.1227187
   MOYA JM, 2000, P FOR DES LANG FDL 2
   Muthukumar V, 2004, PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, P218
   RITTER GX, 1990, COMPUT VISION GRAPH, V49, P297, DOI 10.1016/0734-189X(90)90106-6
   ROSS JC, 1995, IMAGE PROCESSING HDB
   SHOUP RG, 1994, MORE FPGAS, P274
   Theodoropoulos GK, 1997, EUROMICRO CONF PROC, P249, DOI 10.1109/EURMIC.1997.617282
   *XIL LTD, 2000, XAPP130 XIL LTD
   *XIL LTD, 2001, XAPP210 XIL LTD
   *XIL LTD, 2001, AN58 XIL LTD CEL LTD
   *XIL LTD, VIRT SER FPGAS APPL
   *XIL LTD, 2003, XAPP131 XIL LTD
   2002, VIRTEX E 1 8V FPGA D
NR 29
TC 4
Z9 4
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2007
VL 53
IS 4
BP 184
EP 209
DI 10.1016/j.sysarc.2006.09.010
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 152AA
UT WOS:000245331200003
DA 2024-07-18
ER

PT J
AU Nedjah, N
   Mourelle, LD
AF Nedjah, Nadia
   Mourelle, Luiza de Macedo
TI Fast hardware for modular exponentiation with efficient exponent
   pre-processing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE cryptography; modular exponentiation; m-ary method
ID MULTIPLICATION
AB Modular exponentiation is an important operation in several public-key cryptosystems. It is performed using successive modular multiplications. For the sake of efficiency, one needs to reduce the total number of required modular multiplications. In this paper, we propose two efficient hardware implementations for computing modular exponentiations, which are based on the m-ary method. The m-ary method includes a power pre-computation step. The first design ignores the exponent and pre-computes all possible powers while the second takes advantage of the formation of the exponent to compute only those powers that are really necessary for the rest of the computation. As it can be expected, the implementation of the first architecture, compared with that of the second one, requires more time to complete an exponentiation. In compensation, however, the first should require less hardware area than the second. We provide a comparison of these two implementations using the performance factor, which takes into account both space and time requirements. (c) 2006 Elsevier B.V. All rights reserved.
C1 Univ Estado Rio De Janeiro, Fac Engn, Dept Elect Engn & Telecommun, Rio De Janeiro, Brazil.
   Univ Estado Rio De Janeiro, Fac Engn, Dept Syst Engn & Computat, Rio De Janeiro, Brazil.
C3 Universidade Federal de Juiz de Fora; Universidade do Estado do Rio de
   Janeiro; Universidade do Estado do Rio de Janeiro; Universidade Federal
   de Juiz de Fora
RP Nedjah, N (corresponding author), Univ Estado Rio De Janeiro, Fac Engn, Dept Elect Engn & Telecommun, Rio De Janeiro, Brazil.
EM nadia@eng.uerj.br; ldmm@eng.uerj.br
RI de Macedo Mourelle, Luiza/GVS-4735-2022; Nedjah, Nadia/AAE-7320-2019; de
   Macedo Mourelle, Luiza/AAG-8935-2019
OI de Macedo Mourelle, Luiza/0000-0002-4680-2047; de Macedo Mourelle,
   Luiza/0000-0002-4680-2047; Nedjah, Nadia/0000-0002-1656-6397
CR BEWICK GW, 1994, THESIS STANFORD U US
   BOOTH AD, 1951, Q J MECH APPL MATH, V4, P236, DOI 10.1093/qjmam/4.2.236
   BRICKELL EF, 1990, LECT NOTES COMPUT SC, V435, P368
   ELDRIDGE SE, 1993, IEEE T COMPUT, V42, P693, DOI 10.1109/12.277287
   Hachez G, 2001, LECT NOTES COMPUT SC, V1965, P293
   Koc C.K., 1994, High-speed rsa implementation
   MONTGOMERY PL, 1985, MATH COMPUT, V44, P519, DOI 10.1090/S0025-5718-1985-0777282-X
   Nedjah N, 2003, LECT NOTES ARTIF INT, V2718, P625
   Nedjah N, 2002, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P226, DOI 10.1109/DSD.2002.1115373
   Nedjah N, 2002, 15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P3, DOI 10.1109/SBCCI.2002.1137629
   Nedjah N., 2001, P 13 S COMP ARCH HIG, P70
   NEDJAH N, 2001, P 3 IEEE S MATH METH
   Rabaey J.M., 1995, DIGITAL INTEGRATED C
   RIVEST RL, 1978, COMMUN ACM, V21, P120, DOI [10.1145/359340.359342, 10.1145/357980.358017]
   WALTER CD, 1993, IEEE T COMPUT, V42, P376, DOI 10.1109/12.210181
   WALTER CD, 1990, INT J COMPUT MATH, V33, P153, DOI 10.1080/00207169008803847
   Walter CD, 1999, ELECTRON LETT, V35, P1831, DOI 10.1049/el:19991230
   *XIL INC, XIL INC FDN SER
NR 18
TC 4
Z9 4
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB-MAR
PY 2007
VL 53
IS 2-3
BP 99
EP 108
DI 10.1016/j.sysarc.2006.09.008
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 140MB
UT WOS:000244508200004
DA 2024-07-18
ER

PT J
AU Layman, L
   Williams, L
   Cunningham, L
AF Layman, Lucas
   Williams, Laurie
   Cunningham, Lynn
TI Motivations and measurements in an agile case study
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ACM Workshop on Quantitative Techniques for Software Process
CY OCT 31-NOV 05, 2004
CL Newport Beach, CA
SP ACM
DE software engineering; case study; agile software development; extreme
   programming
AB With the recent emergence of agile software development technologies, the software community is awaiting sound, empirical investigation of the impacts of agile practices in a live setting. One means of conducting such research is through industrial case studies. There are a number of influencing factors that contribute to the success of such a case study. In this paper, we describe a case study performed at Sabre Airline Solutions(TM) evaluating the effects of adopting Extreme Programming (XP) practices with a team that had characteristically plan-driven risk factors. We compare the team's business-related results (productivity and quality) to two published sources of industry averages. Our case study found that the Sabre team yielded above-average post-release quality and average to above-average productivity. We discuss our experience in conducting this case study, including specifics of how data was collected, the rationale behind our process of data collection, and what obstacles were encountered during the case study. We identify four factors that potentially impact the outcome of industrial case studies: availability of data, tool support, cooperative personnel and project status. Recognizing and planning for these factors is essential to conducting industrial case studies. (C) 2006 Elsevier B.V. All rights reserved.
C1 N Carolina State Univ, Raleigh, NC 27695 USA.
   Clarke Coll, Dubuque, IA 52001 USA.
C3 North Carolina State University; Clarke University
RP Layman, L (corresponding author), N Carolina State Univ, Campus Box 8206, Raleigh, NC 27695 USA.
EM lmlayma2@ncsu.edu; williams@csc.ncsu.edu; lynn.cunningham@clarke.edu
OI Layman, Lucas/0000-0002-2534-8762
CR ABRAHAMSSON P, 2003, 29 IEEE EUROMICRO C
   [Anonymous], 2003, CASE STUDY RES DESIG
   *BANG BENCHM SPEC, 2001, BENCHM SOFTW ENG PRA
   Basili VR, 1999, IEEE T SOFTWARE ENG, V25, P456, DOI 10.1109/32.799939
   Beck K., 2000, EXTREME PROGRAMMING
   Beck K., 2001, Planning extreme programming
   Boehm B., 2003, BALANCING AGILITY DI
   ELEMAM K, 2003, FINDING SUCCESS SMAL, P4
   Fenton N. E., 1998, Software metrics: a rigorous and practical approach
   Jones C., 2000, Software Assessments, Benchmarks, and Best Practices
   Kan S. H., 2003, METRICS MODELS SOFTW
   KEMERER CF, 1993, COMMUN ACM, V36, P85, DOI 10.1145/151220.151230
   KITCHENHAM B, 1995, IEEE SOFTWARE, V12, P52, DOI 10.1109/52.391832
   Kitchenham BA, 2002, IEEE T SOFTWARE ENG, V28, P721, DOI 10.1109/TSE.2002.1027796
   Kitchenham BarbaraA., 1996, Software metrics: measurement for software process improvement
   KREBS W, 2002, EXTR PROGR AG UN CHI
   LAYMAN L, 2004, 2 IEEE AG DEV C SALT
   Maurer F, 2002, IEEE INTERNET COMPUT, V6, P86, DOI 10.1109/4236.989006
   POTTS C, 1993, IEEE SOFTWARE, V10, P19, DOI 10.1109/52.232392
   REIFER DJ, 2002, 2 XP 1 AG UN C CHIC
   WILLIAMS L, 2004, TR200411 N CAR STAT
   WILLIAMS L, 2004, EMP ASS SOFTW ENG EA
   Williams RN, 2004, MOL ECOL NOTES, V4, P17, DOI 10.1046/j.1471-8286.2003.00559.x
   Zelkowitz MV, 1998, COMPUTER, V31, P23, DOI 10.1109/2.675630
   ZELKOWITZ MV, 1998, NASA GODD SOFTW ENG
NR 25
TC 26
Z9 32
U1 0
U2 30
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2006
VL 52
IS 11
BP 654
EP 667
DI 10.1016/j.sysarc.2006.06.009
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 106WW
UT WOS:000242133700006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Mamei, M
   Menezes, R
   Tolksdorf, R
   Zambonelli, F
AF Mamei, Marco
   Menezes, Ronaldo
   Tolksdorf, Robert
   Zambonelli, Franco
TI Case studies for self-organization in computer science
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE self-organization metaphors; middleware; information systems and
   management; security; robotic system; networks
AB Self-organization is bound to greatly affect computer science. The simplicity and yet power of self-organized models will allow researchers to propose efficient solutions to problems never before thought possible to be addressed efficiently. The published works in the field clearly demonstrate the potential of this approach. This paper first reviews a number of interesting self-organization phenomena found in nature, then it discusses their potential applicability in several computer science application scenarios. (C) 2006 Elsevier B.V. All rights reserved.
C1 Univ Modena & Reggio Emilia, Dipartimento Sci & Metodi Ingn, I-42100 Reggio Emilia, Italy.
   Florida Tech, Dept Comp Sci, Melbourne, FL 32901 USA.
   Free Univ Berlin, Inst Informat, AG Netzbasierte Informat Syst, D-14195 Berlin, Germany.
C3 Universita di Modena e Reggio Emilia; Free University of Berlin
RP Mamei, M (corresponding author), Univ Modena & Reggio Emilia, Dipartimento Sci & Metodi Ingn, Via Allegri 13, I-42100 Reggio Emilia, Italy.
EM marco.mamei@unimore.it; rmenezes@cs.fit.edu;
   research@robert-tolksdorf.de; franco.zambonelli@unimore.it
RI Menezes, Ronaldo/AAH-3080-2021
OI Menezes, Ronaldo/0000-0002-6479-6429; Zambonelli,
   Franco/0000-0002-6837-8806; mamei, marco/0000-0003-3918-2107
CR Abelson H, 2000, COMMUN ACM, V43, P74, DOI 10.1145/332833.332842
   ANDRZEJAK A, 2002, HPL2002259
   Arnold K., 1999, JINI SPECIFICATION
   Barabási AL, 2003, JASSS-J ARTIF SOC S, V6
   BOJINOV H, 2000, P INT C ROB AUT
   Bonabeau E., 1999, NATURAL ARTIFICIAL S
   BREDER CM, 1954, ECOLOGY, V35, P361, DOI 10.2307/1930099
   Brueckner S, 2000, THESIS HUMBOLDT U BE
   Buchanan Mark., 2002, NEXUS SMALL WORLDS G
   Buswell R.A., 2005, Proceedings of the 3rd International Conference on Innovation in Architecture, Engineering and Construction, P141
   Butera W., 2002, THESIS MIT
   Camazine S., 2003, SELF ORG BIOL SYSTEM
   Cao YU, 1997, AUTON ROBOT, V4, P7, DOI 10.1023/A:1008855018923
   CARRIERO N, 1986, ACM T COMPUT SYST, V4, P110, DOI 10.1145/214419.214420
   CHARLES A, 2004, P ACM SE C 04, P296
   Dasgupta D., 1999, Artificial Immune Systems and their Applications
   Dorigo M, 2004, ANT COLONY OPTIMIZATION, P1
   Estrin D., 2002, IEEE Pervasive Computing, V1, P59, DOI 10.1109/MPRV.2002.993145
   FLOYD S, 2005, ADAPTIVE WEB CACHE
   Foster I, 1997, INT J SUPERCOMPUT AP, V11, P115, DOI 10.1177/109434209701100205
   GELERNTER D, 1992, COMMUN ACM, V35, P96, DOI 10.1145/129630.129635
   *GT LTD, 2002, GIGASPACES PLATF
   Hanushevsky A, 1999, IEEE S MASS STOR SYS, P169, DOI 10.1109/MASS.1999.830026
   Howard A, 2002, AUTON ROBOT, V13, P113, DOI 10.1023/A:1019625207705
   INTANAGONWIWAT C, 2000, P INT C MOB COMP NET
   IOANNOU PA, 1993, IEEE T VEH TECHNOL, V42, P657, DOI 10.1109/25.260745
   Jia Wang, 1999, Computer Communication Review, V29, P36, DOI 10.1145/505696.505701
   JOHNSON S., 2002, Emergence: The connected lives of ants, brains, cities, and software
   JONES C, 2003, P C ROB AUT
   Kapadia N. H., 1999, Cluster Computing, V2, P153, DOI 10.1023/A:1019026725028
   Kauffman Stuart A., 1993
   Kennedy J., 2001, Swarm Intelligence
   Kephart J. O., 1994, Artificial Life IV. Proceedings of the Fourth International Workshop on the Synthesis and Simulation of Living Systems, P130
   KHATIB O, 1986, INT J ROBOT RES, V5, P90, DOI 10.1177/027836498600500106
   Lawrence P., 1992, The Making of a Fly: The Genetics of Animal Design
   Li Q., 2003, P INT C MOB COMP NET
   Litzkow M. J., 1988, 8th International Conference on Distributed Computing Systems (Cat. No.88CH2541-1), P104, DOI 10.1109/DCS.1988.12507
   Lorincz K, 2004, IEEE PERVAS COMPUT, V3, P16, DOI 10.1109/MPRV.2004.18
   Mamei M, 2004, APPL ARTIF INTELL, V18, P903, DOI 10.1080/08839510490509081
   Mamei M, 2004, IEEE PERVAS COMPUT, V3, P52, DOI 10.1109/MPRV.2004.1316820
   MAMEI M, 2004, P INT C PERV COMP PE
   Mann V, 2002, CONCURR COMP-PRACT E, V14, P1569, DOI 10.1002/cpe.687
   MCLURKIN J, 2004, P INT S DISTR AUT RO
   Mead G. H., 1934, MIND SELF SOC
   MENEZES R, 2005, ACM S APPL COMP SANT
   MENEZES R, 2004, LNCS, V2977
   Menezes Ronaldo., 2003, Proceedings of the 2003 ACM symposium on Applied computing, SAC'03, P375
   OZSU MT, 1994, READINGS DISTRIBUTED, P512
   Parunak HV, 1997, ANN OPER RES, V75, P69, DOI 10.1023/A:1018980001403
   Parunak V., 2004, LNAI, V3374
   PASKIN M, 2005, P INT S INF PROC SEN
   PETTINARO GC, 2002, P 33 INT S ROB INT F
   PISTER K, 2003, INT C DISTR COMP SYS
   PISTER K, 2000, LIMITS APPL MEMS TEC
   POOR R, 2001, THESIS MIT
   Resnick Mitchel, 1994, Turtles, Termites and Traffic Jams: Explorations in Massively Parallel Microworlds
   Reynolds CW., 1987, SIGGRAPH Comput. Graph., V21, P25, DOI [10.1145/37402.37406, DOI 10.1145/37402.37406]
   Rheingold Howard, 2003, Smart Mobs: The Next Social Revolution
   SAHIN E, 2002, P IEEE INT C SYST MA
   Sloman M., 1995, Proceedings. Second International Workshop on Services in Distributed and Networked Environments (Cat. No.95TH8091), P52, DOI 10.1109/SDNE.1995.470463
   SPEARS W, 1999, INT C INF INT SYST
   Stoy K, 2004, 7 INT S DISTR AUT RO
   Strogatz SH, 2003, Sync: the emerging science of spontaneous order
   TOLKSDORF R, 2003, P 4 INT WORKSH ENG S
   Toner J, 1998, PHYS REV E, V58, P4828, DOI 10.1103/PhysRevE.58.4828
   Vertosick FTJ., 2002, The Genius within: discovering the intelligence of every living thing
   Weikum G., 2002, Proceedings of the Twenty-eighth International Conference on Very Large Data Bases, P20
   Weiss R., 2003, Natural Computing, V2, P47, DOI 10.1023/A:1023307812034
   *WIK, SELF ORG
   COOPERATIVE MULTIROB
NR 70
TC 86
Z9 102
U1 1
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG-SEP
PY 2006
VL 52
IS 8-9
BP 443
EP 460
DI 10.1016/j.sysarc.2006.02.002
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 070VG
UT WOS:000239552900002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Babu, HMH
   Chowdhury, AR
AF Babu, HMH
   Chowdhury, AR
TI Design of a compact reversible binary coded decimal adder circuit
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE reversible logic; garbage output; full adder; parallel adder; binary
   coded decimal
AB Reversible logic is an emerging research area and getting remarkable interests over the past few years. Interest is sparked in reversible logic by its applications in several technologies, such as quantum, optical, thermodynamics and adiabatic CMOS. This paper represents a synthesis method to realize reversible binary coded decimal adder circuit. Firstly, a reversible full-adder circuit has been proposed that shows the improvement over the two existing circuits. A lower bound is also proposed for the reversible full-adder circuit on the number of garbage outputs (bits needed for reversibility, but not required for the output of the circuit). After that, a final improvement is presented for the reversible full-adder circuit. Finally, a new reversible circuit has been proposed, namely reversible binary coded decimal (BCD) adder, which is the first ever proposed in reversible logic synthesis. In the way to propose reversible BCD adder, a reversible n-bits parallel adder circuit is also shown. Lower bounds for the reversible BCD adder in terms of number of garbage outputs and number of reversible gates are also shown. Delay has also been calculated for each circuit. (C) 2005 Elsevier B.V. All rights reserved.
C1 Univ Dhaka, Dept Comp Sci & Engn, Dhaka 1000, Bangladesh.
C3 University of Dhaka
RP Univ Dhaka, Dept Comp Sci & Engn, Dhaka 1000, Bangladesh.
EM hafizbabu@hotmail.com; farhan717@yahoo.com
CR ANDREL B, P IWLS 02, P261
   [Anonymous], 2003, P 6 INT S REPR METH
   [Anonymous], 2002, INT C COMP INF TECHN
   Babu HH, 2004, 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P757, DOI 10.1109/ICVD.2004.1261020
   Babu HMH, 2003, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P50
   BENNETT CH, 1973, IBM J RES DEV, V17, P525, DOI 10.1147/rd.176.0525
   FEYNMAN RP, 1985, OPT NEWS, V11, P11, DOI [DOI 10.1364/ON.11.2.000011, 10.1364/ON.11.2.000011]
   FREDKIN E, 1982, INT J THEOR PHYS, V21, P219, DOI 10.1007/BF01857727
   LANDAUER R, 1961, IBM J RES DEV, V5, P183, DOI 10.1147/rd.53.0183
   Maslov D, 2004, IEEE T COMPUT AID D, V23, P1497, DOI 10.1109/TCAD.2004.836735
   Maslov D, 2003, ELECTRON LETT, V39, P1790, DOI 10.1049/el:20031202
   Md Hafiz, 2003, INT C COMP INF TECHN, P880
   Milburn G.J., 1998, FEYNMAN PROCESSOR
   Miller DM, 2004, INT SYM MVL, P74
   PERES A, 1985, PHYS REV A, V32, P3266, DOI 10.1103/PhysRevA.32.3266
   PERKOWSKI M, P RM 01
   PICTON PD, 1994, FREDKIN GATES BASIC
   Tocci R.J., 1996, DIGITAL SYSTEMS PRIN
   TOFFOLI T, 1980, MITLCSTM151 LAB COMP
NR 19
TC 35
Z9 37
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2006
VL 52
IS 5
BP 272
EP 282
DI 10.1016/j.sysarc.2005.05.005
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 037TQ
UT WOS:000237170500002
DA 2024-07-18
ER

PT J
AU Sosnowski, J
AF Sosnowski, J
TI Software-based self-testing of microprocessors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE software-based self-test; HW/SW test co-design; coverage analysis;
   microprocessors
AB Hardware-based self-testing techniques have limitations in the performance and area overhead. Those can be eliminated using software-based self-testing. In this paper, we investigate capabilities of the microprocessor testing by software procedures taking into account system environment constraints. Special attention is paid to microarchitectural features of pipelined and superscalar processors. New test strategies are proposed combining deterministic and pseudo-random approaches supported by the available hardware mechanisms (test registers, on-chip monitoring circuitry, etc.), which improve testability features. The test effectiveness is studied using various test coverage measures (stimuli, circuit stressing), statistical and fault injection tools. To demonstrate the utility of the proposed methodology, it has been applied to commercial microprocessors and experimental results are presented in this paper. (C) 2005 Elsevier B.V. All rights reserved.
C1 Warsaw Univ Technol, Inst Comp Sci, PL-00665 Warsaw, Poland.
C3 Warsaw University of Technology
RP Warsaw Univ Technol, Inst Comp Sci, Ul Nowowiejska 15-19, PL-00665 Warsaw, Poland.
EM jss@ii.pw.edu.pl
CR ABRAMOVICI M, 2002, DIGITAL SYSTEM TESTI
   Batcher K, 1999, IEEE VLSI TEST SYMP, P34, DOI 10.1109/VTEST.1999.766644
   Bhavsar DK, 2002, IEEE VLSI TEST SYMP, P16, DOI 10.1109/VTS.2002.1011105
   Bossen DC, 2002, IBM J RES DEV, V46, P77, DOI 10.1147/rd.461.0077
   Chen LW, 2003, SHOCK, V20, P369, DOI 10.1097/01.shk.0000086520.18735.df
   Corno F, 2004, IEEE DES TEST COMPUT, V21, P102, DOI 10.1109/MDT.2004.1277902
   Corno F, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1006
   Fine S, 2003, DES AUT CON, P286
   Kambe K, 2004, ASIAN TEST SYMPOSIUM, P152, DOI 10.1109/ATS.2004.39
   Kranitis N, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P714
   KRANITIS N, 2003, P IEEE INT TEST C, P715
   Krstic A, 2002, DES AUT CON, P355, DOI 10.1109/DAC.2002.1012649
   Li C, 2003, DES AUT CON, P548, DOI 10.1109/DAC.2003.1219068
   Mishra P, 2005, DES AUT TEST EUROPE, P678, DOI 10.1109/DATE.2005.162
   RAISUMAN R, 2000, SYSTEM CHIP DESIGN T
   Rizk H, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P816, DOI 10.1109/DATE.2004.1268982
   Shamshiri S, 2004, ASIAN TEST SYMPOSIUM, P158, DOI 10.1109/ATS.2004.81
   SHANLEY T, 1998, PENTIUM PRO PENTIUM, V2
   Shen J, 1999, IEEE VLSI TEST SYMP, P189, DOI 10.1109/VTEST.1999.766664
   Singh V, 2004, 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P933
   SOSNOWSKI A, 2003, P IFAC WORKSH PROGR, P427
   Sosnowski J, 2001, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS, P194, DOI 10.1109/DSD.2001.952282
   Sosnowski J, 1995, PROCEEDINGS - INTERNATIONAL TEST CONFERENCE 1995, P384, DOI 10.1109/TEST.1995.529864
   SOSNOWSKI J, 1996, P 2 EUR DEP COMP C, P246
   SOSNOWSKI J, 2001, P EUR C IEEE COMP SO, P180
   TALKHAN ESA, 1989, IEEE T COMPUT AID D, V8, P316, DOI 10.1109/43.21850
   Utamaphethai N, 1999, TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P300, DOI 10.1109/ICVD.1999.745164
   van de Goor A. J., 1992, Proceedings International Test Conference 1992 (Cat. No.92CH3191-4), P684, DOI 10.1109/TEST.1992.527890
   WILCZYNSKIU A, 2004, P IFAC WORKSH PROGR, P310
NR 29
TC 14
Z9 15
U1 1
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2006
VL 52
IS 5
BP 257
EP 271
DI 10.1016/j.sysarc.2005.05.004
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 037TQ
UT WOS:000237170500001
DA 2024-07-18
ER

PT J
AU Lee, B
   Nurvitadhi, E
   Dixit, R
   Yu, CS
   Kim, M
AF Lee, B
   Nurvitadhi, E
   Dixit, R
   Yu, CS
   Kim, M
TI Dynamic voltage scaling techniques for power efficient video decoding
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE dynamic voltage scaling; video decoding; low-power techniques; decoding
   time prediction
AB This paper presents a comparison of power-aware video decoding techniques that utilize dynamic voltage scaling (DVS). These techniques reduce the power consumption of a processor by exploiting high frame variability within a video stream. This is done through scaling of the voltage and frequency of the processor during the video decoding process. However, DVS causes frame deadline misses due to inaccuracies in decoding time predictions and granularity of processor settings used. Four techniques were simulated and compared in terms of power consumption, accuracy, and deadline misses. In addition, this paper proposes the frame-data computation aware (FDCA) technique, which is a useful power-saving technique not only for stored video but also for real-time video applications. The FDCA method is compared with the GOP, Direct, and Dynamic methods, which tend to be more suited for stored video applications. The simulation results indicated that the Dynamic per-frame technique, where the decoding time prediction adapts to the particular video being decoded, provides the most power saving with performance comparable to the ideal case. On the other hand, the FDCA method consumes more power than the Dynamic method but can be used for stored video and real-time time video scenarios without the need for any preprocessing. Our findings also indicate that, in general, DVS improves power savings, but the number of deadline misses also increase as the number of available processor settings increases. More importantly, most of these deadline misses are within 10-20% of the playout interval and thus have minimal affect on video quality. However, video clips with high variability in frame complexities combined with inaccurate decoding time predictions may degrade the video quality. Finally, our results show that a processor with 13 voltage/frequency settings is sufficient to achieve near maximum performance with the experimental environment and the video workloads we have used. (c) 2005 Elsevier B.V. All rights reserved.
C1 Oregon State Univ, Sch Elect Engn & Comp Sci, Corvallis, OR 97331 USA.
   Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
   Cleveland State Univ, Dept Elect & Comp Engn, Cleveland, OH 44115 USA.
   Informat & Commun Univ, Sch Engn, Taejon 305714, South Korea.
C3 Oregon State University; Carnegie Mellon University; University System
   of Ohio; Cleveland State University
RP Oregon State Univ, Sch Elect Engn & Comp Sci, Corvallis, OR 97331 USA.
EM benl@eecs.orst.edu; enurvita@andrew.cmu.edu; dixit@eecs.orst.edu;
   c.yu91@csuohio.edu; mckim@icu.ac.kr
RI Kim, Myungchul/C-1730-2011
CR [Anonymous], INT S LOW POW EL DES
   [Anonymous], WORKSH COMPL EFF DES
   BAVIER A, 1998, INT C MEAS MOD COMP, P131
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   BURCHARD LO, 2000, P INT C IM PROC ICIP
   BURD TD, 2000, IEEE J SOLID STA NOV
   BURGER D, 1997, 1342 CSD U WISC
   Chandrakasan A, 1996, 1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, P347, DOI 10.1109/LPE.1996.547537
   Chandrakasan A., 1995, Low Power Digital CMOS Design
   CHOI K, 2002, P INT C COMP AID DES
   CLAYPOOL M, 1999, P ACM MULT C NOV, V2
   FLAUTNER K, 2001, P 17 C MOB COMP NETW
   GOVIL K, 1995, P 1 INT C MOB COMP N
   Harte L., 2002, 3G WIRELESS DEMYSTIF
   IM C, 2001, INT S LOW POW EL DES
   LEE S, 2000, AS S PAC DES AUT C J
   LORCH J, 2001, P INT C MEAS MOD COM
   MESARINA M, 2002, ACM SPIE MULTIMEDIA
   NURVITADHI E, 2003, INT C EMB SYST APPL
   Patel K., 1993, Proceedings ACM Multimedia 93, P75, DOI 10.1145/166266.166274
   Pering T., 1998, P 4 IEEE REAL TIM TE
   Pering T., 1998, P INT S LOW POW EL D
   POUWELSE J, 2001, PICT COD S PCS 01 AP
   Pouwelse J., 2001, 7 ACM INT C MOB COMP
   Rabaey J.M., 1996, LOW POWER DESIGN MET
   SHIN J, 2002, THESIS INFORMATION C
   SIMUNIC T, 2001, 38 DES AUT C DAC 200
   SON D, 2001, INT C PAR DISTR SYST
   STEINMETZ R, 1996, IEEE J SELECTED AREA, V14
   STRATAKOS AJ, 1999, LOW VOLTAGE LOW POWE
   Wang YB, 2001, IMW 2001: PROCEEDINGS OF THE FIRST ACM SIGCOMM INTERNET MEASUREMENT WORKSHOP, P295
   ZHANG H, 1991, P ACM SIGCOMM 91 SEP
NR 32
TC 12
Z9 18
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT-NOV
PY 2005
VL 51
IS 10-11
BP 633
EP 652
DI 10.1016/j.sysarc.2005.01.002
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 974HK
UT WOS:000232581900004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Wallner, S
AF Wallner, S
TI A configurable system-on-chip architecture for embedded and real-time
   applications: concepts, design and realization
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Euromicro Symposium on Digital System Design
CY SEP 01-06, 2003
CL BELEK, TURKEY
DE system-on-chip; heterogenous reconfigurable architectures; hardware
   virtulization; descriptors; signal processing
AB This paper presents a Configurable System-on-Chip (CSoC) architecture that includes programmable and reconfigurable hardware to cope with the flexibility and real-time signal processing demands in future telecommunication and multimedia systems. A programmable micro Task Controller (mTC) with a small instruction set and a novel pipelined configuration technique with descriptors as configuration templates allows a dynamic use of physical processing resources. The CSoC architecture provides a micro-task based programming model, approves a library-based design approach to reduce developing time and costs and allows forward compatibility to other architecture families. It is shown to be easy scalable to future VLSI technologies where over a hundred processing cells on a single chip will be feasible to deal with the inherent dynamics of future applications and system requirements. Several mappings of commonly used signal processing algorithms and implementation results are given for a standard cell ASIC design realization in 0.18 mu m 6-layer UMC CMOS technology. (c) 2004 Elsevier B.V. All rights reserved.
C1 Tech Univ Hamburg, Dept Distributed Syst, D-21073 Hamburg, Germany.
C3 Hamburg University of Technology
RP Wallner, S (corresponding author), Tech Univ Hamburg, Dept Distributed Syst, Schwarzenbergstr 95, D-21073 Hamburg, Germany.
EM wallner@tu-harburg.de
CR BECKER J, 2003, IEEE COMP SOC ANN WO
   Berezdivin R, 2002, IEEE COMMUN MAG, V40, P108, DOI 10.1109/35.989768
   *CAD DES SYST INC, 2001, SIL ENS REF MAN
   CONTE TM, 1997, IEEE COMPUTER    DEC, P33
   DEHON A, 1999, P 1999 DES AUT C DAC
   Diefendorff K, 1997, COMPUTER, V30, P43, DOI 10.1109/2.612247
   *EBU CENELEC ETSI, 1997, 300401 EBUCENELECETS
   Eltawil AM, 2002, IEEE WCNC, P73, DOI 10.1109/WCNC.2002.993466
   ENZLER R, 2000, APPL EXPLORATION REG
   ERNST R, 1991, IEEE T CIRCUITS SYST, V38, P100, DOI 10.1109/31.101307
   *ETSI, 1997, 300744 ETSI ETS
   GRATI K, 2002, IEEE T WIRELESS COMM, V1
   GRAYVER E, 2000, IEEE J SELECT AREAS, V18
   KLAR H, 2002, DES COMP FUND REF MA
   KOGGE PM, 1981, ARCHITECTURE PIPELIN
   KUNG HT, 1982, COMPUTER, V15, P37, DOI 10.1109/MC.1982.1653825
   Lewis T, 1998, COMPUTER, V31, P59, DOI 10.1109/2.641978
   *MATHW INC, 1995, SIM DYN SYST SIM SOF
   Oppenheim A. V., 1989, Discrete -Time Signal Processing
   SALEFSKI B, 2001, 38 DES AUT C LAS VEG
   Singh H, 2000, IEEE T COMPUT, V49, P465, DOI 10.1109/12.859540
   TRIMMBERGER S, 1997, P IEEE S FPGAS CUST
   *UMC, 2001, HIGH PERF STAND CELL
   Wallner S, 2003, LECT NOTES COMPUT SC, V2823, P193
   WALLNER S, 2004, P IEEE S FIELD PROGR
   WALLNER W, 2001, P INT C COMM COMP CI, V1, P86
   Wan M, 2001, J VLSI SIG PROC SYST, V28, P47, DOI 10.1023/A:1008159121620
NR 27
TC 12
Z9 12
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN-JUL
PY 2005
VL 51
IS 6-7
BP 350
EP 367
DI 10.1016/j.sysarc.2004.07.007
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 936ZD
UT WOS:000229893300002
DA 2024-07-18
ER

PT J
AU Younis, MF
   Aboutabl, M
   Kim, D
AF Younis, MF
   Aboutabl, M
   Kim, D
TI Software environment for integrating critical real-time control systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 6th IEEE Real-Time Technology and Applications Symposium (RTAS 2000)
CY MAY 31-JUN 02, 2000
CL WASHINGTON, D.C.
SP IEEE RTS Techn Comm
DE real-time operating systems; strong partitioning; integrated critical
   control; embedded software environments; interapplication communication;
   fault containment
AB In the recent few years, integration of multiple real-time control modules has gained increased acceptance in the industry. Such integration can achieve lower overall hardware costs and reduced level of spares by sharing hardware resources among multiple applications. Single contemporary CPU can now harbor several applications which have been traditionally running on several older and slower computing platforms. However, the integrated approach faces new challenges such as the reusability of existing software and the prevention of fault propagation. The reuse of legacy application code, with minimal modifications, is strongly desirable since the cost of application re-development can be prohibitive. Resource sharing introduces dependencies among applications and thus requires additional design precautions to ensure that the effect of a failure in one application will not spread and impact other applications. This paper describes a two-layer software architecture, which enables the integration of multiple real-time applications while maintaining strong spatial and temporal partitioning among application modules. At the lower layer, a system executive creates multiple virtual machines. Each module accommodates an application with its choice of a real-time operating system. This architecture allows the reusability of existent software modules by enabling the integration of applications written for different real-time operating systems. The paper also addresses some issues related to the inter-application communication and to the handling of I/O devices. (C) 2004 Elsevier B.V. All rights reserved.
C1 Univ Maryland Baltimore Cty, Dept Comp Sci & Elect Engn, Baltimore, MD 21250 USA.
   James Madison Univ, Dept Comp Sci, Harrisonburg, VA 22807 USA.
   Informat & Commun Univ, Sch Engn, Taejon 305600, South Korea.
C3 University System of Maryland; University of Maryland Baltimore County;
   James Madison University
RP Univ Maryland Baltimore Cty, Dept Comp Sci & Elect Engn, 1000 Hilltop Circle, Baltimore, MD 21250 USA.
EM younis@cs.umbc.edu; aboutams@jmu.edu; kimd@icu.ac.kr
RI Kim, Daeyoung/C-1760-2011; Younis, Mohamed/ADC-2368-2022
OI Younis, Mohamed/0000-0003-3865-9217
CR ABTS C, 2001, P ESCOM 2001 EUR SOF
   ALLVIN B, 1999, P SNART99 SWED NAT R
   Anderson JH, 1997, ACM T COMPUT SYST, V15, P134, DOI 10.1145/253145.253159
   [Anonymous], 2000, Software Cost Estimation with COCOMO II
   [Anonymous], SOSP
   *ARINC, 1997, 653 ARINC AER RAD IN
   *ARINC, 1991, 651 ARINC AER RAD IN
   Bershad B. N., 1995, Proceedings Fifth Workshop on Hot Topics in Operating Systems (HotOS-V) (Cat. No.95TH8059), P62, DOI 10.1109/HOTOS.1995.513456
   Bershad B.N., 1995, P 15 ACM S OP SYST P, P267
   BRESSOUD TC, 1995, P 15 ACM S OP SYST P, P1, DOI DOI 10.1145/224056.224058
   CARTER NP, 1994, P 6 INT C ARCH SUPP, P319
   CHAPIN J, 1995, P SOSP 15 15 ACM S O, P15
   CHEN J, 1999, P 6 INT C REAL TIM C
   *CYGN, EMB CYGN OP SYST ECO
   *DEF SYST EL GROUP, 1997, ARCH DOC COMB VEH OP
   Engler D.R., 1995, S OPERATING SYSTEMS, P251
   Federal Aviation Administration, 2021, SEC NAV
   FORD B, 1996, P OSDI 96 2 S OP SYS
   GOLDBERG EP, 1974, IEEE COMPUTER    JUN, P34
   Gosling J., 1996, The Java Language Environment, A White Paper
   HARTIG H, 1997, P SOSP 97 16 ACM S O
   *IBM, 1973, GC2018140 IBM CORP
   *IEEE, 1998, 100313 IEEE
   JOHNSON M, 1993, P ROYAL AER SOC ADV
   KAASHOEK M, 1997, P SOSP 97 16 ACM S O, P523
   KOPETZ H, 1989, IEEE MICRO, V9, P25, DOI 10.1109/40.16792
   KOPETZ H, 1993, REAL-TIME SYSTEMS SYMPOSIUM: PROCEEDINGS, P131, DOI 10.1109/REAL.1993.393507
   LAMPORT L, 1977, COMMUN ACM, V20, P806, DOI 10.1145/359863.359878
   LAMPORT L, 1986, DISTRIB COMPUT, V1, P77, DOI 10.1007/BF01786227
   LEE YH, 2000, P DSN 2000 IEEE INT
   LEE YH, 1998, P RTCSA 98 5 IEEE IN
   Liedtke J., 1996, COMMUNICATIONS ACM, V39
   LIEDTKE J, 1995, P SOSP 15 15 ACM S O
   Liu J., 2000, Real-Time Systems
   McClure Carma., 1997, Software Reuse Techniques: Adding Reuse to the System Development Process
   MERCER C, 1994, P 11 IEEE WORKSH REA
   Powell D, 1999, IEEE T PARALL DISTR, V10, P580, DOI 10.1109/71.774908
   *RTCA, 1998, SC182EUROCAE RTCA WG
   RUSHBY J, 1999, CR199209347 NASA
   SHA L, 1990, IEEE T COMPUTERS, V39
   SMALL C, 1995, P IWOOOS 95 INT WORK
   *SYST DES AN GROUP, MAR HARD REAL TIM OP
   TEODOSIU D, 1997, P 24 INT S COMP ARCH, P73
   WULF WA, 1981, HYDRA C MMP EXPT COM
NR 44
TC 3
Z9 3
U1 2
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2004
VL 50
IS 11
BP 649
EP 674
DI 10.1016/j.sysarc.2004.02.005
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 864JK
UT WOS:000224629600001
DA 2024-07-18
ER

PT J
AU Chen, YS
   Chiang, CY
   Chen, CY
AF Chen, YS
   Chiang, CY
   Chen, CY
TI Multi-node broadcasting in all-ported 3-D wormhole-routed torus using an
   aggregation-then-distribution strategy
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 3rd International Symposium on High Performance Computing
CY OCT 16-18, 2000
CL TOKYO, JAPAN
SP Kao Fdn Arts & Sci, Inoue Fdn Sci, Telecommun Adv Fdn, Sumisho Electr Co Ltd
DE broadcasting; collective communication; dimension-order routing;
   interconnection network; many-to-all broadcasting; parallel processing;
   torus; wormhole-routed
ID DATA COMMUNICATION; STAR GRAPHS; ALGORITHMS; HYPERCUBES; NETWORKS;
   MESHES
AB In this paper, we investigate the multi-node broadcasting problem in a 3-D torus, where there are an unknown number of s source nodes located at unknown positions each intending to broadcast a message of size m bytes to the rest of the network. The torus is assumed to use the all-port model and the popular dimension-ordered routing. Existing congestion-free results are derived based on finding multiple edge-disjoint spanning trees in the network. This paper shows how to efficiently perform multi-node broadcasting in a 3-D torus. The main technique used in this paper is an aggregation-then-distribution strategy, which is characterized by the following features: (i) the broadcast messages are aggregated into some positions on the 3-D torus, then a number of independent subnetworks are constructed from the 3-D torus; and (ii) these subnetworks, which are responsible for distributing the messages, fully exploit the communication parallelism and the characteristic of wormhole routing. It is shown that such an approach is more appropriate than those using edge-disjoint trees for fixed-connection networks such as tori. Extensive simulations are conducted to evaluate this multi-broadcasting algorithm. (C) 2004 Elsevier B.V. All rights reserved.
C1 Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chiayi 621, Taiwan.
   Natl Chung Cheng Univ, Div Res & Dev, Ctr Comp, Chiayi 621, Taiwan.
   Natl Tsing Hua Univ, Dept Comp Sci, Hsingchu, Taiwan.
C3 National Chung Cheng University; National Chung Cheng University;
   National Tsing Hua University
RP Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chiayi 621, Taiwan.
EM yschen@cs.ccu.edu.tw; chiang@so-net.net.tw; jerry@cs.nthu.edu.tw
RI Chen, Yuh-Shyan/M-8558-2019; Chen, Yuh-Shyan/B-4046-2009
OI Chen, Yuh-Shyan/0000-0002-2784-9616
CR BRUCK J, 1994, IEEE T PARALL DISTR, V5, P548, DOI 10.1109/71.282566
   Chen YS, 2000, IEICE T FUND ELECTR, VE83A, P139
   Cosnard M., 1995, Parallel Algorithms and Architectures
   DAY K, 1992, INFORM PROCESS LETT, V42, P235, DOI 10.1016/0020-0190(92)90030-Y
   Hambrusch SE, 1998, IEEE T PARALL DISTR, V9, P758, DOI 10.1109/71.706048
   Kesavan R, 1999, IEEE T PARALL DISTR, V10, P371, DOI 10.1109/71.762817
   Leighton F.T., 1992, Introduction to Parallel Algorithms and Architecture: Arrays, Trees, Hypercubes
   Lo V, 1996, IEEE T PARALL DISTR, V7, P1049, DOI 10.1109/71.539736
   SAAD Y, 1989, PARALLEL COMPUT, V11, P131, DOI 10.1016/0167-8191(89)90024-0
   SAAD Y, 1989, J PARALLEL DISTR COM, V6, P115, DOI 10.1016/0743-7315(89)90045-2
   STAMOULIS GD, 1993, INFORM PROCESS LETT, V46, P219, DOI 10.1016/0020-0190(93)90099-U
   Tseng YC, 1998, J INF SCI ENG, V14, P809
   Tseng YC, 1999, IEEE T PARALL DISTR, V10, P44, DOI 10.1109/71.744837
   VARVARIGOS EA, 1994, J PARALLEL DISTR COM, V23, P177, DOI 10.1006/jpdc.1994.1130
   Wang SY, 2000, IEEE T COMPUT, V49, P246, DOI 10.1109/12.841128
   Wolfe M.J., 1996, High Performance Compilers For Parallel Computing
NR 16
TC 29
Z9 30
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2004
VL 50
IS 9
BP 575
EP 589
DI 10.1016/j.sysarc.2004.01.001
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 846CX
UT WOS:000223293700004
DA 2024-07-18
ER

PT J
AU Yu, GJ
   Chang, CY
   Chen, TS
AF Yu, GJ
   Chang, CY
   Chen, TS
TI Task migration in <i>n</i>-dimensional wormhole-routed mesh
   multicomputers
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE dimension-ordered routing; mesh multicomputers; gather-and-scatter; task
   migration; wormhole routing
ID PROCESSOR ALLOCATION SCHEME; HYPERCUBE COMPUTERS; PARALLEL COMPUTERS
AB In a mesh Multicomputer, performing jobs needs to schedule submeshes according to some processor allocation scheme. In order to assign the incoming jobs to a free submesh, a task compaction scheme is needed to generate a larger contiguous free region. The overhead of compaction depends on the efficiency of the task migration scheme. In this paper. two simple task migration schemes are first proposed in n-dimensional mesh multicomputers with supporting dimension-ordered wormhole routing in one-port communication model. Then, a hybrid scheme which combines advantages of the two schemes is discussed. Finally, we evaluate the performance of all of these proposed approaches. (C) 2003 Elsevier B.V. All rights reserved.
C1 Tamkang Univ, Dept Comp Sci & Informat Engn, Taipei 251, Taiwan.
   Aletheia Univ, Dept Comp & Informat Sci, Taipei 251, Taiwan.
   Chang Jung Univ, Dept Informat Management, Tainan 396, Taiwan.
C3 Tamkang University; Aletheia University; Chang Jung Christian University
RP Tamkang Univ, Dept Comp Sci & Informat Engn, Taipei 251, Taiwan.
EM cychang@cs.tku.edu.tw
CR [Anonymous], IEEE COMPUTERS
   Bhattacharya S., 1994, Proceedings Eighth International Parallel Processing Symposium (Cat. No.94TH0652-8), P868, DOI 10.1109/IPPS.1994.288204
   Chiu GM, 1999, IEEE T PARALL DISTR, V10, P471, DOI 10.1109/71.770192
   CHUANG PJ, 1992, IEEE T COMPUT, V41, P467, DOI 10.1109/12.135559
   CHUANG PJ, 1991, P INT C DISTR COMP S, P256
   DING J, 1993, P INT C PARALLEL PRO, V2, P193
   *I CORP, 1991, TOUCHST DELTA SYST D
   *I CORP, 1994, PAR XP S PROD OV
   KIM J, 1991, IEEE T PARALL DISTR, V2, P20, DOI 10.1109/71.80186
   LI K, 1991, J PARALLEL DISTRIBUT, V31, P79
   MCKINLEY PK, 1995, COMPUTER, V28, P39, DOI 10.1109/2.476198
   SHARMA DD, 1998, J PARALLEL DISTRIBUT, V36, P106
   Suh YJ, 2000, IEEE T PARALL DISTR, V11, P337, DOI 10.1109/71.850832
   TSENG YC, 1997, P 1997 INT C PAR DIS, P96
   Wu F, 2003, IEEE T PARALL DISTR, V14, P276
   Yoo BS, 2002, IEEE T COMPUT, V51, P46, DOI 10.1109/12.980016
   ZHU YH, 1992, J PARALLEL DISTR COM, V16, P328, DOI 10.1016/0743-7315(92)90016-G
   [No title captured]
NR 18
TC 4
Z9 5
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2004
VL 50
IS 4
BP 177
EP 192
DI 10.1016/S1383-7621(03)00098-5
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 813WE
UT WOS:000220936400002
DA 2024-07-18
ER

PT J
AU Liu, J
   Zheng, LR
   Tenhunen, H
AF Liu, J
   Zheng, LR
   Tenhunen, H
TI Interconnect intellectual property for Network-on-Chip (NoC)
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
AB As technology scales down, the interconnect for on-chip global communication becomes the delay bottleneck. In order to provide well-controlled global wire delay and efficient global communication, a Network-on-Chip (NoC) architecture was proposed by different authors [Route packets, not wires: on-chip interconnection networks, in: Design Automation Conference, 2001, Proceedings, p. 684; Network on chip: an architecture for billion transistor era, in: Proceeding of the IEEE NorChip Conference, November 2000; Network on chip, in: Proceedings of the Conference Radio vetenskap och Kommunication, Stockholm, June 2002]. NoC uses Interconnect Intellectual Property (IIP) to connect different resources. Within an IIP, the switch has the central function. Depending on the network core of the NoC, the switch will have different architectures and implementations. This paper first briefly introduces the concept of NoC. It then studies NoC from an interconnect point of view and makes projections on future NoC parameters. At last, the IIP and its components are described, the switch is studied in more detail and a time-space-time (TST) switch designed for a circuit switched time-division multiplexing (TDM) NoC is proposed. This switch supports multicast traffic and is implemented with random access memory at the input and output. The input and output are then connected by a fully connected interconnect network. (C) 2003 Elsevier B.V. All rights reserved.
C1 Royal Inst Technol, Inst Microelect & Informat Technol, Lab Elect & Comp Syst, SE-16440 Stockholm, Sweden.
C3 Royal Institute of Technology
RP Royal Inst Technol, Inst Microelect & Informat Technol, Lab Elect & Comp Syst, Electrum 229, SE-16440 Stockholm, Sweden.
EM jianliu@imit.kth.se; lrzheng@imit.kth.se; hannu@imit.kth.se
RI ZHENG, Lirong/ABF-9274-2020
OI ZHENG, Lirong/0000-0001-9588-0239
CR [Anonymous], THESIS ROYAL I TECHN
   CAO Y, 2000, COMPUT AIDED DESIGN, P5
   DALLY WJ, DES AUT C 2001 P, P684
   GONZALEZ TF, 1996, TRCS9615 UCSB DEP CO
   GOOSENS K, 2003, NETWORK CHIP
   Guerrier P., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P250, DOI 10.1109/DATE.2000.840047
   HEMANI A, 2000, P IEEE NORCH C NOV
   Ho R, 2001, P IEEE, V89, P490, DOI 10.1109/5.920580
   JANTSCH A, 2002, P C RAD VET KOMM STO
   Kurose J.F., 2001, COMPUTER NETWORKING, V2nd
   Maheshwari A, 2002, P IEEE INT ASIC C&E, P461, DOI 10.1109/ASIC.2002.1158103
   PAMUNUWA D, 2002, P 2002 IEEE INT S CI
   TENHUNEN H, 2001, WORKSH SYST CHIP SYS
   Zheng Li-Rong, 2001, THESIS ROYAL I TECHN
   Zheng LR, 2002, ANALOG INTEGR CIRC S, V30, P15, DOI 10.1023/A:1012444619307
NR 15
TC 21
Z9 27
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2004
VL 50
IS 2-3
BP 65
EP 79
DI 10.1016/j.sysarc.2003.07.003
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 802HU
UT WOS:000220155400002
DA 2024-07-18
ER

PT J
AU Dobravec, T
   Robic, B
   Zerovnik, J
AF Dobravec, T
   Robic, B
   Zerovnik, J
TI Permutation routing in double-loop networks: design and empirical
   evaluation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE double-loop network; permutation routing; algorithm design; simulation
AB A double-loop network is an undirected graph whose nodes are integers 0, 1,..., n-1 and each node a is adjacent to four nodes u +/- h(1) (mod > n), u +/- h(2) (mod > n), where 0 < h(1) < h(2) < n/2. There are initially n packets, one at each of the n nodes. The packet at node a is destined to node pi(u), where the mapping u-->pi(u) is a permutation. The aim is to minimize the number of routing steps to route all the packets to their destinations. If P is the tight lower bound for this number, then the best known permutation routing algorithm takes, on average, 1.98l routing steps (and 2l routing steps in the worst-case).
   Because the worst-case complexity cannot be improved, we design four new static permutation routing algorithms with gradually improved average-case performances, which are 1.37l, 1.35l, 1.18l, and 1.12l. Thus, the best of these algorithms exceeds the optimal routing by at most 12% on average.
   To support our algorithm design we develop a program which simulates permutation routing in a network according to the given topology, routing model as well as communication pattern and measure several quality criteria. We have tested our algorithms on a large number of double-loop networks and permutations (randomly generated and standard). (C) 2003 Elsevier Science B.V. All rights reserved.
C1 Univ Ljubljana, Fac Comp & Informat Sci, Ljubljana 1000, Slovenia.
   Inst Math Phys & Mech, Ljubljana, Slovenia.
   Univ Maribor, Fac Mech Engn, SLO-2000 Maribor, Slovenia.
C3 University of Ljubljana; University of Maribor
RP Univ Ljubljana, Fac Comp & Informat Sci, Trzaska 25, Ljubljana 1000, Slovenia.
EM tomaz.dobravec@fri.uni-lj.si
CR [Anonymous], 1994, Introduction to parallel computing: design and analysis of algorithms
   ARONSON LD, 1994, 94112 DELFT U TECHN
   BERMOND JC, 1995, J PARALLEL DISTR COM, V24, P2, DOI 10.1006/jpdc.1995.1002
   CAI J, 1999, ROUTING CIRCULANT GR
   Codenotti B, 1998, LINEAR ALGEBRA APPL, V285, P123, DOI 10.1016/S0024-3795(98)10126-X
   COOPERMAN G, 1995, DIMACS SER DISCRETE, V21
   Culler DavidE., 1999, PARALLEL COMPUTER AR
   DAVIS PJ, 1979, PURE APPL MATH WILEY
   DOBRAVEC T, 2001, P IASTED INT S APPL, P408
   Fabrega J, 1997, DISCRETE APPL MATH, V78, P61, DOI 10.1016/S0166-218X(97)00015-2
   FIOL MA, 1987, IEEE T COMPUT, V36, P702, DOI 10.1109/TC.1987.1676963
   Gauyacq G, 1998, LECT NOTES COMPUT SC, V1517, P227
   Grammatikakis MD, 1998, J PARALLEL DISTR COM, V54, P77, DOI 10.1006/jpdc.1998.1483
   GRAMMATIKAKIS MD, ECOMMUNICATION
   Guan DJ, 1998, INFORM PROCESS LETT, V65, P255, DOI 10.1016/S0020-0190(98)00013-1
   Hwang F. K., 1997, Parallel Processing Letters, V7, P259, DOI 10.1142/S0129626497000279
   Leighton F.T., 1992, Introduction to Parallel Algorithms and Architecture: Arrays, Trees, Hypercubes
   Robic B, 2000, COMPUT ARTIF INTELL, V19, P37
   ROBIC B, 1996, 397 U CAMBR COMP LAB
   SIBEYN J, ECOMMUNICATION
   Siegel H.J., 1990, INTERCONNECTION NETW, V2
   WONG CK, 1974, J ACM, V21, P392, DOI 10.1145/321832.321838
   ZEROVNIK J, 1993, J ALGORITHM, V14, P226, DOI 10.1006/jagm.1993.1011
   Zerovnik J., 2000, PROC 1 INT C SOFTV E, P175
NR 24
TC 10
Z9 10
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2003
VL 48
IS 13-15
BP 387
EP 402
DI 10.1016/S1383-7621(03)00025-0
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 683UT
UT WOS:000183169100003
DA 2024-07-18
ER

PT J
AU Zhang, SW
   Yang, YB
   Liang, W
   Sandor, VKA
   Xie, GQ
   Raymond, KK
AF Zhang, Shiwen
   Yang, Yibin
   Liang, Wei
   Sandor, Voundi Koe Arthur
   Xie, Guoqi
   Raymond, Kim-Kwang
TI MKSS: An Effective Multi-authority Keyword Search Scheme for edge-cloud
   collaboration
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Muti-authority; Keyword search; Blockchain; Attributed-based encryption;
   Edge-cloud collaboration
ID PUBLIC-KEY ENCRYPTION; ATTRIBUTE-BASED ENCRYPTION; GUESSING ATTACKS;
   SECURE; EFFICIENT
AB The rapid development of cloud computing motivates Internet of Things users to outsource their data to enjoy value-added cloud services: data storage, data sharing, etc. To provide reliable but searchable results, searchable encryption (e.g., Ciphertext-Policy Attribute-Based Keyword Search (CP-ABKS)) become an area of active research. One major drawback of existing CP-ABKS designs lies in the private key being generated and distributed by a trusted Central Authority (CA), which is a single point of failure/attack. Another limitation is that the cloud server may return forged or incomplete query results to the data user. This paper proposes a novel Multi-authority Keyword Search Scheme for edge-cloud collaboration (MKSS). To protect the security of the private key, we design a private key generation algorithm based on secure multi-party computation. To preserve the integrity of search results, we construct an efficient verification algorithm that detects forged or incomplete results. We evaluate the security and performance of our protocol using real-world datasets to demonstrate robustness and efficiency. Our construction advances the existing body of research towards secure and efficient keyword search protocols in cloud systems.
C1 [Zhang, Shiwen; Yang, Yibin; Liang, Wei] Hunan Univ Sci & Technol, Sch Comp Sci & Engn, Xiangtan, Hunan, Peoples R China.
   [Sandor, Voundi Koe Arthur] Xidian Univ, Xian, Shanxi, Peoples R China.
   [Xie, Guoqi] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha, Hunan, Peoples R China.
   [Raymond, Kim-Kwang] Univ Texas San Antonio, Dept Informat Syst & Cyber Secur, San Antonio, TX USA.
C3 Hunan University of Science & Technology; Xidian University; Hunan
   University; University of Texas System; University of Texas at San
   Antonio (UTSA)
RP Xie, GQ (corresponding author), Hunan Univ, Coll Comp Sci & Elect Engn, Changsha, Hunan, Peoples R China.
EM shiwenzhang@hnust.edu.cn; yibinyang@mail.hnust.edu.cn;
   weiliang99@hnu.edu.cn; arthurvoundi@gzhu.edu.cn; xgqman@hnu.edu.cn;
   Raymond.choo@fulbrightmail.org
OI Zhang, Shiwen/0000-0003-2490-8171; Xie, Guoqi/0000-0001-6625-0350
FU Natural Science Foundation of China [61702180, 61972139, 62133014,
   62141212]; Natural Science Foundation of Hunan Province [2022JJ30267,
   2022JJ10021]; Natural Science Foundation of Fujian Province, China
   [2022J05106]; Scientific Research Fund of Hunan Provincial Education
   Department, China [21B0493]; Natural Science Foundation of Chongqing,
   China [cstc2021jcyj-msxmX0461]
FX Acknowledgment This work is supported in part by the Natural Science
   Foundation of China under Grant No. 61702180, No. 61972139, No.
   62133014, No. 62141212, the Natural Science Foundation of Hunan
   Province, Chin-aunder Grant No. 2022JJ30267, No. 2022JJ10021, the
   Natural Science Foundation of Fujian Province, China under Grant No.
   2022J05106, the Scientific Research Fund of Hunan Provincial Education
   Department, China under Grant No. 21B0493, and the Natural Science
   Foundation of Chongqing, China under Grant No. cstc2021jcyj-msxmX0461.
CR Ateniese G, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P598
   Baek J, 2008, LECT NOTES COMPUT SC, V5072, P1249, DOI 10.1007/978-3-540-69839-5_96
   Bethencourt J, 2007, P IEEE S SECUR PRIV, P321, DOI 10.1109/sp.2007.11
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P506
   Byun JW, 2006, LECT NOTES COMPUT SC, V4165, P75
   Chandrasekaran B, 2018, CRYPTOGRAPHY-BASEL, V2, DOI 10.3390/cryptography2030014
   Chase M, 2007, LECT NOTES COMPUT SC, V4392, P515
   Chase M, 2009, CCS'09: PROCEEDINGS OF THE 16TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P121
   Cheung L, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P456
   Chiang M, 2016, IEEE INTERNET THINGS, V3, P854, DOI 10.1109/JIOT.2016.2584538
   Fang LM, 2013, INFORM SCIENCES, V238, P221, DOI 10.1016/j.ins.2013.03.008
   Goyal V., 2006, P 13 ACM C COMP COMM, P89, DOI DOI 10.1145/1180405.1180418
   Gu K, 2022, IEEE T NETW SERV MAN, V19, P271, DOI 10.1109/TNSM.2021.3123475
   Ibraimi L, 2009, LECT NOTES COMPUT SC, V5451, P1, DOI 10.1007/978-3-642-00843-6_1
   Juels A, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P584
   Kaaniche N, 2015, IEEE WORLD CONGR SER, P143, DOI 10.1109/SERVICES.2015.29
   Li JG, 2017, INT J COMMUN SYST, V30, DOI 10.1002/dac.2942
   Lin H, 2010, INFORM SCIENCES, V180, P2618, DOI 10.1016/j.ins.2010.03.004
   Liu ZL, 2018, FUTURE GENER COMP SY, V78, P778, DOI 10.1016/j.future.2017.02.024
   Liu ZL, 2014, LECT NOTES COMPUT SC, V8544, P115
   Miao YB, 2021, IEEE T DEPEND SECURE, V18, P1667, DOI 10.1109/TDSC.2019.2935044
   Miao YB, 2019, IEEE T SERV COMPUT, V12, P772, DOI 10.1109/TSC.2018.2823309
   Miao YB, 2018, IEEE INTERNET THINGS, V5, P3008, DOI 10.1109/JIOT.2017.2779124
   Mollah MB, 2017, IEEE CLOUD COMPUT, V4, P34, DOI 10.1109/MCC.2017.9
   Müller S, 2009, LECT NOTES COMPUT SC, V5461, P20, DOI 10.1007/978-3-642-00730-9_2
   Rhee HS, 2009, IEICE ELECTRON EXPR, V6, P237, DOI 10.1587/elex.6.237
   Shi J, 2014, LECT NOTES COMPUT SC, V8712, P419, DOI 10.1007/978-3-319-11203-9_24
   Song DXD, 2000, P IEEE S SECUR PRIV, P44, DOI 10.1109/SECPRI.2000.848445
   Sun WH, 2016, IEEE T PARALL DISTR, V27, P1187, DOI 10.1109/TPDS.2014.2355202
   Tan CB, 2018, J NETW COMPUT APPL, V110, P75, DOI 10.1016/j.jnca.2018.03.017
   Varri US, 2022, J SYST ARCHITECT, V132, DOI 10.1016/j.sysarc.2022.102745
   Varri US, 2022, IEEE INTERNET THINGS, V9, P7559, DOI 10.1109/JIOT.2021.3139148
   Wang C, 2012, IEEE T PARALL DISTR, V23, P1467, DOI 10.1109/TPDS.2011.282
   Wang HJ, 2020, IEEE T SERV COMPUT, V13, P1142, DOI 10.1109/TSC.2017.2753231
   Wang SP, 2019, IEEE ACCESS, V7, P50136, DOI 10.1109/ACCESS.2019.2910828
   Wang W, 2020, IEEE T IND INFORM, V16, P4221, DOI 10.1109/TII.2019.2950295
   Waters B, 2011, LECT NOTES COMPUT SC, V6571, P53, DOI 10.1007/978-3-642-19379-8_4
   Yang K, 2014, IEEE T PARALL DISTR, V25, P1735, DOI 10.1109/TPDS.2013.253
   Yang Y, 2020, IEEE T CLOUD COMPUT, V8, P819, DOI 10.1109/TCC.2018.2820714
   Zhang SW, 2018, SUSTAIN CITIES SOC, V38, P275, DOI 10.1016/j.scs.2017.12.031
   Zheng QJ, 2014, IEEE INFOCOM SER, P522, DOI 10.1109/INFOCOM.2014.6847976
NR 41
TC 0
Z9 0
U1 5
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2023
VL 144
AR 102998
DI 10.1016/j.sysarc.2023.102998
EA OCT 2023
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA U7MM7
UT WOS:001086610800001
DA 2024-07-18
ER

PT J
AU Zhang, SB
   Wang, YC
   Luo, ET
   Liu, Q
   Gu, K
   Wang, GJ
AF Zhang, Shaobo
   Wang, Yuechao
   Luo, Entao
   Liu, Qin
   Gu, Ke
   Wang, Guojun
TI A traceable and revocable decentralized multi-authority privacy
   protection scheme for social metaverse
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Social metaverse; Intelligent identification of close friends;
   Decentralized multi-authority; Traceability; Revocation
ID ENCRYPTION
AB Intelligent identification of close friends is the mainstream approach to protect users' multi-dimensional data in the social metaverse. It provides a fine-grained matching service for users. However, users enjoy these benefits at the cost of leaking personal multi-dimensional data. The existing social metaverse-based intelligent identification of close friends privacy protection models typically use centralized mechanisms. This will limit users' control over their data and make them vulnerable to privacy leakage and data misuse. To address these problems, this paper proposes a traceable and revocable decentralized multi-authority privacy protection scheme (TRDM) for social metaverse. The scheme establishes multiple authority centers based on users' multi-dimensional data, overcoming single point of failure and performance bottlenecks. In addition, TRDM partially hides access policies and supports multi-dimensional attribute access control in social metaverse environment. By introducing leaf node values of binary trees, TRDM achieves the traceability and completes the revocation of malicious users by updating part of the ciphertext. Security analysis and experiments show that TRDM satisfies the requirement of static security under the random prediction model and has better performance in the revocation of malicious users.
C1 [Zhang, Shaobo; Wang, Yuechao] Hunan Univ Sci & Technol, Sch Comp Sci & Engn, Xiangtan 411201, Peoples R China.
   [Zhang, Shaobo] Hunan Software Vocat & Tech Univ, Sch Software & Informat Engn, Xiangtan 411100, Peoples R China.
   [Luo, Entao] Hunan Univ Sci & Engn, Sch Elect & Informat Engn, Yongzhou 425199, Peoples R China.
   [Liu, Qin] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha 410082, Peoples R China.
   [Gu, Ke] Changsha Univ Sci & Technol, Sch Comp & Commun Engn, Changsha 410114, Peoples R China.
   [Wang, Guojun] Guangzhou Univ, Sch Comp Sci & Cyber Engn, Guangzhou 510006, Peoples R China.
C3 Hunan University of Science & Technology; Hunan University; Changsha
   University of Science & Technology; Guangzhou University
RP Wang, GJ (corresponding author), Guangzhou Univ, Sch Comp Sci & Cyber Engn, Guangzhou 510006, Peoples R China.
EM csgjwang@gzhu.edu.cn
RI Shaobo, Zhang/GZL-5342-2022
OI Shaobo, Zhang/0000-0001-7980-9651
FU National Natural Science Foundation of China [62272162, 62272150,
   62172159]; Humanities and Social Sciences Research Project of the
   Ministry of Education of China The Research on Multidimensional Privacy
   Protection of Mobile Social Network Users From the Perspective of
   Collaborative Governance'' [22YJAZH155]; Scientific Research Fund of
   Hunan Provincial Education Department of China [21A0318, 21A0599]; Hunan
   Provincial Natural Science Foundation of China [2023JJ30267]; project of
   Hunan Provincial Social Science Achievement Review Committee of China
   [XSP2023GLZ012]
FX This work was supported in part by the National Natural Science
   Foundation of China under Grant Numbers 62272162, 62272150 and 62172159,
   the Humanities and Social Sciences Research Project of the Ministry of
   Education of China The Research on Multidimensional Privacy Protection
   of Mobile Social Network Users From the Perspective of Collaborative
   Governance'' under Grant Number 22YJAZH155, the Scientific Research Fund
   of Hunan Provincial Education Department of China under Grant Numbers
   21A0318 and 21A0599, the Hunan Provincial Natural Science Foundation of
   China under Grant Number 2023JJ30267, and the project of Hunan
   Provincial Social Science Achievement Review Committee of China under
   Grant Number XSP2023GLZ012.
CR Agrawal S, 2022, LECT NOTES COMPUT SC, V13507, P590, DOI 10.1007/978-3-031-15802-5_21
   Alharbi F, 2021, PROCEEDINGS OF THE 30TH USENIX SECURITY SYMPOSIUM, P609
   Beck G, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P1821
   Boneh D, 2008, J CRYPTOL, V21, P149, DOI 10.1007/s00145-007-9005-7
   Chen MJ, 2022, KNOWL-BASED SYST, V235, DOI 10.1016/j.knosys.2021.107660
   Du LL, 2020, INFORM SCIENCES, V506, P234, DOI 10.1016/j.ins.2019.08.014
   Dwivedi YK, 2022, INT J INFORM MANAGE, V66, DOI 10.1016/j.ijinfomgt.2022.102542
   Garrison WC, 2016, P IEEE S SECUR PRIV, P819, DOI 10.1109/SP.2016.54
   GOLDWASSER S, 1984, J COMPUT SYST SCI, V28, P270, DOI 10.1016/0022-0000(84)90070-9
   Han DZ, 2022, IEEE T DEPEND SECURE, V19, P316, DOI 10.1109/TDSC.2020.2977646
   Hoang VH, 2019, INT WIREL COMMUN, P1839, DOI 10.1109/iwcmc.2019.8766674
   Li M, 2011, IEEE INFOCOM SER, P2435, DOI 10.1109/INFCOM.2011.5935065
   Li Xiong, 2022, IEEE T INTELL TRANSP, P2556
   Liang W, 2023, IEEE T RELIAB, V72, P586, DOI 10.1109/TR.2022.3190932
   Liu Q, 2021, J SYST ARCHITECT, V120, DOI 10.1016/j.sysarc.2021.102300
   Liu Q, 2019, J PARALLEL DISTR COM, V133, P93, DOI 10.1016/j.jpdc.2019.06.012
   Liu ZH, 2019, FUTURE GENER COMP SY, V93, P903, DOI 10.1016/j.future.2017.09.045
   Ning JT, 2015, IEEE T INF FOREN SEC, V10, P1274, DOI 10.1109/TIFS.2015.2405905
   Ning JT, 2014, LECT NOTES COMPUT SC, V8713, P55, DOI 10.1007/978-3-319-11212-1_4
   Rouselakis Y, 2015, LECT NOTES COMPUT SC, V8975, P315, DOI 10.1007/978-3-662-47854-7_19
   Sandor VKA, 2019, J NETW COMPUT APPL, V129, P25, DOI 10.1016/j.jnca.2019.01.003
   Wang Y, 2015, CONCURR COMP-PRACT E, V27, P2924, DOI 10.1002/cpe.3284
   Wang Y, 2018, INFORM SCIENCES, V445, P6, DOI 10.1016/j.ins.2018.02.031
   Wang YY, 2021, LECT NOTES COMPUT SC, V12828, P179, DOI 10.1007/978-3-030-84259-8_7
   Xi NN, 2023, INFORM SYST FRONT, V25, P659, DOI 10.1007/s10796-022-10244-x
   Xiang XY, 2022, J SYST ARCHITECT, V124, DOI 10.1016/j.sysarc.2022.102417
   Yuan LJ, 2023, CONCURR COMP-PRACT E, V35, DOI 10.1002/cpe.6503
   Zhang JW, 2022, IEEE INTERNET THINGS, V9, P22184, DOI 10.1109/JIOT.2021.3103138
   Zhang K, 2018, SCI CHINA INFORM SCI, V61, DOI 10.1007/s11432-016-9019-8
   Zhang LY, 2022, J SYST ARCHITECT, V130, DOI 10.1016/j.sysarc.2022.102654
   Zhang R, 2013, IEEE J SEL AREA COMM, V31, P656, DOI 10.1109/JSAC.2013.SUP.0513057
   Zhang S., 2023, IEEE Internet of Things Journal, P1
   Zhang SB, 2023, FUTURE GENER COMP SY, V145, P189, DOI 10.1016/j.future.2023.03.022
   Zhang SB, 2018, SOFT COMPUT, V22, P6121, DOI 10.1007/s00500-017-2676-6
   Zhang SB, 2020, INFORM SCIENCES, V527, P406, DOI 10.1016/j.ins.2019.05.054
   Zhang SB, 2019, FUTURE GENER COMP SY, V94, P40, DOI 10.1016/j.future.2018.10.053
   Zhang SB, 2018, IEEE INTERNET THINGS, V5, P4191, DOI 10.1109/JIOT.2018.2842470
   Zhang SB, 2018, FUTURE GENER COMP SY, V86, P881, DOI 10.1016/j.future.2017.06.022
   Zhang YH, 2018, IEEE INTERNET THINGS, V5, P2130, DOI 10.1109/JIOT.2018.2825289
   Zhao Guichuan, 2022, IEEE T MOBILE COMPUT, P1
   Zhou L, 2021, INFORM SCIENCES, V554, P15, DOI 10.1016/j.ins.2020.12.012
   Zhu HJ, 2013, IEEE T EMERG TOP COM, V1, P192, DOI 10.1109/TETC.2013.2279541
   Zhu XY, 2022, IEEE T INTELL TRANSP, V23, P2422, DOI 10.1109/TITS.2021.3114295
NR 43
TC 8
Z9 8
U1 11
U2 31
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2023
VL 140
AR 102899
DI 10.1016/j.sysarc.2023.102899
EA MAY 2023
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA J4SF3
UT WOS:001009519800001
DA 2024-07-18
ER

PT J
AU Xu, R
   Sha, EHM
   Zhuge, QF
   Song, YH
   Wang, H
AF Xu, Rui
   Sha, Edwin Hsing-Mean
   Zhuge, Qingfeng
   Song, Yuhong
   Wang, Han
TI Loop interchange and tiling for multi-dimensional loops to minimize
   write operations on NVMs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Loop tiling; Write operations; Loop interchange; Pipeline; Non-volatile
   memory
ID PERFORMANCE; MEMORY
AB Non-volatile memory (NVM) is expected to be the second tier of memory in two-tier memory systems. However, because of the limited write endurance, it is vital to reduce the number of writes on NVM. Large-scale nested loops are the performance bottleneck in programs since the data cannot be held on the first tier of memory and then causes many write operations on NVM. Loop tiling groups iterations and loop interchange changes the execution order of the loop to improve data locality and thus reduce communication with NVM. However, research that combines loop interchange and loop tiling for minimizing writes on NVM is uncommon. In this paper, we propose a new loop tiling scheme and combine the loop interchange to solve these issues. Specifically, we propose a strategy to generate the legal tile shape, which is a parallelogram, first. Then, we propose an optimal tile size selection technique to minimize the write operations on NVM. In addition, we adopt the loop interchange technique to help loop tiling generate an optimal tile size for multi-dimensional loops. Finally, we schedule the accessing operations and computations in a pipeline fashion to cover the NVM latency. Experiments show that the proposed scheme can reduce the write on NVM efficiently. In addition, for 2-dimensional loops, NVM latency can be completely hidden.
C1 [Xu, Rui; Sha, Edwin Hsing-Mean; Zhuge, Qingfeng; Song, Yuhong; Wang, Han] East China Normal Univ, Sch Comp Sci & Technol, Shanghai 200062, Peoples R China.
C3 East China Normal University
RP Zhuge, QF (corresponding author), East China Normal Univ, Sch Comp Sci & Technol, Shanghai 200062, Peoples R China.
EM ruixu@stu.ecnu.edu.cn; edwinsha@cs.ecnu.edu.cn; qfzhuge@cs.ecnu.edu.cn;
   yhsong@stu.ecnu.edu.cn; hanwang@stu.ecnu.edu.cn
RI Xu, Rui/HTN-0651-2023
OI Xu, Rui/0000-0001-6891-8027
FU NSFC [61972154]; Shanghai Science and Technology Commission Project
   [20511101600]
FX The authors would like to thank the anonymous reviewers for their
   comments and suggestions. This work is supported by NSFC 61972154 and
   Shanghai Science and Technology Commission Project 20511101600.
CR Alshboul M., 2020, 2020 57 ACM IEEE DES, P1
   Blelloch G.E., 2015, Efficient algorithms with asymmetric read and write costs
   Blelloch GE, 2018, SPAA'18: PROCEEDINGS OF THE 30TH ACM SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, P235, DOI 10.1145/3210377.3210380
   Chen F, 2000, IEEE T PARALL DISTR, V11, P604, DOI 10.1109/71.862210
   GROSSER T., 2013, Proceedings of the 6th Workshop on General Purpose Processor Using Graphics Processing Units, P24
   Hu JT, 2013, IEEE T VLSI SYST, V21, P1094, DOI 10.1109/TVLSI.2012.2202700
   Mao H., 2015, 2015 IEEE NONVOLATIL, P1
   Narasimhan K, 2021, PROCEEDINGS OF THE 2021 ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, ICS 2021, P27, DOI 10.1145/3447818.3462213
   Qiu KN, 2016, IEEE T COMPUT, V65, P2313, DOI 10.1109/TC.2015.2479605
   Qiu Keni., 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference, P1
   Qureshi MK, 2010, INT S HIGH PERF COMP, P163
   Song SA, 2021, ASIA S PACIF DES AUT, P657, DOI 10.1145/3394885.3431529
   Wang Y, 2019, IEEE T PARALL DISTR, V30, P589, DOI 10.1109/TPDS.2018.2868062
   Wang Y, 2018, IEEE T IND ELECTRON, V65, P8973, DOI 10.1109/TIE.2018.2813959
   Wang Y, 2017, J SYST ARCHITECT, V72, P80, DOI 10.1016/j.sysarc.2016.07.003
   WOLF ME, 1991, IEEE T PARALL DISTR, V2, P452, DOI 10.1109/71.97902
   WOLF ME, 1991, SIGPLAN NOTICES, V26, P30
   Xu R, 2020, PR IEEE COMP DESIGN, P409, DOI 10.1109/ICCD50377.2020.00075
   Yi Q, 2004, INT J HIGH PERFORM C, V18, P237, DOI 10.1177/1094342004038956
   Yuki T., 2014, Int. workshop Polyhedral Compilation Techniques (IMPACT), P1
   Zhang MZ, 2017, INT S HIGH PERF COMP, P385, DOI 10.1109/HPCA.2017.45
   Zhao J, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P427, DOI 10.1109/MICRO50266.2020.00044
NR 22
TC 1
Z9 1
U1 1
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2023
VL 135
AR 102799
DI 10.1016/j.sysarc.2022.102799
EA DEC 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8C1JY
UT WOS:000917374100001
DA 2024-07-18
ER

PT J
AU Li, YF
   Hu, YK
   Wu, F
   Li, KL
AF Li, Yangfan
   Hu, Yikun
   Wu, Fan
   Li, Kenli
TI DiVIT: Algorithm and architecture co-design of differential attention in
   vision transformer
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Vision transformer; Accelerators; Patch locality; Neural networks; ASIC
ID MACHINE
AB Recently, stransformer has achieve remarkable performance on various computer vision tasks. Unfortunately, vision transformer suffers from high computational cost to calculate the pair-wise relations of patches for images, and the computations grows quadratically with the number of patches in the images, which blocks their deployment on resource-limited devices such as mobile phones and various IoT devices. In this paper, we find that there are large amount of redundant computations and communications in the self-attention operation of vision transformers because of the high degree patch locality, and present a hardware-software co-designed solution for vision transformer exploiting the patch locality, termed as DiVIT. DiVIT substantially reduces redundant computations and communications in vision transformers and improves the performance and energy efficiency. The experiments demonstrates that DiVIT achieves an average of 8.2x and 41.3x speedup and over three orders of magnitude improvements energy-efficiency over CPUs and GPUs on real world datasets.
C1 [Li, Yangfan; Hu, Yikun; Wu, Fan; Li, Kenli] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha, Peoples R China.
C3 Hunan University
RP Li, KL (corresponding author), Hunan Univ, Coll Comp Sci & Elect Engn, Changsha, Peoples R China.
EM yangfanli@hnu.edu.cn; yikunhu@hnu.edu.cn; wufan@hnu.edu.cn;
   lkl@hnu.edu.cn
FU National Key R&D Program of China [2018YFB1003401]; National Outstanding
   Youth Science Program of National Natural Science Foundation of China
   [61625202]; International (Regional) Cooperation and Exchange Program of
   National Natural Science Foundation of China [61661146006, 61860206011];
   Singapore-China NRF-NSFC [NRF2016NRF-NSFC001-111]; Natural Sci-ence
   Foundation of Hunan Province, China [2020JJ5083]; Cultivation of
   Shenzhen Excellent Technological and Innova-tive Talents, China
   [RCBS20200714114943014]
FX Acknowledgments The research was partially funded by the National Key
   R&D Program of China (Grant No. 2018YFB1003401) , the National
   Outstanding Youth Science Program of National Natural Science Foundation
   of China (Grant No. 61625202) , the International (Regional) Cooperation
   and Exchange Program of National Natural Science Foundation of China
   (Grant No. 61661146006, 61860206011) , the Singapore-China NRF-NSFC
   Grant with No. NRF2016NRF-NSFC001-111, the Natural Sci-ence Foundation
   of Hunan Province, China under Grant 2020JJ5083, and the Cultivation of
   Shenzhen Excellent Technological and Innova-tive Talents, China ( Ph.D.
   Basic Research Started) RCBS20200714114943014.
CR Albericio J, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P382, DOI 10.1145/3123939.3123982
   Brown T., 2020, P ADV NEUR INF PROC, V33, P1877
   Carion Nicolas, 2020, Computer Vision - ECCV 2020. 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12346), P213, DOI 10.1007/978-3-030-58452-8_13
   Chen C, 2018, IEEE T COMPUT, V67, P1765, DOI 10.1109/TC.2018.2839719
   Chen C, 2018, IEEE T PARALL DISTR, V29, P1275, DOI 10.1109/TPDS.2018.2794343
   Chen C, 2017, IEEE T SYST MAN CY-S, V47, P2740, DOI 10.1109/TSMC.2017.2690673
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Devlin J., 2018, BERT PRE TRAINING DE
   Dosovitskiy A., ARXIV PREPRINT ARXIV
   Gong C., 2021, ARXIV PREPRINT ARXIV
   Ham TJ, 2021, CONF PROC INT SYMP C, P692, DOI 10.1109/ISCA52012.2021.00060
   Ham TJ, 2020, INT S HIGH PERF COMP, P328, DOI 10.1109/HPCA47549.2020.00035
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Judd P, 2016, INT SYMP MICROARCH
   Kim Y, 2016, IEEE COMPUT ARCHIT L, V15, P45, DOI 10.1109/LCA.2015.2414456
   Krizhevsky Alex, 2009, LEARNING MULTIPLE LA
   Laguna AF, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1839, DOI 10.23919/DATE51398.2021.9474146
   Liu Z, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P9992, DOI 10.1109/ICCV48922.2021.00986
   Mahmoud M, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P134, DOI 10.1109/MICRO.2018.00020
   Rao Yongming, 2021, ARXIV PREPRINT ARXIV
   Ren SQ, 2017, IEEE T PATTERN ANAL, V39, P1137, DOI 10.1109/TPAMI.2016.2577031
   Shyamkumar T., 2007, CACTI 5 0
   Tang Y, 2022, P IEEE CVF C COMP VI, P20730
   Touvron H, 2021, PR MACH LEARN RES, V139, P7358
   Vaswani A, 2017, ADV NEUR IN, V30
   Wang HR, 2021, INT S HIGH PERF COMP, P97, DOI 10.1109/HPCA51647.2021.00018
   Wang YY, 2021, KDD '21: PROCEEDINGS OF THE 27TH ACM SIGKDD CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P1748, DOI 10.1145/3447548.3467326
   Yuan L, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P538, DOI 10.1109/ICCV48922.2021.00060
   Zhou Z., 2021, ARXIV PREPRINT ARXIV
NR 31
TC 2
Z9 2
U1 1
U2 15
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2022
VL 128
AR 102520
DI 10.1016/j.sysarc.2022.102520
EA MAY 2022
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q7TO
UT WOS:000802886800001
DA 2024-07-18
ER

PT J
AU Palumbo, A
   Cassano, L
   Luzzi, B
   Hernandez, JA
   Reviriego, P
   Bianchi, G
   Ottavi, M
AF Palumbo, Alessandro
   Cassano, Luca
   Luzzi, Bruno
   Hernandez, Jose Alberto
   Reviriego, Pedro
   Bianchi, Giuseppe
   Ottavi, Marco
TI Is your FPGA bitstream Hardware Trojan-free? Machine learning can
   provide an answer
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE CAD; Hardware security; Hardware Trojans; Machine learning;
   Microprocessors; RISC-V; SRAM-based FPGA
ID CLASSIFICATION
AB Software exploitable Hardware Trojan Horses (HTHs) inserted into commercial CPUs allow the attacker to run his/her own software or to gain unauthorized privileges. Recently a novel menace raised: HTHs inserted by CAD tools. A consequence of such scenario is that HTHs must be considered a serious threat not only by academy but also by industry. In this paper we try to answer to the following question: can Machine Learning (ML) help designers of microprocessor softcores implemented onto SRAM-based FPGAs at detecting HTHs introduced by the employed CAD tool during the generation of the bitstream? We present a comparative analysis of the ability of several ML models at detecting the presence of HTHs in the bitstream by exploiting a previously performed characterization of the microprocessor softcore and an associated ML training. An experimental analysis has been carried out targeting the IBEX RISC-V microprocessor running a set of benchmark programs. A detailed comparison of multiple ML models is conducted, showing that many of them achieve accuracy above 98%, and kappa values above 0.97. By identifying the most effective ML models and the best features to be employed, this paper lays the foundation for the integration of a ML-based bitstream verification flow.
C1 [Palumbo, Alessandro; Luzzi, Bruno; Bianchi, Giuseppe; Ottavi, Marco] Univ Roma Tor Vergata, Rome, Italy.
   [Cassano, Luca] Politecn Milan, MIlan, Italy.
   [Hernandez, Jose Alberto; Reviriego, Pedro] Univ Carlos III Madrid, Getafe, Spain.
   [Ottavi, Marco] Univ Twente, Enschede, Netherlands.
C3 University of Rome Tor Vergata; Polytechnic University of Milan;
   Universidad Carlos III de Madrid; University of Twente
RP Cassano, L (corresponding author), Politecn Milan, MIlan, Italy.
EM alessandro.palumbo@uniroma2.it; luca.cassano@polimi.it;
   bruno.luzzi@uniroma2.it; jahgutie@it.uc3m.es; revirieg@it.uc3m.es;
   giuseppe.bianchi@uniroma2.it; m.ottavi@utwente.nl
RI Palumbo, Alessandro/JOK-5391-2023; CASSANO, LUCA/KHW-0015-2024; Ottavi,
   Marco/H-4192-2011; Hernandez, Jose Alberto/G-2871-2016
OI CASSANO, LUCA/0000-0003-3824-7714; Ottavi, Marco/0000-0002-5064-7342;
   Hernandez, Jose Alberto/0000-0002-9551-4308; Palumbo,
   Alessandro/0000-0002-0034-6189
FU Spanish Agencia Estatal de Investigacion (AEI) [PID2019-104207RB-I00,
   RED2018-102585-T, P2018/TCS-4496]; Madrid Community research
   [6G-INTEGRATION-3 TSI-063000-2021-127]
FX J. A. Hernandez and P. Reviriego acknowledge the ACHILLES
   PID2019-104207RB-I00 and 6G-INTEGRATION-3 TSI-063000-2021-127 projects
   and the Go2Edge RED2018-102585-T network funded by the Spanish Agencia
   Estatal de Investigacion (AEI) 10.13039/501100011033 and the Madrid
   Community research project TAPIR-CM grant no. P2018/TCS-4496.
CR [Anonymous], 2022, PROJ ROS
   [Anonymous], 2022, IB RISC V COR
   Basak A, 2017, IEEE T INF FOREN SEC, V12, P1515, DOI 10.1109/TIFS.2017.2658544
   Basu K, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3315574
   Benz F., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P735, DOI 10.1109/FPL.2012.6339165
   Bloom G, 2009, 2009 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P100, DOI 10.1109/HST.2009.5224959
   Chawla NV, 2002, J ARTIF INTELL RES, V16, P321, DOI 10.1613/jair.953
   Chuan X, 2017, 2017 2ND IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), P91, DOI 10.1109/ICAM.2017.8242145
   COHEN J, 1960, EDUC PSYCHOL MEAS, V20, P37, DOI 10.1177/001316446002000104
   Danesh Wafi, 2021, J HARDWARE SYSTEMS S, V5, P237, DOI [10.1007/s41635-021-00122-4, DOI 10.1007/S41635-021-00122-4]
   Domas Christopher., 2018, HARDWARE BACKDOORS X
   Dong C, 2019, INT J DISTRIB SENS N, V15, DOI 10.1177/1550147719888098
   Dubeuf Jeremy., 2013, Proc. IEEE European Test Symposium (ETS), P1, DOI DOI 10.1109/ETS.2013.6569378
   Ender M, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P112, DOI 10.1145/3287624.3288742
   Farahmandi F, 2017, PR IEEE COMP DESIGN, P313, DOI 10.1109/ICCD.2017.55
   Feist T, 2012, White Paper, V5, P30
   Fern N, 2015, INT TEST CONF P
   Forte D., 2017, Journal of Hardware and Systems Security, V1, P85, DOI [10.1007/s41635-017-0001-6, DOI 10.1007/S41635-017-0001-6]
   Hasegawa K, 2018, IEEE TRUST BIG, P1891, DOI 10.1109/TrustCom/BigDataSE.2018.00287
   Hastie T., 2009, The Elements of Statistical Learning
   Hu W., 2017, 2017 IEEEACM INT C C
   Huang Z, 2020, IEEE ACCESS, V8, P10796, DOI 10.1109/ACCESS.2020.2965016
   Jin Y, 2012, PR IEEE COMP DESIGN, P131, DOI 10.1109/ICCD.2012.6378629
   Kotsiantis SB, 2007, INFORM-J COMPUT INFO, V31, P249
   Kuhn M., 2018, APPL PREDICTIVE MODE
   Kundu S, 2021, INT SYM QUAL ELECT, P414, DOI 10.1109/ISQED51717.2021.9424362
   Liu YJ, 2017, PROC INT CONF ANTI, P196, DOI 10.1109/ICASID.2017.8285773
   Martín I, 2018, EUR INTELL SECUR INF, P7, DOI 10.1109/EISIC.2018.00010
   Martín I, 2019, FUTURE GENER COMP SY, V97, P295, DOI 10.1016/j.future.2019.03.006
   Martín I, 2018, SECUR COMMUN NETW, DOI 10.1155/2018/5749481
   Nahiyan A, 2016, DES AUT CON, DOI 10.1145/2897937.2897992
   Pilato C, 2019, IEEE T VLSI SYST, V27, P913, DOI 10.1109/TVLSI.2018.2884742
   Potkonjak M, 2010, DES AUT CON, P633
   Roy JA, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P65, DOI 10.1109/HST.2008.4559052
   Salmani Hassan, 2013, Proceedings of the 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS), P190, DOI 10.1109/DFT.2013.6653605
   Salmani H, 2012, IEEE T INF FOREN SEC, V7, P76, DOI 10.1109/TIFS.2011.2164908
   Shila DM, 2015, IEEE HIGH PERF EXTR
   Sisejkovic D, 2019, PR GR LAK SYMP VLSI, P27, DOI 10.1145/3299874.3317983
   Snyder W., 2004, N AM SYSTEMC US GROU, P1
   Sunkavilli S, 2021, INT SYM QUAL ELECT, P504, DOI 10.1109/ISQED51717.2021.9424291
   Tehranipoor M, 2010, IEEE DES TEST COMPUT, V27, P10, DOI 10.1109/MDT.2010.7
   Tsoutsos NG, 2014, IEEE T EMERG TOP COM, V2, P81, DOI 10.1109/TETC.2013.2287186
   Wang XH, 2012, PROCEEDING OF THE 4TH INTERNATIONAL CONFERENCE ON PULPING, PAPERMAKING AND BIOTECHNOLOGY (ICPPB '12), VOLS. I AND II, P55, DOI 10.1109/DFT.2012.6378199
   Xiao K, 2016, COMPUTER, V49, P54, DOI 10.1109/MC.2016.226
   Zhang J, 2015, IEEE T COMPUT AID D, V34, P1148, DOI 10.1109/TCAD.2015.2422836
   Zhang JL, 2019, ACM T RECONFIG TECHN, V12, DOI 10.1145/3340557
NR 46
TC 3
Z9 3
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2022
VL 128
AR 102543
DI 10.1016/j.sysarc.2022.102543
EA MAY 2022
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q7TO
UT WOS:000802886800006
OA Green Published
DA 2024-07-18
ER

PT J
AU Singh, A
   Kumar, G
   Saha, R
   Conti, M
   Alazab, M
   Thomas, R
AF Singh, Arshdeep
   Kumar, Gulshan
   Saha, Rahul
   Conti, Mauro
   Alazab, Mamoun
   Thomas, Reji
TI A survey and taxonomy of consensus protocols for blockchains
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Consensus; Blockchain; Bitcoin; Protocol; Decentralization
ID PROOFS; SCHEME
AB Blockchain is an emerging decentralized and distributed technology. Along with the beneficial features of decentralization, transparency, and security the consensus algorithms of blockchains form key building blocks for this technology. Consensus protocol/algorithm helps to provide a decentralized decision making process. An efficient consensus algorithm is inclusive that engages all the participants to make their decision based on the conflicts of the blockchain networks. These consensus decisions lead to better quality outcomes of the blockchains and help to obtain the finality. Rigorous research is in process to upgrade or optimize the existing consensus protocols. The optimized or enhanced consensus protocols objectify to be suitable for Internet-of Thing (IoT) as the current versions of the protocols are not suitable for the resource-constrained environments due their complexity, hard configurations, mining techniques, high resource consumption, and explicit security loophole. In this paper, we present a survey of consensus protocols with a purpose to identify and discuss the existence of various consensus protocols available in literature. We emphasize on the genesis of the consensus protocols, particularly for Proof-of-X, byzantine fault tolerance, Paxos, and RAFT; we also include Directed Acyclic Graph (DAG) orientation of some contemporary algorithms. We discuss the variants of these genesis protocols. Our survey analyzes the advantages, disadvantages, and their applicability in IoTs. We enlist the categorical use of consensus algorithms in blockchains and other applications. Finally, we present several research trends and open issues emphasizing for consensus protocols emphasizing on IoTs. Compared to the other surveys in the field, our present survey objectifies to provide a more thorough summary of the most relevant protocols and application issues; this survey helps the researchers and the application developers to obtain an insight on the current status of the consensus protocols' suitability to deliver the desired functionalities in IoTs. The notified disadvantages of each of the protocol provide future scope for the industries and academia. To the best of our knowledge, such a comprehensive and summarized survey of consensus protocols including DAG-based protocols is unavailable in the literature and thus, our contribution claims are significant.
C1 [Singh, Arshdeep; Kumar, Gulshan; Saha, Rahul] Lovely Profess Univ, Sch Comp Sci & Engn, Punjab, India.
   [Kumar, Gulshan; Saha, Rahul; Conti, Mauro] Univ Padua, Dept Math, I-35131 Padua, Italy.
   [Alazab, Mamoun] Charles Darwin Univ, Casuarina, NT, Australia.
   [Thomas, Reji] Lovely Profess Univ, Sch Chem Engn & Phys Sci, Phagwara, India.
   [Thomas, Reji] Lovely Profess Univ, Div Res & Dev, Phagwara, India.
C3 Lovely Professional University; University of Padua; Charles Darwin
   University; Lovely Professional University; Lovely Professional
   University
RP Kumar, G (corresponding author), Lovely Profess Univ, Sch Comp Sci & Engn, Punjab, India.
EM gulshan3971@gmail.com
RI Conti, Mauro/F-9145-2012; Singh, Arshdeep/HZM-1093-2023; Alazab,
   Mamoun/AAG-6684-2021; Thomas, Reji/B-2669-2010
OI Conti, Mauro/0000-0002-3612-1934; Singh, Arshdeep/0000-0003-1588-8105;
   Alazab, Mamoun/0000-0002-1928-3704; Thomas, Reji/0000-0003-3588-2317;
   SAHA, RAHUL/0000-0003-3921-9512
CR Alsunaidi SJ, 2019, 2019 INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION SCIENCES (ICCIS), P384, DOI 10.1109/iccisci.2019.8716424
   Andrey Averin, 2019, 2019 International Conference "Quality Management, Transport and Information Security, Information Technologies" (IT&QM&IS). Proceedings, P124, DOI 10.1109/ITQMIS.2019.8928323
   [Anonymous], 2020, FREQUENTLY ASKED QUE
   [Anonymous], 2020, PRIVATE BLOCKCHAIN C
   [Anonymous], 2020, WHAT IS PROOF AUTHOR
   [Anonymous], 2020, Consensus Algorithms in Blockchain- Geeksforgeeks
   [Anonymous], 2020, DBFT ALGORITHM
   [Anonymous], 2020, BLOCKCHAIN ARCHITECT
   [Anonymous], 2020, WHAT IS TENDERMINT T
   [Anonymous], 2019, WHAT IS DELEGATED PR
   [Anonymous], 2020, PROOF OF INDIVIDUALI
   [Anonymous], 2020, PROOF AUTHORITY EXPL
   [Anonymous], 2020, UNDERSTANDING HYPERL
   [Anonymous], 2016, L6 BYZANTINE FAULT T
   [Anonymous], 2020, HOME CHIA NETWORK
   [Anonymous], 2020, STELLAR CONSENSUS PR
   [Anonymous], 2020, PROOF BURN CONSENSUS
   [Anonymous], 2020, PROOF ACTIVITY EXPLA, P66
   [Anonymous], 2020, LISK SDK OVERVIEW DO
   [Anonymous], 2020, ABOUT NEO SMART EC
   [Anonymous], 2020, CONSENSUSDAY 1 STELL
   [Anonymous], 2020, ABOUT GOCHAIN GOCHAI
   [Anonymous], 2020, ALGORAND PROTOCOL OV
   [Anonymous], 2020, DIFFERENCE RIPPLE XR
   [Anonymous], 2020, RAFT CONSENSUS ALGOR
   [Anonymous], 2018, PROOF OF APPROVAL DI
   [Anonymous], 2020, COUNTERPARTY
   [Anonymous], 2020, BEGINNERS GUIDE VECH
   [Anonymous], 2019, IEEE INT CONF COMM
   [Anonymous], 2020, PEERCOIN THE PIONEER
   [Anonymous], 2020, DELAYED PROOF WORK E
   [Anonymous], 2020, BLOCKCHAIN BURSTCOIN
   [Anonymous], 2020, IOHK CARDANO WHITEBO
   [Anonymous], 2020, HITCHHIKERS GUIDE CO
   [Anonymous], 2020, WHAT IS DASH CRYPTOC
   [Anonymous], 2020, REDDCOIN ANNOUNCES R
   [Anonymous], 2020, PAXOS AGREEMENT COMP
   [Anonymous], 2020, WHAT IS PEER PEER NE
   [Anonymous], 2020, PROOF REPUTATION GOC
   [Anonymous], 2020, FAT PROTOCOLS UNION
   [Anonymous], 2020, ALL NEM XEM HARVESTE
   [Anonymous], 2020, FUTURE BLOCKCHAIN PR
   [Anonymous], 2020, INTRO SAWTOOTH PBFT
   [Anonymous], 2020, PERSONHOOD
   [Anonymous], 2020, CHIA NETWORK PROVES
   [Anonymous], DGRYSKIAWESOME CONSE
   [Anonymous], 2020, DELAYED PROOF WORK D
   [Anonymous], 2020, HYPERLEDGER FABRIC E
   [Anonymous], 2014, USENIX ANN TECHNICAL
   [Anonymous], 2020, DELAYED PROOF WORK M
   [Anonymous], 2020, APACHE KUDU 5 MINUTE
   [Anonymous], 2020, PROS CONS DIFFERENT
   [Anonymous], 2020, INTRO SAWTOOTH LATES
   [Anonymous], 2020, CHIA NETWORK YOUTUBE
   [Anonymous], 2020, PROOF BURN EXPLAINED
   [Anonymous], 2020, REDDCOIN
   [Anonymous], 2020, INTRO STELLAR LEARN
   [Anonymous], 2018, BINANCE ACAD WHAT IS
   [Anonymous], 2020, QUICK INTRO BITCOIN
   [Anonymous], 2020, SLIMCOIN
   [Anonymous], 2020, OVERVIEW DECRED DOCU
   [Anonymous], 2016, STELLAR CONSENSUS PR
   [Anonymous], 2020, PAXOS ALGORITHM YOUT
   [Anonymous], 2014, SLIMCOIN PEER TO PEE
   [Anonymous], 2020, XRP RIPPLE
   [Anonymous], 2020, APACHE KUDU OVERVIEW
   [Anonymous], 2020, Cambridge English Dictionary
   [Anonymous], COORDICIDE ANNOUNCIN
   [Anonymous], 2020, ETHEREUM PROOF OF AU
   [Anonymous], 2020, COMP CENTRALIZED DEC
   [Anonymous], 2020, ANNOUNCING KOVAN A S
   [Anonymous], 2020, UNDERSTANDING RAFT C
   [Anonymous], 2020, OUROBOROS CARDANO
   [Anonymous], 2020, SECURITY DELAYED PRO
   [Anonymous], 2020, WHAT IS POI NEM DOCU
   [Anonymous], 2020, Apache Cassandra
   [Anonymous], 2020, POR BASIC CONSENSUS
   [Anonymous], 2020, DECRED AUTONOMOUS DI
   [Anonymous], 2020, BLOCKCHAIN NODES THE
   [Anonymous], 2020, HOME BURST WIKI
   [Anonymous], 2020, PROOF OF ACTIVITY PO
   [Anonymous], 2020, TENDERMINT EXPLAINED
   [Anonymous], 2020, DBFT 2 0 ALGORITHM
   [Anonymous], 2020, Delegated Proof-of-Stake Consensus (DPoS)-BitcoinWiki
   [Anonymous], 2020, BLOCKCHAIN TECHNOLOG
   [Anonymous], 2020, WHAT IS AZURE MICROS
   [Anonymous], 2020, POET 1 0 SPECIFICATI
   [Anonymous], 2020, WHAT IS NXT 2019 BEG
   [Anonymous], 2020, NEM LIGHTWALLET RELE
   [Anonymous], 2020, UNDERSTANDING EOS DE
   [Anonymous], 2020, PROOF ACTIVITY PROPO
   [Anonymous], 2017, N PAYMENTS MOBILECOI, P1
   [Anonymous], 2020, FAQ WHAT IS POI PROO
   [Anonymous], 2020, SLIMCOINS ADVANTAGES
   [Anonymous], 2020, WHAT IS COUNTERPARTY
   [Anonymous], 2020, INTRO NEM XEM PROOF
   Apache cassandra, 2020, TRUTH TUB CONS LIGHT
   Ateniese Giuseppe, 2014, Security and Cryptography for Networks. 9th International Conference (SCN 2014). Proceedings: LNCS 8642, P538, DOI 10.1007/978-3-319-10879-7_31
   Atlam Hany F., 2018, International Journal of Intelligent Systems and Applications, V10, P40, DOI 10.5815/ijisa.2018.06.05
   Baird L., 2016, Swirlds, Tech. Rep. SWIRLDS-TR-2016-01, V34, P9
   Baker J., 2011, Megastore: Providing scalable
   Bentov I., 2013, 4 0 PROOF ACTIVITY P, P1
   BitFury Group, 2015, White paper, V2015, P1
   Bodkhe U, 2020, IEEE ACCESS, V8, P54371, DOI 10.1109/ACCESS.2020.2981415
   Borge M, 2017, 2017 2ND IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY WORKSHOPS (EUROS&PW), P23, DOI 10.1109/EuroSPW.2017.46
   Bosri R, 2021, IEEE T NETW SCI ENG, V8, P1009, DOI 10.1109/TNSE.2020.3031179
   Boumal N, 2019, QUALITY, P1
   Bouraga S, 2021, EXPERT SYST APPL, V168, DOI 10.1016/j.eswa.2020.114384
   Brain P., 2017, PROOF BRAIN SMART SO, P7
   Bravo-Marquez F, 2019, 2019 IEEE INTERNATIONAL CONFERENCE ON DECENTRALIZED APPLICATIONS AND INFRASTRUCTURES (DAPPCON), P119, DOI 10.1109/DAPPCON.2019.00023
   Bruyn A, 2017, BLOCKCHAIN INTRO
   Burrows M, 2006, USENIX ASSOCIATION 7TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P335
   Buterin V., 2014, CISC VIS NETW IND GL, V3, DOI DOI 10.5663/APS.V1I1.10138
   Carrara GR, 2020, ANN TELECOMMUN, V75, P163, DOI 10.1007/s12243-020-00751-w
   Castro M, 1999, USENIX ASSOCIATION PROCEEDINGS OF THE THIRD SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '99), P173, DOI 10.1145/571637.571640
   Chakraborty S, 2020, LECT 18 PERMISSIONED
   Chand Saksham, FORMAL VERIFICATION
   Chase B., 2018, arXiv:1802.07242, DOI DOI 10.48550/ARXIV.1802.07242
   Chen CW, 2018, INT C PAR DISTRIB SY, P992, DOI [10.1109/ICPADS.2018.00132, 10.1109/PADSW.2018.8644609]
   Chen L, 2018, LECT NOTES COMPUT SC, V10616, P282, DOI 10.1007/978-3-319-69084-1_19
   Chen Tai-Yuan, DEXON HIGHLY SCALABL
   Cohen B., 2019, The chia network blockchain, V1, P1
   Colored Coins, 2018, BITSH TECHN WHIT PAP
   Conti M, 2019, COMPUT NETW, V164, DOI 10.1016/j.comnet.2019.106888
   De Angelis S., 2018, IT C CYB SEC
   De Prisco R, 2000, THEOR COMPUT SCI, V243, P35, DOI 10.1016/S0304-3975(00)00042-6
   Ding YP, 2020, P INT COMP SOFTW APP, P798, DOI 10.1109/COMPSAC48688.2020.0-164
   Du MX, 2020, IEEE ACCESS, V8, P87665, DOI 10.1109/ACCESS.2020.2993759
   Du MX, 2017, IEEE SYS MAN CYBERN, P2567, DOI 10.1109/SMC.2017.8123011
   Dwork C., 1993, Advances in Cryptology - CRYPTO '92. 12th Annual International Cryptology Conference Proceedings, P139
   Dziembowski S, 2015, LECT NOTES COMPUT SC, V9216, P585, DOI 10.1007/978-3-662-48000-7_29
   Ehmke C, 2018, 2018 IEEE/ACM 1ST INTERNATIONAL WORKSHOP ON EMERGING TRENDS IN SOFTWARE ENGINEERING FOR BLOCKCHAIN (WETSEB), P48, DOI 10.1145/3194113.3194122
   Elisabetta C., 2017, CRYPTO 2017 37 ANN I, P20
   Elsevier, 2020, What is Field-weighted Citation Impact (FWCI)?
   Ferdous M.S., 2020, BLOCKCHAIN CONSENSUS, P1
   Ferdous MS., 2020, ARXIV PREPRINT ARXIV
   Fu W, 2021, ARAB J SCI ENG, V46, P8137, DOI 10.1007/s13369-021-05427-8
   Fu X, 2021, SOFTWARE PRACT EXPER, V51, P1987, DOI 10.1002/spe.2748
   Gafni E, 2003, DISTRIB COMPUT, V16, P1, DOI [10.1007/s00446-002-0070-8, 10.1007/S00446-002-0070-8]
   Gai KK, 2020, LECT NOTES COMPUT SC, V12454, P110, DOI 10.1007/978-3-030-60248-2_8
   Garcia-Alfaro J, 2015, LECT NOTES COMPUT SC, V8872, P3
   Nguyen GT, 2018, J INF PROCESS SYST, V14, P101, DOI 10.3745/JIPS.01.0024
   Gramoli V, 2020, FUTURE GENER COMP SY, V107, P760, DOI 10.1016/j.future.2017.09.023
   Grewal S, 2020, MEDIUM 0114
   Hattab S., 2019, International Journal on Perceptive and Cognitive Computing, V5, P66, DOI 10.31436/ijpcc.v5i2.103
   Hazari SS, 2019, 2019 IEEE 9TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC), P916, DOI 10.1109/CCWC.2019.8666535
   Honnavalli P. B., 2020, BLOCKCHAIN APPL, P31, DOI DOI 10.1007/978-3-030-52535-4_4
   Hou L, 2021, IEEE COMMUN LETT, V25, P2753, DOI 10.1109/LCOMM.2021.3079201
   Hu Y., 2019, ADV INTELLIGENT SYST
   Jakobsson M, 1999, INT FED INFO PROC, V23, P258
   Jennath H. S., 2020, ICDSMLA 2019. Proceedings of the 1st International Conference on Data Science, Machine Learning and Applications. Lecture Notes in Electrical Engineering (LNEE 601), P637, DOI 10.1007/978-981-15-1420-3_68
   Khamar J., 2020, DATA SCI INTELLIGENT, V52, P363
   Kim JT, 2018, I C INF COMM TECH CO, P932, DOI 10.1109/ICTC.2018.8539561
   Konnov A, 2010, JUVENILE DELINQUENCY IN EUROPE AND BEYOND: RESULTS OF THE SECOND INTERNATIONAL SELF-REPORT DELINQUENCY STUDY, P359, DOI 10.1007/978-0-387-95982-5_25
   Lamport L, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P307
   LAMPORT L, 1982, ACM T PROGR LANG SYS, V4, P382, DOI 10.1145/357172.357176
   Lamport L, 2006, DISTRIB COMPUT, V19, P79, DOI 10.1007/s00446-006-0005-x
   Lamport L, 2009, PODC'09: PROCEEDINGS OF THE 2009 ACM SYMPOSIUM ON PRINCIPLES OF DISTRIBUTED COMPUTING, P312, DOI 10.1145/1582716.1582783
   Lamport Leslie, 2001, PAXOS MADE SIMPLE
   Lei K, 2018, INT C PAR DISTRIB SY, P604, DOI [10.1109/PADSW.2018.8644933, 10.1109/ICPADS.2018.00084]
   Lewenberg Y, 2015, LECT NOTES COMPUT SC, V8975, P528, DOI 10.1007/978-3-662-47854-7_33
   Li KJ, 2017, 2017 19TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS (HPCC) / 2017 15TH IEEE INTERNATIONAL CONFERENCE ON SMART CITY (SMARTCITY) / 2017 3RD IEEE INTERNATIONAL CONFERENCE ON DATA SCIENCE AND SYSTEMS (DSS), P466, DOI 10.1109/HPCC-SmartCity-DSS.2017.61
   Li M, 2021, FUTURE GENER COMP SY, V115, P406, DOI 10.1016/j.future.2020.09.038
   Li M, 2020, IEEE T IND INFORM, V16, P6564, DOI 10.1109/TII.2020.2974537
   Liu L, 2022, FUTURE GENER COMP SY, V128, P158, DOI 10.1016/j.future.2021.08.023
   Liu L, 2020, J PARALLEL DISTR COM, V145, P1, DOI 10.1016/j.jpdc.2020.05.014
   Malkhi Dahlia., 2008, STOPPABLE PAXOS
   Mao Y., 2008, OSDI
   Martin JP, 2006, IEEE T DEPEND SECURE, V3, P202, DOI 10.1109/TDSC.2006.35
   Milutinovic M, 2016, SYSTEX 2016: 1ST WORKSHOP ON SYSTEM SOFTWARE FOR TRUSTED EXECUTION, DOI 10.1145/3007788.3007790
   Moniz H., 2020, The istanbul bft consensus algorithm
   Moraru Iulian, EGALITARIAN PAXOS
   Nakahara R., 2018 IEEE 7 GLOB C C, P746
   Nakahara Shinichi, 2019, European Journal of Taxonomy, P1, DOI 10.5852/ejt.2019.551
   NEM, 2018, NEM WHIT PAP
   Notions S., 2011, CRYPTOGRAPHIC HASH F, P1
   Ogawa T, 2018, IEEE 2018 INTERNATIONAL CONGRESS ON CYBERMATICS / 2018 IEEE CONFERENCES ON INTERNET OF THINGS, GREEN COMPUTING AND COMMUNICATIONS, CYBER, PHYSICAL AND SOCIAL COMPUTING, SMART DATA, BLOCKCHAIN, COMPUTER AND INFORMATION TECHNOLOGY, P1212, DOI 10.1109/Cybermatics_2018.2018.00215
   Ouattara H.F., 2017, BLOCKCHAIN CONSENSUS, P304
   Ousterhout J, 2016, CS ILLINOIS DISTINGU
   Panda SS, 2019, TENCON IEEE REGION, P908, DOI [10.1109/TENCON.2019.8929439, 10.1109/tencon.2019.8929439]
   Park S, 2018, LECT NOTES COMPUT SC, V10957, P480, DOI 10.1007/978-3-662-58387-6_26
   Poirot V., 2019, P INT C EMBEDDED WIR, P1
   Popov Serguei, 2019, FPC BI FAST PROBABIL
   Pournaras E, 2019, PROOF WITNESS PRESEN
   Primer T., 2018, BLOCKCHAIN, P38
   Qu XD, 2021, IEEE T PARALL DISTR, V32, P2074, DOI 10.1109/TPDS.2021.3056773
   QuantumMechanic, 2011, PROOF STAK INST PROO
   Reddy BS, 2020, INT CON DISTR COMP S, P1243, DOI 10.1109/ICDCS47774.2020.00159
   Ren, 2014, PROOF STAKE VELOCITY
   Rong Y., 2018, PROOF REPUTATION REP, V1
   Salimitari M., 2018, SURVEY CONSENSUS PRO, P1
   Salimitari M, 2020, INTERNET THINGS-NETH, V11, DOI 10.1016/j.iot.2020.100212
   Samy Hossam, 2021, AIN SHAMS ENG J
   Shah J.C., COMMUNICATION INTELL, V120
   Rahman MS, 2020, IEEE T ENG MANAGE, V67, P1476, DOI 10.1109/TEM.2019.2960829
   Sharma K., 2019, 2019 10 INT C COMPUT, P1
   Sharma K, 2019, INT CONF COMPUT
   Sherman AT, 2019, IEEE SECUR PRIV, V17, P72, DOI 10.1109/MSEC.2019.2893730
   Shoker A, 2017, 2017 IEEE 16TH INTERNATIONAL SYMPOSIUM ON NETWORK COMPUTING AND APPLICATIONS (NCA), P393
   Shuliar T., 2019, PROOF VALUE ALIENATI
   Sompolinsky Y., 2018, Cryptol. ePrint Arch.
   Sompolinsky Y, 2015, LECT NOTES COMPUT SC, V8975, P507, DOI 10.1007/978-3-662-47854-7_32
   Sompolinsky Yonatan, 2013, FAST MONEY GROWS TRE
   Sompolinsky Yonatan, SPECTRE SERIALIZATIO
   Srivastava A., 2018, INT J INFORMAT TECHN, V7, P1
   Sultan Karim, 2018, 11th IADIS International Conference. Information Systems 2018. Proceedings, P49
   Tasca P, 2019, LEDGER-PITTSBURGH, V4, P1, DOI 10.5195/LEDGER.2019.140
   Thin WYMM, 2018, IEEE INT C ENG COMP, P197, DOI 10.1109/ICECCS2018.2018.00031
   Tian YL, 2022, IEEE T IND INFORM, V18, P1918, DOI 10.1109/TII.2021.3097131
   University of Engineering and Technology, 2018, 2018 12 INT C OP SOU, P54
   Vranken H, 2017, CURR OPIN ENV SUST, V28, P1, DOI 10.1016/j.cosust.2017.04.011
   Wang C, 2017, PROCEEDINGS OF THE 2017 SYMPOSIUM ON CLOUD COMPUTING (SOCC '17), P94, DOI 10.1145/3127479.3128609
   Wang Qin, DIVING DAG BASED BLO
   Wang WB, 2019, IEEE ACCESS, V7, P22328, DOI 10.1109/ACCESS.2019.2896108
   Xiao Y, 2020, IEEE COMMUN SURV TUT, V22, P1432, DOI 10.1109/COMST.2020.2969706
   Yaga D., NIST IR 8202
   Yang F, 2019, IEEE ACCESS, V7, P118541, DOI 10.1109/ACCESS.2019.2935149
   Yu ZY, 2018, INT C PAR DISTRIB SY, P1010, DOI [10.1109/ICPADS.2018.00135, 10.1109/PADSW.2018.8645047]
   Zaman MU, 2019, CONSUM COMM NETWORK, DOI 10.1109/ccnc.2019.8651742
   Zhang SJ, 2020, ICT EXPRESS, V6, P93, DOI 10.1016/j.icte.2019.08.001
   Zheng ZB, 2017, IEEE INT CONGR BIG, P557, DOI 10.1109/BigDataCongress.2017.85
   Zile K, 2018, APPL COMPUT SYST, V23, P12, DOI 10.2478/acss-2018-0002
NR 222
TC 20
Z9 20
U1 2
U2 22
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2022
VL 127
AR 102503
DI 10.1016/j.sysarc.2022.102503
EA MAY 2022
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q3FZ
UT WOS:000802579100002
DA 2024-07-18
ER

PT J
AU Zerrouki, F
   Ouchani, S
   Bouarfa, H
AF Zerrouki, Fahem
   Ouchani, Samir
   Bouarfa, Hafida
TI A survey on silicon PUFs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Physical Unclonable Function; Silicon PUFs; Performance; Security;
   Cryptographic key generation; Authentication
ID PHYSICAL UNCLONABLE FUNCTIONS; AUTHENTICATION PROTOCOL; RING OSCILLATOR;
   KEY-EXCHANGE; ARBITER PUF; GLITCH PUF; IOT; SCHEME; RELIABILITY;
   MECHANISMS
AB Integrated Circuits (ICs) and electronic devices have become an integral part of daily human life (mobile, home, car, etc.). However, specific security measures should be taken to protect the communicated information to and from these devices. However, the existing conventional security primitives require large amounts of memory capacity, processing power, and energy resources that contradict the specific nature of devices. On the other hand, they store secret keys on the devices for future use, making them vulnerable to physical attacks. A new concept, known as Physically Unclonable Functions (PUFs), has been recently investigated to mitigate this problem. A PUF is a hardware-specific security primitive uses the randomness found in the disorder of physical media caused by the manufacturing variation process to provide cryptographic functionalities. Consequently, PUFs are inexpensive to fabricate, prohibitively challenging to duplicate, admit no compact mathematical representation, and are intrinsically tamper-resistant. This manuscript gives a complete survey of PUFs as a promising research field in security with a wide application, especially with connected devices. First, we motivate our contribution by comparing it with the existing surveys about PUFs. Then we provide the needed background to understand PUF architectures and applications by covering: the variability and randomness concepts, their classes, and properties. Then, we survey the existing initiatives related to silicon PUFs in terms of implementation and design used to extract unique secret information from the physical characteristics of an integrated circuit. In addition, we compare the surveyed works in terms of performance and security. Furthermore, we classify and compare the existing silicon PUF applications and use cases. Before concluding, we give the principal metrics used to evaluate the PUFs' performance and present some related attacks. Finally, we talk about the current limitations of silicon PUF architectures and applications, and we look at and talk about research opportunities and major trends.
C1 [Zerrouki, Fahem; Bouarfa, Hafida] Univ Blida 1, Fac Sci, Lab LRDSI, BP 270,Route Soumaa, Blida, Algeria.
   [Ouchani, Samir] Lineact CESI, Aix En Provence, France.
RP Zerrouki, F (corresponding author), Univ Blida 1, Fac Sci, Lab LRDSI, BP 270,Route Soumaa, Blida, Algeria.
EM ze.fahem@gmail.com; souchani@cesi.fr; hafidabouarfa@hotmail.com
OI Ouchani, Samir/0000-0002-7997-8225; Zerrouki, Fahem/0000-0002-9877-413X
CR Aarestad J, 2013, IEEE DES TEST, V30, P17, DOI 10.1109/MDT.2013.2247459
   Adames IAB, 2016, 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), P317, DOI 10.1145/2902961.2903044
   Al-Haidary M., 2019, 2019 ADV SCI ENG TEC, P1
   Alladi T, 2020, IEEE T VEH TECHNOL, V69, P15068, DOI 10.1109/TVT.2020.3033060
   Aman MN, 2017, IEEE INTERNET THINGS, V4, P1327, DOI 10.1109/JIOT.2017.2703088
   Anandakumar NN, 2021, INTEGRATION, V81, P175, DOI 10.1016/j.vlsi.2021.06.001
   [Anonymous], 2014, 2014 DESIGN AUTOMATI
   Ardakani A, 2018, INTEGRATION, V62, P371, DOI 10.1016/j.vlsi.2018.04.017
   Avvaru SVS, 2020, IEEE T INF FOREN SEC, V15, P2485, DOI 10.1109/TIFS.2020.2968113
   Avvaru SVS, 2019, PR GR LAK SYMP VLSI, P287, DOI 10.1145/3299874.3318019
   Badar HMS, 2021, IEEE T SMART GRID, V12, P4426, DOI 10.1109/TSG.2021.3072244
   Bansal G, 2021, IEEE T VEH TECHNOL, V70, P12088, DOI 10.1109/TVT.2021.3116163
   Cai XM, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102146
   Calhoun J, 2019, CRYPTOGRAPHY-BASEL, V3, DOI 10.3390/cryptography3030018
   Cao YN, 2021, IEEE INT SYMP PARAL, P876, DOI 10.1109/ISPA-BDCloud-SocialCom-SustainCom52081.2021.00124
   Chang CH, 2017, IEEE CIRC SYST MAG, V17, P32, DOI 10.1109/MCAS.2017.2713305
   Chatterjee D., 2020, IACR CRYPTOL EPRINT, P471
   Chatterjee D, 2020, ICCAD-IEEE ACM INT
   Chaudhry S.A., 2020, IN PRESS, P82
   Delvaux J, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2818186
   Dodis Y, 2008, SIAM J COMPUT, V38, P97, DOI 10.1137/060651380
   Dubrova E, 2019, 2019 4TH IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY WORKSHOPS (EUROS&PW), P264, DOI 10.1109/EuroSPW.2019.00036
   El-Hajj M, 2019, SENSORS AND ELECTRONIC INSTRUMENTATION ADVANCES (SEIA' 19), P216
   Farha F, 2021, IEEE INTERNET THINGS, V8, P5904, DOI 10.1109/JIOT.2020.3032518
   Ganji F., 2018, LEARNABILITY PHYS UN
   Ganji F, 2019, IEEE ACCESS, V7, P122513, DOI 10.1109/ACCESS.2019.2938408
   Gao MZ, 2014, DES AUT CON, DOI 10.1145/2593069.2593072
   Gao YS, 2016, IEEE ACCESS, V4, P61, DOI 10.1109/ACCESS.2015.2503432
   Gassend B, 2002, 18TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, PROCEEDINGS, P149, DOI 10.1109/CSAC.2002.1176287
   Gebali F., 2022, Frontiers Sens., V2, DOI 10.3389/Fsens
   Gope P, 2022, IEEE T IND INFORM, V18, P1971, DOI 10.1109/TII.2021.3096048
   Gu CY, 2017, ACM T RECONFIG TECHN, V10, DOI 10.1145/3053681
   Guajardo J, 2007, LECT NOTES COMPUT SC, V4727, P63
   Guo QL, 2018, ASIAN TEST SYMPOSIUM, P115, DOI 10.1109/ATS.2018.00032
   Halak B., 2018, Physically Unclonable Functions
   Helfmeier C, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P1, DOI 10.1109/HST.2013.6581556
   Helinski R, 2009, DES AUT CON, P676
   Herder C, 2014, P IEEE, V102, P1126, DOI 10.1109/JPROC.2014.2320516
   Hori Y., 2010, Proceedings 2010 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2010), P298, DOI 10.1109/ReConFig.2010.24
   Huang J.Q., 2018, 2018 14 IEEE INT C S, P1, DOI 10.1109/ICSICT.2018.8565728
   Huang Z, 2021, ELECTRONICS-SWITZ, V10, DOI 10.3390/electronics10233039
   Idriss TA, 2021, IEEE ACCESS, V9, P80546, DOI 10.1109/ACCESS.2021.3084903
   Jiang Q, 2021, COMPUT COMMUN, V173, P45, DOI 10.1016/j.comcom.2021.03.022
   Jiang Q, 2019, IEEE INT CONF COMMUN, DOI [10.1109/ICCChina.2019.8855828, 10.1109/iccchina.2019.8855828]
   Joshi S, 2017, IEEE POTENTIALS, V36, P38, DOI 10.1109/MPOT.2015.2490261
   Kalanadhabhatta S, 2020, IEEE T VLSI SYST, V28, P1740, DOI 10.1109/TVLSI.2020.2979269
   Karakoyunlu D, 2010, IEEE INT WORKS INFOR
   Kaveh M., 2020, 2020 20 IEEE INT C, P1, DOI DOI 10.1109/eeeic/icpseurope49358.2020.9160596
   Kaya T, 2020, ANALOG INTEGR CIRC S, V102, P415, DOI 10.1007/s10470-019-01474-2
   Khalafalla M, 2019, DES AUT TEST EUROPE, P204, DOI [10.23919/DATE.2019.8714862, 10.23919/date.2019.8714862]
   Kish LB, 2017, FLUCT NOISE LETT, V16, DOI 10.1142/S021947751750002X
   Kohnhäuser F, 2015, LECT NOTES COMPUT SC, V9229, P3, DOI 10.1007/978-3-319-22846-4_1
   Kroeger T, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1000, DOI 10.23919/DATE51398.2021.9474137
   Kumar A., 2016, INT J CONTROL THEORY, V9, P115
   Kumar S., 2018, THESIS U TOLEDO
   Kumar SS, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P67, DOI 10.1109/HST.2008.4559053
   Kwon D, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21186039
   Lee JW, 2004, 2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P176, DOI 10.1109/VLSIC.2004.1346548
   Lee TF, 2021, J INF SECUR APPL, V59, DOI 10.1016/j.jisa.2021.102817
   Li Z, 2019, 2019 IEEE 4TH INTERNATIONAL CONFERENCE ON SIGNAL AND IMAGE PROCESSING (ICSIP 2019), P722, DOI [10.1109/siprocess.2019.8868387, 10.1109/SIPROCESS.2019.8868387]
   Liang W, 2016, MICROPROCESS MICROSY, V45, P56, DOI 10.1016/j.micpro.2016.03.012
   Lim D, 2005, IEEE T VLSI SYST, V13, P1200, DOI 10.1109/TVLSI.2005.859470
   Ling MM, 2012, PROCEEDINGS OF THE 2012 EIGHTH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND SECURITY (CIS 2012), P530, DOI 10.1109/CIS.2012.125
   Lofstrom K., 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056), P372, DOI 10.1109/ISSCC.2000.839821
   Ma QQ, 2018, ASIA S PACIF DES AUT, P97, DOI 10.1109/ASPDAC.2018.8297289
   Machida T, 2014, ACSIS-ANN COMPUT SCI, V2, P871
   Machida Takanori, 2015, The Scientific World Journal, V2015
   Maes R., 2013, Physically Unclonable Functions: Constructions, Properties and Applications, P11, DOI [10.1007/978-3-642-41395-7_2, DOI 10.1007/978-3-642-41395-7_2]
   Maes R., 2008, P 3 BEN WORKSH INF S
   Maes R., 2010, TRUST 2010 WORKSHOP
   Maes R, 2010, INFORM SEC CRYPT TEX, P3, DOI 10.1007/978-3-642-14452-3_1
   Mahmood K., 2021, Journal of Information Security and Applications, V61, DOI [10.1016/j.jisa.2021.102900, DOI 10.1016/J.JISA.2021.102900]
   Mahmoud A., 2013, IACR CRYPTOLOGY EPRI, V2013, P632
   Maiti A., 2012, THESIS
   Maiti A, 2011, J CRYPTOL, V24, P375, DOI 10.1007/s00145-010-9088-4
   Majzoobi Mehrdad, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P670, DOI 10.1109/ICCAD.2008.4681648
   Marchand C, 2018, IEEE T COMPUT AID D, V37, P97, DOI 10.1109/TCAD.2017.2702607
   McGrath T, 2019, APPL PHYS REV, V6, DOI 10.1063/1.5079407
   Merli D., 2011, P WORKSH EMB SYST SE, P1, DOI [10.1145/2072274.2072276, DOI 10.1145/2072274.2072276]
   Merli D, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P19, DOI 10.1109/HST.2013.6581559
   Mershad K, 2021, VEH COMMUN, V32, DOI 10.1016/j.vehcom.2021.100392
   Miskelly J, 2018, INT CONF DIGIT SIG
   Mispan MS, 2018, DES AUT TEST EUROPE, P467, DOI 10.23919/DATE.2018.8342054
   Moreno J.H.M., 2019, THESIS NAT I ASTR OP
   Mostafa A, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20164361
   Mughal MA, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON SMART INTERNET OF THINGS (SMARTIOT 2018), P160, DOI [10.1109/SmartIoT.2018.000-7, 10.1109/SmartIoT.2018.00037]
   Najafi F, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21062009
   Nguyen P.H., 2019, IACR T CRYPTOGRAPH H, P243, DOI [10.46586/ tches.v2019.i4.243-290, DOI 10.46586/TCHES.V2019.I4.243-290, 10.13154/tches.v2019.i4.243, DOI 10.13154/TCHES.V2019.I4.243-290, 10.46586/tches.v2019.i4.243-290]
   Ning HS, 2020, IET CIRC DEVICE SYST, V14, P407, DOI 10.1049/iet-cds.2019.0175
   Nithyanand R, 2011, PROCEEDINGS OF THE 18TH ACM CONFERENCE ON COMPUTER & COMMUNICATIONS SECURITY (CCS 11), P825
   Noor NQM, 2017, INT J ADV COMPUT SC, V8, P128
   Ouchani S, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102259
   Ozturk E, 2008, IEEE INT SYMP CIRC S, P3194, DOI 10.1109/ISCAS.2008.4542137
   Papakonstantinou I., 2018, Computer and Network Security Essentials, P427
   Pappu R, 2002, SCIENCE, V297, P2026, DOI 10.1126/science.1074376
   Petrenko K, 2019, J INF SECUR APPL, V46, P151, DOI 10.1016/j.jisa.2019.03.007
   Pu C, 2020, 2020 26TH IEEE INTERNATIONAL SYMPOSIUM ON LOCAL AND METROPOLITAN AREA NETWORKS (IEEE LANMAN), DOI 10.1109/lanman49260.2020.9153239
   Puchinger S., 2015, SCC 2015; 10th International ITG Conference on Systems, P1
   Qingqing Chen, 2011, 2011 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), P134, DOI 10.1109/HST.2011.5955011
   Ravishankar Y., 2015, THESIS G MASON U FAI
   Roel M., 2012, PHYS UNCLONABLE FUNC
   Rostami M, 2014, IEEE T EMERG TOP COM, V2, P37, DOI 10.1109/TETC.2014.2300635
   Rührmair U, 2014, DES AUT TEST EUROPE
   Rührmair U, 2014, LECT NOTES COMPUT SC, V8731, P476, DOI 10.1007/978-3-662-44709-3_26
   Rührmair U, 2013, IEEE T INF FOREN SEC, V8, P1876, DOI 10.1109/TIFS.2013.2279798
   Rührmair U, 2010, INFORM SEC CRYPT TEX, P79, DOI 10.1007/978-3-642-14452-3_4
   Rührmair U, 2010, PROCEEDINGS OF THE 17TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'10), P237, DOI 10.1145/1866307.1866335
   Sahoo DP, 2018, IEEE T COMPUT, V67, P403, DOI 10.1109/TC.2017.2749226
   Sahoo DP, 2015, IEEE T COMPUT AID D, V34, P1334, DOI 10.1109/TCAD.2015.2448677
   Sahoo DP, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P50, DOI 10.1109/HST.2014.6855567
   Sala R. D., 2021, CRYPTOGRAPHY-BASEL, V5, P23
   Schuster Dieter, 2014, Trust and Trustworthy Computing. 7th International Conference, TRUST 2014. Proceedings: LNCS 8564, P101, DOI 10.1007/978-3-319-08593-7_7
   Shi JY, 2020, IEEE T COMPUT AID D, V39, P2138, DOI 10.1109/TCAD.2019.2962115
   Shimizu K, 2012, IEICE T FUND ELECTR, VE95A, P223, DOI 10.1587/transfun.E95.A.223
   Simons P., 2012, Proceedings 2012 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST 2012), P7, DOI 10.1109/HST.2012.6224311
   Strieder Emanuele, 2021, IEEE T EMERG TOP COM, P1, DOI 10.46586/tches.v2021.i2.1-36
   Su Y, 2008, IEEE J SOLID-ST CIRC, V43, P69, DOI 10.1109/JSSC.2007.910961
   Sudhanya P, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), P81, DOI 10.1109/WiSPNET.2016.7566095
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Suh GE, 2007, IEEE DES TEST COMPUT, V24, P570, DOI 10.1109/MDT.2007.179
   Suresh V., 2018, P SEC COMP COMM BANG, P377
   Suzuki D, 2010, LECT NOTES COMPUT SC, V6225, P366, DOI 10.1007/978-3-642-15031-9_25
   Tebelmann L, 2021, LECT NOTES COMPUT SC, V12244, P293, DOI 10.1007/978-3-030-68773-1_14
   Tebelmann L, 2019, LECT NOTES COMPUT SC, V11421, P43, DOI 10.1007/978-3-030-16350-1_4
   Tuyls P, 2006, LECT NOTES COMPUT SC, V4249, P369
   van Dijk M, 2014, DES AUT TEST EUROPE
   Vatajelu EI, 2019, IEEE INT ON LINE, P115, DOI [10.1109/iolts.2019.8854387, 10.1109/IOLTS.2019.8854387]
   Verbauwhede Ingrid, 2011, P 21 ED GREAT LAK S, P455
   Wang WZ, 2022, IEEE INTERNET THINGS, V9, P8883, DOI 10.1109/JIOT.2021.3117762
   Wisiol N., 2020, IACR T CRYPTOGRAPHIC, P97, DOI [DOI 10.46586/TCHES.V2020.I3.97-120, 10.13154/tches.v2020.i3.97-120]
   Xiong WJ, 2020, IEEE T INF FOREN SEC, V15, P2053, DOI 10.1109/TIFS.2019.2955788
   Yanambaka VP, 2019, IEEE T CONSUM ELECTR, V65, P388, DOI 10.1109/TCE.2019.2926192
   Yang B, 2016, LECT NOTES COMPUT SC, V9866, P130, DOI 10.1007/978-3-319-45871-7_9
   Yao Y, 2013, DES AUT TEST EUROPE, P422
   Yu M.-D. M., 2010, 35 ANN GOMACTECH C M
   Yu WZ, 2018, J ELECTRON TEST, V34, P587, DOI 10.1007/s10836-018-5746-5
   Zeadally S., 2019, ARXIV190712525
   Zerrouki F., 2021, INT C MOD DAT ENG, P121
   Zerrouki F., 2021, Procedia Comput. Sci, V191, P215, DOI [10.1016/j.procs.2021.07.027, DOI 10.1016/J.PROCS.2021.07.027]
   Zhang JL, 2014, J COMPUT SCI TECH-CH, V29, P664, DOI 10.1007/s11390-014-1458-1
   Zhang JL, 2015, IEEE T INF FOREN SEC, V10, P1137, DOI 10.1109/TIFS.2015.2400413
   Zheng JX, 2014, TENTH 2014 ACM/IEEE SYMPOSIUM ON ARCHITECTURES FOR NETWORKING AND COMMUNICATIONS SYSTEMS (ANCS'14), P255, DOI 10.1145/2658260.2661776
   Zheng Y., 2021, PUF BASED MUTUAL AUT
NR 143
TC 9
Z9 10
U1 5
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2022
VL 127
AR 102514
DI 10.1016/j.sysarc.2022.102514
EA MAY 2022
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q3FZ
UT WOS:000802579100005
DA 2024-07-18
ER

PT J
AU Xia, Q
   Yan, SM
   Chen, HX
   Zhu, DK
   Aydin, HK
AF Xia, Qin
   Yan, Songming
   Chen, Haoxuan
   Zhu, Dakai
   Aydin, Hakan
TI Preference-oriented partitioning for multiprocessor real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Multiprocessor; Partitioned scheduling;
   Fixed-priority; Preference-oriented tasks
ID PRIORITY ASSIGNMENT
AB Recently, real-time application models where tasks may have as early as possible (ASAP) or as late as possible (ALAP) execution preferences, while meeting their deadlines, have been proposed and studied. In this work we consider the preference-oriented (PO) real-time scheduling problem for multiprocessor systems. Specifically, we focus on partitioned scheduling of fixed-priority preference-oriented real-time tasks on multiprocessor platforms. Firstly, we explore the use of the Reverse-Preference Priority Assignment (RPPA) scheme, where ALAP tasks are assigned higher priority compared to ASAP tasks on a given processor. Counter-intuitively, this helps the tasks to better fulfill their execution preferences when deployed in the context of the Preference-Oriented Fixed-Priority (POFP) scheduler. Then, considering the complementary execution preferences of the ASAP and ALAP tasks, we propose a preference-oriented partitioning algorithm to allocate tasks to processors. Finally, we extend the algorithm to exploit the period information about the ALAP and ASAP tasks when making the task allocation decisions. The proposed RPPA and preference-oriented partitioning algorithms are evaluated through extensive simulations. The results show that, when the POFP scheduler is adopted, RPPA can significantly improve the execution preferences of ALAP tasks with only marginal impact on ASAP tasks compared to the state-of-the-art priority assignment schemes. Furthermore, compared to the classical utilization based worst-fit-decreasing (WFD) partitioning scheme, the proposed PO partitioning schemes provide more opportunities for both ASAP and ALAP tasks to better fulfill their execution preferences, especially when combined with RPPA and POFP scheduling on each processor.
C1 [Xia, Qin; Yan, Songming] Xi An Jiao Tong Univ, Sch Elect & Informat Engn, Xian, Peoples R China.
   [Chen, Haoxuan] Xi An Jiao Tong Univ, Sch Energy & Power Engn, Xian, Peoples R China.
   [Zhu, Dakai] Univ Texas San Antonio, Dept Comp Sci, San Antonio, TX 78249 USA.
   [Aydin, Hakan] George Mason Univ, Dept Comp Sci, Fairfax, VA 22030 USA.
C3 Xi'an Jiaotong University; Xi'an Jiaotong University; University of
   Texas System; University of Texas at San Antonio (UTSA); George Mason
   University
RP Zhu, DK (corresponding author), Univ Texas San Antonio, Dept Comp Sci, San Antonio, TX 78249 USA.
EM dakai.zhu@utsa.edu
RI Chen, Haoxuan/HTQ-6241-2023; Zhu, Dakai/L-8034-2015
OI Zhu, Dakai/0000-0002-1938-9947
CR [Anonymous], 1973, THESIS MIT
   Audsley N., 1993, 5 EUR WORKSH REAL TI, P36
   Audsley NC, 2001, INFORM PROCESS LETT, V79, P39, DOI 10.1016/S0020-0190(00)00165-4
   Begam R., 2014, P 12 IEEE INT C EMB
   Begam R, 2016, J SYST ARCHITECT, V69, P1, DOI 10.1016/j.sysarc.2016.07.005
   Bini E, 2004, EUROMICRO, P196, DOI 10.1109/EMRTS.2004.1311021
   CHETTO H, 1989, IEEE T SOFTWARE ENG, V15, P1261, DOI 10.1109/TSE.1989.559777
   Davis R, 1995, IEEE REAL TIME, P100, DOI 10.1109/REAL.1995.495200
   Davis RI, 2016, J SYST ARCHITECT, V65, P64, DOI 10.1016/j.sysarc.2016.04.002
   Emberson P., 2010, P INT WORKSH AN TOOL
   Guo Y., 2013, P 1 WORKSH HIGH REL
   Guo YF, 2017, J SYST ARCHITECT, V78, P68, DOI 10.1016/j.sysarc.2017.06.008
   Guo YF, 2015, J SYST ARCHITECT, V61, P127, DOI 10.1016/j.sysarc.2014.12.001
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   López JM, 2004, REAL-TIME SYST, V28, P39, DOI 10.1023/B:TIME.0000033378.56741.14
   Roy A, 2021, SUSTAIN COMPUT-INFOR, V29, DOI 10.1016/j.suscom.2020.100474
   Su H, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2984633
   Xia Q, 2018, REAL TIM SYST SYMP P, P135, DOI 10.1109/RTSS.2018.00023
NR 19
TC 0
Z9 0
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2022
VL 126
AR 102468
DI 10.1016/j.sysarc.2022.102468
EA APR 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1B3GY
UT WOS:000792328200006
DA 2024-07-18
ER

PT J
AU Zoni, D
   Galimberti, A
AF Zoni, Davide
   Galimberti, Andrea
TI Cost-effective fixed-point hardware support for RISC-V embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Fixed-point arithmetic; Efficient computing; Power-performance; Embedded
   systems; Compilers; Microarchitecture
ID DESIGN; ENERGY; EXTENSIONS
AB With the ever-increasing energy-efficiency requirements for the computing platforms at the edge, precision tuning techniques highlight the possibility of improving the efficiency of floating-point computations by selectively lowering the precision of intermediate operations without affecting the accuracy of the final result. Recent trends also demonstrated the possibility of successfully employing fixed-point computations in place of floating-point ones to further optimize the efficiency in the high-performance computing (HPC) domain. However, the use of integer functional units to support the execution of fixed-point operations in embedded platforms can severely degrade the energy-delay product (EDP). This work presents a cost-effective architecture to efficiently support fixed-point computations in embedded systems with two goals. On the one hand, it allows replacing the floating-point computations, with meaningful area and EDP improvements. On the other hand, it can complement the FPU, providing flexibility in selecting the best arithmetic for the target applications depending on their accuracy and performance requirements. Experimental results were collected from a representative set of floating-point-intensive applications executed on six variants of the baseline system-on chip (SoC). We compared the efficiency of different floating-and fixed-point architectures in terms of accuracy, area, and EDP. Our fixed-point solution demonstrated a 0.651 EDP, normalized with respect to a SoC that featured a binary32 FPU, while achieving a negligible accuracy loss, i.e., 0.0003% on average (0.004% peak), compared to binary32 execution. In contrast, a SoC employing the integer functional units for fixed-point execution reports a 1.796 normalized EDP to achieve the same accuracy loss. Compared to the baseline SoC implementing only the integer units, the proposed architecture shows an area overhead limited to 4%, while the SoC featuring binary32 floating-point hardware support requires 32% more resources.
C1 [Zoni, Davide; Galimberti, Andrea] Politecn Milan, Dipartimento Elettron Informaz & Bioingn, Pzza L Da Vinci 32, I-20133 Milan, Italy.
C3 Polytechnic University of Milan
RP Zoni, D (corresponding author), Politecn Milan, Dipartimento Elettron Informaz & Bioingn, Pzza L Da Vinci 32, I-20133 Milan, Italy.
EM davide.zoni@polimi.it; andrea.galimberti@polimi.it
RI Galimberti, Alessandro/GWQ-4882-2022; Galimberti, Andrea/KPB-0019-2024
OI Galimberti, Andrea/0000-0003-0254-3933
FU H2020 TEXTAROSSA EU [956831]; H2020 - Industrial Leadership [956831]
   Funding Source: H2020 - Industrial Leadership
FX Acknowledgments The work has been partially supported by the H2020
   TEXTAROSSA EU project under grant agreement number 956831.
CR Agrawal A, 2019, P S COMP ARITHM, P92, DOI 10.1109/ARITH.2019.00023
   [Anonymous], 2019, RISC V P EXT PROP VE
   Ansel J, 2009, ACM SIGPLAN NOTICES, V44, P38, DOI 10.1145/1543135.1542481
   Bocco A, 2019, CONFERENCE FOR NEXT GENERATION ARITHMETIC 2019 (CONGA), DOI 10.1145/3316279.3316280
   Burgess N, 2019, P S COMP ARITHM, P88, DOI 10.1109/ARITH.2019.00022
   Chen YR, 2020, INT SYMPOS VLSI DES, DOI 10.1109/vlsi-dat49148.2020.9196477
   Cherubin S, 2020, ACM T ARCHIT CODE OP, V17, DOI 10.1145/3388785
   Cherubin S, 2020, IEEE EMBED SYST LETT, V12, P5, DOI 10.1109/LES.2019.2913774
   Chiang WF, 2017, ACM SIGPLAN NOTICES, V52, P300, DOI 10.1145/3093333.3009846
   Cremona L, 2021, SUSTAIN COMPUT-INFOR, V29, DOI 10.1016/j.suscom.2020.100467
   de Dinechin F, 2019, P S COMP ARITHM, P187, DOI 10.1109/ARITH.2019.00042
   de Dinechin F, 2011, IEEE DES TEST COMPUT, V28, P18, DOI 10.1109/MDT.2011.44
   Gaffar AA, 2004, ANN IEEE SYM FIELD P, P79, DOI 10.1109/FCCM.2004.59
   Galal S, 2013, P S COMP ARITHM, P25, DOI 10.1109/ARITH.2013.27
   Gautschi M, 2017, IEEE T VLSI SYST, V25, P2700, DOI 10.1109/TVLSI.2017.2654506
   Glaser F., 2018, IEEE INT S CIRC SYST, P1, DOI DOI 10.1109/ISCAS.2018.8351546
   Henry G, 2019, P S COMP ARITHM, P69, DOI 10.1109/ARITH.2019.00019
   Johnson J., 2018, ARXIV 181101721
   Kaul H., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P182, DOI 10.1109/ISSCC.2012.6176987
   Keding H, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P429, DOI 10.1109/DATE.1998.655893
   Koene D, 2021, THESIS DELFT U TECHN
   Koren I., 2001, Computer Arithmetic Algorithms
   Lai Liangzhen, 2018, Cmsis-nn: Efficient neural network kernels for arm cortex-m cpus
   Lee CL, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101783
   Mach S, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8351816
   Majumder K., 2019, ARXIV191207284
   Malossi ACI, 2018, DES AUT TEST EUROPE, P1105, DOI 10.23919/DATE.2018.8342176
   Ho NM, 2017, ASIA S PACIF DES AUT, P63, DOI 10.1109/ASPDAC.2017.7858297
   Pouchet L.N, POLYBENCH C 4 1
   Rubio-González C, 2013, INT CONF HIGH PERFOR, DOI 10.1145/2503210.2503296
   Scotti G, 2019, J LOW POWER ELECT AP, V9, DOI 10.3390/jlpea9010009
   Sridhara SR, 2011, IEEE J SOLID-ST CIRC, V46, P721, DOI 10.1109/JSSC.2011.2108910
   Srivastava P, 2018, CONF PROC INT SYMP C, P43, DOI 10.1109/ISCA.2018.00015
   SWARTZLANDER EE, 1975, IEEE T COMPUT, V24, P1238, DOI 10.1109/T-C.1975.224172
   Tagliavini G, 2020, IEEE T COMPUT AID D, V39, P145, DOI 10.1109/TCAD.2018.2883902
   Tagliavini G, 2019, DES AUT TEST EUROPE, P654, DOI [10.23919/DATE.2019.8714897, 10.23919/date.2019.8714897]
   Tagliavini G, 2018, DES AUT TEST EUROPE, P1051, DOI 10.23919/DATE.2018.8342167
   Walker MJ, 2017, IEEE T COMPUT AID D, V36, P106, DOI 10.1109/TCAD.2016.2562920
   Waterman A., 2019, RISC V INSTRUCTION S
   Willems M, 1997, DES AUT CON, P293, DOI 10.1145/266021.266105
   Xu Q, 2016, IEEE DES TEST, V33, P8, DOI 10.1109/MDAT.2015.2505723
   Zaruba F, 2019, IEEE T VLSI SYST, V27, P2629, DOI 10.1109/TVLSI.2019.2926114
   Zhang YQ, 2013, IEEE J SOLID-ST CIRC, V48, P199, DOI 10.1109/JSSC.2012.2221217
   Zoni D, 2021, SUSTAIN COMPUT-INFOR, V29, DOI 10.1016/j.suscom.2020.100450
   Zoni D, 2020, IEEE ACCESS, V8, P163419, DOI 10.1109/ACCESS.2020.3020262
   Zoni D, 2020, IEEE ACCESS, V8, P75809, DOI 10.1109/ACCESS.2020.2989423
   Zoni D, 2020, IEEE T COMPUT, V69, P706, DOI 10.1109/TC.2019.2963859
   Zoni D, 2020, IEEE EMBED SYST LETT, V12, P17, DOI 10.1109/LES.2019.2914136
NR 48
TC 4
Z9 4
U1 1
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2022
VL 126
AR 102476
DI 10.1016/j.sysarc.2022.102476
EA MAR 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1B3GY
UT WOS:000792328200004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Jin, CH
   Xu, YL
   Chen, GH
   Yu, CH
   Jin, Y
   Shan, JS
AF Jin, Chunhua
   Xu, Yongliang
   Chen, Guanhua
   Yu, Changhui
   Jin, Ying
   Shan, Jinsong
TI EBIAC: Efficient biometric identity-based access control for wireless
   body area networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Access control; Biometrics; Identity-based cryptosystem; Security;
   Wireless body area networks (WBAN)
ID SCHEME; ENCRYPTION; SECURE; SIGNCRYPTION; SIGNATURES
AB Wireless body area networks (WBAN) is a promising technology in E-health systems. It provides a mechanism to collect and transmit human body's psychological data by miniature wearable or implantable sensors. However, how to protect the security and privacy of the collected psychological data remains a major concern. In this paper, we design a biometric identity-based privacy-preserving scheme, where a user's identity can be constructed from its biometric information. We then present an access control scheme for WBAN utilizing the proposed design. The proposed access control scheme provides confidentiality, authentication, integrity, non-repudiation and anonymity in the random oracle model. Performance evaluation shows that our proposed design has advantages in terms of computation/communication cost and energy consumption.
C1 [Jin, Chunhua; Xu, Yongliang; Chen, Guanhua; Yu, Changhui; Jin, Ying; Shan, Jinsong] Huaiyin Inst Technol, Fac Comp & Software Engn, Huaian 233003, Peoples R China.
C3 Huaiyin Institute of Technology
RP Jin, CH (corresponding author), Huaiyin Inst Technol, Fac Comp & Software Engn, Huaian 233003, Peoples R China.
EM xajch0206@163.com
RI Xu, Yongliang/HHC-5538-2022
OI Xu, Yongliang/0000-0001-7571-5498
FU Natural Science Research in Col-leges and Universities of Jiangsu
   Province [19KJB510020, 18KJB416002]; Graduate Practice Innovation
   Program of Jiangsu Province [SJCX21_1512]; Graduate Science and
   Technology Innovation Program of Huaiyin Institute of Technology
   [HGYK202123]; Natural Science Research of Huai'an [HABZ201916]
FX This work is supported by the Natural Science Research in Col-leges and
   Universities of Jiangsu Province (grant no. 19KJB510020 and 18KJB416002)
   , and the Graduate Practice Innovation Program of Jiangsu Province
   (grant no. SJCX21_1512) , and the Graduate Science and Technology
   Innovation Program of Huaiyin Institute of Technology (grant no.
   HGYK202123) , and the Natural Science Research of Huai'an (grant no.
   HABZ201916) .
CR Abe M, 2008, J CRYPTOL, V21, P97, DOI 10.1007/s00145-007-9010-x
   Aijun Ge, 2019, Public-Key Cryptography - PKC 2019. 22nd IACR International Conference on Practice and Theory of Public-Key Cryptography. Proceedings: Lecture Notes in Computer Science (LNCS 11442), P405, DOI 10.1007/978-3-030-17253-4_14
   Alhayajneh A, 2018, ELECTRONICS-SWITZ, V7, DOI 10.3390/electronics7120436
   Arfaoui A., 2018, PROC IEEE INT C COMM
   Baek J., 2019, P CYB SEC PRINC TECH, P1
   Bansal TK, 2015, LECT NOTES COMPUT SC, V9144, P93, DOI 10.1007/978-3-319-19962-7_6
   Barreto PSLM, 2005, LECT NOTES COMPUT SC, V3788, P515
   Bharathi KRS, 2019, ADV INTELL SYST, V810, P275, DOI 10.1007/978-981-13-1513-8_29
   Boneh D, 2003, SIAM J COMPUT, V32, P586, DOI 10.1137/S0097539701398521
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P56
   Boyen X, 2003, LECT NOTES COMPUT SC, V2729, P383
   BURNETT A., 2007, International Journal of Network Security, V5, P317
   Cagalaban G., 2011, Proceedings of the 2011 13th International Conference on Advanced Communication Technology (ICACT). Smart Service Innovation through Mobile Interactivity, P863
   Choi K. Y., 2015, LNCS, V9503, P411
   Cramer R, 2003, SIAM J COMPUT, V33, P167, DOI 10.1137/S0097539702403773
   Dodangeh P, 2018, J INF SECUR APPL, V41, P62, DOI 10.1016/j.jisa.2018.06.001
   Dodis Y, 2004, LECT NOTES COMPUT SC, V3027, P523
   Emura K, 2015, P INT COMP SOFTW APP, P680, DOI 10.1109/COMPSAC.2015.54
   Fan Ma, 2008, Journal of Shanghai Jiaotong University (English Edition), V13, P670, DOI 10.1007/s12204-008-0670-y
   Giacon F, 2018, LECT NOTES COMPUT SC, V10769, P159, DOI 10.1007/978-3-319-76578-5_6
   Gura N, 2004, LECT NOTES COMPUT SC, V3156, P119
   He DJ, 2014, IEEE J BIOMED HEALTH, V18, P316, DOI 10.1109/JBHI.2013.2268897
   Herzberg A, 2000, P IEEE S SECUR PRIV, P2, DOI 10.1109/SECPRI.2000.848442
   Hong J, 2019, WIREL NETW, V25, P845, DOI 10.1007/s11276-017-1597-8
   Ishida Yuu, 2017, International Journal of Applied Cryptography, V3, P288
   Li FG, 2018, IEEE SYST J, V12, P747, DOI 10.1109/JSYST.2016.2557850
   Li FG, 2016, IEEE SENS J, V16, P5389, DOI 10.1109/JSEN.2016.2554625
   Li FG, 2012, FUTURE GENER COMP SY, V28, P306, DOI 10.1016/j.future.2010.11.004
   Li YN, 2019, IEEE T DEPEND SECURE, V16, P72, DOI 10.1109/TDSC.2017.2662216
   Liu JW, 2014, IEEE T PARALL DISTR, V25, P332, DOI 10.1109/TPDS.2013.145
   Liu XG, 2020, COMPUT COMMUN, V162, P169, DOI 10.1016/j.comcom.2020.08.014
   Ma CS, 2014, SECUR COMMUN NETW, V7, P759, DOI 10.1002/sec.777
   Negra R, 2016, PROCEDIA COMPUT SCI, V83, P1274, DOI 10.1016/j.procs.2016.04.266
   Nidhya R, 2019, EAI SPRINGER INNOVAT, P37, DOI 10.1007/978-3-030-00865-9_3
   Omala AA, 2018, J MED SYST, V42, DOI 10.1007/s10916-018-0964-z
   Pointcheval D, 2000, J CRYPTOL, V13, P361, DOI 10.1007/s001450010003
   Sahai A, 2005, LECT NOTES COMPUT SC, V3494, P457, DOI 10.1007/11426639_27
   Sakai Y, 2018, PROCEEDINGS OF 2018 INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY AND ITS APPLICATIONS (ISITA2018), P703, DOI 10.23919/ISITA.2018.8664373
   Shan XW, 2021, IEEE ACCESS, V9, P25973, DOI 10.1109/ACCESS.2021.3057064
   Shim KA, 2014, AD HOC NETW, V19, P1, DOI 10.1016/j.adhoc.2014.01.011
   Shim KA, 2013, AD HOC NETW, V11, P182, DOI 10.1016/j.adhoc.2012.04.015
   Shoup V., 2001, Advances in Cryptology - CRTPTO 2001. 21st Annual International Cryptology Conference, Proceedings (Lecture Notes in Computer Science Vol.2139), P239
   Shuai MX, 2020, J INF SECUR APPL, V52, DOI 10.1016/j.jisa.2020.102499
   Ullah I, 2021, MICROPROCESS MICROSY, V81, DOI 10.1016/j.micpro.2020.103477
   Ullah I, 2019, ELECTRONICS-SWITZ, V8, DOI 10.3390/electronics8101171
   Wang CJ, 2015, LECT NOTES COMPUT SC, V9532, P521, DOI 10.1007/978-3-319-27161-3_47
   Wang CJ, 2012, SCI CHINA INFORM SCI, V55, P2139, DOI 10.1007/s11432-011-4454-x
   Wu X., 2017, P INF SEC CRYPT 13 I, P211
   Xu J, 2016, IEEE T PARALL DISTR, V27, P119, DOI 10.1109/TPDS.2015.2392752
   Yang PY, 2011, COMPUT ELECTR ENG, V37, P532, DOI 10.1016/j.compeleceng.2011.04.013
   Yang Y, 2013, KSII T INTERNET INF, V7, P2010, DOI 10.3837/tiis.2013.08.015
   Yao YQ, 2014, COMPUT ELECTR ENG, V40, P1930, DOI 10.1016/j.compeleceng.2013.09.005
   Zhang YH, 2019, J INF SECUR APPL, V47, P86, DOI 10.1016/j.jisa.2019.04.012
NR 53
TC 2
Z9 2
U1 4
U2 21
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2021
VL 121
AR 102317
DI 10.1016/j.sysarc.2021.102317
EA OCT 2021
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WW6RK
UT WOS:000718041000003
DA 2024-07-18
ER

PT J
AU Zamacola, R
   Otero, A
   de la Torre, E
AF Zamacola, Rafael
   Otero, Andres
   de la Torre, Eduardo
TI Multi-grain reconfigurable and scalable overlays for hardware
   accelerator composition
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Overlay; Scalable; Reconfigurable; Multi-grain
ID MANAGEMENT
AB In this paper, the reconfigurable nature of SRAM-based FPGAs is exploited to build a dynamically multi-grain reconfigurable and scalable overlay architecture. The composition of the overlay can be reconfigured on the fly to map applications with different requirements, change the size of the overlay to free up resources for other accelerators, or to deal with run-time variable computation demands. The overlay has been implemented by combining two different dynamic partial reconfiguration granularities. First, medium grain is used to compose the overlay by stitching together different processing elements, while fine grain reconfiguration is used to map applications onto the overlay by configuring the interconnections of the processing elements. The overlay has been coupled with a multiport memory and integrated into a System-on-Chip (SoC). Finally, a fully automated toolchain is proposed to transform code segments with one or two nested loops into the appropriate overlay configuration and the required control routines, enabling the transparent offloading of the computing-intensive parts of the application from the embedded SoC processor to hardware. The proposed overlay has been implemented in a Xilinx Zynq-7000 device and tested using the benchmark proposed in the CGRA-ME framework, obtaining up to 2x speed-up.
C1 [Zamacola, Rafael; Otero, Andres; de la Torre, Eduardo] Univ Politecn Madrid, Ctr Elect Ind, Madrid, Spain.
C3 Universidad Politecnica de Madrid
RP Zamacola, R (corresponding author), Univ Politecn Madrid, Ctr Elect Ind, Madrid, Spain.
EM rafael.zamacola@upm.es; joseandres.otero@upm.es;
   eduardo.delatorre@upm.es
RI Otero, Andrés/L-3607-2017
OI Otero, Andrés/0000-0003-4995-7009; Zamacola, Rafael/0000-0003-4984-9219
FU Spanish Ministry of Economy and Competitiveness under the project
   PLATINO [TEC2017-86722C4-2-R]
FX This project has been founded by the Spanish Ministry of Economy and
   Competitiveness under the project PLATINO (ref. TEC2017-86722C4-2-R).
CR [Anonymous], 2014, P ACMSIGDA INT S FIE, DOI DOI 10.1145/2554688.2554773
   [Anonymous], 2016, 2016 INT C RECONFIGU, DOI DOI 10.1109/RECONFIG.2016.7857186
   Barron L, 2018, IEEE SYM PARA DISTR, P7, DOI 10.1109/IPDPSW.2018.00013
   Beckhoff C, 2012, ANN IEEE SYM FIELD P, P37, DOI 10.1109/FCCM.2012.17
   Capalija D., 2014, 24th International Conference on Field Programmable Logic and Applications, FPL 2014, Munich, Germany, 2-4 September, 2014, P1, DOI DOI 10.1109/FPL.2014.6927456
   Capalija D, 2013, I C FIELD PROG LOGIC
   Chin SA, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), P48, DOI 10.1145/3177540.3177553
   Chin SA, 2018, DES AUT CON, DOI 10.1145/3195970.3195986
   Chin SA, 2017, IEEE INT CONF ASAP, P184, DOI 10.1109/ASAP.2017.7995277
   Convers, 2016, FSP 2016 3 INT WORKS, P1
   Coole J, 2014, IEEE MICRO, V34, P42, DOI 10.1109/MM.2013.108
   Cortadella J, 2006, DES AUT CON, P657, DOI 10.1109/DAC.2006.229277
   Da Silva LB, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358187
   Gottschall B, 2018, ANN IEEE SYM FIELD P, P211, DOI 10.1109/FCCM.2018.00045
   Hoe J.C., 2017, CORRABS171008270
   Intel, 2019, UG20136 INT
   Jain AK, 2016, 2016 IEEE 14TH INTL CONF ON DEPENDABLE, AUTONOMIC AND SECURE COMPUTING, 14TH INTL CONF ON PERVASIVE INTELLIGENCE AND COMPUTING, 2ND INTL CONF ON BIG DATA INTELLIGENCE AND COMPUTING AND CYBER SCIENCE AND TECHNOLOGY CONGRESS (DASC/PICOM/DATACOM/CYBERSC, P586, DOI 10.1109/DASC-PICom-DataCom-CyberSciTec.2016.110
   Jain AK, 2015, ANN IEEE SYM FIELD P, P25, DOI 10.1109/FCCM.2015.15
   Jain AK, 2014, J SIGNAL PROCESS SYS, V77, P61, DOI 10.1007/s11265-014-0884-1
   Jain A, 2017, PROC VLDB ENDOW, V10, P829, DOI 10.14778/3067421.3067431
   Laforest CE, 2014, ACM T RECONFIG TECHN, V7, DOI 10.1145/2629629
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Lattner Chris, 2008, BSD C, V5
   Li XW, 2018, DES AUT TEST EUROPE, P1075, DOI 10.23919/DATE.2018.8342171
   Li XP, 2020, TRANS DISTRIB CONF, DOI 10.1109/td39804.2020.9299954
   Liu C, 2015, 2015 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (FPT), P56, DOI 10.1109/FPT.2015.7393130
   Ma S, 2016, 2016 2ND IEEE INTERNATIONAL WORKSHOP ON HIGH-PERFORMANCE INTERCONNECTION NETWORKS IN THE EXASCALE AND BIG-DATA ERA (HIPINEB), P9, DOI 10.1109/HIPINEB.2016.12
   Ma S, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P173, DOI 10.1145/2847263.2847341
   Mora J, 2018, MICROPROCESS MICROSY, V56, P144, DOI 10.1016/j.micpro.2017.12.001
   Otero AR, 2012, IEEE CONF OPEN SYST, P190
   Sadri Mohammadsadegh., 2013, Proceedings of the 10th FPGAworld Conference, P1, DOI [10.1145/2513683. 2513688, DOI 10.1145/2513683.2513688]
   Shukla S., INT S PARALLEL DISTR, DOI DOI 10.1109/IPDPS.2007.370382
   Stitt G, 2011, IEEE EMBED SYST LETT, V3, P81, DOI 10.1109/LES.2011.2167713
   Tan C, 2020, PR IEEE COMP DESIGN, P381, DOI 10.1109/ICCD50377.2020.00070
   Walker MJP, 2019, ANN IEEE SYM FIELD P, P65, DOI 10.1109/FCCM.2019.00019
   Wan B, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3317574
   Xilinx, 2018, UG909 XIL
   Yue MX, 2015, ANN IEEE SYM FIELD P, P17, DOI 10.1109/FCCM.2015.48
   Zamacola R, 2020, IEEE ACCESS, V8, P202133, DOI 10.1109/ACCESS.2020.3036541
NR 39
TC 2
Z9 2
U1 0
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2021
VL 121
AR 102302
DI 10.1016/j.sysarc.2021.102302
EA OCT 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WN8XQ
UT WOS:000712050800003
OA hybrid
DA 2024-07-18
ER

PT J
AU Segarra, J
   Tejero, RG
   Villals, V
AF Segarra, Juan
   Gran Tejero, Ruben
   Villals, Victor
TI A generic framework to integrate data caches in the WCET analysis of
   real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE WCET; Data cache; Data reuse; Real-time
ID PREDICTION; REUSE
AB Worst-case execution time (WCET) analysis of systems with data caches is one of the key challenges in realtime systems. Caches exploit the inherent reuse properties of programs by temporarily storing certain memory contents near the processor, in order that further accesses to such contents do not require costly memory transfers. Current worst-case data cache analysis methods focus on specific cache organizations (set-associative LRU, locked, ACDC, etc.), most of the times adapting techniques designed to analyze instruction caches. On the other hand, there are methodologies to analyze the data reuse of a program, independently of the data cache. In this paper we propose a generic WCET analysis framework to analyze data caches taking profit of such reuse information. It includes the categorization of data references and their integration in an IPET model. We apply it to a conventional LRU cache, an ACDC, and other baseline systems, and compare them using the TACLeBench benchmark suite. Our results show that persistence-based LRU analyses dismiss essential information on data, and a reuse-based analysis improves the WCET bound around 17% in average. In general, the best WCET estimations are obtained with optimization level 2, where the ACDC cache performs 39% better than a set-associative LRU.
C1 [Segarra, Juan; Gran Tejero, Ruben; Villals, Victor] Univ Zaragoza, Dept Informat & Ingn Sistemas, I3A, Zaragoza 50018, Spain.
C3 University of Zaragoza
RP Segarra, J (corresponding author), Univ Zaragoza, Dept Informat & Ingn Sistemas, I3A, Zaragoza 50018, Spain.
EM jsegarra@unizar.es; rgran@unizar.es; victor@unizar.es
RI Gran, Rubén/F-5669-2016; Segarra, Juan/HKN-2150-2023
OI Gran Tejero, Ruben/0000-0002-4031-5651; Segarra,
   Juan/0000-0003-1550-735X
CR Abel A, 2014, INT SYM PERFORM ANAL, P141, DOI 10.1109/ISPASS.2014.6844475
   Aho A.V., 2007, ADDISON WESLEY SERIE
   [Anonymous], P 20 ANN INT S COMP
   Aparicio LC, 2010, IEEE INT CONF EMBED, P319, DOI 10.1109/RTCSA.2010.8
   Huynh BK, 2011, IEEE REAL TIME, P203, DOI 10.1109/RTAS.2011.27
   Bai ZY, 2020, 21ST ACM SIGPLAN/SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS (LCTES '20), P119, DOI 10.1145/3372799.3394371
   Ballabriga C, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P341, DOI 10.1109/ECRTS.2008.34
   Bonenfant A., 2008, P WORKSH RES AN
   Chatterjee S, 2001, ACM SIGPLAN NOTICES, V36, P286, DOI 10.1145/381694.378859
   Chattopadhyay S, 2009, REAL TIM SYST SYMP P, P47, DOI 10.1109/RTSS.2009.20
   Chisholm M, 2015, REAL TIM SYST SYMP P, P305, DOI 10.1109/RTSS.2015.36
   Cousot P., 1977, C RECORD 4 ANN ACM S, P238, DOI DOI 10.1145/512950.512973
   Falk H., 2016, Proceedings of the 16th International Workshop on Worst-Case Execution Time Analysis (WCET'16), P1, DOI [DOI 10.4230/OASICS.WCET.2016.2, 10.4230/OASIcs.WCET.2016.2]
   Ferdinand C, 1999, REAL-TIME SYST, V17, P131, DOI 10.1023/A:1008186323068
   Ghosh S, 1999, ACM T PROGR LANG SYS, V21, P703, DOI 10.1145/325478.325479
   Gran R, 2015, J SYST ARCHITECT, V61, P227, DOI 10.1016/j.sysarc.2015.05.001
   Guo ZS, 2020, PROCEEDINGS OF THE 35TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING (SAC'20), P218, DOI 10.1145/3341105.3374014
   Hahn S., 2017, LIPICS, V76
   Hahn S, 2012, EUROMICRO, P102, DOI 10.1109/ECRTS.2012.14
   Lee CG, 2001, IEEE T SOFTWARE ENG, V27, P805, DOI 10.1109/32.950317
   Lesage B., 2009, OASICS, V10
   Li H., 2014, P 22 INT C REAL TIM, P97
   Li YTS, 1996, REAL TIM SYST SYMP P, P254, DOI 10.1109/REAL.1996.563722
   Micron Technology Inc., AUT DDR SDRAM MT46V3
   Mueller F, 2000, REAL-TIME SYST, V18, P217, DOI 10.1023/A:1008145215849
   Pedro-Zapater A, 2020, PLOS ONE, V15, DOI 10.1371/journal.pone.0229980
   Reineke J, 2007, REAL-TIME SYST, V37, P99, DOI 10.1007/s11241-007-9032-3
   Segarra J, 2020, IEEE ACCESS, V8, P192379, DOI 10.1109/ACCESS.2020.3032145
   Segarra J, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2677093
   Shoshitaishvili Y, 2016, P IEEE S SECUR PRIV, P138, DOI 10.1109/SP.2016.17
   Staschulat J, 2005, EUROMICRO, P41, DOI 10.1109/ECRTS.2005.26
   Stock G, 2019, REAL TIM SYST SYMP P, P481, DOI 10.1109/RTSS46320.2019.00049
   Theiling H, 2000, REAL-TIME SYST, V18, P157, DOI 10.1023/A:1008141130870
   Vera X., 2003, Performance Evaluation Review, V31, P272, DOI 10.1145/885651.781062
   WOLF ME, 1991, SIGPLAN NOTICES, V26, P30
   Zhang ZK, 2017, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2017), P208, DOI 10.1145/3139258.3139269
NR 36
TC 1
Z9 1
U1 2
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2021
VL 120
AR 102304
DI 10.1016/j.sysarc.2021.102304
EA OCT 2021
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WN8RZ
UT WOS:000712035900001
OA hybrid, Green Published
DA 2024-07-18
ER

PT J
AU Kostrzewa, A
   Ernst, R
AF Kostrzewa, Adam
   Ernst, Rolf
TI Achieving safety and performance with reconfiguration protocol for
   ethernet TSN in automotive systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Automotive networks safety-critical mode-change
ID REAL-TIME SYSTEMS
AB Application of Ethernet-based networks in the autonomous and automated vehicles requires safe and efficient resource management policy. The network components must not only handle high volume of sensor data but also safely accommodate dynamics in system behavior, e.g. detect permanent failures, switch between different driving modes (city/highway), incorporate car-2-x communication etc. This is currently manageable only by using static network configuration, due to the safety concerns, leading to resource overprovisioning under almost all conditions or unfulfilled design requirements. In this work we present an alternative solution which, through protocol-based synchronization and fine-grained re-configuration, allows traffic isolation, fault recovery and controlled adjustments of network performance. This enables cost saving, multi-mode network functionality at low overhead as well as new system functions and improved user experience by dynamic over-the-air network operation. We offer a detailed evaluation of our approach in a demonstrator setup as well as a simulation and comparison with state-of-the-art approaches.
C1 [Kostrzewa, Adam; Ernst, Rolf] TU Braunschweig, Inst Comp & Network Engn, Braunschweig, Germany.
C3 Braunschweig University of Technology
RP Kostrzewa, A (corresponding author), TU Braunschweig, Inst Comp & Network Engn, Braunschweig, Germany.
EM kostrzewa@ida.ing.tu-bs.de; ernst@ida.ing.tu-bs.de
CR AECC, 2020, DRIV DAT EDG CHALL T, Vsecond
   [Anonymous], 2017, IEEE Std 802.3bs-2017, P1, DOI [DOI 10.1109/IEEESTD.2017.8207825, 10.1109/IEEESTD.2017.8066476]
   [Anonymous], 2016, 8021QCA2015 IEEE, P1, DOI DOI 10.1109/IEEESTD.2016.7434544
   [Anonymous], 2004, 8021D2004 IEEE
   [Anonymous], 2018, IEEE STANDARD LOCAL, p1 208
   [Anonymous], 2011, ISO26262
   [Anonymous], 2014, BROADR REACH PHYS LA, V2014
   [Anonymous], 2010, 8021QAV2009 IEEE, P1, DOI DOI 10.1109/IEEESTD.2010.8684664CONFERENCENAME:IEEESTD802.1QAV-2009(AMENDMENTTOIEEESTD802.1Q-2005
   Bhatia J, 2019, INT J COMMUN SYST, V32, DOI 10.1002/dac.4005
   Bolotin E, 2004, J SYST ARCHIT
   Burns A, 2013, EUROMICRO, P125, DOI 10.1109/ECRTS.2013.23
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Doering M., 2018, BOSCH
   Goossens K, 2010, DES AUT CON, P306, DOI 10.1145/1837274.1837353
   Goswami D, 2012, DES AUT TEST EUROPE, P1227
   Hadley M., 2017, POW EN AUT C
   Hornig R., 2008, P 1 INT ICST C SIM T, P60, DOI [10.4108/ICST.SIMUTOOLS2008.3027, DOI 10.4108/ICST.SIMUTOOLS2008.3027]
   IEEE, 2012, IEEE P81/D11, P1
   IEEE, 2016, IEEE STD 80211 2016, P1, DOI 10.1109/ IEEESTD.2016.7524656
   Kostrzewa A., 2018, Germany Patent, Patent No. [102017109703B3, 102017109703]
   Kostrzewa A, 2020, I SYM OBJ-OR R-T D C, P134, DOI 10.1109/ISORC49007.2020.00027
   Kreutz D, 2015, P IEEE, V103, P14, DOI 10.1109/JPROC.2014.2371999
   Lamport L, 1998, ACM T COMPUT SYST, V16, P133, DOI 10.1145/279227.279229
   Lee H, 2016, 2016 FIRST IEEE INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND THE INTERNET (ICCCI 2016), P80, DOI 10.1109/CCI.2016.7778882
   Lee K, 2019, IEEE INTERNET THINGS, V6, P6325, DOI 10.1109/JIOT.2019.2915921
   Lee K, 2019, IEEE REAL TIME, P204, DOI 10.1109/RTAS.2019.00025
   Lee K, 2018, REAL TIM SYST SYMP P, P288, DOI 10.1109/RTSS.2018.00045
   M. Inc, 2015, MOXA MANAGED ETHERNE
   Marcos M., 2010, EM TECHN FACT AUT ET, P1
   Migge J., 2018, 9 EUR C EMB REAL TIM
   Moestl M., 2016, P 53 ANN DES AUT C D
   Mostafanezhad M., 2016, Political Ecology of Tourism: Community, power and the environment, P1
   Negrean M, 2013, DES AUT TEST EUROPE, P302
   Negrello M, 2011, SPRINGER SER COG NEU, V2, P1, DOI 10.1007/978-1-4419-8804-1
   Oki B.M., 1999, PODC 88
   Ongaro Diego, 2014, 2014 USENIX ANN TECH, DOI DOI 10.5555/2643634.2643666
   Psarras A, 2015, DES AUT TEST EUROPE, P1090
   Pustylnik M., 2014, PERFORMANCE RAPID SP
   Real J, 2004, REAL-TIME SYST, V26, P161, DOI 10.1023/B:TIME.0000016129.97430.c6
   Sadio O, 2020, IEEE T VEH TECHNOL, V69, P842, DOI 10.1109/TVT.2019.2950426
   Sahri N.M., 2014, P ASIA PAC ADV NETW, V38, P23
   Schaub M., 2003, REDUNDANCY PROCESS H, P31
   Shi Z, 2007, NOCS 2008: SECOND IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P161, DOI 10.1109/NOCS.2008.11
   Steinbach T, 2015, C LOCAL COMPUT NETW, P1, DOI 10.1109/LCN.2015.7366277
   Stoimenov N, 2009, DES AUT TEST EUROPE, P99
   Takeuchi J., 2011, WHITE PAPER REQUIREM
   Tanenbaum A. S, 2010, COMPUT NETW, V5th
   Thiele D, 2014, 2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2656075.2656090
   Thiele D, 2016, DES AUT TEST EUROPE, P31
   TINDELL KW, 1992, REAL-TIME SYSTEMS SYMPOSIUM : PROCEEDINGS, P100, DOI 10.1109/REAL.1992.242672
   Van Adrichem Niels L. M., 2014, 2014 Third European Workshop on Software Defined Networks (EWSDN), P61, DOI 10.1109/EWSDN.2014.13
   Wang P, 2020, INT J OBESITY, V44, P213, DOI 10.1038/s41366-019-0332-1
   WISNIEWSKI L, 2009, IFAC P, V42, P163
NR 53
TC 11
Z9 13
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2021
VL 118
AR 102208
DI 10.1016/j.sysarc.2021.102208
EA JUL 2021
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UE5KZ
UT WOS:000687928200011
DA 2024-07-18
ER

PT J
AU Nia, MA
   Kargahi, M
   Abate, A
AF Nia, Mehran Alidoost
   Kargahi, Mehdi
   Abate, Alessandro
TI Resilient monitoring in self-adaptive systems through behavioral
   parameter estimation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Self-adaptive systems; Monitoring faults; Runtime verification;
   Pattern-matching; Parameter estimation
AB Cyber-physical systems need self-adaptation as a mean to autonomously deal with changes. For runtime adaptation, a cyber-physical system repeatedly monitors the environment for detecting possible changes. Faults in the monitoring devices due to the dynamic and uncertain environment is very likely, necessitating resilient monitoring. In this paper, we discuss imperfect monitoring in self-adaptive systems, and propose a model-driven methodology to represent the self-adaptive system using a parametric Markov decision process, where the changes are reflected by a set of model parameters. Fault in the monitoring device may result in some parameter valuation miss. We propose a comprehensive framework for parameter estimation using behavioral patterns of the system implemented by a pattern-matching component. The proposed method simulates the current behavior of the system using random walk patterns, and matches it to a history of patterns for estimating the valuation of the omitted data. The results show that the accuracy of the framework is evaluated about 96% under imperfect monitoring. In addition, we elaborate a set of theoretical proofs to support rigorous error analysis, and determine a certain upper-bound of errors to guarantee an accurate decision-making outcome. We establish a logical connection between the error and the accuracy of decisions, and introduce tolerable error metric that is used to guarantee the accuracy of decisions under estimation.
C1 [Nia, Mehran Alidoost; Kargahi, Mehdi] Univ Tehran, Coll Engn, Sch Elect & Comp Engn, DRTS Res Lab, Tehran, Iran.
   [Abate, Alessandro] Univ Oxford, Dept Comp Sci, Parks Rd, Oxford OX1 3QD, England.
   [Kargahi, Mehdi] Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran, Iran.
C3 University of Tehran; University of Oxford
RP Kargahi, M (corresponding author), Univ Tehran, Coll Engn, Sch Elect & Comp Engn, DRTS Res Lab, Tehran, Iran.; Kargahi, M (corresponding author), Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran, Iran.
EM alidoostnia@ut.ac.ir; kargahi@ut.ac.ir; aabate@cs.ox.ac.uk
RI Alidoost Nia, Mehran/D-2127-2016; Kargahi, Mehdi/Y-6352-2019
OI Alidoost Nia, Mehran/0000-0002-7274-9569; Kargahi,
   Mehdi/0000-0001-9300-4665
CR Amyotte M, 2021, IEEE T IND ELECTRON, V68, P2289, DOI 10.1109/TIE.2020.2973895
   Arcaini P, 2015, 2015 IEEE/ACM 10TH INTERNATIONAL SYMPOSIUM ON SOFTWARE ENGINEERING FOR ADAPTIVE AND SELF-MANAGING SYSTEMS, P13, DOI 10.1109/SEAMS.2015.10
   Bauerschmidt R, 2019, LECT NOTES MATH, V2242, P183, DOI 10.1007/978-981-32-9593-3_11
   Calinescu R, 2020, 2020 IEEE INTERNATIONAL CONFERENCE ON AUTONOMIC COMPUTING AND SELF-ORGANIZING SYSTEMS (ACSOS 2020), P242, DOI 10.1109/ACSOS49614.2020.00047
   Calinescu R, 2016, LECT NOTES COMPUT SC, V9636, P540, DOI 10.1007/978-3-662-49674-9_32
   Calinescu R, 2012, COMMUN ACM, V55, P69, DOI 10.1145/2330667.2330686
   Chraim F, 2016, IEEE T IND INFORM, V12, P768, DOI 10.1109/TII.2015.2397879
   Clarke E.M., 2018, Handbook of Model Checking, DOI [DOI 10.1007/978-3-319-10575-8_1, 10.1007/978-3-319-10575-8_1]
   DeVries B, 2018, 2018 IEEE/ACM 13TH INTERNATIONAL SYMPOSIUM ON SOFTWARE ENGINEERING FOR ADAPTIVE AND SELF-MANAGING SYSTEMS (SEAMS), P94, DOI 10.1145/3194133.3194141
   Entezami A, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20082328
   Gerasimou S, 2014, 9TH INTERNATIONAL SYMPOSIUM ON SOFTWARE ENGINEERING FOR ADAPTIVE AND SELF-MANAGING SYSTEMS (SEAMS 2014), P115, DOI 10.1145/2593929.2593932
   Gerasimou Simos., 2016, THESIS U YORK YORK
   Ghuman M. F., 2015, P 3 INT WORKSH EN HA, P21
   Gibbs AL, 2002, INT STAT REV, V70, P419, DOI 10.2307/1403865
   Hoffmann D, 2016, SMART MATER STRUCT, V25, DOI 10.1088/0964-1726/25/3/035013
   Ku ML, 2015, IEEE J SEL AREA COMM, V33, P1505, DOI 10.1109/JSAC.2015.2391651
   Kwiatkowska Marta, 2011, Computer Aided Verification. Proceedings 23rd International Conference, CAV 2011, P585, DOI 10.1007/978-3-642-22110-1_47
   Kwiatkowska M, 2011, I C DEPEND SYS NETWO, P359, DOI 10.1109/DSN.2011.5958249
   Madras N., 2013, SELF AVOIDING WALK, V1st, P229
   Mehran Alidoost N, 2019, RANDOM WALK BASED PA
   Mohanty SN, 2020, PHYS COMMUN-AMST, V40, DOI 10.1016/j.phycom.2020.101097
   Moreno G. A., 2017, THESIS
   N.R.E. Laboratory, 2019, SOL RAD RES INF
   Nia MA, 2020, MICROPROCESS MICROSY, V72, DOI 10.1016/j.micpro.2019.102943
   Nia MA, 2019, IET INFORM SECUR, V13, P293, DOI 10.1049/iet-ifs.2018.5409
   Nia MA, 2018, 2018 CSI INTERNATIONAL SYMPOSIUM ON REAL-TIME AND EMBEDDED SYSTEMS AND TECHNOLOGIES (RTEST), P88, DOI 10.1109/RTEST.2018.8397163
   Nia Mehran Alidoost, 2020, 2020 CSICPSSI INT S, P1, DOI [10.1109/RTEST49666.2020.9140148, DOI 10.1109/RTEST49666.2020.9140148]
   Palumbo F, 2019, LECT NOTES COMPUTER
   Park KI, 2018, Fundamentals of probability and stochastic processes with applications to communications, P51
   Polgreen E, 2017, LECT NOTES COMPUT SC, V10503, P259, DOI 10.1007/978-3-319-66335-7_16
   Porter B, 2020, 2020 IEEE INTERNATIONAL CONFERENCE ON AUTONOMIC COMPUTING AND SELF-ORGANIZING SYSTEMS (ACSOS 2020), P168, DOI 10.1109/ACSOS49614.2020.00039
   Qi X, 2015, IEEE INTL CONF IND I, P966, DOI 10.1109/INDIN.2015.7281866
   Rawat D. B., 2015, SOUTHEASTCON 2015 IE, P1
   Rezaie H, 2017, IEEE SENS J, V17, P5315, DOI 10.1109/JSEN.2017.2720725
   Shmelkin I, 2020, I W S E ADAP SM SYS, P115, DOI 10.1145/3387939.3391598
   Slade G, 2020, J MATH SOC JPN, V72, P1189, DOI 10.2969/jmsj/82588258
   Tahir M, 2019, IEEE 17TH INT CONF ON DEPENDABLE, AUTONOM AND SECURE COMP / IEEE 17TH INT CONF ON PERVAS INTELLIGENCE AND COMP / IEEE 5TH INT CONF ON CLOUD AND BIG DATA COMP / IEEE 4TH CYBER SCIENCE AND TECHNOLOGY CONGRESS (DASC/PICOM/CBDCOM/CYBERSCITECH), P646, DOI 10.1109/DASC/PiCom/CBDCom/CyberSciTech.2019.00122
   Tang XL, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18124113
   Weyns Danny, 2019, Handbook of software engineering, P399, DOI [10.1007/978-3-030-00262-6\_11, 10.1007/978-3-030-00262-6_11, DOI 10.1007/978-3-030-00262-6_11]
   Zavala E, 2020, FUTURE GENER COMP SY, V105, P607, DOI 10.1016/j.future.2019.12.026
NR 40
TC 1
Z9 1
U1 1
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2021
VL 118
AR 102177
DI 10.1016/j.sysarc.2021.102177
EA JUN 2021
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UE5KZ
UT WOS:000687928200013
DA 2024-07-18
ER

PT J
AU Yang, ZB
   Qiu, ZK
   Zhou, Y
   Huang, ZQ
   Bodeveix, JP
   Filali, M
AF Yang, Zhibin
   Qiu, Zhikai
   Zhou, Yong
   Huang, Zhiqiu
   Bodeveix, Jean-Paul
   Filali, Mamoun
TI C2AADL_Reverse: A model-driven reverse engineering approach to
   development and verification of safety-critical software
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Safety-critical systems; Model-driven development; Model-driven reverse
   engineering; AADL; Compositional verification
ID AADL
AB The safety-critical system communities have been struggling to manage and maintain their legacy software systems because upgrading such systems has been a complex challenge. To overcome or reduce this problem, reverse engineering has been increasingly used in safety-critical systems. This paper proposes C2AADL_Reverse, a model-driven reverse engineering approach for safety-critical software development and verification. C2AADL_Reverse takes multi-task C source code as input, and generates AADL (Architecture Analysis and Design Language) model of the legacy software systems. Compared with the existing works, this paper considers more reversed construction including AADL component structure, behavior, and multithreaded run-time information. Moreover, two types of activities are proposed to ensure the correctness of C2AADL_Reverse. First, it is necessary to validate the reverse engineering process. Second, the generated AADL models should conform to desired critical properties. We propose the verification of the reverseengineered AADL model by using UPPAAL to establish component-level properties and the Assume Guarantee REasoning Environment (AGREE) to perform compositional verification of the architecture. This combination of verification tools allows us to iteratively explore design and verification of detailed behavioral models, and to scale formal analysis to large models. In addition, the prototype tool and the evaluation of C2AADL_Reverse using a real-world aerospace case study are presented.
C1 [Yang, Zhibin; Qiu, Zhikai; Zhou, Yong; Huang, Zhiqiu] Nanjing Univ Aeronaut & Astronaut, Sch Comp Sci & Technol, Nanjing, Peoples R China.
   [Bodeveix, Jean-Paul; Filali, Mamoun] IRIT Univ Toulouse, Toulouse, France.
C3 Nanjing University of Aeronautics & Astronautics; Universite de
   Toulouse; Universite Toulouse III - Paul Sabatier
RP Yang, ZB (corresponding author), Nanjing Univ Aeronaut & Astronaut, Sch Comp Sci & Technol, Nanjing, Peoples R China.
EM yangzhibin168@163.com; 2427153594@nuaa.edu.cn; zhouyong@nuaa.edu.cn;
   zqhuang@nuaa.edu.cn; bodeveix@irit.fr; filali@irit.fr
OI Yang, Zhibin/0000-0002-9888-6975
FU National Natural Science Foundation of China [62072233]; Aviation
   Science Fund of China [201919052002]
FX This work is supported by National Natural Science Foundation of China
   (62072233) and Aviation Science Fund of China (201919052002) .
CR Backes J, 2015, LECT NOTES COMPUT SC, V9058, P82, DOI 10.1007/978-3-319-17524-9_7
   Behrmann G, 2004, LECT NOTES COMPUT SC, V3185, P200
   Bensalem S, 2008, LECT NOTES COMPUT SC, V5311, P64, DOI 10.1007/978-3-540-88387-6_7
   Bergmayr A, 2016, 2016 IEEE/ACM 8TH INTERNATIONAL WORKSHOP ON MODELING IN SOFTWARE ENGINEERING (MISE), P20, DOI [10.1145/2896982.2896984, 10.1109/MiSE.2016.012]
   Bodeveix JP, 2015, SCI COMPUT PROGRAM, V106, P30, DOI 10.1016/j.scico.2015.03.003
   Bruneliere H., 2018, THESIS NANTES
   Brunelière H, 2014, INFORM SOFTWARE TECH, V56, P1012, DOI 10.1016/j.infsof.2014.04.007
   Bruneliere Hugo., 2010, P IEEEACM INT C AUTO, P173, DOI DOI 10.1145/1858996.1859032
   Chkouri MY, 2009, LECT NOTES COMPUT SC, V5421, P5, DOI 10.1007/978-3-642-01648-6_2
   Chlipala A, 2013, Certified programming with dependent types
   Cofer Darren, 2012, NASA Formal Methods. Proceedings of the 4th International Symposium, NFM 2012, P126, DOI 10.1007/978-3-642-28891-3_13
   Decker MJ, 2016, PROC IEEE INT CONF S, P607, DOI 10.1109/ICSME.2016.37
   Delange Julien, 2011, 13 REAL TIM LIN WORK, V10, P181
   Favre L, 2008, SERA 2008: 6TH ACIS INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING RESEARCH, MANAGEMENT AND APPLICATIONS, PROCEEDINGS, P153, DOI 10.1109/SERA.2008.21
   Fleurey F, 2007, LECT NOTES COMPUT SC, V4735, P482
   França RB, 2007, IEEE INT C ENG COMP, P377, DOI 10.1109/ICECCS.2007.41
   Gacek A, 2018, LECT NOTES COMPUT SC, V10982, P20, DOI 10.1007/978-3-319-96142-2_3
   Ghassabani E, 2017, IEEE INT CONF AUTOM, P194, DOI 10.1109/ASE.2017.8115632
   Hu K, 2015, J SYST ARCHITECT, V61, P141, DOI 10.1016/j.sysarc.2015.02.003
   Hugues J, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1376804.1376810
   Johnsen A., 2012, 2012 IEEE 14th International Symposium on High-Assurance Systems Engineering (HASE 2012), P130, DOI 10.1109/HASE.2012.22
   Lesovoy S.L., 2018, T ISP RAN P, V30
   Leveson N. G., 2016, ENG SAFER WORLD SYST
   Manev D, 2017, 2017 2ND INTERNATIONAL MULTIDISCIPLINARY CONFERENCE ON COMPUTER AND ENERGY SCIENCE (SPLITECH), P105
   Mkaouar Hana, 2020, International Journal of Business and Systems Research, V14, P162
   Mkaouar H, 2020, INT J SOFTW TOOLS TE, V22, P219, DOI 10.1007/s10009-019-00513-7
   Mkaouar H, 2018, 33RD ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, P1402, DOI 10.1145/3167132.3167282
   Murugesan Anitha., 2013, Proceedings of the 2013 ACM SIGAda Annual Conference on High Integrity Language Technology, P51
   Normantas K, 2012, COMM COM INF SC, V319, P482
   OSATE, 2013, PLUG FRONT PROC AAD
   Posse E., 2014, ACVI 2014 ARCH CENTR, P4
   Rahmoun S, 2015, IEEE INT C ENG COMP, P21, DOI 10.1109/ICECCS.2015.13
   Raibulet C, 2017, IEEE ACCESS, V5, P14516, DOI 10.1109/ACCESS.2017.2733518
   Romanski M.D. George, 2016, REVERSE ENG SOFTWARE
   Rugaber S, 2004, IEEE SOFTWARE, V21, P45, DOI 10.1109/MS.2004.23
   Sabir U, 2019, IEEE ACCESS, V7, P158931, DOI 10.1109/ACCESS.2019.2950884
   SAE, 2017, ARCHITECTURE ANAL DE
   SAE, 2017, ARCHITECTURE ANAL DE
   Salman S.M., J SYST ARCHIT, V117
   Selim GMK, 2015, SOFTW SYST MODEL, V14, P365, DOI 10.1007/s10270-013-0365-1
   Sljivo I, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101765
   Texas Instrument, 2011, TI SYS BIOS V6 33 RE
   Trias F, 2015, 30TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, VOLS I AND II, P810, DOI 10.1145/2695664.2696049
   van Deursen A, 2005, J SYST SOFTWARE, V77, P209, DOI 10.1016/j.jss.2004.03.031
   Wang F, 2020, IEEE T RELIAB, V69, P154, DOI 10.1109/TR.2019.2936072
   Wang G, 2009, 2009 INTERNATIONAL CONFERENCE ON SCALABLE COMPUTING AND COMMUNICATIONS & EIGHTH INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTING, P14, DOI 10.1109/EmbeddedCom-ScalCom.2009.13
   Whalen MW, 2015, 2015 ACM/IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CODESIGN (MEMOCODE), P90, DOI 10.1109/MEMCOD.2015.7340474
   Yang ZB, 2014, J SYST SOFTWARE, V93, P42, DOI 10.1016/j.jss.2014.02.058
   Yu HF, 2013, J SYST ARCHITECT, V59, P1157, DOI 10.1016/j.sysarc.2013.08.004
NR 49
TC 5
Z9 5
U1 3
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2021
VL 118
AR 102202
DI 10.1016/j.sysarc.2021.102202
EA JUN 2021
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UD5TH
UT WOS:000687268400005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zhao, YY
   Wang, XH
   Jiang, YT
   Wang, L
   Singh, AK
   Huang, LT
   Yang, M
AF Zhao, Yinyuan
   Wang, Xiaohang
   Jiang, Yingtao
   Wang, Liang
   Singh, Amit Kumar
   Huang, Letian
   Yang, Mei
TI An enhanced planned obsolescence attack by aging networks-on-chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Planned obsolescence; Aging; Networks-on-chip (NoCs)
AB Despite of a controversial practice, having the key components of a product undergo accelerated aging has been a very effective approach for planned obsolescence. All previous studies on planned obsolescence merely focused on the aging process itself; however, if a malfunctioned product due to aging is still under its warranty, the manufacturer suffers from financial losses in the form of customer refund and/or product repair. In this paper, we reveal an enhanced planned obsolescence attack that takes the warranty issue into consideration. More specifically, aging of an NoC-based many-core chip is set to be slow before the warranty expires, and its aging process gets accelerated afterwards. Such controlled aging is achieved by manipulating the routing algorithm that influences the lifetime distribution of the NoC nodes. The routing-induced aging process is also integrated with a profit model to evaluate the profit gained from chip aging. Experimental results show that, with the proposed planned obsolescence attack and the profit model, the manufacturer can increase its profit margin by 15.54%, 25.69%, and 53.36%, respectively, compared to devices under a scheme without any attack, a scheme that aggressively accelerates chip aging, and a scheme that employs a measure to mitigate chip aging. Overall speaking, the proposed attack can give the manufacturer a clear advantage over customer who can barely notice the existence of such business practices, and consequently, some advanced countermeasure schemes need to be developed to balance the interests of the two parties.
C1 [Zhao, Yinyuan; Wang, Xiaohang] South China Univ Technol, Sch Software Engn, Guangzhou, Peoples R China.
   [Wang, Xiaohang] Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, Beijing, Peoples R China.
   [Jiang, Yingtao; Yang, Mei] Univ Nevada, Dept Elect & Comp Engn, Las Vegas, NV 89154 USA.
   [Wang, Liang] Beihang Univ, Sch Comp Sci & Engn, Beijing, Peoples R China.
   [Singh, Amit Kumar] Univ Essex, Sch Comp Sci & Elect Engn, Colchester, Essex, England.
   [Huang, Letian] Univ Elect Sci & Technol China, Chengdu, Peoples R China.
C3 South China University of Technology; Chinese Academy of Sciences;
   Institute of Computing Technology, CAS; Nevada System of Higher
   Education (NSHE); University of Nevada Las Vegas; Beihang University;
   University of Essex; University of Electronic Science & Technology of
   China
RP Wang, XH (corresponding author), South China Univ Technol, Sch Software Engn, Guangzhou, Peoples R China.; Wang, XH (corresponding author), Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, Beijing, Peoples R China.
EM xiaohangwang@scut.edu.cn
RI Wang, Zejun/KBB-8454-2024; wang, hongyuan/JWP-2279-2024; zhang,
   fei/KHU-5230-2024
OI Zhao, Yinyuan/0000-0001-7203-4590
FU National Natural Science Foundation of China [61971200]; Natural Science
   Foundation of Guangdong Province, China [2018A030313166]; Pearl River
   S&T Nova Program of Guangzhou, China [201806010038]; Fundamental
   Research Funds for the Central Universities, China [2019MS087]; Open
   Research Grant of State Key Laboratory of Computer Architecture
   Institute of Computing Technology Chinese Academy of Sciences
   [CARCH201916]; Key Laboratory of Big Data and Intelligent Robot (South
   China University of Technology), Ministry of Education; Zhejiang Lab
   [2021LE0AB01]; National Key Research and Development Program of China
   [2019QY0705]
FX This research program was supported in part by the National Natural
   Science Foundation of China under Grant 61971200, in part by the Natural
   Science Foundation of Guangdong Province, China under Grant
   2018A030313166, in part by Pearl River S&T Nova Program of Guangzhou,
   China under Grant 201806010038, in part by Fundamental Research Funds
   for the Central Universities, China under Grant 2019MS087, in part by
   Open Research Grant of State Key Laboratory of Computer Architecture
   Institute of Computing Technology Chinese Academy of Sciences under
   Grant CARCH201916, in part by Key Laboratory of Big Data and Intelligent
   Robot (South China University of Technology), Ministry of Education, in
   part by Zhejiang Lab under Grant 2021LE0AB01, in part by National Key
   Research and Development Program of China under Grant 2019QY0705.
CR Amrouch H., 2017, P INT C COMP ARCH SY, P1
   Ancajas D.M., 2013, Design Automation Conference (DAC), 2013 50th ACM/EDAC/IEEE, P1
   [Anonymous], 2016, ARTERIS ANNOUNCES NC
   Bhardwaj K, 2012, DES AUT TEST EUROPE, P326
   Bhardwaj K, 2012, DES AUT CON, P382
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Chen G, 2002, IEEE ELECTR DEVICE L, V23, P734, DOI 10.1109/LED.2002.805750
   Chen Sun, 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P201, DOI 10.1109/NOCS.2012.31
   Chiu GM, 2000, IEEE T PARALL DISTR, V11, P729, DOI 10.1109/71.877831
   Chou YL, 2014, IEEE COMPUT ARCHIT L, V13, P13, DOI 10.1109/L-CA.2013.1
   Cronin P, 2018, IEEE COMP SOC ANN, P112, DOI 10.1109/ISVLSI.2018.00030
   Daoud L, 2019, MIDWEST SYMP CIRCUIT, P69, DOI [10.1109/mwscas.2019.8884979, 10.1109/MWSCAS.2019.8884979]
   Das S., 2018, P 13 WORKSHOP CHALLE, P76
   Hesse R., 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P132, DOI 10.1109/NOCS.2012.23
   Hyungjun Kim, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P136, DOI 10.1145/2540708.2540721
   Jerger N.E., 2009, SYNTH LECT COMPUTER
   Karim N, 2015, ACM T ARCHIT CODE OP, V12, DOI 10.1145/2724718
   Krishnan A. T., 2003, IEEE International Electron Devices Meeting 2003, p14.5.1, DOI 10.1109/IEDM.2003.1269296
   Lu YH, 2009, DES AUT CON, P514
   Mu-Chun Wang, 2013, 2013 2nd International Symposium on Next-Generation Electronics (ISNE 2013), P371, DOI 10.1109/ISNE.2013.6512370
   Pellegrini A, 2020, IEEE MICRO, V40, P53, DOI 10.1109/MM.2020.2972222
   Rohbani N, 2017, IEEE T COMPUT AID D, V36, P1725, DOI 10.1109/TCAD.2017.2648817
   Tang AX, 2015, IEEE T VLSI SYST, V23, P1616, DOI 10.1109/TVLSI.2014.2352354
   Wang L, 2016, IEEE T COMPUT, V65, P2896, DOI 10.1109/TC.2015.2506571
   Wang XH, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544393
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Zhao YM, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101757
NR 27
TC 1
Z9 1
U1 1
U2 16
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102093
DI 10.1016/j.sysarc.2021.102093
EA MAR 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SV1QI
UT WOS:000663599300008
DA 2024-07-18
ER

PT J
AU Zhang, KL
   Xie, CY
   Wang, YJ
   Angel, SM
   Nguyen, TMT
   Zhao, QD
   Li, Q
AF Zhang, Kailong
   Xie, Chenyu
   Wang, Yujia
   angel, Sotelo Miguel
   Nguyen, Thi Mai Trang
   Zhao, Qidi
   Li, Qiang
TI Hybrid short-term traffic forecasting architecture and mechanisms for
   reservation-based Cooperative ITS
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cooperative ITS; Vehicular networks; Quality of vehicular service;
   Traffic flow; Short-term forecasting; BP neural network;
   Semi-statistics; Simulation
ID DRIVERLESS VEHICLES; FLOW PREDICTION; NEURAL-NETWORKS; MODEL; POLICIES
AB Traffic forecasting is a critical challenge for Intelligent Transportation Systems (ITS), increasingly enabled by the deepening interconnectedness of intelligent vehicles and traffic infrastructures. In this study, we propose a hybrid short-term forecasting architecture based on the careful consideration and analysis of reservation-based behavior cooperation and the characteristics of Cooperative ITS (C-ITS), especially its future application mode of Service-oriented C-ITS (SoC-ITS). We design several novel models and mechanisms to forecast the behavioral parameters of road vehicles in this architecture, combining a developed artificial neural network method and a statistical technique. Considering the lack of large-scale deployment of C-ITS at present, a new simulator (SoC-ITSS v2.1) is independently designed with two main aims. The first is to establish a massive dataset that is unavailable for current transportation systems, but necessary for back propagation neural network-based forecasting and statistics models. Our second aim is to provide an effective visual verification environment for this proposed mechanism. Using our newly developed simulator, these proposed models and methods are verified under two typical authorization policies (First-Arrival-First-Pass-Multi-Queue for ordinary C-ITS and Highest-Weight-First-Pass-Multi-Queue for SoC-ITS). The experimental results show that this forecasting mechanism can adaptively model traffic situations of both ordinary C-ITS and SoC-ITS, and provide good performance.
C1 [Zhang, Kailong; Xie, Chenyu; Wang, Yujia; Zhao, Qidi; Li, Qiang] Northwestern Polytech Univ, Sch Comp, Xian 710072, Peoples R China.
   [angel, Sotelo Miguel] Univ Alcala, Dept Comp Engn, Alcala De Henares 28801, Madrid, Spain.
   [Nguyen, Thi Mai Trang] Sorbonne Univ, CNRS, Lab Comp Sci LIP6, F-75005 Paris, France.
C3 Northwestern Polytechnical University; Universidad de Alcala; Sorbonne
   Universite; Centre National de la Recherche Scientifique (CNRS)
RP Zhang, KL (corresponding author), Northwestern Polytech Univ, Sch Comp, Xian 710072, Peoples R China.
EM kl.zhang@nwpu.edu.cn
RI Xie, Chenyu/GRX-9427-2022; wang, yujia/IAQ-0359-2023
OI zhang, kailong/0000-0001-8068-3304
FU National Natural Science Foundation of China [61972318, 61572403];
   Fundamental Research Funds for the Central Universities, China
   [3102019ghxm019]; Shaanxi Provincial Science and Technology Project,
   China [2019GY-040]
FX This research is supported by the National Natural Science Foundation of
   China (61972318, 61572403), the Fundamental Research Funds for the
   Central Universities, China (3102019ghxm019), Shaanxi Provincial Science
   and Technology Project, China (2019GY-040).
CR Backfrieder C, 2017, IEEE T INTELL TRANSP, V18, P349, DOI 10.1109/TITS.2016.2573292
   Barros J, 2015, 2015 INTERNATIONAL CONFERENCE ON MODELS AND TECHNOLOGIES FOR INTELLIGENT TRANSPORTATION SYSTEMS (MT-ITS), P132, DOI 10.1109/MTITS.2015.7223248
   Behere S, 2013, J SYST ARCHITECT, V59, P1095, DOI 10.1016/j.sysarc.2013.05.014
   Bitam S., 2012, GLOBECOM 2012 - 2012 IEEE Global Communications Conference, P2054, DOI 10.1109/GLOCOM.2012.6503418
   Boukerche A, 2018, COMPUT NETW, V135, P171, DOI 10.1016/j.comnet.2018.01.004
   Chen G, 2015, INT CONF CONNECT VEH, P263, DOI 10.1109/ICCVE.2015.17
   Chen KH, 2008, PROCEEDINGS OF THE 11TH INTERNATIONAL IEEE CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS, P363, DOI 10.1109/ITSC.2008.4732608
   De La Fortelle A., 2014, P ITS WORLD C, P1
   Fei X, 2011, TRANSPORT RES C-EMER, V19, P1306, DOI 10.1016/j.trc.2010.10.005
   Furth PG, 2000, TRANSPORT RES REC, P23
   Fusco G, 2016, TRANSPORT RES C-EMER, V73, P183, DOI 10.1016/j.trc.2016.10.019
   Hou ZS, 2016, IEEE T INTELL TRANSP, V17, P1786, DOI 10.1109/TITS.2015.2511156
   Hounsell N, 2012, IEEE T INTELL TRANSP, V13, P6, DOI 10.1109/TITS.2011.2172869
   Huang ML, 2015, NEUROCOMPUTING, V147, P343, DOI 10.1016/j.neucom.2014.06.054
   Ibáñez JAG, 2015, IEEE WIREL COMMUN, V22, P122
   Jeon S, 2016, FUTURE GENER COMP SY, V65, P182, DOI 10.1016/j.future.2015.11.022
   Jin Q, 2012, INT CONF CONNECT VEH, P185, DOI 10.1109/ICCVE.2012.41
   Kang WW, 2014, 2014 IEEE 17TH INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS (ITSC), P157, DOI 10.1109/ITSC.2014.6957683
   Kirby HR, 1997, INT J FORECASTING, V13, P43, DOI 10.1016/S0169-2070(96)00699-1
   Kumar K, 2013, PROCD SOC BEHV, V104, P755, DOI 10.1016/j.sbspro.2013.11.170
   Kumar SV, 2015, EUR TRANSP RES REV, V7, DOI 10.1007/s12544-015-0170-8
   Leng ZW, 2013, CHIN CONTR CONF, P8125
   Li MW, 2013, NEUROCOMPUTING, V99, P230, DOI 10.1016/j.neucom.2012.08.002
   Lippi M, 2013, IEEE T INTELL TRANSP, V14, P871, DOI 10.1109/TITS.2013.2247040
   Lv YS, 2015, IEEE T INTELL TRANSP, V16, P865, DOI 10.1109/TITS.2014.2345663
   Martinez FJ, 2010, IEEE INTEL TRANSP SY, V2, P6, DOI 10.1109/MITS.2010.938166
   Mladenovic MN, 2014, INT CONF CONNECT VEH, P377, DOI 10.1109/ICCVE.2014.7297575
   Pamula T, 2018, IEEE INTEL TRANSP SY, V10, P11, DOI 10.1109/MITS.2018.2842040
   Pengyi Gao, 2010, 2010 2nd International Workshop on Education Technology and Computer Science (ETCS), P53, DOI 10.1109/ETCS.2010.300
   Rondinone M, 2013, SIMUL MODEL PRACT TH, V34, P99, DOI 10.1016/j.simpat.2013.01.007
   Sheng S.D., 2017, P 12 INT C INT SYST, P8125
   Shi Q, 2015, TRANSPORT RES C-EMER, V58, P380, DOI 10.1016/j.trc.2015.02.022
   Smith BL, 1997, J TRANSP ENG-ASCE, V123, P261, DOI 10.1061/(ASCE)0733-947X(1997)123:4(261)
   Stanica R, 2011, COMPUT NETW, V55, P3179, DOI 10.1016/j.comnet.2011.05.007
   Tang JJ, 2017, IEEE T INTELL TRANSP, V18, P2340, DOI 10.1109/TITS.2016.2643005
   Tiaprasert K, 2017, TRANSPORT RES C-EMER, V85, P86, DOI 10.1016/j.trc.2017.09.008
   Tracz M, 2011, TRANSPORT RES C-EMER, V19, P307, DOI 10.1016/j.trc.2010.05.016
   Van Lint J.W.C., 2012, Artificial Intelligence Applications to Critical Transportation Issues, V22, P22
   Vlahogianni EI, 2005, TRANSPORT RES C-EMER, V13, P211, DOI 10.1016/j.trc.2005.04.007
   Vlahogianni EI, 2004, TRANSPORT REV, V24, P533, DOI 10.1080/0144164042000195072
   Vlahogianni EI, 2014, TRANSPORT RES C-EMER, V43, P3, DOI 10.1016/j.trc.2014.01.005
   Wang X, 2019, J SYST ARCHITECT, V97, P258, DOI 10.1016/j.sysarc.2019.02.014
   Yang XG, 2014, 2014 IEEE 17TH INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS (ITSC), P6, DOI 10.1109/ITSC.2014.6957657
   Ye Q, 2012, IEEE T INTELL TRANSP, V13, P1727, DOI 10.1109/TITS.2012.2203122
   Younes MB, 2018, WIREL NETW, V24, P2451, DOI 10.1007/s11276-017-1482-5
   Yousefpour A, 2019, J SYST ARCHITECT, V98, P289, DOI 10.1016/j.sysarc.2019.02.009
   Zhang Fan, 2016, PE WASUN 16, P19
   Zhang K.L., 2016, P 16 IEEE ACIS INT C, P751
   Zhang KL, 2019, INT J SOFTW INNOV, V7, P44, DOI 10.4018/IJSI.2019010103
   Zhang KL, 2018, APPL SCI-BASEL, V8, DOI 10.3390/app8091647
   Zhang KL, 2017, IEEE T INTELL TRANSP, V18, P1867, DOI 10.1109/TITS.2016.2616492
   Zhang KL, 2016, 2016 IEEE 19TH INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS (ITSC), P1192, DOI 10.1109/ITSC.2016.7795708
   Zhang KL, 2015, IEEE T INTELL TRANSP, V16, P2487, DOI 10.1109/TITS.2015.2411619
   Zhang KL, 2013, IEEE INT C COMPUT, P751, DOI 10.1109/CSE.2013.115
   Zhang L. D., 2010, 2010 International Conference on Computer Application and System Modeling (ICCASM 2010), P615, DOI 10.1109/ICCASM.2010.5620414
   [张晓利 ZHANG Xiaoli], 2007, [系统工程理论与实践, Systems Engineering-Theory & Practice], V27, P167, DOI 10.1016/S1874-8651(08)60052-6
   Zhang YR, 2015, TRANSPORT RES C-EMER, V58, P308, DOI 10.1016/j.trc.2015.02.019
   Zhang YJ, 2016, P AMER CONTR CONF, P6227, DOI 10.1109/ACC.2016.7526648
   Zhao Z, 2017, IET INTELL TRANSP SY, V11, P68, DOI 10.1049/iet-its.2016.0208
   Zhu JZ, 2014, TRANSPORT RES C-EMER, V47, P139, DOI 10.1016/j.trc.2014.06.011
NR 60
TC 8
Z9 8
U1 0
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102101
DI 10.1016/j.sysarc.2021.102101
EA MAR 2021
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SV1QI
UT WOS:000663599300018
DA 2024-07-18
ER

PT J
AU Meyer, V
   Kirchoff, DF
   Da Silva, ML
   De Rose, CAF
AF Meyer, Vinicius
   Kirchoff, Dionatra F.
   Da Silva, Matheus L.
   De Rose, Cesar A. F.
TI ML-driven classification scheme for dynamic interference-aware resource
   in cloud infrastructures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Interference-aware classification; Cross-application interference;
   Resource contention; Workload analysis; Machine learning; Cloud
   computing; Dynamic resource scheduling
ID SCHEDULING STRATEGY; MANAGEMENT
AB Computing systems continue to evolve, resulting in increased performance when processing workloads in large data centers due to the virtualization benefits. This technology is the key factor that allows multiple applications to share resources, thereby enhancing the overall hardware utilization of cloud computing environments. However, multiple cloud-services contending for shared resources are susceptible to cross application interference, which can lead to significant performance degradation and, consequently, an increase in Service Level Agreements violations. Nevertheless, state-of-the-art resource scheduling still relies mainly on resource capacity, adopting heuristics such as bin-packing and overlooking this source of overhead. But in recent years, interference-aware scheduling has gained traction, with the investigation of ways to classify applications regarding their interference levels and the proposal of static interference models and policies for scheduling co-hosted cloud applications. The preliminary results already show a considerable improvement in resource utilization and can be considered as the first steps toward a dynamic scheduling strategy. In this scenario, this paper proposes a machine learning-driven classification scheme for dynamic interference aware resource scheduling in cloud computing environments. The main goal is to present how a classification approach, that better represents the workload variations, affects resource scheduling. In the first place, we analyze how hardware resources react to different applications with dynamic workloads. Then, we explore distinct interference classification formats and evaluate their efficiency, taking the dynamic nature of cloud workloads into account. Lastly, we present an interference-aware application classifier based on machine learning techniques and compare it with related work, adopting a variety of workload patterns. Preliminary results revealed an improvement in resource utilization efficiency by 27%, on average, when applying our classification approach in cloud infrastructures.
C1 [Meyer, Vinicius; Kirchoff, Dionatra F.; Da Silva, Matheus L.; De Rose, Cesar A. F.] Pontifical Catholic Univ Rio Grande do Sul PUCRS, Sch Technol, Bldg 32,Av Ipiranga 6681, Porto Alegre, RS, Brazil.
C3 Pontificia Universidade Catolica Do Rio Grande Do Sul
RP Meyer, V (corresponding author), Pontifical Catholic Univ Rio Grande do Sul PUCRS, Sch Technol, Bldg 32,Av Ipiranga 6681, Porto Alegre, RS, Brazil.
EM vinicius.meyer@edu.pucrs.br; dionatra.kirchoff@edu.pucrs.br;
   matheus.lyra@edu.pucrs.br; cesar.derose@pucrs.br
RI De Rose, Cesar A. F./F-9271-2012
OI Meyer, Vinicius/0000-0001-5893-5878
FU Coordenacao de Aperfeicoamento de Pessoal de Nivel Superior - Brazil
   (CAPES) [001]; FAPERGS [16/2551-0000 488-9]; CNPq Brazil [PRONEX
   12/2014]
FX This study was financed in part by the Coordenacao de Aperfeicoamento de
   Pessoal de Nivel Superior - Brazil (CAPES) - Finance Code 001. This work
   has been partially supported by the project "GREEN-CLOUD: Computacao em
   Cloud com Computacao Sustentavel'' (#16/2551-0000 488-9), from FAPERGS
   and CNPq Brazil, program PRONEX 12/2014. Also, this work was achieved in
   cooperation with HP Brasil Industria e Comercio de Equipamentos
   Eletronicos LTDA. using incentives of Brazilian Informatics Law (Law no
   8.2.48 of 1991).
CR Abdi H, 2010, WIRES COMPUT STAT, V2, P433, DOI 10.1002/wics.101
   Al-Sinayyid A, 2020, J SUPERCOMPUT, V76, P9609, DOI 10.1007/s11227-020-03223-z
   Ali-Eldin A., 2013, TECH REP, P36
   Amannejad Y, 2015, PROCEEDINGS OF THE 2015 IFIP/IEEE INTERNATIONAL SYMPOSIUM ON INTEGRATED NETWORK MANAGEMENT (IM), P423, DOI 10.1109/INM.2015.7140319
   [Anonymous], 2016, Practical Machine Learning
   [Anonymous], **DATA OBJECT**, DOI DOI 10.24433/CO.3183391.V1
   Athmaja S., 2017, 2017 International conference on innovations in information, embedded and communication systems (ICIIECS), P1, DOI DOI 10.1109/ICIIECS.2017.8276028
   Bu X., 2013, P 22 INT S HIGH PERF, P227, DOI DOI 10.1145/2493123.2462904
   Chen S, 2017, I S WORKL CHAR PROC, P125, DOI 10.1109/IISWC.2017.8167770
   Chen X, 2015, I S MOD ANAL SIM COM, P164, DOI 10.1109/MASCOTS.2015.35
   Chiang R.C., 2011, P 2011 INT C HIGH PE, DOI [10.1145/2063384.2063447, DOI 10.1145/2063384.2063447]
   Delimitrou C, 2013, ACM SIGPLAN NOTICES, V48, P77, DOI 10.1145/2499368.2451125
   Eklov D, 2013, INT SYM CODE GENER, P99
   Fang J, 2020, J SUPERCOMPUT, V76, P3129, DOI 10.1007/s11227-019-03135-7
   Ferri C, 2009, PATTERN RECOGN LETT, V30, P27, DOI 10.1016/j.patrec.2008.08.010
   Garg SK, 2014, J NETW COMPUT APPL, V45, P108, DOI 10.1016/j.jnca.2014.07.030
   Gill SS, 2019, J SYST SOFTWARE, V155, P104, DOI 10.1016/j.jss.2019.05.025
   Iorgulescu C, 2018, PROCEEDINGS OF THE 2018 USENIX ANNUAL TECHNICAL CONFERENCE, P519
   Iqbal W, 2018, J NETW COMPUT APPL, V124, P94, DOI 10.1016/j.jnca.2018.09.023
   Jersak L.C., 2016, Proceedings of the 31st Annual ACM symposium on applied computing, Italy, P420
   Joseph CT, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101785
   Krzywda J, 2020, EUROMICRO WORKSHOP P, P88, DOI 10.1109/PDP50117.2020.00020
   Landset S., 2015, Journal of Big Data, V2, P1, DOI DOI 10.1186/S40537-015-0032-1
   Ludwig U.L., 2019, CONCURR COMPUT PRACT, DOI 10.1002/cpe.5098
   Maniar MA, 2019, IET SMART GRID, V2, P131, DOI 10.1049/iet-stg.2018.0108
   Manohar SS, 2019, J SYST ARCHITECT, V100, DOI 10.1016/j.sysarc.2019.101648
   Mathur A, 2008, IEEE GEOSCI REMOTE S, V5, P241, DOI 10.1109/LGRS.2008.915597
   Matteussi KJ, 2018, PROCEEDINGS 2018 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), P901, DOI 10.1109/HPCS.2018.00144
   Meyer D., 2019, E1071 MISC FUNCTIONS
   Meyer Vinicius, 2020, Job Scheduling Strategies for Parallel Processing. 23rd International Workshop, JSSPP 2020. Revised Selected Papers. Lecture Notes in Computer Science (LNCS 12326), P1, DOI 10.1007/978-3-030-63171-0_1
   Meyer V., 2019, Int. J. Comput. Syst. Eng, DOI [10.1504/ijcsyse.2019.10015444, DOI 10.1504/IJCSYSE.2019.10015444]
   Meyer V, 2019, CLOSER: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING AND SERVICES SCIENCE, P404, DOI 10.5220/0007729004040411
   Meyer V, 2020, EUROMICRO WORKSHOP P, P80, DOI 10.1109/PDP50117.2020.00019
   Nathuji R, 2010, EUROSYS'10: PROCEEDINGS OF THE EUROSYS 2010 CONFERENCE, P237
   Pournelle G. H., 1953, Journal of Mammalogy, V34, P133, DOI 10.1890/0012-9658(2002)083[1421:SDEOLC]2.0.CO;2
   Priya V, 2019, APPL SOFT COMPUT, V76, P416, DOI 10.1016/j.asoc.2018.12.021
   Qian Zhu, 2012, 2012 IEEE 5th International Conference on Cloud Computing (CLOUD), P170, DOI 10.1109/CLOUD.2012.25
   Roy SK, 2020, J SYST ARCHITECT, V105, DOI 10.1016/j.sysarc.2019.101706
   Sampaio AM, 2015, SIMUL MODEL PRACT TH, V57, P142, DOI 10.1016/j.simpat.2015.07.002
   Sant'Ana L, 2019, IEEE ACM INT SYMP, P381, DOI [10.1109/CCGRID.2019.00052, 10.1109/CCGRID.2019.000.52]
   Savoie L., 2019, THESIS
   Shahlaee A, 2013, IEEE P 3 INT C NUICO, P1
   Shekhar S, 2018, PROCEEDINGS 2018 IEEE 11TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING (CLOUD), P82, DOI 10.1109/CLOUD.2018.00018
   Sotiriadis S, 2018, INFORM SCIENCES, V433, P381, DOI [10.1016/j.ins.2017.07.006, 10.1016/j.ins,2017.07.006]
   Thamsen L, 2020, LECT NOTES COMPUT SC, V11997, P519, DOI 10.1007/978-3-030-48340-1_40
   Toosi AN, 2017, J NETW COMPUT APPL, V83, P155, DOI 10.1016/j.jnca.2017.01.036
   Wang KW, 2019, CLUSTER COMPUT, V22, P2223, DOI 10.1007/s10586-017-1466-3
   Xavier M. G., 2019, THESIS PUCRS BRAZIL
   Xavier MG, 2013, EUROMICRO WORKSHOP P, P233, DOI 10.1109/PDP.2013.41
   Xu MR, 2019, INT CONF COMPUT NETW, P22, DOI [10.1109/iccnc.2019.8685520, 10.1109/ICCNC.2019.8685520]
   Zhang Q, 2010, J INTERNET SERV APPL, V1, P7, DOI 10.1007/s13174-010-0007-6
   Zhang W, 2014, IEEE ACM INT SYMP, P394, DOI 10.1109/CCGrid.2014.101
   Zhang WB, 2011, P INT COMP SOFTW APP, P38, DOI 10.1109/COMPSAC.2011.14
   Zhao YL, 2021, IEEE T CLOUD COMPUT, V9, P1236, DOI 10.1109/TCC.2018.2889956
   Zhao YL, 2019, LECT NOTES COMPUT SC, V11512, P26, DOI 10.1007/978-3-030-23499-7_3
   Zhou H, 2016, CLUSTER COMPUT, V19, P1089, DOI 10.1007/s10586-016-0593-6
   Zhou YB, 2019, J SYST ARCHITECT, V98, P191, DOI 10.1016/j.sysarc.2019.07.007
   Zhou Z., 2019, Advances on Computational Intelligence in Energy: The Applications of Nature-Inspired Metaheuristic Algorithms in Energy, P195, DOI [10.1007/978-3-319-69889-2_10, DOI 10.1007/978-3-319-69889-2_10]
   Zhuravlev S, 2010, ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P129
NR 59
TC 8
Z9 8
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102064
DI 10.1016/j.sysarc.2021.102064
EA MAR 2021
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SD1RG
UT WOS:000651143900007
OA Green Published
DA 2024-07-18
ER

PT J
AU Ouyang, MD
   Wang, ZQ
   Li, FG
AF Ouyang, Mengdi
   Wang, Ziqing
   Li, Fagen
TI Digital signature with cryptographic reverse firewalls
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cryptographic reverse firewall; Signature; Exfiltration resistance
AB The Snowden's Prism incident warned people great threats from internal adversaries. Cryptographic Reverse Firewalls (CRFs), one mean to resolve the problem, are increasingly popular on account of its simplicity and convenience. The current related CRFs solutions are applied to encryption or key agreement. However, CRFs have extremely high requirements for re-randomization. Due to the irreversible hash function in the digital signature, it is difficult for signature to apply CRFs. Undoubtedly, as an important field in cryptography, digital signature cannot resist similar internal attacks, hence it is useful to find a way to build CRFs for signature. Therefore, we propose two signature schemes with CRFs. One is based on traditional signature and CRF is built for the signer, the other is based on identity-based signature (IBS) and CRFs are built for the signer and the public key generator (PKG). We also prove that these two schemes can resist exfiltration. One is against existence forgery under passive attacks. The other is against existence forgery under adaptive chosen message attack. Moreover, we use pypbc library to implement our schemes. Compared with signature schemes without CRFs, our schemes can not only use almost similar computational cost but also have advantages in resisting exfiltration.
C1 [Ouyang, Mengdi; Wang, Ziqing; Li, Fagen] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu, Peoples R China.
C3 University of Electronic Science & Technology of China
RP Li, FG (corresponding author), Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu, Peoples R China.
EM fagenli@uestc.edu.cn
RI Wang, Ziqing/JXL-3784-2024
FU National Natural Science Foundation of China [61872058]; sub project of
   Independent Scientific Research Project [ZZKY-ZX-03-02-04]; Sichuan
   Science and Technology Program [2020JDTD0007]
FX This work is supported the National Natural Science Foundation of China
   (grant no. 61872058) , sub project of Independent Scientific Research
   Project (grant no. ZZKY-ZX-03-02-04) and Sichuan Science and Technology
   Program (grant no. 2020JDTD0007) .
CR Abada A, 2019, EUR PHYS J-SPEC TOP, V228, P261, DOI 10.1140/epjst/e2019-900045-4
   [Anonymous], 2020, CRYPTOGRAPHIC KEY LE
   Boneh D, 2003, SIAM J COMPUT, V32, P586, DOI 10.1137/S0097539701398521
   Checkoway S., P 23 USENIX SEC S SA, V2022, P319
   Chen R., 2018, ADV CRYPTOLOGY ASIAC, V0031, P507
   Cocks C., 2001, CRYPTOGRAPHY CODING, V2260, P360, DOI DOI 10.1007/3-540-45325-3
   Dodis Y, 2016, LECT NOTES COMPUT SC, V9814, P341, DOI 10.1007/978-3-662-53018-4_13
   Greenwald G., 2015, No place to hide: Edward Snowden, the NSA
   Halevi S, 2012, J CRYPTOL, V25, P158, DOI 10.1007/s00145-010-9092-8
   Kurosawa K, 2004, LECT NOTES COMPUT SC, V2947, P248
   Ma H, 2018, LECT NOTES COMPUT SC, V11099, P507, DOI 10.1007/978-3-319-98989-1_25
   Mironov I, 2015, LECT NOTES COMPUT SC, V9057, P657, DOI 10.1007/978-3-662-46803-6_22
   Mwitende G, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101777
   Paterson KG, 2006, LECT NOTES COMPUT SC, V4058, P207
   Sahai A, 2005, LECT NOTES COMPUT SC, V3494, P457, DOI 10.1007/11426639_27
   Shamir A., 1985, Advances in Cryptology, V84 4, P47, DOI 10.1007/3-540-39568-7_5
   Shim KA, 2006, LECT NOTES COMPUT SC, V4307, P60
   Stephen H, 2019, DIGITAL SIGNATURES, P101
   Waters B, 2005, LECT NOTES COMPUT SC, V3494, P114
   Xu J, 2005, LECT NOTES COMPUT SC, V3810, P110
   Young A., 1996, Advances in Cryptology - CRYPTO'96. 16th Annual International Cryptology Conference. Proceedings, P89
   Young A., 1997, Advances in Cryptology - EUROCRYPT '97. International Conference on the Theory and Application of Cryptographic Techniques Proceedings, P62
   Zhou YY, 2019, COMM COM INF SC, V1105, P36, DOI 10.1007/978-981-15-0818-9_3
   Zhou YY, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101754
NR 24
TC 5
Z9 5
U1 1
U2 18
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102029
DI 10.1016/j.sysarc.2021.102029
EA FEB 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SU7LX
UT WOS:000663315100016
DA 2024-07-18
ER

PT J
AU Altaf, A
   Abbas, H
   Iqbal, F
   Khan, MMZM
   Rauf, A
   Kanwal, T
AF Altaf, Ayesha
   Abbas, Haider
   Iqbal, Faiza
   Khan, Malik Muhammad Zaki Murtaza
   Rauf, Abdul
   Kanwal, Tehsin
TI Mitigating service-oriented attacks using context-based trust for smart
   cities in IoT networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE IoT; Trust; Sybil attack; On?Off attack; Recommendation; Malicious;
   Smart city
ID INTERNET; PRIVACY; SCHEME; THINGS; GAME
AB Smart City technology is an attempt to improve the quality of life of its citizens by providing promising smart solutions for multiple applications. These applications include healthcare monitoring, resource utilization, city resource management, and various public services. Internet of Things (IoT) enables smart city applications to collect data from various sensors and process it for providing numerous smart services to the end-users with improved performance. The diverse nature of IoT network requires the use of multiple types of sensors which produce a huge amount of data. This data is highly vulnerable to multiple service-oriented attacks; therefore, it must be protected during the communication of IoT nodes. This research work has focused on the identification and detection of malicious nodes causing service-oriented attacks in smart city applications and networks. The direct experience of communicating nodes and recommendations from neighboring nodes are collected to formulate a total trust score. The adaptive weights assigned to direct observations and indirect recommendations ensure the effectiveness of the Context-Based Trust Evaluation System Model (CTES) in detecting On?Off attacks. Moreover, context similarity measure calculations filter out those bad nodes which are posing a Sybil Attack. The proposed CTES has also been simulated on Contiki Cooja. The results also validate the effectiveness of CTES in detecting the bad behavior of malicious nodes.
C1 [Altaf, Ayesha; Abbas, Haider; Khan, Malik Muhammad Zaki Murtaza; Rauf, Abdul] Natl Univ Sci & Technol NUST, Islamabad, Pakistan.
   [Abbas, Haider] Al Farabi Kazakh Natl Univ, Alma Ata, Kazakhstan.
   [Iqbal, Faiza] Univ Lahore UOL, Dept Software Engn, Lahore, Pakistan.
   [Kanwal, Tehsin] Comsats Univ, Islamabad, Pakistan.
C3 National University of Sciences & Technology - Pakistan; Al-Farabi
   Kazakh National University; COMSATS University Islamabad (CUI)
RP Abbas, H (corresponding author), Natl Univ Sci & Technol NUST, Islamabad, Pakistan.; Abbas, H (corresponding author), Al Farabi Kazakh Natl Univ, Alma Ata, Kazakhstan.
EM dr.h.abbas@ieee.org
RI Rauf, Abdul/AAD-5373-2020; Abbas, Haider/ABB-1219-2021
OI Rauf, Abdul/0000-0003-0392-8704; Abbas, Haider/0000-0002-2437-4870;
   Iqbal, Faiza/0000-0002-5536-8764
FU Higher Education Commission (HEC), Pakistan through its initiative of
   National Center for Cyber Security [2 (1078) /HEC/ME/2018/707]
FX This research is supported by the Higher Education Commission (HEC) ,
   Pakistan through its initiative of National Center for Cyber Security
   for the affiliated lab National Cyber Security Auditing and Evaluation
   Lab (NCSAEL) , Grant No: 2 (1078) /HEC/M&E/2018/707.
CR Alavi AH, 2018, MEASUREMENT, V129, P589, DOI 10.1016/j.measurement.2018.07.067
   Altaf A., 2019, IEEE CLOUDCOM
   Altaf A., 2020, COMPUT ELECT ENG
   Altaf A, 2021, IEEE INTERNET THINGS, V8, P7497, DOI 10.1109/JIOT.2020.3040775
   Altaf A, 2019, J NETW COMPUT APPL, V137, P93, DOI 10.1016/j.jnca.2019.02.024
   Alzahrani B, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101779
   [Anonymous], 2012, Proceedings of the 2012 international workshop on Self-aware internet of things
   Bali RS, 2016, FUTURE GENER COMP SY, V56, P476, DOI 10.1016/j.future.2015.09.004
   Bao F., 2013, 2013 IEEE 11 INT S A, DOI [10.1109/isads.2013.6513398, DOI 10.1109/ISADS.2013.6513398]
   Bao F., 2012, IEEE WOWMOM, DOI [10.1109/WoWMoM.2012.6263792, DOI 10.1109/WOWMOM.2012.6263792]
   Ben Saied Y, 2013, COMPUT SECUR, V39, P351, DOI 10.1016/j.cose.2013.09.001
   Bordel B., 2017, RECENT ADV INFORM SY
   Chang SH, 2016, MOB INF SYST, V2016, DOI 10.1155/2016/6506341
   Chen D., TRM IOT TRUST MANAGE
   Chen IR, 2016, IEEE T DEPEND SECURE, V13, P684, DOI 10.1109/TDSC.2015.2420552
   Chen IR, 2016, IEEE T SERV COMPUT, V9, P482, DOI 10.1109/TSC.2014.2365797
   Chen ZK, 2016, INT J COMMUN SYST, V29, P694, DOI 10.1002/dac.2930
   Duan JQ, 2014, IEEE INTERNET THINGS, V1, P58, DOI 10.1109/JIOT.2014.2314132
   Eckhoff D, 2018, IEEE COMMUN SURV TUT, V20, P489, DOI 10.1109/COMST.2017.2748998
   Fortino G, 2020, FUTURE GENER COMP SY, V108, P34, DOI 10.1016/j.future.2020.02.035
   Ge CP, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101728
   Gurani P., 2017, J EC SOC DEV, V8
   Hammi B, 2018, IET NETW, V7, P1, DOI 10.1049/iet-net.2017.0163
   Harel Y, 2017, ACM T INTEL SYST TEC, V8, DOI 10.1145/3057729
   Haus M, 2017, IEEE COMMUN SURV TUT, V19, P1054, DOI 10.1109/COMST.2017.2649687
   He DB, 2014, J MED SYST, V38, DOI 10.1007/s10916-014-0116-z
   Kamvar M. T., 2003, P 12 INT C WORLD WID, P640
   Khan ZA, 2018, SUSTAIN CITIES SOC, V40, P1, DOI 10.1016/j.scs.2018.03.026
   Kumar N, 2015, IEEE COMMUN MAG, V53, P48, DOI 10.1109/MCOM.2015.7010515
   Kumari D, 2020, PROCEDIA COMPUT SCI, V167, P1013, DOI 10.1016/j.procs.2020.03.401
   Kung A, 2017, LAW GOV TECHNOL SER, V36, P163, DOI 10.1007/978-3-319-50796-5_7
   Li WJ, 2018, IEEE INTERNET THINGS, V5, P716, DOI 10.1109/JIOT.2017.2720635
   Lima EG, 2020, SUSTAINABILITY-BASEL, V12, DOI 10.3390/su12031025
   Mendoza CVL, 2015, INT J DISTRIB SENS N, DOI 10.1155/2015/859731
   Mijac R.P. Marko, 2019, INT J RECENT TECHNOL, V8
   Moyano F., 2013, LNCS, V7783, P113, DOI [10.1007/978- 3- 642-38004- 4_8, DOI 10.1007/978-3-642-38004-4_8]
   Park E, 2018, SUSTAINABILITY-BASEL, V10, DOI [10.3390/su10041388, 10.3390/su10051388]
   Rafey SEA, 2016, INT CONF SEL TOP MOB, P166
   Righetti F, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON SMART COMPUTING (SMARTCOMP 2018), P387, DOI 10.1109/SMARTCOMP.2018.00034
   Samaila M.G., 2017, SECURITY CHALLENGES
   Su KH, 2011, 2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), P1028, DOI 10.1109/ICECC.2011.6066743
   Su ZY, 2015, ACM T WEB, V9, DOI 10.1145/2754934
   Vaishnavi S, 2021, J AMB INTEL HUM COMP, V12, P6199, DOI 10.1007/s12652-020-02189-3
   Verma S, 2017, IEEE COMMUN SURV TUT, V19, P1457, DOI 10.1109/COMST.2017.2694469
   Wang B, 2020, IEEE ACCESS, V8, P46373, DOI 10.1109/ACCESS.2020.2979022
   Ying Liu, 2010, International Journal of Applied Logistics, V1, P1, DOI 10.4018/jal.2010090201
   Zhang K, 2014, IEEE INTERNET THINGS, V1, P372, DOI 10.1109/JIOT.2014.2344013
   Zhiyuan Su, 2013, 2013 IEEE International Conference on Services Computing (SCC), P272, DOI 10.1109/SCC.2013.31
NR 48
TC 18
Z9 19
U1 1
U2 16
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2021
VL 115
AR 102028
DI 10.1016/j.sysarc.2021.102028
EA JAN 2021
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RN5XI
UT WOS:000640425900009
DA 2024-07-18
ER

PT J
AU Djedidi, O
   Djeziri, MA
AF Djedidi, Oussama
   Djeziri, Mohand A.
TI Power profiling and monitoring in embedded systems: A comparative study
   and a novel methodology based on NARX neural networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Data fitting; Embedded systems; Machine learning; Modeling; NARX; Neural
   networks; Power consumption; Power profiling; Smartphone
ID ENERGY-CONSUMPTION; MOBILE; ACCURATE; MANAGEMENT; MODEL; DVFS
AB Power consumption in electronic systems is an essential feature for the management of energy autonomy, performance analysis, and the aging monitoring of components. Thus, several research studies have been devoted to the development of power models and profilers for embedded systems. Each of these models is designed to fit a specific usage context. This paper is a part of a series of works dedicated to modeling and monitoring embedded systems in airborne equipment. The objective of this paper is twofold. Firstly, it presents an overview of the most used models in the literature. Then, it offers a comparative analysis of these models according to a set of criteria, such as the modeling assumptions, the necessary instrumentation necessary, the accuracy, and the complexity of implementation.
   Secondly, we introduce a new power estimator for ARM-Based embedded systems, with component-level granularity. The estimator is based on NARX neural networks and used to monitor power for diagnosis purposes. The obtained experimental results highlight the advantages and limitations of the models presented in the literature and demonstrate the effectiveness of the proposed NARX, having obtained the best results in its class for a smartphone (An online Mean Absolute Percentage Error = 2.2%).
C1 [Djedidi, Oussama; Djeziri, Mohand A.] Aix Marseille Univ, Univ Toulon, CNRS, LIS, Marseille, France.
C3 Aix-Marseille Universite; Centre National de la Recherche Scientifique
   (CNRS)
RP Djedidi, O (corresponding author), Aix Marseille Univ, Univ Toulon, CNRS, LIS, Marseille, France.
EM oussama.djedidi@lis-lab.fr; mohand.djeziri@lis-lab.fr
RI Djedidi, Oussama/AAI-2615-2019
OI Djedidi, Oussama/0000-0001-9218-545X
CR Abbas A., 2015, 2015 IEEE 42nd Photovoltaic Specialist Conference (PVSC). Proceedings, P1, DOI 10.1109/PVSC.2015.7356441
   Ahmad RW, 2017, INT J COMMUN SYST, V30, DOI 10.1002/dac.3235
   Ahmad RW, 2015, J NETW COMPUT APPL, V58, P42, DOI 10.1016/j.jnca.2015.09.002
   Alawnah S, 2017, EURASIP J EMBED SYST, DOI 10.1186/s13639-017-0070-1
   Almusalli FA, 2017, INT CONF ADV COMMUN, P541, DOI 10.23919/ICACT.2017.7890149
   Altamimi M, 2015, ACM S MODEL ANAL SIM, P301, DOI 10.1145/2811587.2811627
   [Anonymous], 2019, SAMS OP REL CTR
   [Anonymous], 2014, DES AUT TEST EUR C E, DOI DOI 10.7873/DATE.2014.380
   [Anonymous], 2012, P USENIX ANN TECH C
   Ardito L., 2013, ENERGY, P101
   Arpinen T, 2012, J SYST ARCHITECT, V58, P209, DOI 10.1016/j.sysarc.2011.01.003
   Benkhelifa E, 2016, MOBILE NETW APPL, V21, P575, DOI 10.1007/s11036-016-0756-y
   Bokhari M, 2016, PROCEEDINGS OF THE 2016 GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE (GECCO'16 COMPANION), P1139, DOI 10.1145/2908961.2931691
   Bokhari MA, 2017, PROCEEDINGS OF THE 2017 GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE COMPANION (GECCO'17 COMPANION), P1501, DOI 10.1145/3067695.3082519
   Bokhari MA, 2018, PROCEEDINGS OF THE 15TH EAI INTERNATIONAL CONFERENCE ON MOBILE AND UBIQUITOUS SYSTEMS: COMPUTING, NETWORKING AND SERVICES (MOBIQUITOUS 2018), P207, DOI 10.1145/3286978.3287014
   Bornholt James, 2012, 2012 IEEE Hot Chips 24 Symposium (HCS), P1, DOI 10.1109/HOTCHIPS.2012.7476509
   Carvalho SAL, 2016, 15TH IEEE INTERNATIONAL SYMPOSIUM ON NETWORK COMPUTING AND APPLICATIONS (IEEE NCA 2016), P250, DOI 10.1109/NCA.2016.7778627
   Caviglione L, 2016, IEEE T INF FOREN SEC, V11, P799, DOI 10.1109/TIFS.2015.2510825
   Chen X, 2014, DES AUT CON
   Chowdhury SA, 2016, 13TH WORKING CONFERENCE ON MINING SOFTWARE REPOSITORIES (MSR 2016), P49, DOI [10.1145/2901739.2901763, 10.1109/MSR.2016.015]
   Ciman M, 2017, PERVASIVE MOB COMPUT, V39, P214, DOI 10.1016/j.pmcj.2016.10.004
   Cornillon P.-A., 2007, MATZNER LOBER REGRES
   Demirbilek E., 2015, P 10 INT C UND NETW, P1, DOI [10.1109/ICEAC.2015.7352165., DOI 10.1145/2831296.2831316?CASA_TOKEN=CW_B_JVMC4MAAAAA:6SVSJPCCVVZCJ6UFZX3S42VHLXPXOUAFJTZ7Q_EGHH-3FNRBNUFIAUJKT4A0WQA5AIDSNQ_YIJKD4G]
   Di Nucci D, 2017, PROC IEEE ACM INT C, P3, DOI 10.1109/ICSE-C.2017.18
   Di Nucci D, 2017, 2017 IEEE 24TH INTERNATIONAL CONFERENCE ON SOFTWARE ANALYSIS, EVOLUTION, AND REENGINEERING (SANER), P103, DOI 10.1109/SANER.2017.7884613
   Djedidi O., 2018, P 15 INT C INF CONTR, V1, P541, DOI [10.5220/0006915805410545, DOI 10.5220/0006915805410545]
   Djedidi O, 2017, ICINCO: PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON INFORMATICS IN CONTROL, AUTOMATION AND ROBOTICS - VOL 1, P338, DOI 10.5220/0006470803380345
   Djedidi O, 2018, MSWIM'18: PROCEEDINGS OF THE 21ST ACM INTERNATIONAL CONFERENCE ON MODELING, ANALYSIS AND SIMULATION OF WIRELESS AND MOBILE SYSTEMS, P79, DOI 10.1145/3242102.3242139
   Djedidi O, 2018, IFAC PAPERSONLINE, V51, P1024, DOI 10.1016/j.ifacol.2018.09.714
   Dong Mian., 2011, MobiSys '11, P335, DOI DOI 10.1145/1999995.2000027
   Dousti MJ, 2015, I SYMPOS LOW POWER E, P341, DOI 10.1109/ISLPED.2015.7273537
   Dzhagaryan A, 2016, PECCS: PROCEEDINGS OF THE 6TH INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND EMBEDDED COMPUTING AND COMMUNICATION SYSTEMS, P28, DOI 10.5220/0005950800280039
   ENGLE RF, 1982, ECONOMETRICA, V50, P987, DOI 10.2307/1912773
   Fu YX, 2017, IEEE T COMPUT AID D, V36, P1869, DOI 10.1109/TCAD.2017.2661808
   Gordon M., 2011, POWERTUTOR
   GSM Arena, 2016, SAMS GAL S8 FULL PHO
   Guo Y, 2017, IEEE ACCESS, V5, P13387, DOI 10.1109/ACCESS.2017.2728620
   Gurun Selim., 2006, CODES+ISSS '06: Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, P28
   Hao S, 2013, PROCEEDINGS OF THE 35TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE 2013), P92, DOI 10.1109/ICSE.2013.6606555
   Hindle Abram, 2014, Proceedings of the 11th Working Conference on Mining Software Repositories, P12
   Holleis P., 2013, Proceedings of the 15th international conference on Human-computer interaction with mobile devices and services, P416
   Hoque MA, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2840723
   Huang J, 2017, IEEE T COMPUT, V66, P1518, DOI 10.1109/TC.2017.2693186
   Jin Tianxing, 2015, P 2 WORKSH MOB GAM, P7
   Jung W, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P353
   Kamiyama T, 2014, 2014 SEVENTH INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND UBIQUITOUS NETWORKING (ICMU), P7, DOI 10.1109/ICMU.2014.6799050
   Kanduri A, 2017, IEEE T VLSI SYST, V25, P2749, DOI 10.1109/TVLSI.2017.2694388
   Kang JM, 2008, LECT NOTES COMPUT SC, V5297, P531, DOI 10.1007/978-3-540-88623-5_69
   Kim D, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2875423
   Kim JM, 2015, IEEE T COMPUT, V64, P286, DOI 10.1109/TC.2013.188
   Kim M, 2013, IEEE ICCE, P183, DOI 10.1109/ICCE.2013.6486850
   Kim M, 2012, 2012 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), P666, DOI 10.1109/ICCE.2012.6162019
   Kim M, 2012, IEEE T CONSUM ELECTR, V58, P333, DOI 10.1109/TCE.2012.6227431
   Kim YG, 2015, ETRI J, V37, P157, DOI 10.4218/etrij.15.0113.1411
   Konig I., 2013, ISWCS 2013 INT S WIR, P723
   Koo JH, 2016, FUNDAMENTALS, PROPERTIES, AND APPLICATIONS OF POLYMER NANOCOMPOSITES, P1
   Lee J, 2012, 2012 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), P412, DOI 10.1109/ICCE.2012.6161925
   Lee J, 2014, IEEE T CONSUM ELECTR, V60, P190, DOI 10.1109/TCE.2014.6851993
   Li D, 2014, PROC IEEE INT CONF S, P121, DOI 10.1109/ICSME.2014.34
   Li J, 2015, PROCEEDINGS OF THE 2015 IFIP/IEEE INTERNATIONAL SYMPOSIUM ON INTEGRATED NETWORK MANAGEMENT (IM), P147, DOI 10.1109/INM.2015.7140287
   Li SS, 2016, J PARALLEL DISTR COM, V95, P124, DOI 10.1016/j.jpdc.2016.02.004
   Lin YD, 2014, J NETW COMPUT APPL, V44, P106, DOI 10.1016/j.jnca.2014.04.014
   Linares-Vásquez M, 2015, 2015 10TH JOINT MEETING OF THE EUROPEAN SOFTWARE ENGINEERING CONFERENCE AND THE ACM SIGSOFT SYMPOSIUM ON THE FOUNDATIONS OF SOFTWARE ENGINEERING (ESEC/FSE 2015) PROCEEDINGS, P143, DOI 10.1145/2786805.2786847
   Lu ZL, 2015, ASIA PAC SOFWR ENG, P167, DOI 10.1109/APSEC.2015.45
   Martinez B, 2015, IEEE SENS J, V15, P5777, DOI 10.1109/JSEN.2015.2445094
   MASSEY FJ, 1951, J AM STAT ASSOC, V46, P68, DOI 10.2307/2280095
   Merlo A, 2015, J COMPUT SECUR, V23, P611, DOI 10.3233/JCS-150530
   Mittal R, 2012, MOBICOM 12: PROCEEDINGS OF THE 18TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P317
   Murmuria R., 2012, Proceedings of the 2012 IEEE Sixth International Conference on Software Security and Reliability (SERE 2012), P147, DOI 10.1109/SERE.2012.19
   Nacci AA, 2013, MOBILE NETW APPL, V18, P600, DOI 10.1007/s11036-013-0470-y
   Niu LW, 2017, J SYST ARCHITECT, V78, P30, DOI 10.1016/j.sysarc.2017.06.004
   NXP Inc, 2019, IMX 6SOLOX APPL PROC
   Park JG, 2014, IEEE SYM EMBED SYST, P70, DOI 10.1109/ESTIMedia.2014.6962347
   Pathak Abhijit D., 2012, Proceedings of the PCIM ASIA 2012. International Conference and Exhibition for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, P29
   Pathak A, 2011, EUROSYS 11: PROCEEDINGS OF THE EUROSYS 2011 CONFERENCE, P153
   Pcmag, 2019, GPU DEF PC MAG ENC
   Qualcomm Inc, 2019, TREPN POW PROF FAQS
   Qualcomm Technologies Inc, 2019, SNAPDR PROF QUAL DEV
   Rattagan E, 2015, 2015 10TH IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS (SIES), P174
   Romansky S, 2017, PROC IEEE INT CONF S, P273, DOI 10.1109/ICSME.2017.79
   Samsung I., 2017, EX 9 SER
   Shin D, 2013, ASIA S PACIF DES AUT, P59, DOI 10.1109/ASPDAC.2013.6509559
   Shukla NK, 2016, PROCEEDINGS OF THE 2016 2ND INTERNATIONAL CONFERENCE ON CONTEMPORARY COMPUTING AND INFORMATICS (IC3I), P881, DOI 10.1109/IC3I.2016.7919046
   Suarez-Tangil G, 2015, PERVASIVE MOB COMPUT, V18, P137, DOI 10.1016/j.pmcj.2014.10.007
   Sun L, 2014, INT CON DISTR COMP S, P41, DOI 10.1109/ICDCS.2014.13
   Takeshi K., 2010, PROC INT C EMBEDDED, P1, DOI [10.1109/ICMU.2014.6799050, DOI 10.1109/ICMU.2014.6799050]
   Walker MJ, 2017, IEEE T COMPUT AID D, V36, P106, DOI 10.1109/TCAD.2016.2562920
   Xie H, 2009, PROCEEDINGS OF 2009 INTERNATIONAL CONFERENCE ON MACHINE LEARNING AND CYBERNETICS, VOLS 1-6, P1275, DOI 10.1109/ICMLC.2009.5212326
   Xu Fengyuan., 2013, Proceedings of the 10th USENIX Conference on Networked Systems Design and Implementation, nsdi'13, P43
   Yoon C, 2017, J SYST ARCHITECT, V81, P17, DOI 10.1016/j.sysarc.2017.10.001
   Zhang L, 2010, PROCEEDINGS OF 2010 INTERNATIONAL CONFERENCE ON PUBLIC ADMINISTRATION (6TH), VOL II, P105, DOI 10.1145/1878961.1878982
   Zhang N., 2012, P 3 ACM WORKSH MOB C, P37
NR 92
TC 6
Z9 6
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2020
VL 111
AR 101805
DI 10.1016/j.sysarc.2020.101805
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PK4IW
UT WOS:000602411800010
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Puschner, P
   Kirner, R
AF Puschner, Peter
   Kirner, Raimund
TI Asynchronous vs. synchronous interfacing to time-triggered communication
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 22nd IEEE International Symposium on Real-Time Distributed Computing
   (ISORC)
CY MAY 07-09, 2019
CL Valencia, SPAIN
SP IEEE, IEEE Comp Soc
DE Networking; Real-time systems; Time-triggered communication;
   Non-blocking communication
AB Time-triggered communication facilitates the construction of multi-component real-time systems whose components are in control of their temporal behaviour. However, the interface of a time-triggered communication system has to be accessed with care, to avoid that the temporal independence of components gets lost. This paper shows two interfacing strategies, one for asynchronous interface access (in two variants, one being the new Rate-bounded Non-Blocking Communication protocol) and one for time-aware, synchronized interface access, that allow components to maintain temporal independence. The paper describes and compares these interfacing strategies.
C1 [Puschner, Peter] Vienna Univ Technol, Vienna, Austria.
   [Kirner, Raimund] Univ Hertfordshire, Cyber Secur Ctr, Hatfield, Herts, England.
C3 Technische Universitat Wien; University of Hertfordshire
RP Kirner, R (corresponding author), Univ Hertfordshire, Cyber Secur Ctr, Hatfield, Herts, England.
EM peter@vmars.tuwien.ac.at; r.kirner@herts.ac.uk
RI Puschner, Peter/AAJ-1459-2020
OI Puschner, Peter/0000-0002-2495-0778; Kirner, Raimund/0000-0003-3921-6813
CR [Anonymous], FAULT TOLERANT REAL
   [Anonymous], P SPIE
   Engdahl JR, 2010, INTERNATIONAL CONFERENCE ON CONTROL, AUTOMATION AND SYSTEMS (ICCAS 2010), P984
   Kopetz H, 1998, REAL TIM SYST SYMP P, P168, DOI 10.1109/REAL.1998.739743
   Kopetz H, 2002, COMPUT CONTROL ENG J, V13, P156, DOI 10.1049/cce:20020401
   Kopetz H, 1997, PROCEEDINGS OF THE SIXTH IEEE COMPUTER SOCIETY WORKSHOP ON FUTURE TRENDS OF DISTRIBUTED COMPUTING SYSTEMS, P310, DOI 10.1109/FTDCS.1997.644743
   Kopetz H, 2003, P IEEE, V91, P112, DOI 10.1109/JPROC.2002.805821
   KOPETZ H, 1991, LECT NOTES COMPUT SC, V563, P87
   KOPETZ H, 1993, REAL-TIME SYSTEMS SYMPOSIUM: PROCEEDINGS, P131, DOI 10.1109/REAL.1993.393507
   Kopetz Hermann., 2011, Real-Time Systems
   Maurer S, 2015, PROCEEDINGS OF FIRST INTERNATIONAL CONFERENCE ON EVENT-BASED CONTROL, COMMUNICATION AND SIGNAL PROCESSING EBCCSP 2015
   Poledna S, 2000, IEEE T COMPUT, V49, P100, DOI 10.1109/12.833107
   Puschner P, 2006, INT FED INFO PROC, V225, P115
   Sheeparamatti R. B., 2006, IECON 2006. 32nd Annual Conference on IEEE Industrial Electronics (IEEE Cat. No. 06CH37763), DOI 10.1109/IECON.2006.348142
   Simon H.A., 1996, The Sciences of the Artificial, V3rd ed
   STANKOVIC JA, 1988, COMPUTER, V21, P10, DOI 10.1109/2.7053
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Yang YL, 2013, 2013 IEEE 24TH INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR, AND MOBILE RADIO COMMUNICATIONS (PIMRC), P1066, DOI 10.1109/PIMRC.2013.6666296
NR 18
TC 5
Z9 5
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2020
VL 103
AR 101690
DI 10.1016/j.sysarc.2019.101690
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA KO0AO
UT WOS:000515208600007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU da Silva, EA
   Kreutz, ME
   Zeferino, CA
AF da Silva, Eduardo A.
   Kreutz, Marcio E.
   Zeferino, Cesar A.
TI <i>RedScarf</i>: an open-source multi-platform simulation environment
   for performance evaluation of Networks-on-Chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 11th International Workshop on Network on Chip Architectures (NoCArc)
CY OCT 20, 2018
CL Fukuoka, JAPAN
DE Multi- and many-core systems; Network-on-Chip; Performance evaluation;
   Simulation
ID ARCHITECTURE
AB The design space of Networks-on-Chip (NoCs) comprises a large number of architectural parameters. To comply with the performance requirements of target applications, NoC-based system designers need to employ tools to assess the impact of each parameter on the NoC and the performance of the application. In view of this, this paper presents a simulation environment named RedScarf, which was developed to facilitate the design space exploration of NoCs. RedScarf integrates a graphical user interface and a set of tools that automate the process of configuring and evaluating the network characteristics. By providing resources like multi-platform and multi-thread execution, among others, RedScarf is a powerful tool for Research and Education on NoCs. This work describes the RedScarf architecture and tools, and demonstrates by means of experiments how it can aid a designer in the task of assessing the performance of on-chip interconnect architectures.
C1 [da Silva, Eduardo A.; Zeferino, Cesar A.] Univ Vale Itajai, Rua Uruguai,458, Itajai, SC, Brazil.
   [Kreutz, Marcio E.] Univ Fed Rio Grande do Norte, Campus Univ Lagoa Nova, Natal, RN, Brazil.
C3 Universidade do Vale do Itajai; Universidade Federal do Rio Grande do
   Norte
RP Zeferino, CA (corresponding author), Univ Vale Itajai, Rua Uruguai,458, Itajai, SC, Brazil.
EM eas@univali.br; kreutz@dimap.ufrn.br; zeferino@univali.br
RI Zeferino, Cesar Albenes/J-1337-2014; Alves da Silva,
   Eduardo/IAP-6642-2023; Silva, Eduardo Alves da/GYV-4425-2022
OI Zeferino, Cesar Albenes/0000-0003-3039-4410; Silva, Eduardo Alves
   da/0000-0002-5213-7805; Kreutz, Marcio/0000-0002-5684-7310; Laboratory
   of Embedded and Distributed Systems, LEDS -/0000-0001-8768-2822
FU Coordination for the Improvement of Higher Education Personnel (CAPES)
   [001]; National Council for Scientific and Technological Development
   (CNPq) [315287/2018-7, 436982/2018-8]
FX This work was supported by grants from Coordination for the Improvement
   of Higher Education Personnel (CAPES) Finance Code 001 and National
   Council for Scientific and Technological Development (CNPq) grants
   315287/2018-7 and 436982/2018-8, Brazilian funding agencies for research
   and education.
CR Adriahantenaina A., 2003, DESIGN AUTOMATION TE, P4
   Agyeman MO, 2018, J SYST ARCHITECT, V89, P103, DOI 10.1016/j.sysarc.2018.08.002
   Benini L., 2006, NETWORKS CHIP TECHNO
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bolotin E, 2004, J SYST ARCHITECT, V50, P105, DOI 10.1016/j.sysarc.2003.07.004
   Bruch JV, 2017, 2017 VII BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING (SBESC), P86, DOI 10.1109/SBESC.2017.18
   Carara EA, 2009, IEEE INT SYMP CIRC S, P1345, DOI 10.1109/ISCAS.2009.5118013
   Catania V, 2016, ACM T MODEL COMPUT S, V27, DOI 10.1145/2953878
   Coppola M., 2011, OCCN NOC MODELING FR
   Coppola M., 2004, 2004 INT S SYST ON C, DOI [10.1109/ISSOC.2004.1411133.15, DOI 10.1109/ISSOC.2004.1411133.15]
   da Silva EA, 2017, 2017 VII BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING (SBESC), P71, DOI 10.1109/SBESC.2017.16
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   Ding L, 2012, PROCEEDINGS OF ISCRAM ASIA 2012 CONFERENCE ON INFORMATION SYSTEMS FOR CRISIS RESPONSE AND MANAGEMENT, P201
   DiTomaso D, 2015, IEEE T PARALL DISTR, V26, P3289, DOI 10.1109/TPDS.2014.2383384
   Ganguly A, 2011, IEEE T COMPUT, V60, P1485, DOI 10.1109/TC.2010.176
   Gaur M., 2007, NIRGAM ASIMULATOR NO
   Gebhardt D., 2011, Energy-efficient design of an asynchronous network-on-chip
   Javaid H, 2014, DES AUT CON, DOI 10.1145/2593069.2593138
   Jerger NatalieEnright., 2009, On-Chip Networks
   Jiang N, 2013, 2013 IEEE INT S PERF, P86, DOI DOI 10.1109/ISPASS.2013.6557149
   Kahng AB, 2012, IEEE T VLSI SYST, V20, P191, DOI 10.1109/TVLSI.2010.2091686
   Macdonald K, 2014, IEEE T COMPUT, V63, P650, DOI 10.1109/TC.2012.140
   Moreno R.H., 2007, NOC SIMULATOR
   Shacham A, 2008, IEEE T COMPUT, V57, P1246, DOI 10.1109/TC.2008.78
   Synopsys, 2002, DESCR SYNTH RTL SYST
   Tedesco L, 2005, SBCCI 2005: 18TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P184
   Temuçin H, 2018, J SYST ARCHITECT, V90, P54, DOI 10.1016/j.sysarc.2018.07.007
   University of Vale do Itajai-Univali, 2019, REDSCARF GUI OR SIM
NR 28
TC 3
Z9 3
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2019
VL 99
AR 101633
DI 10.1016/j.sysarc.2019.101633
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JF2LS
UT WOS:000491217500005
DA 2024-07-18
ER

PT J
AU Li, CL
   Song, MY
   Tang, HL
   Luo, YL
AF Li, Chunlin
   Song, Mingyang
   Tang, Hengliang
   Luo, Youlong
TI Offloading and system resource allocation optimization in TDMA based
   wireless powered mobile edge computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mobile edge computing; Wireless energy transfer; Multi-user offloading;
   ADMM
ID COMPUTATION RATE MAXIMIZATION; COMMUNICATION
AB In this paper, a wireless powered mobile edge computing (WP-MEC) system is considered, in which a hybrid access point integrated with MEC servers can charge N wireless devices (WDs) by broadcasting radio-frequency signals, and the time division multiple access (TDMA) protocol is used for task offloading of WDs. The goal of this paper is to maximize the weighted sum computation rate by joint optimization of system resources management and task computing time allocation. To solve this optimization problem, an alternating direction multiplier method (ADMM) based distributed optimization method is proposed. The proposed method can decompose the optimization problem into N sub-problems, which are solved by N WDs. Experimental results show that the proposed method outperforms the benchmarks and greatly increases the weighted sum computation rate while keeping the energy consumption at a low level under the premise of time complexity O(N).
C1 [Li, Chunlin; Song, Mingyang; Luo, Youlong] Wuhan Univ Technol, Sch Comp Sci & Technol, Wuhan 430063, Hubei, Peoples R China.
   [Li, Chunlin] Natl Univ Def Technol, Sci & Technol Parallel & Distributed Proc Lab, Changsha, Hunan, Peoples R China.
   [Tang, Hengliang] Beijing Wuzi Univ, Sch Informat, Beijing 101149, Peoples R China.
C3 Wuhan University of Technology; National University of Defense
   Technology - China; Beijing Wuzi University
RP Li, CL (corresponding author), Wuhan Univ Technol, Sch Comp Sci & Technol, Wuhan 430063, Hubei, Peoples R China.; Li, CL (corresponding author), Natl Univ Def Technol, Sci & Technol Parallel & Distributed Proc Lab, Changsha, Hunan, Peoples R China.
EM chunlin74@aliyun.com
FU National Natural Science Foundation (NSF) [61873341, 61672397];
   Application Foundation Frontier Project of WuHan [2018010401011290];
   Research Fund of Science and Technology on Parallel and Distributed
   Processing Laboratory, Beijing Intelligent Logistics System
   Collaborative Innovation Center Open Project [BILSCIC-2019KF-02];
   Beijing Youth Topnotch Talent Plan of High-Creation Plan
   [2017000026833ZK25]; Canal Plan-Leading Talent Project of Beijing
   Tongzhou District [YHLB2017038]; Grass-roots Academic Team Building
   Project of Beijing Wuzi University [2019XJJCTD04]
FX The work was supported by the National Natural Science Foundation (NSF)
   under grants (no. 61873341, no. 61672397), Application Foundation
   Frontier Project of WuHan (no. 2018010401011290). Research Fund of
   Science and Technology on Parallel and Distributed Processing
   Laboratory, Beijing Intelligent Logistics System Collaborative
   Innovation Center Open Project (no. BILSCIC-2019KF-02), Beijing Youth
   Topnotch Talent Plan of High-Creation Plan (no. 2017000026833ZK25),
   Canal Plan-Leading Talent Project of Beijing Tongzhou District (no.
   YHLB2017038), Grass-roots Academic Team Building Project of Beijing Wuzi
   University (no. 2019XJJCTD04). Any opinions, findings, and conclusions
   are those of the authors and do not necessarily reflect the views of the
   above agencies.
CR [Anonymous], 2018, IEEE T SYST MAN CYBE, DOI [10.1109/TSMC.2018.2858556, DOI 10.1109/TSMC.2018.2858556]
   Baktir AC, 2017, IEEE COMMUN SURV TUT, V19, P2359, DOI 10.1109/COMST.2017.2717482
   Bi S., 2017, IEEE T WIREL COMMUN, V17, P4177
   Bi SZ, 2016, IEEE WIREL COMMUN, V23, P10, DOI 10.1109/MWC.2016.7462480
   Bi SZ, 2015, IEEE COMMUN MAG, V53, P117, DOI 10.1109/MCOM.2015.7081084
   Boyd S., 1996, FOUND TREND MACH LEA, V3
   Boyd S., 2006, IEEE Trans Autom Control, V51, P1859, DOI DOI 10.1109/TAC.2006.884922
   Cao Xiaomeng., 2018, 2018 21st International Conference on Information Fusion (FUSION), P1, DOI DOI 10.23919/WIOPT.2018.8362865
   Di XF, 2017, IEEE T WIREL COMMUN, V16, P7936, DOI 10.1109/TWC.2017.2754494
   Ding JF, 2018, IEEE COMMUN LETT, V22, P165, DOI 10.1109/LCOMM.2017.2763589
   Fan LS, 2017, IEEE T COMMUN, V65, P2811, DOI 10.1109/TCOMM.2017.2691712
   Grant M, 2006, NONCON OPTIM ITS APP, V84, P155
   Ju H, 2014, IEEE T WIREL COMMUN, V13, P418, DOI 10.1109/TWC.2013.112513.130760
   Kim B, 2016, I C INF COMM TECH CO, P756, DOI 10.1109/ICTC.2016.7763287
   Kim B, 2016, INT CONF IT CONVERGE, P62
   Kim H, 2016, IEEE T WIREL COMMUN, V15, P4745, DOI 10.1109/TWC.2016.2545649
   Lee H, 2016, IEEE T VEH TECHNOL, V65, P9420, DOI 10.1109/TVT.2016.2515607
   Lee S, 2017, IEEE T SIGNAL PROCES, V65, P1685, DOI 10.1109/TSP.2016.2641400
   Li CL, 2019, FUTURE GENER COMP SY, V95, P249, DOI 10.1016/j.future.2019.01.007
   Li CL, 2019, KNOWL-BASED SYST, V165, P321, DOI 10.1016/j.knosys.2018.12.002
   Li CL, 2019, J PARALLEL DISTR COM, V125, P93, DOI 10.1016/j.jpdc.2018.11.006
   Lin X, 2017, IEEE COMMUN LETT, V21, P861, DOI 10.1109/LCOMM.2016.2639484
   Liu L, 2014, IEEE T COMMUN, V62, P4349, DOI 10.1109/TCOMM.2014.2370035
   Liu P, 2018, KSII T INTERNET INF, V12, P5614, DOI 10.3837/tiis.2018.12.001
   Mao YY, 2017, IEEE COMMUN SURV TUT, V19, P2322, DOI 10.1109/COMST.2017.2745201
   Ngu AH, 2017, IEEE INTERNET THINGS, V4, P1, DOI 10.1109/JIOT.2016.2615180
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Tran T. X., 2013, IEEE COMMUN MAG, V55, P116
   Do TN, 2019, IEEE COMMUN LETT, V23, P374, DOI 10.1109/LCOMM.2018.2885303
   Wang F, 2017, ASIA-PAC CONF COMMUN, P735
   Wang F, 2018, IEEE T WIREL COMMUN, V17, P1784, DOI 10.1109/TWC.2017.2785305
   Wang YT, 2016, IEEE T COMMUN, V64, P4268, DOI 10.1109/TCOMM.2016.2599530
   Wu QQ, 2016, IEEE T WIREL COMMUN, V15, P2312, DOI 10.1109/TWC.2015.2502590
   Wu QQ, 2015, IEEE COMMUN LETT, V19, P2278, DOI 10.1109/LCOMM.2015.2482974
   You CS, 2017, IEEE T WIREL COMMUN, V16, P1397, DOI 10.1109/TWC.2016.2633522
   Yue L. C., 2014, IEEE J SEL AREA COMM, V33, P1534
   Zhao F., 1996, IEEE T VEH TECHNOL, V65
   Zhou FH, 2018, IEEE J SEL AREA COMM, V36, P1927, DOI 10.1109/JSAC.2018.2864426
NR 38
TC 10
Z9 10
U1 0
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 221
EP 230
DI 10.1016/j.sysarc.2019.07.009
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300018
DA 2024-07-18
ER

PT J
AU Xia, T
   Tian, Y
   Prévotet, JC
   Nouvel, F
AF Xia, Tian
   Tian, Ye
   Prevotet, Jean-Christophe
   Nouvel, Fabienne
TI Ker-ONE: A new hypervisor managing FPGA reconfigurable accelerators
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded systems; FPGA; Partial reconfiguration; Virtualization;
   Hypervisor
ID ARM; XEN
AB In the last decade, research on CPU-FPGA hybrid architectures has become a hot topic. One of the main challenges in this domain is to efficiently and safely manage Dynamic Partial Reconfiguration (DPR) resources. This paper focuses on the management of reconfiguration by a custom hypervisor named Ker-ONE, on an ARM-FPGA platform. Using a virtualization approach, virtual machines (VM) may access resources independently, being unaware of the existence of other VMs. Our custom hypervisor guarantees the independence and isolation of VM domains. The purpose of our work is to provide an abstract and transparent interface for virtual machines to access reconfigurable resources, while meeting real-time constraints. This means that software engineers do not need to focus on implementation details. In this paper, we present a complete architecture in which hardware accelerators are seen as virtual devices which are universally mapped in each VM space as ordinary peripherals. The hypervisor automatically detects VMs' requests for DPR resources and handles them dynamically according to a preemptive allocation mechanism. We also evaluate the efficiency of our framework by measuring the critical overhead during DPR management and allocations. The results demonstrate that our mechanisms are implemented with low overhead compared to other approaches and that they are compatible with real-time scheduling.
C1 [Xia, Tian] Xi An Jiao Tong Univ, Inst Artificial Intelligence & Robot, Huawei, Peoples R China.
   [Tian, Ye; Prevotet, Jean-Christophe; Nouvel, Fabienne] Univ Rennes, CNRS, UMR 6164, INSA Rennes,IETR, F-35000 Rennes, France.
C3 Xi'an Jiaotong University; Huawei Technologies; Institut National des
   Sciences Appliquees de Rennes; Centre National de la Recherche
   Scientifique (CNRS); CNRS - Institute for Engineering & Systems Sciences
   (INSIS)
RP Prévotet, JC (corresponding author), Univ Rennes, CNRS, UMR 6164, INSA Rennes,IETR, F-35000 Rennes, France.
EM tian_xia@xjtu.edu.cn; ye.tian@insa-rennes.fr;
   jean-christophe.prevotet@insa-rennes.fr; fabienne.nouvel@insa-rennes.fr
FU National Key Research and Development Program of China [2016YFB0200202];
   Chinese Scholarship Council Program; L'institut d'electronique et de
   telecommunications de Rennes of France
FX The work is supported in part by the National Key Research and
   Development Program of China: 2016YFB0200202, by the Chinese Scholarship
   Council Program and by L'institut d'electronique et de
   telecommunications de Rennes of France.
CR Agne A, 2014, IEEE MICRO, V34, P60, DOI 10.1109/MM.2013.110
   Agron J, 2006, REAL TIM SYST SYMP P, P3, DOI 10.1109/RTSS.2006.45
   Aichouch Mehdi, 2013, 2013 Conference on Design and Architectures for Signal and Image Processing (DASIP), P290
   Becker J, 2007, P IEEE, V95, P438, DOI 10.1109/JPROC.2006.888404
   Best J., 2013, THESIS
   Byma S, 2014, ANN IEEE SYM FIELD P, P109, DOI 10.1109/FCCM.2014.42
   Dall C, 2014, ACM SIGPLAN NOTICES, V49, P333, DOI 10.1145/2541940.2541946
   Vu DV, 2015, PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS 2015), P569, DOI 10.1109/HPCSim.2015.7237094
   ExpressLogic, 2007, MEAS REAL TIME PERF
   Gohringer Diana., 2010, PARALLEL DISTRIBUTED, P1
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Heiser G., 2010, P 1 ACM ASIA PACIFIC, P19
   Heiser G., 2008, P 1 WORKSH IS INT EM, P11, DOI [10.1145/1435458.1435461, DOI 10.1145/1435458.1435461]
   Huang CH, 2009, IEEE EMBED SYST LETT, V1, P19, DOI 10.1109/LES.2009.2028039
   Hwang JY, 2008, CONSUM COMM NETWORK, P257, DOI 10.1109/ccnc08.2007.64
   Jain AK, 2014, J SIGNAL PROCESS SYS, V77, P61, DOI 10.1007/s11265-014-0884-1
   Jozwik K., 2013, INT J RECONFIGURABLE, V2013, P5
   Knodel O., 2015, 2 INT WORKSH FPGAS S
   Marchesotti M., 2006, 13th Annual IEEE International Symposium and Workshop on Engineering of Computer Based Systems
   Regnier Paul, 2008, Operating Systems Review, V42, P52, DOI 10.1145/1453775.1453787
   Shin I, 2004, REAL TIM SYST SYMP P, P57
   Sisu Xi, 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P39
   Stewart D. B., 2002, EMB SYST C ESC, P1
   Wang W., 2013, 2013 INT C HARDW SOF, P1
   Xia T, 2015, 2015 IEEE 29TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS, P71, DOI 10.1109/IPDPSW.2015.72
   Xilinx, 2014, ZYNQ 7000 ALL PROGR
   Xu L., 2015, INT J DISTRIB SENS N, V2015, DOI [10.1155/2015/310308.1:1-1:1, DOI 10.1155/2015/310308.1:1-1:1]
   Yoo S, 2014, IEEE T MOBILE COMPUT, V13, P1857, DOI 10.1109/TMC.2013.109
NR 28
TC 6
Z9 6
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 453
EP 467
DI 10.1016/j.sysarc.2019.05.003
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300035
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU de Albuquerque, AP
   Kelner, J
AF de Albuquerque, Anna Priscilla
   Kelner, Judith
TI Toy user interfaces: Systematic and industrial mapping
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Smart toys; Toy user interfaces; Playful interfaces; Tangible
   interfaces; Mixed-reality
ID CHILDREN; THERAPY; ROBOT
AB Toys are play products designed for leisure and social play activities. Today, play products increasingly incorporate hardware and software computation, often connecting to online services and other computing devices, thus being commonly referred to as "smart toys." Accordingly, such products can also be categorized as user interfaces as they allow human interaction with digital contents using the physical toys' inputs and outputs. Here we propose the idea of Toy-User-Interfaces (ToyUI) and relate them to the domains of human-computer interaction, mixed reality, and the Internet of Things. We surveyed and categorized a multitude of ToyUIs, gathering information from research papers and toy companies by performing both a systematic mapping (covering research from 2008 to 2017) and an industrial mapping (covering releases from 2012 to 2017). The resulting 297 items were then analyzed according to our classification model, being divided into four categories, eight genres, and 22 setups, considering the play features and the interface features of such items. The classification model and the analysis of the results allowed us to identify six trends in design and technology for ToyUI. Ultimately, our research findings may guide the future of ToyUI projects for researchers, designers, educators, therapists, and end-users.
C1 [de Albuquerque, Anna Priscilla; Kelner, Judith] Univ Fed Pernambuco, Virtual Real & Multimedia Res Grp, Informat Ctr, Recife, PE, Brazil.
C3 Universidade Federal de Pernambuco
RP de Albuquerque, AP (corresponding author), Univ Fed Pernambuco, Virtual Real & Multimedia Res Grp, Informat Ctr, Recife, PE, Brazil.
EM apa@cin.ufpe.br; jk@cin.ufpe.br
RI Kelner, Judith/C-6746-2009
OI de Albuquerque Wheler, Anna Priscilla/0000-0002-6991-5191
CR Aarts P., 2012, INT C ENT COMP
   Abeele VV, 2008, LECT NOTES COMPUT SC, V5294, P118, DOI 10.1007/978-3-540-88322-7_12
   Alakärppä I, 2017, PROCEEDINGS OF THE 19TH INTERNATIONAL CONFERENCE ON HUMAN-COMPUTER INTERACTION WITH MOBILE DEVICES AND SERVICES (MOBILEHCI '17), DOI 10.1145/3098279.3098547
   Altimira D., 2016, P 2016 CHI C HUM FAC
   [Anonymous], 2015, MOBILE SERVICES TOY
   Antle A. N., 2013, P 7 INT C TANG EMB E
   Antle AN, 2011, PROCEEDINGS OF IDC 2011: THE 10TH INTERNATIONAL CONFERENCE ON INTERACTION DESIGN AND CHILDREN (IDC2011), P11
   Avrahami D., 2011, P 24 ANN ACM S US IN
   Azuma R, 2001, RECENT ADV AUGMENTED
   Bai Z., 2015, P 33 ANN ACM C HUM F
   Bakker S., 2008, P 5 NORD C HUM COMP
   Bang C-y., 2010, INT C ENT COMP
   Bech C., 2016, INTERACTIVITY GAME C, P197
   Bekker T, 2010, PERS UBIQUIT COMPUT, V14, P385, DOI 10.1007/s00779-009-0264-1
   Bergsmark M., 2016, P TEI 16 10 INT C TA
   Bonillo C., 2017, UNIVERS ACCESS INF S, P1
   Brok J. C. J., 2010, INT C ENT COMP
   Brooks A. L., 2016, 5 INT C ARTSIT 2016, V196
   Byrne Richard, 2016, P 2016 ANN S COMP HU
   Cao X., 2010, P 2010 ACM C COMP SU
   Carter Marcus, 2014, P 1 ACM SIGCHI ANN S
   Cheok AD, 2010, ART AND TECHNOLOGY OF ENTERTAINMENT COMPUTING AND COMMUNICATION: ADVANCES IN INTERACTIVE NEW MEDIA FOR ENTERTAINMENT COMPUTING, P137, DOI 10.1007/978-1-84996-137-0_6
   Cooney M. D., 2011, HUM ROB HUM 2011 11
   Coulton P., 2015, More Playful user interfaces, P151, DOI 10.1007/978-981-287-546-4_7
   D'Hooge H., 2001, INTEL TECHNOL J Q, V4
   Dang C. T., 2013, P 7 INT C TANG EMB E
   Darling K., 2012, WE ROB C
   deAlbuquerque A. P., 2017, INT C DISTR AMB PERV
   Dhar T., 2015, MOBILE SERVICES TOY, P39, DOI [10.1007/978-3-319-21323-1_3, DOI 10.1007/978-3-319-21323-1_3]
   Nunes EPD, 2017, LECT NOTES COMPUT SC, V10277, P503, DOI 10.1007/978-3-319-58706-6_41
   Faber JP, 2012, PERS UBIQUIT COMPUT, V16, P391, DOI 10.1007/s00779-011-0405-1
   Fan M., 2017, P 2017 CHI C HUM FAC
   Farr W., 2010, P 9 INT C INT DES CH
   Fogtmann M. H., 2011, P 12 ANN C NZ CHAPT
   Freed N., 2010, P 9 INT C INT DES CH
   Frennert S, 2014, INT J SOC ROBOT, V6, P299, DOI 10.1007/s12369-013-0225-8
   Furió D, 2013, COMPUT EDUC, V64, P24, DOI 10.1016/j.compedu.2012.12.015
   Garzotto F., 2017, IFIP C HUM COMP INT
   Garzotto F., 2010, P 9 INT C INT DES CH
   Gerling KM, 2015, ACM T ACCESS COMPUT, V6, DOI 10.1145/2724729
   Gervais R., 2016, P TEI 16 10 INT C TA
   Geurts L., 2011, P 5 INT C TANG EMB E
   Geurts L., 2014, P 1 ACM SIGCHI ANN S
   Gnoli A., 2014, P 8 INT C TANG EMB E
   Gomes PF, 2011, PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTER ENTERTAINMENT TECHNOLOGY (ACE 2011)
   Guo H., 2010, DIG GAM INT TOY ENH
   Hafidh B, 2014, MULTIMED TOOLS APPL, V72, P1507, DOI 10.1007/s11042-013-1459-z
   Halskov K., 2014, P 11 C ADV COMP ENT
   Han J, 2015, ETR&D-EDUC TECH RES, V63, P455, DOI 10.1007/s11423-015-9374-9
   Heijboer M., 2008, P 5 NORD C HUM COMP
   Hendrix K., 2008, P 22 BRIT HCI GROUP, V1
   Hengeveld B., 2009, P 3 INT C TANG EMB I
   Hinske S., 2009, P 3 INT C TANG EMB I
   Horn M., 2009, P SIGCHI C HUM FACT
   Hornecker E, 2009, INTERACT COMPUT, V21, P95, DOI 10.1016/j.intcom.2008.10.007
   Hu J., 2013, LECT NOTES COMPUTER, V8215
   Hung PCK, 2017, INT SER COMPUT ENTER, P1, DOI 10.1007/978-3-319-62072-5_1
   Hunter S., 2010, P 9 INT C INT DES CH
   Ishii H., 1997, P ACM SIGCHI C HUM F, P234, DOI DOI 10.1145/258549.258715
   Jacoby S., 2009, VIRT REH INT C
   Jafri Rabia, 2017, International Journal of Child-Computer Interaction, V11, P3, DOI 10.1016/j.ijcci.2016.12.001
   Jensen M. M., 2013, INT C ENT COMP
   KALTENBRUNNER M, 2007, P 1 INT C TANG EMB I
   Katsumoto Y., 2013, P 7 INT C TANG EMB E
   Kazemitabaar M., 2017, P 2017 CHI C HUM FAC
   Keele S, 2007, GUIDELINES PERFORMIN
   Kobeissi A. H., 2017, ADV LEARN TECHN ICAL
   Kozima H, 2009, INT J SOC ROBOT, V1, P3, DOI 10.1007/s12369-008-0009-8
   Kubicki S, 2015, PERS UBIQUIT COMPUT, V19, P1259, DOI 10.1007/s00779-015-0891-7
   Kuts E., 2009, DIGRA C
   Lee HC, 2009, INT J COMPUT SCI NET, V9, P119
   Li Y, 2008, LECT NOTES COMPUT SC, V5294, P182
   Liang R.-H., 2016, P 2016 CHI C HUM FAC
   Magerkurth C, 2012, UNIVERSAL ACCESS INF, V11, P273, DOI 10.1007/s10209-011-0242-z
   Malone T.W., 1982, P 1982 C HUM FACT CO
   Marco J, 2012, INT J ARTS TECHNOL, V5, P151, DOI 10.1504/IJART.2012.046272
   Marichal S., 2017, 19 INT C HUM COMP IN
   Martinoia D, 2013, ROBOT AUTON SYST, V61, P739, DOI 10.1016/j.robot.2013.04.017
   McReynolds E., 2017, P 2017 CHI C HUM FAC
   Melonio A., 2016, INT S EM TECHN ED
   Mendes L, 2011, PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTER ENTERTAINMENT TECHNOLOGY (ACE 2011)
   Merrill D., 2012, CHI 12 HUM FACT COMP
   Merritt T, 2017, CHI PLAY'17: PROCEEDINGS OF THE ANNUAL SYMPOSIUM ON COMPUTER-HUMAN INTERACTION IN PLAY, P69, DOI 10.1145/3116595.3116598
   Milgram Paul., 1995, Telemanipulator and telepresence technologies, V2351
   Mora S, 2016, J AMB INTEL SMART EN, V8, P531, DOI 10.3233/AIS-160396
   Mueller F., 2014, P 8 INT C TANG EMB E
   Muller L., 2015, INT C ENT COMP
   Munekata N., 2010, INT C ENT COMP
   Nakadai H., 2015, INT C ENT COMP
   Nakevska M, 2014, LECT NOTES COMPUT SC, V8770, P52, DOI [10.1016/j.entcom.2017.01.001, 10.1007/978-3-662-45212-7_7]
   Ng G., 2015, MOBILE SERVICES TOY, P51, DOI [10.1007/978-3-319-21323-1_4, DOI 10.1007/978-3-319-21323-1_4]
   Nielsen R., 2009, P 8 INT C INT DES CH
   Niiyama R., 2015, P 9 INT C TANG EMB E
   Nijholt A., 2015, MORE PLAYFUL USER IN, P1
   Nijholt A., 2014, PLAYFUL USER INTERFA, V10, P978
   Oh H., 2013, P 7 INT C TANG EMB E
   Okerlund J., 2016, P TEI 16 10 INT C TA
   Olsson T, 2011, INT SYM MIX AUGMENT
   Parkes A. J., 2008, P SIGCHI C HUM FACT
   Pennisi P, 2016, AUTISM RES, V9, P165, DOI 10.1002/aur.1527
   Pijnappel S., 2014, P 8 INT C TANG EMB E
   Pillias C., 2014, P 32 ANN ACM C HUM F
   Postolache O., 2017, INSTR MEAS TECHN C I
   Pourchon R., 2017, INT C HCI BUS GOV OR
   Raffaele D. F., 2017, WORLD C INF SYST TEC
   Rafferty L., 2015, MOBILE SERVICES TOY, P1, DOI [10.1007/978-3-319-21323-1_1, DOI 10.1007/978-3-319-21323-1_1]
   Rafferty L, 2017, INT SER COMPUT ENTER, P85, DOI 10.1007/978-3-319-62072-5_6
   Rashid Omer., 2006, COMPUTERS ENTERTAINM, V4, P4
   Roo J. S., 2017, P 2017 CHI C HUM FAC
   Sajjadi P., 2014, P 1 ACM SIGCHI ANN S
   Sakamoto M, 2016, MULTIMED TOOLS APPL, V75, P8289, DOI 10.1007/s11042-015-2751-x
   Scharf F., 2008, P 7 INT C INT DES CH
   Schmitz M., 2017, P 2017 CHI C HUM FAC
   Seehra J. S., 2015, P 9 INT C TANG EMB E
   Segura E.M., 2013, P SIGCHI C HUMAN FAC, P3365
   Shaer O., 2010, FDN TRENDS HUMAN COM, P4
   Shakeri H., 2017, P ANN S COMP HUM INT
   Shapira L., 2016, MIX AUGM REAL ISMAR
   Shen Y., 2013, P 12 INT C INT DES C
   Shen Y, 2010, COMPUT ENTERTAIN, V8, P11, DOI DOI 10.1145/1899687.1899693
   Slyper R., 2011, P 5 INT C TANG EMB E
   Sonne T., 2016, P TEI 16 10 INT C TA
   Soute I., 2013, P 12 INT C INT DES C
   Soute I, 2010, PERS UBIQUIT COMPUT, V14, P435, DOI 10.1007/s00779-009-0265-0
   Speelpenning T., 2011, IFIP C HUM COMP INT
   Spiel K., 2016, P TEI 16 10 INT C TA
   Sugiura Y., 2012, P SIGCHI C HUM FACT
   Tam V, 2017, PROCEEDINGS OF THE ELEVENTH INTERNATIONAL CONFERENCE ON TANGIBLE, EMBEDDED, AND EMBODIED INTERACTION (TEI'17), P11, DOI 10.1145/3024969.3025006
   Tan C. T., 2010, P GAME AR
   Tang J.K.T., 2015, MOBILE SERVICES TOY, P77, DOI [10.1007/978-3-319-21323-1_5, DOI 10.1007/978-3-319-21323-1_5]
   Tedjokusumo J, 2010, IEEE T SYST MAN CY A, V40, P147, DOI 10.1109/TSMCA.2009.2028432
   Todi K., 2016, P 2016 CHI C HUM FAC
   Tsong CK, 2012, PROCD SOC BEHV, V64, P382, DOI 10.1016/j.sbspro.2012.11.045
   Tyni H., 2016, P 20 INT AC MINDTR C
   Valadao CT, 2017, INT SER COMPUT ENTER, P55, DOI 10.1007/978-3-319-62072-5_5
   Valente L, 2017, REQUIR ENG, V22, P137, DOI 10.1007/s00766-015-0238-y
   Valk L. D., 2016, P TEI 16 10 INT C TN
   vanDelden R., 2017, P 2017 CHI C HUM FAC
   Vandermaesen M., 2014, P 9 INT C TANG EMB E
   Vaucelle C., 2008, P 10 INT C UB COMP
   Wakkary R., 2009, P 3 INT C TANG EMB I
   Wang D., 2016, P TEI 16 10 INT C TA
   Wang DL, 2014, J SUPERCOMPUT, V70, P269, DOI 10.1007/s11227-012-0855-x
   Weller M. P., 2008, P 2 INT C TANG EMB I
   Willis K. D. D., 2013, P 7 INT C TANG EMB E
   Willis K. D. D., 2011, P SIGCHI C HUM FACT
   Wolbert M., 2014, P 11 C ADV COMP ENT
   Wu T, 2017, INT SER COMPUT ENTER, P7, DOI 10.1007/978-3-319-62072-5_2
   Xu Y., 2008, P 2008 INT C ADV COM
   Yamabe T, 2013, MULTIMED TOOLS APPL, V62, P259, DOI 10.1007/s11042-011-0979-7
   Yannier N, 2016, ACM T COMPUT-HUM INT, V23, DOI 10.1145/2934668
   Yao L., 2011, P 8 INT C ADV COMP E
   Yarosh S., 2009, P 8 INT C INT DES CH
   Yarosh S, 2010, CHI2010: PROCEEDINGS OF THE 28TH ANNUAL CHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS, VOLS 1-4, P1251
   Zaman B., 2012, EVOLVING FIELD TANGI, P367
   ZhiYing Zhou, 2008, International Journal of Virtual Reality, V7, P9
   Zidianakis E., 2016, INTERACTIVITY GAME C, P20
NR 157
TC 13
Z9 13
U1 0
U2 22
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 77
EP 106
DI 10.1016/j.sysarc.2018.12.001
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500010
DA 2024-07-18
ER

PT J
AU Wazid, M
   Das, AK
   Hussain, R
   Succi, G
   Rodrigues, JJPC
AF Wazid, Mohammad
   Das, Ashok Kumar
   Hussain, Rasheed
   Succi, Giancarlo
   Rodrigues, Joel J. P. C.
TI Authentication in cloud-driven IoT-based big data environment: Survey
   and outlook
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Internet of Things (IoT); Cyber-Physical System (CPS); Cloud computing;
   Big data; Authentication; Key agreement; Security
ID WIRELESS SENSOR NETWORKS; 2-FACTOR USER AUTHENTICATION; KEY AGREEMENT
   PROTOCOL; MANAGEMENT PROTOCOL; INDUSTRIAL INTERNET; PROVABLY SECURE;
   SCHEME; EFFICIENT; THINGS; LIGHTWEIGHT
AB The Internet of Things (IoT) is composed of different networked objects (i.e., smart devices) which are interconnected to gather, process, refine, and exchange meaningful data over the Internet. These objects are assigned to their respective IP addresses, and they are able to send and receive data over a network without any human assistance. IoT offers different types of applications, such as, but not limited to, smart traffic monitoring, smart home, smart health care and smart cities, to name a few. In a Cyber-Physical System (CPS), computing elements coordinate and communicate with sensor devices, which monitor cyber and physical indicators, and actuators, and also modify the cyber and physical environment where they run. The synergy of computational as well as physical components, specifically the use of CPSs, led to the advancement of IoT implementations. In a cloud-driven IoT-based big data environment, a cloud-based platform is used to store the data generated by IoT devices (normally by sensor devices) which further can be considered as a big data warehouse. This environment is highly scalable and provides important real-time event processing (for example, in critical scenarios like surveillance and monitoring of an industrial plant). In IoT-based critical applications, the real-time data access is obligatory as and when it is required. Such access is possible if we permit only authorized external users to access the real-time data directly from the IoT sensors. Sometimes authorized user may also request for big data query processing and big data analytics over the data stored in cloud servers to figure out hidden patterns of some phenomena (i.e., chances of fire in an industrial plant in future). Therefore, we need secure authentication schemes for cloud-driven IoT-based big data environment in which a legitimate user and an IoT sensor can mutually authenticate each other and establish a common session key for secure communication. In this context, this paper first discusses the network and threat models of the authentication schemes for cloud-driven IoT-based big data environment. Some security requirements, issues and challenges of this environment are then discussed. A taxonomy of various existing authentication schemes applicable for cloud-driven IoT-based big data environment is also discussed, which covers a comparative study of these schemes. We identify and briefly discuss some future research challenges in designing the authentication schemes and other security protocols for cloud-driven IoT-based big data environment that need to be addressed in the future.
C1 [Wazid, Mohammad] Innopolis Univ, Cyber Secur & Networks Lab, Innopolis 420500, Russia.
   [Das, Ashok Kumar] Int Inst Informat Technol, Ctr Secur Theory & Algorithm Res, Hyderabad 500032, Telangana, India.
   [Hussain, Rasheed; Succi, Giancarlo] Innopolis Univ, Dept Comp Sci, Innopolis 420500, Russia.
   [Rodrigues, Joel J. P. C.] Natl Inst Telecommun Inatel, Santa Rita Do Sapucai, Brazil.
   [Rodrigues, Joel J. P. C.] Inst Telecomunicacoes, Lisbon, Portugal.
   [Rodrigues, Joel J. P. C.] Univ Fortaleza UNIFOR, Fortaleza, Ceara, Brazil.
C3 Innopolis University; International Institute of Information Technology
   Hyderabad; Innopolis University; Instituto Nacional de Telecomunicacoes
   (INATEL); Instituto de Telecomunicacoes; Universidade Fortaleza
RP Rodrigues, JJPC (corresponding author), Natl Inst Telecommun INATEL, Dept Informat, Ave Joao de Camargo,510 Ctr, Santa Rita Do Sapucai, MG, Brazil.
EM wazidkec2005@gmail.com; ashok.das@iiit.ac.in; r.hussain@innopolis.ru;
   g.succi@innopolis.ru; joeljr@ieee.org
RI Hussain, Rasheed/Q-3409-2019; Das, Ashok Kumar/U-2790-2019; Succi,
   Giancarlo/AAZ-2354-2020; Rodrigues, Joel J. P. C./A-8103-2013; wazid,
   mohammad/X-4211-2018
OI Hussain, Rasheed/0000-0002-3771-7537; Das, Ashok
   Kumar/0000-0002-5196-9589; Succi, Giancarlo/0000-0001-8847-0186;
   Rodrigues, Joel J. P. C./0000-0001-8657-3800; wazid,
   mohammad/0000-0001-9898-0921
FU Finep/Funttel Grant under the Radiocommunication Reference Center
   (Centro de Referencia em Radicomunicacoes - CRR) project of the National
   Institute of Telecommunications (Institute Nacional de
   Telecomunicacoes), Brazil [01.14.0231.00]; FCT - Fundacao para a Ciencia
   e a Tecnologia [UID/EEA/500008/2013]; Brazilian National Council for
   Research and Development (CNPq) [309335/2017-5]
FX This work was partially supported by Finep/Funttel Grant no.
   01.14.0231.00, under the Radiocommunication Reference Center (Centro de
   Referencia em Radicomunicacoes - CRR) project of the National Institute
   of Telecommunications (Institute Nacional de Telecomunicacoes), Brazil,
   by National Funding from the FCT - Fundacao para a Ciencia e a
   Tecnologia through the UID/EEA/500008/2013 Project; and by Brazilian
   National Council for Research and Development (CNPq) via Grant no.
   309335/2017-5. We also thank the anonymous reviewers for their valuable
   feedback on the paper which helped us to improve its quality and
   presentation.
CR Abadi M, 2001, ACM SIGPLAN NOTICES, V36, P104, DOI 10.1145/373243.360213
   Abadi M, 2009, LECT NOTES COMPUT SC, V5643, P35, DOI 10.1007/978-3-642-02658-4_5
   Abdalla M, 2005, LECT NOTES COMPUT SC, V3386, P65
   Ahlgren B, 2016, IEEE INTERNET COMPUT, V20, P52, DOI 10.1109/MIC.2016.124
   Amin R, 2016, COMPUT NETW, V101, P42, DOI 10.1016/j.comnet.2016.01.006
   Amin R, 2016, AD HOC NETW, V36, P58, DOI 10.1016/j.adhoc.2015.05.020
   [Anonymous], 2004, Proc. 2nd ACM workshop on Security of Ad hoc and Sensor Networks, DOI DOI 10.1145/1029102.1029113
   [Anonymous], 9 KEY BIG DATA SECUR
   [Anonymous], 1995, Secure Hash Standard
   Aujla GS, 2018, IEEE COMMUN MAG, V56, P78, DOI 10.1109/MCOM.2018.1700379
   Bertino E, 2017, COMPUTER, V50, P76, DOI 10.1109/MC.2017.62
   Cai HM, 2017, IEEE INTERNET THINGS, V4, P75, DOI 10.1109/JIOT.2016.2619369
   Canetti R, 2001, LECT NOTES COMPUT SC, V2045, P453
   Canetti R, 2002, LECT NOTES COMPUT SC, V2332, P337
   Challa S, 2017, IEEE ACCESS, V5, P3028, DOI 10.1109/ACCESS.2017.2676119
   Chang CC, 2016, IEEE T WIREL COMMUN, V15, P357, DOI 10.1109/TWC.2015.2473165
   Das AK, 2018, IEEE INTERNET THINGS, V5, P4900, DOI 10.1109/JIOT.2018.2877690
   Das AK, 2018, FUTURE GENER COMP SY, V89, P110, DOI 10.1016/j.future.2018.06.027
   Das AK, 2018, IEEE J BIOMED HEALTH, V22, P1310, DOI 10.1109/JBHI.2017.2753464
   Das AK, 2016, PEER PEER NETW APPL, V9, P223, DOI 10.1007/s12083-014-0324-9
   Das AK, 2015, WIRELESS PERS COMMUN, V82, P1377, DOI 10.1007/s11277-015-2288-3
   Das ML, 2009, IEEE T WIREL COMMUN, V8, P1086, DOI 10.1109/TWC.2008.080128
   Delgado-Mohatar O, 2011, AD HOC NETW, V9, P727, DOI 10.1016/j.adhoc.2010.08.020
   DOLEV D, 1983, IEEE T INFORM THEORY, V29, P198, DOI 10.1109/TIT.1983.1056650
   EBU Tech, CROSS PLATF AUTH
   Farash MS, 2016, AD HOC NETW, V36, P152, DOI 10.1016/j.adhoc.2015.05.014
   Feng Q, 2018, FUTURE GENER COMP SY, V84, P239, DOI 10.1016/j.future.2017.07.040
   Gope P, 2018, IEEE INTERNET THINGS, V5, P3126, DOI 10.1109/JIOT.2018.2833863
   Gope P, 2018, IEEE T INF FOREN SEC, V13, P2831, DOI 10.1109/TIFS.2018.2832849
   Gope P, 2018, FUTURE GENER COMP SY, V83, P629, DOI 10.1016/j.future.2017.06.023
   Gope P, 2016, IEEE T IND ELECTRON, V63, P7124, DOI 10.1109/TIE.2016.2585081
   He DB, 2018, IEEE T IND INFORM, V14, P3618, DOI 10.1109/TII.2017.2771382
   He DB, 2018, IEEE SYST J, V12, P1621, DOI 10.1109/JSYST.2016.2633809
   Hsieh WB, 2014, WIRELESS PERS COMMUN, V77, P979, DOI 10.1007/s11277-013-1547-4
   Hussain R, 2017, TOXIN REV, DOI [10.1080/15569543.2017, DOI 10.1080/15569543.2017]
   Islam SMR, 2015, IEEE ACCESS, V3, P678, DOI 10.1109/ACCESS.2015.2437951
   Jiang Q, 2017, IEEE ACCESS, V5, P3376, DOI 10.1109/ACCESS.2017.2673239
   Jindal A, 2018, IEEE J BIOMED HEALTH, V22, P1605, DOI 10.1109/JBHI.2018.2799198
   Khan MK, 2010, SENSORS-BASEL, V10, P2450, DOI 10.3390/s100302450
   Lee CC, 2011, PARALLEL PROCESS LET, V21, P21, DOI 10.1142/S0129626411000047
   Li X, 2019, IEEE INTERNET THINGS, V6, P4755, DOI 10.1109/JIOT.2018.2874473
   Li X, 2018, IEEE T IND INFORM, V14, P3599, DOI 10.1109/TII.2017.2773666
   Marchand C, 2018, IEEE T COMPUT AID D, V37, P97, DOI 10.1109/TCAD.2017.2702607
   Marjani M, 2017, IEEE ACCESS, V5, P5247, DOI 10.1109/ACCESS.2017.2689040
   Messerges TS, 2002, IEEE T COMPUT, V51, P541, DOI 10.1109/TC.2002.1004593
   Mishra D, 2018, MULTIMED TOOLS APPL, V77, P18295, DOI 10.1007/s11042-017-5376-4
   Odelu V, 2018, TELECOMMUN SYST, V69, P431, DOI 10.1007/s11235-018-0446-0
   Odelu V, 2015, SECUR COMMUN NETW, V8, P4136, DOI 10.1002/sec.1330
   Park K, 2018, IEEE ACCESS, V6, P30225, DOI 10.1109/ACCESS.2018.2844190
   Porambage P, 2015, IEEE ACCESS, V3, P1503, DOI 10.1109/ACCESS.2015.2474705
   Porambage P, 2014, IEEE WCNC, P2728, DOI 10.1109/WCNC.2014.6952860
   RIVEST RL, 1992, COMMUN ACM, V35, P41, DOI 10.1145/129902.129905
   Sheth A, 2016, IEEE INTELL SYST, V31, P108, DOI 10.1109/MIS.2016.34
   Singh J, 2016, IEEE INTERNET THINGS, V3, P269, DOI 10.1109/JIOT.2015.2460333
   Sosa-Reyna CM, 2018, J SYST ARCHITECT, V90, P15, DOI 10.1016/j.sysarc.2018.08.008
   Srinivas J, 2020, IEEE T DEPEND SECURE, V17, P1133, DOI 10.1109/TDSC.2018.2857811
   Srinivas J, 2020, J SUPERCOMPUT, V76, P4772, DOI 10.1007/s11227-018-2605-1
   Srinivas J, 2017, AD HOC NETW, V54, P147, DOI 10.1016/j.adhoc.2016.11.002
   Sun DZ, 2013, PERS UBIQUIT COMPUT, V17, P895, DOI 10.1007/s00779-012-0540-3
   Tsai JL, 2015, IEEE SYST J, V9, P805, DOI 10.1109/JSYST.2014.2322973
   Turkanovic M, 2014, AD HOC NETW, V20, P96, DOI 10.1016/j.adhoc.2014.03.009
   Vaidya B, 2010, IEEE CONF WIREL MOB, P600, DOI 10.1109/WIMOB.2010.5645004
   Vaidya J, 2014, IEEE T DEPEND SECURE, V11, P399, DOI 10.1109/TDSC.2013.43
   Wang D, 2015, IEEE T DEPEND SECURE, V12, P428, DOI 10.1109/TDSC.2014.2355850
   Wang D, 2014, AD HOC NETW, V20, P1, DOI 10.1016/j.adhoc.2014.03.003
   Wazid M, 2019, FUTURE GENER COMP SY, V91, P475, DOI 10.1016/j.future.2018.09.017
   Wazid M, 2018, J NETW COMPUT APPL, V123, P112, DOI 10.1016/j.jnca.2018.09.008
   Wazid M, 2020, IEEE T DEPEND SECURE, V17, P391, DOI 10.1109/TDSC.2017.2764083
   Wazid M, 2018, IEEE J BIOMED HEALTH, V22, P1299, DOI 10.1109/JBHI.2017.2721545
   Wazid M, 2018, IEEE INTERNET THINGS, V5, P269, DOI 10.1109/JIOT.2017.2780232
   Wu F, 2017, J NETW COMPUT APPL, V89, P72, DOI 10.1016/j.jnca.2016.12.008
   Wu F, 2017, J AMB INTEL HUM COMP, V8, P101, DOI 10.1007/s12652-016-0345-8
   Yang J, 2018, J SYST ARCHITECT, V87, P36, DOI 10.1016/j.sysarc.2018.05.001
   Yang YX, 2017, IEEE INTERNET THINGS, V4, P592, DOI 10.1109/JIOT.2016.2597150
   Yeh HL, 2011, SENSORS-BASEL, V11, P4767, DOI 10.3390/s110504767
   Zanni A., 2015, Cyber-physical systems and smart cities
   Zeng XZ, 2017, J SYST ARCHITECT, V72, P93, DOI 10.1016/j.sysarc.2016.06.008
   Zhang YD, 2018, IEEE INTERNET THINGS, V5, P5271, DOI 10.1109/JIOT.2018.2865247
NR 78
TC 99
Z9 102
U1 2
U2 45
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 185
EP 196
DI 10.1016/j.sysarc.2018.12.005
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500016
DA 2024-07-18
ER

PT J
AU Liu, J
   Wu, XG
AF Liu, Jing
   Wu, Xuegen
TI Controller and architecture co-design of wireless cyber-physical systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Wireless cyber-physical systems; Controller and architecture co-design;
   Modeling and analysis; Architecture analysis and design language
ID INTEGRATED SERVICES NETWORKS; PROCESSOR SHARING APPROACH; FLOW-CONTROL
AB Recently, more and more factories begin to employ wireless mesh networks for process control. These wireless Cyber-Physical Systems (WCPSs) need to meet performance requirements. However, the control algorithm and system are usually designed with an isolated design flow, which leads to higher integration, testing and debugging costs and poor resource utilization. To bridge the gap, we propose a controller and architecture co-design framework based on architecture analysis and design language (AADL). Firstly, we show how to build control and architecture models of WCPSs. Then methods that translates control and architecture models to performance models are proposed. With these models, we can analyze the non-function properties of the system before implementation. Finally, Matlab/Simulink and OSATE are integrated and several plugins are developed to support the realization of this framework. The synthesis of above contributions is a largely automated co-design and analysis process of WCPSs. Comparing with other co-design frameworks, our framework provides better capability, usability, and extensibility. A case study shows that our co-design framework achieves better control performance (reducing the pulp level variations to 42.3% of the former controller).
C1 [Liu, Jing] Peking Univ, Comp Sci, Beijing, Peoples R China.
   [Wu, Xuegen] Peking Univ, Software, Beijing, Peoples R China.
C3 Peking University; Peking University
RP Liu, J (corresponding author), Peking Univ, Comp Sci, Beijing, Peoples R China.
EM liujing@ss.pku.edu.cn
RI Jing, Liu/ABF-9141-2021
CR Alur R, 2011, IEEE T AUTOMAT CONTR, V56, P2345, DOI 10.1109/TAC.2011.2163873
   [Anonymous], INT WORKSH CYB PHYS
   [Anonymous], 2016, P ICCPS
   [Anonymous], 2007, WirelessHART specification
   Bai J., 2012, OPTIMAL CROSS LAYER
   Branicky MS, 2002, IEEE DECIS CONTR P, P1211, DOI 10.1109/CDC.2002.1184679
   Cervin A, 2003, IEEE CONTR SYST MAG, V23, P16, DOI 10.1109/MCS.2003.1200240
   Chakraborty S., 2012, KEYNOTE TALK CCHALLE, V346, P9
   Chen D, 2010, WIRELESSHART: REAL-TIME MESH NETWORK FOR INDUSTRIAL AUTOMATION, P1, DOI 10.1007/978-1-4419-6047-4
   Demirel B, 2014, IEEE T AUTOMAT CONTR, V59, P3252, DOI 10.1109/TAC.2014.2351972
   Dissaux P, 2008, AADL PIVOT LANGUAGE
   Dobslaw F, 2016, IEEE T IND INFORM, V12, P758, DOI 10.1109/TII.2014.2382335
   Fan Xiaocong, 2015, NEWNES, P449
   Feiler P. H., 2006, ARCHITECTURE ANAL DE
   GHAZALIE TM, 1995, REAL-TIME SYST, V9, P31, DOI 10.1007/BF01094172
   Hristu-Varsakelis D., 2005, STABILIZATION NETWOR
   Kim K, 2010, PROC ASME CONF SMART, P1
   Lian FL, 2002, IEEE T CONTR SYST T, V10, P297, DOI 10.1109/87.987076
   Liang W, 2011, WIREL COMMUN MOB COM, V11, P1197, DOI 10.1002/wcm.976
   Liu XG, 2004, IEEE DECIS CONTR P, P4180, DOI 10.1109/CDC.2004.1429408
   Lo Bello L, 2017, IEEE T IND INFORM, V13, P1393, DOI 10.1109/TII.2017.2695585
   Lo Bello L, 2009, IEEE T IND INFORM, V5, P157, DOI 10.1109/TII.2009.2018541
   Manderscheid M, 2018, J SYST ARCHITECT, V88, P23, DOI 10.1016/j.sysarc.2018.05.004
   Norlander Torbjorn, 2014, SCI WORLD J, V2014
   Parekh AK, 1993, IEEE ACM T NETWORK, V1, P344, DOI 10.1109/90.234856
   PAREKH AK, 1994, IEEE ACM T NETWORK, V2, P137, DOI 10.1109/90.298432
   Park P, 2018, IEEE COMMUN SURV TUT, V20, P978, DOI 10.1109/COMST.2017.2780114
   Park P, 2017, IEEE T IND ELECTRON, V64, P3250, DOI 10.1109/TIE.2016.2631530
   Petersen S, 2011, IEEE IND ELECTRON M, V5, P23, DOI 10.1109/MIE.2011.943023
   Pham TAQ, 2012, IEEE T IND INFORM, V8, P61, DOI 10.1109/TII.2011.2174249
   Ploplys NJ, 2004, IEEE CONTR SYST MAG, V24, P58, DOI 10.1109/MCS.2004.1299533
   Ren J, 2012, CHIN CONTR CONF, P5844
   Richter K., 2002, P 39 DES AUT C DAC J
   Saifullah A, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584652
   Samii S, 2009, DES AUT TEST EUROPE, P57
   Schneider R, 2013, J SYST ARCHITECT, V59, P1215, DOI 10.1016/j.sysarc.2013.09.003
   Song JP, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P377, DOI 10.1109/RTAS.2008.15
   Soudbakhsh D., 2013, P ACM IEEE INT C CYB
   Tabuada P, 2010, IEEE T AUTOMAT CONTR, V52, P1680
   Tabuada P, 2007, IEEE T AUTOMAT CONTR, V52, P1680, DOI 10.1109/TAC.2007.904277
   Wandeler E., 2006, Modular Performance Analysis and Interface-Based Design for Embedded Real-Time Systems
   Wang L., 2009, MODEL PREDICTIVE CON, V39, P25
   Xie G., 2016, J SYST ARCH
   Xie Y., 2017, J SYST ARCH
   Yang D, 2015, IEEE T IND ELECTRON, V62, P3966, DOI 10.1109/TIE.2015.2402642
   Zhao YB, 2008, IET CONTROL THEORY A, V2, P7, DOI 10.1049/iet-cta:20070005
   Zheng Meng, 2008, Control Theory & Applications, V25, P1128
   Zimmerling M, 2017, ACM TRANS CYBER-PHYS, V1, DOI 10.1145/3012005
NR 48
TC 6
Z9 6
U1 0
U2 15
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2019
VL 94
BP 42
EP 59
DI 10.1016/j.sysarc.2019.02.006
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HP1EG
UT WOS:000461407600005
DA 2024-07-18
ER

PT J
AU Elmi, S
   Min, JK
AF Elmi, Sayda
   Min, Jun-Ki
TI Spatial skyline queries over incomplete data for smart cities
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Internet of things; Smart cities; Spatial skyline queries; Skyline for a
   set of query points; Evidence theory
ID UNCERTAIN
AB Nowadays Internet of Things (IoT) gained a great attention from researchers since it promises a smart human being life. By the technology of the IoT, the world will becomes smart in many aspects such as cities which are the main poles of human and economic activity. Analyzing cities data is very important to improve the city economy as well as the life quality of the citizens. Since location based services and GPS devices can easily connect users located in different positions, it is worthwhile to optimize the efficiency of their shifting to a common location according to their preferences. However, in many real-life applications, uncertain, imprecise and incomplete data inherently exist. By the advent of such applications, the effective processing of advanced analysis queries such as the skyline for imperfect data has become important. Basically, the skyline query finds the interesting objects according to a user preferences. Answering spatial skyline query for a set of query points can find many applications in Geographical Information Systems. However, the traditional skyline queries cannot answer a users group needs and are not sufficient to obtain a good choice for all group members. In this paper, we propose a spatial skyline query over imperfect data related to set of query points located at different positions. We propose an imperfect spatial skyline query for users located in different positions. Detailed experimental analysis is reported. In addition, the theoretical properties developed in this paper help to devise efficient techniques to compute the spatial skyline over uncertain data for a set of users. Our extensive experiments show that the proposed algorithms provide quick initial response time.
C1 [Elmi, Sayda] Korea Univ Technol & Educ, Cheonan, South Korea.
   [Min, Jun-Ki] Korea Univ Technol & Educ, Sch Comp Sci & Engn, Cheonan, South Korea.
C3 Korea University of Technology & Education; Korea University of
   Technology & Education
RP Min, JK (corresponding author), Korea Univ Technol & Educ, Sch Comp Sci & Engn, Cheonan, South Korea.
EM jkmin@koreatech.ac.kr
RI Elmi, Sayda/AAT-8373-2020
OI Elmi, Sayda/0000-0002-9091-2307
FU Basic Science Research Program through the National Research Foundation
   of Korea (NRF) - Ministry of Education [2015R1D1A1A01058909]
FX This work is supported by Basic Science Research Program through the
   National Research Foundation of Korea (NRF) funded by the Ministry of
   Education (2015R1D1A1A01058909).
CR [Anonymous], FORMAL REPRESENTATIO
   Arefin Mohammad Shamsul, 2014, Journal of Software, V9, P2938, DOI 10.4304/jsw.9.11.2938-2947
   Atallah MJ, 2009, PODS'09: PROCEEDINGS OF THE TWENTY-EIGHTH ACM SIGMOD-SIGACT-SIGART SYMPOSIUM ON PRINCIPLES OF DATABASE SYSTEMS, P279, DOI 10.1145/1559795.1559837
   Bell DA, 1996, DATA KNOWL ENG, V18, P89, DOI 10.1016/0169-023X(95)00029-R
   Berg M., 2008, COMPUTATIONAL GEOMET, V3rd, DOI DOI 10.1007/978-3-540-77974-2
   Bohm C., 2006, Proceedings of the 22nd International Conference on Data Engineering (ICDE'06), P9
   Bosc P, 2011, LECT NOTES ARTIF INT, V7022, P412, DOI 10.1007/978-3-642-24764-4_36
   Bousnina FE, 2017, LECT NOTES BUS INF P, V290, P186, DOI 10.1007/978-3-319-62737-3_16
   Chan Chee-Yong., 2006, PROC ACM SPECIAL INT, P503, DOI DOI 10.1145/1142473.1142530
   Chen L., 2005, P 2005 ACM SIGMOD IN, P491
   Chomicki J, 2003, PROC INT CONF DATA, P717, DOI 10.1109/ICDE.2003.1260846
   Das Sarma A, 2011, PROC INT CONF DATA, P387, DOI 10.1109/ICDE.2011.5767873
   DEMPSTER AP, 1968, J ROY STAT SOC B, V30, P205
   Dubois D., 1988, Possibility Theory: an Approach to Computerized Processing of Uncertainty
   Elmi Sayda, 2014, Scalable Uncertainty Management. 8th International Conference, SUM 2014. Proceedings: LNCS 8720, P148, DOI 10.1007/978-3-319-11508-5_13
   Elmi S, 2017, APPL SOFT COMPUT, V57, P88, DOI 10.1016/j.asoc.2017.03.025
   Elmi S, 2016, COMM COM INF SC, V611, P199, DOI 10.1007/978-3-319-40581-0_17
   Fuxman A., 2005, SIGMOD, P155, DOI DOI 10.1145/1066157.1066176
   Ha-Duong M, 2008, INT J APPROX REASON, V49, P555, DOI 10.1016/j.ijar.2008.05.003
   Ilaria B., 2014, J ACM T DATABASE SYS, V39
   Jiang B, 2012, J INTELL INF SYST, V38, P1, DOI 10.1007/s10844-010-0141-4
   Lee S. K., 1992, Eighth International Conference on Data Engineering (Cat. No.92CH3097-3), P614, DOI 10.1109/ICDE.1992.213147
   Lian X, 2009, LECT NOTES COMPUT SC, V5463, P35, DOI 10.1007/978-3-642-00887-0_4
   Lin QL, 2013, WORLD WIDE WEB, V16, P247, DOI 10.1007/s11280-012-0185-1
   Pei J., 2007, P 33 INT C VER LARG, P15, DOI 10.5555/1325851.1325858
   Pivert Olivier, 2014, Scalable Uncertainty Management. 8th International Conference, SUM 2014. Proceedings: LNCS 8720, P280, DOI 10.1007/978-3-319-11508-5_23
   Shafer G, 1976, MATH THEORY EVIDENCE, DOI DOI 10.1080/00401706.1978.10489628
   Sharifzadeh M., 2006, P 32 INT C VERY LARG, P751
   Sharifzadeh M, 2009, ACM T DATABASE SYST, V34, DOI 10.1145/1567274.1567276
   Wang H., 2011, P 17 ACM SIGKDD INT, P618, DOI DOI 10.1145/2020408.2020505
   Wang H, 2010, Proceedings of the ACM SIGKDD International Conference on Knowledge Discovery and Data Mining, P783, DOI [DOI 10.1145/1835804.1835903, 10.1145/1835804.1835903]
   Wenzel F, 2012, PROC VLDB ENDOW, V5, P1946, DOI 10.14778/2367502.2367544
   Yager R., 1994, ADV DEMPSTER SHAFER
   You GW, 2013, INFORM SYST, V38, P286, DOI 10.1016/j.is.2012.10.001
   Zhang M, 2010, DATA KNOWL ENG, V69, P153, DOI 10.1016/j.datak.2009.10.001
   Zhang WJ, 2013, INFORM SYST, V38, P1212, DOI 10.1016/j.is.2012.03.002
   Zhang WJ, 2012, ACM T DATABASE SYST, V37, DOI 10.1145/2188349.2188356
NR 37
TC 5
Z9 5
U1 0
U2 10
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2018
VL 90
SI SI
BP 1
EP 14
DI 10.1016/j.sysarc.2018.08.005
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GZ2VC
UT WOS:000449245500001
DA 2024-07-18
ER

PT J
AU Chen, XZ
   Sha, EHM
   Zhuge, QF
   Wu, T
   Jiang, WW
   Zeng, XP
   Wu, L
AF Chen, Xianzhang
   Sha, Edwin H. -M.
   Zhuge, Qingfeng
   Wu, Ting
   Jiang, Weiwen
   Zeng, Xiaoping
   Wu, Lin
TI UMFS: An efficient user-space file system for non-volatile memory
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Non-volatile memory; In-memory file systems; Virtual address space; User
   space direct I/O; Performance
ID DESIGN
AB Emerging non-volatile memory (NVM) is expected to be a mainstream storage media in embedded systems for its low-power consumption, near-DRAM speed, high density, and byte-addressability. In-memory file systems are proposed to achieve high-performance file accesses by storing files in NVM. Existing in-memory file systems, such as NOVA and EXT4-DAX, operate in kernel space and have additional overhead caused by kernel layers and mode change. In this paper, we propose a new design of User-space in-Memory File System (UMFS) to improve file access speed by minimizing the overhead of kernel. We implement UMFS in Linux system to verify the proposed design. In open operation, UMFS exposes a file into user-space in constant time independent from the file size. Then, UMFS can achieve high-performance file accesses taking advantages of user virtual address space and existing address translation hardware in processors. We also propose an efficient user-space journaling to ensure data consistency while minimizing kernel cost. Extensive experiments are conducted on standard benchmarks to compare UMFS with NOVA, EXT4-DAX, and SIMFS, the state-of-the-art in-memory file system. The experimental results show that UMFS outperforms any of existing in-memory file systems.
C1 [Chen, Xianzhang; Wu, Ting; Jiang, Weiwen; Wu, Lin] Chongqing Univ, Coll Comp Sci, Chongqing 400044, Peoples R China.
   [Chen, Xianzhang; Zeng, Xiaoping] Chongqing Univ, Coll Commun Engn, Chongqing 400044, Peoples R China.
   [Sha, Edwin H. -M.; Zhuge, Qingfeng] East China Normal Univ, Sch Comp Sci & Software Engn, Shanghai 200062, Peoples R China.
   [Jiang, Weiwen] Univ Pittsburgh, Dept Elect & Comp Engn, Pittsburgh, PA 15261 USA.
C3 Chongqing University; Chongqing University; East China Normal
   University; Pennsylvania Commonwealth System of Higher Education
   (PCSHE); University of Pittsburgh
RP Zhuge, QF (corresponding author), East China Normal Univ, Sch Comp Sci & Software Engn, Shanghai 200062, Peoples R China.
EM xzchen109@gmail.com; edwinsha@gmail.com; qfzhuge@gmail.com;
   wutingxy@gmail.com; wwen.jiang@gmail.com; zxp@cqu.edu.cn;
   wulin_cqu@cqu.edu.cn
RI Chen, Xianzhang/GOH-1024-2022
OI Jiang, Weiwen/0000-0002-9004-487X; Chen, Xianzhang/0000-0001-8987-377X
FU National 863 Program of China [2015AA015304]; National Nature Science
   Foundation of China [61472052]; China Postdoctoral Science Foundation
   [2017M620412]
FX This work is partially supported by the National 863 Program of China
   (grant no. 2015AA015304), the National Nature Science Foundation of
   China (grant no. 61472052), and China Postdoctoral Science Foundation
   (grant no. 2017M620412).
CR [Anonymous], 2014, INTEL64 IA 32 ARCHIT, V2
   [Anonymous], 2015, P NONV MEM SYST APPL
   [Anonymous], 2014, INTEL64 IA 32 ARCHIT, V1
   [Anonymous], 2016, P 11 EUR C COMP SYST
   [Anonymous], 2014, P EUR C COMP SYST
   [Anonymous], 2014, 2014 IEEE DALLAS CIR
   [Anonymous], 2010, OSDI 10
   Caulfield AM, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P387
   Chen T, 2017, PROCEEDINGS OF THE SECOND INTERNATIONAL CONFERENCE ON INTERNET OF THINGS, DATA AND CLOUD COMPUTING (ICC 2017), DOI 10.1145/3018896.3018937
   Chen XZ, 2016, J SYST ARCHITECT, V68, P51, DOI 10.1016/j.sysarc.2016.05.004
   Condit J, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P133
   Doh IH, 2013, FUTURE GENER COMP SY, V29, P1969, DOI 10.1016/j.future.2013.05.012
   Drepper Ulrich., 2005, Futexes are tricky
   Dulloor Subramanya R., 2014, P EUR C COMP SYST EU, P1, DOI [10.1145/2592798.2592814, DOI 10.1145/2592798.2592814]
   Franke H., OTT LIN S OLS
   Freitas RF, 2008, IBM J RES DEV, V52, P439, DOI 10.1147/rd.524.0439
   Hagmann R., 1987, Operating Systems Review, V21, P155, DOI 10.1145/37499.37518
   Jujjuri Venkateswararao., 2010, Proceedings of the Ottawa Linux Symposium, OLS '10, P109
   Jung M., 2013, Proceedings of the International ACM Conference on International Conference on Supercomputing, ICS '13, P103
   Kang Y., 2011, Mass Storage Systems and Technologies (MSST), 2011 IEEE 27th Symposium on, P1
   Lee E., 2013, P 11 USENIX C FIL ST, P73
   Lee EK, 1996, ACM SIGPLAN NOTICES, V31, P84, DOI 10.1145/248209.237157
   Lee Eunji., 2012, Mass Storage Systems and Technologies (MSST), 2012 IEEE 28th Symposium on, P1
   Mathur A., 2008, P LIN S
   Parkin SSP, 2008, SCIENCE, V320, P190, DOI 10.1126/science.1145799
   Peter S., 2014, P 6 USENIX C HOT TOP, P7
   Piernas J, 2007, IEEE T COMPUT, V56, P267, DOI 10.1109/TC.2007.36
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Raoux S, 2008, IBM J RES DEV, V52, P465, DOI 10.1147/rd.524.0465
   Sha EHM, 2016, IEEE T COMPUT, V65, P2959, DOI 10.1109/TC.2016.2516019
   Son Y., 2015, P 8 ACM INT SYST STO, P1
   Song NY, 2016, ACM T STORAGE, V12, DOI 10.1145/2846100
   Spinellis D, 2009, SOFTWARE PRACT EXPER, V39, P1215, DOI 10.1002/spe.935
   Szeredi M., 2005, FILESYSTEM USERSPACE
   Tarasov V., 2015, US C HOT TOP STOR FI
   Volos H., 2013, P 4 AS PAC WORKSH SY, V11, P1
   Volos Haris, 2011, P INT C ARCH SUPP PR
   Wang Y, 2017, J SYST ARCHITECT, V72, P80, DOI 10.1016/j.sysarc.2016.07.003
   Wilcox Matthew., 2017, Add support for NV-DIMMs to Ext4
   Wu XJ, 2013, ACM T STORAGE, V9, DOI 10.1145/2501620.2501621
   Xu J, 2016, 14TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '16), P323
NR 41
TC 5
Z9 6
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2018
VL 89
BP 18
EP 29
DI 10.1016/j.sysarc.2018.04.004
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GU5EI
UT WOS:000445308400003
DA 2024-07-18
ER

PT J
AU Yeh, SC
   Hou, CL
   Peng, WH
   Wei, ZZ
   Huang, SA
   Kung, EYC
   Lin, LS
   Liu, YH
AF Yeh Shih-Ching
   Hou, Chung-Lin
   Peng, Wei-Hao
   Wei, Zhen-Zhan
   Huang Shiuan
   Kung, Edward Yu-Chen
   Lin, Longsong
   Liu Yi-Hung
TI A multiplayer online car racing virtual-reality game based on internet
   of brains
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Brain-computer interface; Virtual reality; EEG; Mental arithmetic;
   Concentration; Car racing game
ID COMPUTER INTERFACES; MOTOR IMAGERY; ELECTROENCEPHALOGRAM; COMMUNICATION
AB Development of brain-computer interface (BCI)-controlled virtual reality (VR) games has received increasing attention. Yet, the up-to-date BCI-VR systems were still based on one single BCI and a virtual environment (VE). In this paper, we propose and implement a novel BCI-controlled VR (BCI-VR) game based on a structure of internet of brains (IoB) allowing multiple players from different sites to play a car racing game online. Electroencephalographic (EEG) and electromyographic (EMG) signals from different sites' BCIs are uploaded to a high-performance cloud server where the car-controlled algorithms are performed. During the online car racing period, the players mentally control the speeds of their chosen cars by means of concentration, and the concentration level can be adjusted by performing a mental arithmetic (MA) task with different levels of difficulty. Two linear and two nonlinear EEG features, including theta band power (BP), beta BP, Higuchi's fractal dimension (HFD), and Katz's FD (KFD), are used to transform the concentration level to speeds of four different cars. The players can also sensitively trigger the car in the VE to jump by performing a slight teeth-gritting task to generate easy-to-detect EMG signals. Six subjects participated in this study to test the performance of the proposed hybrid (EEG plus EMG) BCI-VR car racing game. The results indicate that theta BP and HFD are more sensitive to the MA-induced concentration in comparison with beta BP and KFD. Through the test of online car racing game, the results also demonstrated the feasibility that different players play the game in the same VE through multiple BCI control at different sites. More importantly, our BCI-VR implementation has a high usability (only two electrodes are required; calibration needs only 64 s) and high feasibility (high average scores of the control, sensory, and distraction factors in a 30-item post-experimental presence questionnaire).
C1 [Yeh Shih-Ching] Fudan Univ, Sch Informat Sci & Technol, Shanghai, Peoples R China.
   [Hou, Chung-Lin; Peng, Wei-Hao; Wei, Zhen-Zhan; Huang Shiuan; Liu Yi-Hung] NTUT, Dept Mech Engn, Taipei 106, Taiwan.
   [Kung, Edward Yu-Chen; Lin, Longsong] Lenovo Global Technol Taiwan Ltd, Taipei, Taiwan.
C3 Fudan University; National Taipei University of Technology
RP Liu, YH (corresponding author), NTUT, Dept Mech Engn, Taipei 106, Taiwan.
EM yhliu@ntut.edu.tw
OI Liu, Yi-Hung/0000-0003-2536-1606
CR [Anonymous], 2011, P HUMAN FACTORS ERGO, DOI [10.1177/1071181311551279, DOI 10.1177/1071181311551279]
   [Anonymous], 2011, AUST J BASIC APPL SC
   [Anonymous], 2017, THESIS
   Beveridge R, 2016, PROG BRAIN RES, V228, P329, DOI 10.1016/bs.pbr.2016.06.006
   Buyck I, 2014, PSYCHIAT RES, V216, P391, DOI 10.1016/j.psychres.2013.12.055
   Causse M, 2017, SCI REP-UK, V7, DOI 10.1038/s41598-017-05378-x
   Dimitriadis SI, 2015, ANN BIOMED ENG, V43, P977, DOI 10.1007/s10439-014-1143-0
   Esteller R, 2001, IEEE T CIRCUITS-I, V48, P177, DOI 10.1109/81.904882
   Faller J., 2017, A Feasibility Study on SSVEP-Based Interaction with Motivating and Immersive Virtual and Augmented Reality
   FARWELL LA, 1988, ELECTROEN CLIN NEURO, V70, P510, DOI 10.1016/0013-4694(88)90149-6
   GRASSBERGER P, 1983, PHYSICA D, V9, P189, DOI 10.1016/0167-2789(83)90298-1
   Hazrati MK, 2013, 2013 IEEE 8TH INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING (WISP), P1, DOI 10.1109/WISP.2013.6657473
   Hong B, 2009, CLIN NEUROPHYSIOL, V120, P1658, DOI 10.1016/j.clinph.2009.06.026
   Inouye T, 1996, BRAIN TOPOGR, V8, P379, DOI 10.1007/BF01186913
   Käthner I, 2015, FRONT NEUROSCI-SWITZ, V9, DOI 10.3389/fnins.2015.00207
   KATZ MJ, 1988, COMPUT BIOL MED, V18, P145, DOI 10.1016/0010-4825(88)90041-8
   Lécuyer A, 2008, COMPUTER, V41, P66, DOI 10.1109/MC.2008.410
   Leeb R, 2007, IEEE T NEUR SYS REH, V15, P473, DOI 10.1109/TNSRE.2007.906956
   Leeb R, 2013, IEEE T COMP INTEL AI, V5, P117, DOI 10.1109/TCIAIG.2013.2242072
   Liao SC, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17061385
   Liu Y. H., 2018, IEEE CONSUMER ELECT
   Liu YH, 2007, IEEE-ASME T MECH, V12, P253, DOI 10.1109/TMECH.2007.897253
   Liu YH, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17071557
   Liu YH, 2014, SENSORS-BASEL, V14, P13361, DOI 10.3390/s140813361
   Liu YT, 2016, ASIA-PAC INT SYM ELE, P142, DOI 10.1109/APEMC.2016.7522991
   Lotte F, 2010, PRESENCE-VIRTUAL AUG, V19, P54, DOI 10.1162/pres.19.1.54
   Mumtaz W, 2017, BIOMED SIGNAL PROCES, V31, P108, DOI 10.1016/j.bspc.2016.07.006
   Nam CS, 2018, BRAIN-COMPUTER INTERFACES HANDBOOK: TECHNOLOGICAL AND THEORETICAL ADVANCES, P1
   Shahaf G, 2018, FRONT HUM NEUROSCI, V12, DOI 10.3389/fnhum.2018.00032
   Slater M, 1999, PRESENCE-TELEOP VIRT, V8, P560, DOI 10.1162/105474699566477
   So WKY, 2017, PLOS ONE, V12, DOI 10.1371/journal.pone.0174949
   Talari S, 2017, ENERGIES, V10, DOI 10.3390/en10040421
   Thulasidas M, 2006, IEEE T NEUR SYS REH, V14, P24, DOI 10.1109/TNSRE.2005.862695
   Velasco-Alvarez F, 2010, PRESENCE-TELEOP VIRT, V19, P71, DOI 10.1162/pres.19.1.71
   Wang Q, 2013, IEEE T NEUR SYS REH, V21, P225, DOI 10.1109/TNSRE.2012.2236576
   Wolpaw JR, 2002, CLIN NEUROPHYSIOL, V113, P767, DOI 10.1016/S1388-2457(02)00057-3
   Xu XL, 2012, COMPUT MATH APPL, V64, P833, DOI 10.1016/j.camwa.2011.12.049
   Zao JK, 2014, FRONT HUM NEUROSCI, V8, DOI 10.3389/fnhum.2014.00370
NR 38
TC 19
Z9 19
U1 4
U2 69
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2018
VL 89
BP 30
EP 40
DI 10.1016/j.sysarc.2018.06.004
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GU5EI
UT WOS:000445308400004
DA 2024-07-18
ER

PT J
AU Figura, R
   Shih, CY
   Ceriotti, M
   Fu, SW
   Brockmann, F
   Nebot, H
   Alarcón, F
   Kropp, A
   Kondak, K
   Schwarzbach, M
   Jiménez, A
   Mulero-Pázmány, M
   Dini, G
   Capitán, J
   Marrón, PJ
AF Figura, Richard
   Shih, Chia-Yen
   Ceriotti, Matteo
   Fu, Songwei
   Brockmann, Falk
   Nebot, Hector
   Alarcon, Francisco
   Kropp, Andrea
   Kondak, Konstantin
   Schwarzbach, Marc
   Jimenez, Antidio
   Mulero-Pazmany, Margarita
   Dini, Gianluca
   Capitan, Jesus
   Marron, Pedro Jose
TI KASSANDRA: A framework for distributed simulation of heterogeneous
   cooperating objects
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Heterogeneous simulation; Distributed simulation; Hardware in the loop
   simulation; Live debugging of distributed systems; Cooperating objects
ID SENSOR NETWORK; MIDDLEWARE; SYSTEMS
AB To address the heterogeneity and scalability issues of simulating Cooperating Objects (COs) systems, we propose KASSANDRA, a conceptual framework for enabling distributed COs simulation by integrating existing simulation tools. Moreover, KASSANDRA exploits the communication middleware used by real-world COs as underlying communication mechanism for integrating KASSANDRA-enabled simulation tools. In this way, real-world COs can be included with simulated objects in a seamless way to perform more accurate system performance evaluation. Moreover, such a hardware-in-the-loop approach is not limited to pre deployment performance analysis, and can offer possibilities to analyse performance at different phases of CO applications. The concept of KASSANDRA has been carried out in the EU PLANET project. In this paper, we introduce the KASSANDRA framework components and show their interactions at different phases for node deployments in PLANET use cases. The result demonstrates the applicability of KASSANDRA to facilitate the development of CO applications. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Figura, Richard; Shih, Chia-Yen; Ceriotti, Matteo; Fu, Songwei; Brockmann, Falk; Marron, Pedro Jose] Univ Duisburg Essen, Fac Business Adm & Econ, Dept Comp Sci & Business Informat Syst ICB, Networked Embedded Syst Grp, Schutzenbahn 70, D-45117 Essen, Germany.
   [Nebot, Hector] ETRA Res & Dev, Tres Forques 147, Valencia 46014, Spain.
   [Alarcon, Francisco; Jimenez, Antidio] Ctr Adv Aerosp Technol CATEC, C Wilbur & Orville Wright 17-19-21, Seville 41309, Spain.
   [Kropp, Andrea] Leonardo Finmeccan Spa, Piazza Monte Grappa 4, I-00195 Rome, Italy.
   [Kondak, Konstantin; Schwarzbach, Marc] German Aerosp Ctr DLR, Inst Robot & Mechatron, RMC, D-82234 Oberpfaffenhofen, Wessling, Germany.
   [Mulero-Pazmany, Margarita] CSIC, Estn Biol Donana, C Amer Vespucio S-N, Seville 41092, Spain.
   [Mulero-Pazmany, Margarita] Univ Tcn Particular Loja, Dept Nat Sci, San Cayetano Alto, Loja, Ecuador.
   [Dini, Gianluca] Univ Pisa, Dept Ingn Informaz, Via Girolamo Caruso 16, I-56122 Pisa, Italy.
   [Capitan, Jesus] Univ Seville, Dept Ingn Sistemas & Automat, Escuela Super Ingn, Camino Descubrimientos S-N, Seville 41092, Spain.
C3 University of Duisburg Essen; Helmholtz Association; German Aerospace
   Centre (DLR); Consejo Superior de Investigaciones Cientificas (CSIC);
   CSIC - Estacion Biologica de Donana (EBD); University of Pisa;
   University of Sevilla
RP Figura, R (corresponding author), Univ Duisburg Essen, Fac Business Adm & Econ, Dept Comp Sci & Business Informat Syst ICB, Networked Embedded Syst Grp, Schutzenbahn 70, D-45117 Essen, Germany.
EM richard.figura@uni-due.de; chia-yen.shih@uni-due.de;
   matteo.ceriotti@uni-due.de; songwei.fu@uni-due.de;
   falk.brockmann@uni-due.de; hnebot.etraid@grupoetra.com;
   falarcon@catec.aero; andrea.kropp@finmeccanica.com;
   konstantin.kondak@dlr.de; marc.schwarzbach@dln.de; aviguria@catec.aero;
   muleromara@hotmail.com; gianluca.dini@ing.unipi.it; jcapitan@us.es;
   pjmarron@uni-due.de
RI Mulero-Pázmány, Margarita/M-5596-2013; Dini, Gianluca/B-4888-2018;
   Capitan, Jesus/F-8797-2010
OI Mulero-Pázmány, Margarita/0000-0002-0303-9360; Zella,
   Matteo/0000-0003-1830-9754; Viguria, Antidio/0000-0003-4193-9965;
   Alarcon Romero, Francisco/0000-0002-5713-9551; Marron, Pedro
   Jose/0000-0001-7233-2547
CR Almadani B, 2015, INT J DISTRIB SENS N, DOI 10.1155/2015/863123
   Corke P, 2004, IEEE INT CONF ROBOT, P3602, DOI 10.1109/ROBOT.2004.1308811
   Costa P, 2007, INT J WIREL INF NETW, V14, P149, DOI 10.1007/s10776-007-0057-2
   Coulson G, 2012, COMMUN ACM, V55, P82, DOI 10.1145/2063176.2063198
   de San Bernabe A., 2014, WIRELESS SENSOR NETW, P185, DOI [10.1007/978-3-642-55029-4_9, DOI 10.1007/978-3-642-55029-4_9]
   Di Francesco M, 2011, ACM T SENSOR NETWORK, V8, DOI 10.1145/1993042.1993049
   Figura Richard, 2016, 2016 12th Annual Conference on Wireless On-Demand Network Systems and Services (WONS), P1
   Valls MG, 2013, IEEE T IND INFORM, V9, P228, DOI 10.1109/TII.2012.2198662
   Kuntze HB, 2012, 2012 IEEE INTERNATIONAL CONFERENCE ON TECHNOLOGIES FOR HOMELAND SECURITY, P406, DOI 10.1109/THS.2012.6459883
   Levis P., 2003, SENSYS 03, P126, DOI DOI 10.1145/958491.958506
   Malavenda C.S., 2012, JAGUAR 4X4 UGV DYNAM, P1213
   Marron P. J., 2011, UBICOMM 2011 5 INT C, P338
   Martinez-de Dios JR, 2013, J INTELL ROBOT SYST, V70, P491, DOI 10.1007/s10846-012-9733-2
   Mulero-Pázmány M, 2015, ECOL EVOL, V5, P4808, DOI 10.1002/ece3.1744
   Österlind F, 2006, C LOCAL COMPUT NETW, P641
   Pain DJ, 1998, SCI TOTAL ENVIRON, V222, P45, DOI 10.1016/S0048-9697(98)00290-3
   Pardo-Castellote G, 2003, 23RD INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS WORKSHOPS, P200
   Peng Lu, 2011, 2011 IEEE 2nd International Conference on Computing, Control and Industrial Engineering, P399, DOI 10.1109/CCIENG.2011.6008043
   Santamaría D, 2012, J INTELL ROBOT SYST, V65, P103, DOI 10.1007/s10846-011-9618-9
   Schwarzbach M, 2012, INT GEOSCI REMOTE SE, P4766, DOI 10.1109/IGARSS.2012.6352548
   Shih C.Y., 2014, COOPERATIVE ROBOTS S, P67
   Soleymani-fard R., 2012, COPLANNER WIRELESS S, P73
   Titzer BL, 2005, 2005 Fourth International Symposium on Information Processing in Sensor Networks, P477
   Varga A., 2008, An Overview of the Omnet++ Simulation Environment, P1
   Vrdoljak L, 2009, CONTEL 2009: PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS, P97
   Wen Y, 2007, PROCEEDINGS OF THE 2007 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING PPOPP'07, P24, DOI 10.1145/1229428.1229434
   Werner-Allen G, 2006, IEEE INTERNET COMPUT, V10, P18, DOI 10.1109/MIC.2006.26
   Xiong M., 2011, Evaluating the Performance of Publish/Subscribe Platforms for Information Management in Distributed Real-Time and Embedded Systems
NR 28
TC 2
Z9 5
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2017
VL 73
SI SI
BP 28
EP 41
DI 10.1016/j.sysarc.2016.11.012
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EO8QX
UT WOS:000396956100004
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Xie, GQ
   Zeng, G
   Liu, LJ
   Li, RF
   Li, KQ
AF Xie, Guoqi
   Zeng, Gang
   Liu, Liangjiao
   Li, Renfa
   Li, Keqin
TI High performance real-time scheduling of multiple mixed-criticality
   functions in heterogeneous distributed embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 17th IEEE International Conference on High Performance Computing and
   Communications (HPCC) / 12th IEEE International Conference on Embedded
   Software and Systems (ICESS)
CY AUG 24-26, 2015
CL New York, NY
SP IEEE
DE Criticality level; Deadline missed ratio (DMR); Deadline-span; High
   performance; Real-time
ID DESIGN OPTIMIZATION
AB The architectures of high-end embedded system have evolved into heterogeneous distributed integrated architectures. The scheduling of multiple distributed mixed-criticality functions in heterogeneous distributed embedded systems is a considerable challenge because of the different requirements of systems and functions. Overall scheduling length (i.e., makespan) is the main concern in system performance, whereas deadlines represent the major timing constraints of functions. Most algorithms use the fairness policies to reduce the makespan in heterogeneous distributed systems. However, these fairness policies cannot meet the deadlines of most functions. Each function has different criticality levels (e.g., severity), and missing the deadlines of certain high-criticality functions may cause fatal injuries to people under this situation. This study first constructs related models for heterogeneous distributed embedded systems. Thereafter, the criticality certification, scheduling framework, and fairness of multiple heterogeneous earliest finish time (F_MHEFT) algorithm for heterogeneous distributed embedded systems are presented. Finally,,this study proposes a novel algorithm called the deadline-span of multiple heterogeneous earliest finish time (D_MHEFT), which is a scheduling algorithm for multiple mixed-criticality functions. The F_MHEFT algorithm aims at improving the performance of systems, while the D_MHEFT algorithm tries to meet the deadlines of more high-criticality functions by sacrificing a certain performance. The experimental results demonstrate that the D_MHEFT algorithm can significantly reduce the deadline miss ratio (DMR) and keep satisfactory performance over existing methods. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Xie, Guoqi; Liu, Liangjiao; Li, Renfa; Li, Keqin] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha, Hunan, Peoples R China.
   [Xie, Guoqi; Liu, Liangjiao; Li, Renfa] Key Lab Embedded & Network Comp Hunan Prov, Changsha, Hunan, Peoples R China.
   [Zeng, Gang] Nagoya Univ, Grad Sch Engn, Nagoya, Aichi, Japan.
   [Li, Keqin] SUNY Coll New Paltz, Dept Comp Sci, New Paltz, NY USA.
C3 Hunan University; Nagoya University; State University of New York (SUNY)
   System; SUNY New Paltz
RP Xie, GQ (corresponding author), Hunan Univ, Coll Comp Sci & Elect Engn, Changsha, Hunan, Peoples R China.; Xie, GQ (corresponding author), Key Lab Embedded & Network Comp Hunan Prov, Changsha, Hunan, Peoples R China.
EM xgqman@gmail.com; sogo@ertl.jp; llj1984109@qq.com; lirenfa@hnu.edu.cn;
   lik@newpaltz.edu
RI Li, Ren/JVZ-9153-2024; he, xi/JXN-3817-2024
OI Li, Ren/0000-0002-2579-2580; 
CR Abrishami S, 2013, FUTURE GENER COMP SY, V29, P158, DOI 10.1016/j.future.2012.05.004
   Abrishami S, 2012, IEEE T PARALL DISTR, V23, P1400, DOI 10.1109/TPDS.2011.303
   Anderson J.H., 2009, P WORKSH MIX CRIT RO
   [Anonymous], 2006, P 18 IASTED INT C PA
   [Anonymous], 2011, ISO 262622011
   Arabnejad H., 2012, 2012 IEEE 10th International Symposium on Parallel and Distributed Processing with Applications (ISPA), P633, DOI 10.1109/ISPA.2012.94
   Arabnejad H, 2014, IEEE T PARALL DISTR, V25, P682, DOI 10.1109/TPDS.2013.57
   Baruah S, 2012, EUROMICRO, P145, DOI 10.1109/ECRTS.2012.42
   Baruah Sanjoy, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P13, DOI 10.1109/RTAS.2010.10
   Di Natale M, 2010, P IEEE, V98, P603, DOI 10.1109/JPROC.2009.2039550
   Goswami D, 2012, 2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, P346, DOI 10.1109/SAMOS.2012.6404199
   HEINRICH P, 2013, ACM SIGBED REV, V10, P33
   Hsu CC, 2011, FUTURE GENER COMP SY, V27, P860, DOI 10.1016/j.future.2010.10.015
   Hu M., 2015, IEEE T AEROSP ELECT, V51
   Khan MA, 2012, PARALLEL COMPUT, V38, P175, DOI 10.1016/j.parco.2012.01.001
   Manolache S, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1331331.1331343
   Mollison Malcolm S., 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P1864, DOI 10.1109/CIT.2010.320
   Nan Guan, 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P13, DOI 10.1109/RTSS.2011.10
   Pop P, 2005, IEE P-COMPUT DIG T, V152, P130, DOI 10.1049/ip-cdt:20045069
   Scheuch V., 2013, 2013 World Electric Vehicle Symposium and Exhibition (EVS27), P1
   Tamas-Selicean Domitian, 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P24, DOI 10.1109/RTSS.2011.11
   Tamas-Selicean D., 2011, 2011 IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing Workshops, P1, DOI 10.1109/ISORCW.2011.11
   Tamas-Selicean D, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2700103
   Tamas-Selicean D, 2015, REAL-TIME SYST, V51, P1, DOI 10.1007/s11241-014-9214-8
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Wei Wang, 2015, Algorithms and Architectures for Parallel Processing. 15th International Conference, ICA3PP 2015. Proceedings: LNCS 9529, P621, DOI 10.1007/978-3-319-27122-4_43
   Xie GQ, 2015, J PARALLEL DISTR COM, V83, P1, DOI 10.1016/j.jpdc.2015.04.005
   Yang JZ, 2011, 2011 INTERNATIONAL CONFERENCE ON COMPUTER, ELECTRICAL, AND SYSTEMS SCIENCES, AND ENGINEERING (CESSE 2011), P104
   Zeller M., 2011, 2011 5th IEEE International Conference on Self-Adaptive and Self-Organizing Systems (SASO), P79, DOI 10.1109/SASO.2011.19
   Zeng HB, 2011, IEEE T IND INFORM, V7, P1, DOI 10.1109/TII.2010.2089465
   Zeng HB, 2009, IEEE T IND INFORM, V5, P388, DOI 10.1109/TII.2009.2032067
   Zhao H., 2006, P 20 INT PARALLEL DI, P14
NR 33
TC 51
Z9 52
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2016
VL 70
SI SI
BP 3
EP 14
DI 10.1016/j.sysarc.2016.04.008
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EC3XS
UT WOS:000388061000002
DA 2024-07-18
ER

PT J
AU Prabh, KS
   Royo, F
   Tennina, S
   Olivares, T
AF Prabh, K. Shashi
   Royo, Fernando
   Tennina, Stefano
   Olivares, Teresa
TI A MAC protocol for reliable communication in low power body area
   networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Body area networks; MAC protocol; IEEE 802.15.4; ZigBee
ID MEDIUM-ACCESS-CONTROL; SENSOR NETWORKS; SCHEME; DESIGN; WBANS
AB Wireless Body Area Networks (BAN) are supposed to operate in very low transmit power regime in order to keep the Specific Absorption Rate (SAR) low. Low power transmissions are known to be very error prone. However, high reliability of communications is needed for several healthcare applications. It has been observed that the fluctuations of the Received Signal Strength (RSS) at the nodes of a BAN on a moving person show certain regularities and that the magnitude of these fluctuations are significant (5 20 dB). In this paper, we present BANMAC, a medium access control (MAC) protocol based on cross-layer design approach where medium access decisions are tightly integrated with physical layer conditions. BANMAC monitors and predicts the channel fluctuations and schedules transmissions opportunistically when the RSS is likely to be higher. We report the design and implementation details of BANMAC integrated with the IEEE 802.15.4 protocol stack. We present experimental data which show that the packet loss rate (PLR) of BANMAC is significantly lower as compared to that of the IEEE 802.15.4 MAC. For comparable PLR, the energy consumption of BANMAC is also significantly lower than that of the IEEE 802.15.4 MAC. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Prabh, K. Shashi] Shiv Nadar Univ, Dept Comp Sci & Engn, Dadri, UP, India.
   [Tennina, Stefano] Univ Aquila, West Aquila SRL, I-67100 Laquila, Italy.
   [Royo, Fernando; Olivares, Teresa] Univ Castilla La Mancha, Albacete Res Inst Informat, Albacete, Spain.
C3 Shiv Nadar University; University of L'Aquila; Universidad de
   Castilla-La Mancha
RP Prabh, KS (corresponding author), Shiv Nadar Univ, Dept Comp Sci & Engn, Dadri, UP, India.
EM shashi.prabh@snu.edu.in; fernando.royo.sanchez@gmail.es;
   tennina@westaquila.com; teresa@dsi.uclm.es
RI Tennina, Stefano/AAD-3977-2022; olivares, teresa/ABA-6455-2020
OI Olivares Montes, Teresa/0000-0001-9512-2745
FU European Commission under CONET [FP7-ICT-224053]; FEDER funds
   [CSD-2006-00046, TIN-2009-14475-C04-03]; Spanish MEC; Spanish MICINN;
   REWIN [FCOMP-01-0124-FEDER-010050]; national funds (PT-PIDDAC) through
   the FCT-MCTES (Portuguese Foundation for Science and Technology); FEDER
   (European Regional Development Fund) through COMPETE; WSN4QOL
   [IAPP-GA-2011-286047]
FX This research was supported by the European Commission under CONET,
   grant no. FP7-ICT-224053; FEDER funds, grant nos. CSD-2006-00046 and
   TIN-2009-14475-C04-03; the Spanish MEC and MICINN; REWIN, grant no.
   FCOMP-01-0124-FEDER-010050, co-funded by national funds (PT-PIDDAC)
   through the FCT-MCTES (Portuguese Foundation for Science and Technology)
   and by FEDER (European Regional Development Fund) through COMPETE; and
   WSN4QOL, grant no. IAPP-GA-2011-286047.
CR Alam MM, 2012, IEEE J EM SEL TOP C, V2, P109, DOI 10.1109/JETCAS.2012.2187243
   Ali KhitemBen., 2010, Communications and Networking (ComNet), 2010 Second International Conference on. (Tozeur, P1
   Alliance Z., 2010, ZIGB WIR SENS APPL H
   [Anonymous], 2012, IEEE 802 15 WPAN TG6
   [Anonymous], 8 EUR C WIR SENS NET
   Cai J., 2009, 15090562000006 IEEE
   Chen BZ, 2011, MOBILE NETW APPL, V16, P663, DOI 10.1007/s11036-010-0253-7
   Davenport D., 2009, WEAR IMPL BOD SENS N, P109
   Deylami MN, 2014, IEEE J BIOMED HEALTH, V18, P327, DOI 10.1109/JBHI.2013.2278217
   Esteves V, 2015, SENSORS-BASEL, V15, P12635, DOI 10.3390/s150612635
   Hanson MA, 2009, COMPUTER, V42, P58, DOI 10.1109/MC.2009.5
   Hauer JH, 2014, ACM T SENSOR NETWORK, V10, DOI 10.1145/2491110
   Kartsakli E, 2015, IEEE COMMUN MAG, V53, P78, DOI 10.1109/MCOM.2015.7010519
   *LAN MAN STAND COM, 2006, IEEE STAND INF TECHN
   Li HM, 2005, P ANN INT IEEE EMBS, P2451
   Li HM, 2010, IEEE T INF TECHNOL B, V14, P44, DOI 10.1109/TITB.2009.2028136
   Lim T., 2015, INT SENS SENS NETW I, P1
   Maman M, 2009, 2009 IEEE 20TH INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR AND MOBILE RADIO COMMUNICATIONS, P2101, DOI 10.1109/PIMRC.2009.5449852
   Omeni O, 2008, IEEE T BIOMED CIRC S, V2, P251, DOI 10.1109/TBCAS.2008.2003431
   Omidvar H., 2014, WIR COMM NETW C WCNC, P1703
   Otal B, 2009, IEEE J SEL AREA COMM, V27, P553, DOI 10.1109/JSAC.2009.090516
   Phunchongharn P, 2010, IEEE T INF TECHNOL B, V14, P1247, DOI 10.1109/TITB.2010.2047507
   Prabh K.S., 2012, P 8 IEEE INT C DISTR
   Prabh K.S., 2011, LNCS, P114
   R Development Core Team, 2011, R LANG ENV STAT COMP
   Shrestha B, 2011, IEEE T INF TECHNOL B, V15, P767, DOI 10.1109/TITB.2011.2129522
   Su H, 2009, IEEE J SEL AREA COMM, V27, P424, DOI 10.1109/JSAC.2009.090507
   Tamura T., 1999, P 21 ANN C 1999 ANN, V2, P828
   Timmons NF, 2011, IET WIREL SENS SYST, V1, P161, DOI 10.1049/iet-wss.2011.0036
   Torabi N, 2014, IEEE J BIOMED HEALTH, V18, P1303, DOI 10.1109/JBHI.2013.2283232
   Troyer J. D., 2011, THESIS
   Tselishchev Y, 2011, C LOCAL COMPUT NETW, P374, DOI 10.1109/LCN.2011.6115319
   Ullah S, 2012, J MED SYST, V36, P1021, DOI 10.1007/s10916-010-9564-2
   YOO SM, 2009, WEAR IMPL BOD SENS N, P109, DOI DOI 10.1109/P3644.48
   Zhang X., 2009, P IEEE INT S CIRC SY
   Zhu XM, 2011, EUROMICRO, P57, DOI 10.1109/ECRTS.2011.14
NR 36
TC 4
Z9 5
U1 0
U2 12
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2016
VL 66-67
BP 1
EP 13
DI 10.1016/j.sysarc.2016.04.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DP0KM
UT WOS:000378178700001
DA 2024-07-18
ER

PT J
AU Kavi, K
   Pianelli, S
   Pisano, G
   Regina, G
   Ignatowski, M
AF Kavi, Krishna
   Pianelli, Stefano
   Pisano, Giandomenico
   Regina, Giuseppe
   Ignatowski, Mike
TI Memory organizations for 3D-DRAMs and PCMs in processor memory hierarchy
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Memory hierarchy; 3D-DRAMs; PCM; Set-associate addressing; Energy
   modeling; Memory latency modeling
AB In this paper, we describe and evaluate three possible architectures for using 3D-DRAMs and PCMs in the processor memory hierarchy. We explore: (i) using 3D-DRAM as main memory with PCM as backing store; (ii) using 3D-DRAM as the Last Level Cache and PCM as the main memory; and (iii) using both 3D-DRAM and PCM as main memory. In each of these configurations, since the proposed memories are significantly faster than today's off-chip 2D DRAMs for main memories and magnetic hard drives for secondary storage, we introduce hardware assistance to speedup virtual to physical address translation.
   We use Simics, a full system simulator, and benchmarks from both SPEC and OLTP suites to evaluate our designs. We use CACTI for obtaining energy and latency values for our configurations. We measure energy consumed and execution performance for the selected benchmarks. Our studies lead to the following conclusions. The best performance is obtained when 3D-DRAM5 are used as last level caches (LLC) and PCM as the main memory. However, this organization performs poorly in terms of energy consumed. Our 3D-DRAM together with PCM as main memory is the best choice in terms of energy consumed. In terms of write-backs, 3D-DRAM as LLC causes fewer writes to PCM than the other organization.
   These experiments can be extended to explore specific memory organizations, capacities of 3D-DRAM needed as LLC or main memory and how the hybrid PCM/DRAM memory should be used for specific application contexts. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Kavi, Krishna] Univ N Texas, Comp Sci & Engn, Denton, TX 76203 USA.
   [Kavi, Krishna] Univ N Texas, NSF Ind Univ Cooperat Res Ctr Net Centr Software, Denton, TX 76203 USA.
   [Pianelli, Stefano; Pisano, Giandomenico; Regina, Giuseppe] Univ Pisa, I-56100 Pisa, Italy.
   [Ignatowski, Mike] AMD, Sunnyvale, CA USA.
C3 University of North Texas System; University of North Texas Denton;
   University of Pisa
RP Kavi, K (corresponding author), Univ N Texas, Comp Sci & Engn, Denton, TX 76203 USA.
FU NSF Net-centric and Cloud Software and Systems Industry/University
   Cooperative Research Center (NCSS I/UCRC) and Advanced Micro Devices
   (AMD)
FX This research is supported in part by the NSF Net-centric and Cloud
   Software and Systems Industry/University Cooperative Research Center
   (NCSS I/UCRC) and Advanced Micro Devices (AMD).
CR [Anonymous], 2011, Phase Change Memory: From Devices to Systems
   Barr T., 2010, ISCA 2010
   Black B., 2006, P 39 ANN IEEE ACM IN
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Fawibe A., 2012, P ARCS2012 ARCH COMP
   Foglia P., 2009, P 21 INT S COMP ARCH
   Hardavellas N., 2009, P ISCA 2009
   Lau J.H., 2012, Through-Silicon Vias for 3D Integration
   Lee B.C., 2009, SIGARC COMPUT ARCHIT, V3, P2
   Liu C., 2005, IEEE DES TEST, P564
   Loh G., 2012, INT S VLSI TECHN SYS
   Loh G., 2008, COMP ARCH 2008 ISCA
   Loh GH, 2011, INT SYMP MICROARCH, P454
   Loh Gabriel H., 2012, 3 WORKSH SOCS HET AR
   Qureshi M., 2010, HPCA 2010
   Qureshi MK, 2012, CONF PROC INT SYMP C, P380, DOI [10.1109/ISCA.2012.6237033, 10.1145/2366231.2337203]
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Qureshi Moinuddin K., 2012, P 2012 45 ANN IEEE A
   Sherman J, 2013, LECT NOTES COMPUT SC, V7767, P62, DOI 10.1007/978-3-642-36424-2_6
   Sun HB, 2009, IEEE DES TEST COMPUT, V26, P36, DOI 10.1109/MDT.2009.105
   Vos J.D., 2012, DIE 2 DIE BONDING SE
   Wilton SJE, 1996, IEEE J SOLID-ST CIRC, V31, P677, DOI 10.1109/4.509850
   Wulf W. A., 1995, Computer Architecture News, V23, P20, DOI 10.1145/216585.216588
   Zhang W., 2009, P PAR ARCH COMP TECH
NR 24
TC 4
Z9 4
U1 2
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2015
VL 61
IS 10
SI SI
BP 539
EP 552
DI 10.1016/j.sysarc.2015.07.009
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DA0NA
UT WOS:000367492700004
DA 2024-07-18
ER

PT J
AU Zhu, CJ
   Lam, KY
   Chang, YH
   Ng, JKY
AF Zhu, Chun Jiang
   Lam, Kam-Yiu
   Chang, Yuan-Hao
   Ng, Joseph Kee Yin
TI Linked Block-based Multiversion B-Tree index for PCM-based embedded
   databases
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Phase change memory; Multi-version index; Cyber-physical systems;
   Embedded systems
ID MEMORY
AB In this paper, by exploring the application characteristics of cyber-physical systems (CPS) and the performance characteristics of PCM, we propose a new B-tree index structure, called Linked Block-based Multi-Version B-Tree (LBMVBT), for indexing multi-version data in an embedded multi-version database for CPS. In LBMVBT, to reduce the number of writes to PCM in maintaining the index and improve the efficiency in serving version-range queries, we introduce the block-based scheme for indexing in which multiple versions of a data item are grouped into a version block to be indexed by a single entry in the multi-version index. To reduce the index re-organization cost (i.e., number of writes to PCM) due to node overflow and underflow, we add external entries in each index leaf node so that a node re-organization can be done by only updating pointers without copying the index entries of the re-organized leaf nodes to the new node. Analytic studies have been performed on LBMVBT and a series of experiments has been conducted to evaluate the efficacy of LBMVBT. The experimental results show that LBMVBT can effectively reduce the number of writes to the index and achieve a good overall performance on serving update transactions while version-range queries can be served with smaller number of reads to the index compared with MVBT. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Zhu, Chun Jiang; Lam, Kam-Yiu] City Univ Hong Kong, Dept Comp Sci, Hong Kong, Hong Kong, Peoples R China.
   [Chang, Yuan-Hao] Acad Sinica, Inst Sci Informat, Taipei, Taiwan.
   [Zhu, Chun Jiang; Ng, Joseph Kee Yin] Hong Kong Baptist Univ, Dept Comp Sci, Hong Kong, Hong Kong, Peoples R China.
C3 City University of Hong Kong; Academia Sinica - Taiwan; Hong Kong
   Baptist University
RP Lam, KY (corresponding author), City Univ Hong Kong, Dept Comp Sci, Hong Kong, Hong Kong, Peoples R China.
EM chunjizhu2-c@my.cityu.edu.hk; cskylam@cityu.edu.hk;
   johnson@iis.sinica.edu.tw; jng@comp.hkbu.edu.hk
RI Lam, Alfred/C-1652-2008; Lam, Kam Yiu/W-3711-2018; Chang,
   Yuan-Hao/ABA-6935-2020
OI Lam, Alfred/0000-0003-2771-564X; Chang, Yuan-Hao/0000-0002-1282-2111;
   Zhu, Chunjiang/0000-0002-5227-3575; Lam, Kam-Yiu/0000-0003-0673-3566
CR [Anonymous], 2004, INT LAB DAT
   Bailey K., 2013, P USENIX C HOT TOP O, P2
   Becker B., 1996, VLDB Journal, V5, P264, DOI 10.1007/s007780050028
   Chen J., 2011, P IEEE 31 REAL TIM S, P117
   Chen JL, 2012, MEAS SCI TECHNOL, V23, DOI 10.1088/0957-0233/23/4/045608
   Chen Shimin, 2011, P BIENN C INN DAT SY
   Chi P, 2014, I SYMPOS LOW POWER E, P69, DOI 10.1145/2627369.2627630
   Condit J, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P133
   Dou AJ, 2008, REAL TIM SYST SYMP P, P335, DOI 10.1109/RTSS.2008.30
   DRISCOLL JR, 1989, J COMPUT SYST SCI, V38, P86, DOI 10.1016/0022-0000(89)90034-2
   Eilert S, 2009, 2009 IEEE INTERNATIONAL MEMORY WORKSHOP, P72
   Hu WW, 2014, IEEE T KNOWL DATA EN, V26, P2368, DOI 10.1109/TKDE.2014.5
   Kuan Y.-H., 2014, P 51 ACM EDAC IEEE D, P1
   Lam K.-Y., 2014, IEEE T HUMA IN PRESS
   Lee EA, 2010, DES AUT CON, P737
   Liu D., 2013, P AS SOUND PAC DES A
   Liu D, 2014, IEEE T COMPUT AID D, V33, P1450, DOI 10.1109/TCAD.2014.2341922
   LOMET D, 1989, SIGMOD REC, V18, P315, DOI 10.1145/66926.66956
   Salzberg B, 1999, ACM COMPUT SURV, V31, P158, DOI 10.1145/319806.319816
   Song JP, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P377, DOI 10.1109/RTAS.2008.15
   Varman PJ, 1997, IEEE T KNOWL DATA EN, V9, P391, DOI 10.1109/69.599929
   Wang J., 2014, IEEE T COMP IN PRESS
   Wong HSP, 2010, P IEEE, V98, P2201, DOI 10.1109/JPROC.2010.2070050
   Zhang R, 2010, PROC VLDB ENDOW, V3, P397, DOI 10.14778/1920841.1920894
NR 24
TC 4
Z9 4
U1 0
U2 5
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2015
VL 61
IS 9
BP 383
EP 397
DI 10.1016/j.sysarc.2015.08.002
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CV4YH
UT WOS:000364271900001
DA 2024-07-18
ER

PT J
AU Basanta-Val, P
   García-Valls, M
AF Basanta-Val, Pablo
   Garcia-Valls, Marisol
TI A library for developing real-time and embedded applications in C
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time; C programming language; Real-time systems; Real-time
   programming languages; Arduino
ID JAVA
AB Next generation applications will demand more cost-effective programming abstractions to reduce increasing maintenance and development costs. In this context, the article explores the integration of an efficient programming language and high-level real-time programming abstractions. The resulting abstraction is called Embedded Cyber Physical C (ECP-C) and it is useful for designing real-time applications directly on C. The abstraction has its roots on the real-time Java: one of the most modern programming languages, which benefited from mature programming patterns previously developed for other languages. It also targets embedded processors running on limited hardware. ECP-C takes the programming abstractions described in real-time Java and reflects them into a C application system, providing extensions for multi-threading, resource sharing, memory management, external event, signaling, and memory access. It also reports on the performance results obtained in a set of infrastructures used to check ECP-C, providing clues on the overhead introduced by these mechanisms on limited infrastructures. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Basanta-Val, Pablo; Garcia-Valls, Marisol] Univ Carlos III Madrid, Madrid 28911, Spain.
C3 Universidad Carlos III de Madrid
RP Basanta-Val, P (corresponding author), Univ Carlos III Madrid, Avda Univ 30, Madrid 28911, Spain.
EM pbasanta@it.uc3m.es; mvalls@it.uc3m.es
RI Garcia-Valls, Marisol/D-6064-2013
OI Garcia-Valls, Marisol/0000-0003-2383-5310
FU eMadrid: Investigacion y Desarrollo de tecnologias educativas en la
   Comunidad de Madrid [S2013/ICE-2715]; national project REM4VSS
   [TIN-2011-28339]; European Union [FP7-IC6-318763];  [CAS14/00118]
FX This work has been partially funded by Distributed Java Infrastructure
   for Real-Time Big-Data (CAS14/00118) and by eMadrid: Investigacion y
   Desarrollo de tecnologias educativas en la Comunidad de Madrid
   (S2013/ICE-2715). This research was supported by the national project
   REM4VSS (TIN-2011-28339) and by European Union's 7th Framework Programme
   Under Grant Agreement FP7-IC6-318763. The authors also acknowledge their
   anonymous reviewers for their efforts in improving the quality of the
   article.
CR [Anonymous], 2011, JSR302
   [Anonymous], EMBEDDED SYSTEMS DES
   [Anonymous], 2013, RASPBERRY PI USER GU
   [Anonymous], 2008, INT S OBJ COMP SERV
   [Anonymous], 2009, Real-Time Systems and Programming Languages
   Atmel, 2012, ATMEGA 328 DAT SHEET
   AUTOSAR, 2012, REL 4 0 OV REV HIST
   AVR, 2014, AVR GCC TOOL CHAIN
   Banzi Massimo., 2009, GETTING STARTED ARDU
   Basanta-Val P., 2005, ACM SIGBED, V2
   Basanta-Val P, 2014, IEEE T IND INFORM, V10, P27, DOI 10.1109/TII.2013.2246172
   Basanta-Val Pablo., IMPROVING PREDICTABI
   Bollella G, 2005, ISORC 2005: EIGHTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P45
   Bollella G., 2001, REAL TIME SPECIFICAT
   Brock J.D., 2013, Journal of Computing Sciences in Colleges, V29, P151
   Burkimsher A, 2013, FUTURE GENER COMP SY, V29, P2009, DOI 10.1016/j.future.2012.12.005
   BURNS A, 2007, CONCURRENT REAL TIME
   Burns A., 2001, Real-time Systems and Programming Languages: Ada 95, Real-Time Java and Real-Time POSIX, V3rd
   BUTTAZZO GC, 1993, REAL-TIME SYSTEMS SYMPOSIUM: PROCEEDINGS, P201, DOI 10.1109/REAL.1993.393499
   ChibiOS, 2012, CHIBIOS RT PROJ PAG
   Cucinotta T, 2012, J SYST SOFTWARE, V85, P995, DOI 10.1016/j.jss.2011.11.1021
   Cuevas C, 2013, REV IBEROAM AUTOM IN, V10, P216, DOI 10.1016/j.riai.2013.03.011
   de la Puente J., 2001, Ada Letters, V21, P85
   Dianes J. A., 2010, Proceedings of the 2010 13th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC 2010). Volume I: Main Symposium, P233, DOI 10.1109/ISORC.2010.37
   Dibble P., 2012, DISTRIBUTED EMBEDDED, P129
   Ding YM, 2014, IEEE T IND INFORM, V10, P2257, DOI 10.1109/TII.2014.2330995
   Fritzon P., 2014, PRINCIPLES OBJECT OR
   Gai P, 2001, EUROMICRO, P199, DOI 10.1109/EMRTS.2001.934032
   Garcia D., 2010, SIMPLERTK MINIMAL RE, P1
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hamblen J. O., IEEE T ED, P56
   Indrusiak LS, 2014, J SYST ARCHITECT, V60, P553, DOI 10.1016/j.sysarc.2014.05.002
   Kim H, 2014, J SYST ARCHITECT, V60, P165, DOI 10.1016/j.sysarc.2013.07.002
   Kwon J, 2005, CONCURR COMP-PRACT E, V17, P681, DOI 10.1002/cpe.843
   Liu J., 2000, Real-Time Systems
   Marau R, 2008, IEEE T IND INFORM, V4, P125, DOI 10.1109/TII.2008.923787
   Masmano M, 2004, EUROMICRO, P79, DOI 10.1109/EMRTS.2004.1311009
   Miguel M. A. d., 2012, WORKSH JAV TECHN REA
   OpenGroup, 2014, STD100312008COR12013
   Palopoli L., 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P103, DOI 10.1109/RTCSA.1999.811199
   Rajkumar R, 2010, DES AUT CON, P731
   Real J., 2010, ADA LETT, V30, P73
   RTBench, 2013, REAL TIM MICR SUIT
   S E.T., 2006, sbcci, P149
   Schoeberl M, 2007, 10TH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT AND COMPONENT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P94, DOI 10.1109/ISORC.2007.9
   Schorrig H., 2010, JTRES, P73
   Sha L, 2004, REAL-TIME SYST, V28, P101, DOI 10.1023/B:TIME.0000045315.61234.1e
   Silva E. T., 2007, 5 INT WORKSH JAV TEC, P121
   Stankovic JA, 2004, REAL-TIME SYST, V28, P237, DOI 10.1023/B:TIME.0000045319.20260.73
   Teikari P, 2012, J NEUROSCI METH, V211, P227, DOI 10.1016/j.jneumeth.2012.09.012
   Higuera-Toledano MT, 2012, PROCEEDINGS OF THE 10TH INTERNATIONAL WORKSHOP ON JAVA TECHNOLOGIES FOR REAL-TIME AND EMBEDDED SYSTEMS, P34
   Vega-Rodríguez MA, 2014, J SYST ARCHITECT, V60, P53, DOI 10.1016/j.sysarc.2013.12.001
   Voelter Markus., 2012, PROC C SYSTEMS PROGR, P121, DOI DOI 10.1145/2384716.2384767
   Wang GQ, 2009, IEEE T IND INFORM, V5, P229, DOI 10.1109/TII.2009.2026745
   Wellings A, 2004, SEVENTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P78, DOI 10.1109/ISORC.2004.1300332
   Wellings A., 2010, P 8 INT WORKSH JAV T, P53
   Wellings A. J., 2007, ADA LETT, VXXVII, P41
   White J, 2012, J INTERNET SERV APPL, V3, P5, DOI 10.1007/s13174-011-0051-x
   WOLFE V, 1991, PROCEEDING : TWELFTH REAL-TIME SYSTEMS SYMPOSIUM, P43, DOI 10.1109/REAL.1991.160357
NR 59
TC 7
Z9 7
U1 1
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2015
VL 61
IS 5-6
BP 239
EP 255
DI 10.1016/j.sysarc.2015.03.003
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CM0DD
UT WOS:000357347700004
OA Green Published
DA 2024-07-18
ER

PT J
AU Jeong, SY
   Jo, HG
   Kang, SJ
AF Jeong, Seol Young
   Jo, Hyeong Gon
   Kang, Soon Ju
TI Remote service discovery and binding architecture for soft real-time QoS
   in indoor location-based service
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Service discovery and binding; Real-time QoS; Indoor LBS;
   Self-organizing overlay network
ID TRACKING
AB Indoor location-based service (LBS) is generally distinguished from web services that have no physical location and user context. In particular, various resources have dynamic and frequent mobility in indoor environments. In addition, an indoor LBS includes numerous service lookups being requested concurrently and frequently from several locations, even through a network infrastructure requiring high scalability in indoor environments. The traditional centralized LBS approach needs to maintain a geographical map of the entire building or complex in its central server, which can cause low scalability and traffic congestion. This paper presents a self-organizing and fully distributed indoor LBS platform with regional cooperation among devices. A service lookup algorithm based on the proposed distributed architecture searches for the shortest physical path to the nearest service resource. A continuous service binding mechanism guarantees a probabilistic real-time QoS regardless of dynamic and frequent mobility in a soft real-time system such as an indoor LBS. Performance evaluation of the proposed algorithm and platform is compared to the traditional centralized architecture in the experimental evaluation of scalability and real test bed environments. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Jeong, Seol Young; Jo, Hyeong Gon; Kang, Soon Ju] Kyungpook Natl Univ, Coll IT Engn, Sch Elect Engn, Taegu, South Korea.
C3 Kyungpook National University
RP Kang, SJ (corresponding author), Kyungpook Natl Univ, Coll IT Engn, Sch Elect Engn, 80 Daehakro, Taegu, South Korea.
EM snowflower@ee.knu.ac.kr; tsana@ee.knu.ac.kr; sjkang@ee.knu.ac.kr
FU IT R&D program of MSIP/KEIT [Self-Organized Software platform (SoSp) for
   Welfare Devices] [10041145]
FX This work was supported by the IT R&D program of MSIP/KEIT [10041145,
   Self-Organized Software platform (SoSp) for Welfare Devices].
CR [Anonymous], P 2006 INT C HYBR IN
   [Anonymous], P 7 IFAC INT C FIELD
   [Anonymous], REAL TIME SERVICE OR
   [Anonymous], 2010, P 8 INT C MOBILE SYS
   [Anonymous], ADAM AUT DEL MAN
   [Anonymous], DISTRIBUTED PROGRAMM
   [Anonymous], 2010, P INT HIGH PERF BUIL
   [Anonymous], LOCATION BASED SERVI
   [Anonymous], 2008, IEEE SPECTRUM, V45, P27
   [Anonymous], 2010, P 5 INT S EMB TECHN
   [Anonymous], SELF ORG SENSOR ACTO
   Bellavista P, 2008, IEEE PERVAS COMPUT, V7, P85, DOI 10.1109/MPRV.2008.34
   Buttazzo G., 2005, S COMP SCI
   Castro P., 2001, P 3 INT C UBIQUITOUS, P18
   Conti M, 2010, COMPUTER, V43, P42, DOI 10.1109/MC.2010.19
   Cucinotta T, 2009, IEEE T IND INFORM, V5, P267, DOI 10.1109/TII.2009.2027013
   Gressmann B., 2010, Proceedings of the 2010 7th Workshop on Positioning, Navigation and Communication (WPNC 2010), P107, DOI 10.1109/WPNC.2010.5653258
   Grindvoll H, 2012, J INF TECHNOL CONSTR, V17, P43
   Heinemann Andreas., 2007, Collaboration in Opportunistic Networks
   Herrmann K, 2005, INT CON DISTR COMP S, P707, DOI 10.1109/ICDCS.2005.6
   Kim TH, 2012, SENSORS-BASEL, V12, P17446, DOI 10.3390/s121217446
   Kjærgaard MB, 2011, PERVASIVE MOB COMPUT, V7, P31, DOI 10.1016/j.pmcj.2010.04.005
   Küpper A, 2006, IEEE COMMUN MAG, V44, P114, DOI 10.1109/MCOM.2006.1705987
   Lategahn J., 2012, 2012 IEEE 1st International Symposium on Wireless Systems within the Conferences on Intelligent Data Acquisition and Advanced Computing Systems (IDAACS-SWS 2012), P7, DOI 10.1109/IDAACS-SWS.2012.6377621
   Lee DK, 2011, J SYST ARCHITECT, V57, P735, DOI 10.1016/j.sysarc.2011.05.004
   Liu H, 2007, IEEE T SYST MAN CY C, V37, P1067, DOI 10.1109/TSMCC.2007.905750
   Lua EK, 2005, IEEE COMMUN SURV TUT, V7, P72, DOI 10.1109/COMST.2005.1610546
   Swangmuang N, 2008, INT CONF PERVAS COMP, P100, DOI 10.1109/PERCOM.2008.33
   Tsai WT, 2006, SOSE 2006: SECOND IEEE INTERNATIONAL SYMPOSIUM ON SERVICE-ORIENTED SYSTEM ENGINEERING, PROCEEDINGS, P49
   Zhu F, 2005, IEEE PERVAS COMPUT, V4, P81, DOI 10.1109/MPRV.2005.87
NR 30
TC 9
Z9 9
U1 1
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2014
VL 60
IS 9
BP 741
EP 756
DI 10.1016/j.sysarc.2014.01.008
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AS7MD
UT WOS:000344439200003
DA 2024-07-18
ER

PT J
AU Abdulmasih, D
   Oikonomidis, PI
   Annis, R
   Charchalakis, P
   Stipidis, E
AF Abdulmasih, D.
   Oikonomidis, P. I.
   Annis, R.
   Charchalakis, P.
   Stipidis, E.
TI In-vehicle monitoring and management for military vehicles' integrated
   vetronics architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Vetronics; Integrity; Military; Systems architecture; Diagnostics; HUMS
AB Both the rapid uptake of electronics utilisation for military vehicles (vetronics) and the trend in designing vehicles based on open standards and architectures (such as the UK MoD Generic Vehicle Architecture Def Stan 23-09 GVA) have resulted in modern and future vehicles becoming highly complex platforms. Although most modern vehicles provide advanced diagnostics and health monitoring, most of these systems focus on end systems and applications and there has been little work on monitoring the infrastructure on which these systems operate. Monitoring the operational integrity of the vetronics that enable integration of vehicle subsystems and providing feedback to the crew offers safety and reliability benefits as it allows the crew to assess in real-time, the vehicle's ability to complete its mission. This paper presents a novel approach to achieve in-vehicle Vetronics Integrity Monitoring and Management (VIMM). The paper highlights the requirements for a generic modular system, and presents both an architecture and proof-of-concept implementation. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Abdulmasih, D.; Oikonomidis, P. I.; Annis, R.; Charchalakis, P.; Stipidis, E.] Univ Brighton, Vetron Res Ctr, Brighton BN2 4AT, E Sussex, England.
C3 University of Brighton
RP Abdulmasih, D (corresponding author), Univ Brighton, Vetron Res Ctr, Brighton BN2 4AT, E Sussex, England.
EM d.abdulmasih@vetronics.org
FU UK Ministry of Defence
FX This work is supported by the UK Ministry of Defence.
CR Abdulmasih D., 2011, SYST SAF 2011 6 INT
   [Anonymous], 2012, BBC NEWS
   [Anonymous], 2011, 2309 MOD U
   Connah J., 2012, COMM INF SYST C MCC
   Connor B.M., 2009, VETRONICS STANDARDS
   Connor B.M., 2010, VSI GVA DATA MODEL V
   Cranfield University, 2013, 18 EUR ARM FIGHT VEH
   D'Arcy M., 2007, DEFENCE MANAGE J, V37, P51
   General Dynamics, 2012, UK MOD CONF COMM SPE
   Haskins C., 2010, SE HDB WORKING GROUP
   Melentis J., 2010, INTEGRATED VETRONICS
   MilCAN Working Group, 2009, MILCAN SPEC MWG MILA
   MOD, 2007, 00970 MOD 7
   Navet N, 2005, P IEEE, V93, P1204, DOI 10.1109/JPROC.2005.849725
   Oikonomidis P.I., 2010, HIGH AVAILABILITY MI
   Oikonomidis P.I., 2008, 12 INT CAN C
   *OSEK VDX, 2004, NETW MAN CONC APPL P
   Paris D.E., 2008, AER C 2008 IEEE 1 8
   Paris D.E., 2005, AER C 2005 IEEE 5 12
   QinetiQ, 2012, GVA DAT MOD
   Richardson D., 2001, VETRONICS FIGHTING V
   Summers D., 2009, CODEX UNCLASSIFIED J, V3, P68
   Suwatthikul J, 2011, APPL SOFT COMPUT, V11, P3709, DOI 10.1016/j.asoc.2011.02.001
   Suwatthikul J., 2007, VEH EL SAF 2007 ICVE
   TTTech Computertechnik AG, 2003, TIM TRIGG PROT TTP C
   US Army, 2013, VICTORY VEH INT C4IS
   Ye ZR, 2012, IET INTELL TRANSP SY, V6, P336, DOI 10.1049/iet-its.2011.0129
NR 27
TC 5
Z9 5
U1 4
U2 15
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2014
VL 60
IS 4
BP 405
EP 418
DI 10.1016/j.sysarc.2014.02.002
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AG7QE
UT WOS:000335612100007
DA 2024-07-18
ER

PT J
AU Menon, SK
AF Menon, Sreejith K.
TI Studying the code compression design space - A synthesis approach
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Code compression; High level synthesis; Logic synthesis; Power
   estimation; Embedded systems
ID HARDWARE; SCHEME; TOOL
AB Embedded domain has witnessed the application of different code compression methodologies on different architectures to bridge the gap between ever-increasing application size and scarce memory resources. Selection of a code compression technique for a target architecture requires a detailed study and analysis of the code compression design space. There are multiple design parameters affecting the space, time, cost and power dimensions. Standard approaches of exploring the code compression design space are tedious, time consuming, and almost impractical with the increasing number of proposed compression algorithms. This is one of the biggest challenges faced by an architect trying to adopt a code compression methodology for a target architecture. We propose a novel synthesis based tool-chain for fast and effective exploration of the code compression design space and for evaluation of the tradeoffs. The tool-chain consists of a frontend framework that works with different compression/decompression schemes and a backend with high-level-synthesis, logic-synthesis, and power estimation tools to output the critical design parameters. We use the tool-chain to effectively analyze different code compression/decompression schemes of varying complexities. (C) 2013 Elsevier B.V. All rights reserved.
C1 Mathworks, Natick, MA 01760 USA.
C3 MathWorks
RP Menon, SK (corresponding author), Mathworks, 3 Apple Hill Dr, Natick, MA 01760 USA.
EM sreejith.menon@mathworks.com
CR ARM Ltd, 1996, ARM ARCH REF MAN
   Benini L., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P206, DOI 10.1109/LPE.1999.799440
   Benini L, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P322, DOI 10.1109/LPE.2001.945426
   BERGAMASCHI RA, 1995, DES AUT CON, P674
   Beszédes A, 2003, ACM COMPUT SURV, V35, P223, DOI 10.1145/937503.937504
   Chen B, 1997, PR IEEE COMP DESIGN, P74, DOI 10.1109/ICCD.1997.628852
   Coussy P, 2009, IEEE DES TEST COMPUT, V26, P8, DOI 10.1109/MDT.2009.69
   Ebert C, 2009, COMPUTER, V42, P42, DOI 10.1109/MC.2009.118
   Gupta Sumit, 2004, AUT TEST EUR C EXH, V1, P114
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   HUFFMAN DA, 1952, P IRE, V40, P1098, DOI 10.1109/JRPROC.1952.273898
   Kim NS, 2003, COMPUTER, V36, P68, DOI 10.1109/MC.2003.1250885
   Kirovski D, 1997, INT SYMP MICROARCH, P204, DOI 10.1109/MICRO.1997.645811
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   LEFURGY CR, 1998, CSETR38098 U MICH EE
   Lekatsas H, 2003, DES AUT CON, P306
   Lekatsas H, 2002, DES AUT CON, P34, DOI 10.1109/DAC.2002.1012590
   Lekatsas H, 2000, DES AUT CON, P294, DOI 10.1145/337292.337423
   Liao S. Y., 1995, Proceedings. Sixteenth Conference on Advanced Research in VLSI, P272, DOI 10.1109/ARVLSI.1995.515626
   Lin Che-Wei, 2011, J ZHEJIANG U SCIEN C
   Menon Sreejith K., 2012, 2012 IEEE 18th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012), P192, DOI 10.1109/RTCSA.2012.35
   Menon S.K., 2005, P 2005 ACM S APPL CO, P863
   Menon SK, 2005, IEEE DATA COMPR CONF, P470
   Menon SK, 2008, J SYST ARCHITECT, V54, P995, DOI 10.1016/j.sysarc.2008.04.015
   Najm F. N., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P446, DOI 10.1109/92.335013
   Prakash J, 2003, IEEE DATA COMPR CONF, P444
   Price C., 1995, Mips IV instruction set
   Qin XK, 2009, I CONF VLSI DESIGN, P335, DOI 10.1109/VLSI.Design.2009.71
   Ros M, 2004, IEEE DATA COMPR CONF, P559
   Ros M., 2004, Proceedings of the 2004 international conference on compilers, architecture, and synthesis for embedded systems (CASES), P132
   Schreiber R, 2002, J VLSI SIG PROC SYST, V31, P127, DOI 10.1023/A:1015341305426
   Seong S.-W., 2006, ICCAD 06, P251, DOI DOI 10.1145/1233501.1233551
   Srikant Y.N., 2002, COMPILER DESIGN HDB
   *TX INSTR, 1997, TMS320C62XX CPU INST
   Wolfe A., 1992, SIGMICRO Newsletter, V23, P81
   Xie Y, 2007, IEEE T VLSI SYST, V15, P975, DOI 10.1109/TVLSI.2007.900755
NR 36
TC 1
Z9 1
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2014
VL 60
IS 2
BP 179
EP 193
DI 10.1016/j.sysarc.2013.11.001
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AB5WA
UT WOS:000331858200004
DA 2024-07-18
ER

PT J
AU Sidiropoulos, H
   Siozios, K
   Soudris, D
AF Sidiropoulos, Harry
   Siozios, Kostas
   Soudris, Dimitrios
TI A novel 3-D FPGA architecture targeting communication intensive
   applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE 3D architecture; FPGA; Heterogeneous architecture; CAD tool
AB The interconnection structures in FPGA devices increasingly contribute more to the delay, power consumption and area overhead. The demand for even higher clock frequencies makes this problem even more important. Three-dimensional (3-D) chip stacking is touted as the silver bullet technology that can keep Moores momentum and fuel the next wave of consumer electronics products. However, the benefits of such a new integration paradigm have not been sufficiently explored yet. In this paper, a novel 3-D architecture, as well as the software supporting tools for exploring and evaluating application implementation, are introduced. More specifically, by assigning to different layers logic and I/O resources, we achieve mentionable wire-length reduction. Experimental results prove the effectiveness of such a selection, since target architectures outperform the conventional 2-D FPGAs. (C) 2013 Elsevier B.V. All rights reserved.
RP Siozios, K (corresponding author), 9 Heroon Polytech,Zographou Campus, Athens 15780, Greece.
EM ksiop@microlab.ntua.gr
RI Soudris, Dimitrios/O-8843-2019; Soudris, Dimitrios/I-5252-2014; Siozios,
   Kostas/F-9726-2011
OI Soudris, Dimitrios/0000-0002-6930-6847; Siozios,
   Kostas/0000-0002-0285-2202
CR Ababei C, 2005, IEEE DES TEST COMPUT, V22, P520, DOI 10.1109/MDT.2005.150
   [Anonymous], TECHNIQUES PRODUCING
   [Anonymous], P IEEE INT C ASIC
   [Anonymous], 2010, 3 DIMENSIONAL SYSTEM
   [Anonymous], XILINX STACKED SILIC
   [Anonymous], WORKSH REC COMP WRC
   Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   Das S, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P53, DOI 10.1109/ASPDAC.2003.1194993
   Gayasen A, 2008, IEEE T VLSI SYST, V16, P882, DOI 10.1109/TVLSI.2008.2000456
   Hsu CL, 2012, INT J CIRC THEOR APP, V40, P489, DOI 10.1002/cta.739
   Leijten-Nowak K., 2003, P 11 INT S FPGAS, P195
   Lin M., 2006, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, FPGA '06, P113
   McMurchie L., 1995, FPGA '95. 1995 ACM Third International Symposium on Field-Programmable Gate Arrays, P111, DOI 10.1145/201310.201328
   Pavlidis V.F., 2009, Three-dimensional Integrated Circuit Design
   Poon KKW, 2005, ACM T DES AUTOMAT EL, V10, P279, DOI 10.1145/1059876.1059881
   Siozios K, 2012, ACM T RECONFIG TECHN, V5, DOI 10.1145/2133352.2133356
   Siozios K, 2011, IEEE COMPUT ARCHIT L, V10, P53, DOI 10.1109/L-CA.2011.19
   Siozios K, 2009, DES AUT TEST EUROPE, P172
   Weiser U., 2004, Proceedings of the International Workshop on System Level Interconnect Prediction (SLIP'04), P7, DOI [10.1145/966747.966750, DOI 10.1145/966747.966750]
NR 19
TC 3
Z9 4
U1 1
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2014
VL 60
IS 1
BP 32
EP 39
DI 10.1016/j.sysarc.2013.09.012
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 303OK
UT WOS:000330683600004
DA 2024-07-18
ER

PT J
AU Dietrich, F
   Maass, J
   Hagner, M
   Steiner, J
   Goltz, U
   Raatz, A
AF Dietrich, Franz
   Maass, Jochen
   Hagner, Matthias
   Steiner, Jens
   Goltz, Ursula
   Raatz, Annika
TI Dynamic distribution of robot control components under hard realtime
   constraints - Modeling, experimental results and practical
   considerations
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Robot control architecture; Distributed computing; Self-management;
   Worst case execution time analysis
ID SYSTEM
AB It can be seen in numerous applications that embedded systems take advantage of distributed execution of tasks. Such distribution is studied in the present article, which investigates the deployment of robot control architectures across multiple computers. Besides the patterns for deployment across multiple hosts, this article proposes to introduce aspects of self-management into robot control architectures. It is proposed to use graph partitioning algorithms to determine the distribution pattern (mapping of control tasks to CPU resources while minimizing bus communication load). The underlying model and the respective analysis guarantee that, after adaption of the distribution pattern, real-time properties are preserved and load is balanced. In this way, poor a priori assumptions about worst-case execution times are detected and corrected continuously during runtime. This is a considerable improvement in comparison to using only offline analysis of worst-case execution times. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Dietrich, Franz; Raatz, Annika] TU Braunschweig, Inst Machine Tools & Prod Technol IWF, Braunschweig, Germany.
   [Maass, Jochen] HAW Hamburg Univ Appl Sci, Hamburg, Germany.
   [Hagner, Matthias; Steiner, Jens; Goltz, Ursula] TU Braunschweig, Inst Programming & React Syst Ips, Braunschweig, Germany.
C3 Braunschweig University of Technology; Hochschule Angewandte
   Wissenschaft Hamburg; Braunschweig University of Technology
RP Dietrich, F (corresponding author), TU Braunschweig, Inst Machine Tools & Prod Technol IWF, Braunschweig, Germany.
EM f.dietrich@tu-bs.de
OI Dietrich, Franz/0000-0002-4823-7889; Maass, Jochen/0000-0003-4988-8285;
   Raatz, Annika/0000-0002-1697-1907
FU German Research Foundation (DFG), Collaborative Research Center [562
   (SFB562)]
FX This work has been supported by the German Research Foundation (DFG),
   Collaborative Research Center 562 (SFB562). The authors gratefully
   acknowledge the work of Frank Sowinski and Ana Amado, who contributed to
   the implementation and experiments.
CR Algermissen S., 2010, ROBOTIC SYSTEMS HAND
   [Anonymous], 1996, Safety-critical computer systems
   [Anonymous], ROBOTERSTEUERUNGSARC
   BIER C, 2005, 18 INT C MECH ENG CO
   BRANKE J, 2006, P 2 INT S LEV APPL F
   Brooks A., 2008, ORCA COMPONENTS ROBO
   Bruynincicx H. E., 2012, IST200031064
   Budde C., 2010, ROBOTIC SYSTEMS HAND
   Cote C., 2008, MOBILE AUTONOMOUS RO
   Dadji Y., 2010, ROBOTIC SYSTEMS HAND
   De Wolf T, 2005, FRONT ARTIF INTEL AP, V135, P18
   DESCHUTTER J, 1988, INT J ROBOT RES, V7, P3, DOI 10.1177/027836498800700401
   Finkemeyer B., 2001, Proceedings of the IASTED International Conference Robotics and Manufacturing, P36
   Finkemeyer Bernd, 2007, IEEE INT C INT ROB S, P76
   FRANK U, 2007, 5 PAD WORKSH ENTW ME, V210
   FZI Karlsruhe, 2008, MODULAR CONTROLLER A
   Gamma E., 1994, Design patterns: Elements of reusable object-oriented software
   Gausemeier J., 2005, 6 BRAUNSCHW C AUT AS
   HASEGAWA T, 1992, IEEE T ROBOTIC AUTOM, V8, P535, DOI 10.1109/70.163779
   Henia R, 2005, IEE P-COMPUT DIG T, V152, P148, DOI 10.1049/ip-cdt:20045088
   Jörg S, 2006, 2006 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS, VOLS 1-12, P3755, DOI 10.1109/IROS.2006.281759
   Kasinger H, 2005, PROCEEDINGS OF THE IASTED INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE, P141
   KEIMER R, 2008, P 3 INT C COLL RES C, V14, P181
   Kephart JO, 2003, COMPUTER, V36, P41, DOI 10.1109/MC.2003.1160055
   Kernighan B. W., 1970, Bell System Technical Journal, V49, P291
   Kohn N, 2004, I C CONT AUTOMAT ROB, P205
   Kolbus M., 2005, 6 IASTED INT C P ROB
   Krger T., 2004, IEEE INT C MECH ROB, P1029
   Kröger T, 2004, IEEE INT CONF ROBOT, P5218, DOI 10.1109/ROBOT.2004.1302546
   Kroger T., 2010, ROBOTIC SYSTEMS HAND
   Last P., 2010, ROBOTIC SYSTEMS HAND
   Maa J., 2006, P ISR ROB 2006
   Maa J., 2008, P ASME 2008 INT DES
   Maa J., 2009, THESIS TU CAROLO WIL
   Maa J.H., 2009, THESIS TU BRAUNSCHWE
   Maab J., 2006, International Journal of Advanced Robotic Systems, V3, P1
   MASON MT, 1981, IEEE T SYST MAN CYB, V11, P418, DOI 10.1109/TSMC.1981.4308708
   Merlet J.P., 2000, PARALLEL ROBOTS
   Müller-Schloer C, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P2
   NASA Jpl, 2012, INT RESS
   Schütz D, 2010, SPRINGER TRAC ADV RO, V67, P109
   Schutz D, 2010, SPRINGER TRAC ADV RO, V67, P1
   Selic B., 2003, UML REAL, P171
   Steiner J., 2008, P 3 INT C COLL RES C, V562, P113
   Steiner J, 2007, J COMPUT, V2, P18
   The OSACA Project Consortium, 2010, OP SYST ARCH CONTR A
   Thomas U, 2005, 2005 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS, VOLS 1-4, P3932, DOI 10.1109/IROS.2005.1545582
   Thomas U, 2003, IEEE INT CONF ROBOT, P3069
   Utz H, 2002, IEEE T ROBOTIC AUTOM, V18, P493, DOI 10.1109/TRA.2002.802930
   WOLF TD, 2006, AUTONOMIC COMPUTING
NR 50
TC 1
Z9 1
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1047
EP 1066
DI 10.1016/j.sysarc.2012.12.001
PN C
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295BA
UT WOS:000330090400004
DA 2024-07-18
ER

PT J
AU He, YF
   She, DR
   Stuijk, S
   Corporaal, H
AF He, Yifan
   She, Dongrui
   Stuijk, Sander
   Corporaal, Henk
TI Efficient communication support in predictable heterogeneous MPSoC
   designs for streaming applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Streaming application; MPSoCs; Communication assist; SDF;
   Predictability; Architecture template; Design flow
ID ARCHITECTURE; FPGA
AB Streaming applications are an important class of applications in emerging embedded systems such as smart camera network, unmanned vehicles, and industrial printing. These applications are usually very computationally intensive and have real-time constraints. To meet the increasing demand for performance and efficiency in these applications, the use of application specific IP cores in heterogeneous Multi-Processor System-on-Chips (MPSoCs) becomes inevitable. However, two of the key challenges in integrating these IP cores into MPSoCs are (i) how to properly handle inter-core communication; (ii) how to map streaming applications in an efficient and predictable way. In this paper, we first present a predictable high-performance communication assist (CA) that helps to tackle these design challenges. The proposed CA has zero throughput overhead, negligible latency overhead, and significantly less resource usage compared to existing CA designs. The proposed CA also provides a unified abstract interface for both processors and accelerator IP cores with flexible data access support.
   Based on the proposed CA design, we present a predictable heterogeneous multi-processor platform template for streaming applications. The template is used in a predictable design flow that uses Synchronous Data Flow (SDF) graphs for design time analysis. An accurate SDF model of our CA is introduced, enabling the mapping of applications onto heterogeneous MPSoCs in an efficient and predictable way. As a case study, we map the complete high-speed vision processing pipeline of an industrial application, Organic Light Emitting Diode (OLED) screen printing, onto one instance of the proposed platform. The result demonstrates that system design and analysis effort is greatly reduced with the proposed CA-based design flow. (C) 2013 Elsevier B.V. All rights reserved.
C1 [He, Yifan; She, Dongrui; Stuijk, Sander; Corporaal, Henk] Eindhoven Univ Technol, Dept Elect Engn, NL-5612 AZ Eindhoven, Netherlands.
C3 Eindhoven University of Technology
RP He, YF (corresponding author), Eindhoven Univ Technol, Dept Elect Engn, NL-5612 AZ Eindhoven, Netherlands.
EM y.he@tue.nl
RI Stuijk, Sander/S-8565-2019
OI Stuijk, Sander/0000-0002-2518-6847
FU Ministry of Economic Affairs of the Netherlands [EVA PID07121]
FX This work is supported by the Ministry of Economic Affairs of the
   Netherlands, Project EVA PID07121.
CR [Anonymous], AUTOMATICA
   [Anonymous], DES FLOW MAP THOUGHP
   [Anonymous], 2006, Application of Concurrency to System Design
   Gangwal OP, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P1, DOI 10.1109/ISSS.2001.957904
   Geilen M, 2003, LECT NOTES COMPUT SC, V2618, P319
   Gschwind M, 2007, INT J PARALLEL PROG, V35, P233, DOI 10.1007/s10766-007-0035-4
   Guo Z, 2008, ACM T ARCHIT CODE OP, V5, DOI 10.1145/1369396.1369402
   Han SI, 2004, DES AUT CON, P250
   He YF, 2011, LECT NOTES COMPUT SC, V6915, P623, DOI 10.1007/978-3-642-23687-7_56
   Hormati A., 2008, P INT C COMP ARCH SY, P41, DOI DOI 10.1145/1450095.1450105
   Huang K, 2007, IEEE INT CONF ASAP, P36
   Jordans R., 2011, BRINGING THEORY PRAC, P47, DOI [10.4230/OASICS .PPES .2011.47, DOI 10.4230/OASICS.PPES.2011.47]
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   MOONEN A, 2005, P GSPX C
   Moonen A, 2007, DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P63, DOI 10.1109/DSD.2007.4341451
   Nieuwland A, 2002, DES AUTOM EMBED SYST, V7, P233, DOI 10.1023/A:1019782306621
   Nikolov H, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/726096
   Nikolov Hristo., 2006, CODES ISSS 06, P211
   Pieters R, 2009, LECT NOTES COMPUT SC, V5807, P400
   Shabbir A, 2010, J SYST ARCHITECT, V56, P265, DOI 10.1016/j.sysarc.2010.03.007
   Shabbir A, 2010, PROCEEDINGS OF THE 2010 COMPUTING FRONTIERS CONFERENCE (CF 2010), P97, DOI 10.1145/1787275.1787301
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Stuijk S, 2008, IEEE T COMPUT, V57, P1331, DOI 10.1109/TC.2008.58
   van Berkel CH, 2009, DES AUT TEST EUROPE, P1260
   Verdoolaege S, 2007, EURASIP J EMBED SYST, DOI 10.1155/2007/75947
   Villarreal Jason, 2008, 2008 International Conference on Field Programmable Logic and Applications (FPL), P667, DOI 10.1109/FPL.2008.4630035
   Yang Y, 2010, DES AUT TEST EUROPE, P1041
   Ye Z., 2011, P 12 IAPR C MACH VIS, P55
NR 28
TC 1
Z9 1
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 878
EP 888
DI 10.1016/j.sysarc.2013.04.005
PN A
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295AW
UT WOS:000330090000008
DA 2024-07-18
ER

PT J
AU Nejad, AB
   Molnos, A
   Goossens, K
AF Nejad, Ashkan Beyranvand
   Molnos, Anca
   Goossens, Kees
TI A unified execution model for multiple computation models of streaming
   applications on a composable MPSoC
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Execution model; Data-driven models of computation; Real-time
   applications; Composable system; Multi-processor system-on-chip
ID DESIGN; CHIP
AB In this paper we propose a unified model of execution that aims to fill the abstraction level gap between the primitives of models of computation and the ones of an MPSoC. This model targets a composable MPSoC platform and supports the sequential, Kahn process networks, and dataflow models. Our model comprises of (1) execution operations implementing the primitives in the models of computation, and (2) a time model of execution of streaming applications on a composable platform. We implement these models of computation with the model of execution, and discuss the trade-offs involved. Case studies on an FPGA prototype of the composable MPSoC demonstrate how the model of execution actually works on a real platform. Furthermore they indicate that multiple applications modeled in KPN and dataflow run composably on the platform. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Nejad, Ashkan Beyranvand] Delft Univ Technol, Comp Engn Lab, NL-2628 CD Delft, Netherlands.
   [Molnos, Anca] CEA Leti, Grenoble, France.
   [Goossens, Kees] Eindhoven Univ Technol, Elect Syst Grp, NL-5612 AZ Eindhoven, Netherlands.
C3 Delft University of Technology; CEA; Eindhoven University of Technology
RP Nejad, AB (corresponding author), Delft Univ Technol, Comp Engn Lab, Mekelweg 4, NL-2628 CD Delft, Netherlands.
EM A.BeyranvandNejad@tudelft.nl; Anca.Molnos@cea.fr; K.G.W.Goossens@tue.nl
RI Goossens, Kees/E-9233-2015
FU EU [288008, 288248, CA505, CA104, CA703, 10346]
FX This work was partially funded by projects EU FP7 288008 T-CREST and
   288248 Flextiles, Catrene CA104 Cobra and CA505 BENEFIC, CA703 OpenES,
   and NL STW 10346 NEST.
CR Akesson B., 2010, IEEE MULTIPROCESSOR, P25
   Akesson B., P DES AUT TEST EUR C
   Akesson B, 2011, MULTIPROCESSOR SYSTEM-ON-CHIP: HARDWARE DESIGN AND TOOL INTEGRATION, P25, DOI 10.1007/978-1-4419-6460-1_2
   [Anonymous], 1974, PROC IFIP C 74
   [Anonymous], P C DES AUT TEST EUR
   Augé I, 2005, IEEE T COMPUT AID D, V24, P1811, DOI 10.1109/TCAD.2005.852431
   Bekooij M., 2007, P INT WORKSH SOFTW C
   Bui D., 2011, P DES AUT C DAC
   Castrillon J., 2010, P C DES AUT TEST EUR
   Dyer M., 2004, P IEEE INT S FIELD P
   Eker J., 2003, STRUCTURED DESCRIPTI
   Ghosal A., 2004, P HYBR SYST COMP CON
   Goossens K., 2010, P DES AUT C DAC
   Haid W., 2009, P IEEE S EMB SYST RE
   Hansson A, 2009, IET COMPUT DIGIT TEC, V3, P398, DOI 10.1049/iet-cdt.2008.0093
   Hansson A, 2011, MICROPROCESS MICROSY, V35, P246, DOI 10.1016/j.micpro.2010.08.008
   Hansson A, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455231
   Henzinger Thomas A., 2001, LNCS, V2211, P166
   Hur J.Y., 2007, P IEEE INT C APPL SP
   Hut J.Y., 2007, P INT C REC COMP ARC
   Jerraya A.A., 2006, P ANN DES AUT C DAC
   Kienhuis B., 2000, P INT WORKSH HARDW S
   Kopetz H., 1997, REAL TIME SYSTEMS DE
   Kumar A, 2008, J SYST ARCHITECT, V54, P369, DOI 10.1016/j.sysarc.2007.10.002
   Lee E., 2005, IEEE P COMP DIG TECH
   Lee EA, 1998, IEEE T COMPUT AID D, V17, P1217, DOI 10.1109/43.736561
   LEE EA, 1995, P IEEE, V83, P773, DOI 10.1109/5.381846
   Liu J, 2003, IEEE CONTR SYST MAG, V23, P65, DOI 10.1109/MCS.2003.1172830
   Martin G., 2006, P DES AUT C DAC
   Molnos A., 2012, P INT WORKSH SOFTW C
   Moreira O., 2005, P REAL TIM EMB TECHN
   Nieuwland A, 2002, DES AUTOM EMBED SYST, V7, P233, DOI 10.1023/A:1019782306621
   Parks T.M., 1995, P AS C SIGN SYST COM
   Reyes V., 2004, P EUR S DIG SYST DES
   Sander I, 2004, IEEE T COMPUT AID D, V23, P17, DOI 10.1109/TCAD.2003.819898
   Stuijk S, 2008, J SYST ARCHITECT, V54, P124, DOI 10.1016/j.sysarc.2007.05.002
   Stuijk Sander, 2007, Predictable Mapping of Streaming Applications on Multiprocessors
   Stuijk S., 2006, P INT C APPL CONC SY
   Turjan R., 2004, P INT C COMP ARCH SY
   Verdoolaege S, 2007, EURASIP J EMBED SYST, DOI 10.1155/2007/75947
   Wiggers M., 2006, P INT C HARDW SOFTW
   Wolf W, 2008, IEEE T COMPUT AID D, V27, P1701, DOI 10.1109/TCAD.2008.923415
   Zissulescu C., 2003, P INT C FIELD PROGR
   Zou J., 2009, P REAL TIM EMB TECHN
NR 44
TC 2
Z9 2
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1032
EP 1046
DI 10.1016/j.sysarc.2013.07.006
PN C
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295BA
UT WOS:000330090400003
DA 2024-07-18
ER

PT J
AU Zeller, M
   Prehofer, C
AF Zeller, Marc
   Prehofer, Christian
TI Modeling and efficient solving of extra-functional properties for
   adaptation in networked embedded real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Runtime adaptation; Extra-functional properties; Networked embedded
   systems; Automotive; Constraints
ID CONFIGURATION; TASKS
AB In this paper, we focus on modeling and efficient solving of extra-functional properties for embedded systems, in particular automotive systems. We introduce an integrated model of system constraints for efficient computation of software components being allocated to hardware platforms (ECUs), which is a prerequisite for runtime adaptation. For a set of over 126,000 constraints in a realistic automotive system, we compare SAT-solving and different heuristic search algorithms. We show that SAT-solving provides solutions in several seconds, and SAT-solving is more efficient for larger systems, whereas other heuristic search algorithms are slightly better for smaller problems. (C) 2012 Elsevier B.V. All rights reserved.
C1 [Zeller, Marc; Prehofer, Christian] Fraunhofer Inst Commun Syst ESK, D-80686 Munich, Germany.
C3 Fraunhofer Gesellschaft
RP Zeller, M (corresponding author), Fraunhofer Inst Commun Syst ESK, Hansastr 32, D-80686 Munich, Germany.
EM marc.zeller@esk.fraunhofer.de
RI Zeller, Marc/AAQ-6236-2020
OI Zeller, Marc/0000-0002-6738-7903
CR [Anonymous], 1997, Local Search in Combinatorial Optimization
   [Anonymous], THESIS U ERLANGEN NU
   [Anonymous], P DES AUT C DAC SAN
   [Anonymous], 2010, Journal on Satisfiability, Boolean Modeling and Computation, DOI DOI 10.3233/SAT190075
   [Anonymous], 1976, Computer and job-shop scheduling theory
   [Anonymous], 1991, CAN SPEC VERS 2 0
   [Anonymous], ATZEXTRA
   AUTOSAR consortium, AUTOMOTIVE OP SYST A
   Badstubner J., AUTOMOBIL IND, P52
   Becker Klaus, 2012, Proceedings of the 2nd International Conference on Pervasive Embedded Computing and Communication Systems. PECCS 2012, P440
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Charette RobertN., 2012, IEEE SPECTRUM
   Davis RI, 2008, REAL TIM SYST SYMP P, P407, DOI 10.1109/RTSS.2008.18
   Davis R.I., REAL TIME SYSTEMS, V35
   Di Natale M, 2010, P IEEE, V98, P603, DOI 10.1109/JPROC.2009.2039550
   Dinkel M., 2005, ACM SOFTWARE ENG NOT, V30, P1
   Een N., 2006, J SATISFIABILITY BOO, V2, P1, DOI DOI 10.3233/SAT190014
   Emberson P., 2009, THESIS U YORK
   Feng L, 2008, IEEE DECIS CONTR P, P3737, DOI 10.1109/CDC.2008.4739195
   Flexray Consortium, 2005, FLEXRAY COMM SYST SP
   Georgiadis I., 2002, P 1 WORKSHOP SELF HE, P33, DOI DOI 10.1145/582128.582135.
   Glover Fred W., 1998, TABU SEARCH, V1
   Goldberg David E, 1989, GENETIC ALGORITHMS S
   HARDUNG B, 2006, THESIS U ERLANGEN NU
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Kellermann H., 2008, ATZEXTRA NEUE BMW, P30
   Kephart JO, 2003, COMPUTER, V36, P41, DOI 10.1109/MC.2003.1160055
   Klobedanz Kay, 2010, 2010 International Symposium on Industrial Embedded Systems (SIES 2010), P79, DOI 10.1109/SIES.2010.5551384
   Klopper B., 2010, P 4 IEEE INT C SELF, P74
   KRAMER J, 1985, IEEE T SOFTWARE ENG, V11, P424, DOI 10.1109/TSE.1985.232231
   Lakshmanan K, 2010, DES AUT TEST EUROPE, P331
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu J., 2000, Real-Time Systems
   Lukasiewycz M, 2011, GECCO-2011: PROCEEDINGS OF THE 13TH ANNUAL GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, P1723
   McKinley PK, 2004, COMPUTER, V37, P56, DOI 10.1109/MC.2004.48
   Metzner A, 2006, REAL TIM SYST SYMP P, P147, DOI 10.1109/RTSS.2006.44
   Muschler R., ATZEXTRA VW GOLF, VVI
   Oreizy P, 1998, PROC INT CONF SOFTW, P177, DOI 10.1109/ICSE.1998.671114
   Prasad KV, 2010, P IEEE, V98, P510, DOI 10.1109/JPROC.2010.2041835
   Sangiovanni-Vincentelli A, 2007, COMPUTER, V40, P42, DOI 10.1109/MC.2007.344
   TINDELL KW, 1992, REAL-TIME SYST, V4, P145, DOI 10.1007/BF00365407
   Weiss G, 2011, NEW TRENDS AND DEVELOPMENTS IN AUTOMOTIVE SYSTEM ENGINEERING, P411
   Weyns D., 2010, P 7 INT C AUTONOMIC, P205, DOI 10.1145/1809049.1809078
   Zeller M., 2011, 2011 5th IEEE International Conference on Self-Adaptive and Self-Organizing Systems (SASO), P79, DOI 10.1109/SASO.2011.19
   Zeller M., 2011, P 2011 ACM S APPL CO, P236
   Zheng W, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P161, DOI 10.1109/RTSS.2007.40
NR 46
TC 15
Z9 15
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1067
EP 1082
DI 10.1016/j.sysarc.2012.11.003
PN C
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295BA
UT WOS:000330090400005
DA 2024-07-18
ER

PT J
AU Kim, HS
   Kang, JH
   Kang, DW
   Lee, YS
   Kim, EG
AF Kim, Hyun-Soo
   Kang, Jung-Ha
   Kang, Do Wook
   Lee, Yang Sun
   Kim, Eun-Gi
TI Automatic elimination of unnecessary packets for smart terminals in
   Wireless LAN environments
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Wireless LAN; Smart terminals; Packet filtering; Network stack; Linux
   kernel
AB This paper presents the problems when Linux-based smart terminals receive unnecessary packets from Wireless LAN environments. Thus, we propose an algorithm to improve these problems. Smart terminals that receive unnecessary packets store them into a socket buffer instead of dropping them immediately. Then the smart terminals transfer the packets to an upper layer and the packets are eliminated at the matched protocol layer. If the smart terminals receive a lot of ineffective packets, the processing time for these packets are unnecessary overhead. In order to reduce the unnecessary overhead, this paper proposes an automatic elimination algorithm for ineffective packets. In this algorithm, we create a new table which contains information of unnecessary packets in kernels, and the ineffective packets are filtered according to the tabled information in the early stage of the MAC layer. Our designed algorithms are implemented by modification of the Linux kernel and the WLAN device driver source code, and the test results of our designed algorithms are presented. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Kim, Hyun-Soo; Kang, Jung-Ha; Kim, Eun-Gi] Hanbat Natl Univ, Dept Informat & Commun Engn, Taejon, South Korea.
   [Kang, Do Wook] Elect & Telecommun Res Inst, IT Convergence Technol Res Lab, Taejon 305606, South Korea.
   [Lee, Yang Sun] Mokwon Univ, Div Comp Engn, Taejon, South Korea.
C3 Hanbat National University; Electronics & Telecommunications Research
   Institute - Korea (ETRI); Mokwon University
RP Kang, JH (corresponding author), Hanbat Natl Univ, Dept Informat & Commun Engn, Taejon, South Korea.
EM landfish@nate.com; jhkang@hanbat.ac.kr; kdw4653@etri.re.kr;
   yslee@mokwon.ac.kr; egkim@hanbat.ac.kr
RI Lee, Yangsun/Q-9948-2019
OI Lee, Yang Sun/0000-0002-1268-2016
FU Ministry of Education, Science Technology (MEST); National Research
   Foundation of Korea (NRF) through the Human Resource Training Project
   for Regional Innovation
FX This research was financially supported by the Ministry of Education,
   Science Technology (MEST) and National Research Foundation of Korea
   (NRF) through the Human Resource Training Project for Regional
   Innovation.
CR [Anonymous], LINUX NETWORKING ARC
   [Anonymous], 2008, Professional Linux Kernel Architecture
   [Anonymous], 2011, JOC, V2, P25
   Bovet D. P., 2005, Understanding the Linux Kernel: from I/O ports to process management
   Christian Benvenuti, 2005, UNDERSTANDING LINUX
   Corbet Jonathan, 2005, Linux device drivers, VThird
   Forouzan Behrouz A., 2009, TCP IP PROTOCOL SUIT
   Javale D., 2012, HYBR INT SYST HIS 12
   Love R., 2005, Linux Kernel Development
   Love Robert, 2010, Linux Kernel Development
   Mauerer Wolfgang, 2008, LINUXEC KERNEL ARCHI
   Parziale L., 2006, Tech. Rep.
   Stallings W., 2010, DATA COMPUTER COMMUN, V9th
   Tseng Fan-Hsun, 2011, HCIS 2011
   Venkateswaran S., 2008, Essential Linux device drivers
   Wang S.-C., 2011, IEEE ACM T NETWORKIN, V19
NR 16
TC 0
Z9 0
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2013
VL 59
IS 9
SI SI
BP 808
EP 815
DI 10.1016/j.sysarc.2013.05.008
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 246SD
UT WOS:000326558500016
DA 2024-07-18
ER

PT J
AU Martínez, PL
   Cuevas, C
   Drake, JM
AF Lopez Martinez, Patricia
   Cuevas, Cesar
   Drake, Jose M.
TI Compositional real-time models
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time; Schedulability analysis; Modelling; Reusability; Model
   composition
ID SYSTEMS
AB This paper proposes a methodology for modelling the timing behaviour of hard real-time systems oriented to compositionality and reusability. When a system is built according to a modular structure, the methodology provides the system designer with capacity to build the real-time model of the system as a composition of the reusable timing models of the modules that make up the system. The modularization is applied at all levels: software, hardware and middleware. The methodology relies on a reactive modelling approach, i.e. the timing behaviour of a system is modelled by identifying and describing the timing behaviour of the activities executed in the system in response to events, coming either from the environment or from the timer. The methodology is based on the complementary concepts of model descriptor and model instance. The reusable timing model of a software or hardware module is formulated as a parameterized descriptor, which contains all the information about the internal elements of the module that is required to evaluate the behaviour of any application in which the module may be used. The analysable real-time model of a system is built by composing the model instances of the modules that form it, which are generated from their corresponding descriptors by assigning concrete values to all their parameters according to the specific configuration of the system. (c) 2012 Elsevier By. All rights reserved.
C1 [Lopez Martinez, Patricia; Cuevas, Cesar; Drake, Jose M.] Univ Cantabria, Comp & Real Time Grp, E-39005 Santander, Spain.
C3 Universidad de Cantabria
RP Martínez, PL (corresponding author), Univ Cantabria, Comp & Real Time Grp, E-39005 Santander, Spain.
EM lopezpa@unican.es; cuevasce@unican.es; drakej@unican.es
OI Lopez Martinez, Patricia/0000-0002-9562-6342
FU EU [FP7/NoE/214373]; Spanish Ministry of Science and Technology
   [TIN2008-06766-C03-03]
FX This work has been funded by the EU under contracts FP7/NoE/214373
   (ArtistDesign) and by the Spanish Ministry of Science and Technology
   under Grant TIN2008-06766-C03-03 (RT-MODEL).
CR Aldea M., 2006, P 12 IEEE REAL TIM A
   Alvarez JM, 2003, REAL-TIME SYST, V24, P267, DOI 10.1023/A:1022804400802
   Angelov C., 2008, P 34 EUR C SOFTW ENG
   [Anonymous], MARTE OS MINIMAL REA
   [Anonymous], 2007, P 6 INT WORKSH SOFTW
   Becker S, 2009, J SYST SOFTWARE, V82, P3, DOI 10.1016/j.jss.2008.03.066
   Bondarev E., 2006, P 32 EUR C SOFTW ENG
   Carlson J., 2007, J SYST SOFTWARE, V80, P1
   Chakraborty S., 2006, P 27 IEEE INT REAL T
   CHENG A.M. K., 2002, REAL-TIME SYSTEMS: Scheduling, Analysis, and Verification
   de Boer FS, 2010, LECT NOTES COMPUT SC, V6269, P1, DOI 10.1007/978-3-642-15375-4_1
   Diaz M., 2008, J SYSTEMS SOFTWARE, V81
   Garcia J. J. G., 1995, Proceedings of the Third Workshop on Parallel and Distributed Real-Time Systems, P124, DOI 10.1109/WPDRTS.1995.470498
   Gössler G, 2005, SCI COMPUT PROGRAM, V55, P161, DOI 10.1016/j.scico.2004.05.014
   Håkansson J, 2008, LECT NOTES COMPUT SC, V5311, P252, DOI 10.1007/978-3-540-88387-6_23
   Harbour M. Gonzalez, 2001, P 22 EUR C REAL TIM
   Heinecke H, 2008, DES AUT TEST EUROPE, P467
   Henzinger T.A., 2006, P IEEE REAL TIM EMB
   Ke X., 2007, P 13 RTCSA C
   Klein M.H., 1993, PRACTITIONERS HDB RE
   KOPETZ H, 1989, IEEE MICRO, V9, P25, DOI 10.1109/40.16792
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu J., 2000, Real-Time Systems
   Martinez J.M., 2005, LECT NOTES COMPUTER, V3555
   Medina J.L., 2001, P REAL TIM SYST S
   Object Management Group, 2009, 20091102 OMG
   Object Management Group, 2005, 050102 OMG
   Palencia Gutierrez J.C., 1997, P 9 EUR WORKSH REAL
   Palencia Gutierrez J.C., 1998, P 18 IEEE REAL TIM S
   Palencia J.C., 2003, P EUR C REAL TIM SYS
   Palencia J.C., 1999, P 20 IEEE REAL TIM S
   Panunzio M., 2009, P IEEE INT C EMB REA
   PUSCHNER P, 2009, COMPOSABLE TIMING RE, P1
   Rajkumar R., 1998, P SPIE ACM C MULTI C
   Rivas J.M., 2010, P 8 INT C EMB SYST A
   SENTILLES S, 2008, P 23 IEEE ACM INT C
   Spuri M., 1996, Analysis of deadline scheduled real-time systems
   Szyperski C., 2002, COMPONENT SOFTWARE, V2nd
   Wang, 2005, P 11 IEEE REAL TIM E
   Woodside M., 2007, P INT C SOFTW ENG WA
NR 40
TC 2
Z9 2
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN-AUG
PY 2012
VL 58
IS 6-7
BP 257
EP 276
DI 10.1016/j.sysarc.2012.04.001
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 977DE
UT WOS:000306635800004
DA 2024-07-18
ER

PT J
AU Bertogna, M
   Baruah, S
AF Bertogna, Marko
   Baruah, Sanjoy
TI Tests for global EDF schedulability analysis
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multiprocessor scheduling; Earliest Deadline First; Global scheduling;
   Schedulability analysis
AB Several schedulability tests have been proposed for global EDF scheduling on identical multiprocessors. All these tests are sufficient, rather than exact. These different tests were, for the most part, independently developed. The relationships among such tests have not been adequately investigated, so that it is difficult to understand which test is most appropriate in a particular given scenario. This paper represents an attempt to remedy this, by means of three major contributions. First, we summarize the main existing results for the schedulability analysis of multiprocessor systems scheduled with global EDF, showing, when possible, existing dominance relations. We compare these algorithms taking into consideration different aspects, namely, run-time complexity, average performances over randomly generated workloads, sustainability properties and speedup factors. Second, based on this comparative evaluation we propose a recommended approach to schedulability analysis, that suggests a particular order in which to apply preexisting tests, thereby accomplishing both good provable performance and good behavior in practice. And finally, we propose a further improvement to one of these preexisting tests to improve its run-time performance by an order of magnitude, while completely retaining its ability to correctly identify schedulable systems. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Baruah, Sanjoy] Univ N Carolina, Dept Comp Sci, Chapel Hill, NC 27515 USA.
   [Bertogna, Marko] Scuola Super Sant Anna, Pisa, Italy.
C3 University of North Carolina; University of North Carolina Chapel Hill;
   Scuola Superiore Sant'Anna
RP Baruah, S (corresponding author), Univ N Carolina, Dept Comp Sci, Chapel Hill, NC 27515 USA.
EM baruah@cs.unc.edu
RI BERTOGNA, Marko/E-8966-2012
OI BERTOGNA, Marko/0000-0003-2115-4853
FU Division Of Computer and Network Systems; Direct For Computer & Info
   Scie & Enginr [0834270] Funding Source: National Science Foundation
CR Baker TP, 2009, REAL-TIME SYST, V43, P3, DOI 10.1007/s11241-009-9075-8
   Baker TP, 2005, IEEE T PARALL DISTR, V16, P760, DOI 10.1109/TPDS.2005.88
   BAKER TP, 2006, P WORK IN PROGR WIP
   BAKER TP, 2003, P IEEE REAL TIM SYST, P1
   BAKER TP, J EMBEDDED IN PRESS, P1
   BAKER TP, 2009, P EUROMICRO C REAL T
   BARUAH S, 2008, EUR C REAL TIM SYST
   BARUAH S, 2007, P IEEE REAL TIM SYST
   BARUAH S, 2009, P EUROMICRO C REAL T
   BARUAH S, 2006, P IEEE REAL TIM SYST
   BARUAH S, 1990, P 11 REAL TIM SYST S
   Baruah S, 2008, REAL-TIME SYST, V38, P223, DOI 10.1007/s11241-007-9047-9
   BERTOGNA M, 2005, P 9 INT C PRINC DIST
   BERTOGNA M, 2007, 28 IEEE REAL TIM SYS
   BERTOGNA M, 2005, P EUROMICRO C REAL T
   Bertogna M, 2008, THESIS SCUOLA SUPERI
   Bini E, 2004, EUROMICRO, P196, DOI 10.1109/EMRTS.2004.1311021
   CUCU L, 2006, ETFA PRAG SEPT
   FISHER N, 2007, P EUROMICRO C REAL T
   FISHER N, 2006, P INT C REAL TIM COM
   Fisher N.W., 2007, THESIS U N CAROLINA
   JOEL G, 2001, REAL-TIME SYST, V25, P187
   MARKO B, 2009, IEEE T PARALL DISTR, V20, P553
   PHILLIPS C, 1997, P 29 ANN ACM S THEOR
   Zhang FX, 2009, IEEE T COMPUT, V58, P1250, DOI 10.1109/TC.2009.58
NR 25
TC 49
Z9 58
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2011
VL 57
IS 5
SI SI
BP 487
EP 497
DI 10.1016/j.sysarc.2010.09.004
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 773DJ
UT WOS:000291286900002
DA 2024-07-18
ER

PT J
AU English, T
   Popovici, E
   Keller, M
   Marnane, WP
AF English, Tom
   Popovici, Emanuel
   Keller, Maurice
   Marnane, W. P.
TI Network-on-Chip interconnect for pairing-based cryptographic IP cores
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Interconnect; Network-on-Chip; Cryptography; Tate Pairing
ID NOC
AB On-chip data traffic in cryptographic circuits often consists of very long words or large groups of smaller words exchanged between processing elements. The resulting wide cross-chip buses exhibit power, congestion and scalability problems. In this paper, two case study cryptographic IP cores with demanding interconnect requirements are implemented on 65 nm CMOS. Lightweight, custom bus-replacement Networks-on-Chip (NoCs) have been developed for both cores. Results show that eliminating the 251-bit-wide cross-chip cryptographic buses dramatically improves the quality of physical implementation. The results have applicability to wire-constrained designs in other domains. (C) 2010 Elsevier B.V. All rights reserved.
C1 [English, Tom; Popovici, Emanuel; Keller, Maurice; Marnane, W. P.] Univ Coll Cork, Dept Elect & Elect Engn, Cork, Ireland.
C3 University College Cork
RP English, T (corresponding author), Univ Coll Cork, Dept Elect & Elect Engn, Cork, Ireland.
EM tom.english@ue.ucc.ie; e.popovici@ucc.ie; mauricek@rennes.ucc.ie;
   marnane@ucc.ie
RI Marnane, Liam/G-3690-2012
OI Marnane, William/0000-0002-5039-1498
FU IDA Ireland; Synopsys Ireland
FX The authors would like to acknowledge the support of IDA Ireland and
   Synopsys Ireland in funding this research. The authors would also like
   to acknowledge the assistance of Weibo Pan from the Department of
   Electrical and Electronic Engineering, UCC.
CR [Anonymous], ICONS IEEE COMPUTER
   [Anonymous], 2009, J ENG COMPUT ARCHIT, DOI DOI 10.1109/SAI.2017.8252226
   BARKER E, 2007, NIST SPECIAL PUBLICA, V800, P57
   Barreto PSLM, 2002, LECT NOTES COMPUT SC, V2442, P354
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Beuchat JL, 2010, COMPUT ELECTR ENG, V36, P73, DOI 10.1016/j.compeleceng.2009.05.001
   Bjerregaard T, 2006, ACM COMPUT SURV, V38, P1, DOI 10.1145/1132952.1132953
   Boneh D, 2003, SIAM J COMPUT, V32, P586, DOI 10.1137/S0097539701398521
   Bourduas S, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P195
   Chang KC, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1297666.1297678
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   DEVEGILI A, 2010, PAIRING BASED CRYPTO, P197
   DUTTA R, 64 CRYPT EPRINT ARCH
   English T, 2010, LECT NOTES COMPUT SC, V5953, P216, DOI 10.1007/978-3-642-11802-9_26
   English T, 2009, IEEE INT SOC CONF, P369, DOI 10.1109/SOCCON.2009.5398017
   Heo S., 2005, ISLPED AUG
   Hilton C, 2006, IEE P-COMPUT DIG T, V153, P181, DOI 10.1049/ip-cdt:20050175
   KAMMLER D, 2009, P 11 INT WORKSH CRYP, P271
   Kawahara Y, 2007, LECT NOTES ARTIF INT, V4456, P396
   Keller M, 2007, COMPUT ELECTR ENG, V33, P392, DOI 10.1016/j.compeleceng.2007.05.002
   Keller M, 2006, LECT NOTES COMPUT SC, V3985, P358
   Li H, 2008, J SYST ARCHITECT, V54, P1077, DOI 10.1016/j.sysarc.2008.04.012
   Manevich R, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P173, DOI 10.1109/NOCS.2009.5071465
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   MCCUSKER K, CRYPTOGRAPHIC KEY DI
   MOFFITT M, 2008, ISPD 08
   Scott M, 2006, P CRYPT HARDW EMB SY
   SHELAR R, 2005, IEEE T COMPUTER AIDE, V24
   Shu C, 2009, IEEE T COMPUT, V58, P1221, DOI 10.1109/TC.2009.64
   SIBAI F, 2010, 2010 INT C COMPL INT, P625
   Wiklund D., 2003, Proc. International Parallel and Distributed Processing Symposium 2003, P78
   WOLKOTTE P, 2005, P 19 IEEE INT S PAR
   Yang Y, 2005, IEEE INT CONF ASAP, P198
   Young CP, 2008, 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, P1276, DOI 10.1109/APCCAS.2008.4746260
NR 34
TC 4
Z9 4
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2011
VL 57
IS 1
SI SI
BP 95
EP 108
DI 10.1016/j.sysarc.2010.10.006
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 721DJ
UT WOS:000287331600008
DA 2024-07-18
ER

PT J
AU Ku, AKA
   Xue, JL
   Guan, Y
AF Ku, Anderson Kuei-An
   Xue, Jingling
   Guan, Yong
TI Gather/scatter hardware support for accelerating Fast Fourier Transform
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hardware/software codesign; Cache optimization; Fast address generation;
   FFT
ID ALGORITHM; FFT
AB As we enter the multi-core era, seeking methods to boost the performance of single-threaded applications remains critical. Achieving gains in processor performance by increasing the operating frequency has begun to meet more obstacles. However, significant performance improvements can be achieved by extending the capability of the processor with the addition of hardware support, which makes much more effective use of the available transistors. This paper presents a novel hardware support called. DistTree, to speed up processor performance. The DistTree hardware automates gather and scatter operations for applications with complex but predictable memory access patterns like the Fast Fourier Transform (FFT). With this hardware support integrated with a modern microprocessor (the Alpha architecture in our experiments), the FFT performance can reap a more than twofold increase when compared against the FFTW library, a state-of-the-art implementation. The DistTree hardware support enables the processor to spend the majority of processor cycles on executing the computations of an algorithm by reducing both the arithmetic and address computation overhead. Therefore, the performance of many single-threaded applications can be significantly increased. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Ku, Anderson Kuei-An; Xue, Jingling] Univ New S Wales, Sch Comp Sci & Engn, Sydney, NSW 2052, Australia.
   [Guan, Yong] Capital Normal Univ, Coll Informat Engn, Beijing, Peoples R China.
C3 University of New South Wales Sydney; Capital Normal University
RP Xue, JL (corresponding author), Univ New S Wales, Sch Comp Sci & Engn, Sydney, NSW 2052, Australia.
EM andersonku@gmail.com; jingling@cse.unsw.edu.au; guanyxxxy@263.net
RI Xue, Jingling/AAE-1991-2020
OI Xue, Jingling/0000-0003-0380-3506
FU Australian Research Council (ARC) [DP0881330]; Ministry of Science and
   Technology of China [2010DFB10930]; National Natural Science Foundation
   of China [60873006, 61070049]; Australian Research Council [DP0881330]
   Funding Source: Australian Research Council
FX This work is supported by an Australian Research Council (ARC) Grant
   (DP0881330), an International Cooperation Program (Grant 2010DFB10930)
   awarded by the Ministry of Science and Technology of China, and National
   Natural Science Foundation of China (Grants 60873006 and 61070049).
CR Ali A., 2007, ICS '07: Proceedings of the 21st anjiual international conference on Supercomputing, P293
   Ali A., 2007, ODES 5 WORKSH OPT DS
   [Anonymous], 2000, Loop Tiling for Parallelism
   Austin T.M., 1994, SIMPLESCALAR TOOLSET
   BRUUN G, 1978, IEEE T ACOUST SPEECH, V26, P56, DOI 10.1109/TASSP.1978.1163036
   Cheng L.J., 2003, P 5 INT C ASIC 21 24, V2, P828
   COOLEY JW, 1965, MATH COMPUT, V19, P297, DOI 10.2307/2003354
   Desikan R., 2001, SIM ALPHA VALIDATED
   Franchetti Franz., 2006, SC 06, P115
   Frank MP, 2002, COMPUT SCI ENG, V4, P16, DOI 10.1109/5992.998637
   Frigo M, 2005, P IEEE, V93, P216, DOI 10.1109/JPROC.2004.840301
   Frigo M, 1999, ACM SIGPLAN NOTICES, V34, P169, DOI 10.1145/301631.301661
   Johnson SG, 2007, IEEE T SIGNAL PROCES, V55, P111, DOI 10.1109/TSP.2006.882087
   Ku A.-A., 2008, 13 AS PAC C COMP SYS, P1
   Kuo A.K.-A., 2008, 2008 IEEE IFIP INT C, V1, P37
   Moreno J., 2003, INNOVATIVE LOW POWER
   Püschel M, 2005, P IEEE, V93, P232, DOI 10.1109/JPROC.2004.840306
   SUNDARARAJAN D, 1994, IEEE T CIRCUITS-II, V41, P701, DOI 10.1109/82.329741
   Sung TY, 2006, IEE P-VIS IMAGE SIGN, V153, P405, DOI 10.1049/ip-vis:20045148
   Wadleigh KR, 1999, INT J HIGH PERFORM C, V13, P163, DOI 10.1177/109434209901300206
NR 20
TC 0
Z9 0
U1 0
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2010
VL 56
IS 12
BP 667
EP 684
DI 10.1016/j.sysarc.2010.09.007
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 701JO
UT WOS:000285814400003
DA 2024-07-18
ER

PT J
AU Meunier, Q
   Pétrot, F
   Roch, JL
AF Meunier, Quentin
   Petrot, Frederic
   Roch, Jean-Louis
TI Hardware/software support for adaptive work-stealing in on-chip
   multiprocessor
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE MPSoC architectures; Concurrent programs; Work-stealing;
   Hardware/software codesign; Design space exploration
ID PLATFORM; DESIGN; OPENMP
AB During the past few years, embedded digital systems have been requested to provide a huge amount of processing power and functionality. A very likely foreseeable step to pursue this computational and flexibility trend is the generalization of on-chip multiprocessor platforms (MPSoC). In that context, choosing a programming model and providing optimized hardware support to it on these platforms is a challenging task. To deal in a portable way with MPSoCs having a different number of processors running possibly at different frequencies, work-stealing (WS) based parallelization is a current research trend.
   The contribution of this paper is to evaluate the impact of some simple MPSoCs' architecture characteristics on the performance of WS in the MPSoC context. The previous evaluations of WS, either theoretical or experimental, were done on fixed multicores architectures. This work extends these studies by exploring the use of WS for the codesign of embedded applications on MPSoC platforms with different hardware capabilities, thanks to cycle-accurate measures.
   We firstly study the architectural choices suited to WS algorithms and measure the benefit of these architectural modifications. To assert whether WS is suited to the MPSoC context, we experimentally measure its intrinsic implementation overhead on the most efficient architectural designs. Finally, we validate the performances of the approach on two real applications: a regular multimedia application (temporal noise reduction) and an irregular computation intensive application (frames of the Mandelbrot set).
   Our results show that enhancing MPSoC platforms having up to 16 processors with widespread hardware support mechanisms can lead to important performance improvements at acceptable hardware cost for the considered applications. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Meunier, Quentin; Petrot, Frederic] INP Grenoble, TIMA Lab, F-38031 Grenoble, France.
   [Roch, Jean-Louis] INP Grenoble, LIG, F-38330 Montbonnot St Martin, France.
   [Roch, Jean-Louis] INRIA, F-38330 Montbonnot St Martin, France.
C3 Communaute Universite Grenoble Alpes; Institut National Polytechnique de
   Grenoble; Universite Grenoble Alpes (UGA); Centre National de la
   Recherche Scientifique (CNRS); Communaute Universite Grenoble Alpes;
   Institut National Polytechnique de Grenoble; Universite Grenoble Alpes
   (UGA); Centre National de la Recherche Scientifique (CNRS); Inria
RP Pétrot, F (corresponding author), Univ Paris 06, Paris, France.
EM Quentin.Meunier@imag.fr; Frederic.Petrot@imag.fr;
   Jean-Louis.Roch@imag.fr
CR AGBARIA A., 2006, 12 INT C PAR DISTR S, P79
   Agrawal K, 2008, ACM T COMPUT SYST, V26, DOI 10.1145/1394441.1394443
   Arora NS, 2001, THEOR COMPUT SYST, V34, P115, DOI 10.1007/s00224-001-0004-z
   BENDER MA, 2002, THEORY COMPUTING SYS, V35, P2002
   BERGERON C, 2005, 2005 IEEE 7 WORKSH M, P1
   Bernard J, 2008, EUROMICRO WORKSHOP P, P72, DOI 10.1109/PDP.2008.57
   Blume H, 2008, J SYST ARCHITECT, V54, P1019, DOI 10.1016/j.sysarc.2008.04.001
   Certner Olivier, 2008, P C DES AUT TEST EUR, P740
   Chen SM, 2007, SPAA'07: PROCEEDINGS OF THE NINETEENTH ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, P105
   Chu M, 2007, INT SYMP MICROARCH, P369, DOI 10.1109/MICRO.2007.15
   de Kock EA, 2000, DES AUT CON, P402
   de Massas PG, 2008, DES AUT TEST EUROPE, P876
   Duller A, 2005, DES AUT TEST EUROPE, P106, DOI 10.1109/DATE.2005.239
   DURANTON M, 2006, P 9 EUR C DIG SYST D, P3
   Edwards S, 1997, P IEEE, V85, P366, DOI 10.1109/5.558710
   FAURE E, 2006, P 2 INT WORKSH REC C, P237
   FEAUTRIER P, 1991, INT J PARALLEL PROG, V20, P23, DOI 10.1007/BF01407931
   Fraser K., 2007, ACM T COMPUTER SYSTE, V25
   FRIGO M, 1998, PLDI 98, P212, DOI DOI 10.1145/277652.277725
   Gries M, 2004, INTEGRATION, V38, P131, DOI 10.1016/j.vlsi.2004.06.001
   HERLIHY M, 1991, ACM T PROGR LANG SYS, V13, P124, DOI 10.1145/114005.102808
   Hiraishi T, 2009, ACM SIGPLAN NOTICES, V44, P55, DOI 10.1145/1594835.1504187
   Hommais D, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P48, DOI 10.1109/HSC.2001.924649
   Jerraya AA, 2005, COMPUTER, V38, P63, DOI 10.1109/MC.2005.61
   KAHN G, 1974, P INFORM PROCESSING, V74, P417
   Leverich J, 2007, CONF PROC INT SYMP C, P358, DOI 10.1145/1273440.1250707
   Matache A., 2000, JPL TMO PROGR REPORT, V42, P42
   Mattavelli M, 1997, INTERNATIONAL CONFERENCE ON IMAGE PROCESSING - PROCEEDINGS, VOL I, P330, DOI 10.1109/ICIP.1997.647773
   MOHR E, 1991, IEEE T PARALL DISTR, V2, P264, DOI 10.1109/71.86103
   Oh J, 2003, LECT NOTES COMPUT SC, V2716, P109
   Panda PR, 1997, EUR CONF DESIG AUTOM, P7, DOI 10.1109/EDTC.1997.582323
   PAPADOPOULOS DP, 1998, THESIS U TEXAS AUSTI
   Paulin PG, 2002, IEEE DES TEST COMPUT, V19, P17, DOI 10.1109/MDT.2002.1047740
   PETROT F, 2003, P DES AUT TEST EUR E, P10182
   Saglam BE, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P633, DOI 10.1109/DATE.2001.915090
   Sheibanyrad A, 2008, IEEE DES TEST COMPUT, V25, P572, DOI 10.1109/MDT.2008.167
   *SOC CONS, 2008, SOCL OP PLATF VIRT P
   Traore D, 2008, LECT NOTES COMPUT SC, V5168, P887, DOI 10.1007/978-3-540-85451-7_95
   Wentzlaff D, 2007, IEEE MICRO, V27, P15, DOI 10.1109/MM.2007.4378780
NR 39
TC 1
Z9 1
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2010
VL 56
IS 8
SI SI
BP 392
EP 406
DI 10.1016/j.sysarc.2010.06.007
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 642NQ
UT WOS:000281222300009
DA 2024-07-18
ER

PT J
AU Shabbir, A
   Kumar, A
   Stuijk, S
   Mesman, B
   Corporaal, H
AF Shabbir, A.
   Kumar, A.
   Stuijk, S.
   Mesman, B.
   Corporaal, H.
TI CA-MPSoC: An automated design flow for predictable multi-processor
   architectures for multiple applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multi-processor; Multiple applications; Performance analysis; Automated
   design flow; Communication assist
ID SOFTWARE; SYSTEM
AB Future embedded systems demand multi-processor designs to meet real-time deadlines. The large number of applications in these systems generates an exponential number of use-cases. The key design automation challenges are designing systems for these use-cases and fast exploration of software and hardware implementation alternatives with accurate performance evaluation of these use-cases. These challenges cannot be overcome by current design methodologies which are semi-automated, time consuming and error prone.
   In this paper, we present a fully automated design flow to generate communication assist (CA) based multi-processor systems (CA-MPSoC). A worst-case performance model of our CA is proposed so that the performance of the CA-based platform can be analyzed before its implementation. The design flow provides performance estimates and timing guarantees for both hard real-time and soft real-time applications, provided the task to processor mappings are given by the user. The flow automatically generates a super-set hardware that can be used in all use-cases of the applications. The software for each of these use-cases is also generated including the configuration of communication architecture and interfacing with application tasks.
   CA-MPSoC has been implemented on Xilinx FPGAs for evaluation. Further, it is made available on-line for the benefit of the research community and in this paper, it is used for performance analysis of two real life applications, Sobel and JPEG encoder executing concurrently. The CA-based platform generated by our design flow records a maximum error of 3.4% between analyzed and measured periods. Our tool can also merge use-cases to generate a super-set hardware which accelerates the evaluation of these use-cases. In a case study with six applications, the use-case merging results in a speed up of 18 when compared to the case where each use-case is evaluated individually. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Shabbir, A.; Stuijk, S.] Eindhoven Univ Technol, Dept Elect Engn, NL-5600 MB Eindhoven, Netherlands.
   [Kumar, A.] Natl Univ Singapore, Singapore 117548, Singapore.
C3 Eindhoven University of Technology; National University of Singapore
RP Shabbir, A (corresponding author), Eindhoven Univ Technol, Dept Elect Engn, POB 513, NL-5600 MB Eindhoven, Netherlands.
EM a.shabbir@tue.nl; akash@nus.edu.sg; s.stuijk@tue.nl; b.mesman@tue.nl;
   h.corporaal@tue.nl
RI Kumar, Akash/ABB-4676-2020; Kumar, Akash/JDM-8672-2023; Stuijk,
   Sander/S-8565-2019; Kumar, Akash/KHU-7452-2024; Kumar, Akash/A-7948-2010
OI Kumar, Akash/0000-0001-7125-1737; Stuijk, Sander/0000-0002-2518-6847;
   Kumar, Akash/0000-0001-7125-1737; 
CR ABENI I, 1999, P 11 EUR C REAL TIM, P242
   [Anonymous], 1974, PROC IFIP C 74
   Astarloa A, 2007, J SYST ARCHITECT, V53, P629, DOI 10.1016/j.sysarc.2007.01.011
   Bekooij M, 2004, LECT NOTES COMPUT SC, V3199, P77
   BEKOOIJ M, 2005, DATAFLOW ANAL REALTI, P91
   Bhattacharyya SS, 1999, J VLSI SIG PROCESS S, V21, P151, DOI 10.1023/A:1008052406396
   BIJLSMA T, 2008, P 11 SCOPES, V296, P33
   Culler DavidE., 1999, PARALLEL COMPUTER AR
   Dasdan A, 2004, ACM T DES AUTOMAT EL, V9, P385, DOI 10.1145/1027084.1027085
   de Kock EA, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P68, DOI 10.1109/ISSS.2002.1227154
   FERRARI A, 1999, P ICCD
   GANWAL P, 2001, P ISSS, P1
   Geilen M, 2003, LECT NOTES COMPUT SC, V2618, P319
   GSWIND M, 2006, P CCF, P1
   HOES R, 2005, THESIS EINDHOVEN U T
   Hua SX, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275987
   Huang K, 2007, IEEE INT CONF ASAP, P36
   JEFFAY K, 1991, NONPREEMPTIVE SCHEDU, P129
   JIN Y, 2005, P 3 CODES ISS CA, V3199, P273
   KAI R, 2003, COMPUTER, V36, P60
   Künzli S, 2006, DES AUT TEST EUROPE, P234
   Kumar A., 2009, THESIS EINDHOVEN U T
   Kumar A, 2007, DES AUT TEST EUROPE, P117
   Kumar A, 2007, DES AUT CON, P726, DOI 10.1109/DAC.2007.375259
   Kumasaka R, 2008, NEPHROLOGY, V13, P27, DOI 10.1111/j.1440-1797.2007.00843.x
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   Lyonnard D, 2001, DES AUT CON, P518, DOI 10.1109/DAC.2001.935563
   MAI K, 2000, ARCHITECT NEWS, V28, P161
   MOONEN A, 2005, P GSPX C
   Moonen A, 2007, DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P63, DOI 10.1109/DSD.2007.4341451
   Myong Hyon Cho, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P457, DOI 10.1109/ICCAD.2008.4681615
   NEAL B, 2003, J DES AUTOMAT EMBEDD, V7, P307
   NIEWLAND A, 2002, P DAC, P233
   NIEWLAND A, 2007, P NOCS IEEE, P107
   NIKOLOV H, 2006, P INT C HW SW COD SY, P211
   PINO JL, 1995, INT CONF ACOUST SPEE, P2643, DOI 10.1109/ICASSP.1995.480104
   Sangiovanni-Vincentelli A, 2001, IEEE DES TEST COMPUT, V18, P23, DOI 10.1109/54.970421
   Sankaralingam K, 2003, CONF PROC INT SYMP C, P422, DOI 10.1109/ISCA.2003.1207019
   SHABBIR A, 2010, ACM INT C COMP FRONT
   SORIN M, 2004, ACM T EMBED COMPUT S, V3, P706
   Sriram S., 2000, Embedded Multiprocessors: Scheduling and Synchronization
   Stefanov T, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P340
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Stuijk S, 2006, DES AUT CON, P899, DOI 10.1109/DAC.2006.229409
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   Thiele L, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV, P101, DOI 10.1109/ISCAS.2000.858698
   Turjan A, 2004, LECT NOTES COMPUT SC, V3199, P62
NR 47
TC 19
Z9 20
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2010
VL 56
IS 7
SI SI
BP 265
EP 277
DI 10.1016/j.sysarc.2010.03.007
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 626PK
UT WOS:000279978400006
DA 2024-07-18
ER

PT J
AU Areno, M
   Eames, B
   Templin, J
AF Areno, Matthew
   Eames, Brandon
   Templin, Joshua
TI A Force-Directed Scheduling based architecture generation algorithm and
   design tool for FPGAs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Force-Directed Scheduling; Streaming computation; Critical path
   relaxation; High level synthesis; Reconfigurable computing
ID HARDWARE
AB The derivation of efficient, custom architectures for implementing algorithms on Field Programmable Gate Array platforms presents several research challenges. We focus on the derivation of efficient streaming architectures from dataflow graphs, targeting multi-cycle, fully pipelined functional units. In this paper, we present a Force-Directed Scheduling based algorithm for deriving area-efficient architectures from dataflow graphs based on replication and critical path relaxation. We have implemented this algorithm in a design tool called CHARGER, which integrates schedule generation with post-schedule communications infrastructure generation and Hardware Description Language generation. We compare the performance of our algorithm against that of a traditional Force-Directed Scheduling approach by generating architectures from algorithms selected from embedded computing and scientific computing. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Areno, Matthew; Eames, Brandon; Templin, Joshua] Utah State Univ, Logan, UT 84341 USA.
C3 Utah System of Higher Education; Utah State University
RP Eames, B (corresponding author), Utah State Univ, Logan, UT 84341 USA.
EM matthewareno@cc.usu.edu; beames@engineering.usu.edu;
   j.templin@aggiemail.usu.edu
CR Bazargan K, 2000, DES AUTOM EMBED SYST, V5, P329, DOI 10.1023/A:1008962420726
   Bilavarn S, 2006, IEEE T COMPUT AID D, V25, P1950, DOI 10.1109/TCAD.2005.862742
   BUYUKKURT B, 2006, P INT WORKSH APPL RE, P1
   Dick RP, 1998, IEEE T COMPUT AID D, V17, P920, DOI 10.1109/43.728914
   Edwards SA, 2006, IEEE DES TEST COMPUT, V23, P375, DOI 10.1109/MDT.2006.134
   Eles P, 1997, DES AUTOM EMBED SYST, V2, P5, DOI 10.1023/A:1008857008151
   Glover F., 1993, Annals of Operations Research, V41, P3
   GOKHALE M, 2000, P IEEE INT S FPGAS C
   HARRISS T, 2002, KLUWER J DESIGN AUTO, V7, P1
   Jones A., 2002, Proceedings of the 2002 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, P188
   Kapasi UJ, 2003, COMPUTER, V36, P54, DOI 10.1109/MC.2003.1220582
   Kaul M, 2000, J VLSI SIG PROC SYST, V24, P181, DOI 10.1023/A:1008193422345
   Ku D., 1990, HARDWARE C LANGUAGE
   Kuchcinski K, 2003, ACM T DES AUTOMAT EL, V8, P355, DOI 10.1145/785411.785416
   Memik SO, 2008, IEEE T COMPUT AID D, V27, P2027, DOI 10.1109/TCAD.2008.2006097
   PAULIN PG, 1989, IEEE T COMPUT AID D, V8, P661, DOI 10.1109/43.31522
   Phillips J., 2008, THESIS UTAH STATE U
   PUTNAM A, 2008, P FPGA 08 MONT CAL U
   Reyneri LM, 2001, DES AUT CON, P593, DOI 10.1109/DAC.2001.935578
   ROUSSEAU F, 1995, P RSP 95 P 6 IEEE IN
   VERHAEGH WFJ, 1992, P 1992 IEEE ACM INT
   Wu Q, 2005, IEEE I C EMBED SOFTW, P174
   ZARETSKY D, 2004, 12 ANN S FIELD PROGR
NR 23
TC 1
Z9 1
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB-MAR
PY 2010
VL 56
IS 2-3
BP 124
EP 135
DI 10.1016/j.sysarc.2010.01.001
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 578DT
UT WOS:000276274400005
DA 2024-07-18
ER

PT J
AU Van Dyken, J
   Delgado-Frias, JG
AF Van Dyken, Jason
   Delgado-Frias, Jose G.
TI FPGA schemes for minimizing the power-throughput trade-off in executing
   the Advanced Encryption Standard algorithm
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE FPGA; Advanced Encryption Standard (AES); Power; Performance
ID IMPLEMENTATION
AB Today most research involving the execution of the Advanced Encryption Standard (AES) algorithm falls into three areas: ultra-high-speed encryption, very low power consumption, and algorithmic integrity. This study's focus is on how to lower the power consumption of an FPGA-based encryption scheme with minimum effect on performance. Three novel FPGA schemes are introduced and evaluated. These schemes are compared in terms of architectural and performance differences, as well as the power consumption rates. The results show that the proposed schemes are able to reduce the logic and signal power by 60% and 27%, respectively on a Virtex 2 Pro FPGA while maintaining a high level of throughput. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Van Dyken, Jason; Delgado-Frias, Jose G.] Washington State Univ, Sch Elect Engn & Comp Sci, Pullman, WA 99164 USA.
C3 Washington State University
RP Delgado-Frias, JG (corresponding author), Washington State Univ, Sch Elect Engn & Comp Sci, Pullman, WA 99164 USA.
EM jdelgado@eecs.wsu.edu
RI Delgado-Frias, Jose G./A-6016-2008
CR Arshak K., 2007, Proceedings of the 2007 IEEE Sensors Applications Symposium, P1
   Chodowiec P, 2003, LECT NOTES COMPUT SC, V2779, P319, DOI 10.1007/978-3-540-45238-6_26
   Dandalis Andreas., 2000, Cryptographic_Hardware_and_Embedded Systems_(CHES)
   GAJ K, 2000, 3 ADV ENCR STAND AES
   Granado JM, 2009, MICROELECTRON J, V40, P1032, DOI 10.1016/j.mejo.2008.11.044
   HODJAT A, 2004, IEEE S FIELD PROGR C
   Kaps JP, 2007, COMPUTER, V40, P38, DOI 10.1109/MC.2007.52
   Labbé A, 2002, LECT NOTES COMPUT SC, V2438, P836
   Li H, 2005, IEEE INT SYMP CIRC S, P4637
   MCMILLAN S, 2001, JBITS IMPLEMENTATION
   National Institute of Standards and Technology, 2001, 197 FIPS NAT I STAND
   Rodríguez-Henríquez F, 2003, ELECTRON LETT, V39, P1115, DOI 10.1049/el:20030746
   RODRIGUEZHENRIQ.F, 2004, ELECTRON LETT, V39, P1115
   SATYANARAYANA H, 2004, AES128 OPENCORES
   Stallings W., 1999, CRYPTOGRAPHY NETWORK, Vsecond
   Standaert FX, 2004, LECT NOTES COMPUT SC, V3156, P30
   WEAVER N, 2002, HIGH PERFORMANCE COM
   *XIL INC, XIL VIRT 2 PRO FPGAS
   [No title captured]
NR 19
TC 26
Z9 26
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB-MAR
PY 2010
VL 56
IS 2-3
BP 116
EP 123
DI 10.1016/j.sysarc.2009.12.001
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 578DT
UT WOS:000276274400004
DA 2024-07-18
ER

PT J
AU Wu, JJ
   Chou, EJ
   Liu, PF
AF Wu, Jan-Jan
   Chou, En-Jan
   Liu, Pangfeng
TI Computation and communication schedule optimization for data-sharing
   tasks on uniprocessor
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Data-sharing tasks; Scheduling
ID INDEPENDENT TASKS; FILES
AB Almost every computation task requires input data in order to find a solution. This is not a problem for a centralized system because data is usually available locally. However, in a parallel and distributed system, e.g., Computation grids, the data may be in remote sites and must be transferred to the local site before the computation can proceed. As a result, the interleaved sequence of data transfer and job execution has a significant impact on the overall computational efficiency. In this paper, we analyze the computational complexity of the shared-data job scheduling problem on uniprocessor, with and without consideration of the storage capacity constraint on the local site.
   We show that if there is an upper bound on the server capacity, the problem is NP-complete, even when each job depends on at most two data items. For the case where there is no upper bound on the server capacity, we show that there exists an efficient algorithm that can provide an optimal job schedule when each job depends on at most two data items. We also propose an efficient heuristic algorithm that can determine good schedules for cases where there is no limit on the amount of data a job may access. The reported experiment results demonstrate that this heuristic algorithm performs very well, and derives near optimal solutions. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Chou, En-Jan; Liu, Pangfeng] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei 10764, Taiwan.
   [Wu, Jan-Jan] Acad Sinica, Inst Informat Sci, Taipei, Taiwan.
C3 National Taiwan University; Academia Sinica - Taiwan
RP Liu, PF (corresponding author), Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei 10764, Taiwan.
EM pangfeng@csie.ntu.edu.tw
OI LIU, PANGFENG/0000-0002-5466-9960
CR ALTSCHUL SF, 1990, J MOL BIOL, V215, P403, DOI 10.1016/S0022-2836(05)80360-2
   Beaumont O, 2003, PROCEEDINGS OF THE 17TH INTERNATIONAL SYMPOSIUM ON COMPUTER AND INFORMATION SCIENCES, P115
   Braun TD, 2001, J PARALLEL DISTR COM, V61, P810, DOI 10.1006/jpdc.2000.1714
   Casanova H., 2000, Proceedings 9th Heterogeneous Computing Workshop (HCW 2000) (Cat. No.PR00556), P349, DOI 10.1109/HCW.2000.843757
   CASANOVA H, 2000, RR199946 LIP ENS
   CASANOVA H, 2000, P SUP COMP 2000, P75
   Garey M. R., 1974, P 6 ANN ACM S THEORY, P47
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Giersch A, 2006, J SYST ARCHITECT, V52, P88, DOI 10.1016/j.sysarc.2004.10.008
   Giersch A, 2004, LECT NOTES COMPUT SC, V3149, P246
   Johnson S. M., 1954, NAVAL RES LOGIST Q, V1, P61, DOI [10.1002/nav.3800010110, DOI 10.1002/NAV.3800010110]
   Maheswaran M, 1999, PROC HETER COMP WORK, P30, DOI 10.1109/HCW.1999.765094
   Ranganathan K., 2003, J GRID COMPUTING, V1
   Thain D, 2005, CONCURR COMP-PRACT E, V17, P323, DOI 10.1002/cpe.938
   Thain D., 2003, GRID BLUEPRINT NEW C
   Thain D., 2002, GRID COMPUTING MAKIN
NR 16
TC 0
Z9 0
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL-SEP
PY 2009
VL 55
IS 7-9
BP 363
EP 372
DI 10.1016/j.sysarc.2009.05.001
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 513XZ
UT WOS:000271358800002
DA 2024-07-18
ER

PT J
AU Calero, JMA
   Millán, GL
   Pérez, GM
   Skarmeta, AFG
AF Alcaraz Calero, Jose M.
   Lopez Millan, Gabriel
   Martinez Perez, Gregorio
   Gomez Skarmeta, Antonio F.
TI Towards the homogeneous access and use of PKI solutions: Design and
   implementation of a WS-XKMS server
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE XKMS service; Secure web services; Homogeneous access to PKI services
AB Nowadays, there exists certain important scenarios where different WS-(center dot) security related protocols and technologies are being used, such as e-commerce. resource control, or secure access to grid nodes. Additionally. most of these scenarios require the interaction with a trust management infrastructure (such as a PKI -Public Key Infrastructure-). usually to validate the digital certificates provided by communication peers belonging, in most cases, to different administrative domains. For doing this with WS-enabled technologies the W3C proposed the XKMS (XML Key Management Specification) standard a few years ago. However, few implementations exist so far of this standard. and most of them with important limitations. This paper presents an open-source WS-enabled implementation of the XKMS standard named Open XKMS, certain key scenarios where it can be used and the details of how it has been designed and implemented. This paper tries to motivate and foster the use of the XKMS standard and describe a software solution that can help to designers and developers of WS-based security scenarios. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Alcaraz Calero, Jose M.; Lopez Millan, Gabriel; Martinez Perez, Gregorio; Gomez Skarmeta, Antonio F.] Univ Murcia, Dept Ingn Informac & Comunicac, E-30071 Murcia, Spain.
C3 University of Murcia
RP Pérez, GM (corresponding author), Univ Murcia, Dept Ingn Informac & Comunicac, Campus Espinardo S-N, E-30071 Murcia, Spain.
EM jmalcaraz@um.es; gabilm@um.es; gregorio@um.es; skarmeta@um.es
RI Gomez, Antonio/HNB-6290-2023; Alcaraz Calero, Jose M./JWP-8793-2024;
   Skarmeta Gómez, Antonio/K-4537-2014; Martinez Perez,
   Gregorio/I-7620-2013
OI Alcaraz Calero, Jose M./0000-0002-2654-7595; Skarmeta Gómez,
   Antonio/0000-0002-5525-1259; Martinez Perez,
   Gregorio/0000-0001-5532-6604
FU MISTRAL (Middleware de gestion de Identidades de Seguridad en
   TRansacciones electronicAs basado en codigo Libre) [TIC-INF 07/01-0003];
   Spanish Ministerio de Educacion y Ciencia [AP2006-4150]; FPU program;
   CENIT SEGUR@ (Seguridad y Confianza en la Sociedad de la Informacion)
   project; Funding Program for Research Groups of Excellence
   [04552/GERM/06]; Fundacion Seneca
FX This work has been partially funded by the MISTRAL (Middleware de
   gestion de Identidades de Seguridad en TRansacciones electronicAs basado
   en codigo Libre, TIC-INF 07/01-0003) project done in collaboration with
   the company Bahia IT (http://www.bahiait.coi-n/). This work has been
   also partially funded by the CENIT SEGUR@ (Seguridad y Confianza en la
   Sociedad de la Informacion) project. Thanks also to the Spanish
   Ministerio de Educacion y Ciencia for sponsoring the research activities
   under the Grant AP2006-4150 of the FPU program. Authors would also like
   to thank Silvan Krebs and Sebastian Fiechter from the Berne University
   of Applied Sciences for their valuable contributions to the OpenXKMS
   implementation. Authors would finally like to thank the Funding Program
   for Research Groups of Excellence with code 04552/GERM/06 granted by the
   Fundacion Seneca.
CR ALVARO G, 2005, XKMS ASS TEST COLL W
   [Anonymous], OASIS EXTENSIBLE ACC
   *AP FDN, 2008, AP AXIS2 WEB SERV IM
   *AP FDN, 2006, AP SOAP WEB SERV IMP
   Bigus JP, 2002, IBM SYST J, V41, P350, DOI 10.1147/sj.413.0350
   CANTOR S, 2003, LIBERTY PROTOCOLS SC
   Cantor S., 2005, ASSERTIONS PROTOCOLS
   COOPER M, 2005, INTERNET X 509 PUBLI
   Cruellas J. C., 2003, XML ADV ELECT SIGNAT
   DILLAWAY B, IMPLEMENTING XML KEY
   *DMTF, 2008, CIM COMM INF MOD
   EASTLAKE D, 2002, XML SIGNATURE SYNTAX
   HALAPPANAVAR M, 2003, 17 ANN WORK C DAT AP
   HESSE P, 2002, NETW DISTR SYST SEC
   *JAV DEV COMM, 2008, JAVA API XML WEB SER
   KIM J, 2005, 7 INT C ADV COMM TEC, V1
   Lambrinoudakis C, 2003, COMPUT COMMUN, V26, P1873, DOI 10.1016/S0140-3664(03)00082-3
   MARTINEZPELAEZ R, 2008, P 3 INT C AV REL SEC
   *MICR DEV NETW, 2007, WEB SERV SEC SPEC IN
   MYSORE SH, 2005, XML KEY MANAGEMENT S
   PARK N, 2004, P INT C COMP SCI ITS, V3043
   *RSA INC, 2005, RSA SEC
   Scavo T., 2005, Shibboleth architecture: Technical overview
   *U MURC, 2008, UMUPKIV6
   *U MURC BERN U APP, 2008, OP XKMS
   *VER INC, 2005, XML TRUST SERV XKMS
   WANGHAM M, 2007, IEEE INT C WEB SERV, V9
NR 27
TC 3
Z9 3
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2009
VL 55
IS 4
SI SI
BP 289
EP 297
DI 10.1016/j.sysarc.2008.10.004
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 444DZ
UT WOS:000265962000009
DA 2024-07-18
ER

PT J
AU Ortiz, A
   Ortega, J
   Díaz, AF
   Cascón, P
   Prieto, A
AF Ortiz, Andres
   Ortega, Julio
   Diaz, Antonio F.
   Cascon, Pablo
   Prieto, Alberto
TI Protocol offload analysis by simulation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Full-system simulation; HDL simulation; LAWS model; Protocol offloading;
   Network interfaces; Simics
AB In the last years, diverse network interface designs have been proposed to cope with the link bandwidth increase that is shifting the communication bottleneck towards the nodes in the network. The main point behind some of these network interfaces is to reach an efficient distribution of the communication overheads among the different processing units of the node, thus leaving more host CPU cycles for the applications and other operating systems tasks. Among these proposals, protocol offloading searches for an efficient use of the processing elements in the network interface card (NIC) to free the host CPU from network processing. The lack of both, conclusive experimental results about the possible benefits and a deep understanding of the behavior of these alternatives in their different parameter spaces, have caused some controversy about the usefulness of this technique.
   The contributions of this paper deal with the implementation and evaluation of offloading strategies and with the need of accurate tools for researching the computer system issues that, as networking, require the analysis of interactions among applications, operating system, and hardware. Thus, in this paper, a way to include timing models in a full-system simulator (Simics) to provide a suitable tool for network subsystem simulation is proposed.
   Moreover, we compare two kinds of simulators, a hardware description language level simulator and a full-system simulator (including our proposed timing models), in the analysis of protocol offloading at different levels. We also explain the results obtained from the perspective of the previously described LAWS model and propose some changes in this model to get a more accurate approach to the experimental results. From these results, it is possible to conclude that offloading allows a relevant throughput improvement in some circumstances that can be qualitatively predicted by the LAWS model. (c) 2008 Elsevier B.V. All rights reserved,
C1 [Ortiz, Andres] Univ Malaga, Dept Commun Engn, E-29071 Malaga, Spain.
   [Ortega, Julio; Diaz, Antonio F.; Cascon, Pablo; Prieto, Alberto] Univ Granada, Dept Comp Architecture & Technol, E-18071 Granada, Spain.
C3 Universidad de Malaga; University of Granada
RP Ortiz, A (corresponding author), Univ Malaga, Dept Commun Engn, E-29071 Malaga, Spain.
EM aortiz@ic.uma.es
RI Ortega, Julio/B-1111-2012; Ortiz, Andrés/K-4886-2014; Díaz, Antonio
   F./B-1403-2012; Prieto Espinosa, Alberto/F-6099-2011
OI Ortega, Julio/0000-0002-2998-220X; Ortiz, Andrés/0000-0003-2690-1926;
   Díaz, Antonio F./0000-0002-2615-6586; Prieto Espinosa,
   Alberto/0000-0002-0814-6544
FU Ministerio de Ciencia y Tecnologia, Spain [TIN2007-60587]; Ounta de
   Andalucia, Spain [TIC-1395]
FX This work has been funded by projects TIN2007-60587 (Ministerio de
   Ciencia y Tecnologia, Spain) and TIC-1395 Ounta de Andalucia, Spain).
   The authors also thank the reviewers for their suggestions.
CR ALAMELDEEN AR, 2003, IEEE COMPUT, V36, P50
   [Anonymous], 6 WORKSH COMP ARCH E
   BAYNE JS, 1998, UNLEASHING POWER NET
   Bhoedjang R. A. F., 1998, IEEE COMPUTER    NOV, P53
   BINKERT NL, 2005, P 14 INT C PAR ARCH
   Chakraborty S, 2003, COMPUT NETW, V41, P641, DOI 10.1016/S1389-1286(02)00454-1
   CIACCIO G, 2001, WORKSH COMM ARCH CLU
   CLARK DD, 1989, IEEE COMMUN MAG, V27, P23, DOI 10.1109/35.29545
   Comer D., 2004, NETWORK SYSTEMS DESI
   Diaz A. F., 2003, WORKSH COMM ARCH CLU
   Freimuth D, 2005, USENIX ASSOCIATION PROCEEDINGS OF THE GENERAL TRACK: 2005 UNENIX ANNUAL TECHNICAL CONFERENCE, P209
   GadelRab S, 2007, IEEE MICRO, V27, P94, DOI 10.1109/MM.2007.46
   GELSINGER P, 2005, TECHNOLOGY INTEL MAR
   GILFEATHER P, 2005, P 2005 IEEE INT C CL
   GUPTA P, 2006, DELL POWER SOLUTIONS
   Hoskote Y, 2003, IEEE J SOLID-ST CIRC, V38, P1866, DOI 10.1109/JSSC.2003.818294
   Hu Xianghui, 2006, P 11 ACM SIGPLAN S P, P168
   *INT, 2007, INT I O ACCL TECHN
   *INT, 2005, INT I O ACCL TECHN W
   *INT, 2007, INT PROD LIN NETW PR
   Jin HW, 2005, J PARALLEL DISTR COM, V65, P1348, DOI 10.1016/j.jpdc.2005.05.025
   KIM HY, 2006, EUROSYS 06
   MAGNUSSON PS, 2002, IEEE COMPUT, V35, P50, DOI DOI 10.1109/2.982916
   Markatos EP, 2002, IEEE IPCCC, P341, DOI 10.1109/IPCCC.2002.995168
   Martin M. M. K., 2005, ACM SIGARCH COMPUT A, V33, P92, DOI [10.1145/1105734.1105747, DOI 10.1145/1105734.1105747]
   MAUER CJ, 2002, ACM SIGM C MEAS MOD
   MOGUL JC, 2003, 9 WORKSH HOT TOP OP
   ODELL M, 2002, MESSAGE TSV MAIL NOV
   *OP, 2004, OP CPUSET LIN
   ORTIZ A, 2007, 15 EUR PAR DISTR NET
   Ortiz A., 2006, IEEE CLUSTER COMPUTI
   PAPAEFSTATHIOU I, 2004, IEEE MICRO
   RANGARAJAN M, 2002, DCSTR481 RUG U
   Regnier G, 2004, COMPUTER, V37, P48, DOI 10.1109/MC.2004.223
   *RFC, RFC793
   Rosenblum M., 1997, ACM Transactions on Modeling and Computer Simulation, V7, P78, DOI 10.1145/244804.244807
   Shivam P., 2003, SIGCOMM 03 WORKSH NE
   *SOURC FORG, 2007, M5 SIM SYST
   Thiele L., 2002, P 1 WORKSH NETW PROC
   TURNER D, 2002, IEEE INT C CLUST COM
   Villa FJ, 2005, J SYST ARCHITECT, V51, P251, DOI 10.1016/j.sysarc.2004.09.003
   WANG RY, 1998, UCBCSD98981 EECS DEP
   WESTRELIN R, 2004, STUDYING NETWORK PRO
   WUN B, 2006, P 14 IEEE S HIGH PER
   ALTEON WEBSYSTEMS EX
NR 45
TC 7
Z9 7
U1 0
U2 11
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2009
VL 55
IS 1
BP 25
EP 42
DI 10.1016/j.sysarc.2008.07.005
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 394CO
UT WOS:000262423200003
DA 2024-07-18
ER

PT J
AU Pilato, C
   Tumeo, A
   Palermo, G
   Ferrandi, F
   Lanzi, PL
   Sciuto, D
AF Pilato, Christian
   Tumeo, Antonino
   Palermo, Gianluca
   Ferrandi, Fabrizio
   Lanzi, Pier Luca
   Sciuto, Donatella
TI Improving evolutionary exploration to area-time optimization of FPGA
   designs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE High-level synthesis; FPGA; Evolutionary algorithms; Multi-objective
   optimization; Fitness inheritance
ID LEVEL; BINDING
AB This paper presents a new methodology based on evolutionary multi-objective optimization (EMO) to synthesize multiple complex modules on reprogrammable devices. It starts from a behavioral description written in a common high-level language (for instance C) to automatically produce the register-transfer level (RTL) design in a hardware description language (e.g. Verilog). Since all high-level synthesis problems (scheduling, resource allocation and binding) are notoriously NP-complete and interdependent, these problems should be considered simultaneously. This drives to a wide design space, that needs to be thoroughly explored to obtain solutions able to satisfy the design constraints (e.g. area and performance).
   Since evolutionary algorithms are good candidates to tackle such complex explorations, in this paper we provide a solution based on the non-dominated sorting genetic algorithm (NSGA-II) to explore the design space and obtain the best solutions in terms of performance given the area constraints of a target reprogrammable device, for instance a Field Programmable Gate Array (FPGA). To further reduce the time needed for the exploration. that theoretically requires the complete logic synthesis of each visited point, the evaluation of the solutions have been speed-up by using two techniques: a good cost estimation model and a technique to exploit fitness inheritance by substituting the expensive actual evaluations with estimations based on closeness in an hypothetical design space. We show on the JPEG case study that the proposed approach provides good results in terms of trade-off between total area occupied and execution time. The results shows also that the Pareto-optimal set obtained by applying the proposed fitness inheritance model well approximates the set obtained without the proposed technique and reduces the overall execution time up to the 25% in average. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Pilato, Christian; Tumeo, Antonino; Palermo, Gianluca; Ferrandi, Fabrizio; Lanzi, Pier Luca; Sciuto, Donatella] Politecn Milan, Dipartimento Elettron & Informaz, I-20133 Milan, Italy.
C3 Polytechnic University of Milan
RP Ferrandi, F (corresponding author), Politecn Milan, Dipartimento Elettron & Informaz, Via Ponzio 34-5, I-20133 Milan, Italy.
EM pilato@elet.polimi.it; tumeo@elet.polimi.it; gpalermo@elet.polimi.it;
   ferrandi@elet.polimi.it; lanzi@elet.polimi.it; sciuto@elet.polimi.it
RI Ferrandi, Fabrizio/K-7645-2015; PALERMO, GIANLUCA/U-5867-2019; Pilato,
   Christian/AAP-9414-2020; Tumeo, Antonino/X-1614-2019; Tumeo,
   Antonino/L-3106-2016
OI Ferrandi, Fabrizio/0000-0003-0301-4419; PALERMO,
   GIANLUCA/0000-0001-7955-8012; Pilato, Christian/0000-0001-9315-1788;
   Tumeo, Antonino/0000-0001-9452-120X; Sciuto,
   Donatella/0000-0001-9030-6940; Lanzi, Pier Luca/0000-0002-1933-7717
FU European Community's Sixth Framework Programme
FX This research was partially funded by the European Community's Sixth
   Framework Programme, hArtes project (www.hartes.org).
CR [Anonymous], 2002, P 4 ANN C GENETIC EV
   [Anonymous], 2002, The Design of Innovation: Lessons from and for Competent Genetic Algorithms
   [Anonymous], 1995, Proceedings of the ACM Symposium on Applied Computing
   Araújo SG, 2003, 3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, P6, DOI 10.1109/IWSOC.2003.1212996
   BARTHELEMY JFM, 1993, STRUCT OPTIMIZATION, V5, P129, DOI 10.1007/BF01743349
   Brandolese C, 2004, DES AUT CON, P129, DOI 10.1145/996566.996606
   CABODI G, 2005, STTT, V7, P102
   CAGNE C, 2002, OPEN BEAGLE NEW VERS, P161
   Carey M.R., 1979, Computers and Intractability: A Guide to the Theory of NP-Completeness
   Chen DM, 2004, ASIA S PACIF DES AUT, P68, DOI 10.1109/ASPDAC.2004.1337542
   Cordone R, 2006, ASIA S PACIF DES AUT, P898, DOI 10.1109/ASPDAC.2006.1594800
   Deb K., 2000, Parallel Problem Solving from Nature PPSN VI. 6th International Conference. Proceedings (Lecture Notes in Computer Science Vol.1917), P849
   Dennis JE, 1997, SIAM PROC S, P330
   Ferrandi F, 2007, IC-SAMOS: 2007 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, P145, DOI 10.1109/ICSAMOS.2007.4285745
   *GCC GNU, GCC GNU COMP COLL
   GIRKAR M, 1992, IEEE T PARALL DISTR, V3, P166, DOI 10.1109/71.127258
   Grefenstette J.J., 1985, PROC 1 INT C GENETIC, P112, DOI 10.5555/645511.657078
   Grewal G, 2003, IEEE C EVOL COMPUTAT, P264
   Gu ZY, 2007, IEEE T COMPUT AID D, V26, P1576, DOI 10.1109/TCAD.2007.895774
   HARIK G, 1999, LINKAGE LEARNING PRO
   Harmanani HM, 2000, 2000 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, CONFERENCE PROCEEDINGS, VOLS 1 AND 2, P380, DOI 10.1109/CCECE.2000.849734
   HAYNAL SP, 2000, THESIS
   HWANG CT, 1991, IEEE T COMPUT AID D, V10, P464, DOI 10.1109/43.75629
   Jin Y, 2005, SOFT COMPUT, V9, P3, DOI 10.1007/S00500-003-0328-5
   KIM TW, 1994, IEEE T COMPUT AID D, V13, P425, DOI 10.1109/43.275353
   LAKSHMINARAYANA G, 1997, ICCAD, P244
   Larranaga P., 2002, Estimation of Distribution Algorithms: A New Tool for Evolutionary Computation. Genetic algorithms and evolutionary computation
   LIN YL, 1997, ACM T DES AUTOMAT EL, V2, P2
   Llorà X, 2005, GECCO 2005: GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, VOLS 1 AND 2, P1363
   Mandal C, 2000, IEEE T VLSI SYST, V8, P747, DOI 10.1109/92.902270
   MANDAL C, 1996, P 10 INT C VLSI DES, P166
   Palesi M, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P67, DOI 10.1109/CODES.2002.1003603
   Papachristou C.A., 1990, P ACMIEEE DESIGN AUT, P77
   Pelikan M., 2001, OPTIMIZATION BUILDIN, P217
   PELIKAN M, 2004, 2004009 ILLIGAL U IL
   Radivojevic I, 1996, IEEE T COMPUT AID D, V15, P45, DOI 10.1109/43.486271
   RIM M, 1992, DAC 92 P 29 ACM IEEE, P120
   Sastry K., 2001, THESIS U ILLINOIS UR
   SASTRY K, 2004, 2004010 ILLIGAL U IL
   Sastry K., 2001, GENETIC EVOLUTIONARY, P551
   Sastry K, 2006, GECCO 2006: GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, VOL 1 AND 2, P419
   SRINIVAS N, 1995, Evolutionary computation., V2, P221, DOI [DOI 10.1162/EVCO.1994.2.3.221, 10.1162/evco.1994.2.3.221]
   STOK L, 1994, INTEGRATION, V18, P1, DOI 10.1016/0167-9260(94)90011-6
   Teich J, 1997, HARDW SOFTW CODES, P167, DOI 10.1109/HSC.1997.584597
   Zhu JW, 1999, HARDW SOFTW CODES, P121, DOI 10.1109/HSC.1999.777405
   Zitzler E, 2000, EVOL COMPUT, V8, P173, DOI 10.1162/106365600568202
   PANDA FRAMEWORK
NR 47
TC 18
Z9 18
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2008
VL 54
IS 11
SI SI
BP 1046
EP 1057
DI 10.1016/j.sysarc.2008.04.010
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 369QE
UT WOS:000260708200005
DA 2024-07-18
ER

PT J
AU Day, K
   Arafeh, B
   Touzene, A
AF Day, Khaled
   Arafeh, Bassel
   Touzene, Abderezak
TI A unified fault-tolerant routing scheme for a class of cluster networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE cluster systems; interconnection networks; fault-tolerant routing
ID TOPOLOGICAL PROPERTIES; COMMUNICATION; HYPERCUBE; MESHES
AB Large cluster systems with thousands of nodes have become a cost-effective alternative to traditional supercomputers. In these systems cluster nodes are interconnected using high-degree switches. Regular direct interconnection network topologies including tori (k-ary n-cubes) and meshes are among adapted choices for interconnecting these high-degree switches. We propose a generalized fault-tolerant routing scheme for highly connected regular interconnection networks and derive conditions for its applicability. The scheme is based on the availability of efficiently identifiable disjoint routes between network nodes. When routing paths become faulty, alternative disjoint routes are identified and taken. The methods used to identify the routing paths, to propagate failure information, and to switch from a routing path to another incur little communication and computation overhead. If the faults occur reasonably apart in time, then packets are efficiently routed along paths of minimal or near-minimal lengths. In the unlikely case where several faults occur in a short period of time, the scheme still delivers packets but possibly along longer paths. The proposed scheme and its properties are first presented in general terms for any interconnection topology satisfying certain derived connectivity conditions. The applicability of the general scheme is then illustrated on examples of well known regular topologies satisfying the derived connectivity conditions including the binary hypercube, the k-ary n-cube and the star graph networks. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Day, Khaled; Arafeh, Bassel; Touzene, Abderezak] Sultan Qaboos Univ, Coll Sci, Dept Comp Sci, Al Khoud, Oman.
C3 Sultan Qaboos University
RP Day, K (corresponding author), Sultan Qaboos Univ, Coll Sci, Dept Comp Sci, POB 36, Al Khoud, Oman.
EM kday@computer.org; arafeh@squ.edu.om; touzene@squ.edu.om
RI Day, Khaled/E-8351-2013
OI Day, Khaled/0000-0003-0242-2998
CR Akers S. B., 1987, Proceedings of the 1987 International Conference on Parallel Processing, P393
   AKERS SB, 1989, IEEE T COMPUT, V38, P555, DOI 10.1109/12.21148
   Allen F, 2001, IBM SYST J, V40, P310, DOI 10.1147/sj.402.0310
   [Anonymous], 2000, INFINIBAND ARCH SPEC
   BHUYAN LN, 1984, IEEE T COMPUT, V33, P323, DOI 10.1109/TC.1984.1676437
   BOPPANA RV, 1995, IEEE T COMPUT, V44, P848, DOI 10.1109/12.392844
   BOSE B, 1995, IEEE T COMPUT, V44, P1021, DOI 10.1109/12.403718
   Chalasani S, 1997, IEEE T COMPUT, V46, P616, DOI 10.1109/12.589238
   CHALASANI S, 1994, P 8 INT C SUP JUL, P146
   Chen CL, 2001, IEEE T PARALL DISTR, V12, P467, DOI 10.1109/71.926168
   Chien A.A., 1992, P 19 ANN INT S COMPU, P268
   Cunningham C. M., 1995, Proceedings. First IEEE Symposium on High-Performance Computer Architecture, P122, DOI 10.1109/HPCA.1995.386549
   DALLY W, 1986, DISTRIB COMPUT, P187
   DALLY WJ, 1993, IEEE T PARALL DISTR, V4, P466, DOI 10.1109/71.219761
   DAO BV, 1995, ACM COMP AR, P220, DOI 10.1109/ISCA.1995.524563
   Day K, 1997, IEEE T PARALL DISTR, V8, P903, DOI 10.1109/71.615436
   Day K., 2001, Journal of Interconnection Networks, V2, P213, DOI 10.1142/S0219265901000336
   Day K, 2000, TELECOMMUN SYST, V13, P29, DOI 10.1023/A:1019171418147
   DAY K, 2006, P INT C COMP COMM EN, V1, P321
   Duato J., 1994, Proceedings 1994 International Conference on Parallel and Distributed Systems (Cat. No.94TH06817), P600, DOI 10.1109/ICPADS.1994.590404
   GAUGHAN PT, 1995, IEEE T PARALL DISTR, V6, P482, DOI 10.1109/71.382317
   GLASS CJ, 1992, ACM COMP AR, V20, P278, DOI 10.1145/146628.140384
   Gómez ME, 2006, IEEE T COMPUT, V55, P400, DOI 10.1109/TC.2006.46
   GOMEZ ME, 2005, P 19 IEEE INT PAR DI, P41
   Ho CT, 2004, IEEE T COMPUT, V53, P427, DOI 10.1109/TC.2004.1268400
   HORST R, 1995, P 25 INT S FAULT TOL
   *IBM BG L TEAM, 2002, ACM SUP C
   LEE TC, 1992, IEEE T COMPUT, V41, P1242, DOI 10.1109/12.166602
   LINDER DH, 1991, IEEE T COMPUT, V40, P2, DOI 10.1109/12.67315
   *MYR INC, 2003, GUID MYR 2000 SWITCH
   *PCI SIG, 2003, PCI EXPR
   SAAD Y, 1988, IEEE T COMPUT, V37, P867, DOI 10.1109/12.2234
   SCHROEDER MD, 1990, 59 SRC DIG EQ CO
   Suh YJ, 2000, IEEE T PARALL DISTR, V11, P193, DOI 10.1109/71.841738
   Wu J, 2003, IEEE T COMPUT, V52, P1154, DOI 10.1109/TC.2003.1228511
   WU J, 1995, P INT C PAR PROC 3 A, P132
NR 36
TC 2
Z9 4
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2008
VL 54
IS 8
BP 757
EP 768
DI 10.1016/j.sysarc.2008.01.002
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 346EZ
UT WOS:000259052700003
DA 2024-07-18
ER

PT J
AU Polakovic, J
   Stefani, JB
AF Polakovic, Juraj
   Stefani, Jean-Bernard
TI Architecting reconfigurable component-based operating systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 32nd EUROMICRO Conference on Software Engineering and Advanced
   Applications
CY AUG 29-SEP 01, 2006
CL Cavtat, CROATIA
SP Univ Zagreb, Fac Elect Engn & Comp, Univ Linz, Johannes Kepler, Malardalen Univ
DE dynamic reconfiguration; component-based operating systems; embedded
   systems
AB Dynamic reconfiguration allows modifying a system during its execution, and can be used to apply patches and updates, to implement adaptive systems, dynamic instrumentation, or to support third-party modules. Dynamic reconfiguration is important in embedded systems, where one does not necessarily have the luxury to stop a running system. While several proposals have been presented in the literature supporting dynamic reconfiguration in operating system kernels, these proposals in general hardwire a fixed reconfiguration mechanism, which may be far from optimal in certain configurations.
   In this paper, we present a software-architecture-based approach to the construction of reconfigurable operating systems, and we show that it allows us (i) to support different mechanisms for dynamic reconfiguration, and (ii) to select between them at build time, with little or no changes in operating system and application components. Our approach relies on the use of a reflective component model and of its associated architecture description language. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Polakovic, Juraj] France Telecom, R&D MAPS, AMS Lab, Grenoble, France.
   [Stefani, Jean-Bernard] INRIA, SARDES Project, INRIA Rhone Alpes, Grenoble, France.
C3 Orange SA; Inria
RP Polakovic, J (corresponding author), France Telecom, R&D MAPS, AMS Lab, Grenoble, France.
EM juraj.polakovic@st.com; jean-ber-nard.stefani@inria.fr
CR Ajmani Sameer., 2004, AUTOMATIC SOFTWARE U
   [Anonymous], P 4 ACM C EMB NETW S
   [Anonymous], P 10 INT C ARCH SUPP
   BAUMANN A, 2005, P 2005 USENIX ANN TE
   Bershad Brian N., 1995, P 15 ACM S OP SYST P
   BHATTI S, 2005, MONET, V10
   BLOOM T, 1983, 303 MIT LCS
   BLOOM T, 1993, IEE SOFTWARE ENG J, V8
   Bruneton E., 2004, FRACTAL COMPONENT MO
   BRUNETON E, 2006, EXPERIENCES AUTOADAP, V36
   DAVID PC, 2006, P 5 FRACT WORKSH ECO
   Dunkels A., 2004, LCN 04
   ENGLER DR, 1995, P 15 ACM S OP SYST P
   Fassino JP, 2002, P 2002 USENIX ANN TE
   FORD B, 1997, HOTOS 97
   GABBER E, 1999, P USENIX ANN TECHN C
   Gay D, 2003, P ACM SIGPLAN 2003 C
   GERMAIN F, 2006, COGNITIVE SYSTEMS IN
   GUPTA D, 1996, IEEE T SOFTWARE ENG, V22
   Han Chih-Chieh Kumar., 2005, MOBISYS 05
   HELANDER J, 1998, EW 8
   HILL J, 2000, P 9 INT C ARCH SUPP
   Jeong J., 2003, Network reprogramming
   KRAMER J, 1990, IEEE T SOFTWARE ENG, V16
   LAYAIDA O, 2005, 3 WORKSH EMB SYST RE
   LECLERCQ M, 2007, P 29 INT C SOFTW ENG
   Liedtke Jochen., 1995, On micro-kernel construction, V29
   MARRON PJ, 2006, EUR WORKSH WIR SENS
   POLAKOVIC J, 2007, P 10 INT S COMP BAS
   POLAKOVIC J, 2006, 32 EUR C SOFTW ENG A
   REID A, 2000, P 4 USENIX S OP SYST
   ROZIER M, 1988, INT COMPUTING SYSTEM, V1
   SELTZER M, 1996, P 2 USENIX S OP SYST
   SMALL C, 1995, P 4 INT WORKSH OBJ O
   SOULES C, 2003, P 2003 USENIX ANN TE
   U C., 1995, P 15 ACM S OP SYST P
   VEITCH A, 1998, P INT C CONF DISTR S
NR 37
TC 2
Z9 2
U1 0
U2 7
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2008
VL 54
IS 6
BP 562
EP 575
DI 10.1016/j.sysarc.2007.12.005
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Conference Proceedings Citation Index - Science (CPCI-S); Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 320FS
UT WOS:000257219700003
DA 2024-07-18
ER

PT J
AU Vandeputte, F
   Eeckhout, L
   De Bosschere, K
AF Vandeputte, Frederik
   Eeckhout, Lieven
   De Bosschere, Koen
TI Exploiting program phase behavior for energy reduction on
   multi-configuration processors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 5th International Workshop on Embedded Computer Systems - Architectures,
   Modeling, and Simulation
CY JUL 18-20, 2005
CL Samos, GREECE
DE phase behavior; energy reduction; multi-configuration processors;
   configuration space exploration
AB Energy consumption is a major design issue for modem microprocessors. In previous work, several techniques were presented to reduce the overall energy consumption by dynamically adapting various hardware structures. Most approaches however lack the ability to deal efficiently with the configuration space explosion in case of multiple adaptive structures.
   In this paper, we present a mechanism that is able to deal with this configuration space problem. We first identify phases through profiling using a new phase classification method and determine the optimal hardware configuration per phase using an efficient offline search algorithm. During program execution, we inspect the phase behavior and adapt the hardware on a per-phase basis. Using SPEC2000 benchmarks, we show that the proposed mechanism achieves an energy reduction of 36% on average with an average performance degradation of only 2.9%. We also show that online processor configuration optimization is far less effective for multi-configuration processors, with an average energy reduction of less than 20% for comparable performance degradations. (c) 2006 Elsevier B.V. All rights reserved.
C1 Univ Ghent, Dept Elect & Informat Syst, Fac Engn, B-9000 Ghent, Belgium.
C3 Ghent University
RP Vandeputte, F (corresponding author), Univ Ghent, Dept Elect & Informat Syst, Fac Engn, Sint Pietersnieuwstr 41, B-9000 Ghent, Belgium.
EM Frederik.Vandeputte@UGent.be
RI De Bosschere, Koen OM/P-6865-2014
CR Albonesi DH, 2003, COMPUTER, V36, P49, DOI 10.1109/MC.2003.1250883
   Albonesi DH, 1999, INT SYMP MICROARCH, P248, DOI 10.1109/MICRO.1999.809463
   [Anonymous], P INT S COMP ARCH
   [Anonymous], P INT S COMP ARCH
   BROOKS D, 2000, P INT S COMP ARCH
   BURGER D, SIGARCH COMPUT, V25
   Dropsho S., 2002, P INT C PAR ARCH COM
   HUANG M, 2003, P INT S COMP ARCH
   LAU J, 2005, P INT S HIGH PERF CO
   SHERWOOD T, 2003, P INT S COMP ARCHITE
   VANDEPUTTE F, 2006, P 7 INT C COMP ANT S
   VANDEPUTTE F, 2005, P 5 SAMOS WORSH
   VANDEPUTTE F, 2005, P EURO PAR C
NR 13
TC 3
Z9 4
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2007
VL 53
IS 8
BP 489
EP 500
DI 10.1016/j.sysarc.2006.11.004
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 184LQ
UT WOS:000247643500004
DA 2024-07-18
ER

PT J
AU Kocak, T
   Basci, F
AF Kocak, T
   Basci, F
TI A power-efficient TCAM architecture for network forwarding tables
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE CAM; ternary CAM; low power; IP lookup; routing table
ID CONTENT-ADDRESSABLE MEMORY
AB Stringent memory access and search speed requirements are two of the main bottlenecks in wire speed processing. Most viable search engines are implemented in content addressable memories (CAMs). CAMs have high operational speed advantage over other memory search algorithms. However, this performance advantage comes with a price of higher silicon area, and higher power consumption. Ternary CAMs (TCAM) are widely used for route lookup operations in networking applications. IP address prefix length distribution in the core routers shows a similar characteristic such that the prefixes with 24 or longer bits attract more than 50% of the traffic. Based on this statistical observation, we propose a TCAM architecture that can be used on top of the previously reported power saving techniques and it offers additional 30% reduction in power consumption. Furthermore, we model the dynamic power consumption in TCAM circuits due match, mismatch and don't care activities. (C) 2006 Elsevier B.V. All rights reserved.
C1 Univ Cent Florida, Dept Elect & Comp Engn, Orlando, FL 32816 USA.
C3 State University System of Florida; University of Central Florida
RP Kocak, T (corresponding author), Univ Cent Florida, Dept Elect & Comp Engn, Orlando, FL 32816 USA.
EM tkocak@cpe.ucf.edu
CR Arsovski I, 2003, IEEE J SOLID-ST CIRC, V38, P155, DOI 10.1109/JSSC.2002.806264
   *BGP, 2004, BGP TABL STAT
   Chadwick T, 2001, PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P183, DOI 10.1109/CICC.2001.929751
   *EZCHIP TECHN, WHIT PAP
   HAFAI F, 1998, IEEE J SOLID-ST CIRC, V33, P1690
   HSIAO HYL, 2001, 2001 IEEE INT S CIRC, P926
   Lin CS, 2003, IEEE J SOLID-ST CIRC, V38, P654, DOI 10.1109/JSSC.2003.809515
   Miyatake H, 2001, IEEE J SOLID-ST CIRC, V36, P956, DOI 10.1109/4.924858
   *NETW PROC FOR, BENCHM RES
   PANIGRAHY R, 2002, P 10 S HIGH PERF INT
   RAVIKUMAR VC, 2003, EASECAM ENERGY STORA
   Schultz KJ, 1997, INTEGRATION, V23, P171, DOI 10.1016/S0167-9260(97)00021-7
   SERGIO R, 1992, IEEE T CIRCUITS SY 2, V39
   Shah D, 2001, IEEE MICRO, V21, P36, DOI 10.1109/40.903060
   SPITZNAGEL E, 2003, P IEEE INT C NETW PR
   Thirugnanam G, 2001, P IEEE INT ASIC C&E, P198, DOI 10.1109/ASIC.2001.954697
   ZANE F, 2003, P IEE INFOCOM
   ZHENG K, 2004, P IEEE INFOCOM HONG
   ZUKOWSKI CA, 1997, INT WORKSH MEM TECHN, V11, P64
NR 19
TC 4
Z9 7
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2006
VL 52
IS 5
BP 307
EP 314
DI 10.1016/j.sysarc.2005.12.001
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 037TQ
UT WOS:000237170500005
DA 2024-07-18
ER

PT J
AU Lim, MH
   Li, JH
   Cao, Q
AF Lim, MH
   Li, JH
   Cao, Q
TI On-line evolvable fuzzy system for ATM cell-scheduling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE evolvable fuzzy system; evolvable fuzzy hardware; intrinsic evolution;
   on-line adaptation; cell-scheduling algorithm
AB The algorithms for solving ATM cell-scheduling problem include first-in-first-out (FIFO), static priority (SPR), dynamically weighted priority scheduling (DWPS) as well as other traditional schemes. However, these traditional algorithms lack flexibility. FIFO and SPR cannot adapt to changes in the cell flow environment. DWPS on the other hand, is more adaptable to changing traffic flow. But if the cell flow changes dramatically, the performance of this method is also not very good. In order to address these issues, we propose the framework of evolvable fuzzy system (EFS). The system is intrinsically evolvable and able to carry out on-line adaptation to meet the desired QoS requirement. The EFS is realizable as a form of evolvable fuzzy hardware (EFH) by means of a reconfigurable fuzzy inference chip (RFIC). With an implementation of the EFS as EFH which carries out intrinsic evolution and on-line adaptation, some open issues pertinent to evolvable hardware (EHW) can be addressed. (c) 2005 Elsevier B.V. All rights reserved.
C1 Nanyang Technol Univ, Sch EEE, Ctr Integrated & Circuits Syst, Singapore 639798, Singapore.
C3 Nanyang Technological University
RP Nanyang Technol Univ, Sch EEE, Ctr Integrated & Circuits Syst, Block S1, Singapore 639798, Singapore.
EM emhlim@ntu.edu.sg; pg01896341@ntu.edu.sg; caoqi@pmail.ntu.edu.sg
RI LIM, MH/A-5135-2011; Cao, Qi/AAU-1127-2021
OI Cao, Qi/0000-0003-3243-5693
CR ASCIA G, P INFOCOM 22 26 APR, V3, P1539
   ASCIA G, S APPL COMP P ACM S, P456
   *ATM FOR, 1996, ATM TRAFF MAN SPEC 4
   Buckles B.P., 1992, GENETIC ALGORITHMS
   Bugajska MD, 2002, 2002 NASA/DOD CONFERENCE ON EVOLABLE HARDWARE, PROCEEDINGS, P154, DOI 10.1109/EH.2002.1029881
   Catania V, 1996, IEEE ACM T NETWORK, V4, P449, DOI 10.1109/90.502243
   Catania V, 1996, IEEE COMMUN MAG, V34, P70, DOI 10.1109/35.544196
   CATANIA V, 1995, P IEEE GLOB TEL C GL, P1338
   CLARK MP, 1996, ATM NETWORKS PRINCIP
   DEGARIS H, 1995, ATR
   GARIS HD, 1997, COMMUNICATION AS AUG
   Gordon TGW, 2002, STUD FUZZ SOFT COMP, V101, P279
   HIGUCHI T, 1996, P BIOL INSP AUT SYS
   IWATA M, 2001, LECT NOTES COMPUTER, V2210, P38
   IWATA M, P INT C PAR PROBL SO
   Jou JM, 2000, IEEE T VLSI SYST, V8, P52, DOI 10.1109/92.820761
   KEYMEULEN D, 1998, LECT NOTES ARTIFICIA
   Langeheine J, 2002, 2002 NASA/DOD CONFERENCE ON EVOLABLE HARDWARE, PROCEEDINGS, P75, DOI 10.1109/EH.2002.1029869
   LI JH, 2002, ICONIP SEAL FSKD JOI
   Lim MH, 2004, IEE P-COMPUT DIG T, V151, P301, DOI 10.1049/ip-cdt:20040666
   Lim MH, 1996, FUZZY SET SYST, V82, P177, DOI 10.1016/0165-0114(95)00254-5
   LIU WP, 1997, P 12 INT C TEXT MAT, P504
   Liu WX, 1997, LECT NOTES COMPUT SC, V1259, P180
   LIZAMBRI T, 1999, 7 IEEE WORKSH FUT TR
   SCHWARTZ DB, 1993, ACM SIGCOMM COMPUTER, V23
   Shi YH, 1999, IEEE T FUZZY SYST, V7, P109, DOI 10.1109/91.755393
   TAN KC, 2002, P C EV COMP CEC 02, V2, P1272
   TORRESEN J, ANNIE 99 NOV ST LOUI
   WANG CH, 1998, IEEE T EVOLUTIONARY, V2, P138
   Yao X, 1999, IEEE T SYST MAN CY C, V29, P87, DOI 10.1109/5326.740672
NR 30
TC 3
Z9 3
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2006
VL 52
IS 3
BP 169
EP 183
DI 10.1016/j.sysarc.2005.05.003
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 019OG
UT WOS:000235846000003
DA 2024-07-18
ER

EF