library verilog;
use verilog.vl_types.all;
entity twomux5 is
    port(
        din0            : in     vl_logic_vector(4 downto 0);
        din1            : in     vl_logic_vector(4 downto 0);
        node            : in     vl_logic;
        dout            : out    vl_logic_vector(4 downto 0)
    );
end twomux5;
