############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 2014 Xilinx Inc. All rights reserved.
############################################################
set_directive_inline "CLIP"
set_directive_pipeline "dct/dct_label0"
set_directive_pipeline "dct/dct_label1"
