// Seed: 3988028844
module module_0;
  reg id_1, id_2, id_3, id_4;
  assign id_1 = id_2;
  always @(1 or negedge 1) begin : LABEL_0
    id_4 <= 1;
    id_4 <= id_2;
  end
  always_latch @(posedge id_1 - {1 < id_2, 1} or id_3++ == 1 <= 1) id_3 <= #1 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wor id_4 = 1;
  wire id_5;
  supply1 id_6;
  wire id_7;
  id_8(
      .id_0(1'h0), .id_1(1), .id_2(1)
  );
  module_0 modCall_1 ();
  assign id_6 = 1;
endmodule
