// Seed: 1336742040
module module_0 (
    output wor id_0,
    input wire id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri0 id_4
);
  uwire id_6 = 1;
  assign module_1.id_0 = 0;
  wire id_7 = id_7 - id_4;
endmodule
program module_1 (
    input tri id_0,
    input tri1 id_1,
    input tri id_2,
    output logic id_3,
    input supply1 id_4,
    input tri id_5,
    output wire id_6,
    input tri1 id_7
);
  assign id_6 = -1 - id_5;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_6,
      id_0
  );
  assign id_6 = id_2;
  always #1 begin : LABEL_0
    $unsigned(66);
    ;
    id_3 <= 1;
    id_3 = id_7;
  end
endprogram
