

================================================================
== Vitis HLS Report for 'set_tile_broadcast_Pipeline_copy_tile_loop'
================================================================
* Date:           Mon Sep  1 19:26:47 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       15|       15|  60.000 ns|  60.000 ns|   15|   15|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- copy_tile_loop  |       13|       13|        10|          1|          1|     4|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.12>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%used = alloca i32 1"   --->   Operation 14 'alloca' 'used' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%seen_y = alloca i32 1"   --->   Operation 15 'alloca' 'seen_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%seen_y_1 = alloca i32 1"   --->   Operation 16 'alloca' 'seen_y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%seen_y_2 = alloca i32 1"   --->   Operation 17 'alloca' 'seen_y_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%seen_y_3 = alloca i32 1"   --->   Operation 18 'alloca' 'seen_y_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%seen_v = alloca i32 1"   --->   Operation 19 'alloca' 'seen_v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%seen_v_4 = alloca i32 1"   --->   Operation 20 'alloca' 'seen_v_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%seen_v_5 = alloca i32 1"   --->   Operation 21 'alloca' 'seen_v_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%seen_v_6 = alloca i32 1"   --->   Operation 22 'alloca' 'seen_v_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tile_y = alloca i32 1"   --->   Operation 23 'alloca' 'tile_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tile_value = alloca i32 1"   --->   Operation 24 'alloca' 'tile_value' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_13, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_14, void @empty_38, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_13, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty, void @empty_38, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%col_idx_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %col_idx"   --->   Operation 27 'read' 'col_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%a_val_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a_val"   --->   Operation 28 'read' 'a_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%nnz_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nnz"   --->   Operation 29 'read' 'nnz_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pointer_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pointer"   --->   Operation 30 'read' 'pointer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%seen_v_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %seen_v_reload"   --->   Operation 31 'read' 'seen_v_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%seen_v_1_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %seen_v_1_reload"   --->   Operation 32 'read' 'seen_v_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%seen_v_2_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %seen_v_2_reload"   --->   Operation 33 'read' 'seen_v_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%seen_v_3_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %seen_v_3_reload"   --->   Operation 34 'read' 'seen_v_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 %seen_v_3_reload_read, i1 %seen_v_6"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 %seen_v_2_reload_read, i1 %seen_v_5"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 %seen_v_1_reload_read, i1 %seen_v_4"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 %seen_v_reload_read, i1 %seen_v"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %used"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i_4 = load i3 %i" [src/spmm_device_fpga.cpp:59]   --->   Operation 42 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.49ns)   --->   "%icmp_ln57 = icmp_eq  i3 %i_4, i3 4" [src/spmm_device_fpga.cpp:57]   --->   Operation 43 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.57ns)   --->   "%add_ln57 = add i3 %i_4, i3 1" [src/spmm_device_fpga.cpp:57]   --->   Operation 44 'add' 'add_ln57' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.body4.split, void %VITIS_LOOP_94_1.exitStub" [src/spmm_device_fpga.cpp:57]   --->   Operation 45 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i3 %i_4" [src/spmm_device_fpga.cpp:59]   --->   Operation 46 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i2 %trunc_ln59" [src/spmm_device_fpga.cpp:59]   --->   Operation 47 'zext' 'zext_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.88ns)   --->   "%idx = add i32 %zext_ln59, i32 %pointer_read" [src/spmm_device_fpga.cpp:59]   --->   Operation 48 'add' 'idx' <Predicate = (!icmp_ln57)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.85ns)   --->   "%icmp_ln60 = icmp_ult  i32 %idx, i32 %nnz_read" [src/spmm_device_fpga.cpp:60]   --->   Operation 49 'icmp' 'icmp_ln60' <Predicate = (!icmp_ln57)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.inc38, void %for.body14" [src/spmm_device_fpga.cpp:60]   --->   Operation 50 'br' 'br_ln60' <Predicate = (!icmp_ln57)> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %idx, i2 0" [src/spmm_device_fpga.cpp:62]   --->   Operation 51 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i34 %shl_ln" [src/spmm_device_fpga.cpp:62]   --->   Operation 52 'zext' 'zext_ln62' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.14ns)   --->   "%add_ln62 = add i64 %zext_ln62, i64 %a_val_read" [src/spmm_device_fpga.cpp:62]   --->   Operation 53 'add' 'add_ln62' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln62, i32 2, i32 63" [src/spmm_device_fpga.cpp:62]   --->   Operation 54 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i62 %trunc_ln2" [src/spmm_device_fpga.cpp:62]   --->   Operation 55 'sext' 'sext_ln62' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln62" [src/spmm_device_fpga.cpp:62]   --->   Operation 56 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.14ns)   --->   "%add_ln63 = add i64 %zext_ln62, i64 %col_idx_read" [src/spmm_device_fpga.cpp:63]   --->   Operation 57 'add' 'add_ln63' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63, i32 2, i32 63" [src/spmm_device_fpga.cpp:63]   --->   Operation 58 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i62 %trunc_ln3" [src/spmm_device_fpga.cpp:63]   --->   Operation 59 'sext' 'sext_ln63' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln63" [src/spmm_device_fpga.cpp:63]   --->   Operation 60 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.38ns)   --->   "%store_ln57 = store i3 %add_ln57, i3 %i" [src/spmm_device_fpga.cpp:57]   --->   Operation 61 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 62 [7/7] (2.92ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1" [src/spmm_device_fpga.cpp:62]   --->   Operation 62 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 63 [7/7] (2.92ns)   --->   "%y_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [src/spmm_device_fpga.cpp:63]   --->   Operation 63 'readreq' 'y_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 64 [6/7] (2.92ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1" [src/spmm_device_fpga.cpp:62]   --->   Operation 64 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 65 [6/7] (2.92ns)   --->   "%y_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [src/spmm_device_fpga.cpp:63]   --->   Operation 65 'readreq' 'y_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 66 [5/7] (2.92ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1" [src/spmm_device_fpga.cpp:62]   --->   Operation 66 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 67 [5/7] (2.92ns)   --->   "%y_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [src/spmm_device_fpga.cpp:63]   --->   Operation 67 'readreq' 'y_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 68 [4/7] (2.92ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1" [src/spmm_device_fpga.cpp:62]   --->   Operation 68 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 69 [4/7] (2.92ns)   --->   "%y_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [src/spmm_device_fpga.cpp:63]   --->   Operation 69 'readreq' 'y_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 70 [3/7] (2.92ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1" [src/spmm_device_fpga.cpp:62]   --->   Operation 70 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 71 [3/7] (2.92ns)   --->   "%y_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [src/spmm_device_fpga.cpp:63]   --->   Operation 71 'readreq' 'y_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 72 [2/7] (2.92ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1" [src/spmm_device_fpga.cpp:62]   --->   Operation 72 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 73 [2/7] (2.92ns)   --->   "%y_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [src/spmm_device_fpga.cpp:63]   --->   Operation 73 'readreq' 'y_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 74 [1/7] (2.92ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1" [src/spmm_device_fpga.cpp:62]   --->   Operation 74 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 75 [1/7] (2.92ns)   --->   "%y_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [src/spmm_device_fpga.cpp:63]   --->   Operation 75 'readreq' 'y_req' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 76 [1/1] (2.92ns)   --->   "%gmem2_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr" [src/spmm_device_fpga.cpp:62]   --->   Operation 76 'read' 'gmem2_addr_read' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%v = bitcast i32 %gmem2_addr_read" [src/spmm_device_fpga.cpp:62]   --->   Operation 77 'bitcast' 'v' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (2.92ns)   --->   "%y = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr" [src/spmm_device_fpga.cpp:63]   --->   Operation 78 'read' 'y' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln81 = store i32 %v, i32 %tile_value" [src/spmm_device_fpga.cpp:81]   --->   Operation 79 'store' 'store_ln81' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln81 = store i32 %y, i32 %tile_y" [src/spmm_device_fpga.cpp:81]   --->   Operation 80 'store' 'store_ln81' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.25>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%used_2 = load i32 %used" [src/spmm_device_fpga.cpp:82]   --->   Operation 81 'load' 'used_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%seen_y_4 = load i32 %seen_y"   --->   Operation 82 'load' 'seen_y_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%seen_y_5 = load i32 %seen_y_1"   --->   Operation 83 'load' 'seen_y_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%seen_y_6 = load i32 %seen_y_2"   --->   Operation 84 'load' 'seen_y_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%seen_y_7 = load i32 %seen_y_3"   --->   Operation 85 'load' 'seen_y_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%seen_v_7 = load i1 %seen_v"   --->   Operation 86 'load' 'seen_v_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%seen_v_8 = load i1 %seen_v_4"   --->   Operation 87 'load' 'seen_v_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%seen_v_9 = load i1 %seen_v_5"   --->   Operation 88 'load' 'seen_v_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%seen_v_10 = load i1 %seen_v_6"   --->   Operation 89 'load' 'seen_v_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 90 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i3 %i_4" [src/spmm_device_fpga.cpp:57]   --->   Operation 91 'zext' 'zext_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_25" [src/spmm_device_fpga.cpp:58]   --->   Operation 92 'specpipeline' 'specpipeline_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/spmm_device_fpga.cpp:38]   --->   Operation 93 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.85ns)   --->   "%icmp_ln71 = icmp_eq  i32 %seen_y_4, i32 %y" [src/spmm_device_fpga.cpp:71]   --->   Operation 94 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node dup_1)   --->   "%dup = and i1 %seen_v_7, i1 %icmp_ln71" [src/spmm_device_fpga.cpp:71]   --->   Operation 95 'and' 'dup' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.85ns)   --->   "%icmp_ln71_1 = icmp_eq  i32 %seen_y_5, i32 %y" [src/spmm_device_fpga.cpp:71]   --->   Operation 96 'icmp' 'icmp_ln71_1' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln71)   --->   "%and_ln71 = and i1 %seen_v_8, i1 %icmp_ln71_1" [src/spmm_device_fpga.cpp:71]   --->   Operation 97 'and' 'and_ln71' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (0.85ns)   --->   "%icmp_ln71_2 = icmp_eq  i32 %seen_y_6, i32 %y" [src/spmm_device_fpga.cpp:71]   --->   Operation 98 'icmp' 'icmp_ln71_2' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln71)   --->   "%and_ln71_1 = and i1 %seen_v_9, i1 %icmp_ln71_2" [src/spmm_device_fpga.cpp:71]   --->   Operation 99 'and' 'and_ln71_1' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.85ns)   --->   "%icmp_ln71_3 = icmp_eq  i32 %seen_y_7, i32 %y" [src/spmm_device_fpga.cpp:71]   --->   Operation 100 'icmp' 'icmp_ln71_3' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node dup_1)   --->   "%and_ln71_2 = and i1 %seen_v_10, i1 %icmp_ln71_3" [src/spmm_device_fpga.cpp:71]   --->   Operation 101 'and' 'and_ln71_2' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln71 = or i1 %and_ln71, i1 %and_ln71_1" [src/spmm_device_fpga.cpp:71]   --->   Operation 102 'or' 'or_ln71' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node dup_1)   --->   "%or_ln71_1 = or i1 %dup, i1 %and_ln71_2" [src/spmm_device_fpga.cpp:71]   --->   Operation 103 'or' 'or_ln71_1' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.12ns) (out node of the LUT)   --->   "%dup_1 = or i1 %or_ln71_1, i1 %or_ln71" [src/spmm_device_fpga.cpp:71]   --->   Operation 104 'or' 'dup_1' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln81)   --->   "%xor_ln81 = xor i1 %dup_1, i1 1" [src/spmm_device_fpga.cpp:81]   --->   Operation 105 'xor' 'xor_ln81' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%tmp = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %used_2, i32 2, i32 31" [src/spmm_device_fpga.cpp:81]   --->   Operation 106 'partselect' 'tmp' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.83ns)   --->   "%icmp_ln81 = icmp_slt  i30 %tmp, i30 1" [src/spmm_device_fpga.cpp:81]   --->   Operation 107 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81 = and i1 %icmp_ln81, i1 %xor_ln81" [src/spmm_device_fpga.cpp:81]   --->   Operation 108 'and' 'and_ln81' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.38ns)   --->   "%br_ln81 = br i1 %and_ln81, void %for.inc38, void %if.then26_ifconv" [src/spmm_device_fpga.cpp:81]   --->   Operation 109 'br' 'br_ln81' <Predicate = (!icmp_ln57 & icmp_ln60)> <Delay = 0.38>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i32 %used_2" [src/spmm_device_fpga.cpp:82]   --->   Operation 110 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.34ns)   --->   "%icmp_ln82 = icmp_eq  i2 %trunc_ln82, i2 0" [src/spmm_device_fpga.cpp:82]   --->   Operation 111 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (0.22ns)   --->   "%seen_y_9 = select i1 %icmp_ln82, i32 %y, i32 %seen_y_4" [src/spmm_device_fpga.cpp:82]   --->   Operation 112 'select' 'seen_y_9' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.34ns)   --->   "%icmp_ln82_1 = icmp_eq  i2 %trunc_ln82, i2 1" [src/spmm_device_fpga.cpp:82]   --->   Operation 113 'icmp' 'icmp_ln82_1' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.22ns)   --->   "%seen_y_10 = select i1 %icmp_ln82_1, i32 %y, i32 %seen_y_5" [src/spmm_device_fpga.cpp:82]   --->   Operation 114 'select' 'seen_y_10' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.34ns)   --->   "%icmp_ln82_2 = icmp_eq  i2 %trunc_ln82, i2 2" [src/spmm_device_fpga.cpp:82]   --->   Operation 115 'icmp' 'icmp_ln82_2' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.22ns)   --->   "%seen_y_11 = select i1 %icmp_ln82_2, i32 %y, i32 %seen_y_6" [src/spmm_device_fpga.cpp:82]   --->   Operation 116 'select' 'seen_y_11' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1)   --->   "%or_ln82 = or i1 %icmp_ln82_2, i1 %icmp_ln82_1" [src/spmm_device_fpga.cpp:82]   --->   Operation 117 'or' 'or_ln82' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_1 = or i1 %or_ln82, i1 %icmp_ln82" [src/spmm_device_fpga.cpp:82]   --->   Operation 118 'or' 'or_ln82_1' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.22ns)   --->   "%seen_y_12 = select i1 %or_ln82_1, i32 %seen_y_7, i32 %y" [src/spmm_device_fpga.cpp:82]   --->   Operation 119 'select' 'seen_y_12' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node seen_v_14)   --->   "%xor_ln82 = xor i1 %or_ln82_1, i1 1" [src/spmm_device_fpga.cpp:82]   --->   Operation 120 'xor' 'xor_ln82' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.12ns) (out node of the LUT)   --->   "%seen_v_14 = or i1 %seen_v_10, i1 %xor_ln82" [src/spmm_device_fpga.cpp:82]   --->   Operation 121 'or' 'seen_v_14' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.12ns)   --->   "%seen_v_13 = or i1 %icmp_ln82_2, i1 %seen_v_9" [src/spmm_device_fpga.cpp:82]   --->   Operation 122 'or' 'seen_v_13' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.12ns)   --->   "%seen_v_12 = or i1 %icmp_ln82_1, i1 %seen_v_8" [src/spmm_device_fpga.cpp:82]   --->   Operation 123 'or' 'seen_v_12' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.12ns)   --->   "%seen_v_11 = or i1 %icmp_ln82, i1 %seen_v_7" [src/spmm_device_fpga.cpp:82]   --->   Operation 124 'or' 'seen_v_11' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.88ns)   --->   "%used_3 = add i32 %used_2, i32 1" [src/spmm_device_fpga.cpp:84]   --->   Operation 125 'add' 'used_3' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.38ns)   --->   "%store_ln85 = store i1 %seen_v_14, i1 %seen_v_6" [src/spmm_device_fpga.cpp:85]   --->   Operation 126 'store' 'store_ln85' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.38>
ST_10 : Operation 127 [1/1] (0.38ns)   --->   "%store_ln85 = store i1 %seen_v_13, i1 %seen_v_5" [src/spmm_device_fpga.cpp:85]   --->   Operation 127 'store' 'store_ln85' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.38>
ST_10 : Operation 128 [1/1] (0.38ns)   --->   "%store_ln85 = store i1 %seen_v_12, i1 %seen_v_4" [src/spmm_device_fpga.cpp:85]   --->   Operation 128 'store' 'store_ln85' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.38>
ST_10 : Operation 129 [1/1] (0.38ns)   --->   "%store_ln85 = store i1 %seen_v_11, i1 %seen_v" [src/spmm_device_fpga.cpp:85]   --->   Operation 129 'store' 'store_ln85' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.38>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln85 = store i32 %seen_y_12, i32 %seen_y_3" [src/spmm_device_fpga.cpp:85]   --->   Operation 130 'store' 'store_ln85' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln85 = store i32 %seen_y_11, i32 %seen_y_2" [src/spmm_device_fpga.cpp:85]   --->   Operation 131 'store' 'store_ln85' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln85 = store i32 %seen_y_10, i32 %seen_y_1" [src/spmm_device_fpga.cpp:85]   --->   Operation 132 'store' 'store_ln85' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln85 = store i32 %seen_y_9, i32 %seen_y" [src/spmm_device_fpga.cpp:85]   --->   Operation 133 'store' 'store_ln85' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.38ns)   --->   "%store_ln85 = store i32 %used_3, i32 %used" [src/spmm_device_fpga.cpp:85]   --->   Operation 134 'store' 'store_ln85' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.38>
ST_10 : Operation 135 [1/1] (0.38ns)   --->   "%br_ln85 = br void %for.inc38" [src/spmm_device_fpga.cpp:85]   --->   Operation 135 'br' 'br_ln85' <Predicate = (!icmp_ln57 & icmp_ln60 & and_ln81)> <Delay = 0.38>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%tile_ref = phi i1 %dup_1, void %if.then26_ifconv, i1 1, void %for.body4.split, i1 %dup_1, void %for.body14"   --->   Operation 136 'phi' 'tile_ref' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%tile_y_2 = load i32 %tile_y" [src/spmm_device_fpga.cpp:90]   --->   Operation 137 'load' 'tile_y_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%tile_value_2 = load i32 %tile_value" [src/spmm_device_fpga.cpp:90]   --->   Operation 138 'load' 'tile_value_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%pkt_v_value_addr = getelementptr i32 %pkt_v_value, i64 0, i64 %zext_ln57" [src/spmm_device_fpga.cpp:90]   --->   Operation 139 'getelementptr' 'pkt_v_value_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%pkt_v_y_addr = getelementptr i32 %pkt_v_y, i64 0, i64 %zext_ln57" [src/spmm_device_fpga.cpp:90]   --->   Operation 140 'getelementptr' 'pkt_v_y_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.69ns)   --->   "%store_ln90 = store i32 %tile_value_2, i2 %pkt_v_value_addr" [src/spmm_device_fpga.cpp:90]   --->   Operation 141 'store' 'store_ln90' <Predicate = (!icmp_ln57)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 142 [1/1] (0.69ns)   --->   "%store_ln90 = store i32 %tile_y_2, i2 %pkt_v_y_addr" [src/spmm_device_fpga.cpp:90]   --->   Operation 142 'store' 'store_ln90' <Predicate = (!icmp_ln57)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%pkt_ref_addr = getelementptr i1 %pkt_ref, i64 0, i64 %zext_ln57" [src/spmm_device_fpga.cpp:91]   --->   Operation 143 'getelementptr' 'pkt_ref_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.63ns)   --->   "%store_ln91 = store i1 %tile_ref, i2 %pkt_ref_addr" [src/spmm_device_fpga.cpp:91]   --->   Operation 144 'store' 'store_ln91' <Predicate = (!icmp_ln57)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.body4" [src/spmm_device_fpga.cpp:57]   --->   Operation 145 'br' 'br_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 146 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ seen_v_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seen_v_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seen_v_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seen_v_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pkt_v_value]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pkt_v_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pkt_ref]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pointer]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nnz]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ col_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                    (alloca           ) [ 01000000000]
used                 (alloca           ) [ 01111111111]
seen_y               (alloca           ) [ 01111111111]
seen_y_1             (alloca           ) [ 01111111111]
seen_y_2             (alloca           ) [ 01111111111]
seen_y_3             (alloca           ) [ 01111111111]
seen_v               (alloca           ) [ 01111111111]
seen_v_4             (alloca           ) [ 01111111111]
seen_v_5             (alloca           ) [ 01111111111]
seen_v_6             (alloca           ) [ 01111111111]
tile_y               (alloca           ) [ 01111111111]
tile_value           (alloca           ) [ 01111111111]
specinterface_ln0    (specinterface    ) [ 00000000000]
specinterface_ln0    (specinterface    ) [ 00000000000]
col_idx_read         (read             ) [ 00000000000]
a_val_read           (read             ) [ 00000000000]
nnz_read             (read             ) [ 00000000000]
pointer_read         (read             ) [ 00000000000]
seen_v_reload_read   (read             ) [ 00000000000]
seen_v_1_reload_read (read             ) [ 00000000000]
seen_v_2_reload_read (read             ) [ 00000000000]
seen_v_3_reload_read (read             ) [ 00000000000]
store_ln0            (store            ) [ 00000000000]
store_ln0            (store            ) [ 00000000000]
store_ln0            (store            ) [ 00000000000]
store_ln0            (store            ) [ 00000000000]
store_ln0            (store            ) [ 00000000000]
store_ln0            (store            ) [ 00000000000]
br_ln0               (br               ) [ 00000000000]
i_4                  (load             ) [ 01111111111]
icmp_ln57            (icmp             ) [ 01111111111]
add_ln57             (add              ) [ 00000000000]
br_ln57              (br               ) [ 00000000000]
trunc_ln59           (trunc            ) [ 00000000000]
zext_ln59            (zext             ) [ 00000000000]
idx                  (add              ) [ 00000000000]
icmp_ln60            (icmp             ) [ 01111111111]
br_ln60              (br               ) [ 01111111111]
shl_ln               (bitconcatenate   ) [ 00000000000]
zext_ln62            (zext             ) [ 00000000000]
add_ln62             (add              ) [ 00000000000]
trunc_ln2            (partselect       ) [ 00000000000]
sext_ln62            (sext             ) [ 00000000000]
gmem2_addr           (getelementptr    ) [ 01111111110]
add_ln63             (add              ) [ 00000000000]
trunc_ln3            (partselect       ) [ 00000000000]
sext_ln63            (sext             ) [ 00000000000]
gmem1_addr           (getelementptr    ) [ 01111111110]
store_ln57           (store            ) [ 00000000000]
gmem2_load_req       (readreq          ) [ 00000000000]
y_req                (readreq          ) [ 00000000000]
gmem2_addr_read      (read             ) [ 00000000000]
v                    (bitcast          ) [ 00000000000]
y                    (read             ) [ 01000000001]
store_ln81           (store            ) [ 00000000000]
store_ln81           (store            ) [ 00000000000]
used_2               (load             ) [ 00000000000]
seen_y_4             (load             ) [ 00000000000]
seen_y_5             (load             ) [ 00000000000]
seen_y_6             (load             ) [ 00000000000]
seen_y_7             (load             ) [ 00000000000]
seen_v_7             (load             ) [ 00000000000]
seen_v_8             (load             ) [ 00000000000]
seen_v_9             (load             ) [ 00000000000]
seen_v_10            (load             ) [ 00000000000]
empty                (speclooptripcount) [ 00000000000]
zext_ln57            (zext             ) [ 00000000000]
specpipeline_ln58    (specpipeline     ) [ 00000000000]
specloopname_ln38    (specloopname     ) [ 00000000000]
icmp_ln71            (icmp             ) [ 00000000000]
dup                  (and              ) [ 00000000000]
icmp_ln71_1          (icmp             ) [ 00000000000]
and_ln71             (and              ) [ 00000000000]
icmp_ln71_2          (icmp             ) [ 00000000000]
and_ln71_1           (and              ) [ 00000000000]
icmp_ln71_3          (icmp             ) [ 00000000000]
and_ln71_2           (and              ) [ 00000000000]
or_ln71              (or               ) [ 00000000000]
or_ln71_1            (or               ) [ 00000000000]
dup_1                (or               ) [ 00000000000]
xor_ln81             (xor              ) [ 00000000000]
tmp                  (partselect       ) [ 00000000000]
icmp_ln81            (icmp             ) [ 00000000000]
and_ln81             (and              ) [ 01000000001]
br_ln81              (br               ) [ 00000000000]
trunc_ln82           (trunc            ) [ 00000000000]
icmp_ln82            (icmp             ) [ 00000000000]
seen_y_9             (select           ) [ 00000000000]
icmp_ln82_1          (icmp             ) [ 00000000000]
seen_y_10            (select           ) [ 00000000000]
icmp_ln82_2          (icmp             ) [ 00000000000]
seen_y_11            (select           ) [ 00000000000]
or_ln82              (or               ) [ 00000000000]
or_ln82_1            (or               ) [ 00000000000]
seen_y_12            (select           ) [ 00000000000]
xor_ln82             (xor              ) [ 00000000000]
seen_v_14            (or               ) [ 00000000000]
seen_v_13            (or               ) [ 00000000000]
seen_v_12            (or               ) [ 00000000000]
seen_v_11            (or               ) [ 00000000000]
used_3               (add              ) [ 00000000000]
store_ln85           (store            ) [ 00000000000]
store_ln85           (store            ) [ 00000000000]
store_ln85           (store            ) [ 00000000000]
store_ln85           (store            ) [ 00000000000]
store_ln85           (store            ) [ 00000000000]
store_ln85           (store            ) [ 00000000000]
store_ln85           (store            ) [ 00000000000]
store_ln85           (store            ) [ 00000000000]
store_ln85           (store            ) [ 00000000000]
br_ln85              (br               ) [ 00000000000]
tile_ref             (phi              ) [ 01111111111]
tile_y_2             (load             ) [ 00000000000]
tile_value_2         (load             ) [ 00000000000]
pkt_v_value_addr     (getelementptr    ) [ 00000000000]
pkt_v_y_addr         (getelementptr    ) [ 00000000000]
store_ln90           (store            ) [ 00000000000]
store_ln90           (store            ) [ 00000000000]
pkt_ref_addr         (getelementptr    ) [ 00000000000]
store_ln91           (store            ) [ 00000000000]
br_ln57              (br               ) [ 00000000000]
ret_ln0              (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="seen_v_3_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seen_v_3_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="seen_v_2_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seen_v_2_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="seen_v_1_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seen_v_1_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="seen_v_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seen_v_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pkt_v_value">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pkt_v_value"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pkt_v_y">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pkt_v_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pkt_ref">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pkt_ref"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pointer">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointer"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nnz">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnz"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="a_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="gmem2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="col_idx">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_idx"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="gmem1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="used_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="used/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="seen_y_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seen_y/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="seen_y_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seen_y_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="seen_y_2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seen_y_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="seen_y_3_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seen_y_3/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="seen_v_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seen_v/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="seen_v_4_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seen_v_4/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="seen_v_5_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seen_v_5/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="seen_v_6_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seen_v_6/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tile_y_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_y/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tile_value_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_value/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="col_idx_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_idx_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="a_val_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_val_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="nnz_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nnz_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="pointer_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pointer_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="seen_v_reload_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="seen_v_reload_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="seen_v_1_reload_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="seen_v_1_reload_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="seen_v_2_reload_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="seen_v_2_reload_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="seen_v_3_reload_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="seen_v_3_reload_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_readreq_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="1"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem2_load_req/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_readreq_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="1"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="y_req/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="gmem2_addr_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="8"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem2_addr_read/9 "/>
</bind>
</comp>

<comp id="211" class="1004" name="y_read_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="8"/>
<pin id="214" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y/9 "/>
</bind>
</comp>

<comp id="216" class="1004" name="pkt_v_value_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="3" slack="0"/>
<pin id="220" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pkt_v_value_addr/10 "/>
</bind>
</comp>

<comp id="223" class="1004" name="pkt_v_y_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="3" slack="0"/>
<pin id="227" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pkt_v_y_addr/10 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln90_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/10 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln90_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/10 "/>
</bind>
</comp>

<comp id="242" class="1004" name="pkt_ref_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="3" slack="0"/>
<pin id="246" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pkt_ref_addr/10 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln91_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/10 "/>
</bind>
</comp>

<comp id="255" class="1005" name="tile_ref_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="9"/>
<pin id="257" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tile_ref (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="tile_ref_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="1" slack="9"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="4" bw="1" slack="0"/>
<pin id="265" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tile_ref/10 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln0_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln0_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln0_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln0_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln0_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln0_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="3" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="i_4_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="0"/>
<pin id="301" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln57_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="0"/>
<pin id="304" dir="0" index="1" bw="3" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln57_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln59_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="3" slack="0"/>
<pin id="316" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln59_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="idx_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln60_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="shl_ln_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="34" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln62_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="34" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln62_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="34" slack="0"/>
<pin id="348" dir="0" index="1" bw="64" slack="0"/>
<pin id="349" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="62" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="0"/>
<pin id="355" dir="0" index="2" bw="3" slack="0"/>
<pin id="356" dir="0" index="3" bw="7" slack="0"/>
<pin id="357" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sext_ln62_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="62" slack="0"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="gmem2_addr_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="62" slack="0"/>
<pin id="369" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln63_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="34" slack="0"/>
<pin id="374" dir="0" index="1" bw="64" slack="0"/>
<pin id="375" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="trunc_ln3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="62" slack="0"/>
<pin id="380" dir="0" index="1" bw="64" slack="0"/>
<pin id="381" dir="0" index="2" bw="3" slack="0"/>
<pin id="382" dir="0" index="3" bw="7" slack="0"/>
<pin id="383" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sext_ln63_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="62" slack="0"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="gmem1_addr_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="62" slack="0"/>
<pin id="395" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln57_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="3" slack="0"/>
<pin id="400" dir="0" index="1" bw="3" slack="0"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="v_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v/9 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln81_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="8"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/9 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln81_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="8"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/9 "/>
</bind>
</comp>

<comp id="417" class="1004" name="used_2_load_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="9"/>
<pin id="419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="used_2/10 "/>
</bind>
</comp>

<comp id="420" class="1004" name="seen_y_4_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="9"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seen_y_4/10 "/>
</bind>
</comp>

<comp id="423" class="1004" name="seen_y_5_load_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="9"/>
<pin id="425" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seen_y_5/10 "/>
</bind>
</comp>

<comp id="426" class="1004" name="seen_y_6_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="9"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seen_y_6/10 "/>
</bind>
</comp>

<comp id="429" class="1004" name="seen_y_7_load_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="9"/>
<pin id="431" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seen_y_7/10 "/>
</bind>
</comp>

<comp id="432" class="1004" name="seen_v_7_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="9"/>
<pin id="434" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seen_v_7/10 "/>
</bind>
</comp>

<comp id="435" class="1004" name="seen_v_8_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="9"/>
<pin id="437" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seen_v_8/10 "/>
</bind>
</comp>

<comp id="438" class="1004" name="seen_v_9_load_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="9"/>
<pin id="440" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seen_v_9/10 "/>
</bind>
</comp>

<comp id="441" class="1004" name="seen_v_10_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="9"/>
<pin id="443" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seen_v_10/10 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln57_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="3" slack="9"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/10 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln71_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="1"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/10 "/>
</bind>
</comp>

<comp id="455" class="1004" name="dup_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="dup/10 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln71_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="1"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_1/10 "/>
</bind>
</comp>

<comp id="466" class="1004" name="and_ln71_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln71/10 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp_ln71_2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="1"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_2/10 "/>
</bind>
</comp>

<comp id="477" class="1004" name="and_ln71_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln71_1/10 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln71_3_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="1"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_3/10 "/>
</bind>
</comp>

<comp id="488" class="1004" name="and_ln71_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln71_2/10 "/>
</bind>
</comp>

<comp id="494" class="1004" name="or_ln71_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71/10 "/>
</bind>
</comp>

<comp id="500" class="1004" name="or_ln71_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71_1/10 "/>
</bind>
</comp>

<comp id="506" class="1004" name="dup_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="dup_1/10 "/>
</bind>
</comp>

<comp id="514" class="1004" name="xor_ln81_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln81/10 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="30" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="0" index="2" bw="3" slack="0"/>
<pin id="524" dir="0" index="3" bw="6" slack="0"/>
<pin id="525" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="530" class="1004" name="icmp_ln81_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="30" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/10 "/>
</bind>
</comp>

<comp id="536" class="1004" name="and_ln81_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln81/10 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln82_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82/10 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln82_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="2" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/10 "/>
</bind>
</comp>

<comp id="552" class="1004" name="seen_y_9_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="1"/>
<pin id="555" dir="0" index="2" bw="32" slack="0"/>
<pin id="556" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="seen_y_9/10 "/>
</bind>
</comp>

<comp id="559" class="1004" name="icmp_ln82_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="2" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82_1/10 "/>
</bind>
</comp>

<comp id="565" class="1004" name="seen_y_10_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="1"/>
<pin id="568" dir="0" index="2" bw="32" slack="0"/>
<pin id="569" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="seen_y_10/10 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln82_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="2" slack="0"/>
<pin id="574" dir="0" index="1" bw="2" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82_2/10 "/>
</bind>
</comp>

<comp id="578" class="1004" name="seen_y_11_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="1"/>
<pin id="581" dir="0" index="2" bw="32" slack="0"/>
<pin id="582" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="seen_y_11/10 "/>
</bind>
</comp>

<comp id="585" class="1004" name="or_ln82_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82/10 "/>
</bind>
</comp>

<comp id="591" class="1004" name="or_ln82_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82_1/10 "/>
</bind>
</comp>

<comp id="597" class="1004" name="seen_y_12_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="0" index="2" bw="32" slack="1"/>
<pin id="601" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="seen_y_12/10 "/>
</bind>
</comp>

<comp id="604" class="1004" name="xor_ln82_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln82/10 "/>
</bind>
</comp>

<comp id="610" class="1004" name="seen_v_14_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="seen_v_14/10 "/>
</bind>
</comp>

<comp id="616" class="1004" name="seen_v_13_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="seen_v_13/10 "/>
</bind>
</comp>

<comp id="622" class="1004" name="seen_v_12_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="seen_v_12/10 "/>
</bind>
</comp>

<comp id="628" class="1004" name="seen_v_11_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="seen_v_11/10 "/>
</bind>
</comp>

<comp id="634" class="1004" name="used_3_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="used_3/10 "/>
</bind>
</comp>

<comp id="640" class="1004" name="store_ln85_store_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="9"/>
<pin id="643" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/10 "/>
</bind>
</comp>

<comp id="645" class="1004" name="store_ln85_store_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="9"/>
<pin id="648" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/10 "/>
</bind>
</comp>

<comp id="650" class="1004" name="store_ln85_store_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="9"/>
<pin id="653" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/10 "/>
</bind>
</comp>

<comp id="655" class="1004" name="store_ln85_store_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="9"/>
<pin id="658" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/10 "/>
</bind>
</comp>

<comp id="660" class="1004" name="store_ln85_store_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="0"/>
<pin id="662" dir="0" index="1" bw="32" slack="9"/>
<pin id="663" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/10 "/>
</bind>
</comp>

<comp id="665" class="1004" name="store_ln85_store_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="0" index="1" bw="32" slack="9"/>
<pin id="668" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/10 "/>
</bind>
</comp>

<comp id="670" class="1004" name="store_ln85_store_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="9"/>
<pin id="673" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/10 "/>
</bind>
</comp>

<comp id="675" class="1004" name="store_ln85_store_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="0"/>
<pin id="677" dir="0" index="1" bw="32" slack="9"/>
<pin id="678" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/10 "/>
</bind>
</comp>

<comp id="680" class="1004" name="store_ln85_store_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="0" index="1" bw="32" slack="9"/>
<pin id="683" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/10 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tile_y_2_load_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="9"/>
<pin id="687" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_y_2/10 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tile_value_2_load_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="9"/>
<pin id="691" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_value_2/10 "/>
</bind>
</comp>

<comp id="693" class="1005" name="i_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="3" slack="0"/>
<pin id="695" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="700" class="1005" name="used_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="used "/>
</bind>
</comp>

<comp id="707" class="1005" name="seen_y_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="9"/>
<pin id="709" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="seen_y "/>
</bind>
</comp>

<comp id="713" class="1005" name="seen_y_1_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="9"/>
<pin id="715" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="seen_y_1 "/>
</bind>
</comp>

<comp id="719" class="1005" name="seen_y_2_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="9"/>
<pin id="721" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="seen_y_2 "/>
</bind>
</comp>

<comp id="725" class="1005" name="seen_y_3_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="9"/>
<pin id="727" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="seen_y_3 "/>
</bind>
</comp>

<comp id="731" class="1005" name="seen_v_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="seen_v "/>
</bind>
</comp>

<comp id="738" class="1005" name="seen_v_4_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="seen_v_4 "/>
</bind>
</comp>

<comp id="745" class="1005" name="seen_v_5_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="seen_v_5 "/>
</bind>
</comp>

<comp id="752" class="1005" name="seen_v_6_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="seen_v_6 "/>
</bind>
</comp>

<comp id="759" class="1005" name="tile_y_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="8"/>
<pin id="761" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tile_y "/>
</bind>
</comp>

<comp id="765" class="1005" name="tile_value_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="8"/>
<pin id="767" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tile_value "/>
</bind>
</comp>

<comp id="771" class="1005" name="i_4_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="3" slack="9"/>
<pin id="773" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="776" class="1005" name="icmp_ln57_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

<comp id="780" class="1005" name="icmp_ln60_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="1"/>
<pin id="782" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln60 "/>
</bind>
</comp>

<comp id="784" class="1005" name="gmem2_addr_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="1"/>
<pin id="786" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="790" class="1005" name="gmem1_addr_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="796" class="1005" name="y_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="1"/>
<pin id="798" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="46" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="46" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="50" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="50" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="50" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="68" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="68" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="70" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="70" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="94" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="94" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="216" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="223" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="12" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="94" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="242" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="82" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="267"><net_src comp="255" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="259" pin="6"/><net_sink comp="249" pin=1"/></net>

<net id="273"><net_src comp="186" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="180" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="174" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="168" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="32" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="52" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="54" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="299" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="56" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="299" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="162" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="156" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="58" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="322" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="60" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="345"><net_src comp="334" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="150" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="62" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="346" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="64" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="66" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="365"><net_src comp="352" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="20" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="362" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="342" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="144" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="384"><net_src comp="62" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="372" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="64" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="66" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="391"><net_src comp="378" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="24" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="388" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="308" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="206" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="211" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="447"><net_src comp="444" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="454"><net_src comp="420" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="432" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="450" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="423" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="435" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="461" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="426" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="438" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="429" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="441" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="483" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="466" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="477" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="455" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="488" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="494" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="512"><net_src comp="506" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="513"><net_src comp="506" pin="2"/><net_sink comp="259" pin=4"/></net>

<net id="518"><net_src comp="506" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="82" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="526"><net_src comp="84" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="417" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="528"><net_src comp="64" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="529"><net_src comp="86" pin="0"/><net_sink comp="520" pin=3"/></net>

<net id="534"><net_src comp="520" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="88" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="514" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="417" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="542" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="60" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="420" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="542" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="90" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="570"><net_src comp="559" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="423" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="576"><net_src comp="542" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="92" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="583"><net_src comp="572" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="426" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="589"><net_src comp="572" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="559" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="546" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="602"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="429" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="608"><net_src comp="591" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="82" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="441" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="604" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="572" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="438" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="559" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="435" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="546" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="432" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="417" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="26" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="610" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="649"><net_src comp="616" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="654"><net_src comp="622" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="659"><net_src comp="628" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="664"><net_src comp="597" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="669"><net_src comp="578" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="674"><net_src comp="565" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="679"><net_src comp="552" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="684"><net_src comp="634" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="685" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="692"><net_src comp="689" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="696"><net_src comp="96" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="699"><net_src comp="693" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="703"><net_src comp="100" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="706"><net_src comp="700" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="710"><net_src comp="104" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="716"><net_src comp="108" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="722"><net_src comp="112" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="728"><net_src comp="116" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="734"><net_src comp="120" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="737"><net_src comp="731" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="741"><net_src comp="124" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="744"><net_src comp="738" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="748"><net_src comp="128" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="751"><net_src comp="745" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="755"><net_src comp="132" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="758"><net_src comp="752" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="762"><net_src comp="136" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="768"><net_src comp="140" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="774"><net_src comp="299" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="779"><net_src comp="302" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="328" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="366" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="793"><net_src comp="392" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="799"><net_src comp="211" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="802"><net_src comp="796" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="803"><net_src comp="796" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="804"><net_src comp="796" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="805"><net_src comp="796" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="806"><net_src comp="796" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="807"><net_src comp="796" pin="1"/><net_sink comp="597" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pkt_v_value | {10 }
	Port: pkt_v_y | {10 }
	Port: pkt_ref | {10 }
 - Input state : 
	Port: set_tile_broadcast_Pipeline_copy_tile_loop : seen_v_3_reload | {1 }
	Port: set_tile_broadcast_Pipeline_copy_tile_loop : seen_v_2_reload | {1 }
	Port: set_tile_broadcast_Pipeline_copy_tile_loop : seen_v_1_reload | {1 }
	Port: set_tile_broadcast_Pipeline_copy_tile_loop : seen_v_reload | {1 }
	Port: set_tile_broadcast_Pipeline_copy_tile_loop : pointer | {1 }
	Port: set_tile_broadcast_Pipeline_copy_tile_loop : nnz | {1 }
	Port: set_tile_broadcast_Pipeline_copy_tile_loop : a_val | {1 }
	Port: set_tile_broadcast_Pipeline_copy_tile_loop : gmem2 | {2 3 4 5 6 7 8 9 }
	Port: set_tile_broadcast_Pipeline_copy_tile_loop : col_idx | {1 }
	Port: set_tile_broadcast_Pipeline_copy_tile_loop : gmem1 | {2 3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_4 : 1
		icmp_ln57 : 2
		add_ln57 : 2
		br_ln57 : 3
		trunc_ln59 : 2
		zext_ln59 : 3
		idx : 4
		icmp_ln60 : 5
		br_ln60 : 6
		shl_ln : 5
		zext_ln62 : 6
		add_ln62 : 7
		trunc_ln2 : 8
		sext_ln62 : 9
		gmem2_addr : 10
		add_ln63 : 7
		trunc_ln3 : 8
		sext_ln63 : 9
		gmem1_addr : 10
		store_ln57 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		store_ln81 : 1
	State 10
		icmp_ln71 : 1
		dup : 2
		icmp_ln71_1 : 1
		and_ln71 : 2
		icmp_ln71_2 : 1
		and_ln71_1 : 2
		icmp_ln71_3 : 1
		and_ln71_2 : 2
		or_ln71 : 2
		or_ln71_1 : 2
		dup_1 : 2
		xor_ln81 : 2
		tmp : 1
		icmp_ln81 : 2
		and_ln81 : 2
		br_ln81 : 2
		trunc_ln82 : 1
		icmp_ln82 : 2
		seen_y_9 : 3
		icmp_ln82_1 : 2
		seen_y_10 : 3
		icmp_ln82_2 : 2
		seen_y_11 : 3
		or_ln82 : 3
		or_ln82_1 : 3
		seen_y_12 : 3
		xor_ln82 : 3
		seen_v_14 : 3
		seen_v_13 : 3
		seen_v_12 : 3
		seen_v_11 : 3
		used_3 : 1
		store_ln85 : 3
		store_ln85 : 3
		store_ln85 : 3
		store_ln85 : 3
		store_ln85 : 4
		store_ln85 : 4
		store_ln85 : 4
		store_ln85 : 4
		store_ln85 : 2
		tile_ref : 3
		pkt_v_value_addr : 1
		pkt_v_y_addr : 1
		store_ln90 : 2
		store_ln90 : 2
		pkt_ref_addr : 1
		store_ln91 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |          add_ln57_fu_308         |    0    |    10   |
|          |            idx_fu_322            |    0    |    39   |
|    add   |          add_ln62_fu_346         |    0    |    71   |
|          |          add_ln63_fu_372         |    0    |    71   |
|          |           used_3_fu_634          |    0    |    39   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln57_fu_302         |    0    |    8    |
|          |         icmp_ln60_fu_328         |    0    |    20   |
|          |         icmp_ln71_fu_450         |    0    |    20   |
|          |        icmp_ln71_1_fu_461        |    0    |    20   |
|   icmp   |        icmp_ln71_2_fu_472        |    0    |    20   |
|          |        icmp_ln71_3_fu_483        |    0    |    20   |
|          |         icmp_ln81_fu_530         |    0    |    19   |
|          |         icmp_ln82_fu_546         |    0    |    8    |
|          |        icmp_ln82_1_fu_559        |    0    |    8    |
|          |        icmp_ln82_2_fu_572        |    0    |    8    |
|----------|----------------------------------|---------|---------|
|          |          seen_y_9_fu_552         |    0    |    32   |
|  select  |         seen_y_10_fu_565         |    0    |    32   |
|          |         seen_y_11_fu_578         |    0    |    32   |
|          |         seen_y_12_fu_597         |    0    |    32   |
|----------|----------------------------------|---------|---------|
|          |          or_ln71_fu_494          |    0    |    2    |
|          |         or_ln71_1_fu_500         |    0    |    2    |
|          |           dup_1_fu_506           |    0    |    2    |
|          |          or_ln82_fu_585          |    0    |    2    |
|    or    |         or_ln82_1_fu_591         |    0    |    2    |
|          |         seen_v_14_fu_610         |    0    |    2    |
|          |         seen_v_13_fu_616         |    0    |    2    |
|          |         seen_v_12_fu_622         |    0    |    2    |
|          |         seen_v_11_fu_628         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |            dup_fu_455            |    0    |    2    |
|          |          and_ln71_fu_466         |    0    |    2    |
|    and   |         and_ln71_1_fu_477        |    0    |    2    |
|          |         and_ln71_2_fu_488        |    0    |    2    |
|          |          and_ln81_fu_536         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    xor   |          xor_ln81_fu_514         |    0    |    2    |
|          |          xor_ln82_fu_604         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |     col_idx_read_read_fu_144     |    0    |    0    |
|          |      a_val_read_read_fu_150      |    0    |    0    |
|          |       nnz_read_read_fu_156       |    0    |    0    |
|          |     pointer_read_read_fu_162     |    0    |    0    |
|   read   |  seen_v_reload_read_read_fu_168  |    0    |    0    |
|          | seen_v_1_reload_read_read_fu_174 |    0    |    0    |
|          | seen_v_2_reload_read_read_fu_180 |    0    |    0    |
|          | seen_v_3_reload_read_read_fu_186 |    0    |    0    |
|          |    gmem2_addr_read_read_fu_206   |    0    |    0    |
|          |           y_read_fu_211          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_192        |    0    |    0    |
|          |        grp_readreq_fu_199        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |         trunc_ln59_fu_314        |    0    |    0    |
|          |         trunc_ln82_fu_542        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         zext_ln59_fu_318         |    0    |    0    |
|   zext   |         zext_ln62_fu_342         |    0    |    0    |
|          |         zext_ln57_fu_444         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|           shl_ln_fu_334          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         trunc_ln2_fu_352         |    0    |    0    |
|partselect|         trunc_ln3_fu_378         |    0    |    0    |
|          |            tmp_fu_520            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   sext   |         sext_ln62_fu_362         |    0    |    0    |
|          |         sext_ln63_fu_388         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   541   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|gmem1_addr_reg_790|   32   |
|gmem2_addr_reg_784|   32   |
|    i_4_reg_771   |    3   |
|     i_reg_693    |    3   |
| icmp_ln57_reg_776|    1   |
| icmp_ln60_reg_780|    1   |
| seen_v_4_reg_738 |    1   |
| seen_v_5_reg_745 |    1   |
| seen_v_6_reg_752 |    1   |
|  seen_v_reg_731  |    1   |
| seen_y_1_reg_713 |   32   |
| seen_y_2_reg_719 |   32   |
| seen_y_3_reg_725 |   32   |
|  seen_y_reg_707  |   32   |
| tile_ref_reg_255 |    1   |
|tile_value_reg_765|   32   |
|  tile_y_reg_759  |   32   |
|   used_reg_700   |   32   |
|     y_reg_796    |   32   |
+------------------+--------+
|       Total      |   333  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   541  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   333  |    -   |
+-----------+--------+--------+
|   Total   |   333  |   541  |
+-----------+--------+--------+
