Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Oct 25 23:33:14 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                3.60e-02    0.207 1.34e+07    0.256 100.0
  U2_RST_MUX (MUX2X1_5)                9.65e-06 4.18e-05 1.19e+04 6.34e-05   0.0
  U1_RST_MUX (MUX2X1_6)                9.65e-06 4.18e-05 1.24e+04 6.39e-05   0.0
  U0_RST_MUX (MUX2X1_0)                5.79e-05 4.52e-05 1.15e+04 1.15e-04   0.0
  U3_TX_MUX (MUX2X1_2)                 9.83e-06 2.21e-06 1.27e+04 2.47e-05   0.0
  U2_RX_MUX (MUX2X1_3)                 2.30e-04 6.98e-05 1.15e+04 3.12e-04   0.1
  U1_UART_MUX (MUX2X1_4)               2.58e-03 9.39e-04 1.15e+04 3.53e-03   1.4
  U0_REF_MUX (MUX2X1_1)                1.93e-02 1.29e-03 1.14e+04 2.06e-02   8.1
  U0_CLK_GATE (CLK_GATE)               1.84e-03 4.69e-03 3.73e+04 6.56e-03   2.6
  U0_ALU (ALU_Op_Width8_Fun_Width4_Out_Width16_test_1)
                                       7.62e-04 1.61e-02 4.27e+06 2.12e-02   8.3
    mult_54 (ALU_Op_Width8_Fun_Width4_Out_Width16_DW02_mult_0)
                                       9.08e-05 2.61e-05 1.65e+06 1.77e-03   0.7
    add_48 (ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_add_0)
                                       9.92e-06 1.60e-04 2.05e+05 3.75e-04   0.1
    sub_51 (ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_sub_0)
                                       2.43e-05 1.07e-04 2.48e+05 3.79e-04   0.1
    div_57 (ALU_Op_Width8_Fun_Width4_Out_Width16_DW_div_uns_0)
                                       2.09e-04 5.80e-04 1.24e+06 2.03e-03   0.8
  U0_RegFile (RegFile_Data8_Depth8_Addr3_test_1)
                                       2.20e-03 5.92e-02 1.95e+06 6.33e-02  24.7
  U0_SYS_CTRL (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3_test_1)
                                       1.07e-03 1.21e-02 5.54e+05 1.37e-02   5.4
  U0_UART (UART_Data_Width8_Prescale_Width6_test_1)
                                       2.30e-03 7.08e-03 2.58e+06 1.20e-02   4.7
    U0_UART_RX (UART_RX_Data_Width8_Prescale_Width6_test_1)
                                       1.79e-03 5.33e-03 1.84e+06 8.96e-03   3.5
      U_Stop (Stop_Check_test_1)       2.73e-04 1.98e-04 3.05e+04 5.01e-04   0.2
      U_Start (Start_Check_test_1)     7.30e-06 1.80e-04 2.54e+04 2.13e-04   0.1
      U_Deserializer (Deserializer_Data_Width8_Prescale_Width6_test_1)
                                       9.48e-05 1.35e-03 2.87e+05 1.73e-03   0.7
      U_Counter (Edge_Bit_Counter_Prescale_Width6_test_1)
                                       1.71e-04 1.41e-03 4.02e+05 1.98e-03   0.8
      U_Sampler (Data_Sampling_Prescale_Width6_test_1)
                                       2.04e-04 1.18e-03 5.57e+05 1.94e-03   0.8
      U_Parity_Check (Parity_Check_Data_Width8_test_1)
                                       4.66e-04 2.24e-04 1.32e+05 8.22e-04   0.3
      U_RX_FSM (UART_RX_FSM_test_1)    1.89e-04 7.62e-04 4.05e+05 1.36e-03   0.5
    U0_UART_TX (UART_TX_Data_Width8_test_1)
                                       4.75e-04 1.72e-03 7.31e+05 2.93e-03   1.1
      U_MUX (UART_MUX_test_1)          1.45e-05 8.34e-05 4.29e+04 1.41e-04   0.1
      U_Parity (Parity_Calc_Data_Width8_test_1)
                                       1.37e-05 6.52e-04 3.01e+05 9.67e-04   0.4
      U_TX_FSM (UART_TX_FSM_test_1)    1.11e-06 2.62e-04 1.08e+05 3.71e-04   0.1
      U_Serializer (Serializer_Data_Width8_test_1)
                                       8.76e-05 7.02e-04 2.74e+05 1.06e-03   0.4
  U1_RX_ClkDiv (ClkDiv_test_1)         5.23e-04 1.12e-02 5.69e+05 1.23e-02   4.8
    add_48 (ClkDiv_1_DW01_inc_0)       3.81e-05 3.18e-05 8.17e+04 1.52e-04   0.1
  U0_CLK_MUX (CLKDIV_MUX)              1.63e-05 1.60e-05 4.74e+04 7.98e-05   0.0
  U0_TX_ClkDiv (ClkDiv_test_0)         9.56e-04 1.26e-02 5.50e+05 1.41e-02   5.5
    add_48 (ClkDiv_0_DW01_inc_0)       8.70e-05 2.84e-04 8.29e+04 4.54e-04   0.2
  U0_PULSE_GEN (PULSE_GEN_test_1)      5.73e-08 1.23e-04 3.13e+04 1.54e-04   0.1
  U0_ASYNC_FIFO (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3_test_1)
                                       2.08e-03 6.75e-02 2.43e+06 7.20e-02  28.1
    U_SYNC_R2W (DF_SYNC_test_0)        2.77e-05 6.56e-03 1.10e+05 6.70e-03   2.6
    U_FIFO_RD (FIFO_RD_test_1)         9.25e-07 2.73e-04 2.07e+05 4.81e-04   0.2
    U_SYNC_W2R (DF_SYNC_test_1)        2.07e-07 5.37e-04 1.07e+05 6.44e-04   0.3
    U_FIFO_WR (FIFO_WR_test_1)         5.28e-05 3.02e-03 1.94e+05 3.27e-03   1.3
    U_FIFO_MEM (FIFO_MEM_CNTRL_Data_Width8_FIFO_DEPTH8_Address3_test_1)
                                       1.80e-03 5.71e-02 1.80e+06 6.07e-02  23.7
  U0_RX_DATA_SYNC (DATA_SYNC_test_1)   1.06e-04 9.34e-03 2.11e+05 9.66e-03   3.8
  U1_UART_RST_SYNC (RST_SYNC_test_1)   1.88e-05 2.30e-03 2.97e+04 2.35e-03   0.9
  U0_REF_RST_SYNC (RST_SYNC_test_0)    1.65e-05 2.10e-03 3.00e+04 2.15e-03   0.8
1
