// Seed: 2558660
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input wor id_2,
    input tri1 id_3
    , id_7,
    output tri id_4,
    input wand id_5
);
endmodule
module module_1 (
    input wor id_0,
    output logic id_1[-1 : -1],
    output logic id_2,
    output supply1 id_3,
    input uwire id_4,
    input tri1 id_5[-1 : -1 'b0],
    output wire id_6,
    input tri id_7,
    output tri0 id_8,
    output uwire id_9
    , id_14,
    output wor id_10,
    input uwire id_11,
    output wire id_12
);
  logic id_15;
  reg   id_16;
  always
    if (1);
    else begin : LABEL_0
      #1 if (-1'd0) id_16 <= -1;
    end
  module_0 modCall_1 (
      id_5,
      id_5,
      id_0,
      id_5,
      id_9,
      id_7
  );
  assign modCall_1.id_1 = 0;
  initial begin : LABEL_1
    begin : LABEL_2
      if (-1);
      else if (-1) id_2 = "";
      else id_1 = -1;
    end
  end
endmodule
