0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_4/lab6_1_4.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_4/lab6_1_4.srcs/sim_1/imports/lab6/GenerateClock.v,1541677725,verilog,,C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_4/lab6_1_4.srcs/sources_1/new/Parallel_in_serial_out_load_enable_behavior.v,,GenerateClock,,,,,,,,
C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_4/lab6_1_4.srcs/sim_1/new/Parallel_in_serial_out_load_enable_behavior_tb.v,1541684159,verilog,,,,Parallel_in_serial_out_load_enable_behavior_tb,,,,,,,,
C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_4/lab6_1_4.srcs/sources_1/new/Parallel_in_serial_out_load_enable_behavior.v,1541683460,verilog,,C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_4/lab6_1_4.srcs/sim_1/new/Parallel_in_serial_out_load_enable_behavior_tb.v,,Parallel_in_serial_out_load_enable_behavior,,,,,,,,
