xmverilog(64): 17.10-s001: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	xmverilog	17.10-s001: Started on Feb 27, 2024 at 21:49:45 EST
xmverilog
	../testbench/multiplier_booth_4-bit_tb.v
	+access+r
	+gui
file: ../testbench/multiplier_booth_4-bit_tb.v
	module worklib.multiplier_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.mult_booth:v <0x03edcec2>
			streams:   4, words:  4838
		worklib.multiplier_tb:v <0x199caeca>
			streams:   6, words:  6374
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:              19      19
		Scalar wires:            3       -
		Vectored wires:          3       -
		Always blocks:           3       3
		Initial blocks:          4       4
		Pseudo assignments:      1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.multiplier_tb:v

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /apps/vlsi_2018/cadence/XCELIUM1710/tools/xcelium/files/xmsimrc
xcelium> run
Multiplier simulation completed without any errors
Simulation complete via $finish(1) at time 45090 NS + 0
../testbench/multiplier_booth_4-bit_tb.v:66 		$finish;
xcelium> ^C
xcelium> exit
TOOL:	xmverilog	17.10-s001: Exiting on Feb 27, 2024 at 21:50:02 EST  (total: 00:00:17)
