<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Mar 17 16:02:31 2017" VIVADOVERSION="2016.4">

  <SYSTEMINFO ARCH="kintex7" BOARD="digilentinc.com:genesys2:part0:1.1" DEVICE="7k325t" NAME="system" PACKAGE="ffg900" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="IO" LEFT="31" NAME="DDR3_dq" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="3" NAME="DDR3_dqs_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="3" NAME="DDR3_dqs_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="14" NAME="DDR3_addr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="2" NAME="DDR3_ba" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_ras_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_cas_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_we_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_reset_n" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR3_ck_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR3_ck_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR3_cke" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR3_cs_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="DDR3_dm" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR3_odt" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="mdio_io_mdc" SIGIS="undef"/>
    <PORT DIR="I" NAME="mdio_io_mdio_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="mdio_io_mdio_o" SIGIS="undef"/>
    <PORT DIR="O" NAME="mdio_io_mdio_t" SIGIS="undef"/>
    <PORT DIR="I" NAME="power_iic_scl_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="power_iic_scl_o" SIGIS="undef"/>
    <PORT DIR="O" NAME="power_iic_scl_t" SIGIS="undef"/>
    <PORT DIR="I" NAME="power_iic_sda_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="power_iic_sda_o" SIGIS="undef"/>
    <PORT DIR="O" NAME="power_iic_sda_t" SIGIS="undef"/>
    <PORT DIR="I" NAME="qspi_io0_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="qspi_io0_o" SIGIS="undef"/>
    <PORT DIR="O" NAME="qspi_io0_t" SIGIS="undef"/>
    <PORT DIR="I" NAME="qspi_io1_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="qspi_io1_o" SIGIS="undef"/>
    <PORT DIR="O" NAME="qspi_io1_t" SIGIS="undef"/>
    <PORT DIR="I" NAME="qspi_io2_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="qspi_io2_o" SIGIS="undef"/>
    <PORT DIR="O" NAME="qspi_io2_t" SIGIS="undef"/>
    <PORT DIR="I" NAME="qspi_io3_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="qspi_io3_o" SIGIS="undef"/>
    <PORT DIR="O" NAME="qspi_io3_t" SIGIS="undef"/>
    <PORT DIR="I" LEFT="0" NAME="qspi_ss_i" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="qspi_ss_o" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="qspi_ss_t" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="rgmii_rd" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="rgmii_rx_ctl" SIGIS="undef"/>
    <PORT DIR="I" NAME="rgmii_rxc" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="rgmii_td" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="rgmii_tx_ctl" SIGIS="undef"/>
    <PORT DIR="O" NAME="rgmii_txc" SIGIS="undef"/>
    <PORT DIR="I" NAME="sysclk_clk_p" SIGIS="undef"/>
    <PORT DIR="I" NAME="sysclk_clk_n" SIGIS="undef"/>
    <PORT DIR="I" NAME="AUD_ADC_SDATA" SIGIS="undef" SIGNAME="External_Ports_AUD_ADC_SDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="SDATA_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="ps2_clk" SIGIS="undef" SIGNAME="External_Ports_ps2_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="PS2_Clk_IO"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="ps2_data" SIGIS="undef" SIGNAME="External_Ports_ps2_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="PS2_Data_IO"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="phy_rst_n" SIGIS="rst" SIGNAME="axi_ethernet_0_phy_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet_0" PORT="phy_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="oled_gpio" RIGHT="0" SIGIS="undef" SIGNAME="oled_axi_gpio_0_gpio_io_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="oled_axi_gpio_0" PORT="gpio_io_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="oled_sdin" SIGIS="undef" SIGNAME="oled_axi_quad_spi_0_io0_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="oled_axi_quad_spi_0" PORT="io0_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="oled_sclk" SIGIS="undef" SIGNAME="oled_axi_quad_spi_0_sck_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="oled_axi_quad_spi_0" PORT="sck_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="uart_rxd_out" SIGIS="undef" SIGNAME="axi_uart16550_0_sout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uart16550_0" PORT="sout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btnc" SIGIS="undef" SIGNAME="External_Ports_btnc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconcat_0" PORT="In5"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btnd" SIGIS="undef" SIGNAME="External_Ports_btnd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconcat_0" PORT="In3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btnl" SIGIS="undef" SIGNAME="External_Ports_btnl">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconcat_0" PORT="In4"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btnr" SIGIS="undef" SIGNAME="External_Ports_btnr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconcat_0" PORT="In2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btnu" SIGIS="undef" SIGNAME="External_Ports_btnu">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconcat_0" PORT="In1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="cpu_resetn" SIGIS="rst" SIGNAME="External_Ports_cpu_resetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="aux_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="AUD_BCLK" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_BCLK_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="BCLK_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="AUD_LRCLK" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_LRCLK1_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="LRCLK1_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="AUD_MCLK" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_MCLK_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="MCLK_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="AUD_DAC_SDATA" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_SDATA_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="SDATA_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dp_aux_in_n" SIGIS="undef" SIGNAME="External_Ports_dp_aux_in_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="video_displayport_0" PORT="aux_tx_channel_in_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dp_aux_in_p" SIGIS="undef" SIGNAME="External_Ports_dp_aux_in_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="video_displayport_0" PORT="aux_tx_channel_in_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dp_hpd" SIGIS="undef" SIGNAME="External_Ports_dp_hpd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="video_displayport_0" PORT="tx_hpd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dp_lnk_clk_n" SIGIS="undef" SIGNAME="External_Ports_dp_lnk_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="video_displayport_0" PORT="lnk_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dp_lnk_clk_p" SIGIS="undef" SIGNAME="External_Ports_dp_lnk_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="video_displayport_0" PORT="lnk_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="eth_intb" SENSITIVITY="LEVEL_LOW" SIGIS="INTERRUPT" SIGNAME="External_Ports_eth_intb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In10"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="hdmi_rx_hpa" RIGHT="0" SIGIS="undef" SIGNAME="one_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="one" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="uart_txd_in" SIGIS="undef" SIGNAME="External_Ports_uart_txd_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uart16550_0" PORT="sin"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="sw" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_sw">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconcat_0" PORT="In0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="led" RIGHT="0" SIGIS="undef" SIGNAME="userio_gpio2_io_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="userio" PORT="gpio2_io_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dp_aux_out_n" SIGIS="undef" SIGNAME="video_displayport_0_aux_tx_channel_out_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="video_displayport_0" PORT="aux_tx_channel_out_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dp_aux_out_p" SIGIS="undef" SIGNAME="video_displayport_0_aux_tx_channel_out_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="video_displayport_0" PORT="aux_tx_channel_out_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="dp_tx_lane_n" RIGHT="0" SIGIS="undef" SIGNAME="video_displayport_0_lnk_tx_lane_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="video_displayport_0" PORT="lnk_tx_lane_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="dp_tx_lane_p" RIGHT="0" SIGIS="undef" SIGNAME="video_displayport_0_lnk_tx_lane_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="video_displayport_0" PORT="lnk_tx_lane_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="vga_b" RIGHT="0" SIGIS="undef" SIGNAME="video_rgb2vga_0_vga_pBlue">
      <CONNECTIONS>
        <CONNECTION INSTANCE="video_rgb2vga_0" PORT="vga_pBlue"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="vga_g" RIGHT="0" SIGIS="undef" SIGNAME="video_rgb2vga_0_vga_pGreen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="video_rgb2vga_0" PORT="vga_pGreen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="vga_hs" SIGIS="undef" SIGNAME="video_rgb2vga_0_vga_pHSync">
      <CONNECTIONS>
        <CONNECTION INSTANCE="video_rgb2vga_0" PORT="vga_pHSync"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="vga_r" RIGHT="0" SIGIS="undef" SIGNAME="video_rgb2vga_0_vga_pRed">
      <CONNECTIONS>
        <CONNECTION INSTANCE="video_rgb2vga_0" PORT="vga_pRed"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="vga_vs" SIGIS="undef" SIGNAME="video_rgb2vga_0_vga_pVSync">
      <CONNECTIONS>
        <CONNECTION INSTANCE="video_rgb2vga_0" PORT="vga_pVSync"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="fan_en" SIGIS="undef" SIGNAME="xadc_wiz_0_user_temp_alarm_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xadc_wiz_0" PORT="user_temp_alarm_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="AUD_ADDR_0" RIGHT="0" SIGIS="undef" SIGNAME="Audio_xlconstant_0_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Audio_xlconstant_0" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="AUD_ADDR_1" RIGHT="0" SIGIS="undef" SIGNAME="Audio_xlconstant_0_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Audio_xlconstant_0" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="hdmi_tx_clk_p" SIGIS="undef"/>
    <PORT DIR="O" NAME="hdmi_tx_clk_n" SIGIS="undef"/>
    <PORT DIR="O" LEFT="2" NAME="hdmi_tx_data_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="2" NAME="hdmi_tx_data_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="aud_scl_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="aud_scl_o" SIGIS="undef"/>
    <PORT DIR="O" NAME="aud_scl_t" SIGIS="undef"/>
    <PORT DIR="I" NAME="aud_sda_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="aud_sda_o" SIGIS="undef"/>
    <PORT DIR="O" NAME="aud_sda_t" SIGIS="undef"/>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="mig_7series_0_DDR3" DATAWIDTH="8" NAME="DDR3" TYPE="INITIATOR">
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="DDR3_dq"/>
        <PORTMAP LOGICAL="DQS_P" PHYSICAL="DDR3_dqs_p"/>
        <PORTMAP LOGICAL="DQS_N" PHYSICAL="DDR3_dqs_n"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="DDR3_addr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="DDR3_ba"/>
        <PORTMAP LOGICAL="RAS_N" PHYSICAL="DDR3_ras_n"/>
        <PORTMAP LOGICAL="CAS_N" PHYSICAL="DDR3_cas_n"/>
        <PORTMAP LOGICAL="WE_N" PHYSICAL="DDR3_we_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR3_reset_n"/>
        <PORTMAP LOGICAL="CK_P" PHYSICAL="DDR3_ck_p"/>
        <PORTMAP LOGICAL="CK_N" PHYSICAL="DDR3_ck_n"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="DDR3_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR3_cs_n"/>
        <PORTMAP LOGICAL="DM" PHYSICAL="DDR3_dm"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="DDR3_odt"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="Audio_axi_iic_0_IIC" NAME="aud" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="SCL_I" PHYSICAL="aud_scl_i"/>
        <PORTMAP LOGICAL="SCL_O" PHYSICAL="aud_scl_o"/>
        <PORTMAP LOGICAL="SCL_T" PHYSICAL="aud_scl_t"/>
        <PORTMAP LOGICAL="SDA_I" PHYSICAL="aud_sda_i"/>
        <PORTMAP LOGICAL="SDA_O" PHYSICAL="aud_sda_o"/>
        <PORTMAP LOGICAL="SDA_T" PHYSICAL="aud_sda_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="video_rgb2dvi_0_TMDS" NAME="hdmi_tx" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="hdmi_tx_clk_p"/>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="hdmi_tx_clk_n"/>
        <PORTMAP LOGICAL="DATA_P" PHYSICAL="hdmi_tx_data_p"/>
        <PORTMAP LOGICAL="DATA_N" PHYSICAL="hdmi_tx_data_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_ethernet_0_mdio" NAME="mdio_io" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="MDC" PHYSICAL="mdio_io_mdc"/>
        <PORTMAP LOGICAL="MDIO_I" PHYSICAL="mdio_io_mdio_i"/>
        <PORTMAP LOGICAL="MDIO_O" PHYSICAL="mdio_io_mdio_o"/>
        <PORTMAP LOGICAL="MDIO_T" PHYSICAL="mdio_io_mdio_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="power_iic_IIC" NAME="power_iic" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="SCL_I" PHYSICAL="power_iic_scl_i"/>
        <PORTMAP LOGICAL="SCL_O" PHYSICAL="power_iic_scl_o"/>
        <PORTMAP LOGICAL="SCL_T" PHYSICAL="power_iic_scl_t"/>
        <PORTMAP LOGICAL="SDA_I" PHYSICAL="power_iic_sda_i"/>
        <PORTMAP LOGICAL="SDA_O" PHYSICAL="power_iic_sda_o"/>
        <PORTMAP LOGICAL="SDA_T" PHYSICAL="power_iic_sda_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="qspi_flash_SPI_0" NAME="qspi" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="IO0_I" PHYSICAL="qspi_io0_i"/>
        <PORTMAP LOGICAL="IO0_O" PHYSICAL="qspi_io0_o"/>
        <PORTMAP LOGICAL="IO0_T" PHYSICAL="qspi_io0_t"/>
        <PORTMAP LOGICAL="IO1_I" PHYSICAL="qspi_io1_i"/>
        <PORTMAP LOGICAL="IO1_O" PHYSICAL="qspi_io1_o"/>
        <PORTMAP LOGICAL="IO1_T" PHYSICAL="qspi_io1_t"/>
        <PORTMAP LOGICAL="IO2_I" PHYSICAL="qspi_io2_i"/>
        <PORTMAP LOGICAL="IO2_O" PHYSICAL="qspi_io2_o"/>
        <PORTMAP LOGICAL="IO2_T" PHYSICAL="qspi_io2_t"/>
        <PORTMAP LOGICAL="IO3_I" PHYSICAL="qspi_io3_i"/>
        <PORTMAP LOGICAL="IO3_O" PHYSICAL="qspi_io3_o"/>
        <PORTMAP LOGICAL="IO3_T" PHYSICAL="qspi_io3_t"/>
        <PORTMAP LOGICAL="SS_I" PHYSICAL="qspi_ss_i"/>
        <PORTMAP LOGICAL="SS_O" PHYSICAL="qspi_ss_o"/>
        <PORTMAP LOGICAL="SS_T" PHYSICAL="qspi_ss_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_ethernet_0_rgmii" NAME="rgmii" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="RD" PHYSICAL="rgmii_rd"/>
        <PORTMAP LOGICAL="RX_CTL" PHYSICAL="rgmii_rx_ctl"/>
        <PORTMAP LOGICAL="RXC" PHYSICAL="rgmii_rxc"/>
        <PORTMAP LOGICAL="TD" PHYSICAL="rgmii_td"/>
        <PORTMAP LOGICAL="TX_CTL" PHYSICAL="rgmii_tx_ctl"/>
        <PORTMAP LOGICAL="TXC" PHYSICAL="rgmii_txc"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_sysclk" NAME="sysclk" TYPE="TARGET">
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="sysclk_clk_p"/>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="sysclk_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/Audio/axi_iic_0" HWVERSION="2.0" INSTANCE="Audio_axi_iic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_iic" VLNV="xilinx.com:ip:axi_iic:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v2_0;d=pg090-axi-iic.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1c"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="GIE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable&#xA;0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core&#xA;1 - Unmasked AXI IIC core interrupts are passed to processor&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x020"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0xd0"/>
              <FIELDS>
                <FIELD NAME="int0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt0 - Arbitration Lost&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt1 - Transmit Error/Slave Transmit Complete&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt2 - Transmit FIFO Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt3 - Recieve FIFO FULL&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int4">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt4 - IIC Bus is Not Busy&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int5">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt5 - Addressed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int6">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt6 - Not Addessed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int7">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt7 - Transmit FIFO Half Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x028"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="int0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt0 - Arbitration Lost&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt1 - Transmit Error/Slave Transmit Complete&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt2 - Transmit FIFO Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt3 - Recieve FIFO FULL&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int4">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt4 - IIC Bus is Not Busy&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int5">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt5 - Addressed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int6">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt6 - Not Addessed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int7">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt7 - Transmit FIFO Half Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SOFTR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Soft Reset Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x040"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RKEY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset Key - Firmware must write a value of 0xA to this field to&#xA;            cause a soft reset of the Interrupt registers of AXI IIC controller.&#xA;            Writing any other value results in an AXI transaction&#xA;            acknowledgement with SLVERR and no reset occurs.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x100"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit must be set before any other CR bits have any effect&#xA;0 - resets and disables the AXI IIC controller but not the registers or FIFOs&#xA;1 - enables the AXI IIC controller&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs&#xA;0 - transmit FIFO normal operation&#xA;1 - resets the transmit FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSMS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When this bit is changed from 0 to 1, the&#xA;AXI IIC bus interface generates a START condition in master mode. When&#xA;this bit is cleared, a STOP condition is generated and the AXI IIC bus&#xA;interface switches to slave mode. When this bit is cleared by the&#xA;hardware, because arbitration for the bus has been lost, a STOP&#xA;condition is not generated&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit selects the direction of master/slave transfers.&#xA;0 - selects an AXI IIC receive&#xA;1 - selects an AXI IIC transmit&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TXAK">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit specifies the value driven onto&#xA;the sda line during acknowledge cycles for both master and slave recievers.&#xA;0 - acknowledge&#xA;1 - not-acknowledge&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RSTA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Writing a 1 to this bit generates a repeated START &#xA;condition on the bus if the AXI IIC bus interface is the current bus&#xA;master. Attempting a repeated START at the wrong time, if the bus is&#xA;owned by another master, results in a loss of arbitration. This bit is reset&#xA;when the repeated start occurs. This bit must be set prior to writing the&#xA;new address to the TX_FIFO or DTR&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GC_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Setting this bit High allows the AXI IIC to respond to a general call address.&#xA;0 - General Call Disabled&#xA;1 - General Call Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ABGC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit is set to 1 when another master has issued a general call and&#xA;the general call enable bit is set to 1, CR(6) = 1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AAS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface&#xA;is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit&#xA;address or general call if enabled. This bit is cleared when a stop&#xA;condition is detected or a repeated start occurs.&#xA;0 - indicates not being addressed as a slave&#xA;1 - indicates being addressed as a slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="BB">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit indicates the status of the IIC bus. This bit is set&#xA;when a START condition is detected and cleared when a STOP&#xA;condition is detected.&#xA;0 - indicates the bus is idle&#xA;1 - indicates the bus is busy&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ARW">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When the IIC bus interface has been addressed as a slave (AAS is set), &#xA;this bit indicates the value of the read/write bit sent by the master.&#xA;This bit is only valid when a complete transfer has occurred and&#xA;no other transfers have been initiated.&#xA;0 - indicates master writing to slave&#xA;1 - indicates master reading from slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit is set High when the transmit FIFO is full.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit is set High when the receive FIFO is full.&#xA;This bit is set only when all 16 locations in the FIFO are full,&#xA;regardless of the compare value field of the RX_FIFO_PIRQ register.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This is set High when the receive FIFO is empty.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This is set High when the transmit FIFO is empty.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x108"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="D7_D0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="If the dynamic stop bit is used and the AXI IIC is a master receiver,&#xA;the value is the number of bytes to receive.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="Start">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The dynamic start bit can be used to send a start or repeated start sequence on the&#xA;IIC bus. A start sequence is generated if the MSMS = 0, a&#xA;repeated start sequence is generated if the MSMS = 1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Stop">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The dynamic stop bit can be used to send an IIC stop&#xA;sequence on the IIC bus after the last byte has been transmitted or received.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="RX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Recieve FIFO Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="D7_D0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="IIC Receive Data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ADR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Slave Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x110"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Slave_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Address used by the IIC bus interface when in slave mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="7"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TX_FIFO_OCY">
              <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO Occupency Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x114"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Occupancy_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit[3] is the MSB. A binary value of 1001 indicates that&#xA;10 locations are full in the FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="RX_FIFO_OCY">
              <PROPERTY NAME="DESCRIPTION" VALUE="Recieve FIFO Occupency Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x118"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Occupancy_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit[3] is the MSB. A binary value of 1001 indicates that&#xA;10 locations are full in the FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TEN_ADR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Slave Ten Bit Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MSB of Slave Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="RX_FIFO_PIRQ">
              <PROPERTY NAME="DESCRIPTION" VALUE="Recieve FIFO Programmable Depth Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Compare Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit[3] is the MSB. A binary value of 1001 implies that when&#xA;10 locations in the receive FIFO are filled, the receive FIFO&#xA;interrupt is set.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPO">
              <PROPERTY NAME="DESCRIPTION" VALUE="General Purpose Output Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x124"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="General Purpose Outputs">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The LSB (Bit[0]) is the first bit populated&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TSUSTA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TSUSTA Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TSUSTA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Setup time for a repeated START condition.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TSUSTO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TSUSTO Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x12C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TSUSTO">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Setup time for a repeated STOP condition.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="THDSTA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter THDSTA Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x130"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="THDSTA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Hold time for a repeated START condition.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TSUDAT">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TSUDAT Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x134"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TSUDAT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data Setup time&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TBUF">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TBUF Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x138"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TBUF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bus free time between a STOP and START condition&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="THIGH">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter THIGH Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x138"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="THIGH">
                  <PROPERTY NAME="DESCRIPTION" VALUE="High Period of the scl clock.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TLOW">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TLOW Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x140"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TLOW">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Low Period of scl clock.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="THDDAT">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter THDDAT Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x144"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="THDDAT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data Hold time&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_IIC_FREQ" VALUE="100000"/>
        <PARAMETER NAME="C_TEN_BIT_ADR" VALUE="0"/>
        <PARAMETER NAME="C_GPO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_SCL_INERTIAL_DELAY" VALUE="0"/>
        <PARAMETER NAME="C_SDA_INERTIAL_DELAY" VALUE="0"/>
        <PARAMETER NAME="C_SDA_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_SMBUS_PMBUS_HOST" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="0x00"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_iic_0_0"/>
        <PARAMETER NAME="TEN_BIT_ADR" VALUE="7_bit"/>
        <PARAMETER NAME="AXI_ACLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="IIC_FREQ_KHZ" VALUE="100"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="IIC_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40800000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4080FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="iic2intc_irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sda_i" SIGIS="undef"/>
        <PORT DIR="O" NAME="sda_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="sda_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="scl_i" SIGIS="undef"/>
        <PORT DIR="O" NAME="scl_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="scl_t" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="gpo" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M01_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Audio_axi_iic_0_IIC" NAME="IIC" TYPE="INITIATOR" VLNV="xilinx.com:interface:iic:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCL_I" PHYSICAL="scl_i"/>
            <PORTMAP LOGICAL="SCL_O" PHYSICAL="scl_o"/>
            <PORTMAP LOGICAL="SCL_T" PHYSICAL="scl_t"/>
            <PORTMAP LOGICAL="SDA_I" PHYSICAL="sda_i"/>
            <PORTMAP LOGICAL="SDA_O" PHYSICAL="sda_o"/>
            <PORTMAP LOGICAL="SDA_T" PHYSICAL="sda_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Audio/d_axi_i2s_audio_0" HWVERSION="2.0" INSTANCE="Audio_d_axi_i2s_audio_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="d_axi_i2s_audio" VLNV="digilentinc.com:user:d_axi_i2s_audio:2.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="AXI_L" NAME="AXI_L_reg" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_DATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_AXI_STREAM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_L_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_L_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="system_d_axi_i2s_audio_0_0"/>
        <PARAMETER NAME="ENABLE_STREAM" VALUE="true"/>
        <PARAMETER NAME="ENABLE_LRCLK_2" VALUE="false"/>
        <PARAMETER NAME="OUTPUT_ONLY_CLK" VALUE="true"/>
        <PARAMETER NAME="INPUT_ONLY_CLK" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_AXI_L_BASEADDR" VALUE="0x44A10000"/>
        <PARAMETER NAME="C_AXI_L_HIGHADDR" VALUE="0x44A1FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="BCLK_O" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_BCLK_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AUD_BCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LRCLK1_O" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_LRCLK1_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AUD_LRCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MCLK_O" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_MCLK_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AUD_MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SDATA_I" SIGIS="undef" SIGNAME="External_Ports_AUD_ADC_SDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AUD_ADC_SDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SDATA_O" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_SDATA_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AUD_DAC_SDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CLK_100MHZ_I" SIGIS="undef" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S_AXIS_MM2S_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXIS_MM2S_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXIS_MM2S_TREADY" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_S_AXIS_MM2S_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axis_mm2s_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXIS_MM2S_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_S_AXIS_MM2S_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axis_mm2s_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXIS_MM2S_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_S_AXIS_MM2S_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axis_mm2s_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXIS_MM2S_TLAST" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_S_AXIS_MM2S_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axis_mm2s_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXIS_MM2S_TVALID" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_S_AXIS_MM2S_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axis_mm2s_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M_AXIS_S2MM_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXIS_S2MM_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXIS_S2MM_TVALID" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_M_AXIS_S2MM_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="s_axis_s2mm_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXIS_S2MM_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_M_AXIS_S2MM_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="s_axis_s2mm_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXIS_S2MM_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_M_AXIS_S2MM_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="s_axis_s2mm_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXIS_S2MM_TLAST" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_M_AXIS_S2MM_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="s_axis_s2mm_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXIS_S2MM_TREADY" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_M_AXIS_S2MM_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="s_axis_s2mm_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="AXI_L_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_L_aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="AXI_L_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="AXI_L_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_L_awvalid" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_L_awready" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="AXI_L_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="AXI_L_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_L_wvalid" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_L_wready" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="AXI_L_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_L_bvalid" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_L_bready" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="AXI_L_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="AXI_L_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_L_arvalid" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_L_arready" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="AXI_L_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="AXI_L_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AXI_L_rvalid" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_L_rready" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M02_AXI" DATAWIDTH="32" NAME="AXI_L" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="AXI_L_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="AXI_L_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="AXI_L_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="AXI_L_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="AXI_L_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="AXI_L_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="AXI_L_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="AXI_L_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="AXI_L_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="AXI_L_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="AXI_L_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="AXI_L_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="AXI_L_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="AXI_L_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="AXI_L_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="AXI_L_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="AXI_L_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="AXI_L_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="AXI_L_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_dma_0_M_AXIS_MM2S" NAME="AXI_MM2S" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="S_AXIS_MM2S_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="S_AXIS_MM2S_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="S_AXIS_MM2S_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_MM2S_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_MM2S_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Audio_d_axi_i2s_audio_0_AXI_S2MM" NAME="AXI_S2MM" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_S2MM_TVALID"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="M_AXIS_S2MM_TKEEP"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="M_AXIS_S2MM_TREADY"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="M_AXIS_S2MM_TLAST"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_S2MM_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BCLK" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="BCLK_O"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="LRCLK" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="LRCLK1_O"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Audio/xlconstant_0" HWVERSION="1.1" INSTANCE="Audio_xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="1"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Audio_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AUD_ADDR_1"/>
            <CONNECTION INSTANCE="External_Ports" PORT="AUD_ADDR_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/axi_dma_0" HWVERSION="7.1" INSTANCE="axi_dma_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_dma" VLNV="xilinx.com:ip:axi_dma:7.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v7_1;d=pg021_axi_dma.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI_LITE" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="MM2S_DMACR">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S DMA Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x10002"/>
              <FIELDS>
                <FIELD NAME="RS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Run / Stop control for controlling running and stopping of the DMA channel.&#xA;  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. &#xA;  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.&#xA;  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.&#xA;  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.&#xA;  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.&#xA;AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Keyhole">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.&#xA;This bit is non functional when the multichannel feature is enabled or in Direct Register mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Cyclic_BD_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.&#xA;This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.&#xA;This bit is non functional when DMA operates in multichannel mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IOC_IrqEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Dly_IrqEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Err_IrqEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Error Interrupt Enable.&#xA;  0 - Error Interrupt disabled&#xA;  1 - Error Interrupt enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IRQThreshold">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="IRQDelay">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.&#xA;Note: Setting this value to zero disables the delay timer interrupt.&#xA;Note: This field is ignored when AXI DMA is configured for Direct Register Mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_DMASR">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S DMA Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x04"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x10000"/>
              <FIELDS>
                <FIELD NAME="Halted">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Idle">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DMA Channel Idle. Indicates the state of AXI DMA operations.&#xA;For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.&#xA;For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SGIncld">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 - Scatter Gather Enabled&#xA;0 - Scatter Gather not enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DMAIntErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DMASlvErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DMADecErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SGIntErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SGSlvErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SGDecErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IOC_Irq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Dly_Irq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Err_Irq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.&#xA;Writing a 1 to this bit will clear it.   &#xA;0 - No error Interrupt.   &#xA;1 - Error interrupt detected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IRQThresholdSts">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Threshold Status. Indicates current interrupt threshold value.&#xA;Note: Applicable only when Scatter Gather is enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="IRQDelaySts">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Delay Time Status. Indicates current interrupt delay time value.&#xA;Note: Applicable only when Scatter Gather is enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_CURDESC">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S DMA Current Descriptor Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x08"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Current_Descriptor_Pointer">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.&#xA;When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.&#xA;On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.&#xA;Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="26"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_CURDESC_MSB">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S DMA Current Descriptor Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Current_Descriptor_Pointer">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.&#xA;When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.&#xA;On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.&#xA;Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_TAILDESC">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S DMA Tail Descriptor Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Tail_Descriptor_Pointer">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.&#xA;When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.&#xA;If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.&#xA;Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="26"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_TAILDESC_MSB">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S DMA Tail Descriptor Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Tail_Descriptor_Pointer">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.&#xA;When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.&#xA;If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.&#xA;Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Source Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x18"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Source_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.&#xA;Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA_MSB">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Source Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Source_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.&#xA;Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_LENGTH">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S DMA Transfer Length Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Length">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="23"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SG_CTL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Scatter/Gather User and Cache Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x03"/>
              <FIELDS>
                <FIELD NAME="SG_CACHE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Scatter/Gather Cache Control. Values written in this register reflect on the m_axi_sg_arcache and m_axi_sg_awcache signals of the M_AXI_SG interface.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
                <FIELD NAME="SG_USER">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Scatter/Gather User Control. Values written in this register reflect on the m_axi_sg_aruser and m_axi_sg_awuser signals of the M_AXI_SG interface.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_DMACR">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM DMA Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x30"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x10002"/>
              <FIELDS>
                <FIELD NAME="RS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Run / Stop control for controlling running and stopping of the DMA channel.&#xA;  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. &#xA;  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.&#xA;  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.&#xA;  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.&#xA;  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.&#xA;AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Keyhole">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.&#xA;This bit is non functional when DMA is used in multichannel mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Cyclic_BD_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.&#xA;This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IOC_IrqEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Dly_IrqEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Err_IrqEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IRQThreshold">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.&#xA;Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.&#xA;Note: Applicable only when Scatter Gather is enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="IRQDelay">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.&#xA;Note: Setting this value to zero disables the delay timer interrupt.&#xA;Note: Applicable only when Scatter Gather is enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_DMASR">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM DMA Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x34"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x10000"/>
              <FIELDS>
                <FIELD NAME="Halted">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 &#xA;Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Idle">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DMA Channel Idle. Indicates the state of AXI DMA operations.&#xA;For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.&#xA;For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SGIncld">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DMAIntErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.&#xA;This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DMASlvErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DMADecErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SGIntErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SGSlvErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SGDecErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IOC_Irq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Dly_Irq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Err_Irq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.&#xA;Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IRQThresholdSts">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Threshold Status. Indicates current interrupt threshold value.&#xA;Note: Applicable only when Scatter Gather is enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="IRQDelaySts">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Delay Time Status. Indicates current interrupt delay time value.&#xA;Note: Applicable only when Scatter Gather is enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_CURDESC">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM DMA Current Descriptor Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x38"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Current_Descriptor_Pointer">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.&#xA;When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.&#xA;On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.&#xA;Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). &#xA;Buffer Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and so forth. Any other alignment has undefined results.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="26"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_CURDESC_MSB">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM DMA Current Descriptor Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x3C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Current_Descriptor_Pointer">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.&#xA;When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.&#xA;On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.&#xA;Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_TAILDESC">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM DMA Tail Descriptor Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x40"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Tail_Descriptor_Pointer">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.&#xA;When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.&#xA;If the AXI DMA Channel DMACR.RS bit is set to 0 (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.&#xA;Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. &#xA;Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="26"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_TAILDESC_MSB">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM DMA Tail Descriptor Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x44"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Tail_Descriptor_Pointer">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.&#xA;When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.&#xA;If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.&#xA;Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_DA">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM DMA Destination Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x48"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Destination_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.&#xA;Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_DA_MSB">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Destination Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Destination_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.&#xA;Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_LENGTH">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM DMA Transfer Length Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x58"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Length">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.&#xA;At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.&#xA;Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="23"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_LITE_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_S_AXI_LITE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DLYTMR_RESOLUTION" VALUE="125"/>
        <PARAMETER NAME="C_PRMRY_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_MULTI_CHANNEL" VALUE="0"/>
        <PARAMETER NAME="C_NUM_MM2S_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_S2MM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_SG" VALUE="0"/>
        <PARAMETER NAME="C_SG_INCLUDE_STSCNTRL_STRM" VALUE="0"/>
        <PARAMETER NAME="C_SG_USE_STSAPP_LENGTH" VALUE="0"/>
        <PARAMETER NAME="C_SG_LENGTH_WIDTH" VALUE="23"/>
        <PARAMETER NAME="C_M_AXI_SG_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_SG_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_S2MM_STS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_MICRO_DMA" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_MM2S" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_MM2S_SF" VALUE="1"/>
        <PARAMETER NAME="C_MM2S_BURST_SIZE" VALUE="16"/>
        <PARAMETER NAME="C_M_AXI_MM2S_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM2S_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_MM2S_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INCLUDE_MM2S_DRE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_S2MM" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_S2MM_SF" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_BURST_SIZE" VALUE="16"/>
        <PARAMETER NAME="C_M_AXI_S2MM_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_S2MM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_S2MM_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INCLUDE_S2MM_DRE" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_dma_0_0"/>
        <PARAMETER NAME="c_include_sg" VALUE="0"/>
        <PARAMETER NAME="c_enable_multi_channel" VALUE="0"/>
        <PARAMETER NAME="c_num_mm2s_channels" VALUE="1"/>
        <PARAMETER NAME="c_num_s2mm_channels" VALUE="1"/>
        <PARAMETER NAME="c_sg_length_width" VALUE="23"/>
        <PARAMETER NAME="c_dlytmr_resolution" VALUE="125"/>
        <PARAMETER NAME="c_prmry_is_aclk_async" VALUE="0"/>
        <PARAMETER NAME="c_sg_include_stscntrl_strm" VALUE="0"/>
        <PARAMETER NAME="c_micro_dma" VALUE="0"/>
        <PARAMETER NAME="c_include_mm2s" VALUE="1"/>
        <PARAMETER NAME="c_m_axi_mm2s_data_width" VALUE="32"/>
        <PARAMETER NAME="c_m_axis_mm2s_tdata_width" VALUE="32"/>
        <PARAMETER NAME="c_include_mm2s_dre" VALUE="0"/>
        <PARAMETER NAME="c_include_mm2s_sf" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_burst_size" VALUE="16"/>
        <PARAMETER NAME="c_include_s2mm" VALUE="1"/>
        <PARAMETER NAME="c_sg_use_stsapp_length" VALUE="0"/>
        <PARAMETER NAME="c_m_axi_s2mm_data_width" VALUE="32"/>
        <PARAMETER NAME="c_s_axis_s2mm_tdata_width" VALUE="32"/>
        <PARAMETER NAME="c_include_s2mm_dre" VALUE="0"/>
        <PARAMETER NAME="c_include_s2mm_sf" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_burst_size" VALUE="16"/>
        <PARAMETER NAME="c_addr_width" VALUE="32"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41E00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x41E0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_lite_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axi_mm2s_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axi_s2mm_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_resetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_awvalid" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_awready" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="s_axi_lite_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_wvalid" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_wready" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_lite_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_bvalid" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_bready" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_arvalid" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_arready" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="s_axi_lite_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_rvalid" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_rready" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_lite_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm2s_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm2s_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm2s_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm2s_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm2s_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm2s_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_arvalid" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_arready" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_mm2s_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm2s_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_rlast" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_rvalid" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_rready" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mm2s_prmry_reset_out_n" SIGIS="rst"/>
        <PORT DIR="O" LEFT="31" NAME="m_axis_mm2s_tdata" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_S_AXIS_MM2S_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="S_AXIS_MM2S_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_mm2s_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_S_AXIS_MM2S_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="S_AXIS_MM2S_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_tvalid" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_S_AXIS_MM2S_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="S_AXIS_MM2S_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_mm2s_tready" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_S_AXIS_MM2S_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="S_AXIS_MM2S_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_tlast" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_S_AXIS_MM2S_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="S_AXIS_MM2S_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_s2mm_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_s2mm_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_s2mm_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_s2mm_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_s2mm_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_s2mm_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_awvalid" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_awready" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_s2mm_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_s2mm_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_wlast" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_wvalid" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_wready" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_s2mm_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_bvalid" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_bready" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s2mm_prmry_reset_out_n" SIGIS="rst"/>
        <PORT DIR="I" LEFT="31" NAME="s_axis_s2mm_tdata" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_M_AXIS_S2MM_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="M_AXIS_S2MM_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_s2mm_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_M_AXIS_S2MM_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="M_AXIS_S2MM_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_tvalid" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_M_AXIS_S2MM_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="M_AXIS_S2MM_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_s2mm_tready" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_M_AXIS_S2MM_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="M_AXIS_S2MM_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_tlast" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_M_AXIS_S2MM_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="M_AXIS_S2MM_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mm2s_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_dma_0_mm2s_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s2mm_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_dma_0_s2mm_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In8"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M03_AXI" DATAWIDTH="32" NAME="S_AXI_LITE" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="10"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_lite_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_lite_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_lite_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_lite_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_lite_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_lite_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_lite_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_lite_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_lite_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_lite_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_lite_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_lite_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_lite_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_lite_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_lite_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_lite_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_dma_0_M_AXI_MM2S" DATAWIDTH="32" NAME="M_AXI_MM2S" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_mm2s_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_mm2s_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_mm2s_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_mm2s_arlen"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_mm2s_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_mm2s_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_mm2s_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_mm2s_arvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_mm2s_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_mm2s_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_mm2s_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_mm2s_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_mm2s_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_dma_0_M_AXI_S2MM" DATAWIDTH="32" NAME="M_AXI_S2MM" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_s2mm_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_s2mm_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_s2mm_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_s2mm_awlen"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_s2mm_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_s2mm_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_s2mm_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_s2mm_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_s2mm_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_s2mm_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_s2mm_bvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_s2mm_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_s2mm_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_s2mm_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_s2mm_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_s2mm_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_dma_0_M_AXIS_MM2S" NAME="M_AXIS_MM2S" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_mm2s_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_mm2s_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_mm2s_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_mm2s_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_mm2s_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Audio_d_axi_i2s_audio_0_AXI_S2MM" NAME="S_AXIS_S2MM" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_s2mm_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_s2mm_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_s2mm_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_s2mm_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_s2mm_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="mig_7series_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_MM2S" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="mig_7series_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_S2MM" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="MEM0" BASENAME="C_S_AXI4_BASEADDR" BASEVALUE="0xC4000000" HIGHNAME="C_S_AXI4_HIGHADDR" HIGHVALUE="0xC4000FFF" INSTANCE="qspi_flash" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_MM2S" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="AXI_FULL"/>
        <MEMRANGE ADDRESSBLOCK="MEM0" BASENAME="C_S_AXI4_BASEADDR" BASEVALUE="0xC4000000" HIGHNAME="C_S_AXI4_HIGHADDR" HIGHVALUE="0xC4000FFF" INSTANCE="qspi_flash" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_S2MM" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="AXI_FULL"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="mig_7series_0"/>
        <PERIPHERAL INSTANCE="qspi_flash"/>
        <PERIPHERAL INSTANCE="Audio_d_axi_i2s_audio_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE BD="system_axi_ethernet_0_0" BDTYPE="SBD" DRIVERMODE="CORE" FULLNAME="/axi_ethernet_0" HWVERSION="7.0" INSTANCE="axi_ethernet_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_ethernet" VLNV="xilinx.com:ip:axi_ethernet:7.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ethernet;v=v7_0;d=pg138-axi-ethernet.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="Reg0" RANGE="0x00040000" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ethernet_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="ETHERNET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="speed_1_2p5" VALUE="1G"/>
        <PARAMETER NAME="PHY_TYPE" VALUE="RGMII"/>
        <PARAMETER NAME="processor_mode" VALUE="true"/>
        <PARAMETER NAME="PHYRST_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFFCLK_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="MDIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_LVDS" VALUE="false"/>
        <PARAMETER NAME="Enable_1588" VALUE="false"/>
        <PARAMETER NAME="ENABLE_AVB" VALUE="false"/>
        <PARAMETER NAME="Enable_1588_1step" VALUE="false"/>
        <PARAMETER NAME="Timer_Format" VALUE="0"/>
        <PARAMETER NAME="TIMER_CLK_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="PHYADDR" VALUE="1"/>
        <PARAMETER NAME="gt_type" VALUE="GTH"/>
        <PARAMETER NAME="Include_IO" VALUE="true"/>
        <PARAMETER NAME="SupportLevel" VALUE="1"/>
        <PARAMETER NAME="GTinEx" VALUE="false"/>
        <PARAMETER NAME="TransceiverControl" VALUE="false"/>
        <PARAMETER NAME="EnableAsyncSGMII" VALUE="false"/>
        <PARAMETER NAME="tx_in_upper_nibble" VALUE="true"/>
        <PARAMETER NAME="txlane0_placement" VALUE="DIFF_PAIR_0"/>
        <PARAMETER NAME="rxlane0_placement" VALUE="DIFF_PAIR_0"/>
        <PARAMETER NAME="txlane1_placement" VALUE="DIFF_PAIR_1"/>
        <PARAMETER NAME="rxlane1_placement" VALUE="DIFF_PAIR_1"/>
        <PARAMETER NAME="rxnibblebitslice0used" VALUE="true"/>
        <PARAMETER NAME="RXMEM" VALUE="4k"/>
        <PARAMETER NAME="TXMEM" VALUE="4k"/>
        <PARAMETER NAME="TXCSUM" VALUE="None"/>
        <PARAMETER NAME="RXCSUM" VALUE="None"/>
        <PARAMETER NAME="TXVLAN_TRAN" VALUE="false"/>
        <PARAMETER NAME="RXVLAN_TRAN" VALUE="false"/>
        <PARAMETER NAME="TXVLAN_TAG" VALUE="false"/>
        <PARAMETER NAME="RXVLAN_TAG" VALUE="false"/>
        <PARAMETER NAME="TXVLAN_STRP" VALUE="false"/>
        <PARAMETER NAME="RXVLAN_STRP" VALUE="false"/>
        <PARAMETER NAME="MCAST_EXTEND" VALUE="false"/>
        <PARAMETER NAME="Frame_Filter" VALUE="true"/>
        <PARAMETER NAME="Number_of_Table_Entries" VALUE="4"/>
        <PARAMETER NAME="Statistics_Counters" VALUE="true"/>
        <PARAMETER NAME="Statistics_Reset" VALUE="false"/>
        <PARAMETER NAME="Statistics_Width" VALUE="64bit"/>
        <PARAMETER NAME="Enable_Pfc" VALUE="false"/>
        <PARAMETER NAME="drpclkrate" VALUE="50.0"/>
        <PARAMETER NAME="gtrefclkrate" VALUE="125"/>
        <PARAMETER NAME="lvdsclkrate" VALUE="125"/>
        <PARAMETER NAME="axiliteclkrate" VALUE="100.0"/>
        <PARAMETER NAME="axisclkrate" VALUE="100.0"/>
        <PARAMETER NAME="gtrefclksrc" VALUE="clk0"/>
        <PARAMETER NAME="gtlocation" VALUE="X0Y0"/>
        <PARAMETER NAME="SIMULATION_MODE" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40C00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x40C3FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axi_lite_resetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_lite_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mac_irq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="axis_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_txd_arstn" SIGIS="rst" SIGNAME="axi_ethernet_0_fifo_mm2s_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="mm2s_prmry_reset_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_txc_arstn" SIGIS="rst" SIGNAME="axi_ethernet_0_fifo_mm2s_cntrl_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="mm2s_cntrl_reset_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_rxd_arstn" SIGIS="rst" SIGNAME="axi_ethernet_0_fifo_s2mm_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="s2mm_prmry_reset_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_rxs_arstn" SIGIS="rst" SIGNAME="axi_ethernet_0_fifo_s2mm_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="s2mm_prmry_reset_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ethernet_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In11"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="gtx_clk" SIGIS="clk" SIGNAME="pixel_eth_clk_gen_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pixel_eth_clk_gen" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="phy_rst_n" SIGIS="rst" SIGNAME="axi_ethernet_0_phy_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="phy_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="ref_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="gtx_clk90_out" SIGIS="clk"/>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="gtx_clk_out" SIGIS="clk"/>
        <PORT DIR="I" LEFT="17" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_txc_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txc_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="axi_str_txc_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_txc_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txc_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="axi_str_txc_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_txc_tlast" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txc_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="axi_str_txc_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_txc_tready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txc_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="axi_str_txc_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_txc_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txc_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="axi_str_txc_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_txd_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txd_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="axi_str_txd_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_txd_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txd_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="axi_str_txd_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_txd_tlast" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txd_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="axi_str_txd_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_txd_tready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txd_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="axi_str_txd_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_txd_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txd_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="axi_str_txd_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_rxd_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_m_axis_rxd_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="axi_str_rxd_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_rxd_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_m_axis_rxd_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="axi_str_rxd_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_rxd_tlast" SIGIS="undef" SIGNAME="axi_ethernet_0_m_axis_rxd_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="axi_str_rxd_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_rxd_tready" SIGIS="undef" SIGNAME="axi_ethernet_0_m_axis_rxd_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="axi_str_rxd_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_rxd_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_m_axis_rxd_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="axi_str_rxd_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_rxs_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axis_rxs_tkeep" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_rxs_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_rxs_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_rxs_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rgmii_rd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rgmii_rx_ctl" SIGIS="undef"/>
        <PORT DIR="I" NAME="rgmii_rxc" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rgmii_td" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rgmii_tx_ctl" SIGIS="undef"/>
        <PORT DIR="O" NAME="rgmii_txc" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_mdc" SIGIS="undef"/>
        <PORT DIR="I" NAME="mdio_mdio_i" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_mdio_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_mdio_t" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M15_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_fifo_AXI_STR_TXD" NAME="s_axis_txd" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_txd_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_txd_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_txd_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_txd_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_txd_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_fifo_AXI_STR_TXC" NAME="s_axis_txc" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_txc_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_txc_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_txc_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_txc_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_txc_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_m_axis_rxd" NAME="m_axis_rxd" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_rxd_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_rxd_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_rxd_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_rxd_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_rxd_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="m_axis_rxs" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_rxs_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_rxs_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_rxs_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_rxs_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_rxs_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_mdio" NAME="mdio" TYPE="INITIATOR" VLNV="xilinx.com:interface:mdio:1.0">
          <PARAMETER NAME="BOARD.ASSOCIATED_PARAM" VALUE="MDIO_BOARD_INTERFACE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="MDC" PHYSICAL="mdio_mdc"/>
            <PORTMAP LOGICAL="MDIO_I" PHYSICAL="mdio_mdio_i"/>
            <PORTMAP LOGICAL="MDIO_O" PHYSICAL="mdio_mdio_o"/>
            <PORTMAP LOGICAL="MDIO_T" PHYSICAL="mdio_mdio_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_rgmii" NAME="rgmii" TYPE="INITIATOR" VLNV="xilinx.com:interface:rgmii:1.0">
          <PARAMETER NAME="BOARD.ASSOCIATED_PARAM" VALUE="ETHERNET_BOARD_INTERFACE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="RD" PHYSICAL="rgmii_rd"/>
            <PORTMAP LOGICAL="RX_CTL" PHYSICAL="rgmii_rx_ctl"/>
            <PORTMAP LOGICAL="RXC" PHYSICAL="rgmii_rxc"/>
            <PORTMAP LOGICAL="TD" PHYSICAL="rgmii_td"/>
            <PORTMAP LOGICAL="TX_CTL" PHYSICAL="rgmii_tx_ctl"/>
            <PORTMAP LOGICAL="TXC" PHYSICAL="rgmii_txc"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_ethernet_0_fifo" HWVERSION="4.1" INSTANCE="axi_ethernet_0_fifo" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_fifo_mm_s" VLNV="xilinx.com:ip:axi_fifo_mm_s:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_fifo_mm_s;v=v4_1;d=pg080-axi-fifo-mm-s.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Mem0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI4_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_TX_FIFO_DEPTH" VALUE="4096"/>
        <PARAMETER NAME="C_RX_FIFO_DEPTH" VALUE="4096"/>
        <PARAMETER NAME="C_TX_FIFO_PF_THRESHOLD" VALUE="4000"/>
        <PARAMETER NAME="C_TX_FIFO_PE_THRESHOLD" VALUE="10"/>
        <PARAMETER NAME="C_RX_FIFO_PF_THRESHOLD" VALUE="4000"/>
        <PARAMETER NAME="C_RX_FIFO_PE_THRESHOLD" VALUE="10"/>
        <PARAMETER NAME="C_USE_TX_CUT_THROUGH" VALUE="0"/>
        <PARAMETER NAME="C_DATA_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI4_BASEADDR" VALUE="0x80001000"/>
        <PARAMETER NAME="C_AXI4_HIGHADDR" VALUE="0x80002FFF"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_USE_RX_CUT_THROUGH" VALUE="0"/>
        <PARAMETER NAME="C_USE_TX_DATA" VALUE="1"/>
        <PARAMETER NAME="C_USE_TX_CTRL" VALUE="1"/>
        <PARAMETER NAME="C_USE_RX_DATA" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="C_AXI_STR_TXC_PROTOCOL" VALUE="XIL_AXI_STREAM_ETH_CTRL"/>
        <PARAMETER NAME="C_AXI_STR_TXD_PROTOCOL" VALUE="XIL_AXI_STREAM_ETH_DATA"/>
        <PARAMETER NAME="C_AXI_STR_RXD_PROTOCOL" VALUE="XIL_AXI_STREAM_ETH_DATA"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ethernet_0_fifo_0"/>
        <PARAMETER NAME="C_AXI_STR_TXC_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_STR_TXD_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_STR_RXD_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A80000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A8FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ethernet_0_fifo_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In12"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M16_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M16_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M16_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M16_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M16_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M16_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M16_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M16_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M16_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M16_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M16_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M16_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M16_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M16_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M16_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M16_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M16_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mm2s_prmry_reset_out_n" SIGIS="rst" SIGNAME="axi_ethernet_0_fifo_mm2s_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="axi_txd_arstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_str_txd_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txd_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axis_txd_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_str_txd_tready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txd_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axis_txd_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_str_txd_tlast" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txd_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axis_txd_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_str_txd_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txd_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axis_txd_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="axi_str_txd_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txd_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axis_txd_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mm2s_cntrl_reset_out_n" SIGIS="rst" SIGNAME="axi_ethernet_0_fifo_mm2s_cntrl_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="axi_txc_arstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_str_txc_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txc_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axis_txc_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_str_txc_tready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txc_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axis_txc_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_str_txc_tlast" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txc_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axis_txc_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_str_txc_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txc_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axis_txc_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="axi_str_txc_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axis_txc_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axis_txc_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s2mm_prmry_reset_out_n" SIGIS="rst" SIGNAME="axi_ethernet_0_fifo_s2mm_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="axi_rxd_arstn"/>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="axi_rxs_arstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_str_rxd_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_m_axis_rxd_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="m_axis_rxd_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_str_rxd_tready" SIGIS="undef" SIGNAME="axi_ethernet_0_m_axis_rxd_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="m_axis_rxd_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_str_rxd_tlast" SIGIS="undef" SIGNAME="axi_ethernet_0_m_axis_rxd_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="m_axis_rxd_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_str_rxd_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_m_axis_rxd_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="m_axis_rxd_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="axi_str_rxd_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_m_axis_rxd_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="m_axis_rxd_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M16_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_fifo_AXI_STR_TXD" NAME="AXI_STR_TXD" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="axi_str_txd_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="axi_str_txd_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="axi_str_txd_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="axi_str_txd_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="axi_str_txd_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_fifo_AXI_STR_TXC" NAME="AXI_STR_TXC" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="axi_str_txc_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="axi_str_txc_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="axi_str_txc_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="axi_str_txc_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="axi_str_txc_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_0_m_axis_rxd" NAME="AXI_STR_RXD" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="axi_str_rxd_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="axi_str_rxd_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="axi_str_rxd_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="axi_str_rxd_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="axi_str_rxd_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_mem_intercon" HWVERSION="2.1" INSTANCE="axi_mem_intercon" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="5"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_mem_intercon_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awid" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bid" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arid" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rid" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awid" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awaddr" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awlen" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awsize" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awburst" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awlock" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awcache" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awprot" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awqos" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wdata" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wstrb" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bid" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bresp" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arid" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arlock" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rid" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_awaddr" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_wdata" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef"/>
        <PORT DIR="O" NAME="S02_AXI_bid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S02_AXI_bresp" SIGIS="undef"/>
        <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_arid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="m_axi_mm2s_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="m_axi_mm2s_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="m_axi_mm2s_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="m_axi_mm2s_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="m_axi_mm2s_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="m_axi_mm2s_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="m_axi_mm2s_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="m_axi_mm2s_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="255" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="m_axi_mm2s_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="m_axi_mm2s_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="m_axi_mm2s_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="m_axi_mm2s_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="m_axi_mm2s_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_awaddr" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_awvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S03_AXI_awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_wdata" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_wvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S03_AXI_wready" SIGIS="undef"/>
        <PORT DIR="O" NAME="S03_AXI_bid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S03_AXI_bresp" SIGIS="undef"/>
        <PORT DIR="O" NAME="S03_AXI_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_bready" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_arid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_mm2s_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_mm2s_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_mm2s_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_mm2s_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_mm2s_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_mm2s_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_arvalid" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_mm2s_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_arready" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_mm2s_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_mm2s_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_mm2s_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rlast" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_mm2s_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rvalid" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_mm2s_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_rready" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_mm2s_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_mm2s_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_awid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="S04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_s2mm_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_s2mm_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_s2mm_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_s2mm_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_s2mm_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_s2mm_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_awvalid" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_s2mm_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_awready" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_s2mm_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_s2mm_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_s2mm_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_wlast" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_s2mm_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_wvalid" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_s2mm_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_wready" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_s2mm_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_bid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_s2mm_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_bvalid" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_s2mm_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_bready" SIGIS="undef" SIGNAME="axi_dma_0_m_axi_s2mm_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_s2mm_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_arid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_araddr" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_arvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S04_AXI_arready" SIGIS="undef"/>
        <PORT DIR="O" NAME="S04_AXI_rid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S04_AXI_rdata" SIGIS="undef"/>
        <PORT DIR="O" NAME="S04_AXI_rresp" SIGIS="undef"/>
        <PORT DIR="O" NAME="S04_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="S04_AXI_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S04_AXI_rready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="23" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="23" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_DC" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_IC" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="video_axi_vdma_0_M_AXI_MM2S" DATAWIDTH="256" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S02_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S02_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S02_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S02_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_dma_0_M_AXI_MM2S" DATAWIDTH="32" NAME="S03_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S03_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S03_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S03_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S03_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S03_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S03_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S03_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_dma_0_M_AXI_S2MM" DATAWIDTH="32" NAME="S04_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S04_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S04_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S04_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S04_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S04_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S04_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S04_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S04_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S04_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S04_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S04_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S04_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S04_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S04_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S04_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S04_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mem_intercon_M00_AXI" DATAWIDTH="256" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mem_intercon_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M01_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M01_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M01_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M01_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_uart16550_0" HWVERSION="2.0" INSTANCE="axi_uart16550_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_uart16550" VLNV="xilinx.com:ip:axi_uart16550:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uart16550;v=v2_0;d=pg143-axi-uart16550.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_IS_A_16550" VALUE="1"/>
        <PARAMETER NAME="C_HAS_EXTERNAL_XIN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_EXTERNAL_RCLK" VALUE="0"/>
        <PARAMETER NAME="C_EXTERNAL_XIN_CLK_HZ" VALUE="25000000"/>
        <PARAMETER NAME="C_EXTERNAL_XIN_CLK_HZ_d" VALUE="25"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ_d" VALUE="100.0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_uart16550_0_0"/>
        <PARAMETER NAME="BASE_USER" VALUE="1"/>
        <PARAMETER NAME="C_USE_MODEM_PORTS" VALUE="1"/>
        <PARAMETER NAME="C_USE_USER_PORTS" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="UART_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40400000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4040FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ip2intc_irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_uart16550_0_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="freeze" SIGIS="undef"/>
        <PORT DIR="I" LEFT="12" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="baudoutn" SIGIS="undef"/>
        <PORT DIR="I" NAME="ctsn" SIGIS="undef"/>
        <PORT DIR="I" NAME="dcdn" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddis" SIGIS="undef"/>
        <PORT DIR="I" NAME="dsrn" SIGIS="undef"/>
        <PORT DIR="O" NAME="dtrn" SIGIS="undef"/>
        <PORT DIR="O" NAME="out1n" SIGIS="undef"/>
        <PORT DIR="O" NAME="out2n" SIGIS="undef"/>
        <PORT DIR="I" NAME="rin" SIGIS="undef"/>
        <PORT DIR="O" NAME="rtsn" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxrdyn" SIGIS="undef"/>
        <PORT DIR="I" NAME="sin" SIGIS="undef" SIGNAME="External_Ports_uart_txd_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="uart_txd_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sout" SIGIS="undef" SIGNAME="axi_uart16550_0_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="uart_rxd_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="txrdyn" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M05_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="UART" TYPE="INITIATOR" VLNV="xilinx.com:interface:uart:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="BAUDOUTn" PHYSICAL="baudoutn"/>
            <PORTMAP LOGICAL="CTSn" PHYSICAL="ctsn"/>
            <PORTMAP LOGICAL="DCDn" PHYSICAL="dcdn"/>
            <PORTMAP LOGICAL="DDIS" PHYSICAL="ddis"/>
            <PORTMAP LOGICAL="DSRn" PHYSICAL="dsrn"/>
            <PORTMAP LOGICAL="DTRn" PHYSICAL="dtrn"/>
            <PORTMAP LOGICAL="OUT1n" PHYSICAL="out1n"/>
            <PORTMAP LOGICAL="OUT2n" PHYSICAL="out2n"/>
            <PORTMAP LOGICAL="RI" PHYSICAL="rin"/>
            <PORTMAP LOGICAL="RTSn" PHYSICAL="rtsn"/>
            <PORTMAP LOGICAL="RxD" PHYSICAL="sin"/>
            <PORTMAP LOGICAL="RXRDYn" PHYSICAL="rxrdyn"/>
            <PORTMAP LOGICAL="TxD" PHYSICAL="sout"/>
            <PORTMAP LOGICAL="TXRDYn" PHYSICAL="txrdyn"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/generic_timer_0" HWVERSION="2.0" INSTANCE="generic_timer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_timer" VLNV="xilinx.com:ip:axi_timer:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v2_0;d=pg079-axi-timer.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="512" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="TCSR0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Control and Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MDT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Mode&#xA;0 - Timer mode is generate&#xA;1 - Timer mode is capture&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="UDT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Up/Down Count Timer 0&#xA;  0 - Timer functions as up counter&#xA;  1 - Timer functions as down counter&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GENT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable External Generate Signal Timer 0&#xA;  0 - Disables external generate signal&#xA;  1 - Enables external generate signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CAPT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable External Capture Trigger Timer 0&#xA;  0 - Disables external capture trigger&#xA;  1 - Enables external capture trigger&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ARHT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Auto Reload/Hold Timer 0.&#xA;When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. &#xA;In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="LOAD0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENIT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Interrupt for Timer 0&#xA;Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Timer 0&#xA;  0 - Disable timer (counter halts)&#xA;  1 - Enable timer (counter runs)&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="T0INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Interrupt&#xA;Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.&#xA;Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="PWMA0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENALL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. &#xA;Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CASC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.&#xA;TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.&#xA;Only TCSR0 is valid for both the timer/counters in this mode.&#xA;This CASC bit must be set before enabling the timer/counter.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TLR0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Load Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TCLR0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer/Counter Load Register&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TCR0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Counter Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TCR0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer/Counter Register&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TCSR1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Control and Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MDT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Mode&#xA;  0 - Timer mode is generate&#xA;  1 - Timer mode is capture&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="UDT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Up/Down Count Timer 1&#xA;  0 - Timer functions as up counter&#xA;  1 - Timer functions as down counter&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GENT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable External Generate Signal Timer 1&#xA;  0 - Disables external generate signal&#xA;  1 - Enables external generate signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CAPT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable External Capture Trigger Timer 1&#xA;  0 - Disables external capture trigger&#xA;  1 - Enables external capture trigger&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ARHT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Auto Reload/Hold Timer 1.&#xA;When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. &#xA;In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.&#xA;0 = Hold counter or capture value. The TLR must be read before providing the external capture.   &#xA;1 = Reload generate value or overwrite capture value&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="LOAD1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENIT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Interrupt for Timer 1&#xA;Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Timer 1&#xA;  0 - Disable timer (counter halts)&#xA;  1 - Enable timer (counter runs)&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="T1INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Interrupt&#xA;Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.&#xA;Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="PWMA1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENALL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TLR1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Load Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TCLR1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer/Counter Load Register&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TCR1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Counter Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x18"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TCR1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer/Counter Register&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_COUNT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ONE_TIMER_ONLY" VALUE="0"/>
        <PARAMETER NAME="C_TRIG0_ASSERT" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="C_TRIG1_ASSERT" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="C_GEN0_ASSERT" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="C_GEN1_ASSERT" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="system_generic_timer_0_0"/>
        <PARAMETER NAME="TRIG0_ASSERT" VALUE="Active_High"/>
        <PARAMETER NAME="TRIG1_ASSERT" VALUE="Active_High"/>
        <PARAMETER NAME="GEN0_ASSERT" VALUE="Active_High"/>
        <PARAMETER NAME="GEN1_ASSERT" VALUE="Active_High"/>
        <PARAMETER NAME="COUNT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="mode_64bit" VALUE="0"/>
        <PARAMETER NAME="enable_timer2" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41C00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x41C0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="capturetrig0" SIGIS="undef"/>
        <PORT DIR="I" NAME="capturetrig1" SIGIS="undef"/>
        <PORT DIR="O" NAME="generateout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="generateout1" SIGIS="undef"/>
        <PORT DIR="O" NAME="pwm0" SIGIS="undef"/>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="generic_timer_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="freeze" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M06_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/led_timer" HWVERSION="2.0" INSTANCE="led_timer" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_timer" VLNV="xilinx.com:ip:axi_timer:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v2_0;d=pg079-axi-timer.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="512" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="TCSR0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Control and Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MDT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Mode&#xA;0 - Timer mode is generate&#xA;1 - Timer mode is capture&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="UDT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Up/Down Count Timer 0&#xA;  0 - Timer functions as up counter&#xA;  1 - Timer functions as down counter&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GENT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable External Generate Signal Timer 0&#xA;  0 - Disables external generate signal&#xA;  1 - Enables external generate signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CAPT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable External Capture Trigger Timer 0&#xA;  0 - Disables external capture trigger&#xA;  1 - Enables external capture trigger&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ARHT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Auto Reload/Hold Timer 0.&#xA;When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. &#xA;In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="LOAD0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENIT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Interrupt for Timer 0&#xA;Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Timer 0&#xA;  0 - Disable timer (counter halts)&#xA;  1 - Enable timer (counter runs)&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="T0INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Interrupt&#xA;Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.&#xA;Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="PWMA0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENALL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. &#xA;Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CASC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.&#xA;TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.&#xA;Only TCSR0 is valid for both the timer/counters in this mode.&#xA;This CASC bit must be set before enabling the timer/counter.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TLR0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Load Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TCLR0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer/Counter Load Register&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TCR0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Counter Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TCR0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer/Counter Register&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TCSR1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Control and Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MDT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Mode&#xA;  0 - Timer mode is generate&#xA;  1 - Timer mode is capture&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="UDT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Up/Down Count Timer 1&#xA;  0 - Timer functions as up counter&#xA;  1 - Timer functions as down counter&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GENT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable External Generate Signal Timer 1&#xA;  0 - Disables external generate signal&#xA;  1 - Enables external generate signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CAPT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable External Capture Trigger Timer 1&#xA;  0 - Disables external capture trigger&#xA;  1 - Enables external capture trigger&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ARHT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Auto Reload/Hold Timer 1.&#xA;When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. &#xA;In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.&#xA;0 = Hold counter or capture value. The TLR must be read before providing the external capture.   &#xA;1 = Reload generate value or overwrite capture value&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="LOAD1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENIT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Interrupt for Timer 1&#xA;Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Timer 1&#xA;  0 - Disable timer (counter halts)&#xA;  1 - Enable timer (counter runs)&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="T1INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Interrupt&#xA;Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.&#xA;Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="PWMA1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENALL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TLR1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Load Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TCLR1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer/Counter Load Register&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TCR1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Counter Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x18"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TCR1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer/Counter Register&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_COUNT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ONE_TIMER_ONLY" VALUE="0"/>
        <PARAMETER NAME="C_TRIG0_ASSERT" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="C_TRIG1_ASSERT" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="C_GEN0_ASSERT" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="C_GEN1_ASSERT" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="system_led_timer_0"/>
        <PARAMETER NAME="TRIG0_ASSERT" VALUE="Active_High"/>
        <PARAMETER NAME="TRIG1_ASSERT" VALUE="Active_High"/>
        <PARAMETER NAME="GEN0_ASSERT" VALUE="Active_High"/>
        <PARAMETER NAME="GEN1_ASSERT" VALUE="Active_High"/>
        <PARAMETER NAME="COUNT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="mode_64bit" VALUE="0"/>
        <PARAMETER NAME="enable_timer2" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41C10000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x41C1FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="capturetrig0" SIGIS="undef"/>
        <PORT DIR="I" NAME="capturetrig1" SIGIS="undef"/>
        <PORT DIR="O" NAME="generateout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="generateout1" SIGIS="undef"/>
        <PORT DIR="O" NAME="pwm0" SIGIS="undef"/>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="led_timer_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="freeze" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="led_timer_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M17_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="led_timer_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M17_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="led_timer_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M17_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="led_timer_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M17_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="led_timer_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M17_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="led_timer_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M17_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="led_timer_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M17_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="led_timer_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M17_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="led_timer_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M17_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="led_timer_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M17_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="led_timer_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M17_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="led_timer_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M17_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="led_timer_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M17_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="led_timer_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M17_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="led_timer_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M17_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="led_timer_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M17_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="led_timer_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M17_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M17_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/mdm_1" HWVERSION="3.2" INSTANCE="mdm_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="DEBUG" MODTYPE="mdm" VLNV="xilinx.com:ip:mdm:3.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v3_2;d=pg115-mdm.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_JTAG_CHAIN" VALUE="2"/>
        <PARAMETER NAME="C_USE_BSCAN" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_USE_CONFIG_RESET" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="2"/>
        <PARAMETER NAME="C_MB_DBG_PORTS" VALUE="1"/>
        <PARAMETER NAME="C_USE_UART" VALUE="0"/>
        <PARAMETER NAME="C_DBG_REG_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_DBG_MEM_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_USE_CROSS_TRIGGER" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_TRACE_CLK_FREQ_HZ" VALUE="200000000"/>
        <PARAMETER NAME="C_TRACE_CLK_OUT_PHASE" VALUE="90"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DATA_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_ID_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_XMTC" VALUE="0"/>
        <PARAMETER NAME="C_BRK" VALUE="0"/>
        <PARAMETER NAME="C_TRIG_IN_PORTS" VALUE="1"/>
        <PARAMETER NAME="C_TRIG_OUT_PORTS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_mdm_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="Debug_SYS_Rst" SIGIS="rst" SIGNAME="mdm_1_Debug_SYS_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="mb_debug_sys_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Clk_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_Clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_TDI_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_TDI_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_TDI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_TDO_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_TDO_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_TDO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dbg_Reg_En_0" RIGHT="7" SIGIS="undef" SIGNAME="mdm_1_Dbg_Reg_En_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_Reg_En"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Capture_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_Capture_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_Capture"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Shift_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_Shift_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_Shift"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Update_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_Update_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_Update"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Rst_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_Rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Debug_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Disable_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_Disable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_Disable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mdm_1_MBDEBUG_0" NAME="MBDEBUG_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:mbdebug:3.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CAPTURE" PHYSICAL="Dbg_Capture_0"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="Dbg_Clk_0"/>
            <PORTMAP LOGICAL="DISABLE" PHYSICAL="Dbg_Disable_0"/>
            <PORTMAP LOGICAL="REG_EN" PHYSICAL="Dbg_Reg_En_0"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="Dbg_Rst_0"/>
            <PORTMAP LOGICAL="SHIFT" PHYSICAL="Dbg_Shift_0"/>
            <PORTMAP LOGICAL="TDI" PHYSICAL="Dbg_TDI_0"/>
            <PORTMAP LOGICAL="TDO" PHYSICAL="Dbg_TDO_0"/>
            <PORTMAP LOGICAL="UPDATE" PHYSICAL="Dbg_Update_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="microblaze_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0" HWVERSION="10.0" INSTANCE="microblaze_0" IPTYPE="PROCESSOR" IS_ENABLE="1" MODCLASS="PROCESSOR" MODTYPE="microblaze" PROCTYPE="microblaze" VLNV="xilinx.com:ip:microblaze:10.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2016.3;d=ug984-vivado-microblaze-ref.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_SCO" VALUE="0"/>
        <PARAMETER NAME="C_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="C_USE_CONFIG_RESET" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_CLK" VALUE="2"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_CLK_IRQ" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_CLK_DEBUG" VALUE="2"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_DBG_CLK" VALUE="1"/>
        <PARAMETER NAME="C_FAULT_TOLERANT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_USE_CE_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_LOCKSTEP_SLAVE" VALUE="0"/>
        <PARAMETER NAME="C_LOCKSTEP_MASTER" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_DATA_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_INSTR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_IADDR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_DADDR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="system_microblaze_0_0"/>
        <PARAMETER NAME="C_AVOID_PRIMITIVES" VALUE="0"/>
        <PARAMETER NAME="C_AREA_OPTIMIZED" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="2"/>
        <PARAMETER NAME="C_BASE_VECTORS" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_M_AXI_DP_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DP_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DP_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DP_EXCLUSIVE_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_D_BUS_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_IP_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IP_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IP_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_I_BUS_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_D_LMB" VALUE="1"/>
        <PARAMETER NAME="C_D_AXI" VALUE="1"/>
        <PARAMETER NAME="C_I_LMB" VALUE="1"/>
        <PARAMETER NAME="C_I_AXI" VALUE="0"/>
        <PARAMETER NAME="C_USE_MSR_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_USE_PCMP_INSTR" VALUE="1"/>
        <PARAMETER NAME="C_USE_BARREL" VALUE="1"/>
        <PARAMETER NAME="C_USE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_USE_HW_MUL" VALUE="2"/>
        <PARAMETER NAME="C_USE_FPU" VALUE="0"/>
        <PARAMETER NAME="C_USE_REORDER_INSTR" VALUE="1"/>
        <PARAMETER NAME="C_UNALIGNED_EXCEPTIONS" VALUE="0"/>
        <PARAMETER NAME="C_ILL_OPCODE_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_DIV_ZERO_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_FPU_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_FSL_LINKS" VALUE="0"/>
        <PARAMETER NAME="C_USE_EXTENDED_FSL_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_FSL_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_USE_STACK_PROTECTION" VALUE="0"/>
        <PARAMETER NAME="C_IMPRECISE_EXCEPTIONS" VALUE="0"/>
        <PARAMETER NAME="C_USE_INTERRUPT" VALUE="2"/>
        <PARAMETER NAME="C_USE_EXT_BRK" VALUE="0"/>
        <PARAMETER NAME="C_USE_EXT_NM_BRK" VALUE="0"/>
        <PARAMETER NAME="C_USE_NON_SECURE" VALUE="0"/>
        <PARAMETER NAME="C_USE_MMU" VALUE="0"/>
        <PARAMETER NAME="C_MMU_DTLB_SIZE" VALUE="4"/>
        <PARAMETER NAME="C_MMU_ITLB_SIZE" VALUE="2"/>
        <PARAMETER NAME="C_MMU_TLB_ACCESS" VALUE="3"/>
        <PARAMETER NAME="C_MMU_ZONES" VALUE="16"/>
        <PARAMETER NAME="C_MMU_PRIVILEGED_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRANCH_TARGET_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_BRANCH_TARGET_CACHE_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_PC_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PVR" VALUE="0"/>
        <PARAMETER NAME="C_PVR_USER1" VALUE="0x00"/>
        <PARAMETER NAME="C_PVR_USER2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_DYNAMIC_BUS_SIZING" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_OPCODE_0x0_ILLEGAL" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_ENABLED" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_NUMBER_OF_PC_BRK" VALUE="1"/>
        <PARAMETER NAME="C_NUMBER_OF_RD_ADDR_BRK" VALUE="0"/>
        <PARAMETER NAME="C_NUMBER_OF_WR_ADDR_BRK" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_EVENT_COUNTERS" VALUE="5"/>
        <PARAMETER NAME="C_DEBUG_LATENCY_COUNTERS" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_COUNTER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DEBUG_TRACE_SIZE" VALUE="8192"/>
        <PARAMETER NAME="C_DEBUG_EXTERNAL_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_PROFILE_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_IS_EDGE" VALUE="0"/>
        <PARAMETER NAME="C_EDGE_IS_POSITIVE" VALUE="1"/>
        <PARAMETER NAME="C_ASYNC_INTERRUPT" VALUE="1"/>
        <PARAMETER NAME="C_ASYNC_WAKEUP" VALUE="3"/>
        <PARAMETER NAME="C_M0_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S0_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M1_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S1_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M2_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S2_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M3_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S3_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M4_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S4_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M5_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S5_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M6_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S6_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M7_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S7_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M8_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S8_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M9_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S9_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M10_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S10_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M11_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S11_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M12_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S12_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M13_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S13_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M14_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S14_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M15_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S15_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ICACHE_BASEADDR" VALUE="0x0000000080000000"/>
        <PARAMETER NAME="C_ICACHE_HIGHADDR" VALUE="0x00000000FFFFFFFF"/>
        <PARAMETER NAME="C_USE_ICACHE" VALUE="1"/>
        <PARAMETER NAME="C_ALLOW_ICACHE_WR" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_TAG_BITS" VALUE="18"/>
        <PARAMETER NAME="C_CACHE_BYTE_SIZE" VALUE="8192"/>
        <PARAMETER NAME="C_ICACHE_LINE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_ICACHE_ALWAYS_USED" VALUE="1"/>
        <PARAMETER NAME="C_ICACHE_STREAMS" VALUE="0"/>
        <PARAMETER NAME="C_ICACHE_VICTIMS" VALUE="0"/>
        <PARAMETER NAME="C_ICACHE_FORCE_TAG_LUTRAM" VALUE="0"/>
        <PARAMETER NAME="C_ICACHE_DATA_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_IC_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IC_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IC_USER_VALUE" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_IC_AWUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_IC_ARUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_IC_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_BASEADDR" VALUE="0x0000000080000000"/>
        <PARAMETER NAME="C_DCACHE_HIGHADDR" VALUE="0x00000000ffffffff"/>
        <PARAMETER NAME="C_USE_DCACHE" VALUE="1"/>
        <PARAMETER NAME="C_ALLOW_DCACHE_WR" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_ADDR_TAG" VALUE="18"/>
        <PARAMETER NAME="C_DCACHE_BYTE_SIZE" VALUE="8192"/>
        <PARAMETER NAME="C_DCACHE_LINE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_DCACHE_ALWAYS_USED" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_USE_WRITEBACK" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_VICTIMS" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_FORCE_TAG_LUTRAM" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_DATA_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DC_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DC_EXCLUSIVE_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_USER_VALUE" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_DC_AWUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_DC_ARUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_DC_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_DP_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_DC_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_D_LMB_MON" VALUE="0"/>
        <PARAMETER NAME="C_IP_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_IC_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_I_LMB_MON" VALUE="0"/>
        <PARAMETER NAME="C_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_LOCKSTEP_SELECT" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DISCRETE_PORTS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_IC_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="G_TEMPLATE_LIST" VALUE="0"/>
        <PARAMETER NAME="G_USE_EXCEPTIONS" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_IE" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_BIP" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_ICE" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_DCE" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_EE" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_EIP" VALUE="0"/>
        <PARAMETER NAME="C_M0_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S0_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M1_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S1_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M2_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S2_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M3_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S3_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M4_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S4_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M5_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S5_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M6_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S6_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M7_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S7_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M8_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S8_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M9_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S9_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M10_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S10_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M11_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S11_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M12_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S12_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M13_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S13_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M14_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S14_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M15_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S15_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_INTERRUPT_MON" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_microblaze_0_0"/>
        <PARAMETER NAME="C_ENDIANNESS" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PROCESSOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="microblaze"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="Clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Reset" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_mb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="mb_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Interrupt" SIGIS="INTERRUPT" SIGNAME="microblaze_0_Interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Interrupt_Address" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Interrupt_Address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="interrupt_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Interrupt_Ack" RIGHT="1" SIGIS="undef" SIGNAME="microblaze_0_Interrupt_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="processor_ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Instr_Addr" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Instr_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Instr" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_ReadDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IFetch" SIGIS="undef" SIGNAME="microblaze_0_IFetch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="M_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="I_AS" SIGIS="undef" SIGNAME="microblaze_0_I_AS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="M_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IReady" SIGIS="undef" SIGNAME="microblaze_0_IReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IWAIT" SIGIS="undef" SIGNAME="microblaze_0_IWAIT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ICE" SIGIS="undef" SIGNAME="microblaze_0_ICE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IUE" SIGIS="undef" SIGNAME="microblaze_0_IUE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Data_Addr" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Data_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Data_Read" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Data_Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_ReadDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Data_Write" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Data_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="M_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AS" SIGIS="undef" SIGNAME="microblaze_0_D_AS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="M_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Read_Strobe" SIGIS="undef" SIGNAME="microblaze_0_Read_Strobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="M_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Write_Strobe" SIGIS="undef" SIGNAME="microblaze_0_Write_Strobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="M_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DReady" SIGIS="undef" SIGNAME="microblaze_0_DReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DWait" SIGIS="undef" SIGNAME="microblaze_0_DWait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DCE" SIGIS="undef" SIGNAME="microblaze_0_DCE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DUE" SIGIS="undef" SIGNAME="microblaze_0_DUE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Byte_Enable" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_Byte_Enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="M_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DP_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DP_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_AWVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_AWREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DP_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DP_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_WVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DP_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_BVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_BREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DP_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DP_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_ARVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_DP_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DP_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_RVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Clk" SIGIS="undef" SIGNAME="mdm_1_Dbg_Clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_TDI" SIGIS="undef" SIGNAME="mdm_1_Dbg_TDI_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_TDI_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_TDO" SIGIS="undef" SIGNAME="mdm_1_Dbg_TDO_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_TDO_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Dbg_Reg_En" RIGHT="7" SIGIS="undef" SIGNAME="mdm_1_Dbg_Reg_En_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Reg_En_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Shift" SIGIS="undef" SIGNAME="mdm_1_Dbg_Shift_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Shift_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Capture" SIGIS="undef" SIGNAME="mdm_1_Dbg_Capture_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Capture_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Update" SIGIS="undef" SIGNAME="mdm_1_Dbg_Update_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Update_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Debug_Rst" SIGIS="undef" SIGNAME="mdm_1_Dbg_Rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Disable" SIGIS="undef" SIGNAME="mdm_1_Dbg_Disable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Disable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_IC_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_IC_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_IC_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_IC_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_IC_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_AWLOCK" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_IC_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_AWVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_AWREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_IC_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_WLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_WVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_WREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_IC_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_IC_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_BVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_BREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_IC_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_IC_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_IC_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_IC_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_IC_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_ARLOCK" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_IC_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_ARVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_ARREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_IC_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_IC_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_IC_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_RLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_RVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_RREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_DC_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DC_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_DC_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DC_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_DC_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_AWLOCK" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DC_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_AWVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_AWREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DC_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_WLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_WVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_WREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DC_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_DC_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_BVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_BREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_DC_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DC_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_DC_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DC_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_DC_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_ARLOCK" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DC_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_ARVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_ARREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_DC_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_DC_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DC_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_RLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_RVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_RREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_intc_interrupt" NAME="INTERRUPT" TYPE="TARGET" VLNV="xilinx.com:interface:mbinterrupt:1.0">
          <PARAMETER NAME="SENSITIVITY" VALUE="LEVEL_HIGH"/>
          <PARAMETER NAME="LOW_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ACK" PHYSICAL="Interrupt_Ack"/>
            <PORTMAP LOGICAL="ADDRESS" PHYSICAL="Interrupt_Address"/>
            <PORTMAP LOGICAL="INTERRUPT" PHYSICAL="Interrupt"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_DLMB" DATAWIDTH="32" NAME="DLMB" TYPE="MASTER" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="Data_Addr"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="D_AS"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="Byte_Enable"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="DCE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Data_Read"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="Read_Strobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="DReady"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="DUE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="DWait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="Data_Write"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="Write_Strobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_ILMB" DATAWIDTH="32" NAME="ILMB" TYPE="MASTER" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="Instr_Addr"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="I_AS"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="ICE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Instr"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="IFetch"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="IReady"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="IUE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="IWAIT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_DP" DATAWIDTH="32" NAME="M_AXI_DP" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_DP_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_DP_ARPROT"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_DP_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_DP_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_DP_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_DP_AWPROT"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_DP_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_DP_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_DP_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_DP_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_DP_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_DP_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_DP_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_DP_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_DP_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_DP_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_DP_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_DP_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_DP_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_DC" DATAWIDTH="32" NAME="M_AXI_DC" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_DC_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_DC_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_DC_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_DC_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_DC_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_DC_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_DC_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_DC_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_DC_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_DC_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_DC_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_DC_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_DC_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_DC_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_DC_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_DC_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_DC_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_DC_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_DC_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_DC_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_DC_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_DC_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_DC_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_DC_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_DC_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_DC_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_DC_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_DC_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_DC_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_DC_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_DC_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_DC_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_DC_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_DC_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_DC_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_DC_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_DC_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_IC" DATAWIDTH="32" NAME="M_AXI_IC" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_IC_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_IC_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_IC_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_IC_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_IC_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_IC_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_IC_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_IC_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_IC_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_IC_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_IC_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_IC_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_IC_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_IC_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_IC_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_IC_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_IC_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_IC_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_IC_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_IC_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_IC_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_IC_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_IC_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_IC_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_IC_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_IC_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_IC_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_IC_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_IC_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_IC_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_IC_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_IC_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_IC_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_IC_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_IC_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_IC_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_IC_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mdm_1_MBDEBUG_0" NAME="DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:mbdebug:3.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CAPTURE" PHYSICAL="Dbg_Capture"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="Dbg_Clk"/>
            <PORTMAP LOGICAL="DISABLE" PHYSICAL="Dbg_Disable"/>
            <PORTMAP LOGICAL="REG_EN" PHYSICAL="Dbg_Reg_En"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="Debug_Rst"/>
            <PORTMAP LOGICAL="SHIFT" PHYSICAL="Dbg_Shift"/>
            <PORTMAP LOGICAL="TDI" PHYSICAL="Dbg_TDI"/>
            <PORTMAP LOGICAL="TDO" PHYSICAL="Dbg_TDO"/>
            <PORTMAP LOGICAL="UPDATE" PHYSICAL="Dbg_Update"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00003FFF" INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="DLMB" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="SLMB"/>
        <MEMRANGE ADDRESSBLOCK="Mem" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00003FFF" INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ILMB" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="SLMB"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4000FFFF" INSTANCE="userio" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40010000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4001FFFF" INSTANCE="oled_axi_gpio_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40400000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4040FFFF" INSTANCE="axi_uart16550_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40800000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4080FFFF" INSTANCE="Audio_axi_iic_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40810000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4081FFFF" INSTANCE="power_iic" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg0" BASENAME="C_BASEADDR" BASEVALUE="0x40C00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x40C3FFFF" INSTANCE="axi_ethernet_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x41200000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4120FFFF" INSTANCE="microblaze_0_axi_intc" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x41C00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41C0FFFF" INSTANCE="generic_timer_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x41C10000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41C1FFFF" INSTANCE="led_timer" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x41E00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41E0FFFF" INSTANCE="axi_dma_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_LITE"/>
        <MEMRANGE ADDRESSBLOCK="AXI_L_reg" BASENAME="C_AXI_L_BASEADDR" BASEVALUE="0x44A10000" HIGHNAME="C_AXI_L_HIGHADDR" HIGHVALUE="0x44A1FFFF" INSTANCE="Audio_d_axi_i2s_audio_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="AXI_L"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A20000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A2FFFF" INSTANCE="video_displayport_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="dp_s_axilite"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A30000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A3FFFF" INSTANCE="oled_axi_quad_spi_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="AXI_LITE"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A40000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A4FFFF" INSTANCE="xadc_wiz_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_lite"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A50000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A5FFFF" INSTANCE="video_axi_vdma_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_LITE"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_BASEADDR" BASEVALUE="0x44A80000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A8FFFF" INSTANCE="axi_ethernet_0_fifo" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x44A90000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A9FFFF" INSTANCE="video_ps2_mouse_overlay_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="ctrl"/>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="mig_7series_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="mig_7series_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_IC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="MEM0" BASENAME="C_S_AXI4_BASEADDR" BASEVALUE="0xC4000000" HIGHNAME="C_S_AXI4_HIGHADDR" HIGHVALUE="0xC4000FFF" INSTANCE="qspi_flash" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DC" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="AXI_FULL"/>
        <MEMRANGE ADDRESSBLOCK="MEM0" BASENAME="C_S_AXI4_BASEADDR" BASEVALUE="0xC4000000" HIGHNAME="C_S_AXI4_HIGHADDR" HIGHVALUE="0xC4000FFF" INSTANCE="qspi_flash" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_IC" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="AXI_FULL"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr"/>
        <PERIPHERAL INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr"/>
        <PERIPHERAL INSTANCE="userio"/>
        <PERIPHERAL INSTANCE="oled_axi_gpio_0"/>
        <PERIPHERAL INSTANCE="axi_uart16550_0"/>
        <PERIPHERAL INSTANCE="Audio_axi_iic_0"/>
        <PERIPHERAL INSTANCE="power_iic"/>
        <PERIPHERAL INSTANCE="axi_ethernet_0"/>
        <PERIPHERAL INSTANCE="microblaze_0_axi_intc"/>
        <PERIPHERAL INSTANCE="generic_timer_0"/>
        <PERIPHERAL INSTANCE="led_timer"/>
        <PERIPHERAL INSTANCE="axi_dma_0"/>
        <PERIPHERAL INSTANCE="Audio_d_axi_i2s_audio_0"/>
        <PERIPHERAL INSTANCE="video_displayport_0"/>
        <PERIPHERAL INSTANCE="oled_axi_quad_spi_0"/>
        <PERIPHERAL INSTANCE="xadc_wiz_0"/>
        <PERIPHERAL INSTANCE="video_axi_vdma_0"/>
        <PERIPHERAL INSTANCE="axi_ethernet_0_fifo"/>
        <PERIPHERAL INSTANCE="video_ps2_mouse_overlay_0"/>
        <PERIPHERAL INSTANCE="mig_7series_0"/>
        <PERIPHERAL INSTANCE="qspi_flash"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_axi_intc" HWVERSION="4.1" INSTANCE="microblaze_0_axi_intc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="INTERRUPT_CNTLR" MODTYPE="axi_intc" VLNV="xilinx.com:ip:axi_intc:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v4_1;d=pg099-axi-intc.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="14"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register.&#xA;For each bit up to number of periperhal interrupts:&#xA;  R - Reads active interrupt signal.&#xA;  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.&#xA;For remaining bits defined by number of software interrupts:&#xA;  R - Reads software interrupt value.&#xA;  W - Writes software interrupt value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="14"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IPR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Pending Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="14"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Pending Register.&#xA;For each bit:&#xA;  R - Reads logical AND of bits in ISR and IER.&#xA;  W - No effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="14"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="14"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register.&#xA;For each bit:&#xA;  R - Reads interrupt enable value.&#xA;  W - Writes interrupt enable value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="14"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IAR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Acknowledge Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="14"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Acknowledge Register.&#xA;For each bit:&#xA;  W - Acknowledge interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="14"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Set Interrupt Enables"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10"/>
              <PROPERTY NAME="SIZE" VALUE="14"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Set Interrupt Enables&#xA;For each bit:&#xA;  R - Reads active interrupt.&#xA;  W - Writing 1 enables the interrupt, writing 0 has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToSet"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="14"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Clear Interrupt Enables"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14"/>
              <PROPERTY NAME="SIZE" VALUE="14"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clear Interrupt Enables&#xA;For each bit:&#xA;  R - Reads active interrupt.&#xA;  W - Writing 1 disables the interrupt, writing 0 has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="14"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x18"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="IVN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Number.&#xA;  R - Reads ordinal of highest priority, enabled, active interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Master Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ME">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master IRQ Enable.&#xA;  0 - All interrupts disabled.&#xA;  1 - All interrupts can be enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="HIE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Hardware Interrupt Enable.&#xA;  0 - HW interrupts disabled.&#xA;  1 - HW interrupts enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IMR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Mode Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x20"/>
              <PROPERTY NAME="SIZE" VALUE="14"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Mode Register.&#xA;For each bit:&#xA;  R - Reads interrupt mode.&#xA;  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="14"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ILR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Level Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x24"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ILN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Level Number.&#xA;  R - Reads ordinal of highest priority interrupt not allowed to generate IRQ.&#xA;  W - Writes ordinal of highest priority interrupt not allowed to generate IRQ.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[0]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 0"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x100"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 0 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[1]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 1 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[2]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x108"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 2 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[3]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 3"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 3 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[4]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 4"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x110"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 4 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[5]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 5"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x114"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 5 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[6]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 6"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x118"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 6 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[7]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 7"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 7 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[8]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 8"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 8 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[9]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 9"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x124"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 9 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[10]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 10"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 10 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[11]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 11"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x12C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 11 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[12]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 12"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x130"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 12 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[13]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 13"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x134"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 13 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[14]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 14"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x138"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 14 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[15]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 15"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x13C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 15 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[16]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 16"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x140"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 16 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[17]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 17"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x144"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 17 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[18]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 18"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x148"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 18 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[19]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 19"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 19 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[20]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 20"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x150"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 20 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[21]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 21"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x154"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 21 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[22]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 22"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x158"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 22 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[23]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 23"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x15C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 23 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[24]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 24"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x160"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 24 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[25]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 25"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x164"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 25 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[26]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 26"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x168"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 26 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[27]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 27"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x16C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 27 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[28]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 28"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x170"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 28 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[29]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 29"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x174"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 29 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[30]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 30"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x178"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 30 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[31]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 31"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x17C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 31 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="system_microblaze_0_axi_intc_0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_NUM_INTR_INPUTS" VALUE="14"/>
        <PARAMETER NAME="C_NUM_SW_INTR" VALUE="0"/>
        <PARAMETER NAME="C_KIND_OF_INTR" VALUE="0xffffc240"/>
        <PARAMETER NAME="C_KIND_OF_EDGE" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_KIND_OF_LVL" VALUE="0xfffffbff"/>
        <PARAMETER NAME="C_ASYNC_INTR" VALUE="0xFFFFCC20"/>
        <PARAMETER NAME="C_NUM_SYNC_FF" VALUE="2"/>
        <PARAMETER NAME="C_IVAR_RESET_VALUE" VALUE="0x00000010"/>
        <PARAMETER NAME="C_ENABLE_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_IPR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SIE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CIE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_IVR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ILR" VALUE="0"/>
        <PARAMETER NAME="C_IRQ_IS_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_IRQ_ACTIVE" VALUE="0x1"/>
        <PARAMETER NAME="C_DISABLE_SYNCHRONIZERS" VALUE="0"/>
        <PARAMETER NAME="C_MB_CLK_NOT_CONNECTED" VALUE="1"/>
        <PARAMETER NAME="C_HAS_FAST" VALUE="1"/>
        <PARAMETER NAME="C_EN_CASCADE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CASCADE_MASTER" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_microblaze_0_axi_intc_0"/>
        <PARAMETER NAME="Sense_of_IRQ_Level_Type" VALUE="Active_High"/>
        <PARAMETER NAME="Sense_of_IRQ_Edge_Type" VALUE="Rising"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="C_PROCESSOR_CLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="C_IRQ_CONNECTION" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="INTR_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41200000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4120FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="intr" RIGHT="0" SENSITIVITY="LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_LOW:EDGE_RISING:LEVEL_HIGH:LEVEL_HIGH:EDGE_RISING:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="microblaze_0_xlconcat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="processor_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="processor_rst" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_mb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="mb_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SIGIS="undef" SIGNAME="microblaze_0_Interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="processor_ack" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_Interrupt_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Interrupt_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="interrupt_address" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_Interrupt_Address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Interrupt_Address"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M00_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_intc_interrupt" NAME="interrupt" TYPE="INITIATOR" VLNV="xilinx.com:interface:mbinterrupt:1.0">
          <PARAMETER NAME="SENSITIVITY" VALUE="LEVEL_HIGH"/>
          <PARAMETER NAME="LOW_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ACK" PHYSICAL="processor_ack"/>
            <PORTMAP LOGICAL="ADDRESS" PHYSICAL="interrupt_address"/>
            <PORTMAP LOGICAL="INTERRUPT" PHYSICAL="irq"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_axi_periph" HWVERSION="2.1" INSTANCE="microblaze_0_axi_periph" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="20"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_microblaze_0_axi_periph_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M18_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M18_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_axi_iic_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_axi_iic_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_axi_iic_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_axi_iic_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_axi_iic_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_axi_iic_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_axi_iic_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_axi_iic_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_axi_iic_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_axi_iic_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_axi_iic_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_axi_iic_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_axi_iic_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_axi_iic_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_axi_iic_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_axi_iic_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="Audio_axi_iic_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_axi_iic_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="AXI_L_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="AXI_L_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="AXI_L_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="AXI_L_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="AXI_L_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="AXI_L_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="AXI_L_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="AXI_L_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="AXI_L_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="AXI_L_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="AXI_L_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="AXI_L_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="AXI_L_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="AXI_L_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="AXI_L_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="AXI_L_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="AXI_L_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="AXI_L_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="Audio_d_axi_i2s_audio_0_AXI_L_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="AXI_L_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="s_axi_lite_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="s_axi_lite_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="s_axi_lite_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="s_axi_lite_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="s_axi_lite_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="s_axi_lite_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="s_axi_lite_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="s_axi_lite_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="s_axi_lite_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="s_axi_lite_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="s_axi_lite_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="s_axi_lite_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="s_axi_lite_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="s_axi_lite_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="s_axi_lite_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="axi_dma_0_s_axi_lite_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="s_axi_lite_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awaddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_wdata" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M04_AXI_bresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_araddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M04_AXI_rdata" SIGIS="undef"/>
        <PORT DIR="I" NAME="M04_AXI_rresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M04_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="12" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart16550_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart16550_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart16550_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart16550_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart16550_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart16550_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart16550_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart16550_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart16550_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart16550_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart16550_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart16550_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart16550_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart16550_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart16550_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart16550_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="axi_uart16550_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart16550_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="generic_timer_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="generic_timer_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="generic_timer_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="generic_timer_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="generic_timer_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="generic_timer_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="generic_timer_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="generic_timer_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="generic_timer_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="generic_timer_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="generic_timer_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="generic_timer_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="generic_timer_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="generic_timer_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="generic_timer_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="generic_timer_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="generic_timer_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="generic_timer_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="power_iic" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="power_iic" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="power_iic" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="power_iic" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="power_iic" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="power_iic" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="power_iic" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="power_iic" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="power_iic" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="power_iic" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="power_iic" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="power_iic" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="power_iic" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="power_iic" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="power_iic" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="power_iic" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="power_iic" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="userio" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="userio" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="userio" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="userio" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="userio" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="userio" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="userio" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="userio" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="userio" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="userio" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="userio" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="userio" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="userio" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M08_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="userio" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="userio" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M08_AXI_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="userio" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="userio" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_gpio_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_gpio_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_gpio_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_gpio_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M09_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_gpio_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_gpio_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_gpio_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_gpio_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_gpio_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_gpio_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_gpio_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_gpio_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_gpio_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M09_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_gpio_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_gpio_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_gpio_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_gpio_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_quad_spi_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_quad_spi_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_quad_spi_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_quad_spi_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M10_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_quad_spi_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_quad_spi_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_quad_spi_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M10_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_quad_spi_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_quad_spi_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_quad_spi_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_quad_spi_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_quad_spi_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_quad_spi_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M10_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_quad_spi_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M10_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_quad_spi_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M10_AXI_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_quad_spi_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_quad_spi_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M11_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M11_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M11_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M11_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M11_AXI_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="s_axi_lite_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="s_axi_lite_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="s_axi_lite_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="s_axi_lite_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="s_axi_lite_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="s_axi_lite_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M12_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="s_axi_lite_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="s_axi_lite_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="s_axi_lite_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="s_axi_lite_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="s_axi_lite_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="s_axi_lite_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M12_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="s_axi_lite_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M12_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="s_axi_lite_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M12_AXI_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="s_axi_lite_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="s_axi_lite_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M13_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M13_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M13_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M13_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M13_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M13_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M13_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M13_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M13_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M13_AXI_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_awaddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M14_AXI_awready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_wdata" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M14_AXI_wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M14_AXI_bresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M14_AXI_bvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_araddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M14_AXI_arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M14_AXI_rdata" SIGIS="undef"/>
        <PORT DIR="I" NAME="M14_AXI_rresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M14_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M14_AXI_rvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_rready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="17" NAME="M15_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_awready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M15_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M15_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_wready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M15_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_bready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M15_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_arready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M15_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M15_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M15_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_rready" SIGIS="undef" SIGNAME="axi_ethernet_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M16_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M16_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_AXI_awready" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M16_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M16_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M16_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_AXI_wready" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M16_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M16_AXI_bready" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M16_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M16_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M16_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_AXI_arready" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M16_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M16_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M16_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M16_AXI_rready" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M17_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="led_timer_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="led_timer" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M17_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_awvalid" SIGIS="undef" SIGNAME="led_timer_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="led_timer" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_AXI_awready" SIGIS="undef" SIGNAME="led_timer_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="led_timer" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M17_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="led_timer_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="led_timer" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M17_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="led_timer_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="led_timer" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M17_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_wvalid" SIGIS="undef" SIGNAME="led_timer_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="led_timer" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_AXI_wready" SIGIS="undef" SIGNAME="led_timer_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="led_timer" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M17_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="led_timer_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="led_timer" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_AXI_bvalid" SIGIS="undef" SIGNAME="led_timer_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="led_timer" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M17_AXI_bready" SIGIS="undef" SIGNAME="led_timer_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="led_timer" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M17_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="led_timer_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="led_timer" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M17_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M17_AXI_arvalid" SIGIS="undef" SIGNAME="led_timer_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="led_timer" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_AXI_arready" SIGIS="undef" SIGNAME="led_timer_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="led_timer" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M17_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="led_timer_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="led_timer" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M17_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="led_timer_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="led_timer" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M17_AXI_rvalid" SIGIS="undef" SIGNAME="led_timer_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="led_timer" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M17_AXI_rready" SIGIS="undef" SIGNAME="led_timer_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="led_timer" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M18_AXI_awaddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M18_AXI_awready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_wdata" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M18_AXI_wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M18_AXI_bresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M18_AXI_bvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_araddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M18_AXI_arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M18_AXI_rdata" SIGIS="undef"/>
        <PORT DIR="I" NAME="M18_AXI_rresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M18_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M18_AXI_rvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M18_AXI_rready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="M19_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M19_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_AXI_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M19_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M19_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_AXI_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M19_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_AXI_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M19_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M19_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_AXI_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M19_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M19_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M19_AXI_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_DP" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M03_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M03_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M04_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M04_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M04_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M04_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M04_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M04_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M04_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M04_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M04_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M04_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M05_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M05_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M05_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M05_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M05_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M05_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M05_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M05_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M05_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M05_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M05_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M05_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M05_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M05_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M05_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M05_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M06_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M06_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M06_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M06_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M06_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M06_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M06_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M06_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M06_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M06_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M06_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M06_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M06_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M06_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M06_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M06_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M07_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M07_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M07_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M07_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M07_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M07_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M07_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M07_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M07_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M07_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M07_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M07_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M07_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M07_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M07_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M07_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M08_AXI" DATAWIDTH="32" NAME="M08_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M08_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M08_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M08_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M08_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M08_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M08_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M08_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M08_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M08_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M08_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M08_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M08_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M08_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M08_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M08_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M08_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M08_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M08_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M08_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M08_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M08_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M08_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M08_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M08_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M08_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M08_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M08_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M08_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M08_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M08_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M08_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M08_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M08_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M08_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M08_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M09_AXI" DATAWIDTH="32" NAME="M09_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M09_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M09_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M09_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M09_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M09_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M09_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M09_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M09_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M09_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M09_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M09_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M09_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M09_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M09_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M09_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M09_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M09_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M09_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M09_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M09_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M09_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M09_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M09_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M09_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M09_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M09_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M09_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M09_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M09_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M09_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M09_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M09_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M09_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M09_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M09_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M10_AXI" DATAWIDTH="32" NAME="M10_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M10_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M10_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M10_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M10_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M10_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M10_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M10_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M10_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M10_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M10_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M10_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M10_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M10_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M10_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M10_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M10_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M10_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M10_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M10_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M10_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M10_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M10_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M10_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M10_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M10_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M10_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M10_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M10_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M10_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M10_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M10_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M10_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M10_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M10_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M10_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M11_AXI" DATAWIDTH="32" NAME="M11_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M11_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M11_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M11_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M11_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M11_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M11_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M11_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M11_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M11_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M11_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M11_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M11_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M11_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M11_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M11_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M11_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M11_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M11_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M11_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M11_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M11_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M11_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M11_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M11_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M11_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M11_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M11_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M11_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M11_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M11_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M11_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M11_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M11_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M11_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M11_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M12_AXI" DATAWIDTH="32" NAME="M12_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M12_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M12_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M12_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M12_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M12_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M12_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M12_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M12_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M12_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M12_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M12_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M12_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M12_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M12_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M12_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M12_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M12_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M12_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M12_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M12_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M12_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M12_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M12_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M12_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M12_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M12_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M12_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M12_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M12_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M12_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M12_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M12_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M12_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M12_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M12_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M13_AXI" DATAWIDTH="32" NAME="M13_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M13_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M13_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M13_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M13_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M13_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M13_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M13_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M13_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M13_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M13_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M13_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M13_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M13_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M13_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M13_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M13_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M13_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M13_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M13_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M13_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M13_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M13_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M13_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M13_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M13_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M13_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M13_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M13_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M13_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M13_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M13_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M13_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M13_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M13_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M13_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M14_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M14_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M14_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M14_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M14_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M14_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M14_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M14_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M14_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M14_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M14_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M14_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M14_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M14_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M14_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M14_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M14_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M14_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M14_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M14_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M14_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M14_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M14_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M14_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M14_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M14_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M14_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M14_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M14_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M14_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M14_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M14_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M14_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M14_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M14_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M14_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M15_AXI" DATAWIDTH="32" NAME="M15_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M15_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M15_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M15_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M15_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M15_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M15_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M15_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M15_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M15_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M15_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M15_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M15_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M15_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M15_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M15_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M15_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M15_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M15_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M15_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M15_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M15_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M15_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M15_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M15_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M15_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M15_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M15_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M15_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M15_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M15_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M15_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M15_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M15_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M15_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M15_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M16_AXI" DATAWIDTH="32" NAME="M16_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M16_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M16_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M16_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M16_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M16_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M16_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M16_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M16_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M16_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M16_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M16_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M16_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M16_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M16_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M16_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M16_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M16_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M16_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M16_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M16_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M16_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M16_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M16_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M16_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M16_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M16_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M16_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M16_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M16_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M16_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M16_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M16_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M16_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M16_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M16_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M17_AXI" DATAWIDTH="32" NAME="M17_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M17_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M17_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M17_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M17_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M17_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M17_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M17_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M17_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M17_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M17_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M17_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M17_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M17_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M17_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M17_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M17_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M17_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M17_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M17_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M17_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M17_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M17_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M17_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M17_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M17_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M17_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M17_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M17_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M17_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M17_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M17_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M17_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M17_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M17_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M17_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M18_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M18_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M18_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M18_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M18_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M18_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M18_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M18_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M18_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M18_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M18_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M18_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M18_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M18_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M18_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M18_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M18_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M18_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M18_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M18_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M18_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M18_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M18_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M18_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M18_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M18_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M18_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M18_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M18_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M18_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M18_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M18_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M18_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M18_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M18_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M18_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M19_AXI" DATAWIDTH="32" NAME="M19_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M19_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M19_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M19_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M19_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M19_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M19_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M19_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M19_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M19_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M19_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M19_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M19_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M19_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M19_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M19_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M19_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M19_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M19_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M19_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M19_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M19_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M19_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M19_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M19_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M19_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M19_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M19_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M19_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M19_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M19_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M19_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M19_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M19_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M19_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M19_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_local_memory/dlmb_bram_if_cntlr" HWVERSION="4.0" INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr" VLNV="xilinx.com:ip:lmb_bram_if_cntlr:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v4_0;d=pg112-lmb-bram-if-cntlr.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="SLMB" NAME="Mem" RANGE="8192" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_NUM_LMB" VALUE="1"/>
        <PARAMETER NAME="C_MASK" VALUE="0x00000000c0000000"/>
        <PARAMETER NAME="C_MASK1" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_MASK2" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_MASK3" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_CE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_UE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_STATUS_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_COUNTER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_ACCESS" VALUE="2"/>
        <PARAMETER NAME="C_BRAM_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="Component_Name" VALUE="system_dlmb_bram_if_cntlr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00003FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_Rst" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Ready" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Wait" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_UE" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_CE" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Rst_A" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Clk_A" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Addr_A" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_EN_A" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_WEN_A" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Dout_A" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BRAM_Din_A" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_dlmb_v10_LMB_Sl_0" DATAWIDTH="32" NAME="SLMB" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_PORT" NAME="BRAM_PORT" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="16384"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_Dout_A"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_WEN_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_local_memory/dlmb_v10" HWVERSION="3.0" INSTANCE="microblaze_0_local_memory_dlmb_v10" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="lmb_v10" VLNV="xilinx.com:ip:lmb_v10:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v3_0;d=pg113-lmb-v10.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_LMB_NUM_SLAVES" VALUE="1"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_dlmb_v10_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SYS_Rst" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Rst" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M_ABus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Data_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Data_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_ReadStrobe" SIGIS="undef" SIGNAME="microblaze_0_Read_Strobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Read_Strobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_WriteStrobe" SIGIS="undef" SIGNAME="microblaze_0_Write_Strobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Write_Strobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AddrStrobe" SIGIS="undef" SIGNAME="microblaze_0_D_AS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="D_AS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_DBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Data_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Data_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_BE" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_Byte_Enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Byte_Enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Ready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Wait" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_UE" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_CE" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ReadDBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Data_Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Data_Read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Ready" SIGIS="undef" SIGNAME="microblaze_0_DReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="DReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Wait" SIGIS="undef" SIGNAME="microblaze_0_DWait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="DWait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_UE" SIGIS="undef" SIGNAME="microblaze_0_DUE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="DUE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_CE" SIGIS="undef" SIGNAME="microblaze_0_DCE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="DCE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_dlmb_v10_LMB_Sl_0" DATAWIDTH="32" NAME="LMB_Sl_0" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_DLMB" DATAWIDTH="32" NAME="LMB_M" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="M_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="M_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="M_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="LMB_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="LMB_ReadDBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="M_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="LMB_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="LMB_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="LMB_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="M_DBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="M_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_local_memory/ilmb_bram_if_cntlr" HWVERSION="4.0" INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr" VLNV="xilinx.com:ip:lmb_bram_if_cntlr:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v4_0;d=pg112-lmb-bram-if-cntlr.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_NUM_LMB" VALUE="1"/>
        <PARAMETER NAME="C_MASK" VALUE="0x0000000080000000"/>
        <PARAMETER NAME="C_MASK1" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_MASK2" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_MASK3" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_CE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_UE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_STATUS_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_COUNTER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_ACCESS" VALUE="2"/>
        <PARAMETER NAME="C_BRAM_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="Component_Name" VALUE="system_ilmb_bram_if_cntlr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00003FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_Rst" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Ready" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Wait" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_UE" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_CE" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Rst_A" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Clk_A" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Addr_A" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_EN_A" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_WEN_A" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Dout_A" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BRAM_Din_A" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_ilmb_v10_LMB_Sl_0" DATAWIDTH="32" NAME="SLMB" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_PORT" NAME="BRAM_PORT" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="16384"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_Dout_A"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_WEN_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_local_memory/ilmb_v10" HWVERSION="3.0" INSTANCE="microblaze_0_local_memory_ilmb_v10" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="lmb_v10" VLNV="xilinx.com:ip:lmb_v10:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v3_0;d=pg113-lmb-v10.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_LMB_NUM_SLAVES" VALUE="1"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_ilmb_v10_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SYS_Rst" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Rst" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M_ABus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Instr_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Instr_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_ReadStrobe" SIGIS="undef" SIGNAME="microblaze_0_IFetch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="IFetch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_WriteStrobe" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AddrStrobe" SIGIS="undef" SIGNAME="microblaze_0_I_AS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="I_AS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_DBus" RIGHT="31" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M_BE" RIGHT="3" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Ready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Wait" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_UE" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_CE" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ReadDBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Ready" SIGIS="undef" SIGNAME="microblaze_0_IReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="IReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Wait" SIGIS="undef" SIGNAME="microblaze_0_IWAIT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="IWAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_UE" SIGIS="undef" SIGNAME="microblaze_0_IUE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="IUE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_CE" SIGIS="undef" SIGNAME="microblaze_0_ICE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="ICE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_ilmb_v10_LMB_Sl_0" DATAWIDTH="32" NAME="LMB_Sl_0" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_ILMB" DATAWIDTH="32" NAME="LMB_M" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="M_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="M_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="M_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="LMB_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="LMB_ReadDBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="M_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="LMB_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="LMB_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="LMB_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="M_DBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="M_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_local_memory/lmb_bram" HWVERSION="8.3" INSTANCE="microblaze_0_local_memory_lmb_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_3;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="system_lmb_bram_0.mem"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="4096"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="4096"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="4096"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="4096"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="4"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     20.388 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="system_lmb_bram_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="4096"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="system_lmb_bram_0.mem"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_PORT" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="16384"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_PORT" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="16384"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="enb"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rstb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_xlconcat" HWVERSION="2.1" INSTANCE="microblaze_0_xlconcat" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="14"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="14"/>
        <PARAMETER NAME="Component_Name" VALUE="system_microblaze_0_xlconcat_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="xadc_wiz_0_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="ip2intc_irpt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="video_axi_vdma_0_mm2s_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="mm2s_introut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="axi_uart16550_0_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart16550_0" PORT="ip2intc_irpt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="generic_timer_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="generic_timer_0" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="userio_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="userio" PORT="ip2intc_irpt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="video_displayport_0_axi_int">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="axi_int"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="oled_axi_quad_spi_0_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_quad_spi_0" PORT="ip2intc_irpt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_mm2s_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="mm2s_introut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="axi_dma_0_s2mm_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dma_0" PORT="s2mm_introut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="qspi_flash_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="ip2intc_irpt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_eth_intb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="eth_intb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_0_fifo_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="led_timer_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="led_timer" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_xlconcat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="intr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/mig_7series_0" HWVERSION="4.0" INSTANCE="mig_7series_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="mig_7series" VLNV="xilinx.com:ip:mig_7series:4.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="memmap" NAME="memaddr" RANGE="1073741824" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="memmap" NAME="memaddr" RANGE="1073741824" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="NoOfControllers" VALUE="1"/>
        <PARAMETER NAME="COMBINED_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="REFCLK_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="TEMP_MON_CONTROL" VALUE="EXTERNAL"/>
        <PARAMETER NAME="POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="USE_AXI" VALUE="1"/>
        <PARAMETER NAME="ECC" VALUE="OFF"/>
        <PARAMETER NAME="DDR3_DQ_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DDR3_DQS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DDR3_ROW_WIDTH" VALUE="15"/>
        <PARAMETER NAME="DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="DDR3_DM_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="DDR3_DQS_CNT_WIDTH" VALUE="2"/>
        <PARAMETER NAME="DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR3_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="DDR3_nCK_PER_CLK" VALUE="4"/>
        <PARAMETER NAME="DDR3_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="PHASE" VALUE="0.000"/>
        <PARAMETER NAME="UI_EXTRA_CLOCKS" VALUE="TRUE"/>
        <PARAMETER NAME="MMCM_VCO" VALUE="800"/>
        <PARAMETER NAME="MMCM_CLKOUT0_FREQ" VALUE="200000000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_FREQ" VALUE="800000000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_FREQ" VALUE="800000000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_FREQ" VALUE="800000000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_FREQ" VALUE="800000000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_EN" VALUE="TRUE"/>
        <PARAMETER NAME="MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="30"/>
        <PARAMETER NAME="C_S_AXI_MEM_SIZE" VALUE="1073741824"/>
        <PARAMETER NAME="QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C0_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C0_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C0_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C0_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C0_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C0_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C0_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C0_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C1_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C1_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C1_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C1_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C1_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C1_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C1_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C1_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C1_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C2_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C2_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C2_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C2_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C2_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C2_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C2_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C2_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C2_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C3_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C3_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C3_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C3_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C3_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C3_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C3_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C3_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C3_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C4_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C4_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C4_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C4_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C4_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C4_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C4_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C4_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C4_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C5_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C5_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C5_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C5_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C5_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C5_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C5_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C5_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C5_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C6_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C6_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C6_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C6_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C6_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C6_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C6_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C6_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C6_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C7_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C7_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C7_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C7_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C7_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C7_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C7_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C7_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C7_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="XML_INPUT_FILE" VALUE="mig_b.prj"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="MIG_DONT_TOUCH_PARAM" VALUE="Custom"/>
        <PARAMETER NAME="BOARD_MIG_PARAM" VALUE="Custom"/>
        <PARAMETER NAME="Component_Name" VALUE="system_mig_7series_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MEMORY_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x80000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xBFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="11" NAME="device_temp_i" RIGHT="0" SIGIS="undef" SIGNAME="xadc_wiz_0_temp_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="temp_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sys_rst" SIGIS="rst" SIGNAME="one_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="one" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="31" NAME="ddr3_dq" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="3" NAME="ddr3_dqs_p" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="3" NAME="ddr3_dqs_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="14" NAME="ddr3_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ddr3_ba" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_ras_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_cas_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_we_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_reset_n" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="ddr3_ck_p" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="ddr3_ck_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="ddr3_cke" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="ddr3_cs_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ddr3_dm" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="ddr3_odt" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ui_clk_sync_rst" SIGIS="rst" SIGNAME="mig_7series_0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ui_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="AXI_L_aclk"/>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="CLK_100MHZ_I"/>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="M_AXIS_S2MM_ACLK"/>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="S_AXIS_MM2S_ACLK"/>
            <CONNECTION INSTANCE="Audio_axi_iic_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="oled_axi_gpio_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="oled_axi_quad_spi_0" PORT="ext_spi_clk"/>
            <CONNECTION INSTANCE="oled_axi_quad_spi_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="s_axi_lite_aclk"/>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="m_axi_mm2s_aclk"/>
            <CONNECTION INSTANCE="video_displayport_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_dma_0" PORT="s_axi_lite_aclk"/>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_mm2s_aclk"/>
            <CONNECTION INSTANCE="axi_dma_0" PORT="m_axi_s2mm_aclk"/>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_lite_clk"/>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="axis_clk"/>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_ACLK"/>
            <CONNECTION INSTANCE="axi_uart16550_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="generic_timer_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="led_timer" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="microblaze_0" PORT="Clk"/>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="processor_clk"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M16_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M17_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M18_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M19_ACLK"/>
            <CONNECTION INSTANCE="pixel_eth_clk_gen" PORT="clk_in1"/>
            <CONNECTION INSTANCE="power_iic" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_aclk"/>
            <CONNECTION INSTANCE="qspi_flash_clk_gen" PORT="clk_in1"/>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="userio" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="ui_addn_clk_0" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="29" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="29" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mmcm_locked" SIGIS="undef" SIGNAME="mig_7series_0_mmcm_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pixel_eth_clk_gen" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sys_clk_p" SIGIS="undef"/>
        <PORT DIR="I" NAME="sys_clk_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="init_calib_complete" SIGIS="undef"/>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mig_7series_0_DDR3" DATAWIDTH="8" NAME="DDR3" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddrx:1.0">
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DQ" PHYSICAL="ddr3_dq"/>
            <PORTMAP LOGICAL="DQS_P" PHYSICAL="ddr3_dqs_p"/>
            <PORTMAP LOGICAL="DQS_N" PHYSICAL="ddr3_dqs_n"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="ddr3_addr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="ddr3_ba"/>
            <PORTMAP LOGICAL="RAS_N" PHYSICAL="ddr3_ras_n"/>
            <PORTMAP LOGICAL="CAS_N" PHYSICAL="ddr3_cas_n"/>
            <PORTMAP LOGICAL="WE_N" PHYSICAL="ddr3_we_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="ddr3_reset_n"/>
            <PORTMAP LOGICAL="CK_P" PHYSICAL="ddr3_ck_p"/>
            <PORTMAP LOGICAL="CK_N" PHYSICAL="ddr3_ck_n"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="ddr3_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="ddr3_cs_n"/>
            <PORTMAP LOGICAL="DM" PHYSICAL="ddr3_dm"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="ddr3_odt"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mem_intercon_M00_AXI" DATAWIDTH="256" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="30"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="2"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_sysclk" NAME="SYS_CLK" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="sys_clk_p"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="sys_clk_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/oled/axi_gpio_0" HWVERSION="2.0" INSTANCE="oled_axi_gpio_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GPIO_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="4"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="4"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Global Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output&#xA;  0 - Disabled&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 2 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 Interrupt Status&#xA;  0 - No Channel 1 input interrupt&#xA;  1 - Channel 1 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 2 Interrupt Status&#xA;  0 - No Channel 2 input interrupt&#xA;  1 - Channel 2 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_gpio_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40010000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4001FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M09_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="oled_axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="oled_axi_gpio_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="oled_axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="oled_gpio"/>
            <CONNECTION INSTANCE="oled_axi_gpio_0" PORT="gpio_io_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="gpio_io_t" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M09_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/oled/axi_quad_spi_0" HWVERSION="3.2" INSTANCE="oled_axi_quad_spi_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_quad_spi" VLNV="xilinx.com:ip:axi_quad_spi:3.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_quad_spi;v=v3_2;d=pg153-axi-quad-spi.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Async_Clk" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_SUB_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="axi_quad_spi_inst"/>
        <PARAMETER NAME="C_SPI_MEM_ADDR_BITS" VALUE="24"/>
        <PARAMETER NAME="C_TYPE_OF_AXI4_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_XIP_MODE" VALUE="0"/>
        <PARAMETER NAME="C_UC_FAMILY" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_SCK_RATIO" VALUE="96"/>
        <PARAMETER NAME="C_DUAL_QUAD_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SS_BITS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_TRANSFER_BITS" VALUE="8"/>
        <PARAMETER NAME="C_SPI_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_STARTUP_EXT" VALUE="0"/>
        <PARAMETER NAME="C_SPI_MEMORY" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI4_ADDR_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_S_AXI4_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI4_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SHARED_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_LSB_STUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_STARTUP_INT" VALUE="0"/>
        <PARAMETER NAME="UC_FAMILY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_quad_spi_0_0"/>
        <PARAMETER NAME="Master_mode" VALUE="1"/>
        <PARAMETER NAME="FIFO_INCLUDED" VALUE="1"/>
        <PARAMETER NAME="Multiples16" VALUE="6"/>
        <PARAMETER NAME="C_SCK_RATIO1" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="QSPI_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A30000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A3FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ext_spi_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M10_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="io0_i" SIGIS="undef"/>
        <PORT DIR="O" NAME="io0_o" SIGIS="undef" SIGNAME="oled_axi_quad_spi_0_io0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="oled_sdin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="io0_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="io1_i" SIGIS="undef"/>
        <PORT DIR="O" NAME="io1_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="io1_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="sck_i" SIGIS="undef"/>
        <PORT DIR="O" NAME="sck_o" SIGIS="undef" SIGNAME="oled_axi_quad_spi_0_sck_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="oled_sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sck_t" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="ss_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="ss_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ss_t" SIGIS="undef"/>
        <PORT DIR="O" NAME="ip2intc_irpt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="oled_axi_quad_spi_0_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In6"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="SPI_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:spi:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="IO0_I" PHYSICAL="io0_i"/>
            <PORTMAP LOGICAL="IO0_O" PHYSICAL="io0_o"/>
            <PORTMAP LOGICAL="IO0_T" PHYSICAL="io0_t"/>
            <PORTMAP LOGICAL="IO1_I" PHYSICAL="io1_i"/>
            <PORTMAP LOGICAL="IO1_O" PHYSICAL="io1_o"/>
            <PORTMAP LOGICAL="IO1_T" PHYSICAL="io1_t"/>
            <PORTMAP LOGICAL="SCK_I" PHYSICAL="sck_i"/>
            <PORTMAP LOGICAL="SCK_O" PHYSICAL="sck_o"/>
            <PORTMAP LOGICAL="SCK_T" PHYSICAL="sck_t"/>
            <PORTMAP LOGICAL="SS_I" PHYSICAL="ss_i"/>
            <PORTMAP LOGICAL="SS_O" PHYSICAL="ss_o"/>
            <PORTMAP LOGICAL="SS_T" PHYSICAL="ss_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M10_AXI" DATAWIDTH="32" NAME="AXI_LITE" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/one" HWVERSION="1.1" INSTANCE="one" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="1"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_one_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="one_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hdmi_rx_hpa"/>
            <CONNECTION INSTANCE="mig_7series_0" PORT="sys_rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/pixel_eth_clk_gen" HWVERSION="5.3" INSTANCE="pixel_eth_clk_gen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_3;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="1"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="system_pixel_eth_clk_gen_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="1"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1___125.000______0.000______50.0______229.006____248.735"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="clk_out2___148.438______0.000______50.0______222.598____248.735"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="125"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="148.5"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="125.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="148.438"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="35.625"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="4"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="7.125"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="6"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="resetn"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="FFFF"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="10c2"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="1800"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="10c3"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="24c0"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="30c0"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="5800"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="0082"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="0113"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="7c01"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="7fe9"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0800"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="1890"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="0.8417508417508418"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="1.25"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="1.25"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="1.25"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="1.25"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="1.25"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="125.000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="148.438"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="Component_Name" VALUE="system_pixel_eth_clk_gen_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="125"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="148.5"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="resetn"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="4"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="35.625"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="7.125"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="6"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="229.006"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="248.735"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="222.598"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="248.735"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="253.529"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="248.735"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="resetn" SIGIS="rst" SIGNAME="mig_7series_0_mmcm_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="mmcm_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="pixel_eth_clk_gen_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="gtx_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="148437500" DIR="O" NAME="clk_out2" SIGIS="clk" SIGNAME="pixel_eth_clk_gen_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="PixelClk"/>
            <CONNECTION INSTANCE="video_rgb2dpvid_1" PORT="PixelClk"/>
            <CONNECTION INSTANCE="video_rgb2vga_0" PORT="PixelClk"/>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="m_axis_mm2s_aclk"/>
            <CONNECTION INSTANCE="video_rgb2dvi_0" PORT="PixelClk"/>
            <CONNECTION INSTANCE="video_v_axi4s_vid_out_0" PORT="aclk"/>
            <CONNECTION INSTANCE="video_vtg" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="pixel_eth_clk_gen_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash_clk_gen" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/power_iic" HWVERSION="2.0" INSTANCE="power_iic" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_iic" VLNV="xilinx.com:ip:axi_iic:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v2_0;d=pg090-axi-iic.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1c"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="GIE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable&#xA;0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core&#xA;1 - Unmasked AXI IIC core interrupts are passed to processor&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x020"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0xd0"/>
              <FIELDS>
                <FIELD NAME="int0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt0 - Arbitration Lost&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt1 - Transmit Error/Slave Transmit Complete&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt2 - Transmit FIFO Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt3 - Recieve FIFO FULL&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int4">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt4 - IIC Bus is Not Busy&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int5">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt5 - Addressed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int6">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt6 - Not Addessed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int7">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt7 - Transmit FIFO Half Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x028"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="int0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt0 - Arbitration Lost&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt1 - Transmit Error/Slave Transmit Complete&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt2 - Transmit FIFO Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt3 - Recieve FIFO FULL&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int4">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt4 - IIC Bus is Not Busy&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int5">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt5 - Addressed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int6">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt6 - Not Addessed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int7">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt7 - Transmit FIFO Half Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SOFTR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Soft Reset Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x040"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RKEY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset Key - Firmware must write a value of 0xA to this field to&#xA;            cause a soft reset of the Interrupt registers of AXI IIC controller.&#xA;            Writing any other value results in an AXI transaction&#xA;            acknowledgement with SLVERR and no reset occurs.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x100"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit must be set before any other CR bits have any effect&#xA;0 - resets and disables the AXI IIC controller but not the registers or FIFOs&#xA;1 - enables the AXI IIC controller&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs&#xA;0 - transmit FIFO normal operation&#xA;1 - resets the transmit FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSMS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When this bit is changed from 0 to 1, the&#xA;AXI IIC bus interface generates a START condition in master mode. When&#xA;this bit is cleared, a STOP condition is generated and the AXI IIC bus&#xA;interface switches to slave mode. When this bit is cleared by the&#xA;hardware, because arbitration for the bus has been lost, a STOP&#xA;condition is not generated&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit selects the direction of master/slave transfers.&#xA;0 - selects an AXI IIC receive&#xA;1 - selects an AXI IIC transmit&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TXAK">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit specifies the value driven onto&#xA;the sda line during acknowledge cycles for both master and slave recievers.&#xA;0 - acknowledge&#xA;1 - not-acknowledge&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RSTA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Writing a 1 to this bit generates a repeated START &#xA;condition on the bus if the AXI IIC bus interface is the current bus&#xA;master. Attempting a repeated START at the wrong time, if the bus is&#xA;owned by another master, results in a loss of arbitration. This bit is reset&#xA;when the repeated start occurs. This bit must be set prior to writing the&#xA;new address to the TX_FIFO or DTR&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GC_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Setting this bit High allows the AXI IIC to respond to a general call address.&#xA;0 - General Call Disabled&#xA;1 - General Call Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ABGC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit is set to 1 when another master has issued a general call and&#xA;the general call enable bit is set to 1, CR(6) = 1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AAS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface&#xA;is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit&#xA;address or general call if enabled. This bit is cleared when a stop&#xA;condition is detected or a repeated start occurs.&#xA;0 - indicates not being addressed as a slave&#xA;1 - indicates being addressed as a slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="BB">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit indicates the status of the IIC bus. This bit is set&#xA;when a START condition is detected and cleared when a STOP&#xA;condition is detected.&#xA;0 - indicates the bus is idle&#xA;1 - indicates the bus is busy&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ARW">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When the IIC bus interface has been addressed as a slave (AAS is set), &#xA;this bit indicates the value of the read/write bit sent by the master.&#xA;This bit is only valid when a complete transfer has occurred and&#xA;no other transfers have been initiated.&#xA;0 - indicates master writing to slave&#xA;1 - indicates master reading from slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit is set High when the transmit FIFO is full.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit is set High when the receive FIFO is full.&#xA;This bit is set only when all 16 locations in the FIFO are full,&#xA;regardless of the compare value field of the RX_FIFO_PIRQ register.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This is set High when the receive FIFO is empty.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This is set High when the transmit FIFO is empty.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x108"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="D7_D0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="If the dynamic stop bit is used and the AXI IIC is a master receiver,&#xA;the value is the number of bytes to receive.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="Start">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The dynamic start bit can be used to send a start or repeated start sequence on the&#xA;IIC bus. A start sequence is generated if the MSMS = 0, a&#xA;repeated start sequence is generated if the MSMS = 1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Stop">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The dynamic stop bit can be used to send an IIC stop&#xA;sequence on the IIC bus after the last byte has been transmitted or received.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="RX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Recieve FIFO Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="D7_D0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="IIC Receive Data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ADR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Slave Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x110"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Slave_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Address used by the IIC bus interface when in slave mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="7"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TX_FIFO_OCY">
              <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO Occupency Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x114"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Occupancy_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit[3] is the MSB. A binary value of 1001 indicates that&#xA;10 locations are full in the FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="RX_FIFO_OCY">
              <PROPERTY NAME="DESCRIPTION" VALUE="Recieve FIFO Occupency Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x118"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Occupancy_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit[3] is the MSB. A binary value of 1001 indicates that&#xA;10 locations are full in the FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TEN_ADR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Slave Ten Bit Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MSB of Slave Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="RX_FIFO_PIRQ">
              <PROPERTY NAME="DESCRIPTION" VALUE="Recieve FIFO Programmable Depth Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Compare Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit[3] is the MSB. A binary value of 1001 implies that when&#xA;10 locations in the receive FIFO are filled, the receive FIFO&#xA;interrupt is set.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPO">
              <PROPERTY NAME="DESCRIPTION" VALUE="General Purpose Output Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x124"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="General Purpose Outputs">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The LSB (Bit[0]) is the first bit populated&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TSUSTA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TSUSTA Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TSUSTA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Setup time for a repeated START condition.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TSUSTO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TSUSTO Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x12C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TSUSTO">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Setup time for a repeated STOP condition.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="THDSTA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter THDSTA Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x130"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="THDSTA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Hold time for a repeated START condition.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TSUDAT">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TSUDAT Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x134"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TSUDAT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data Setup time&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TBUF">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TBUF Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x138"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TBUF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bus free time between a STOP and START condition&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="THIGH">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter THIGH Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x138"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="THIGH">
                  <PROPERTY NAME="DESCRIPTION" VALUE="High Period of the scl clock.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TLOW">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TLOW Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x140"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TLOW">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Low Period of scl clock.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="THDDAT">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter THDDAT Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x144"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="THDDAT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data Hold time&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_IIC_FREQ" VALUE="400000"/>
        <PARAMETER NAME="C_TEN_BIT_ADR" VALUE="0"/>
        <PARAMETER NAME="C_GPO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_SCL_INERTIAL_DELAY" VALUE="5"/>
        <PARAMETER NAME="C_SDA_INERTIAL_DELAY" VALUE="5"/>
        <PARAMETER NAME="C_SDA_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_SMBUS_PMBUS_HOST" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="0x00"/>
        <PARAMETER NAME="Component_Name" VALUE="system_power_iic_0"/>
        <PARAMETER NAME="TEN_BIT_ADR" VALUE="7_bit"/>
        <PARAMETER NAME="AXI_ACLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="IIC_FREQ_KHZ" VALUE="400"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="IIC_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40810000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4081FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="iic2intc_irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sda_i" SIGIS="undef"/>
        <PORT DIR="O" NAME="sda_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="sda_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="scl_i" SIGIS="undef"/>
        <PORT DIR="O" NAME="scl_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="scl_t" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="gpo" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M07_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="power_iic_IIC" NAME="IIC" TYPE="INITIATOR" VLNV="xilinx.com:interface:iic:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCL_I" PHYSICAL="scl_i"/>
            <PORTMAP LOGICAL="SCL_O" PHYSICAL="scl_o"/>
            <PORTMAP LOGICAL="SCL_T" PHYSICAL="scl_t"/>
            <PORTMAP LOGICAL="SDA_I" PHYSICAL="sda_i"/>
            <PORTMAP LOGICAL="SDA_O" PHYSICAL="sda_o"/>
            <PORTMAP LOGICAL="SDA_T" PHYSICAL="sda_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/qspi_flash" HWVERSION="3.2" INSTANCE="qspi_flash" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_quad_spi" VLNV="xilinx.com:ip:axi_quad_spi:3.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_quad_spi;v=v3_2;d=pg153-axi-quad-spi.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="aximm" NAME="MEM0" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="SRR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Software Reset Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x40"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The only allowed operation on this register is a write of 0x0000000a, which resets the AXI Quad SPI core.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPICR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x60"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x180"/>
              <FIELDS>
                <FIELD NAME="LOOP">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Local loopback mode&#xA;Enables local loopback operation and is functional only in standard SPI master mode.&#xA;When set to:   0 - Normal operation.   1 - Loopback mode. The transmitter output is internally connected to the receiver input. The receiver and transmitter operate normally, except that received data (from remote slave) is ignored.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SPE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="SPI system enable&#xA;When set to:&#xA;  0 - SPI system disabled. Both master and slave outputs are in 3-state and slave inputs are ignored.&#xA;  1 - SPI system enabled. Master outputs active (for example, IO0 (MOSI) and SCK in idle state) and slave outputs become active if SS becomes asserted. The master starts transferring when transmit data is available.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Master">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master (SPI master mode)&#xA;Setting this bit configures the SPI device as a master or a slave.&#xA;When set to:&#xA;  0 - Slave configuration.&#xA;  1 - Master configuration.&#xA;In dual/quad SPI mode only the master mode of the core is allowed.&#xA;Standard Slave mode is not supported for SCK ratio = 2&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clock polarity&#xA;Setting this bit defines clock polarity.&#xA;When set to:&#xA;  0 - Active-High clock; SCK idles Low.&#xA;  1 - Active-Low clock; SCK idles High.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPHA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clock phase&#xA;Setting this bit selects one of two fundamentally different transfer formats.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO reset&#xA;When written to 1, this bit forces a reset of the transmit FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.&#xA;When set to:   0 - Transmit FIFO normal operation.   1 - Reset transmit FIFO pointer&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receive FIFO reset&#xA;When written to 1, this bit forces a reset of the receive FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.&#xA;When set to:   0 - Receive FIFO normal operation.   1 - Reset receive FIFO pointer.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Manual_Slave_Select_Assertion_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Manual slave select assertion enable&#xA;This bit forces the data in the slave select register to be asserted on the slave select output anytime the device is configured as a master and the device is enabled (SPE asserted).&#xA;This bit has no effect on slave operation.&#xA;When set to:   0 - Slave select output asserted by master core logic.   1 - Slave select output follows data in slave select register. The manual slave assertion mode is supported in standard SPI mode only.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Master_Transaction_Inhibit">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master transaction inhibit&#xA;This bit inhibits master transactions.&#xA;This bit has no effect on slave operation.&#xA;When set to:   0 - Master transactions enabled.   1 - Master transactions disabled. This bit immediately inhibits the transaction. Setting this bit while transfer is in progress would result in unpredictable outcome&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="LSB_First">
                  <PROPERTY NAME="DESCRIPTION" VALUE="LSB first&#xA;This bit selects LSB first data transfer format.&#xA;The default transfer format is MSB first.&#xA;When set to:&#xA;  0 - MSB first transfer format.&#xA;  1 - LSB first transfer format.&#xA;In Dual/Quad SPI mode, only the MSB first mode of the core is allowed.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x64"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0A5"/>
              <FIELDS>
                <FIELD NAME="RX_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receive Empty.&#xA;When a receive FIFO exists, this bit is set High when the receive FIFO is empty. The occupancy of the FIFO is decremented with each FIFO read operation.&#xA;Note: When FIFOs do not exist, this bit is set High when the receive register has been read (this option is available only in standard SPI mode). This bit is cleared at the end of a successful SPI transfer. For dual/quad SPI mode, the FIFO is always present in the core.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receive full.&#xA;When a receive FIFO exists, this bit is set High when the receive FIFO is full. The occupancy of the FIFO is incremented with the completion of each SPI transaction.&#xA;Note: When FIFOs do not exist, this bit is set High when an SPI transfer has completed (this option is available only in standard SPI mode). Rx_Empty and Rx_Full are complements in this case&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit empty.&#xA;When a transmit FIFO exists, this bit is set to High when the transmit FIFO is empty. This bit goes High as soon as the TX FIFO becomes empty. While this bit is High, the last byte of the data that is to be transmitted would still be in the pipeline.&#xA;The occupancy of the FIFO is decremented with the completion of each SPI transfer.&#xA;Note: When FIFOs do not exist, this bit is set with the completion of an SPI transfer (this option is available only in standard SPI mode). Either with or without FIFOs, this bit is cleared on an AXI write to the FIFO or transmit register. For Dual/Quad SPI mode, the FIFO is always present in the core.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit full.&#xA;When a transmit FIFO exists, this bit is set High when the transmit FIFO is full.&#xA;Note: When FIFOs do not exist, this bit is set High when an AXI write to the transmit register has been made (this option is available only in standard SPI mode). This bit is cleared when the SPI transfer is completed&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Mode-fault error flag.&#xA;This flag is set if the SS signal goes active while the SPI device is configured as a master. MODF is automatically cleared by reading the SPISR. &#xA;A Low-to-High MODF transition generates a single-cycle strobe interrupt.   0 - No error.   1 - Error condition detected&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Mode_Select">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave_Mode_Select flag.&#xA;This flag is asserted when the core is configured in slave mode. Slave_Mode_Select is activated as soon as the master SPI core asserts the chip select pin for the core.&#xA;1 - Default in standard mode.&#xA;0 - Asserted when core configured in slave mode and selected by external SPI master.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL_CPHA_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPOL_CPHA_Error flag.&#xA;When set to:   0 - Default.   1 - The CPOL and CPHA are set to 01 or 10. When the SPI memory is chosen as either Winbond, Micron or Spansion, and CPOL and CPHA are configured as 01 or 10, this bit is set.&#xA;These memories support CPOL=CPHA mode in 00 or in 11 mode. CPOL_CPHA_Error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_mode_error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave mode error flag.&#xA;When set to:   1 - This bit is set when the core is configured with dual or quad SPI mode and the master is set to 0 in the control register (SPICR).   0 - Master mode is set in the control register (SPICR). Note: Quad SPI mode, only the master mode of the core is allowed. Slave mode error flag is only applicable when the core is configured either in dual or qu ad mode in legacy or enhanced AXI4 mode interface&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSB_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="MSB error flag.&#xA;When set to:   0 - Default.   1 - This bit is set when the core is configured to transfer the SPI transactions in either dual or quad SPI mode and LSB first bit is set in the control register (SPICR). Note: In dual/quad SPI mode, only the MSB first mode of the core is allowed. MSB error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Loopback_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Loopback error flag.&#xA;When set to:   0 - Default. The loopback bit in the control register is at default state.   1 - When the SPI command, address, and data bits are set to be transferred in other than standard SPI protocol mode and this bit is set in control register (SPICR). Note: Loopback is only allowed when the core is configured in standard mode. Other modes setting of the bit causes an error and the interrupt bit is set in legacy or enhanced mode AXI4 interface&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Command_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Command error flag.&#xA;When set to:   0 - Default.   1 - When the core is configured in dual/quad SPI mode and the first entry in the SPI DTR FIFO (after reset) do not match with the supported command list for the particular memory, this bit is set. Note: Command error is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_DTR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Data Transmit Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x68"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TX_Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="SPI Transmit Data.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_DRR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Data Receive Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x6C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RX_Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="SPI Receive Data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_SSR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Slave Select Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x70"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0xFFFF"/>
              <FIELDS>
                <FIELD NAME="Selected_Slave">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Active-Low, one-hot encoded slave select&#xA;The slaves are numbered right to left starting at zero with the LSB. The slave numbers correspond to the indexes of signal SS&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_TXFIFO_OR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Transmit FIFO Occupancy Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x74"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Occupancy_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The binary value plus 1 yields the occupancy.&#xA;Bit width is log(FIFO Depth). &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_RXFIFO_OR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Receive FIFO Occupancy Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x78"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Occupancy_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The binary value plus 1 yields the occupancy. &#xA;Bit width is log(FIFO Depth). &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="DGIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Device Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="GIE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable.&#xA;Allows passing all individually enabled interrupts to the interrupt controller.&#xA;When set to:   0 - Disabled.   1 - Enabled. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IPISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x20"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Mode-fault error.&#xA;This interrupt is generated if the SS signal goes active while the SPI device is configured as a master. This bit is set immediately on SS going active.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave mode-fault error.&#xA;This interrupt is generated if the SS signal goes active while the SPI device is configured as a slave, but is not enabled.&#xA;This bit is set immediately on SS going active and continually set if SS is active and the device is not enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DTR_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data transmit register/FIFO empty.&#xA;It is set when the last byte of data has been transferred out to the external flash memory.&#xA;In the context of the M68HC11 reference manual, when configured without FIFOs, this interrupt is equivalent in information content to the complement of the SPI transfer complete flag (SPIF ) interrupt bit.&#xA;In master mode if this bit is set to 1, no more SPI transfers are permitted&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DTR_Underrun">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data transmit register/FIFO underrun.&#xA;This bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register when data is requested from an empty transmit register/FIFO by the SPI core logic to perform a SPI transfer.&#xA;This can occur only when the SPI device is configured as a slave in standard SPI configuration and is enabled by the SPE bit as set. All zeros are loaded in the shift register and transmitted by the slave in an under-run condition&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data receive register/FIFO full.&#xA;Without FIFOs, this bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register (An element can be a byte, half-word, or word depending on the value of Transfer Width).&#xA;With FIFOs, this bit is set at the end of the SPI element transfer, when the receive FIFO has been completely filled by a one-clock period strobe to the interrupt register.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Overrun">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data receive register/FIFO overrun.&#xA;This bit is set by a one-clock period strobe to the interrupt register when an attempt to write data to a full receive register or FIFO is made by the SPI core logic to complete a SPI transfer.&#xA;This can occur when the SPI device is in either master or slave mode (in standard SPI mode) or if the IP is configured in SPI master mode (dual or quad SPI mode).&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TXFIFO_Half_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO half empty.&#xA;In standard SPI configuration, IPISR Bit[6] is the transmit FIFO half-empty interrupt. &#xA;In dual or quad SPI configuration, based on the FIFO depth, this bit is set at half-empty condition.&#xA;Note: This interrupt exists only if the AXI Quad SPI core is configured with FIFOs (In standard, dual or quad SPI mode).&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Select_Mode">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave select mode.&#xA;The assertion of this bit is applicable only when the core is configured in slave mode in standard SPI configuration. &#xA;This bit is set when the other SPI master core selects the core by asserting the slave select line. This bit is set by a one-clock period strobe to the interrupt register.&#xA;Note: This bit is applicable only in standard SPI slave mode&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Not_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DRR not empty.&#xA;The assertion of this bit is applicable only in the case where FIFO Depth is 16 or 256 and the core is configured in slave mode and standard SPI mode. This bit is set when the DRR FIFO receives the first data value during the SPI transaction.&#xA;This bit is set by a one-clock period strobe to the interrupt register when the core receives the first data beat.&#xA;Note: The assertion of this bit is applicable only when the FIFO Depth parameter is 16 or 256 and the core is configured in slave mode in standard SPI mode. When FIFO Depth is set to 0, this bit always returns 0. This bit has no significance in dual/quad mode&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL_CPHA_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPOL_CPHA error.&#xA;This flag is asserted when:&#xA;  The core is configured in either dual or quad SPI mode and&#xA;  The CPOL - CPHA control register bits are set to 01 or 10.&#xA;In standard SPI mode, this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Mode_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="I/O mode instruction error.&#xA;This flag is asserted when:&#xA;  The core is configured in either dual or quad SPI mode and&#xA;  The core is configured in master = 0 in control register (SPICR(2)).&#xA;In standard SPI mode, this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSB_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="MSB error.&#xA;This flag is asserted when:&#xA;  The core is configured in either dual or quad SPI mode and&#xA;  The LSB First bit in the control register (SPICR) is set to 1.&#xA;In standard SPI mode, this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Loopback_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Loopback error.&#xA;This flag is asserted when:&#xA;  The core is configured in dual or quad SPI transfer mode and&#xA;  The LOOP bit is set in control register (SPICR(0)).&#xA;In standard SPI mode, this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Command_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Command error.&#xA;This flag is asserted when:   The core is configured in dual/quad SPI mode and   The first entry in the SPI DTR FIFO (after reset) does not match with the supported command list for particular memory. When the SPI command in DTR FIFO does not match with the internal supported command list, the core completes the SPI transactions in standard SPI format. This bit is set to show this behavior of the core.&#xA;In standard SPI mode this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IPIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Mode-fault error flag.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave mode-fault error flag.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DTR_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data transmit register/FIFO empty.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DTR_Underrun">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data transmit FIFO underrun.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data receive register/FIFO full.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Overrun">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receive FIFO overrun.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Half_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO half empty.   0 - Disabled.   1 - Enabled. Note: This bit is meaningful only if the AXI Quad SPI core is configured with FIFOs.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Select_Mode">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave_Select_Mode.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in slave mode by selecting the active-Low status on spisel.&#xA;In master mode, setting this bit has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Not_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DRR_Not_Empty.   0 - Disabled.   1 - Enabled. Note: The setting of this bit is applicable only when FIFO Depth is set to 1 and the core is configured in slave mode of standard SPI mode.&#xA;If FIFO Depth is set to 0, the setting of this bit has no effect. This is allowed only in standard SPI configuration. It means this bit is not set in the IPIER register. Therefore, this bit should only be used when FIFO Depth is set to 1 and when the core is configured in slave mode.&#xA;This bit has no significance in dual or quad mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL_CPHA_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPOL_CPHA error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Mode_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="I/O mode instruction error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSB_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="MSB_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Loopback_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Loopback Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Command_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Command_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="XIP_Config_Reg">
              <PROPERTY NAME="DESCRIPTION" VALUE="XIP Configuration Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x60"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="CPHA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPHA&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPOL&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="XIP_Status_Reg">
              <PROPERTY NAME="DESCRIPTION" VALUE="XIP Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x64"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x1"/>
              <FIELDS>
                <FIELD NAME="RX_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receiver Empty.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receiver Full.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Master_MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master mode fault. This bit is set to 1 if the spisel line is deasserted.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL_CPHA_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPOL_CPHA Error.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AXI_Transaction_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI Transaction Error.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="aximm" NAME="MEM0" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="SRR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Software Reset Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x40"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The only allowed operation on this register is a write of 0x0000000a, which resets the AXI Quad SPI core.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPICR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x60"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x180"/>
              <FIELDS>
                <FIELD NAME="LOOP">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Local loopback mode&#xA;Enables local loopback operation and is functional only in standard SPI master mode.&#xA;When set to:   0 - Normal operation.   1 - Loopback mode. The transmitter output is internally connected to the receiver input. The receiver and transmitter operate normally, except that received data (from remote slave) is ignored.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SPE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="SPI system enable&#xA;When set to:&#xA;  0 - SPI system disabled. Both master and slave outputs are in 3-state and slave inputs are ignored.&#xA;  1 - SPI system enabled. Master outputs active (for example, IO0 (MOSI) and SCK in idle state) and slave outputs become active if SS becomes asserted. The master starts transferring when transmit data is available.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Master">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master (SPI master mode)&#xA;Setting this bit configures the SPI device as a master or a slave.&#xA;When set to:&#xA;  0 - Slave configuration.&#xA;  1 - Master configuration.&#xA;In dual/quad SPI mode only the master mode of the core is allowed.&#xA;Standard Slave mode is not supported for SCK ratio = 2&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clock polarity&#xA;Setting this bit defines clock polarity.&#xA;When set to:&#xA;  0 - Active-High clock; SCK idles Low.&#xA;  1 - Active-Low clock; SCK idles High.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPHA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clock phase&#xA;Setting this bit selects one of two fundamentally different transfer formats.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO reset&#xA;When written to 1, this bit forces a reset of the transmit FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.&#xA;When set to:   0 - Transmit FIFO normal operation.   1 - Reset transmit FIFO pointer&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receive FIFO reset&#xA;When written to 1, this bit forces a reset of the receive FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.&#xA;When set to:   0 - Receive FIFO normal operation.   1 - Reset receive FIFO pointer.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Manual_Slave_Select_Assertion_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Manual slave select assertion enable&#xA;This bit forces the data in the slave select register to be asserted on the slave select output anytime the device is configured as a master and the device is enabled (SPE asserted).&#xA;This bit has no effect on slave operation.&#xA;When set to:   0 - Slave select output asserted by master core logic.   1 - Slave select output follows data in slave select register. The manual slave assertion mode is supported in standard SPI mode only.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Master_Transaction_Inhibit">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master transaction inhibit&#xA;This bit inhibits master transactions.&#xA;This bit has no effect on slave operation.&#xA;When set to:   0 - Master transactions enabled.   1 - Master transactions disabled. This bit immediately inhibits the transaction. Setting this bit while transfer is in progress would result in unpredictable outcome&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="LSB_First">
                  <PROPERTY NAME="DESCRIPTION" VALUE="LSB first&#xA;This bit selects LSB first data transfer format.&#xA;The default transfer format is MSB first.&#xA;When set to:&#xA;  0 - MSB first transfer format.&#xA;  1 - LSB first transfer format.&#xA;In Dual/Quad SPI mode, only the MSB first mode of the core is allowed.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x64"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0A5"/>
              <FIELDS>
                <FIELD NAME="RX_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receive Empty.&#xA;When a receive FIFO exists, this bit is set High when the receive FIFO is empty. The occupancy of the FIFO is decremented with each FIFO read operation.&#xA;Note: When FIFOs do not exist, this bit is set High when the receive register has been read (this option is available only in standard SPI mode). This bit is cleared at the end of a successful SPI transfer. For dual/quad SPI mode, the FIFO is always present in the core.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receive full.&#xA;When a receive FIFO exists, this bit is set High when the receive FIFO is full. The occupancy of the FIFO is incremented with the completion of each SPI transaction.&#xA;Note: When FIFOs do not exist, this bit is set High when an SPI transfer has completed (this option is available only in standard SPI mode). Rx_Empty and Rx_Full are complements in this case&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit empty.&#xA;When a transmit FIFO exists, this bit is set to High when the transmit FIFO is empty. This bit goes High as soon as the TX FIFO becomes empty. While this bit is High, the last byte of the data that is to be transmitted would still be in the pipeline.&#xA;The occupancy of the FIFO is decremented with the completion of each SPI transfer.&#xA;Note: When FIFOs do not exist, this bit is set with the completion of an SPI transfer (this option is available only in standard SPI mode). Either with or without FIFOs, this bit is cleared on an AXI write to the FIFO or transmit register. For Dual/Quad SPI mode, the FIFO is always present in the core.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit full.&#xA;When a transmit FIFO exists, this bit is set High when the transmit FIFO is full.&#xA;Note: When FIFOs do not exist, this bit is set High when an AXI write to the transmit register has been made (this option is available only in standard SPI mode). This bit is cleared when the SPI transfer is completed&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Mode-fault error flag.&#xA;This flag is set if the SS signal goes active while the SPI device is configured as a master. MODF is automatically cleared by reading the SPISR. &#xA;A Low-to-High MODF transition generates a single-cycle strobe interrupt.   0 - No error.   1 - Error condition detected&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Mode_Select">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave_Mode_Select flag.&#xA;This flag is asserted when the core is configured in slave mode. Slave_Mode_Select is activated as soon as the master SPI core asserts the chip select pin for the core.&#xA;1 - Default in standard mode.&#xA;0 - Asserted when core configured in slave mode and selected by external SPI master.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL_CPHA_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPOL_CPHA_Error flag.&#xA;When set to:   0 - Default.   1 - The CPOL and CPHA are set to 01 or 10. When the SPI memory is chosen as either Winbond, Micron or Spansion, and CPOL and CPHA are configured as 01 or 10, this bit is set.&#xA;These memories support CPOL=CPHA mode in 00 or in 11 mode. CPOL_CPHA_Error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_mode_error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave mode error flag.&#xA;When set to:   1 - This bit is set when the core is configured with dual or quad SPI mode and the master is set to 0 in the control register (SPICR).   0 - Master mode is set in the control register (SPICR). Note: Quad SPI mode, only the master mode of the core is allowed. Slave mode error flag is only applicable when the core is configured either in dual or qu ad mode in legacy or enhanced AXI4 mode interface&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSB_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="MSB error flag.&#xA;When set to:   0 - Default.   1 - This bit is set when the core is configured to transfer the SPI transactions in either dual or quad SPI mode and LSB first bit is set in the control register (SPICR). Note: In dual/quad SPI mode, only the MSB first mode of the core is allowed. MSB error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Loopback_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Loopback error flag.&#xA;When set to:   0 - Default. The loopback bit in the control register is at default state.   1 - When the SPI command, address, and data bits are set to be transferred in other than standard SPI protocol mode and this bit is set in control register (SPICR). Note: Loopback is only allowed when the core is configured in standard mode. Other modes setting of the bit causes an error and the interrupt bit is set in legacy or enhanced mode AXI4 interface&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Command_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Command error flag.&#xA;When set to:   0 - Default.   1 - When the core is configured in dual/quad SPI mode and the first entry in the SPI DTR FIFO (after reset) do not match with the supported command list for the particular memory, this bit is set. Note: Command error is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_DTR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Data Transmit Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x68"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TX_Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="SPI Transmit Data.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_DRR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Data Receive Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x6C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RX_Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="SPI Receive Data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_SSR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Slave Select Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x70"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0xFFFF"/>
              <FIELDS>
                <FIELD NAME="Selected_Slave">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Active-Low, one-hot encoded slave select&#xA;The slaves are numbered right to left starting at zero with the LSB. The slave numbers correspond to the indexes of signal SS&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_TXFIFO_OR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Transmit FIFO Occupancy Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x74"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Occupancy_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The binary value plus 1 yields the occupancy.&#xA;Bit width is log(FIFO Depth). &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_RXFIFO_OR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Receive FIFO Occupancy Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x78"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Occupancy_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The binary value plus 1 yields the occupancy. &#xA;Bit width is log(FIFO Depth). &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="DGIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Device Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="GIE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable.&#xA;Allows passing all individually enabled interrupts to the interrupt controller.&#xA;When set to:   0 - Disabled.   1 - Enabled. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IPISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x20"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Mode-fault error.&#xA;This interrupt is generated if the SS signal goes active while the SPI device is configured as a master. This bit is set immediately on SS going active.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave mode-fault error.&#xA;This interrupt is generated if the SS signal goes active while the SPI device is configured as a slave, but is not enabled.&#xA;This bit is set immediately on SS going active and continually set if SS is active and the device is not enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DTR_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data transmit register/FIFO empty.&#xA;It is set when the last byte of data has been transferred out to the external flash memory.&#xA;In the context of the M68HC11 reference manual, when configured without FIFOs, this interrupt is equivalent in information content to the complement of the SPI transfer complete flag (SPIF ) interrupt bit.&#xA;In master mode if this bit is set to 1, no more SPI transfers are permitted&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DTR_Underrun">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data transmit register/FIFO underrun.&#xA;This bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register when data is requested from an empty transmit register/FIFO by the SPI core logic to perform a SPI transfer.&#xA;This can occur only when the SPI device is configured as a slave in standard SPI configuration and is enabled by the SPE bit as set. All zeros are loaded in the shift register and transmitted by the slave in an under-run condition&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data receive register/FIFO full.&#xA;Without FIFOs, this bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register (An element can be a byte, half-word, or word depending on the value of Transfer Width).&#xA;With FIFOs, this bit is set at the end of the SPI element transfer, when the receive FIFO has been completely filled by a one-clock period strobe to the interrupt register.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Overrun">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data receive register/FIFO overrun.&#xA;This bit is set by a one-clock period strobe to the interrupt register when an attempt to write data to a full receive register or FIFO is made by the SPI core logic to complete a SPI transfer.&#xA;This can occur when the SPI device is in either master or slave mode (in standard SPI mode) or if the IP is configured in SPI master mode (dual or quad SPI mode).&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TXFIFO_Half_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO half empty.&#xA;In standard SPI configuration, IPISR Bit[6] is the transmit FIFO half-empty interrupt. &#xA;In dual or quad SPI configuration, based on the FIFO depth, this bit is set at half-empty condition.&#xA;Note: This interrupt exists only if the AXI Quad SPI core is configured with FIFOs (In standard, dual or quad SPI mode).&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Select_Mode">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave select mode.&#xA;The assertion of this bit is applicable only when the core is configured in slave mode in standard SPI configuration. &#xA;This bit is set when the other SPI master core selects the core by asserting the slave select line. This bit is set by a one-clock period strobe to the interrupt register.&#xA;Note: This bit is applicable only in standard SPI slave mode&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Not_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DRR not empty.&#xA;The assertion of this bit is applicable only in the case where FIFO Depth is 16 or 256 and the core is configured in slave mode and standard SPI mode. This bit is set when the DRR FIFO receives the first data value during the SPI transaction.&#xA;This bit is set by a one-clock period strobe to the interrupt register when the core receives the first data beat.&#xA;Note: The assertion of this bit is applicable only when the FIFO Depth parameter is 16 or 256 and the core is configured in slave mode in standard SPI mode. When FIFO Depth is set to 0, this bit always returns 0. This bit has no significance in dual/quad mode&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL_CPHA_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPOL_CPHA error.&#xA;This flag is asserted when:&#xA;  The core is configured in either dual or quad SPI mode and&#xA;  The CPOL - CPHA control register bits are set to 01 or 10.&#xA;In standard SPI mode, this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Mode_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="I/O mode instruction error.&#xA;This flag is asserted when:&#xA;  The core is configured in either dual or quad SPI mode and&#xA;  The core is configured in master = 0 in control register (SPICR(2)).&#xA;In standard SPI mode, this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSB_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="MSB error.&#xA;This flag is asserted when:&#xA;  The core is configured in either dual or quad SPI mode and&#xA;  The LSB First bit in the control register (SPICR) is set to 1.&#xA;In standard SPI mode, this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Loopback_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Loopback error.&#xA;This flag is asserted when:&#xA;  The core is configured in dual or quad SPI transfer mode and&#xA;  The LOOP bit is set in control register (SPICR(0)).&#xA;In standard SPI mode, this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Command_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Command error.&#xA;This flag is asserted when:   The core is configured in dual/quad SPI mode and   The first entry in the SPI DTR FIFO (after reset) does not match with the supported command list for particular memory. When the SPI command in DTR FIFO does not match with the internal supported command list, the core completes the SPI transactions in standard SPI format. This bit is set to show this behavior of the core.&#xA;In standard SPI mode this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IPIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Mode-fault error flag.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave mode-fault error flag.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DTR_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data transmit register/FIFO empty.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DTR_Underrun">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data transmit FIFO underrun.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data receive register/FIFO full.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Overrun">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receive FIFO overrun.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Half_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO half empty.   0 - Disabled.   1 - Enabled. Note: This bit is meaningful only if the AXI Quad SPI core is configured with FIFOs.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Select_Mode">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave_Select_Mode.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in slave mode by selecting the active-Low status on spisel.&#xA;In master mode, setting this bit has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Not_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DRR_Not_Empty.   0 - Disabled.   1 - Enabled. Note: The setting of this bit is applicable only when FIFO Depth is set to 1 and the core is configured in slave mode of standard SPI mode.&#xA;If FIFO Depth is set to 0, the setting of this bit has no effect. This is allowed only in standard SPI configuration. It means this bit is not set in the IPIER register. Therefore, this bit should only be used when FIFO Depth is set to 1 and when the core is configured in slave mode.&#xA;This bit has no significance in dual or quad mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL_CPHA_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPOL_CPHA error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Mode_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="I/O mode instruction error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSB_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="MSB_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Loopback_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Loopback Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Command_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Command_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="XIP_Config_Reg">
              <PROPERTY NAME="DESCRIPTION" VALUE="XIP Configuration Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x60"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="CPHA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPHA&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPOL&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="XIP_Status_Reg">
              <PROPERTY NAME="DESCRIPTION" VALUE="XIP Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x64"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x1"/>
              <FIELDS>
                <FIELD NAME="RX_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receiver Empty.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receiver Full.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Master_MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master mode fault. This bit is set to 1 if the spisel line is deasserted.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL_CPHA_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPOL_CPHA Error.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AXI_Transaction_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI Transaction Error.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Async_Clk" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_SUB_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="axi_quad_spi_inst"/>
        <PARAMETER NAME="C_SPI_MEM_ADDR_BITS" VALUE="24"/>
        <PARAMETER NAME="C_TYPE_OF_AXI4_INTERFACE" VALUE="1"/>
        <PARAMETER NAME="C_XIP_MODE" VALUE="0"/>
        <PARAMETER NAME="C_UC_FAMILY" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_SCK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_DUAL_QUAD_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SS_BITS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_TRANSFER_BITS" VALUE="8"/>
        <PARAMETER NAME="C_SPI_MODE" VALUE="2"/>
        <PARAMETER NAME="C_USE_STARTUP" VALUE="1"/>
        <PARAMETER NAME="C_USE_STARTUP_EXT" VALUE="0"/>
        <PARAMETER NAME="C_SPI_MEMORY" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI4_ADDR_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_S_AXI4_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI4_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SHARED_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_LSB_STUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_STARTUP_INT" VALUE="1"/>
        <PARAMETER NAME="UC_FAMILY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_qspi_flash_0"/>
        <PARAMETER NAME="Master_mode" VALUE="1"/>
        <PARAMETER NAME="FIFO_INCLUDED" VALUE="1"/>
        <PARAMETER NAME="Multiples16" VALUE="1"/>
        <PARAMETER NAME="C_SCK_RATIO1" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="QSPI_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI4_BASEADDR" VALUE="0xC4000000"/>
        <PARAMETER NAME="C_S_AXI4_HIGHADDR" VALUE="0xC4000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="ext_spi_clk" SIGIS="clk" SIGNAME="qspi_flash_clk_gen_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash_clk_gen" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi4_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi4_aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s_axi4_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi4_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi4_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi4_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi4_awlock" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi4_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi4_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi4_awvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi4_awready" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi4_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi4_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi4_wlast" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi4_wvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi4_wready" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi4_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi4_bvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi4_bready" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s_axi4_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi4_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi4_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi4_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi4_arlock" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi4_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi4_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi4_arvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi4_arready" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi4_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi4_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi4_rlast" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi4_rvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi4_rready" SIGIS="undef" SIGNAME="axi_mem_intercon_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="io0_i" SIGIS="undef"/>
        <PORT DIR="O" NAME="io0_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="io0_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="io1_i" SIGIS="undef"/>
        <PORT DIR="O" NAME="io1_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="io1_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="io2_i" SIGIS="undef"/>
        <PORT DIR="O" NAME="io2_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="io2_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="io3_i" SIGIS="undef"/>
        <PORT DIR="O" NAME="io3_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="io3_t" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="ss_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="ss_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ss_t" SIGIS="undef"/>
        <PORT DIR="O" NAME="cfgclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="cfgmclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="eos" SIGIS="undef"/>
        <PORT DIR="O" NAME="preq" SIGIS="undef"/>
        <PORT DIR="O" NAME="ip2intc_irpt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="qspi_flash_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In9"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="qspi_flash_SPI_0" NAME="SPI_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:spi:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="IO0_I" PHYSICAL="io0_i"/>
            <PORTMAP LOGICAL="IO0_O" PHYSICAL="io0_o"/>
            <PORTMAP LOGICAL="IO0_T" PHYSICAL="io0_t"/>
            <PORTMAP LOGICAL="IO1_I" PHYSICAL="io1_i"/>
            <PORTMAP LOGICAL="IO1_O" PHYSICAL="io1_o"/>
            <PORTMAP LOGICAL="IO1_T" PHYSICAL="io1_t"/>
            <PORTMAP LOGICAL="IO2_I" PHYSICAL="io2_i"/>
            <PORTMAP LOGICAL="IO2_O" PHYSICAL="io2_o"/>
            <PORTMAP LOGICAL="IO2_T" PHYSICAL="io2_t"/>
            <PORTMAP LOGICAL="IO3_I" PHYSICAL="io3_i"/>
            <PORTMAP LOGICAL="IO3_O" PHYSICAL="io3_o"/>
            <PORTMAP LOGICAL="IO3_T" PHYSICAL="io3_t"/>
            <PORTMAP LOGICAL="SS_I" PHYSICAL="ss_i"/>
            <PORTMAP LOGICAL="SS_O" PHYSICAL="ss_o"/>
            <PORTMAP LOGICAL="SS_T" PHYSICAL="ss_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="STARTUP_IO" TYPE="INITIATOR" VLNV="xilinx.com:display_startup_io:startup_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="cfgclk" PHYSICAL="cfgclk"/>
            <PORTMAP LOGICAL="cfgmclk" PHYSICAL="cfgmclk"/>
            <PORTMAP LOGICAL="eos" PHYSICAL="eos"/>
            <PORTMAP LOGICAL="preq" PHYSICAL="preq"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mem_intercon_M01_AXI" DATAWIDTH="32" NAME="AXI_FULL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="24"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi4_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi4_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi4_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi4_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi4_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi4_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi4_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi4_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi4_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi4_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi4_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi4_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi4_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi4_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi4_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi4_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi4_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi4_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi4_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi4_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi4_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi4_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi4_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi4_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi4_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi4_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi4_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi4_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi4_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi4_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi4_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/qspi_flash_clk_gen" HWVERSION="5.3" INSTANCE="qspi_flash_clk_gen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_3;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="system_qspi_flash_clk_gen_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="1"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1___150.000______0.000______50.0______127.220____105.461"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="150"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="150.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="9.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="6.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="resetn"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="PLL"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="FFFF"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="10c3"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0080"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="1041"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="03e8"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="6401"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="67e9"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0800"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="1990"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="1.5"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="1.5"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="1.5"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="1.5"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="1.5"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="1.5"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="150.000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="Component_Name" VALUE="system_qspi_flash_clk_gen_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="PLL"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="150"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="resetn"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="9"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="6"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="127.220"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="105.461"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="resetn" SIGIS="rst" SIGNAME="pixel_eth_clk_gen_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pixel_eth_clk_gen" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="150000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="qspi_flash_clk_gen_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash" PORT="ext_spi_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="qspi_flash_clk_gen_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="dcm_locked"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/rst_mig_7series_0_100M" HWVERSION="5.0" INSTANCE="rst_mig_7series_0_100M" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rst_mig_7series_0_100M_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="mig_7series_0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk_sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst" SIGNAME="External_Ports_cpu_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cpu_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst" SIGNAME="mdm_1_Debug_SYS_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Debug_SYS_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="qspi_flash_clk_gen_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="qspi_flash_clk_gen" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_mb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Reset"/>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="processor_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_Rst"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="SYS_Rst"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_Rst"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="SYS_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="AXI_L_aresetn"/>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="M_AXIS_S2MM_ARESETN"/>
            <CONNECTION INSTANCE="Audio_d_axi_i2s_audio_0" PORT="S_AXIS_MM2S_ARESETN"/>
            <CONNECTION INSTANCE="Audio_axi_iic_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="oled_axi_gpio_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="oled_axi_quad_spi_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="axi_resetn"/>
            <CONNECTION INSTANCE="video_displayport_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_dma_0" PORT="axi_resetn"/>
            <CONNECTION INSTANCE="axi_ethernet_0" PORT="s_axi_lite_resetn"/>
            <CONNECTION INSTANCE="axi_ethernet_0_fifo" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_ARESETN"/>
            <CONNECTION INSTANCE="axi_uart16550_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="generic_timer_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="led_timer" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M16_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M17_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M18_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M19_ARESETN"/>
            <CONNECTION INSTANCE="mig_7series_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="power_iic" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="qspi_flash" PORT="s_axi4_aresetn"/>
            <CONNECTION INSTANCE="userio" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/userio" HWVERSION="2.0" INSTANCE="userio" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GPIO_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="13"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="13"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="13"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="13"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="8"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="8"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Global Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output&#xA;  0 - Disabled&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 2 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 Interrupt Status&#xA;  0 - No Channel 1 input interrupt&#xA;  1 - Channel 1 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 2 Interrupt Status&#xA;  0 - No Channel 2 input interrupt&#xA;  1 - Channel 2 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="system_userio_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M08_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ip2intc_irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="userio_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="userio_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M08_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/video/axi_vdma_0" HWVERSION="6.2" INSTANCE="video_axi_vdma_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vdma" VLNV="xilinx.com:ip:axi_vdma:6.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v6_2;d=pg020_axi_vdma.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI_LITE" NAME="Reg" RANGE="256" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="MM2S_VDMACR">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S VDMA Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x00"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x10042"/>
              <FIELDS>
                <FIELD NAME="RS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Circular_Park">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates frame buffer Circular mode or frame buffer Park mode.&#xA;  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.&#xA;  1 - Circular Mode. Engine continuously circles through frame buffers.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GenlockEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="FrameCntEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GenlockSrc">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RdPntrNum">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
                <FIELD NAME="FrmCnt_IrqEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DlyCnt_IrqEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Err_IrqEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Repeat_En">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="15"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="15"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IRQFrameCount">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.&#xA;When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.&#xA;The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.&#xA;When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="IRQDelayCount">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.&#xA;Setting this value to zero disables the delay counter interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_VDMASR">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S VDMA Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x04"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x10001"/>
              <FIELDS>
                <FIELD NAME="Halted">
                  <PROPERTY NAME="DESCRIPTION" VALUE="VDMA Channel Halted.&#xA;Indicates the run/stop state of the VDMA channel.&#xA;  0 - VDMA channel running&#xA;  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="VDMAIntErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).&#xA;To restart the channel, soft or hard reset is required.&#xA;In case (c), channel does not stop or halt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="VDMASlvErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="VDMADecErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SOFEarlyErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="FrmCnt_Irq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DlyCnt_Irq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Err_Irq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IRQFrameCntSts">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Frame Count Status. Indicates current interrupt frame count value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="IRQDelayCntSts">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Delay Count Status. Indicates current interrupt delay time value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_REG_INDEX">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Register Index"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MM2S_Reg_Index">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When Frame Buffers is greater than 16&#xA;  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.&#xA;  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="PARK_PTR_REG">
              <PROPERTY NAME="DESCRIPTION" VALUE="Park Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RdFrmPtrRef">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
                <FIELD NAME="WrFrmPtrRef">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
                <FIELD NAME="RdFrmStore">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
                <FIELD NAME="WrFrmStore">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="VDMA_VERSION">
              <PROPERTY NAME="DESCRIPTION" VALUE="AXI VDMA Version Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x62000000"/>
              <FIELDS>
                <FIELD NAME="Xilinx_Internal">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved for Internal Use Only. Integer value from 0 to 9,999.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
                <FIELD NAME="Minor_Version">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="20"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="Major_Version">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="28"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="28"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_VDMACR">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM VDMA Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x30"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x10042"/>
              <FIELDS>
                <FIELD NAME="RS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Circular_Park">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates frame buffer Circular mode or frame buffer Park mode.&#xA;  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.&#xA;  1 - Circular Mode. Engine continuously circles through frame buffers.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GenlockEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="FrameCntEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GenlockSrc">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RdPntrNum">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
                <FIELD NAME="FrmCnt_IrqEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DlyCnt_IrqEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Err_IrqEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Repeat_En">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="15"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="15"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IRQFrameCount">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.&#xA;When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.&#xA;The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.&#xA;When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="IRQDelayCount">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.&#xA;Setting this value to zero disables the delay counter interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_VDMASR">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM VDMA Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x34"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x10001"/>
              <FIELDS>
                <FIELD NAME="Halted">
                  <PROPERTY NAME="DESCRIPTION" VALUE="VDMA Channel Halted.&#xA;Indicates the run/stop state of the VDMA channel.&#xA;  0 - VDMA channel running&#xA;  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="VDMAIntErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).&#xA;To restart the channel, soft or hard reset is required.&#xA;In case (c), channel does not stop or halt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="VDMASlvErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="VDMADecErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SOFEarlyErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="EOLEarlyErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SOFLateErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="FrmCnt_Irq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DlyCnt_Irq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Err_Irq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="EOLLateErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="15"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="15"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IRQFrameCntSts">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Frame Count Status. Indicates current interrupt frame count value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="IRQDelayCntSts">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Delay Count Status. Indicates current interrupt delay time value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_VDMA_IRQ_MASK">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Error Interrupt Mask Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x3C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="IRQMaskSOFEarlyErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 - Masks interrupt due to SOFEarlyErr.&#xA;0 - Does not mask interrupt due to SOFEarlyErr.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IRQMaskEOLEarlyErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 - Masks interrupt due to EOLEarlyErr.&#xA;0 - Does not mask interrupt due to EOLEarlyErr.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IRQMaskSOFLateErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 - Masks interrupt due to SOFLateErr.&#xA;0 - Does not mask interrupt due to SOFLateErr.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IRQMaskEOLLateErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 = Masks interrupt due to EOLLateErr.&#xA;0 = Does not mask interrupt due to EOLLateErr.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_REG_INDEX">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Register Index"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x44"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="S2MM_Reg_Index">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When Frame Buffers is greater than 16&#xA;  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.&#xA;  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_VSIZE">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Vertical Size"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x50"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Vertical_Size">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the vertical size in lines of the video data to transfer.&#xA;Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="13"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_HSIZE">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Horizontal Size"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x54"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Horizontal_Size">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the horizontal size in bytes of the video data to transfer.&#xA;Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_FRMDLY_STRIDE">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Frame Delay and Stride"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x58"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Stride">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the number of address bytes between the first pixels of each video line.&#xA;Note: A stride value less than MM2S_HSIZE causes data to be corrupted.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
                <FIELD NAME="Frame_Delay">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.&#xA;Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA1">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 1&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA2">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x60"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 2&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA3">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 3"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x64"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 3&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA4">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 4"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x68"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address4">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 4&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA5">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 5"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x6C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address5">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 5&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA6">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 6"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x70"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address6">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 6&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA7">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 7"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x74"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address7">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 7&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA8">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 8"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x78"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address8">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 8&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA9">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 9"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x7C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address9">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 9&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA10">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 10"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x80"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address10">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 10&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA11">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 11"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x84"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address11">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 11&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA12">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 12"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x88"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address12">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 12&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA13">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 13"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address13">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 13&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA14">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 14"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x90"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address14">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 14&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA15">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 15"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x94"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address15">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 15&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA16">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 16"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x98"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address16">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 16&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_VSIZE">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Vertical Size"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xA0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Vertical_Size">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the vertical size in lines of the video data to transfer.&#xA;Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="13"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_HSIZE">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Horizontal Size"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xA4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Horizontal_Size">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the horizontal size in bytes of the video data to transfer.&#xA;Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_FRMDLY_STRIDE">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Frame Delay and Stride"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xA8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Stride">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the number of address bytes between the first pixels of each video line.&#xA;Note: A stride value less than S2MM_HSIZE causes data to be corrupted.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
                <FIELD NAME="Frame_Delay">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.&#xA;Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA1">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xAC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 1&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA2">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xB0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 2&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA3">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 3"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xB4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 3&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA4">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 4"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xB8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address4">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 4&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA5">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 5"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xBC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address5">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 5&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA6">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 6"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address6">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 6&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA7">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 7"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address7">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 7&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA8">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 8"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address8">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 8&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA9">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 9"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xCC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address9">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 9&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA10">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 10"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xD0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address10">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 10&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA11">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 11"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xD4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address11">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 11&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA12">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 12"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xD8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address12">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 12&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA13">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 13"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xDC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address13">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 13&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA14">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 14"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xE0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address14">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 14&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA15">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 15"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xE4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address15">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 15&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA16">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 16"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xE8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address16">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 16&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_LITE_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_LITE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DLYTMR_RESOLUTION" VALUE="125"/>
        <PARAMETER NAME="C_PRMRY_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_VIDPRMTR_READS" VALUE="1"/>
        <PARAMETER NAME="C_DYNAMIC_RESOLUTION" VALUE="1"/>
        <PARAMETER NAME="C_NUM_FSTORES" VALUE="3"/>
        <PARAMETER NAME="C_USE_FSYNC" VALUE="1"/>
        <PARAMETER NAME="C_USE_MM2S_FSYNC" VALUE="0"/>
        <PARAMETER NAME="C_USE_S2MM_FSYNC" VALUE="2"/>
        <PARAMETER NAME="C_FLUSH_ON_FSYNC" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_INTERNAL_GENLOCK" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_SG" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_SG_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_SG_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INCLUDE_MM2S" VALUE="1"/>
        <PARAMETER NAME="C_MM2S_GENLOCK_MODE" VALUE="0"/>
        <PARAMETER NAME="C_MM2S_GENLOCK_NUM_MASTERS" VALUE="1"/>
        <PARAMETER NAME="C_MM2S_GENLOCK_REPEAT_EN" VALUE="0"/>
        <PARAMETER NAME="C_MM2S_SOF_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_MM2S_DRE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_MM2S_SF" VALUE="0"/>
        <PARAMETER NAME="C_MM2S_LINEBUFFER_DEPTH" VALUE="4096"/>
        <PARAMETER NAME="C_MM2S_LINEBUFFER_THRESH" VALUE="4"/>
        <PARAMETER NAME="C_MM2S_MAX_BURST_LENGTH" VALUE="2"/>
        <PARAMETER NAME="C_M_AXI_MM2S_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM2S_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_M_AXIS_MM2S_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_M_AXIS_MM2S_TUSER_BITS" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_S2MM" VALUE="0"/>
        <PARAMETER NAME="C_S2MM_GENLOCK_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S2MM_GENLOCK_NUM_MASTERS" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_GENLOCK_REPEAT_EN" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_SOF_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_S2MM_DRE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_S2MM_SF" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_LINEBUFFER_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_S2MM_LINEBUFFER_THRESH" VALUE="4"/>
        <PARAMETER NAME="C_S2MM_MAX_BURST_LENGTH" VALUE="8"/>
        <PARAMETER NAME="C_M_AXI_S2MM_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_S2MM_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXIS_S2MM_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_S2MM_TUSER_BITS" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_ALL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_3" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_4" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_5" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_6" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_7" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_8" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_9" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_10" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_11" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_12" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_13" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_14" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_15" VALUE="1"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="axi_vdma"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_vdma_0_0"/>
        <PARAMETER NAME="c_m_axi_mm2s_data_width" VALUE="256"/>
        <PARAMETER NAME="c_m_axis_mm2s_tdata_width" VALUE="24"/>
        <PARAMETER NAME="c_m_axi_s2mm_data_width" VALUE="64"/>
        <PARAMETER NAME="c_s_axis_s2mm_tdata_width" VALUE="32"/>
        <PARAMETER NAME="c_include_s2mm_dre" VALUE="0"/>
        <PARAMETER NAME="c_include_s2mm_sf" VALUE="1"/>
        <PARAMETER NAME="c_include_mm2s_sf" VALUE="0"/>
        <PARAMETER NAME="c_enable_vidprmtr_reads" VALUE="1"/>
        <PARAMETER NAME="c_num_fstores" VALUE="3"/>
        <PARAMETER NAME="c_use_fsync" VALUE="1"/>
        <PARAMETER NAME="c_use_mm2s_fsync" VALUE="0"/>
        <PARAMETER NAME="c_use_s2mm_fsync" VALUE="2"/>
        <PARAMETER NAME="c_mm2s_sof_enable" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_sof_enable" VALUE="1"/>
        <PARAMETER NAME="c_include_internal_genlock" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_genlock_mode" VALUE="0"/>
        <PARAMETER NAME="c_mm2s_genlock_num_masters" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_genlock_mode" VALUE="0"/>
        <PARAMETER NAME="c_s2mm_genlock_num_masters" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_linebuffer_depth" VALUE="4096"/>
        <PARAMETER NAME="c_mm2s_linebuffer_thresh" VALUE="4"/>
        <PARAMETER NAME="c_s2mm_linebuffer_depth" VALUE="512"/>
        <PARAMETER NAME="c_s2mm_linebuffer_thresh" VALUE="4"/>
        <PARAMETER NAME="c_include_mm2s" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_max_burst_length" VALUE="2"/>
        <PARAMETER NAME="c_include_sg" VALUE="0"/>
        <PARAMETER NAME="c_dlytmr_resolution" VALUE="125"/>
        <PARAMETER NAME="c_prmry_is_aclk_async" VALUE="1"/>
        <PARAMETER NAME="c_dynamic_resolution" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_max_burst_length" VALUE="8"/>
        <PARAMETER NAME="c_include_s2mm" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_all" VALUE="1"/>
        <PARAMETER NAME="c_enable_debug_info_0" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_1" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_2" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_3" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_4" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_5" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_6" VALUE="1"/>
        <PARAMETER NAME="c_enable_debug_info_7" VALUE="1"/>
        <PARAMETER NAME="c_enable_debug_info_8" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_9" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_10" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_11" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_12" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_13" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_14" VALUE="1"/>
        <PARAMETER NAME="c_enable_debug_info_15" VALUE="1"/>
        <PARAMETER NAME="c_include_mm2s_dre" VALUE="0"/>
        <PARAMETER NAME="c_flush_on_fsync" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_genlock_repeat_en" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_genlock_repeat_en" VALUE="0"/>
        <PARAMETER NAME="c_addr_width" VALUE="32"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A50000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A5FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_lite_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axi_mm2s_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="148437500" DIR="I" NAME="m_axis_mm2s_aclk" SIGIS="clk" SIGNAME="pixel_eth_clk_gen_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pixel_eth_clk_gen" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_resetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_lite_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_lite_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_lite_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_lite_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M12_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="mm2s_frame_ptr_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="mm2s_buffer_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="mm2s_buffer_almost_empty" SIGIS="undef"/>
        <PORT DIR="O" NAME="mm2s_fsync_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="mm2s_prmtr_update" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm2s_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm2s_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm2s_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm2s_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm2s_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm2s_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_arvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_arready" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="m_axi_mm2s_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm2s_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_rlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_rvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_rready" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mm2s_prmry_reset_out_n" SIGIS="undef"/>
        <PORT DIR="O" LEFT="23" NAME="m_axis_mm2s_tdata" RIGHT="0" SIGIS="undef" SIGNAME="video_axi_vdma_0_m_axis_mm2s_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_v_axi4s_vid_out_0" PORT="s_axis_video_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axis_mm2s_tkeep" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axis_mm2s_tuser" RIGHT="0" SIGIS="undef" SIGNAME="video_axi_vdma_0_m_axis_mm2s_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_v_axi4s_vid_out_0" PORT="s_axis_video_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_tvalid" SIGIS="undef" SIGNAME="video_axi_vdma_0_m_axis_mm2s_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_v_axi4s_vid_out_0" PORT="s_axis_video_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_mm2s_tready" SIGIS="undef" SIGNAME="video_axi_vdma_0_m_axis_mm2s_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_v_axi4s_vid_out_0" PORT="s_axis_video_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_tlast" SIGIS="undef" SIGNAME="video_axi_vdma_0_m_axis_mm2s_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_v_axi4s_vid_out_0" PORT="s_axis_video_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mm2s_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="video_axi_vdma_0_mm2s_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="axi_vdma_tstvec" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M12_AXI" DATAWIDTH="32" NAME="S_AXI_LITE" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_lite_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_lite_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_lite_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_lite_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_lite_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_lite_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_lite_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_lite_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_lite_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_lite_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_lite_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_lite_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_lite_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_lite_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_lite_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_lite_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="video_axi_vdma_0_M_AXI_MM2S" DATAWIDTH="256" NAME="M_AXI_MM2S" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="2"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_mm2s_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_mm2s_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_mm2s_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_mm2s_arlen"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_mm2s_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_mm2s_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_mm2s_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_mm2s_arvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_mm2s_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_mm2s_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_mm2s_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_mm2s_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_mm2s_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="video_axi_vdma_0_M_AXIS_MM2S" NAME="M_AXIS_MM2S" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="148437500"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_mm2s_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_mm2s_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_mm2s_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_mm2s_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_mm2s_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_mm2s_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="mig_7series_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_MM2S" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="MEM0" BASENAME="C_S_AXI4_BASEADDR" BASEVALUE="0xC4000000" HIGHNAME="C_S_AXI4_HIGHADDR" HIGHVALUE="0xC4000FFF" INSTANCE="qspi_flash" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_MM2S" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="AXI_FULL"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="mig_7series_0"/>
        <PERIPHERAL INSTANCE="qspi_flash"/>
        <PERIPHERAL INSTANCE="video_v_axi4s_vid_out_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/video/displayport_0" HWVERSION="7.0" INSTANCE="video_displayport_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="displayport" VLNV="xilinx.com:ip:displayport:7.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=displayport;v=v7_0;d=pg064-displayport.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="system_displayport_0_0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_DEVICE" VALUE="xc7k325t"/>
        <PARAMETER NAME="C_FLOW_DIRECTION" VALUE="0"/>
        <PARAMETER NAME="C_PHY_TYPE_EXTERNAL" VALUE="0"/>
        <PARAMETER NAME="C_GT_DATAWIDTH" VALUE="2"/>
        <PARAMETER NAME="C_LANE_COUNT" VALUE="4"/>
        <PARAMETER NAME="C_INCLUDE_HDCP" VALUE="0"/>
        <PARAMETER NAME="C_SECONDARY_SUPPORT" VALUE="0"/>
        <PARAMETER NAME="C_AUDIO_CHANNELS" VALUE="2"/>
        <PARAMETER NAME="C_IEEE_OUI" VALUE="000A35"/>
        <PARAMETER NAME="C_VENDOR_SPECIFIC" VALUE="0"/>
        <PARAMETER NAME="C_PROTOCOL_SELECTION" VALUE="1"/>
        <PARAMETER NAME="C_LINK_RATE" VALUE="20"/>
        <PARAMETER NAME="C_MST_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_NUMBER_OF_MST_STREAMS" VALUE="2"/>
        <PARAMETER NAME="C_MAX_BITS_PER_COLOR" VALUE="8"/>
        <PARAMETER NAME="C_QUAD_PIXEL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_DUAL_PIXEL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_YCRCB_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_YONLY_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_BUF_BYPASS" VALUE="0"/>
        <PARAMETER NAME="C_EDP_EN" VALUE="0"/>
        <PARAMETER NAME="C_SIM_MODE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_displayport_0_0"/>
        <PARAMETER NAME="CHANNEL_ENABLE" VALUE="X0Y0"/>
        <PARAMETER NAME="Data_flow_direction" VALUE="Transmit_Source_Core"/>
        <PARAMETER NAME="PHY_type_External" VALUE="Internal_phy"/>
        <PARAMETER NAME="GT_Data_Width" VALUE="2"/>
        <PARAMETER NAME="Number_of_Lanes" VALUE="4"/>
        <PARAMETER NAME="Enable_HDCP_Encryption_Hooks" VALUE="false"/>
        <PARAMETER NAME="Enable_of_Audio_Channels" VALUE="false"/>
        <PARAMETER NAME="Number_of_Audio_Channels" VALUE="2"/>
        <PARAMETER NAME="IEEE_OUI" VALUE="000A35"/>
        <PARAMETER NAME="Vendor_Specific" VALUE="false"/>
        <PARAMETER NAME="Protocol_Selection" VALUE="DP_1_2"/>
        <PARAMETER NAME="Link_Rate" VALUE="5.4"/>
        <PARAMETER NAME="MST_Enable" VALUE="false"/>
        <PARAMETER NAME="Number_of_MST_Streams" VALUE="2"/>
        <PARAMETER NAME="Max_Bits_Per_Color" VALUE="8"/>
        <PARAMETER NAME="Quad_Pixel_Enable" VALUE="false"/>
        <PARAMETER NAME="Dual_Pixel_Enable" VALUE="true"/>
        <PARAMETER NAME="YCRCB_Enable" VALUE="true"/>
        <PARAMETER NAME="YOnly_Enable" VALUE="false"/>
        <PARAMETER NAME="aux_io_type" VALUE="1"/>
        <PARAMETER NAME="aux_io_loc" VALUE="0"/>
        <PARAMETER NAME="SupportLevel" VALUE="1"/>
        <PARAMETER NAME="TransceiverControl" VALUE="false"/>
        <PARAMETER NAME="TX_GT_BufferBypass" VALUE="false"/>
        <PARAMETER NAME="eDP_Enable" VALUE="false"/>
        <PARAMETER NAME="AXI_Frequency" VALUE="40"/>
        <PARAMETER NAME="SS_Mode" VALUE="false"/>
        <PARAMETER NAME="SIM_Mode" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A20000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A2FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M13_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_int" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="video_displayport_0_axi_int">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In5"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="tx_vid_clk" SIGIS="clk" SIGNAME="video_rgb2dpvid_1_pVidClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_rgb2dpvid_1" PORT="pVidClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_vid_rst" SIGIS="rst" SIGNAME="video_rgb2dpvid_1_pVidRst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_rgb2dpvid_1" PORT="pVidRst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_vid_vsync" SIGIS="undef" SIGNAME="video_rgb2dpvid_1_pVidVSync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_rgb2dpvid_1" PORT="pVidVSync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_vid_hsync" SIGIS="undef" SIGNAME="video_rgb2dpvid_1_pVidHSync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_rgb2dpvid_1" PORT="pVidHSync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_vid_oddeven" SIGIS="undef" SIGNAME="video_rgb2dpvid_1_pVidOddEven">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_rgb2dpvid_1" PORT="pVidOddEven"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_vid_enable" SIGIS="undef" SIGNAME="video_rgb2dpvid_1_pVidEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_rgb2dpvid_1" PORT="pVidEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="tx_vid_pixel0" RIGHT="0" SIGIS="undef" SIGNAME="video_rgb2dpvid_1_pVidPixel0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_rgb2dpvid_1" PORT="pVidPixel0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="tx_vid_pixel1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="tx_bpc" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="tx_video_format" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="tx_ppc" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="lnk_tx_lane_p" RIGHT="0" SIGIS="undef" SIGNAME="video_displayport_0_lnk_tx_lane_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dp_tx_lane_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="lnk_tx_lane_n" RIGHT="0" SIGIS="undef" SIGNAME="video_displayport_0_lnk_tx_lane_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dp_tx_lane_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_hpd" SIGIS="undef" SIGNAME="External_Ports_dp_hpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dp_hpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="270000000" DIR="O" NAME="lnk_clk" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="common_qpll_clk_out" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="common_qpll_ref_clk_out" SIGIS="clk"/>
        <PORT DIR="O" NAME="common_qpll_lock_out" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="lnk_clk_ibufds_out" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="lnk_clk_p" SIGIS="clk" SIGNAME="External_Ports_dp_lnk_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dp_lnk_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="lnk_clk_n" SIGIS="clk" SIGNAME="External_Ports_dp_lnk_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dp_lnk_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_tx_channel_out_n" SIGIS="undef" SIGNAME="video_displayport_0_aux_tx_channel_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dp_aux_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_tx_channel_out_p" SIGIS="undef" SIGNAME="video_displayport_0_aux_tx_channel_out_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dp_aux_out_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_tx_channel_in_p" SIGIS="undef" SIGNAME="External_Ports_dp_aux_in_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dp_aux_in_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_tx_channel_in_n" SIGIS="undef" SIGNAME="External_Ports_dp_aux_in_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dp_aux_in_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M13_AXI" DATAWIDTH="32" NAME="dp_s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="dp_mainlink" TYPE="INITIATOR" VLNV="xilinx.com:interface:dp_main_lnk:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="LNK_TX_LANE_N" PHYSICAL="lnk_tx_lane_n"/>
            <PORTMAP LOGICAL="LNK_TX_LANE_P" PHYSICAL="lnk_tx_lane_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="dp_tx_vid_intf_str0" TYPE="TARGET" VLNV="xilinx.com:interface:dp_vid:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TX_VID_ENABLE" PHYSICAL="tx_vid_enable"/>
            <PORTMAP LOGICAL="TX_VID_HSYNC" PHYSICAL="tx_vid_hsync"/>
            <PORTMAP LOGICAL="TX_VID_ODDEVEN" PHYSICAL="tx_vid_oddeven"/>
            <PORTMAP LOGICAL="TX_VID_PIXEL0" PHYSICAL="tx_vid_pixel0"/>
            <PORTMAP LOGICAL="TX_VID_PIXEL1" PHYSICAL="tx_vid_pixel1"/>
            <PORTMAP LOGICAL="TX_VID_VSYNC" PHYSICAL="tx_vid_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/video/ps2_mouse_overlay_0" HWVERSION="1.1" INSTANCE="video_ps2_mouse_overlay_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ps2_mouse_overlay" VLNV="digilentinc.com:ip:ps2_mouse_overlay:1.1">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s00_axi" NAME="reg0" RANGE="16" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="kDataWidth" VALUE="24"/>
        <PARAMETER NAME="kMaxResolutionBits" VALUE="12"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="system_ps2_mouse_overlay_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A90000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A9FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="148437500" DIR="I" NAME="PixelClk" SIGIS="clk" SIGNAME="pixel_eth_clk_gen_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pixel_eth_clk_gen" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pClkEn" SIGIS="ce"/>
        <PORT DIR="I" NAME="pVde_in" SIGIS="undef" SIGNAME="video_ps2_mouse_overlay_0_pVde_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_v_axi4s_vid_out_0" PORT="vid_active_video"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pHSync_in" SIGIS="undef" SIGNAME="video_ps2_mouse_overlay_0_pHSync_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_v_axi4s_vid_out_0" PORT="vid_hsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pVSync_in" SIGIS="undef" SIGNAME="video_ps2_mouse_overlay_0_pVSync_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_v_axi4s_vid_out_0" PORT="vid_vsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="pData_in" RIGHT="0" SIGIS="undef" SIGNAME="video_ps2_mouse_overlay_0_pData_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_v_axi4s_vid_out_0" PORT="vid_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pVde_out" SIGIS="undef" SIGNAME="video_ps2_mouse_overlay_0_pVde_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_rgb2dpvid_1" PORT="pVde"/>
            <CONNECTION INSTANCE="video_rgb2vga_0" PORT="rgb_pVDE"/>
            <CONNECTION INSTANCE="video_rgb2dvi_0" PORT="vid_pVDE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pHSync_out" SIGIS="undef" SIGNAME="video_ps2_mouse_overlay_0_pHSync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_rgb2dpvid_1" PORT="pHSync"/>
            <CONNECTION INSTANCE="video_rgb2vga_0" PORT="rgb_pHSync"/>
            <CONNECTION INSTANCE="video_rgb2dvi_0" PORT="vid_pHSync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pVSync_out" SIGIS="undef" SIGNAME="video_ps2_mouse_overlay_0_pVSync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_rgb2dpvid_1" PORT="pVSync"/>
            <CONNECTION INSTANCE="video_rgb2vga_0" PORT="rgb_pVSync"/>
            <CONNECTION INSTANCE="video_rgb2dvi_0" PORT="vid_pVSync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="pData_out" RIGHT="0" SIGIS="undef" SIGNAME="video_ps2_mouse_overlay_0_pData_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_rgb2dpvid_1" PORT="pData"/>
            <CONNECTION INSTANCE="video_rgb2vga_0" PORT="rgb_pData"/>
            <CONNECTION INSTANCE="video_rgb2dvi_0" PORT="vid_pData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="PS2_Clk_IO" SIGIS="undef" SIGNAME="External_Ports_ps2_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ps2_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="PS2_Data_IO" SIGIS="undef" SIGNAME="External_Ports_ps2_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ps2_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M19_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M19_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M19_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M19_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M19_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M19_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M19_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M19_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M19_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M19_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M19_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M19_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M19_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M19_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M19_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M19_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M19_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M19_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M19_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M19_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M19_AXI" DATAWIDTH="32" NAME="ctrl" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="video_v_axi4s_vid_out_0_vid_io_out" NAME="vid_i" TYPE="TARGET" VLNV="xilinx.com:interface:vid_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="pData_in"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="pHSync_in"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="pVSync_in"/>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="pVde_in"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="vid_o" TYPE="INITIATOR" VLNV="xilinx.com:interface:vid_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="pData_out"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="pHSync_out"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="pVSync_out"/>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="pVde_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/video/rgb2dpvid_1" HWVERSION="1.0" INSTANCE="video_rgb2dpvid_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="rgb2dpvid" VLNV="digilentinc.com:ip:rgb2dpvid:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="kDataWidth" VALUE="24"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rgb2dpvid_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="148437500" DIR="I" NAME="PixelClk" SIGIS="clk" SIGNAME="pixel_eth_clk_gen_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pixel_eth_clk_gen" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="pData" RIGHT="0" SIGIS="undef" SIGNAME="video_ps2_mouse_overlay_0_pData_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="pData_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pHSync" SIGIS="undef" SIGNAME="video_ps2_mouse_overlay_0_pHSync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="pHSync_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pVSync" SIGIS="undef" SIGNAME="video_ps2_mouse_overlay_0_pVSync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="pVSync_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pVde" SIGIS="undef" SIGNAME="video_ps2_mouse_overlay_0_pVde_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="pVde_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pVidClk" SIGIS="undef" SIGNAME="video_rgb2dpvid_1_pVidClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="tx_vid_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="pVidPixel0" RIGHT="0" SIGIS="undef" SIGNAME="video_rgb2dpvid_1_pVidPixel0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="tx_vid_pixel0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pVidHSync" SIGIS="undef" SIGNAME="video_rgb2dpvid_1_pVidHSync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="tx_vid_hsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pVidVSync" SIGIS="undef" SIGNAME="video_rgb2dpvid_1_pVidVSync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="tx_vid_vsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pVidOddEven" SIGIS="undef" SIGNAME="video_rgb2dpvid_1_pVidOddEven">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="tx_vid_oddeven"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pVidRst" SIGIS="undef" SIGNAME="video_rgb2dpvid_1_pVidRst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="tx_vid_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pVidEnable" SIGIS="undef" SIGNAME="video_rgb2dpvid_1_pVidEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_displayport_0" PORT="tx_vid_enable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="InputData" TYPE="TARGET" VLNV="xilinx.com:interface:vid_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="pVde"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="pVSync"/>
            <PORTMAP LOGICAL="DATA" PHYSICAL="pData"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="pHSync"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/video/rgb2dvi_0" HWVERSION="1.3" INSTANCE="video_rgb2dvi_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="rgb2dvi" VLNV="digilentinc.com:ip:rgb2dvi:1.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="c:/Users/aholzer/Desktop/genesys-2-oob/repo/vivado-library/ip/rgb2dvi/docs/rgb2dvi.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="kGenerateSerialClk" VALUE="true"/>
        <PARAMETER NAME="kClkPrimitive" VALUE="MMCM"/>
        <PARAMETER NAME="kRstActiveHigh" VALUE="true"/>
        <PARAMETER NAME="kClkRange" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rgb2dvi_0_0"/>
        <PARAMETER NAME="TMDS_BOARD_INTERFACE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="TMDS_Clk_p" SIGIS="undef"/>
        <PORT DIR="O" NAME="TMDS_Clk_n" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="TMDS_Data_p" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="TMDS_Data_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="aRst" SIGIS="rst"/>
        <PORT DIR="I" LEFT="23" NAME="vid_pData" RIGHT="0" SIGIS="undef" SIGNAME="video_ps2_mouse_overlay_0_pData_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="pData_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_pVDE" SIGIS="undef" SIGNAME="video_ps2_mouse_overlay_0_pVde_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="pVde_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_pHSync" SIGIS="undef" SIGNAME="video_ps2_mouse_overlay_0_pHSync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="pHSync_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_pVSync" SIGIS="undef" SIGNAME="video_ps2_mouse_overlay_0_pVSync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="pVSync_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="148437500" DIR="I" NAME="PixelClk" SIGIS="clk" SIGNAME="pixel_eth_clk_gen_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pixel_eth_clk_gen" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="video_rgb2dvi_0_TMDS" NAME="TMDS" TYPE="INITIATOR" VLNV="digilentinc.com:interface:tmds:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="TMDS_Clk_p"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="TMDS_Clk_n"/>
            <PORTMAP LOGICAL="DATA_P" PHYSICAL="TMDS_Data_p"/>
            <PORTMAP LOGICAL="DATA_N" PHYSICAL="TMDS_Data_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="RGB" TYPE="TARGET" VLNV="xilinx.com:interface:vid_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="vid_pData"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="vid_pHSync"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vid_pVSync"/>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="vid_pVDE"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/video/rgb2vga_0" HWVERSION="1.0" INSTANCE="video_rgb2vga_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="rgb2vga" VLNV="digilentinc.com:ip:rgb2vga:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="c:/Users/aholzer/Desktop/genesys-2-oob/repo/vivado-library/ip/rgb2vga_v1_0/docs/rgb2vga_v1_0.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="VID_IN_DATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="kRedDepth" VALUE="5"/>
        <PARAMETER NAME="kGreenDepth" VALUE="6"/>
        <PARAMETER NAME="kBlueDepth" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rgb2vga_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="rgb_pData" RIGHT="0" SIGIS="undef" SIGNAME="video_ps2_mouse_overlay_0_pData_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="pData_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rgb_pVDE" SIGIS="undef" SIGNAME="video_ps2_mouse_overlay_0_pVde_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="pVde_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rgb_pHSync" SIGIS="undef" SIGNAME="video_ps2_mouse_overlay_0_pHSync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="pHSync_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rgb_pVSync" SIGIS="undef" SIGNAME="video_ps2_mouse_overlay_0_pVSync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="pVSync_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="148437500" DIR="I" NAME="PixelClk" SIGIS="clk" SIGNAME="pixel_eth_clk_gen_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pixel_eth_clk_gen" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="vga_pRed" RIGHT="0" SIGIS="undef" SIGNAME="video_rgb2vga_0_vga_pRed">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vga_r"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="vga_pGreen" RIGHT="0" SIGIS="undef" SIGNAME="video_rgb2vga_0_vga_pGreen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vga_g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="vga_pBlue" RIGHT="0" SIGIS="undef" SIGNAME="video_rgb2vga_0_vga_pBlue">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vga_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vga_pHSync" SIGIS="undef" SIGNAME="video_rgb2vga_0_vga_pHSync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vga_hs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vga_pVSync" SIGIS="undef" SIGNAME="video_rgb2vga_0_vga_pVSync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vga_vs"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="vid_in" TYPE="TARGET" VLNV="xilinx.com:interface:vid_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="rgb_pData"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="rgb_pHSync"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="rgb_pVSync"/>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="rgb_pVDE"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/video/v_axi4s_vid_out_0" HWVERSION="4.0" INSTANCE="video_v_axi4s_vid_out_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_axi4s_vid_out" VLNV="xilinx.com:ip:v_axi4s_vid_out:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_axi4s_vid_out;v=v4_0;d=pg044_v_axis_vid_out.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_PIXELS_PER_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_COMPONENTS_PER_PIXEL" VALUE="3"/>
        <PARAMETER NAME="C_S_AXIS_COMPONENT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_NATIVE_COMPONENT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_NATIVE_DATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_HAS_ASYNC_CLK" VALUE="0"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_VTG_MASTER_SLAVE" VALUE="1"/>
        <PARAMETER NAME="C_HYSTERESIS_LEVEL" VALUE="12"/>
        <PARAMETER NAME="C_SYNC_LOCK_THRESHOLD" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="system_v_axi4s_vid_out_0_0"/>
        <PARAMETER NAME="C_S_AXIS_VIDEO_FORMAT" VALUE="2"/>
        <PARAMETER NAME="C_S_AXIS_VIDEO_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="148437500" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="pixel_eth_clk_gen_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pixel_eth_clk_gen" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aclken" SIGIS="ce"/>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst"/>
        <PORT DIR="I" LEFT="23" NAME="s_axis_video_tdata" RIGHT="0" SIGIS="undef" SIGNAME="video_axi_vdma_0_m_axis_mm2s_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="m_axis_mm2s_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_tvalid" SIGIS="undef" SIGNAME="video_axi_vdma_0_m_axis_mm2s_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="m_axis_mm2s_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_video_tready" SIGIS="undef" SIGNAME="video_axi_vdma_0_m_axis_mm2s_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="m_axis_mm2s_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_tuser" SIGIS="undef" SIGNAME="video_axi_vdma_0_m_axis_mm2s_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="m_axis_mm2s_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_tlast" SIGIS="undef" SIGNAME="video_axi_vdma_0_m_axis_mm2s_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_axi_vdma_0" PORT="m_axis_mm2s_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fid" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_io_out_ce" SIGIS="ce"/>
        <PORT DIR="O" NAME="vid_active_video" SIGIS="undef" SIGNAME="video_ps2_mouse_overlay_0_pVde_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="pVde_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_vsync" SIGIS="undef" SIGNAME="video_ps2_mouse_overlay_0_pVSync_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="pVSync_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_hsync" SIGIS="undef" SIGNAME="video_ps2_mouse_overlay_0_pHSync_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="pHSync_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_vblank" SIGIS="undef"/>
        <PORT DIR="O" NAME="vid_hblank" SIGIS="undef"/>
        <PORT DIR="O" NAME="vid_field_id" SIGIS="undef"/>
        <PORT DIR="O" LEFT="23" NAME="vid_data" RIGHT="0" SIGIS="undef" SIGNAME="video_ps2_mouse_overlay_0_pData_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_ps2_mouse_overlay_0" PORT="pData_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_vsync" SIGIS="undef" SIGNAME="video_v_axi4s_vid_out_0_vtg_vsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_vtg" PORT="vsync_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_hsync" SIGIS="undef" SIGNAME="video_v_axi4s_vid_out_0_vtg_hsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_vtg" PORT="hsync_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_vblank" SIGIS="undef" SIGNAME="video_v_axi4s_vid_out_0_vtg_vblank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_vtg" PORT="vblank_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_hblank" SIGIS="undef" SIGNAME="video_v_axi4s_vid_out_0_vtg_hblank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_vtg" PORT="hblank_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_active_video" SIGIS="undef" SIGNAME="video_v_axi4s_vid_out_0_vtg_active_video">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_vtg" PORT="active_video_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_field_id" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtg_ce" SIGIS="undef"/>
        <PORT DIR="O" NAME="locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="overflow" SIGIS="undef"/>
        <PORT DIR="O" NAME="underflow" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="status" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="video_axi_vdma_0_M_AXIS_MM2S" NAME="video_in" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="148437500"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_video_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_video_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_video_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_video_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_video_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="video_vtg_vtiming_out" NAME="vtiming_in" TYPE="TARGET" VLNV="xilinx.com:interface:video_timing:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="vtg_active_video"/>
            <PORTMAP LOGICAL="FIELD" PHYSICAL="vtg_field_id"/>
            <PORTMAP LOGICAL="HBLANK" PHYSICAL="vtg_hblank"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="vtg_hsync"/>
            <PORTMAP LOGICAL="VBLANK" PHYSICAL="vtg_vblank"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vtg_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="video_v_axi4s_vid_out_0_vid_io_out" NAME="vid_io_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:vid_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="vid_active_video"/>
            <PORTMAP LOGICAL="DATA" PHYSICAL="vid_data"/>
            <PORTMAP LOGICAL="FIELD" PHYSICAL="vid_field_id"/>
            <PORTMAP LOGICAL="HBLANK" PHYSICAL="vid_hblank"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="vid_hsync"/>
            <PORTMAP LOGICAL="VBLANK" PHYSICAL="vid_vblank"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vid_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/video/vtg" HWVERSION="6.1" INSTANCE="video_vtg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_tc" VLNV="xilinx.com:ip:v_tc:6.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v6_1;d=pg016_v_tc.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_HAS_AXI4_LITE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INTC_IF" VALUE="0"/>
        <PARAMETER NAME="C_GEN_INTERLACED" VALUE="0"/>
        <PARAMETER NAME="C_GEN_HACTIVE_SIZE" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_VACTIVE_SIZE" VALUE="1080"/>
        <PARAMETER NAME="C_GEN_CPARITY" VALUE="0"/>
        <PARAMETER NAME="C_GEN_FIELDID_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VBLANK_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HBLANK_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VSYNC_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HSYNC_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_AVIDEO_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_ACHROMA_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VIDEO_FORMAT" VALUE="2"/>
        <PARAMETER NAME="C_GEN_HFRAME_SIZE" VALUE="2200"/>
        <PARAMETER NAME="C_GEN_F0_VFRAME_SIZE" VALUE="1125"/>
        <PARAMETER NAME="C_GEN_F1_VFRAME_SIZE" VALUE="1125"/>
        <PARAMETER NAME="C_GEN_HSYNC_START" VALUE="2008"/>
        <PARAMETER NAME="C_GEN_HSYNC_END" VALUE="2052"/>
        <PARAMETER NAME="C_GEN_F0_VBLANK_HSTART" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F0_VBLANK_HEND" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_VSTART" VALUE="1083"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_VEND" VALUE="1088"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_HSTART" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_HEND" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F1_VBLANK_HSTART" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F1_VBLANK_HEND" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_VSTART" VALUE="1083"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_VEND" VALUE="1088"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_HSTART" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_HEND" VALUE="1920"/>
        <PARAMETER NAME="C_FSYNC_HSTART0" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART0" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART1" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART1" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART2" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART2" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART3" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART3" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART4" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART4" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART5" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART5" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART6" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART6" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART7" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART7" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART8" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART8" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART9" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART9" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART10" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART10" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART11" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART11" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART12" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART12" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART13" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART13" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART14" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART14" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART15" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART15" VALUE="0"/>
        <PARAMETER NAME="C_MAX_PIXELS" VALUE="4096"/>
        <PARAMETER NAME="C_MAX_LINES" VALUE="4096"/>
        <PARAMETER NAME="C_NUM_FSYNCS" VALUE="1"/>
        <PARAMETER NAME="C_INTERLACE_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_AUTO_SWITCH" VALUE="0"/>
        <PARAMETER NAME="C_DETECT_EN" VALUE="0"/>
        <PARAMETER NAME="C_SYNC_EN" VALUE="0"/>
        <PARAMETER NAME="C_GENERATE_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_HSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_VSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_HBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_VBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_AVIDEO_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_ACHROMA_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_HSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_AVIDEO_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_ACHROMA_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_FIELDID_EN" VALUE="0"/>
        <PARAMETER NAME="C_DET_FIELDID_EN" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_vtg_0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="HAS_AXI4_LITE" VALUE="false"/>
        <PARAMETER NAME="HAS_INTC_IF" VALUE="false"/>
        <PARAMETER NAME="INTERLACE_EN" VALUE="false"/>
        <PARAMETER NAME="SYNC_EN" VALUE="false"/>
        <PARAMETER NAME="max_clocks_per_line" VALUE="4096"/>
        <PARAMETER NAME="max_lines_per_frame" VALUE="4096"/>
        <PARAMETER NAME="VIDEO_MODE" VALUE="1080p"/>
        <PARAMETER NAME="FSYNC_HSTART0" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART0" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART1" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART1" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART2" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART2" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART3" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART3" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART4" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART4" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART5" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART5" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART6" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART6" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART7" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART7" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART8" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART8" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART9" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART9" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART10" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART10" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART11" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART11" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART12" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART12" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART13" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART13" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART14" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART14" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART15" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART15" VALUE="0"/>
        <PARAMETER NAME="GEN_F0_VSYNC_VSTART" VALUE="1083"/>
        <PARAMETER NAME="GEN_F1_VSYNC_VSTART" VALUE="1083"/>
        <PARAMETER NAME="GEN_HACTIVE_SIZE" VALUE="1920"/>
        <PARAMETER NAME="GEN_HSYNC_END" VALUE="2052"/>
        <PARAMETER NAME="GEN_HFRAME_SIZE" VALUE="2200"/>
        <PARAMETER NAME="GEN_F0_VSYNC_HSTART" VALUE="1920"/>
        <PARAMETER NAME="GEN_F1_VSYNC_HSTART" VALUE="1920"/>
        <PARAMETER NAME="GEN_F0_VSYNC_HEND" VALUE="1920"/>
        <PARAMETER NAME="GEN_F1_VSYNC_HEND" VALUE="1920"/>
        <PARAMETER NAME="GEN_F0_VFRAME_SIZE" VALUE="1125"/>
        <PARAMETER NAME="GEN_F1_VFRAME_SIZE" VALUE="1125"/>
        <PARAMETER NAME="GEN_F0_VSYNC_VEND" VALUE="1088"/>
        <PARAMETER NAME="GEN_F1_VSYNC_VEND" VALUE="1088"/>
        <PARAMETER NAME="GEN_F0_VBLANK_HEND" VALUE="1920"/>
        <PARAMETER NAME="GEN_F1_VBLANK_HEND" VALUE="1920"/>
        <PARAMETER NAME="GEN_HSYNC_START" VALUE="2008"/>
        <PARAMETER NAME="GEN_VACTIVE_SIZE" VALUE="1080"/>
        <PARAMETER NAME="GEN_F0_VBLANK_HSTART" VALUE="1920"/>
        <PARAMETER NAME="GEN_F1_VBLANK_HSTART" VALUE="1920"/>
        <PARAMETER NAME="GEN_ACHROMA_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_HSYNC_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_VSYNC_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_HBLANK_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_AVIDEO_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_VBLANK_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_FIELDID_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_INTERLACED" VALUE="false"/>
        <PARAMETER NAME="GEN_CPARITY" VALUE="0"/>
        <PARAMETER NAME="GEN_VIDEO_FORMAT" VALUE="RGB"/>
        <PARAMETER NAME="horizontal_sync_generation" VALUE="true"/>
        <PARAMETER NAME="enable_detection" VALUE="false"/>
        <PARAMETER NAME="vertical_blank_generation" VALUE="true"/>
        <PARAMETER NAME="GEN_FIELDID_EN" VALUE="false"/>
        <PARAMETER NAME="horizontal_blank_detection" VALUE="true"/>
        <PARAMETER NAME="active_chroma_detection" VALUE="false"/>
        <PARAMETER NAME="horizontal_sync_detection" VALUE="true"/>
        <PARAMETER NAME="enable_generation" VALUE="true"/>
        <PARAMETER NAME="auto_generation_mode" VALUE="false"/>
        <PARAMETER NAME="vertical_sync_generation" VALUE="true"/>
        <PARAMETER NAME="active_chroma_generation" VALUE="false"/>
        <PARAMETER NAME="DET_FIELDID_EN" VALUE="false"/>
        <PARAMETER NAME="vertical_blank_detection" VALUE="true"/>
        <PARAMETER NAME="active_video_generation" VALUE="true"/>
        <PARAMETER NAME="vertical_sync_detection" VALUE="true"/>
        <PARAMETER NAME="horizontal_blank_generation" VALUE="true"/>
        <PARAMETER NAME="active_video_detection" VALUE="true"/>
        <PARAMETER NAME="frame_syncs" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="148437500" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="pixel_eth_clk_gen_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pixel_eth_clk_gen" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clken" SIGIS="ce"/>
        <PORT DIR="I" NAME="gen_clken" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsync_out" SIGIS="undef" SIGNAME="video_v_axi4s_vid_out_0_vtg_hsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_v_axi4s_vid_out_0" PORT="vtg_hsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hblank_out" SIGIS="undef" SIGNAME="video_v_axi4s_vid_out_0_vtg_hblank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_v_axi4s_vid_out_0" PORT="vtg_hblank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vsync_out" SIGIS="undef" SIGNAME="video_v_axi4s_vid_out_0_vtg_vsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_v_axi4s_vid_out_0" PORT="vtg_vsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vblank_out" SIGIS="undef" SIGNAME="video_v_axi4s_vid_out_0_vtg_vblank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_v_axi4s_vid_out_0" PORT="vtg_vblank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="active_video_out" SIGIS="undef" SIGNAME="video_v_axi4s_vid_out_0_vtg_active_video">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_v_axi4s_vid_out_0" PORT="vtg_active_video"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="fsync_out" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="video_vtg_vtiming_out" NAME="vtiming_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:video_timing:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="active_video_out"/>
            <PORTMAP LOGICAL="HBLANK" PHYSICAL="hblank_out"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="hsync_out"/>
            <PORTMAP LOGICAL="VBLANK" PHYSICAL="vblank_out"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vsync_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/xadc_wiz_0" HWVERSION="3.3" INSTANCE="xadc_wiz_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xadc_wiz" VLNV="xilinx.com:ip:xadc_wiz:3.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xadc_wiz;v=v3_3;d=pg091-xadc-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="c_component_name" VALUE="system_xadc_wiz_0_0"/>
        <PARAMETER NAME="C_SIM_FILE_SEL" VALUE="Default"/>
        <PARAMETER NAME="C_SIM_FILE_REL_PATH" VALUE="./"/>
        <PARAMETER NAME="C_SIM_FILE_NAME" VALUE="design"/>
        <PARAMETER NAME="C_HAS_DCLK" VALUE="1"/>
        <PARAMETER NAME="C_HAS_DRP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RESET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CONVST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CONVSTCLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VP" VALUE="1"/>
        <PARAMETER NAME="C_HAS_VN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_EOC" VALUE="1"/>
        <PARAMETER NAME="C_HAS_EOS" VALUE="1"/>
        <PARAMETER NAME="C_HAS_BUSY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_JTAGLOCKED" VALUE="0"/>
        <PARAMETER NAME="C_HAS_JTAGMODIFIED" VALUE="0"/>
        <PARAMETER NAME="C_HAS_JTAGBUSY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_EXTERNAL_MUX" VALUE="0"/>
        <PARAMETER NAME="C_EXTERNAL_MUX_CHANNEL" VALUE="VP_VN"/>
        <PARAMETER NAME="C_EXTERNAL_MUXADDR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_DCLK_FREQUENCY" VALUE="100"/>
        <PARAMETER NAME="C_SAMPLING_RATE" VALUE="961538.4615384615"/>
        <PARAMETER NAME="C_HAS_OT_ALARM" VALUE="1"/>
        <PARAMETER NAME="C_HAS_USER_TEMP_ALARM" VALUE="1"/>
        <PARAMETER NAME="C_HAS_VCCINT_ALARM" VALUE="1"/>
        <PARAMETER NAME="C_HAS_VCCAUX_ALARM" VALUE="1"/>
        <PARAMETER NAME="C_HAS_VBRAM_ALARM" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VCCPINT_ALARM" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VCCPAUX_ALARM" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VCCDDRO_ALARM" VALUE="0"/>
        <PARAMETER NAME="C_CONFIGURATION_R0" VALUE="0"/>
        <PARAMETER NAME="C_CONFIGURATION_R1" VALUE="8688"/>
        <PARAMETER NAME="C_CONFIGURATION_R2" VALUE="1024"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R0" VALUE="43322"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R1" VALUE="22500"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R2" VALUE="41287"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R3" VALUE="51763"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R4" VALUE="41371"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R5" VALUE="21190"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R6" VALUE="38229"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R7" VALUE="44622"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R8" VALUE="22937"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R9" VALUE="20753"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R10" VALUE="21845"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R11" VALUE="20753"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R12" VALUE="39321"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R13" VALUE="37355"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R14" VALUE="27306"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R15" VALUE="25122"/>
        <PARAMETER NAME="C_SEQUENCE_R0" VALUE="20224"/>
        <PARAMETER NAME="C_SEQUENCE_R1" VALUE="0"/>
        <PARAMETER NAME="C_SEQUENCE_R2" VALUE="0"/>
        <PARAMETER NAME="C_SEQUENCE_R3" VALUE="0"/>
        <PARAMETER NAME="C_SEQUENCE_R4" VALUE="0"/>
        <PARAMETER NAME="C_SEQUENCE_R5" VALUE="0"/>
        <PARAMETER NAME="C_SEQUENCE_R6" VALUE="0"/>
        <PARAMETER NAME="C_SEQUENCE_R7" VALUE="0"/>
        <PARAMETER NAME="C_VAUX0" VALUE="0"/>
        <PARAMETER NAME="C_VAUX1" VALUE="0"/>
        <PARAMETER NAME="C_VAUX2" VALUE="0"/>
        <PARAMETER NAME="C_VAUX3" VALUE="0"/>
        <PARAMETER NAME="C_VAUX4" VALUE="0"/>
        <PARAMETER NAME="C_VAUX5" VALUE="0"/>
        <PARAMETER NAME="C_VAUX6" VALUE="0"/>
        <PARAMETER NAME="C_VAUX7" VALUE="0"/>
        <PARAMETER NAME="C_VAUX8" VALUE="0"/>
        <PARAMETER NAME="C_VAUX9" VALUE="0"/>
        <PARAMETER NAME="C_VAUX10" VALUE="0"/>
        <PARAMETER NAME="C_VAUX11" VALUE="0"/>
        <PARAMETER NAME="C_VAUX12" VALUE="0"/>
        <PARAMETER NAME="C_VAUX13" VALUE="0"/>
        <PARAMETER NAME="C_VAUX14" VALUE="0"/>
        <PARAMETER NAME="C_VAUX15" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI4STREAM" VALUE="0"/>
        <PARAMETER NAME="C_HAS_TEMP_BUS" VALUE="1"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="7"/>
        <PARAMETER NAME="C_INCLUDE_INTR" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_xadc_wiz_0_0"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="SIM_FILE_SEL" VALUE="Default"/>
        <PARAMETER NAME="SIM_FILE_REL_PATH" VALUE="./"/>
        <PARAMETER NAME="NUM_WAVE" VALUE="1"/>
        <PARAMETER NAME="SIM_FILE_NAME" VALUE="design"/>
        <PARAMETER NAME="WAVEFORM_TYPE" VALUE="CONSTANT"/>
        <PARAMETER NAME="STIMULUS_FREQ" VALUE="1.0"/>
        <PARAMETER NAME="TIMING_MODE" VALUE="Continuous"/>
        <PARAMETER NAME="STARTUP_CHANNEL_SELECTION" VALUE="single_channel"/>
        <PARAMETER NAME="XADC_STARUP_SELECTION" VALUE="channel_sequencer"/>
        <PARAMETER NAME="ENABLE_DCLK" VALUE="true"/>
        <PARAMETER NAME="INCREASE_ACQUISITION_TIME" VALUE="false"/>
        <PARAMETER NAME="DCLK_FREQUENCY" VALUE="100"/>
        <PARAMETER NAME="ADC_CONVERSION_RATE" VALUE="1000"/>
        <PARAMETER NAME="SEQUENCER_MODE" VALUE="Continuous"/>
        <PARAMETER NAME="ENABLE_CALIBRATION_AVERAGING" VALUE="true"/>
        <PARAMETER NAME="ENABLE_DRP" VALUE="true"/>
        <PARAMETER NAME="ENABLE_RESET" VALUE="false"/>
        <PARAMETER NAME="ENABLE_CONVST" VALUE="true"/>
        <PARAMETER NAME="ENABLE_CONVSTCLK" VALUE="false"/>
        <PARAMETER NAME="ENABLE_CHANNEL" VALUE="true"/>
        <PARAMETER NAME="ENABLE_EOC" VALUE="true"/>
        <PARAMETER NAME="ENABLE_EOS" VALUE="true"/>
        <PARAMETER NAME="ENABLE_BUSY" VALUE="true"/>
        <PARAMETER NAME="ENABLE_JTAGLOCKED" VALUE="true"/>
        <PARAMETER NAME="ENABLE_JTAGMODIFIED" VALUE="true"/>
        <PARAMETER NAME="ENABLE_JTAGBUSY" VALUE="true"/>
        <PARAMETER NAME="OT_ALARM" VALUE="true"/>
        <PARAMETER NAME="USER_TEMP_ALARM" VALUE="true"/>
        <PARAMETER NAME="VCCINT_ALARM" VALUE="true"/>
        <PARAMETER NAME="VCCAUX_ALARM" VALUE="true"/>
        <PARAMETER NAME="ENABLE_VBRAM_ALARM" VALUE="false"/>
        <PARAMETER NAME="TEMPERATURE_ALARM_TRIGGER" VALUE="60"/>
        <PARAMETER NAME="TEMPERATURE_ALARM_RESET" VALUE="45"/>
        <PARAMETER NAME="TEMPERATURE_ALARM_OT_TRIGGER" VALUE="125.0"/>
        <PARAMETER NAME="TEMPERATURE_ALARM_OT_RESET" VALUE="70.0"/>
        <PARAMETER NAME="VCCINT_ALARM_LOWER" VALUE="0.97"/>
        <PARAMETER NAME="VCCINT_ALARM_UPPER" VALUE="1.03"/>
        <PARAMETER NAME="VCCAUX_ALARM_LOWER" VALUE="1.75"/>
        <PARAMETER NAME="VCCAUX_ALARM_UPPER" VALUE="1.89"/>
        <PARAMETER NAME="VBRAM_ALARM_LOWER" VALUE="0.95"/>
        <PARAMETER NAME="VBRAM_ALARM_UPPER" VALUE="1.05"/>
        <PARAMETER NAME="ENABLE_VCCPINT_ALARM" VALUE="false"/>
        <PARAMETER NAME="ENABLE_VCCPAUX_ALARM" VALUE="false"/>
        <PARAMETER NAME="ENABLE_VCCDDRO_ALARM" VALUE="false"/>
        <PARAMETER NAME="VCCDDRO_VOLT" VALUE="1_2"/>
        <PARAMETER NAME="VCCPINT_ALARM_LOWER" VALUE="0.95"/>
        <PARAMETER NAME="VCCPINT_ALARM_UPPER" VALUE="1.00"/>
        <PARAMETER NAME="VCCPAUX_ALARM_LOWER" VALUE="1.71"/>
        <PARAMETER NAME="VCCPAUX_ALARM_UPPER" VALUE="1.8"/>
        <PARAMETER NAME="VCCDDRO_ALARM_LOWER" VALUE="1.15"/>
        <PARAMETER NAME="VCCDDRO_ALARM_UPPER" VALUE="1.25"/>
        <PARAMETER NAME="SINGLE_CHANNEL_SELECTION" VALUE="TEMPERATURE"/>
        <PARAMETER NAME="SINGLE_CHANNEL_ENABLE_CALIBRATION" VALUE="true"/>
        <PARAMETER NAME="BIPOLAR_OPERATION" VALUE="false"/>
        <PARAMETER NAME="SINGLE_CHANNEL_ACQUISITION_TIME" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_AVERAGING" VALUE="None"/>
        <PARAMETER NAME="ADC_OFFSET_CALIBRATION" VALUE="true"/>
        <PARAMETER NAME="ADC_OFFSET_AND_GAIN_CALIBRATION" VALUE="true"/>
        <PARAMETER NAME="SENSOR_OFFSET_CALIBRATION" VALUE="true"/>
        <PARAMETER NAME="SENSOR_OFFSET_AND_GAIN_CALIBRATION" VALUE="true"/>
        <PARAMETER NAME="ENABLE_EXTERNAL_MUX" VALUE="false"/>
        <PARAMETER NAME="EXTERNAL_MUX_CHANNEL" VALUE="VP_VN"/>
        <PARAMETER NAME="EXTERNAL_MUXADDR_ENABLE" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_CALIBRATION" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_TEMPERATURE" VALUE="true"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VCCINT" VALUE="true"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VCCAUX" VALUE="true"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VP_VN" VALUE="true"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VREFP" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VREFN" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VBRAM" VALUE="true"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VBRAM" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VCCPINT" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VCCPINT" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VCCPAUX" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VCCPAUX" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VCCDDRO" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VCCDDRO" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP0_VAUXN0" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP1_VAUXN1" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP2_VAUXN2" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP3_VAUXN3" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP4_VAUXN4" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP5_VAUXN5" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP6_VAUXN6" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP7_VAUXN7" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP8_VAUXN8" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP9_VAUXN9" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP10_VAUXN10" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP11_VAUXN11" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP12_VAUXN12" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP13_VAUXN13" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP14_VAUXN14" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP15_VAUXN15" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VP_VN" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP0_VAUXN0" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP1_VAUXN1" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP2_VAUXN2" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP3_VAUXN3" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP4_VAUXN4" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP5_VAUXN5" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP6_VAUXN6" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP7_VAUXN7" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP8_VAUXN8" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP9_VAUXN9" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP10_VAUXN10" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP11_VAUXN11" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP12_VAUXN12" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP13_VAUXN13" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP14_VAUXN14" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP15_VAUXN15" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_TEMPERATURE" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VCCINT" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VCCAUX" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VP_VN" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP0_VAUXN0" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP1_VAUXN1" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP2_VAUXN2" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP3_VAUXN3" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP4_VAUXN4" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP5_VAUXN5" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP6_VAUXN6" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP7_VAUXN7" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP8_VAUXN8" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP9_VAUXN9" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP10_VAUXN10" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP11_VAUXN11" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP12_VAUXN12" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP13_VAUXN13" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP14_VAUXN14" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP15_VAUXN15" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VP_VN" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP0_VAUXN0" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP1_VAUXN1" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP2_VAUXN2" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP3_VAUXN3" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP4_VAUXN4" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP5_VAUXN5" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP6_VAUXN6" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP7_VAUXN7" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP8_VAUXN8" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP9_VAUXN9" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP10_VAUXN10" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP11_VAUXN11" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP12_VAUXN12" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP13_VAUXN13" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP14_VAUXN14" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP15_VAUXN15" VALUE="false"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ENABLE_JTAG_ARBITER" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME" VALUE="4"/>
        <PARAMETER NAME="ENABLE_TEMP_BUS" VALUE="true"/>
        <PARAMETER NAME="ENABLE_AXI4STREAM" VALUE="false"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="7"/>
        <PARAMETER NAME="POWER_DOWN_ADCA" VALUE="false"/>
        <PARAMETER NAME="POWER_DOWN_ADCB" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A40000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A4FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M11_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ip2intc_irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="xadc_wiz_0_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vp_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="vn_in" SIGIS="undef"/>
        <PORT DIR="O" NAME="user_temp_alarm_out" SIGIS="undef" SIGNAME="xadc_wiz_0_user_temp_alarm_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fan_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vccint_alarm_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="vccaux_alarm_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="ot_out" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="channel_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="eoc_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="alarm_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="eos_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="busy_out" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="temp_out" RIGHT="0" SIGIS="undef" SIGNAME="xadc_wiz_0_temp_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="device_temp_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M11_AXI" DATAWIDTH="32" NAME="s_axi_lite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="Vp_Vn" TYPE="TARGET" VLNV="xilinx.com:interface:diff_analog_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="V_N" PHYSICAL="vn_in"/>
            <PORTMAP LOGICAL="V_P" PHYSICAL="vp_in"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/xlconcat_0" HWVERSION="2.1" INSTANCE="xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="8"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="13"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="system_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_sw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_btnu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btnu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_btnr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btnr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_btnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_btnl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btnl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_btnc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btnc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="userio" PORT="gpio_io_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
