
BMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005834  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08005940  08005940  00006940  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005964  08005964  0000700c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005964  08005964  0000700c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005964  08005964  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005964  08005964  00006964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005968  08005968  00006968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800596c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d4  2000000c  08005978  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003e0  08005978  000073e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cff6  00000000  00000000  00007035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002220  00000000  00000000  0001402b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e40  00000000  00000000  00016250  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000afc  00000000  00000000  00017090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000175b0  00000000  00000000  00017b8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f251  00000000  00000000  0002f13c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c725  00000000  00000000  0003e38d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000caab2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d20  00000000  00000000  000caaf8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000ce818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08005928 	.word	0x08005928

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08005928 	.word	0x08005928

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2uiz>:
 80006f4:	0042      	lsls	r2, r0, #1
 80006f6:	d20e      	bcs.n	8000716 <__aeabi_f2uiz+0x22>
 80006f8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80006fc:	d30b      	bcc.n	8000716 <__aeabi_f2uiz+0x22>
 80006fe:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000702:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000706:	d409      	bmi.n	800071c <__aeabi_f2uiz+0x28>
 8000708:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800070c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000710:	fa23 f002 	lsr.w	r0, r3, r2
 8000714:	4770      	bx	lr
 8000716:	f04f 0000 	mov.w	r0, #0
 800071a:	4770      	bx	lr
 800071c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000720:	d101      	bne.n	8000726 <__aeabi_f2uiz+0x32>
 8000722:	0242      	lsls	r2, r0, #9
 8000724:	d102      	bne.n	800072c <__aeabi_f2uiz+0x38>
 8000726:	f04f 30ff 	mov.w	r0, #4294967295
 800072a:	4770      	bx	lr
 800072c:	f04f 0000 	mov.w	r0, #0
 8000730:	4770      	bx	lr
 8000732:	bf00      	nop

08000734 <Set_DQ_Pin_Output>:
 * | along with this program.  If not, see <http://www.gnu.org/licenses/>.
 * |----------------------------------------------------------------------
 */
#include "OneWire.h"

void Set_DQ_Pin_Output(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8000734:	b580      	push	{r7, lr}
 8000736:	b086      	sub	sp, #24
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
 800073c:	460b      	mov	r3, r1
 800073e:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000740:	f107 0308 	add.w	r3, r7, #8
 8000744:	2200      	movs	r2, #0
 8000746:	601a      	str	r2, [r3, #0]
 8000748:	605a      	str	r2, [r3, #4]
 800074a:	609a      	str	r2, [r3, #8]
 800074c:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = GPIO_Pin;
 800074e:	887b      	ldrh	r3, [r7, #2]
 8000750:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000752:	2301      	movs	r3, #1
 8000754:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000756:	2300      	movs	r3, #0
 8000758:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800075a:	2302      	movs	r3, #2
 800075c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800075e:	f107 0308 	add.w	r3, r7, #8
 8000762:	4619      	mov	r1, r3
 8000764:	6878      	ldr	r0, [r7, #4]
 8000766:	f003 f96d 	bl	8003a44 <HAL_GPIO_Init>
}
 800076a:	bf00      	nop
 800076c:	3718      	adds	r7, #24
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}

08000772 <Set_DQ_Pin_Input>:

void Set_DQ_Pin_Input(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8000772:	b580      	push	{r7, lr}
 8000774:	b086      	sub	sp, #24
 8000776:	af00      	add	r7, sp, #0
 8000778:	6078      	str	r0, [r7, #4]
 800077a:	460b      	mov	r3, r1
 800077c:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800077e:	f107 0308 	add.w	r3, r7, #8
 8000782:	2200      	movs	r2, #0
 8000784:	601a      	str	r2, [r3, #0]
 8000786:	605a      	str	r2, [r3, #4]
 8000788:	609a      	str	r2, [r3, #8]
 800078a:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = GPIO_Pin;
 800078c:	887b      	ldrh	r3, [r7, #2]
 800078e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000790:	2300      	movs	r3, #0
 8000792:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000794:	2301      	movs	r3, #1
 8000796:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000798:	2302      	movs	r3, #2
 800079a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800079c:	f107 0308 	add.w	r3, r7, #8
 80007a0:	4619      	mov	r1, r3
 80007a2:	6878      	ldr	r0, [r7, #4]
 80007a4:	f003 f94e 	bl	8003a44 <HAL_GPIO_Init>
}
 80007a8:	bf00      	nop
 80007aa:	3718      	adds	r7, #24
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}

080007b0 <TM_OneWire_Init>:


void TM_OneWire_Init(TM_OneWire_t *OneWireStruct, GPIO_TypeDef *GPIOx,
		uint16_t GPIO_Pin) {
 80007b0:	b480      	push	{r7}
 80007b2:	b085      	sub	sp, #20
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	60f8      	str	r0, [r7, #12]
 80007b8:	60b9      	str	r1, [r7, #8]
 80007ba:	4613      	mov	r3, r2
 80007bc:	80fb      	strh	r3, [r7, #6]

	/* Save settings */
	OneWireStruct->GPIOx = GPIOx;
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	68ba      	ldr	r2, [r7, #8]
 80007c2:	601a      	str	r2, [r3, #0]
	OneWireStruct->GPIO_Pin = GPIO_Pin;
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	88fa      	ldrh	r2, [r7, #6]
 80007c8:	809a      	strh	r2, [r3, #4]
}
 80007ca:	bf00      	nop
 80007cc:	3714      	adds	r7, #20
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bc80      	pop	{r7}
 80007d2:	4770      	bx	lr

080007d4 <TM_OneWire_Reset>:

uint8_t TM_OneWire_Reset(TM_OneWire_t *OneWireStruct) {
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b084      	sub	sp, #16
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
	uint8_t i;

	/* Line low, and wait 480us */
	ONEWIRE_OUTPUT(OneWireStruct);
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	681a      	ldr	r2, [r3, #0]
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	889b      	ldrh	r3, [r3, #4]
 80007e4:	4619      	mov	r1, r3
 80007e6:	4610      	mov	r0, r2
 80007e8:	f7ff ffa4 	bl	8000734 <Set_DQ_Pin_Output>
	ONEWIRE_LOW(OneWireStruct);
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	6818      	ldr	r0, [r3, #0]
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	889b      	ldrh	r3, [r3, #4]
 80007f4:	2200      	movs	r2, #0
 80007f6:	4619      	mov	r1, r3
 80007f8:	f003 fabf 	bl	8003d7a <HAL_GPIO_WritePin>
	ONEWIRE_DELAY(480);
 80007fc:	f44f 70f0 	mov.w	r0, #480	@ 0x1e0
 8000800:	f000 fa48 	bl	8000c94 <Delay_us>

	/* Release line and wait for 70us */
	ONEWIRE_INPUT(OneWireStruct);
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	681a      	ldr	r2, [r3, #0]
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	889b      	ldrh	r3, [r3, #4]
 800080c:	4619      	mov	r1, r3
 800080e:	4610      	mov	r0, r2
 8000810:	f7ff ffaf 	bl	8000772 <Set_DQ_Pin_Input>
	ONEWIRE_DELAY(70);
 8000814:	2046      	movs	r0, #70	@ 0x46
 8000816:	f000 fa3d 	bl	8000c94 <Delay_us>

	/* Check bit value */

	if(HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin) == 0){
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	681a      	ldr	r2, [r3, #0]
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	889b      	ldrh	r3, [r3, #4]
 8000822:	4619      	mov	r1, r3
 8000824:	4610      	mov	r0, r2
 8000826:	f003 fa91 	bl	8003d4c <HAL_GPIO_ReadPin>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d102      	bne.n	8000836 <TM_OneWire_Reset+0x62>
		i = 0;
 8000830:	2300      	movs	r3, #0
 8000832:	73fb      	strb	r3, [r7, #15]
 8000834:	e001      	b.n	800083a <TM_OneWire_Reset+0x66>
	}else{
		i = 1;
 8000836:	2301      	movs	r3, #1
 8000838:	73fb      	strb	r3, [r7, #15]
	}

	/* Delay for 410 us */
	ONEWIRE_DELAY(410);
 800083a:	f44f 70cd 	mov.w	r0, #410	@ 0x19a
 800083e:	f000 fa29 	bl	8000c94 <Delay_us>


	return i;
 8000842:	7bfb      	ldrb	r3, [r7, #15]
}
 8000844:	4618      	mov	r0, r3
 8000846:	3710      	adds	r7, #16
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}

0800084c <TM_OneWire_WriteBit>:

void TM_OneWire_WriteBit(TM_OneWire_t *OneWireStruct, uint8_t bit) {
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
 8000854:	460b      	mov	r3, r1
 8000856:	70fb      	strb	r3, [r7, #3]
	if (bit) {
 8000858:	78fb      	ldrb	r3, [r7, #3]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d01e      	beq.n	800089c <TM_OneWire_WriteBit+0x50>
		/* Set line low */
		ONEWIRE_OUTPUT(OneWireStruct);
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	681a      	ldr	r2, [r3, #0]
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	889b      	ldrh	r3, [r3, #4]
 8000866:	4619      	mov	r1, r3
 8000868:	4610      	mov	r0, r2
 800086a:	f7ff ff63 	bl	8000734 <Set_DQ_Pin_Output>
		ONEWIRE_LOW(OneWireStruct);
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	6818      	ldr	r0, [r3, #0]
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	889b      	ldrh	r3, [r3, #4]
 8000876:	2200      	movs	r2, #0
 8000878:	4619      	mov	r1, r3
 800087a:	f003 fa7e 	bl	8003d7a <HAL_GPIO_WritePin>
		ONEWIRE_DELAY(1);
 800087e:	2001      	movs	r0, #1
 8000880:	f000 fa08 	bl	8000c94 <Delay_us>

		/* Bit high */
		ONEWIRE_INPUT(OneWireStruct);
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	681a      	ldr	r2, [r3, #0]
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	889b      	ldrh	r3, [r3, #4]
 800088c:	4619      	mov	r1, r3
 800088e:	4610      	mov	r0, r2
 8000890:	f7ff ff6f 	bl	8000772 <Set_DQ_Pin_Input>

		/* Wait for 55 us and release the line */
		ONEWIRE_DELAY(60);
 8000894:	203c      	movs	r0, #60	@ 0x3c
 8000896:	f000 f9fd 	bl	8000c94 <Delay_us>
		/* Bit high */
		ONEWIRE_INPUT(OneWireStruct);

	}

}
 800089a:	e01a      	b.n	80008d2 <TM_OneWire_WriteBit+0x86>
		ONEWIRE_OUTPUT(OneWireStruct);
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	681a      	ldr	r2, [r3, #0]
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	889b      	ldrh	r3, [r3, #4]
 80008a4:	4619      	mov	r1, r3
 80008a6:	4610      	mov	r0, r2
 80008a8:	f7ff ff44 	bl	8000734 <Set_DQ_Pin_Output>
		ONEWIRE_LOW(OneWireStruct);
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	6818      	ldr	r0, [r3, #0]
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	889b      	ldrh	r3, [r3, #4]
 80008b4:	2200      	movs	r2, #0
 80008b6:	4619      	mov	r1, r3
 80008b8:	f003 fa5f 	bl	8003d7a <HAL_GPIO_WritePin>
		ONEWIRE_DELAY(60);
 80008bc:	203c      	movs	r0, #60	@ 0x3c
 80008be:	f000 f9e9 	bl	8000c94 <Delay_us>
		ONEWIRE_INPUT(OneWireStruct);
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681a      	ldr	r2, [r3, #0]
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	889b      	ldrh	r3, [r3, #4]
 80008ca:	4619      	mov	r1, r3
 80008cc:	4610      	mov	r0, r2
 80008ce:	f7ff ff50 	bl	8000772 <Set_DQ_Pin_Input>
}
 80008d2:	bf00      	nop
 80008d4:	3708      	adds	r7, #8
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}

080008da <TM_OneWire_ReadBit>:

uint8_t TM_OneWire_ReadBit(TM_OneWire_t *OneWireStruct) {
 80008da:	b580      	push	{r7, lr}
 80008dc:	b084      	sub	sp, #16
 80008de:	af00      	add	r7, sp, #0
 80008e0:	6078      	str	r0, [r7, #4]
	uint8_t bit = 0;
 80008e2:	2300      	movs	r3, #0
 80008e4:	73fb      	strb	r3, [r7, #15]

	/* Line low */
	ONEWIRE_OUTPUT(OneWireStruct);
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681a      	ldr	r2, [r3, #0]
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	889b      	ldrh	r3, [r3, #4]
 80008ee:	4619      	mov	r1, r3
 80008f0:	4610      	mov	r0, r2
 80008f2:	f7ff ff1f 	bl	8000734 <Set_DQ_Pin_Output>
	ONEWIRE_LOW(OneWireStruct);
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	6818      	ldr	r0, [r3, #0]
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	889b      	ldrh	r3, [r3, #4]
 80008fe:	2200      	movs	r2, #0
 8000900:	4619      	mov	r1, r3
 8000902:	f003 fa3a 	bl	8003d7a <HAL_GPIO_WritePin>
	ONEWIRE_DELAY(3);
 8000906:	2003      	movs	r0, #3
 8000908:	f000 f9c4 	bl	8000c94 <Delay_us>

	/* Release line */
	ONEWIRE_INPUT(OneWireStruct);
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681a      	ldr	r2, [r3, #0]
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	889b      	ldrh	r3, [r3, #4]
 8000914:	4619      	mov	r1, r3
 8000916:	4610      	mov	r0, r2
 8000918:	f7ff ff2b 	bl	8000772 <Set_DQ_Pin_Input>
	//ONEWIRE_DELAY(10);

	/* Read line value */
	if(HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin)) {
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	681a      	ldr	r2, [r3, #0]
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	889b      	ldrh	r3, [r3, #4]
 8000924:	4619      	mov	r1, r3
 8000926:	4610      	mov	r0, r2
 8000928:	f003 fa10 	bl	8003d4c <HAL_GPIO_ReadPin>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <TM_OneWire_ReadBit+0x5c>
		/* Bit is HIGH */
		bit = 1;
 8000932:	2301      	movs	r3, #1
 8000934:	73fb      	strb	r3, [r7, #15]
	}

	/* Wait 50us to complete 60us period */
	ONEWIRE_DELAY(50);
 8000936:	2032      	movs	r0, #50	@ 0x32
 8000938:	f000 f9ac 	bl	8000c94 <Delay_us>

	/* Return bit value */
	return bit;
 800093c:	7bfb      	ldrb	r3, [r7, #15]
}
 800093e:	4618      	mov	r0, r3
 8000940:	3710      	adds	r7, #16
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}

08000946 <TM_OneWire_WriteByte>:

void TM_OneWire_WriteByte(TM_OneWire_t *OneWireStruct, uint8_t byte) {
 8000946:	b580      	push	{r7, lr}
 8000948:	b084      	sub	sp, #16
 800094a:	af00      	add	r7, sp, #0
 800094c:	6078      	str	r0, [r7, #4]
 800094e:	460b      	mov	r3, r1
 8000950:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 8;
 8000952:	2308      	movs	r3, #8
 8000954:	73fb      	strb	r3, [r7, #15]
	/* Write 8 bits */
	while (i--) {
 8000956:	e00a      	b.n	800096e <TM_OneWire_WriteByte+0x28>
		/* LSB bit is first */
		TM_OneWire_WriteBit(OneWireStruct, byte & 0x01);
 8000958:	78fb      	ldrb	r3, [r7, #3]
 800095a:	f003 0301 	and.w	r3, r3, #1
 800095e:	b2db      	uxtb	r3, r3
 8000960:	4619      	mov	r1, r3
 8000962:	6878      	ldr	r0, [r7, #4]
 8000964:	f7ff ff72 	bl	800084c <TM_OneWire_WriteBit>
		byte >>= 1;
 8000968:	78fb      	ldrb	r3, [r7, #3]
 800096a:	085b      	lsrs	r3, r3, #1
 800096c:	70fb      	strb	r3, [r7, #3]
	while (i--) {
 800096e:	7bfb      	ldrb	r3, [r7, #15]
 8000970:	1e5a      	subs	r2, r3, #1
 8000972:	73fa      	strb	r2, [r7, #15]
 8000974:	2b00      	cmp	r3, #0
 8000976:	d1ef      	bne.n	8000958 <TM_OneWire_WriteByte+0x12>
	}
}
 8000978:	bf00      	nop
 800097a:	bf00      	nop
 800097c:	3710      	adds	r7, #16
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}

08000982 <TM_OneWire_ReadByte>:

uint8_t TM_OneWire_ReadByte(TM_OneWire_t *OneWireStruct) {
 8000982:	b580      	push	{r7, lr}
 8000984:	b084      	sub	sp, #16
 8000986:	af00      	add	r7, sp, #0
 8000988:	6078      	str	r0, [r7, #4]
	uint8_t i = 8, byte = 0;
 800098a:	2308      	movs	r3, #8
 800098c:	73fb      	strb	r3, [r7, #15]
 800098e:	2300      	movs	r3, #0
 8000990:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 8000992:	e00d      	b.n	80009b0 <TM_OneWire_ReadByte+0x2e>
		byte >>= 1;
 8000994:	7bbb      	ldrb	r3, [r7, #14]
 8000996:	085b      	lsrs	r3, r3, #1
 8000998:	73bb      	strb	r3, [r7, #14]
		byte |= (TM_OneWire_ReadBit(OneWireStruct) << 7);
 800099a:	6878      	ldr	r0, [r7, #4]
 800099c:	f7ff ff9d 	bl	80008da <TM_OneWire_ReadBit>
 80009a0:	4603      	mov	r3, r0
 80009a2:	01db      	lsls	r3, r3, #7
 80009a4:	b25a      	sxtb	r2, r3
 80009a6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80009aa:	4313      	orrs	r3, r2
 80009ac:	b25b      	sxtb	r3, r3
 80009ae:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 80009b0:	7bfb      	ldrb	r3, [r7, #15]
 80009b2:	1e5a      	subs	r2, r3, #1
 80009b4:	73fa      	strb	r2, [r7, #15]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d1ec      	bne.n	8000994 <TM_OneWire_ReadByte+0x12>
	}

	return byte;
 80009ba:	7bbb      	ldrb	r3, [r7, #14]
}
 80009bc:	4618      	mov	r0, r3
 80009be:	3710      	adds	r7, #16
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}

080009c4 <TM_OneWire_First>:

uint8_t TM_OneWire_First(TM_OneWire_t *OneWireStruct) {
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
	/* Reset search values */
	TM_OneWire_ResetSearch(OneWireStruct);
 80009cc:	6878      	ldr	r0, [r7, #4]
 80009ce:	f000 f816 	bl	80009fe <TM_OneWire_ResetSearch>

	/* Start with searching */
	return TM_OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
 80009d2:	21f0      	movs	r1, #240	@ 0xf0
 80009d4:	6878      	ldr	r0, [r7, #4]
 80009d6:	f000 f824 	bl	8000a22 <TM_OneWire_Search>
 80009da:	4603      	mov	r3, r0
}
 80009dc:	4618      	mov	r0, r3
 80009de:	3708      	adds	r7, #8
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}

080009e4 <TM_OneWire_Next>:

uint8_t TM_OneWire_Next(TM_OneWire_t *OneWireStruct) {
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
	/* Leave the search state alone */
	return TM_OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
 80009ec:	21f0      	movs	r1, #240	@ 0xf0
 80009ee:	6878      	ldr	r0, [r7, #4]
 80009f0:	f000 f817 	bl	8000a22 <TM_OneWire_Search>
 80009f4:	4603      	mov	r3, r0
}
 80009f6:	4618      	mov	r0, r3
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}

080009fe <TM_OneWire_ResetSearch>:

void TM_OneWire_ResetSearch(TM_OneWire_t *OneWireStruct) {
 80009fe:	b480      	push	{r7}
 8000a00:	b083      	sub	sp, #12
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	6078      	str	r0, [r7, #4]
	/* Reset the search state */
	OneWireStruct->LastDiscrepancy = 0;
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	2200      	movs	r2, #0
 8000a0a:	719a      	strb	r2, [r3, #6]
	OneWireStruct->LastDeviceFlag = 0;
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	2200      	movs	r2, #0
 8000a10:	721a      	strb	r2, [r3, #8]
	OneWireStruct->LastFamilyDiscrepancy = 0;
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	2200      	movs	r2, #0
 8000a16:	71da      	strb	r2, [r3, #7]
}
 8000a18:	bf00      	nop
 8000a1a:	370c      	adds	r7, #12
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bc80      	pop	{r7}
 8000a20:	4770      	bx	lr

08000a22 <TM_OneWire_Search>:

uint8_t TM_OneWire_Search(TM_OneWire_t *OneWireStruct, uint8_t command) {
 8000a22:	b580      	push	{r7, lr}
 8000a24:	b084      	sub	sp, #16
 8000a26:	af00      	add	r7, sp, #0
 8000a28:	6078      	str	r0, [r7, #4]
 8000a2a:	460b      	mov	r3, r1
 8000a2c:	70fb      	strb	r3, [r7, #3]
	uint8_t last_zero, rom_byte_number, search_result;
	uint8_t id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	/* Initialize for search */
	id_bit_number = 1;
 8000a2e:	2301      	movs	r3, #1
 8000a30:	73fb      	strb	r3, [r7, #15]
	last_zero = 0;
 8000a32:	2300      	movs	r3, #0
 8000a34:	73bb      	strb	r3, [r7, #14]
	rom_byte_number = 0;
 8000a36:	2300      	movs	r3, #0
 8000a38:	737b      	strb	r3, [r7, #13]
	rom_byte_mask = 1;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	72fb      	strb	r3, [r7, #11]
	search_result = 0;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	733b      	strb	r3, [r7, #12]

	// if the last call was not the last one
	if (!OneWireStruct->LastDeviceFlag) {
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	7a1b      	ldrb	r3, [r3, #8]
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	f040 809a 	bne.w	8000b80 <TM_OneWire_Search+0x15e>
		// 1-Wire reset
		if (TM_OneWire_Reset(OneWireStruct)) {
 8000a4c:	6878      	ldr	r0, [r7, #4]
 8000a4e:	f7ff fec1 	bl	80007d4 <TM_OneWire_Reset>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d00a      	beq.n	8000a6e <TM_OneWire_Search+0x4c>
			/* Reset the search */
			OneWireStruct->LastDiscrepancy = 0;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	719a      	strb	r2, [r3, #6]
			OneWireStruct->LastDeviceFlag = 0;
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	2200      	movs	r2, #0
 8000a62:	721a      	strb	r2, [r3, #8]
			OneWireStruct->LastFamilyDiscrepancy = 0;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	2200      	movs	r2, #0
 8000a68:	71da      	strb	r2, [r3, #7]
			return 0;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	e09b      	b.n	8000ba6 <TM_OneWire_Search+0x184>
		}

		// issue the search command
		TM_OneWire_WriteByte(OneWireStruct, command);
 8000a6e:	78fb      	ldrb	r3, [r7, #3]
 8000a70:	4619      	mov	r1, r3
 8000a72:	6878      	ldr	r0, [r7, #4]
 8000a74:	f7ff ff67 	bl	8000946 <TM_OneWire_WriteByte>

		// loop to do the search
		do {
			// read a bit and its complement
			id_bit = TM_OneWire_ReadBit(OneWireStruct);
 8000a78:	6878      	ldr	r0, [r7, #4]
 8000a7a:	f7ff ff2e 	bl	80008da <TM_OneWire_ReadBit>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	727b      	strb	r3, [r7, #9]
			cmp_id_bit = TM_OneWire_ReadBit(OneWireStruct);
 8000a82:	6878      	ldr	r0, [r7, #4]
 8000a84:	f7ff ff29 	bl	80008da <TM_OneWire_ReadBit>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	723b      	strb	r3, [r7, #8]

			// check for no devices on 1-wire
			if ((id_bit == 1) && (cmp_id_bit == 1)) {
 8000a8c:	7a7b      	ldrb	r3, [r7, #9]
 8000a8e:	2b01      	cmp	r3, #1
 8000a90:	d102      	bne.n	8000a98 <TM_OneWire_Search+0x76>
 8000a92:	7a3b      	ldrb	r3, [r7, #8]
 8000a94:	2b01      	cmp	r3, #1
 8000a96:	d064      	beq.n	8000b62 <TM_OneWire_Search+0x140>
				break;
			} else {
				// all devices coupled have 0 or 1
				if (id_bit != cmp_id_bit) {
 8000a98:	7a7a      	ldrb	r2, [r7, #9]
 8000a9a:	7a3b      	ldrb	r3, [r7, #8]
 8000a9c:	429a      	cmp	r2, r3
 8000a9e:	d002      	beq.n	8000aa6 <TM_OneWire_Search+0x84>
					search_direction = id_bit;  // bit write value for search
 8000aa0:	7a7b      	ldrb	r3, [r7, #9]
 8000aa2:	72bb      	strb	r3, [r7, #10]
 8000aa4:	e026      	b.n	8000af4 <TM_OneWire_Search+0xd2>
				} else {
					// if this discrepancy if before the Last Discrepancy
					// on a previous next then pick the same as last time
					if (id_bit_number < OneWireStruct->LastDiscrepancy) {
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	799b      	ldrb	r3, [r3, #6]
 8000aaa:	7bfa      	ldrb	r2, [r7, #15]
 8000aac:	429a      	cmp	r2, r3
 8000aae:	d20d      	bcs.n	8000acc <TM_OneWire_Search+0xaa>
						search_direction =
								((OneWireStruct->ROM_NO[rom_byte_number]
 8000ab0:	7b7b      	ldrb	r3, [r7, #13]
 8000ab2:	687a      	ldr	r2, [r7, #4]
 8000ab4:	4413      	add	r3, r2
 8000ab6:	7a5a      	ldrb	r2, [r3, #9]
										& rom_byte_mask) > 0);
 8000ab8:	7afb      	ldrb	r3, [r7, #11]
 8000aba:	4013      	ands	r3, r2
 8000abc:	b2db      	uxtb	r3, r3
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	bf14      	ite	ne
 8000ac2:	2301      	movne	r3, #1
 8000ac4:	2300      	moveq	r3, #0
 8000ac6:	b2db      	uxtb	r3, r3
						search_direction =
 8000ac8:	72bb      	strb	r3, [r7, #10]
 8000aca:	e008      	b.n	8000ade <TM_OneWire_Search+0xbc>
					} else {
						// if equal to last pick 1, if not then pick 0
						search_direction = (id_bit_number
								== OneWireStruct->LastDiscrepancy);
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	799b      	ldrb	r3, [r3, #6]
 8000ad0:	7bfa      	ldrb	r2, [r7, #15]
 8000ad2:	429a      	cmp	r2, r3
 8000ad4:	bf0c      	ite	eq
 8000ad6:	2301      	moveq	r3, #1
 8000ad8:	2300      	movne	r3, #0
 8000ada:	b2db      	uxtb	r3, r3
						search_direction = (id_bit_number
 8000adc:	72bb      	strb	r3, [r7, #10]
					}

					// if 0 was picked then record its position in LastZero
					if (search_direction == 0) {
 8000ade:	7abb      	ldrb	r3, [r7, #10]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d107      	bne.n	8000af4 <TM_OneWire_Search+0xd2>
						last_zero = id_bit_number;
 8000ae4:	7bfb      	ldrb	r3, [r7, #15]
 8000ae6:	73bb      	strb	r3, [r7, #14]

						// check for Last discrepancy in family
						if (last_zero < 9) {
 8000ae8:	7bbb      	ldrb	r3, [r7, #14]
 8000aea:	2b08      	cmp	r3, #8
 8000aec:	d802      	bhi.n	8000af4 <TM_OneWire_Search+0xd2>
							OneWireStruct->LastFamilyDiscrepancy = last_zero;
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	7bba      	ldrb	r2, [r7, #14]
 8000af2:	71da      	strb	r2, [r3, #7]
					}
				}

				// set or clear the bit in the ROM byte rom_byte_number
				// with mask rom_byte_mask
				if (search_direction == 1) {
 8000af4:	7abb      	ldrb	r3, [r7, #10]
 8000af6:	2b01      	cmp	r3, #1
 8000af8:	d10c      	bne.n	8000b14 <TM_OneWire_Search+0xf2>
					OneWireStruct->ROM_NO[rom_byte_number] |= rom_byte_mask;
 8000afa:	7b7b      	ldrb	r3, [r7, #13]
 8000afc:	687a      	ldr	r2, [r7, #4]
 8000afe:	4413      	add	r3, r2
 8000b00:	7a59      	ldrb	r1, [r3, #9]
 8000b02:	7b7b      	ldrb	r3, [r7, #13]
 8000b04:	7afa      	ldrb	r2, [r7, #11]
 8000b06:	430a      	orrs	r2, r1
 8000b08:	b2d1      	uxtb	r1, r2
 8000b0a:	687a      	ldr	r2, [r7, #4]
 8000b0c:	4413      	add	r3, r2
 8000b0e:	460a      	mov	r2, r1
 8000b10:	725a      	strb	r2, [r3, #9]
 8000b12:	e010      	b.n	8000b36 <TM_OneWire_Search+0x114>
				} else {
					OneWireStruct->ROM_NO[rom_byte_number] &= ~rom_byte_mask;
 8000b14:	7b7b      	ldrb	r3, [r7, #13]
 8000b16:	687a      	ldr	r2, [r7, #4]
 8000b18:	4413      	add	r3, r2
 8000b1a:	7a5b      	ldrb	r3, [r3, #9]
 8000b1c:	b25a      	sxtb	r2, r3
 8000b1e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000b22:	43db      	mvns	r3, r3
 8000b24:	b25b      	sxtb	r3, r3
 8000b26:	4013      	ands	r3, r2
 8000b28:	b25a      	sxtb	r2, r3
 8000b2a:	7b7b      	ldrb	r3, [r7, #13]
 8000b2c:	b2d1      	uxtb	r1, r2
 8000b2e:	687a      	ldr	r2, [r7, #4]
 8000b30:	4413      	add	r3, r2
 8000b32:	460a      	mov	r2, r1
 8000b34:	725a      	strb	r2, [r3, #9]
				}

				// serial number search direction write bit
				TM_OneWire_WriteBit(OneWireStruct, search_direction);
 8000b36:	7abb      	ldrb	r3, [r7, #10]
 8000b38:	4619      	mov	r1, r3
 8000b3a:	6878      	ldr	r0, [r7, #4]
 8000b3c:	f7ff fe86 	bl	800084c <TM_OneWire_WriteBit>

				// increment the byte counter id_bit_number
				// and shift the mask rom_byte_mask
				id_bit_number++;
 8000b40:	7bfb      	ldrb	r3, [r7, #15]
 8000b42:	3301      	adds	r3, #1
 8000b44:	73fb      	strb	r3, [r7, #15]
				rom_byte_mask <<= 1;
 8000b46:	7afb      	ldrb	r3, [r7, #11]
 8000b48:	005b      	lsls	r3, r3, #1
 8000b4a:	72fb      	strb	r3, [r7, #11]

				// if the mask is 0 then go to new SerialNum byte rom_byte_number and reset mask
				if (rom_byte_mask == 0) {
 8000b4c:	7afb      	ldrb	r3, [r7, #11]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d104      	bne.n	8000b5c <TM_OneWire_Search+0x13a>
					//docrc8(ROM_NO[rom_byte_number]);  // accumulate the CRC
					rom_byte_number++;
 8000b52:	7b7b      	ldrb	r3, [r7, #13]
 8000b54:	3301      	adds	r3, #1
 8000b56:	737b      	strb	r3, [r7, #13]
					rom_byte_mask = 1;
 8000b58:	2301      	movs	r3, #1
 8000b5a:	72fb      	strb	r3, [r7, #11]
				}
			}
		} while (rom_byte_number < 8);  // loop until through all ROM bytes 0-7
 8000b5c:	7b7b      	ldrb	r3, [r7, #13]
 8000b5e:	2b07      	cmp	r3, #7
 8000b60:	d98a      	bls.n	8000a78 <TM_OneWire_Search+0x56>

		// if the search was successful then
		if (!(id_bit_number < 65)) {
 8000b62:	7bfb      	ldrb	r3, [r7, #15]
 8000b64:	2b40      	cmp	r3, #64	@ 0x40
 8000b66:	d90b      	bls.n	8000b80 <TM_OneWire_Search+0x15e>
			// search successful so set LastDiscrepancy,LastDeviceFlag,search_result
			OneWireStruct->LastDiscrepancy = last_zero;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	7bba      	ldrb	r2, [r7, #14]
 8000b6c:	719a      	strb	r2, [r3, #6]

			// check for last device
			if (OneWireStruct->LastDiscrepancy == 0) {
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	799b      	ldrb	r3, [r3, #6]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d102      	bne.n	8000b7c <TM_OneWire_Search+0x15a>
				OneWireStruct->LastDeviceFlag = 1;
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	2201      	movs	r2, #1
 8000b7a:	721a      	strb	r2, [r3, #8]
			}

			search_result = 1;
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	733b      	strb	r3, [r7, #12]
		}
	}

	// if no device found then reset counters so next 'search' will be like a first
	if (!search_result || !OneWireStruct->ROM_NO[0]) {
 8000b80:	7b3b      	ldrb	r3, [r7, #12]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d003      	beq.n	8000b8e <TM_OneWire_Search+0x16c>
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	7a5b      	ldrb	r3, [r3, #9]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d10a      	bne.n	8000ba4 <TM_OneWire_Search+0x182>
		OneWireStruct->LastDiscrepancy = 0;
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	2200      	movs	r2, #0
 8000b92:	719a      	strb	r2, [r3, #6]
		OneWireStruct->LastDeviceFlag = 0;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	2200      	movs	r2, #0
 8000b98:	721a      	strb	r2, [r3, #8]
		OneWireStruct->LastFamilyDiscrepancy = 0;
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	71da      	strb	r2, [r3, #7]
		search_result = 0;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	733b      	strb	r3, [r7, #12]
	}

	return search_result;
 8000ba4:	7b3b      	ldrb	r3, [r7, #12]
}
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	3710      	adds	r7, #16
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}

08000bae <TM_OneWire_SelectWithPointer>:
	for (i = 0; i < 8; i++) {
		TM_OneWire_WriteByte(OneWireStruct, *(addr + i));
	}
}

void TM_OneWire_SelectWithPointer(TM_OneWire_t *OneWireStruct, uint8_t *ROM) {
 8000bae:	b580      	push	{r7, lr}
 8000bb0:	b084      	sub	sp, #16
 8000bb2:	af00      	add	r7, sp, #0
 8000bb4:	6078      	str	r0, [r7, #4]
 8000bb6:	6039      	str	r1, [r7, #0]
	uint8_t i;
	TM_OneWire_WriteByte(OneWireStruct, ONEWIRE_CMD_MATCHROM);
 8000bb8:	2155      	movs	r1, #85	@ 0x55
 8000bba:	6878      	ldr	r0, [r7, #4]
 8000bbc:	f7ff fec3 	bl	8000946 <TM_OneWire_WriteByte>

	for (i = 0; i < 8; i++) {
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	73fb      	strb	r3, [r7, #15]
 8000bc4:	e00a      	b.n	8000bdc <TM_OneWire_SelectWithPointer+0x2e>
		TM_OneWire_WriteByte(OneWireStruct, *(ROM + i));
 8000bc6:	7bfb      	ldrb	r3, [r7, #15]
 8000bc8:	683a      	ldr	r2, [r7, #0]
 8000bca:	4413      	add	r3, r2
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	4619      	mov	r1, r3
 8000bd0:	6878      	ldr	r0, [r7, #4]
 8000bd2:	f7ff feb8 	bl	8000946 <TM_OneWire_WriteByte>
	for (i = 0; i < 8; i++) {
 8000bd6:	7bfb      	ldrb	r3, [r7, #15]
 8000bd8:	3301      	adds	r3, #1
 8000bda:	73fb      	strb	r3, [r7, #15]
 8000bdc:	7bfb      	ldrb	r3, [r7, #15]
 8000bde:	2b07      	cmp	r3, #7
 8000be0:	d9f1      	bls.n	8000bc6 <TM_OneWire_SelectWithPointer+0x18>
	}
}
 8000be2:	bf00      	nop
 8000be4:	bf00      	nop
 8000be6:	3710      	adds	r7, #16
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}

08000bec <TM_OneWire_GetFullROM>:

void TM_OneWire_GetFullROM(TM_OneWire_t *OneWireStruct, uint8_t *firstIndex) {
 8000bec:	b480      	push	{r7}
 8000bee:	b085      	sub	sp, #20
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
 8000bf4:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for (i = 0; i < 8; i++) {
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	73fb      	strb	r3, [r7, #15]
 8000bfa:	e00a      	b.n	8000c12 <TM_OneWire_GetFullROM+0x26>
		*(firstIndex + i) = OneWireStruct->ROM_NO[i];
 8000bfc:	7bfa      	ldrb	r2, [r7, #15]
 8000bfe:	7bfb      	ldrb	r3, [r7, #15]
 8000c00:	6839      	ldr	r1, [r7, #0]
 8000c02:	440b      	add	r3, r1
 8000c04:	6879      	ldr	r1, [r7, #4]
 8000c06:	440a      	add	r2, r1
 8000c08:	7a52      	ldrb	r2, [r2, #9]
 8000c0a:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) {
 8000c0c:	7bfb      	ldrb	r3, [r7, #15]
 8000c0e:	3301      	adds	r3, #1
 8000c10:	73fb      	strb	r3, [r7, #15]
 8000c12:	7bfb      	ldrb	r3, [r7, #15]
 8000c14:	2b07      	cmp	r3, #7
 8000c16:	d9f1      	bls.n	8000bfc <TM_OneWire_GetFullROM+0x10>
	}
}
 8000c18:	bf00      	nop
 8000c1a:	bf00      	nop
 8000c1c:	3714      	adds	r7, #20
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bc80      	pop	{r7}
 8000c22:	4770      	bx	lr

08000c24 <TM_OneWire_CRC8>:

uint8_t TM_OneWire_CRC8(uint8_t *addr, uint8_t len) {
 8000c24:	b480      	push	{r7}
 8000c26:	b085      	sub	sp, #20
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
 8000c2c:	460b      	mov	r3, r1
 8000c2e:	70fb      	strb	r3, [r7, #3]
	uint8_t crc = 0, inbyte, i, mix;
 8000c30:	2300      	movs	r3, #0
 8000c32:	73fb      	strb	r3, [r7, #15]

	while (len--) {
 8000c34:	e022      	b.n	8000c7c <TM_OneWire_CRC8+0x58>
		inbyte = *addr++;
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	1c5a      	adds	r2, r3, #1
 8000c3a:	607a      	str	r2, [r7, #4]
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	73bb      	strb	r3, [r7, #14]
		for (i = 8; i; i--) {
 8000c40:	2308      	movs	r3, #8
 8000c42:	737b      	strb	r3, [r7, #13]
 8000c44:	e017      	b.n	8000c76 <TM_OneWire_CRC8+0x52>
			mix = (crc ^ inbyte) & 0x01;
 8000c46:	7bfa      	ldrb	r2, [r7, #15]
 8000c48:	7bbb      	ldrb	r3, [r7, #14]
 8000c4a:	4053      	eors	r3, r2
 8000c4c:	b2db      	uxtb	r3, r3
 8000c4e:	f003 0301 	and.w	r3, r3, #1
 8000c52:	733b      	strb	r3, [r7, #12]
			crc >>= 1;
 8000c54:	7bfb      	ldrb	r3, [r7, #15]
 8000c56:	085b      	lsrs	r3, r3, #1
 8000c58:	73fb      	strb	r3, [r7, #15]
			if (mix) {
 8000c5a:	7b3b      	ldrb	r3, [r7, #12]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d004      	beq.n	8000c6a <TM_OneWire_CRC8+0x46>
				crc ^= 0x8C;
 8000c60:	7bfb      	ldrb	r3, [r7, #15]
 8000c62:	f083 0373 	eor.w	r3, r3, #115	@ 0x73
 8000c66:	43db      	mvns	r3, r3
 8000c68:	73fb      	strb	r3, [r7, #15]
			}
			inbyte >>= 1;
 8000c6a:	7bbb      	ldrb	r3, [r7, #14]
 8000c6c:	085b      	lsrs	r3, r3, #1
 8000c6e:	73bb      	strb	r3, [r7, #14]
		for (i = 8; i; i--) {
 8000c70:	7b7b      	ldrb	r3, [r7, #13]
 8000c72:	3b01      	subs	r3, #1
 8000c74:	737b      	strb	r3, [r7, #13]
 8000c76:	7b7b      	ldrb	r3, [r7, #13]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d1e4      	bne.n	8000c46 <TM_OneWire_CRC8+0x22>
	while (len--) {
 8000c7c:	78fb      	ldrb	r3, [r7, #3]
 8000c7e:	1e5a      	subs	r2, r3, #1
 8000c80:	70fa      	strb	r2, [r7, #3]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d1d7      	bne.n	8000c36 <TM_OneWire_CRC8+0x12>
		}
	}

	/* Return calculated CRC */
	return crc;
 8000c86:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	3714      	adds	r7, #20
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bc80      	pop	{r7}
 8000c90:	4770      	bx	lr
	...

08000c94 <Delay_us>:

#include "delay.h"

extern TIM_HandleTypeDef htim1;

void Delay_us(uint16_t us) {
 8000c94:	b480      	push	{r7}
 8000c96:	b083      	sub	sp, #12
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim1, 0);
 8000c9e:	4b08      	ldr	r3, [pc, #32]	@ (8000cc0 <Delay_us+0x2c>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim1) < us);
 8000ca6:	bf00      	nop
 8000ca8:	4b05      	ldr	r3, [pc, #20]	@ (8000cc0 <Delay_us+0x2c>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000cae:	88fb      	ldrh	r3, [r7, #6]
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	d3f9      	bcc.n	8000ca8 <Delay_us+0x14>
}
 8000cb4:	bf00      	nop
 8000cb6:	bf00      	nop
 8000cb8:	370c      	adds	r7, #12
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bc80      	pop	{r7}
 8000cbe:	4770      	bx	lr
 8000cc0:	20000100 	.word	0x20000100

08000cc4 <TM_DS18B20_StartAll>:

    return 1;
}

void
TM_DS18B20_StartAll(TM_OneWire_t* OneWire) {
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
    /* Reset pulse */
    TM_OneWire_Reset(OneWire);
 8000ccc:	6878      	ldr	r0, [r7, #4]
 8000cce:	f7ff fd81 	bl	80007d4 <TM_OneWire_Reset>
    /* Skip rom */
    TM_OneWire_WriteByte(OneWire, ONEWIRE_CMD_SKIPROM);
 8000cd2:	21cc      	movs	r1, #204	@ 0xcc
 8000cd4:	6878      	ldr	r0, [r7, #4]
 8000cd6:	f7ff fe36 	bl	8000946 <TM_OneWire_WriteByte>
    /* Start conversion on all connected devices */
    TM_OneWire_WriteByte(OneWire, DS18B20_CMD_CONVERTTEMP);
 8000cda:	2144      	movs	r1, #68	@ 0x44
 8000cdc:	6878      	ldr	r0, [r7, #4]
 8000cde:	f7ff fe32 	bl	8000946 <TM_OneWire_WriteByte>
}
 8000ce2:	bf00      	nop
 8000ce4:	3708      	adds	r7, #8
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
	...

08000cec <TM_DS18B20_Read>:

uint8_t
TM_DS18B20_Read(TM_OneWire_t* OneWire, uint8_t* ROM, float* destination) {
 8000cec:	b590      	push	{r4, r7, lr}
 8000cee:	b08b      	sub	sp, #44	@ 0x2c
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	60f8      	str	r0, [r7, #12]
 8000cf4:	60b9      	str	r1, [r7, #8]
 8000cf6:	607a      	str	r2, [r7, #4]
    uint16_t temperature;
    uint8_t resolution;
    int8_t digit, minus = 0;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    float decimal;
    uint8_t i = 0;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	77fb      	strb	r3, [r7, #31]
    uint8_t data[9];
    uint8_t crc;

    /* Check if device is DS18B20 */
    if (!TM_DS18B20_Is(ROM)) {
 8000d02:	68b8      	ldr	r0, [r7, #8]
 8000d04:	f000 f96e 	bl	8000fe4 <TM_DS18B20_Is>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d101      	bne.n	8000d12 <TM_DS18B20_Read+0x26>
        return 0;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	e0da      	b.n	8000ec8 <TM_DS18B20_Read+0x1dc>
    }

    /* Check if line is released, if it is, then conversion is complete */
    if (!TM_OneWire_ReadBit(OneWire)) {
 8000d12:	68f8      	ldr	r0, [r7, #12]
 8000d14:	f7ff fde1 	bl	80008da <TM_OneWire_ReadBit>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d101      	bne.n	8000d22 <TM_DS18B20_Read+0x36>
        /* Conversion is not finished yet */
        return 0;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	e0d2      	b.n	8000ec8 <TM_DS18B20_Read+0x1dc>
    }

    /* Reset line */
    TM_OneWire_Reset(OneWire);
 8000d22:	68f8      	ldr	r0, [r7, #12]
 8000d24:	f7ff fd56 	bl	80007d4 <TM_OneWire_Reset>
    /* Select ROM number */
    TM_OneWire_SelectWithPointer(OneWire, ROM);
 8000d28:	68b9      	ldr	r1, [r7, #8]
 8000d2a:	68f8      	ldr	r0, [r7, #12]
 8000d2c:	f7ff ff3f 	bl	8000bae <TM_OneWire_SelectWithPointer>
    /* Read scratchpad command by onewire protocol */
    TM_OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8000d30:	21be      	movs	r1, #190	@ 0xbe
 8000d32:	68f8      	ldr	r0, [r7, #12]
 8000d34:	f7ff fe07 	bl	8000946 <TM_OneWire_WriteByte>

    /* Get data */
    for (i = 0; i < 9; i++) {
 8000d38:	2300      	movs	r3, #0
 8000d3a:	77fb      	strb	r3, [r7, #31]
 8000d3c:	e00d      	b.n	8000d5a <TM_DS18B20_Read+0x6e>
        /* Read byte by byte */
        data[i] = TM_OneWire_ReadByte(OneWire);
 8000d3e:	7ffc      	ldrb	r4, [r7, #31]
 8000d40:	68f8      	ldr	r0, [r7, #12]
 8000d42:	f7ff fe1e 	bl	8000982 <TM_OneWire_ReadByte>
 8000d46:	4603      	mov	r3, r0
 8000d48:	461a      	mov	r2, r3
 8000d4a:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 8000d4e:	443b      	add	r3, r7
 8000d50:	f803 2c14 	strb.w	r2, [r3, #-20]
    for (i = 0; i < 9; i++) {
 8000d54:	7ffb      	ldrb	r3, [r7, #31]
 8000d56:	3301      	adds	r3, #1
 8000d58:	77fb      	strb	r3, [r7, #31]
 8000d5a:	7ffb      	ldrb	r3, [r7, #31]
 8000d5c:	2b08      	cmp	r3, #8
 8000d5e:	d9ee      	bls.n	8000d3e <TM_DS18B20_Read+0x52>
    }

    /* Calculate CRC */
    crc = TM_OneWire_CRC8(data, 8);
 8000d60:	f107 0314 	add.w	r3, r7, #20
 8000d64:	2108      	movs	r1, #8
 8000d66:	4618      	mov	r0, r3
 8000d68:	f7ff ff5c 	bl	8000c24 <TM_OneWire_CRC8>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	77bb      	strb	r3, [r7, #30]

    /* Check if CRC is ok */
    if (crc != data[8]) {
 8000d70:	7f3b      	ldrb	r3, [r7, #28]
 8000d72:	7fba      	ldrb	r2, [r7, #30]
 8000d74:	429a      	cmp	r2, r3
 8000d76:	d001      	beq.n	8000d7c <TM_DS18B20_Read+0x90>
        /* CRC invalid */
        return 0;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	e0a5      	b.n	8000ec8 <TM_DS18B20_Read+0x1dc>
    }

    /* First two bytes of scratchpad are temperature values */
    temperature = data[0] | (data[1] << 8);
 8000d7c:	7d3b      	ldrb	r3, [r7, #20]
 8000d7e:	b21a      	sxth	r2, r3
 8000d80:	7d7b      	ldrb	r3, [r7, #21]
 8000d82:	b21b      	sxth	r3, r3
 8000d84:	021b      	lsls	r3, r3, #8
 8000d86:	b21b      	sxth	r3, r3
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	b21b      	sxth	r3, r3
 8000d8c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /* Reset line */
    TM_OneWire_Reset(OneWire);
 8000d8e:	68f8      	ldr	r0, [r7, #12]
 8000d90:	f7ff fd20 	bl	80007d4 <TM_OneWire_Reset>

    /* Check if temperature is negative */
    if (temperature & 0x8000) {
 8000d94:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	da05      	bge.n	8000da8 <TM_DS18B20_Read+0xbc>
        /* Two's complement, temperature is negative */
        temperature = ~temperature + 1;
 8000d9c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000d9e:	425b      	negs	r3, r3
 8000da0:	84fb      	strh	r3, [r7, #38]	@ 0x26
        minus = 1;
 8000da2:	2301      	movs	r3, #1
 8000da4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    }


    /* Get sensor resolution */
    resolution = ((data[4] & 0x60) >> 5) + 9;
 8000da8:	7e3b      	ldrb	r3, [r7, #24]
 8000daa:	115b      	asrs	r3, r3, #5
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	f003 0303 	and.w	r3, r3, #3
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	3309      	adds	r3, #9
 8000db6:	777b      	strb	r3, [r7, #29]


    /* Store temperature integer digits and decimal digits */
    digit = temperature >> 4;
 8000db8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000dba:	091b      	lsrs	r3, r3, #4
 8000dbc:	b29b      	uxth	r3, r3
 8000dbe:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    digit |= ((temperature >> 8) & 0x7) << 4;
 8000dc2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000dc4:	0a1b      	lsrs	r3, r3, #8
 8000dc6:	b29b      	uxth	r3, r3
 8000dc8:	b25b      	sxtb	r3, r3
 8000dca:	011b      	lsls	r3, r3, #4
 8000dcc:	b25b      	sxtb	r3, r3
 8000dce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8000dd2:	b25a      	sxtb	r2, r3
 8000dd4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000dd8:	4313      	orrs	r3, r2
 8000dda:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

    /* Store decimal digits */
    switch (resolution) {
 8000dde:	7f7b      	ldrb	r3, [r7, #29]
 8000de0:	3b09      	subs	r3, #9
 8000de2:	2b03      	cmp	r3, #3
 8000de4:	d850      	bhi.n	8000e88 <TM_DS18B20_Read+0x19c>
 8000de6:	a201      	add	r2, pc, #4	@ (adr r2, 8000dec <TM_DS18B20_Read+0x100>)
 8000de8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dec:	08000dfd 	.word	0x08000dfd
 8000df0:	08000e21 	.word	0x08000e21
 8000df4:	08000e45 	.word	0x08000e45
 8000df8:	08000e69 	.word	0x08000e69
        case 9: {
            decimal = (temperature >> 3) & 0x01;
 8000dfc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000dfe:	08db      	lsrs	r3, r3, #3
 8000e00:	b29b      	uxth	r3, r3
 8000e02:	f003 0301 	and.w	r3, r3, #1
 8000e06:	4618      	mov	r0, r3
 8000e08:	f7ff fa5a 	bl	80002c0 <__aeabi_i2f>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	623b      	str	r3, [r7, #32]
            decimal *= (float)DS18B20_DECIMAL_STEPS_9BIT;
 8000e10:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8000e14:	6a38      	ldr	r0, [r7, #32]
 8000e16:	f7ff faa7 	bl	8000368 <__aeabi_fmul>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	623b      	str	r3, [r7, #32]
        }
        break;
 8000e1e:	e038      	b.n	8000e92 <TM_DS18B20_Read+0x1a6>
        case 10: {
            decimal = (temperature >> 2) & 0x03;
 8000e20:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000e22:	089b      	lsrs	r3, r3, #2
 8000e24:	b29b      	uxth	r3, r3
 8000e26:	f003 0303 	and.w	r3, r3, #3
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f7ff fa48 	bl	80002c0 <__aeabi_i2f>
 8000e30:	4603      	mov	r3, r0
 8000e32:	623b      	str	r3, [r7, #32]
            decimal *= (float)DS18B20_DECIMAL_STEPS_10BIT;
 8000e34:	f04f 517a 	mov.w	r1, #1048576000	@ 0x3e800000
 8000e38:	6a38      	ldr	r0, [r7, #32]
 8000e3a:	f7ff fa95 	bl	8000368 <__aeabi_fmul>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	623b      	str	r3, [r7, #32]
        }
        break;
 8000e42:	e026      	b.n	8000e92 <TM_DS18B20_Read+0x1a6>
        case 11: {
            decimal = (temperature >> 1) & 0x07;
 8000e44:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000e46:	085b      	lsrs	r3, r3, #1
 8000e48:	b29b      	uxth	r3, r3
 8000e4a:	f003 0307 	and.w	r3, r3, #7
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f7ff fa36 	bl	80002c0 <__aeabi_i2f>
 8000e54:	4603      	mov	r3, r0
 8000e56:	623b      	str	r3, [r7, #32]
            decimal *= (float)DS18B20_DECIMAL_STEPS_11BIT;
 8000e58:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 8000e5c:	6a38      	ldr	r0, [r7, #32]
 8000e5e:	f7ff fa83 	bl	8000368 <__aeabi_fmul>
 8000e62:	4603      	mov	r3, r0
 8000e64:	623b      	str	r3, [r7, #32]
        }
        break;
 8000e66:	e014      	b.n	8000e92 <TM_DS18B20_Read+0x1a6>
        case 12: {
            decimal = temperature & 0x0F;
 8000e68:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000e6a:	f003 030f 	and.w	r3, r3, #15
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f7ff fa26 	bl	80002c0 <__aeabi_i2f>
 8000e74:	4603      	mov	r3, r0
 8000e76:	623b      	str	r3, [r7, #32]
            decimal *= (float)DS18B20_DECIMAL_STEPS_12BIT;
 8000e78:	f04f 5176 	mov.w	r1, #1031798784	@ 0x3d800000
 8000e7c:	6a38      	ldr	r0, [r7, #32]
 8000e7e:	f7ff fa73 	bl	8000368 <__aeabi_fmul>
 8000e82:	4603      	mov	r3, r0
 8000e84:	623b      	str	r3, [r7, #32]
        }
        break;
 8000e86:	e004      	b.n	8000e92 <TM_DS18B20_Read+0x1a6>
        default: {
            decimal = 0xFF;
 8000e88:	4b11      	ldr	r3, [pc, #68]	@ (8000ed0 <TM_DS18B20_Read+0x1e4>)
 8000e8a:	623b      	str	r3, [r7, #32]
            digit = 0;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        }
    }

    /* Check for negative part */
    decimal = digit + decimal;
 8000e92:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8000e96:	4618      	mov	r0, r3
 8000e98:	f7ff fa12 	bl	80002c0 <__aeabi_i2f>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	6a38      	ldr	r0, [r7, #32]
 8000ea2:	f7ff f959 	bl	8000158 <__addsf3>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	623b      	str	r3, [r7, #32]
    if (minus) {
 8000eaa:	f997 3024 	ldrsb.w	r3, [r7, #36]	@ 0x24
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d006      	beq.n	8000ec0 <TM_DS18B20_Read+0x1d4>
        decimal = 0 - decimal;
 8000eb2:	6a39      	ldr	r1, [r7, #32]
 8000eb4:	f04f 0000 	mov.w	r0, #0
 8000eb8:	f7ff f94c 	bl	8000154 <__aeabi_fsub>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	623b      	str	r3, [r7, #32]
    }

    /* Set to pointer */
    *destination = decimal;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	6a3a      	ldr	r2, [r7, #32]
 8000ec4:	601a      	str	r2, [r3, #0]

    /* Return 1, temperature valid */
    return 1;
 8000ec6:	2301      	movs	r3, #1
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	372c      	adds	r7, #44	@ 0x2c
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd90      	pop	{r4, r7, pc}
 8000ed0:	437f0000 	.word	0x437f0000

08000ed4 <TM_DS18B20_SetResolution>:
    /* Return 9 - 12 value according to number of bits */
    return ((conf & 0x60) >> 5) + 9;
}

uint8_t
TM_DS18B20_SetResolution(TM_OneWire_t* OneWire, uint8_t* ROM, TM_DS18B20_Resolution_t resolution) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	60f8      	str	r0, [r7, #12]
 8000edc:	60b9      	str	r1, [r7, #8]
 8000ede:	4613      	mov	r3, r2
 8000ee0:	71fb      	strb	r3, [r7, #7]
    uint8_t th, tl, conf;
    if (!TM_DS18B20_Is(ROM)) {
 8000ee2:	68b8      	ldr	r0, [r7, #8]
 8000ee4:	f000 f87e 	bl	8000fe4 <TM_DS18B20_Is>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d101      	bne.n	8000ef2 <TM_DS18B20_SetResolution+0x1e>
        return 0;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	e074      	b.n	8000fdc <TM_DS18B20_SetResolution+0x108>
    }

    /* Reset line */
    TM_OneWire_Reset(OneWire);
 8000ef2:	68f8      	ldr	r0, [r7, #12]
 8000ef4:	f7ff fc6e 	bl	80007d4 <TM_OneWire_Reset>
    /* Select ROM number */
    TM_OneWire_SelectWithPointer(OneWire, ROM);
 8000ef8:	68b9      	ldr	r1, [r7, #8]
 8000efa:	68f8      	ldr	r0, [r7, #12]
 8000efc:	f7ff fe57 	bl	8000bae <TM_OneWire_SelectWithPointer>
    /* Read scratchpad command by onewire protocol */
    TM_OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8000f00:	21be      	movs	r1, #190	@ 0xbe
 8000f02:	68f8      	ldr	r0, [r7, #12]
 8000f04:	f7ff fd1f 	bl	8000946 <TM_OneWire_WriteByte>

    /* Ignore first 2 bytes */
    TM_OneWire_ReadByte(OneWire);
 8000f08:	68f8      	ldr	r0, [r7, #12]
 8000f0a:	f7ff fd3a 	bl	8000982 <TM_OneWire_ReadByte>
    TM_OneWire_ReadByte(OneWire);
 8000f0e:	68f8      	ldr	r0, [r7, #12]
 8000f10:	f7ff fd37 	bl	8000982 <TM_OneWire_ReadByte>

    th = TM_OneWire_ReadByte(OneWire);
 8000f14:	68f8      	ldr	r0, [r7, #12]
 8000f16:	f7ff fd34 	bl	8000982 <TM_OneWire_ReadByte>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	75bb      	strb	r3, [r7, #22]
    tl = TM_OneWire_ReadByte(OneWire);
 8000f1e:	68f8      	ldr	r0, [r7, #12]
 8000f20:	f7ff fd2f 	bl	8000982 <TM_OneWire_ReadByte>
 8000f24:	4603      	mov	r3, r0
 8000f26:	757b      	strb	r3, [r7, #21]
    conf = TM_OneWire_ReadByte(OneWire);
 8000f28:	68f8      	ldr	r0, [r7, #12]
 8000f2a:	f7ff fd2a 	bl	8000982 <TM_OneWire_ReadByte>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	75fb      	strb	r3, [r7, #23]

    if (resolution == TM_DS18B20_Resolution_9bits) {
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	2b09      	cmp	r3, #9
 8000f36:	d108      	bne.n	8000f4a <TM_DS18B20_SetResolution+0x76>
        conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8000f38:	7dfb      	ldrb	r3, [r7, #23]
 8000f3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000f3e:	75fb      	strb	r3, [r7, #23]
        conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8000f40:	7dfb      	ldrb	r3, [r7, #23]
 8000f42:	f023 0320 	bic.w	r3, r3, #32
 8000f46:	75fb      	strb	r3, [r7, #23]
 8000f48:	e022      	b.n	8000f90 <TM_DS18B20_SetResolution+0xbc>
    } else if (resolution == TM_DS18B20_Resolution_10bits) {
 8000f4a:	79fb      	ldrb	r3, [r7, #7]
 8000f4c:	2b0a      	cmp	r3, #10
 8000f4e:	d108      	bne.n	8000f62 <TM_DS18B20_SetResolution+0x8e>
        conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8000f50:	7dfb      	ldrb	r3, [r7, #23]
 8000f52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000f56:	75fb      	strb	r3, [r7, #23]
        conf |= 1 << DS18B20_RESOLUTION_R0;
 8000f58:	7dfb      	ldrb	r3, [r7, #23]
 8000f5a:	f043 0320 	orr.w	r3, r3, #32
 8000f5e:	75fb      	strb	r3, [r7, #23]
 8000f60:	e016      	b.n	8000f90 <TM_DS18B20_SetResolution+0xbc>
    } else if (resolution == TM_DS18B20_Resolution_11bits) {
 8000f62:	79fb      	ldrb	r3, [r7, #7]
 8000f64:	2b0b      	cmp	r3, #11
 8000f66:	d108      	bne.n	8000f7a <TM_DS18B20_SetResolution+0xa6>
        conf |= 1 << DS18B20_RESOLUTION_R1;
 8000f68:	7dfb      	ldrb	r3, [r7, #23]
 8000f6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f6e:	75fb      	strb	r3, [r7, #23]
        conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8000f70:	7dfb      	ldrb	r3, [r7, #23]
 8000f72:	f023 0320 	bic.w	r3, r3, #32
 8000f76:	75fb      	strb	r3, [r7, #23]
 8000f78:	e00a      	b.n	8000f90 <TM_DS18B20_SetResolution+0xbc>
    } else if (resolution == TM_DS18B20_Resolution_12bits) {
 8000f7a:	79fb      	ldrb	r3, [r7, #7]
 8000f7c:	2b0c      	cmp	r3, #12
 8000f7e:	d107      	bne.n	8000f90 <TM_DS18B20_SetResolution+0xbc>
        conf |= 1 << DS18B20_RESOLUTION_R1;
 8000f80:	7dfb      	ldrb	r3, [r7, #23]
 8000f82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f86:	75fb      	strb	r3, [r7, #23]
        conf |= 1 << DS18B20_RESOLUTION_R0;
 8000f88:	7dfb      	ldrb	r3, [r7, #23]
 8000f8a:	f043 0320 	orr.w	r3, r3, #32
 8000f8e:	75fb      	strb	r3, [r7, #23]
    }

    /* Reset line */
    TM_OneWire_Reset(OneWire);
 8000f90:	68f8      	ldr	r0, [r7, #12]
 8000f92:	f7ff fc1f 	bl	80007d4 <TM_OneWire_Reset>
    /* Select ROM number */
    TM_OneWire_SelectWithPointer(OneWire, ROM);
 8000f96:	68b9      	ldr	r1, [r7, #8]
 8000f98:	68f8      	ldr	r0, [r7, #12]
 8000f9a:	f7ff fe08 	bl	8000bae <TM_OneWire_SelectWithPointer>
    /* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
    TM_OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 8000f9e:	214e      	movs	r1, #78	@ 0x4e
 8000fa0:	68f8      	ldr	r0, [r7, #12]
 8000fa2:	f7ff fcd0 	bl	8000946 <TM_OneWire_WriteByte>

    /* Write bytes */
    TM_OneWire_WriteByte(OneWire, th);
 8000fa6:	7dbb      	ldrb	r3, [r7, #22]
 8000fa8:	4619      	mov	r1, r3
 8000faa:	68f8      	ldr	r0, [r7, #12]
 8000fac:	f7ff fccb 	bl	8000946 <TM_OneWire_WriteByte>
    TM_OneWire_WriteByte(OneWire, tl);
 8000fb0:	7d7b      	ldrb	r3, [r7, #21]
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	68f8      	ldr	r0, [r7, #12]
 8000fb6:	f7ff fcc6 	bl	8000946 <TM_OneWire_WriteByte>
    TM_OneWire_WriteByte(OneWire, conf);
 8000fba:	7dfb      	ldrb	r3, [r7, #23]
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	68f8      	ldr	r0, [r7, #12]
 8000fc0:	f7ff fcc1 	bl	8000946 <TM_OneWire_WriteByte>

    /* Reset line */
    TM_OneWire_Reset(OneWire);
 8000fc4:	68f8      	ldr	r0, [r7, #12]
 8000fc6:	f7ff fc05 	bl	80007d4 <TM_OneWire_Reset>
    /* Select ROM number */
    TM_OneWire_SelectWithPointer(OneWire, ROM);
 8000fca:	68b9      	ldr	r1, [r7, #8]
 8000fcc:	68f8      	ldr	r0, [r7, #12]
 8000fce:	f7ff fdee 	bl	8000bae <TM_OneWire_SelectWithPointer>
    /* Copy scratchpad to EEPROM of DS18B20 */
    TM_OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 8000fd2:	2148      	movs	r1, #72	@ 0x48
 8000fd4:	68f8      	ldr	r0, [r7, #12]
 8000fd6:	f7ff fcb6 	bl	8000946 <TM_OneWire_WriteByte>

    return 1;
 8000fda:	2301      	movs	r3, #1
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	3718      	adds	r7, #24
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <TM_DS18B20_Is>:

uint8_t
TM_DS18B20_Is(uint8_t* ROM) {
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
    /* Checks if first byte is equal to DS18B20's family code */
    if (*ROM == DS18B20_FAMILY_CODE) {
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	2b28      	cmp	r3, #40	@ 0x28
 8000ff2:	d101      	bne.n	8000ff8 <TM_DS18B20_Is+0x14>
        return 1;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	e000      	b.n	8000ffa <TM_DS18B20_Is+0x16>
    }
    return 0;
 8000ff8:	2300      	movs	r3, #0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	370c      	adds	r7, #12
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bc80      	pop	{r7}
 8001002:	4770      	bx	lr

08001004 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001004:	b580      	push	{r7, lr}
 8001006:	b0b8      	sub	sp, #224	@ 0xe0
 8001008:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800100a:	f001 fd47 	bl	8002a9c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800100e:	f000 fd37 	bl	8001a80 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001012:	f000 fed3 	bl	8001dbc <MX_GPIO_Init>
	MX_CAN_Init();
 8001016:	f000 fd75 	bl	8001b04 <MX_CAN_Init>
	MX_SPI1_Init();
 800101a:	f000 fdc5 	bl	8001ba8 <MX_SPI1_Init>
	MX_TIM1_Init();
 800101e:	f000 fe2f 	bl	8001c80 <MX_TIM1_Init>
	MX_SPI2_Init();
 8001022:	f000 fdf7 	bl	8001c14 <MX_SPI2_Init>
	MX_TIM2_Init();
 8001026:	f000 fe7b 	bl	8001d20 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim1);
 800102a:	48b5      	ldr	r0, [pc, #724]	@ (8001300 <main+0x2fc>)
 800102c:	f004 f880 	bl	8005130 <HAL_TIM_Base_Start_IT>
	HAL_CAN_Start(&hcan);
 8001030:	48b4      	ldr	r0, [pc, #720]	@ (8001304 <main+0x300>)
 8001032:	f001 ff7d 	bl	8002f30 <HAL_CAN_Start>
	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING)
 8001036:	2102      	movs	r1, #2
 8001038:	48b2      	ldr	r0, [pc, #712]	@ (8001304 <main+0x300>)
 800103a:	f002 f9ad 	bl	8003398 <HAL_CAN_ActivateNotification>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <main+0x44>
			!= HAL_OK) {
		Error_Handler();
 8001044:	f001 fb86 	bl	8002754 <Error_Handler>
	}

	GetModuleID();
 8001048:	f000 ff9a 	bl	8001f80 <GetModuleID>

	PubModuleID();
 800104c:	f000 ffdc 	bl	8002008 <PubModuleID>
	TM_OneWire_Init(&OneWire1, GPIOA, DQ_Pin);
 8001050:	2201      	movs	r2, #1
 8001052:	49ad      	ldr	r1, [pc, #692]	@ (8001308 <main+0x304>)
 8001054:	48ad      	ldr	r0, [pc, #692]	@ (800130c <main+0x308>)
 8001056:	f7ff fbab 	bl	80007b0 <TM_OneWire_Init>

	for (int n = 0; n < maxCells; n++)
 800105a:	2300      	movs	r3, #0
 800105c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001060:	e00a      	b.n	8001078 <main+0x74>
		voltages[n] = 0;
 8001062:	4aab      	ldr	r2, [pc, #684]	@ (8001310 <main+0x30c>)
 8001064:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001068:	2100      	movs	r1, #0
 800106a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int n = 0; n < maxCells; n++)
 800106e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001072:	3301      	adds	r3, #1
 8001074:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001078:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800107c:	2b17      	cmp	r3, #23
 800107e:	ddf0      	ble.n	8001062 <main+0x5e>
	for (int n = 0; n < maxTemps; n++)
 8001080:	2300      	movs	r3, #0
 8001082:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001086:	e00b      	b.n	80010a0 <main+0x9c>
		temp[n] = 0;
 8001088:	4aa2      	ldr	r2, [pc, #648]	@ (8001314 <main+0x310>)
 800108a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800108e:	f04f 0100 	mov.w	r1, #0
 8001092:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int n = 0; n < maxTemps; n++)
 8001096:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800109a:	3301      	adds	r3, #1
 800109c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80010a0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80010a4:	2b25      	cmp	r3, #37	@ 0x25
 80010a6:	ddef      	ble.n	8001088 <main+0x84>

	uint8_t cellBytes1[cellRegisters];
	uint8_t cellBytes2[cellRegisters];
	for (int n = 0; n < cellRegisters; n++) {
 80010a8:	2300      	movs	r3, #0
 80010aa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80010ae:	e012      	b.n	80010d6 <main+0xd2>
		cellBytes1[n] = 0;
 80010b0:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 80010b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80010b8:	4413      	add	r3, r2
 80010ba:	2200      	movs	r2, #0
 80010bc:	701a      	strb	r2, [r3, #0]
		cellBytes2[n] = 0;
 80010be:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80010c2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80010c6:	4413      	add	r3, r2
 80010c8:	2200      	movs	r2, #0
 80010ca:	701a      	strb	r2, [r3, #0]
	for (int n = 0; n < cellRegisters; n++) {
 80010cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80010d0:	3301      	adds	r3, #1
 80010d2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80010d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80010da:	2b12      	cmp	r3, #18
 80010dc:	dde8      	ble.n	80010b0 <main+0xac>
	}
	// int voltages[24][8]; //De momento no hacemos la media
	uint8_t counter = 0;
 80010de:	2300      	movs	r3, #0
 80010e0:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
	uint8_t slowCounter = 0;
 80010e4:	2300      	movs	r3, #0
 80010e6:	f887 30c2 	strb.w	r3, [r7, #194]	@ 0xc2

	/* Check for any device on 1-wire bus*/

	sensor_count = 0;
 80010ea:	4b8b      	ldr	r3, [pc, #556]	@ (8001318 <main+0x314>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	701a      	strb	r2, [r3, #0]
	devices = TM_OneWire_First(&OneWire1);
 80010f0:	4886      	ldr	r0, [pc, #536]	@ (800130c <main+0x308>)
 80010f2:	f7ff fc67 	bl	80009c4 <TM_OneWire_First>
 80010f6:	4603      	mov	r3, r0
 80010f8:	461a      	mov	r2, r3
 80010fa:	4b88      	ldr	r3, [pc, #544]	@ (800131c <main+0x318>)
 80010fc:	701a      	strb	r2, [r3, #0]
	while (devices) {
 80010fe:	e015      	b.n	800112c <main+0x128>
		TM_OneWire_GetFullROM(&OneWire1, device[sensor_count]);
 8001100:	4b85      	ldr	r3, [pc, #532]	@ (8001318 <main+0x314>)
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	00db      	lsls	r3, r3, #3
 8001106:	4a86      	ldr	r2, [pc, #536]	@ (8001320 <main+0x31c>)
 8001108:	4413      	add	r3, r2
 800110a:	4619      	mov	r1, r3
 800110c:	487f      	ldr	r0, [pc, #508]	@ (800130c <main+0x308>)
 800110e:	f7ff fd6d 	bl	8000bec <TM_OneWire_GetFullROM>
		sensor_count++;
 8001112:	4b81      	ldr	r3, [pc, #516]	@ (8001318 <main+0x314>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	3301      	adds	r3, #1
 8001118:	b2da      	uxtb	r2, r3
 800111a:	4b7f      	ldr	r3, [pc, #508]	@ (8001318 <main+0x314>)
 800111c:	701a      	strb	r2, [r3, #0]
		devices = TM_OneWire_Next(&OneWire1);
 800111e:	487b      	ldr	r0, [pc, #492]	@ (800130c <main+0x308>)
 8001120:	f7ff fc60 	bl	80009e4 <TM_OneWire_Next>
 8001124:	4603      	mov	r3, r0
 8001126:	461a      	mov	r2, r3
 8001128:	4b7c      	ldr	r3, [pc, #496]	@ (800131c <main+0x318>)
 800112a:	701a      	strb	r2, [r3, #0]
	while (devices) {
 800112c:	4b7b      	ldr	r3, [pc, #492]	@ (800131c <main+0x318>)
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d1e5      	bne.n	8001100 <main+0xfc>
	}

	sensor_count = 3;
 8001134:	4b78      	ldr	r3, [pc, #480]	@ (8001318 <main+0x314>)
 8001136:	2203      	movs	r2, #3
 8001138:	701a      	strb	r2, [r3, #0]

	// Set 9bit resolution for all sensors (93.75ms max conversion time)

	for (int i = 0; i < sensor_count; i++) {
 800113a:	2300      	movs	r3, #0
 800113c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8001140:	e00e      	b.n	8001160 <main+0x15c>
		TM_DS18B20_SetResolution(&OneWire1, device[i],
 8001142:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001146:	00db      	lsls	r3, r3, #3
 8001148:	4a75      	ldr	r2, [pc, #468]	@ (8001320 <main+0x31c>)
 800114a:	4413      	add	r3, r2
 800114c:	2209      	movs	r2, #9
 800114e:	4619      	mov	r1, r3
 8001150:	486e      	ldr	r0, [pc, #440]	@ (800130c <main+0x308>)
 8001152:	f7ff febf 	bl	8000ed4 <TM_DS18B20_SetResolution>
	for (int i = 0; i < sensor_count; i++) {
 8001156:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800115a:	3301      	adds	r3, #1
 800115c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8001160:	4b6d      	ldr	r3, [pc, #436]	@ (8001318 <main+0x314>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	461a      	mov	r2, r3
 8001166:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800116a:	4293      	cmp	r3, r2
 800116c:	dbe9      	blt.n	8001142 <main+0x13e>
				TM_DS18B20_Resolution_9bits);
	}

	// Calculates the necessary CAN packets for sending all the temperatures
	uint8_t n_packets_temps = sensor_count / 8 + ((sensor_count % 8) ? 1 : 0);
 800116e:	4b6a      	ldr	r3, [pc, #424]	@ (8001318 <main+0x314>)
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	08db      	lsrs	r3, r3, #3
 8001174:	b2db      	uxtb	r3, r3
 8001176:	4a68      	ldr	r2, [pc, #416]	@ (8001318 <main+0x314>)
 8001178:	7812      	ldrb	r2, [r2, #0]
 800117a:	f002 0207 	and.w	r2, r2, #7
 800117e:	b2d2      	uxtb	r2, r2
 8001180:	2a00      	cmp	r2, #0
 8001182:	bf14      	ite	ne
 8001184:	2201      	movne	r2, #1
 8001186:	2200      	moveq	r2, #0
 8001188:	b2d2      	uxtb	r2, r2
 800118a:	4413      	add	r3, r2
 800118c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		// Split up the 32-bit shuntBits variable into two 12-bit chunks for each LTC
		uint32_t shuntBitsL = 0; // shuntBits & 0x0FFF; // Lower 12 bits
 8001190:	2300      	movs	r3, #0
 8001192:	663b      	str	r3, [r7, #96]	@ 0x60
		uint32_t shuntBitsH = 0; // shuntBits >> 12; // Upper 12 bits
 8001194:	2300      	movs	r3, #0
 8001196:	65fb      	str	r3, [r7, #92]	@ 0x5c
		// Configure LTC6802 1 (HV-)

		configureLTC(&hspi1, LTC6802_CS1_GPIO_PORT, LTC6802_CS1_GPIO_PIN,
 8001198:	2309      	movs	r3, #9
 800119a:	9300      	str	r3, [sp, #0]
 800119c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800119e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011a2:	4959      	ldr	r1, [pc, #356]	@ (8001308 <main+0x304>)
 80011a4:	485f      	ldr	r0, [pc, #380]	@ (8001324 <main+0x320>)
 80011a6:	f001 fa01 	bl	80025ac <configureLTC>
				shuntBitsL, 9);  // HV−
		configureLTC(&hspi2, LTC6802_CS2_GPIO_PORT, LTC6802_CS2_GPIO_PIN,
 80011aa:	230a      	movs	r3, #10
 80011ac:	9300      	str	r3, [sp, #0]
 80011ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80011b0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011b4:	495c      	ldr	r1, [pc, #368]	@ (8001328 <main+0x324>)
 80011b6:	485d      	ldr	r0, [pc, #372]	@ (800132c <main+0x328>)
 80011b8:	f001 f9f8 	bl	80025ac <configureLTC>
				shuntBitsH, 10); // HV+

		// Start voltage sampling
		startConversion(&hspi1, LTC6802_CS1_GPIO_PORT, LTC6802_CS1_GPIO_PIN);
 80011bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011c0:	4951      	ldr	r1, [pc, #324]	@ (8001308 <main+0x304>)
 80011c2:	4858      	ldr	r0, [pc, #352]	@ (8001324 <main+0x320>)
 80011c4:	f001 fa52 	bl	800266c <startConversion>
		startConversion(&hspi2, LTC6802_CS2_GPIO_PORT, LTC6802_CS2_GPIO_PIN);
 80011c8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011cc:	4956      	ldr	r1, [pc, #344]	@ (8001328 <main+0x324>)
 80011ce:	4857      	ldr	r0, [pc, #348]	@ (800132c <main+0x328>)
 80011d0:	f001 fa4c 	bl	800266c <startConversion>

		// Wait for ADC conversion
		waitForADCComplete(&hspi1, LTC6802_CS1_GPIO_PORT, LTC6802_CS1_GPIO_PIN);
 80011d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011d8:	494b      	ldr	r1, [pc, #300]	@ (8001308 <main+0x304>)
 80011da:	4852      	ldr	r0, [pc, #328]	@ (8001324 <main+0x320>)
 80011dc:	f000 ff75 	bl	80020ca <waitForADCComplete>
		waitForADCComplete(&hspi2, LTC6802_CS2_GPIO_PORT, LTC6802_CS2_GPIO_PIN);
 80011e0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011e4:	4950      	ldr	r1, [pc, #320]	@ (8001328 <main+0x324>)
 80011e6:	4851      	ldr	r0, [pc, #324]	@ (800132c <main+0x328>)
 80011e8:	f000 ff6f 	bl	80020ca <waitForADCComplete>

		// Read cell voltage registers HV-
		if (readCellValues(&hspi1, LTC6802_CS1_GPIO_PORT, LTC6802_CS1_GPIO_PIN,
 80011ec:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80011f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011f4:	4944      	ldr	r1, [pc, #272]	@ (8001308 <main+0x304>)
 80011f6:	484b      	ldr	r0, [pc, #300]	@ (8001324 <main+0x320>)
 80011f8:	f000 ff96 	bl	8002128 <readCellValues>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d00e      	beq.n	8001220 <main+0x21c>
				cellBytes1)) {
			decodeCellVoltages(cellBytes1, voltages, 0, shuntVoltage,
 8001202:	4b4b      	ldr	r3, [pc, #300]	@ (8001330 <main+0x32c>)
 8001204:	881b      	ldrh	r3, [r3, #0]
 8001206:	b29b      	uxth	r3, r3
 8001208:	4618      	mov	r0, r3
 800120a:	f7ff f855 	bl	80002b8 <__aeabi_ui2f>
 800120e:	4603      	mov	r3, r0
 8001210:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8001214:	4a47      	ldr	r2, [pc, #284]	@ (8001334 <main+0x330>)
 8001216:	9200      	str	r2, [sp, #0]
 8001218:	2200      	movs	r2, #0
 800121a:	493d      	ldr	r1, [pc, #244]	@ (8001310 <main+0x30c>)
 800121c:	f000 ffc0 	bl	80021a0 <decodeCellVoltages>
					&shuntBits);
		}

		if (readCellValues(&hspi2, LTC6802_CS2_GPIO_PORT, LTC6802_CS2_GPIO_PIN,
 8001220:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001224:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001228:	493f      	ldr	r1, [pc, #252]	@ (8001328 <main+0x324>)
 800122a:	4840      	ldr	r0, [pc, #256]	@ (800132c <main+0x328>)
 800122c:	f000 ff7c 	bl	8002128 <readCellValues>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d00e      	beq.n	8001254 <main+0x250>
				cellBytes2)) {
			decodeCellVoltages(cellBytes2, voltages, 12, shuntVoltage,
 8001236:	4b3e      	ldr	r3, [pc, #248]	@ (8001330 <main+0x32c>)
 8001238:	881b      	ldrh	r3, [r3, #0]
 800123a:	b29b      	uxth	r3, r3
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff f83b 	bl	80002b8 <__aeabi_ui2f>
 8001242:	4603      	mov	r3, r0
 8001244:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8001248:	4a3a      	ldr	r2, [pc, #232]	@ (8001334 <main+0x330>)
 800124a:	9200      	str	r2, [sp, #0]
 800124c:	220c      	movs	r2, #12
 800124e:	4930      	ldr	r1, [pc, #192]	@ (8001310 <main+0x30c>)
 8001250:	f000 ffa6 	bl	80021a0 <decodeCellVoltages>
					&shuntBits);
		}

		// Start temperature sampling on all devices

		if (tempReadReady) {
 8001254:	4b38      	ldr	r3, [pc, #224]	@ (8001338 <main+0x334>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	b2db      	uxtb	r3, r3
 800125a:	2b00      	cmp	r3, #0
 800125c:	d003      	beq.n	8001266 <main+0x262>
			DS18B20_ReadTemperatures();
 800125e:	f001 fa21 	bl	80026a4 <DS18B20_ReadTemperatures>
			DS18B20_StartConversion();  // Inicia nueva conversión tras lectura
 8001262:	f001 fa55 	bl	8002710 <DS18B20_StartConversion>
		}

		counter++;
 8001266:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 800126a:	3301      	adds	r3, #1
 800126c:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3

		if (counter >= 8) {
 8001270:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8001274:	2b07      	cmp	r3, #7
 8001276:	d922      	bls.n	80012be <main+0x2ba>
			counter = 0;
 8001278:	2300      	movs	r3, #0
 800127a:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
			slowCounter = (slowCounter + 1) % 4;
 800127e:	f897 30c2 	ldrb.w	r3, [r7, #194]	@ 0xc2
 8001282:	3301      	adds	r3, #1
 8001284:	425a      	negs	r2, r3
 8001286:	f003 0303 	and.w	r3, r3, #3
 800128a:	f002 0203 	and.w	r2, r2, #3
 800128e:	bf58      	it	pl
 8001290:	4253      	negpl	r3, r2
 8001292:	f887 30c2 	strb.w	r3, [r7, #194]	@ 0xc2

			updateLEDStatus(voltages, maxCells, shuntBits, slowCounter,
 8001296:	4b27      	ldr	r3, [pc, #156]	@ (8001334 <main+0x330>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	b299      	uxth	r1, r3
 800129c:	4b27      	ldr	r3, [pc, #156]	@ (800133c <main+0x338>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a23      	ldr	r2, [pc, #140]	@ (8001330 <main+0x32c>)
 80012a2:	8812      	ldrh	r2, [r2, #0]
 80012a4:	b292      	uxth	r2, r2
 80012a6:	f897 00c2 	ldrb.w	r0, [r7, #194]	@ 0xc2
 80012aa:	9202      	str	r2, [sp, #8]
 80012ac:	2210      	movs	r2, #16
 80012ae:	9201      	str	r2, [sp, #4]
 80012b0:	9300      	str	r3, [sp, #0]
 80012b2:	4603      	mov	r3, r0
 80012b4:	460a      	mov	r2, r1
 80012b6:	2118      	movs	r1, #24
 80012b8:	4815      	ldr	r0, [pc, #84]	@ (8001310 <main+0x30c>)
 80012ba:	f001 f913 	bl	80024e4 <updateLEDStatus>
					commsTimer, COMMS_TIMEOUT, shuntVoltage);
		}

		//ds18b20_flag = TM_OneWire_Reset(&OneWire1);

		if (commsTimer < COMMS_TIMEOUT)
 80012be:	4b1f      	ldr	r3, [pc, #124]	@ (800133c <main+0x338>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	2b0f      	cmp	r3, #15
 80012c4:	d805      	bhi.n	80012d2 <main+0x2ce>
			commsTimer++;
 80012c6:	4b1d      	ldr	r3, [pc, #116]	@ (800133c <main+0x338>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	3301      	adds	r3, #1
 80012cc:	4a1b      	ldr	r2, [pc, #108]	@ (800133c <main+0x338>)
 80012ce:	6013      	str	r3, [r2, #0]
 80012d0:	e002      	b.n	80012d8 <main+0x2d4>
		else
			shuntVoltage = 0;
 80012d2:	4b17      	ldr	r3, [pc, #92]	@ (8001330 <main+0x32c>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	801a      	strh	r2, [r3, #0]

		if (voltagesRequested) {
 80012d8:	4b19      	ldr	r3, [pc, #100]	@ (8001340 <main+0x33c>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	2b00      	cmp	r3, #0
 80012e0:	f000 80d3 	beq.w	800148a <main+0x486>
			voltagesRequested = false;
 80012e4:	4b16      	ldr	r3, [pc, #88]	@ (8001340 <main+0x33c>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	701a      	strb	r2, [r3, #0]
			commsTimer = 0;
 80012ea:	4b14      	ldr	r3, [pc, #80]	@ (800133c <main+0x338>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]

			uint16_t voltagesValid[19];
			int idx = 0;
 80012f0:	2300      	movs	r3, #0
 80012f2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

			// Copy 9 cell readings from HV-
			for (int i = 0; i < 9; i++) {
 80012f6:	2300      	movs	r3, #0
 80012f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80012fc:	e036      	b.n	800136c <main+0x368>
 80012fe:	bf00      	nop
 8001300:	20000100 	.word	0x20000100
 8001304:	20000028 	.word	0x20000028
 8001308:	40010800 	.word	0x40010800
 800130c:	20000294 	.word	0x20000294
 8001310:	2000025c 	.word	0x2000025c
 8001314:	200001c4 	.word	0x200001c4
 8001318:	200002a9 	.word	0x200002a9
 800131c:	200002a8 	.word	0x200002a8
 8001320:	200002ac 	.word	0x200002ac
 8001324:	20000050 	.word	0x20000050
 8001328:	40010c00 	.word	0x40010c00
 800132c:	200000a8 	.word	0x200000a8
 8001330:	2000028c 	.word	0x2000028c
 8001334:	20000290 	.word	0x20000290
 8001338:	200001bb 	.word	0x200001bb
 800133c:	200001c0 	.word	0x200001c0
 8001340:	200001b4 	.word	0x200001b4
				voltagesValid[idx++] = voltages[i];
 8001344:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001348:	1c5a      	adds	r2, r3, #1
 800134a:	f8c7 20b8 	str.w	r2, [r7, #184]	@ 0xb8
 800134e:	49ba      	ldr	r1, [pc, #744]	@ (8001638 <main+0x634>)
 8001350:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001354:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	33d0      	adds	r3, #208	@ 0xd0
 800135c:	443b      	add	r3, r7
 800135e:	f823 2ccc 	strh.w	r2, [r3, #-204]
			for (int i = 0; i < 9; i++) {
 8001362:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001366:	3301      	adds	r3, #1
 8001368:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800136c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001370:	2b08      	cmp	r3, #8
 8001372:	dde7      	ble.n	8001344 <main+0x340>
			}

			// Copy 10 cell readings from HV+
			for (int i = 12; i < 22; i++) {
 8001374:	230c      	movs	r3, #12
 8001376:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800137a:	e013      	b.n	80013a4 <main+0x3a0>
				voltagesValid[idx++] = voltages[i];
 800137c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001380:	1c5a      	adds	r2, r3, #1
 8001382:	f8c7 20b8 	str.w	r2, [r7, #184]	@ 0xb8
 8001386:	49ac      	ldr	r1, [pc, #688]	@ (8001638 <main+0x634>)
 8001388:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800138c:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001390:	005b      	lsls	r3, r3, #1
 8001392:	33d0      	adds	r3, #208	@ 0xd0
 8001394:	443b      	add	r3, r7
 8001396:	f823 2ccc 	strh.w	r2, [r3, #-204]
			for (int i = 12; i < 22; i++) {
 800139a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800139e:	3301      	adds	r3, #1
 80013a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80013a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80013a8:	2b15      	cmp	r3, #21
 80013aa:	dde7      	ble.n	800137c <main+0x378>
			}

			// Send 5 packets
			for (int packet = 0; packet < 5; packet++) {
 80013ac:	2300      	movs	r3, #0
 80013ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80013b2:	e065      	b.n	8001480 <main+0x47c>
				for (int n = 0; n < 4; n++) {
 80013b4:	2300      	movs	r3, #0
 80013b6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80013ba:	e037      	b.n	800142c <main+0x428>
					int vidx = packet * 4 + n;
 80013bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80013c6:	4413      	add	r3, r2
 80013c8:	65bb      	str	r3, [r7, #88]	@ 0x58
					if (vidx < 19) {
 80013ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80013cc:	2b12      	cmp	r3, #18
 80013ce:	dc1b      	bgt.n	8001408 <main+0x404>
						uint16_t voltageInt = voltagesValid[vidx];
 80013d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80013d2:	005b      	lsls	r3, r3, #1
 80013d4:	33d0      	adds	r3, #208	@ 0xd0
 80013d6:	443b      	add	r3, r7
 80013d8:	f833 3ccc 	ldrh.w	r3, [r3, #-204]
 80013dc:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
						txData[n * 2] = voltageInt >> 8;
 80013e0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80013e4:	0a1b      	lsrs	r3, r3, #8
 80013e6:	b29a      	uxth	r2, r3
 80013e8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	b2d1      	uxtb	r1, r2
 80013f0:	4a92      	ldr	r2, [pc, #584]	@ (800163c <main+0x638>)
 80013f2:	54d1      	strb	r1, [r2, r3]
						txData[n * 2 + 1] = voltageInt & 0xFF;
 80013f4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80013f8:	005b      	lsls	r3, r3, #1
 80013fa:	3301      	adds	r3, #1
 80013fc:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 8001400:	b2d1      	uxtb	r1, r2
 8001402:	4a8e      	ldr	r2, [pc, #568]	@ (800163c <main+0x638>)
 8001404:	54d1      	strb	r1, [r2, r3]
 8001406:	e00c      	b.n	8001422 <main+0x41e>
					} else {
						txData[n * 2] = 0;
 8001408:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800140c:	005b      	lsls	r3, r3, #1
 800140e:	4a8b      	ldr	r2, [pc, #556]	@ (800163c <main+0x638>)
 8001410:	2100      	movs	r1, #0
 8001412:	54d1      	strb	r1, [r2, r3]
						txData[n * 2 + 1] = 0;
 8001414:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001418:	005b      	lsls	r3, r3, #1
 800141a:	3301      	adds	r3, #1
 800141c:	4a87      	ldr	r2, [pc, #540]	@ (800163c <main+0x638>)
 800141e:	2100      	movs	r1, #0
 8001420:	54d1      	strb	r1, [r2, r3]
				for (int n = 0; n < 4; n++) {
 8001422:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001426:	3301      	adds	r3, #1
 8001428:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800142c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001430:	2b03      	cmp	r3, #3
 8001432:	ddc3      	ble.n	80013bc <main+0x3b8>
					}
				}

				txHeader.DLC = 8;
 8001434:	4b82      	ldr	r3, [pc, #520]	@ (8001640 <main+0x63c>)
 8001436:	2208      	movs	r2, #8
 8001438:	611a      	str	r2, [r3, #16]
				txHeader.IDE = CAN_ID_STD;
 800143a:	4b81      	ldr	r3, [pc, #516]	@ (8001640 <main+0x63c>)
 800143c:	2200      	movs	r2, #0
 800143e:	609a      	str	r2, [r3, #8]
				txHeader.RTR = CAN_RTR_DATA;
 8001440:	4b7f      	ldr	r3, [pc, #508]	@ (8001640 <main+0x63c>)
 8001442:	2200      	movs	r2, #0
 8001444:	60da      	str	r2, [r3, #12]
				txHeader.StdId = moduleID + packet + 1;
 8001446:	4b7f      	ldr	r3, [pc, #508]	@ (8001644 <main+0x640>)
 8001448:	881b      	ldrh	r3, [r3, #0]
 800144a:	461a      	mov	r2, r3
 800144c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001450:	4413      	add	r3, r2
 8001452:	3301      	adds	r3, #1
 8001454:	461a      	mov	r2, r3
 8001456:	4b7a      	ldr	r3, [pc, #488]	@ (8001640 <main+0x63c>)
 8001458:	601a      	str	r2, [r3, #0]

				if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &TxMailBox)
 800145a:	4b7b      	ldr	r3, [pc, #492]	@ (8001648 <main+0x644>)
 800145c:	4a77      	ldr	r2, [pc, #476]	@ (800163c <main+0x638>)
 800145e:	4978      	ldr	r1, [pc, #480]	@ (8001640 <main+0x63c>)
 8001460:	487a      	ldr	r0, [pc, #488]	@ (800164c <main+0x648>)
 8001462:	f001 fda9 	bl	8002fb8 <HAL_CAN_AddTxMessage>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <main+0x46c>
						!= HAL_OK) {
					Error_Handler();
 800146c:	f001 f972 	bl	8002754 <Error_Handler>
				}

				HAL_Delay(1);
 8001470:	2001      	movs	r0, #1
 8001472:	f001 fb75 	bl	8002b60 <HAL_Delay>
			for (int packet = 0; packet < 5; packet++) {
 8001476:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800147a:	3301      	adds	r3, #1
 800147c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001480:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001484:	2b04      	cmp	r3, #4
 8001486:	dd95      	ble.n	80013b4 <main+0x3b0>
 8001488:	e682      	b.n	8001190 <main+0x18c>
			}
		} else if (temperaturesRequested) {
 800148a:	4b71      	ldr	r3, [pc, #452]	@ (8001650 <main+0x64c>)
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	b2db      	uxtb	r3, r3
 8001490:	2b00      	cmp	r3, #0
 8001492:	d066      	beq.n	8001562 <main+0x55e>
			temperaturesRequested = false;
 8001494:	4b6e      	ldr	r3, [pc, #440]	@ (8001650 <main+0x64c>)
 8001496:	2200      	movs	r2, #0
 8001498:	701a      	strb	r2, [r3, #0]
			commsTimer = 0;
 800149a:	4b6e      	ldr	r3, [pc, #440]	@ (8001654 <main+0x650>)
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]

			for (int packet = 0; packet < n_packets_temps; packet++) {
 80014a0:	2300      	movs	r3, #0
 80014a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80014a6:	e055      	b.n	8001554 <main+0x550>

				for (int i = 0; i < 8; i++) {
 80014a8:	2300      	movs	r3, #0
 80014aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80014ae:	e029      	b.n	8001504 <main+0x500>
					if ((i + 8 * packet) < sensor_count) {
 80014b0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80014b4:	00da      	lsls	r2, r3, #3
 80014b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80014ba:	4413      	add	r3, r2
 80014bc:	4a66      	ldr	r2, [pc, #408]	@ (8001658 <main+0x654>)
 80014be:	7812      	ldrb	r2, [r2, #0]
 80014c0:	4293      	cmp	r3, r2
 80014c2:	da14      	bge.n	80014ee <main+0x4ea>
						txData[i] = (uint8_t)temp[i + 8 * packet];
 80014c4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80014c8:	00da      	lsls	r2, r3, #3
 80014ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80014ce:	4413      	add	r3, r2
 80014d0:	4a62      	ldr	r2, [pc, #392]	@ (800165c <main+0x658>)
 80014d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014d6:	4618      	mov	r0, r3
 80014d8:	f7ff f90c 	bl	80006f4 <__aeabi_f2uiz>
 80014dc:	4603      	mov	r3, r0
 80014de:	b2d9      	uxtb	r1, r3
 80014e0:	4a56      	ldr	r2, [pc, #344]	@ (800163c <main+0x638>)
 80014e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80014e6:	4413      	add	r3, r2
 80014e8:	460a      	mov	r2, r1
 80014ea:	701a      	strb	r2, [r3, #0]
 80014ec:	e005      	b.n	80014fa <main+0x4f6>
					} else {
						txData[i] = 0;
 80014ee:	4a53      	ldr	r2, [pc, #332]	@ (800163c <main+0x638>)
 80014f0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80014f4:	4413      	add	r3, r2
 80014f6:	2200      	movs	r2, #0
 80014f8:	701a      	strb	r2, [r3, #0]
				for (int i = 0; i < 8; i++) {
 80014fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80014fe:	3301      	adds	r3, #1
 8001500:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001504:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001508:	2b07      	cmp	r3, #7
 800150a:	ddd1      	ble.n	80014b0 <main+0x4ac>
					}
				}

				txHeader.DLC = 8;
 800150c:	4b4c      	ldr	r3, [pc, #304]	@ (8001640 <main+0x63c>)
 800150e:	2208      	movs	r2, #8
 8001510:	611a      	str	r2, [r3, #16]
				txHeader.IDE = CAN_ID_STD;
 8001512:	4b4b      	ldr	r3, [pc, #300]	@ (8001640 <main+0x63c>)
 8001514:	2200      	movs	r2, #0
 8001516:	609a      	str	r2, [r3, #8]
				txHeader.RTR = CAN_RTR_DATA;
 8001518:	4b49      	ldr	r3, [pc, #292]	@ (8001640 <main+0x63c>)
 800151a:	2200      	movs	r2, #0
 800151c:	60da      	str	r2, [r3, #12]
				txHeader.StdId = moduleID + 20 + packet + 1;
 800151e:	4b49      	ldr	r3, [pc, #292]	@ (8001644 <main+0x640>)
 8001520:	881b      	ldrh	r3, [r3, #0]
 8001522:	f103 0214 	add.w	r2, r3, #20
 8001526:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800152a:	4413      	add	r3, r2
 800152c:	3301      	adds	r3, #1
 800152e:	461a      	mov	r2, r3
 8001530:	4b43      	ldr	r3, [pc, #268]	@ (8001640 <main+0x63c>)
 8001532:	601a      	str	r2, [r3, #0]

				if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &TxMailBox)
 8001534:	4b44      	ldr	r3, [pc, #272]	@ (8001648 <main+0x644>)
 8001536:	4a41      	ldr	r2, [pc, #260]	@ (800163c <main+0x638>)
 8001538:	4941      	ldr	r1, [pc, #260]	@ (8001640 <main+0x63c>)
 800153a:	4844      	ldr	r0, [pc, #272]	@ (800164c <main+0x648>)
 800153c:	f001 fd3c 	bl	8002fb8 <HAL_CAN_AddTxMessage>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <main+0x546>
						!= HAL_OK) {
					Error_Handler();
 8001546:	f001 f905 	bl	8002754 <Error_Handler>
			for (int packet = 0; packet < n_packets_temps; packet++) {
 800154a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800154e:	3301      	adds	r3, #1
 8001550:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001554:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001558:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800155c:	429a      	cmp	r2, r3
 800155e:	dba3      	blt.n	80014a8 <main+0x4a4>
 8001560:	e616      	b.n	8001190 <main+0x18c>
				}
			}
		} else if (rawValuesRequested) {
 8001562:	4b3f      	ldr	r3, [pc, #252]	@ (8001660 <main+0x65c>)
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	b2db      	uxtb	r3, r3
 8001568:	2b00      	cmp	r3, #0
 800156a:	f000 80c1 	beq.w	80016f0 <main+0x6ec>
			rawValuesRequested = false;
 800156e:	4b3c      	ldr	r3, [pc, #240]	@ (8001660 <main+0x65c>)
 8001570:	2200      	movs	r2, #0
 8001572:	701a      	strb	r2, [r3, #0]
			commsTimer = 0;
 8001574:	4b37      	ldr	r3, [pc, #220]	@ (8001654 <main+0x650>)
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]

			for (int packet = 0; packet < 3; packet++) {
 800157a:	2300      	movs	r3, #0
 800157c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001580:	e04d      	b.n	800161e <main+0x61a>
				for (int i = 0; i < 6; i++) {
 8001582:	2300      	movs	r3, #0
 8001584:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001588:	e018      	b.n	80015bc <main+0x5b8>
					txData[i] = cellBytes1[packet * 6 + i];
 800158a:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800158e:	4613      	mov	r3, r2
 8001590:	005b      	lsls	r3, r3, #1
 8001592:	4413      	add	r3, r2
 8001594:	005b      	lsls	r3, r3, #1
 8001596:	461a      	mov	r2, r3
 8001598:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800159c:	4413      	add	r3, r2
 800159e:	33d0      	adds	r3, #208	@ 0xd0
 80015a0:	443b      	add	r3, r7
 80015a2:	f813 1c90 	ldrb.w	r1, [r3, #-144]
 80015a6:	4a25      	ldr	r2, [pc, #148]	@ (800163c <main+0x638>)
 80015a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80015ac:	4413      	add	r3, r2
 80015ae:	460a      	mov	r2, r1
 80015b0:	701a      	strb	r2, [r3, #0]
				for (int i = 0; i < 6; i++) {
 80015b2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80015b6:	3301      	adds	r3, #1
 80015b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80015bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80015c0:	2b05      	cmp	r3, #5
 80015c2:	dde2      	ble.n	800158a <main+0x586>
				}
				txData[6] = 0xC0 + packet;
 80015c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	3b40      	subs	r3, #64	@ 0x40
 80015cc:	b2da      	uxtb	r2, r3
 80015ce:	4b1b      	ldr	r3, [pc, #108]	@ (800163c <main+0x638>)
 80015d0:	719a      	strb	r2, [r3, #6]
				txData[7] = 0; // Padding
 80015d2:	4b1a      	ldr	r3, [pc, #104]	@ (800163c <main+0x638>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	71da      	strb	r2, [r3, #7]

				txHeader.DLC = 8;
 80015d8:	4b19      	ldr	r3, [pc, #100]	@ (8001640 <main+0x63c>)
 80015da:	2208      	movs	r2, #8
 80015dc:	611a      	str	r2, [r3, #16]
				txHeader.IDE = CAN_ID_STD;
 80015de:	4b18      	ldr	r3, [pc, #96]	@ (8001640 <main+0x63c>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	609a      	str	r2, [r3, #8]
				txHeader.RTR = CAN_RTR_DATA;
 80015e4:	4b16      	ldr	r3, [pc, #88]	@ (8001640 <main+0x63c>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	60da      	str	r2, [r3, #12]
				txHeader.StdId = moduleID + 100 + packet;
 80015ea:	4b16      	ldr	r3, [pc, #88]	@ (8001644 <main+0x640>)
 80015ec:	881b      	ldrh	r3, [r3, #0]
 80015ee:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 80015f2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80015f6:	4413      	add	r3, r2
 80015f8:	461a      	mov	r2, r3
 80015fa:	4b11      	ldr	r3, [pc, #68]	@ (8001640 <main+0x63c>)
 80015fc:	601a      	str	r2, [r3, #0]

				if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &TxMailBox)
 80015fe:	4b12      	ldr	r3, [pc, #72]	@ (8001648 <main+0x644>)
 8001600:	4a0e      	ldr	r2, [pc, #56]	@ (800163c <main+0x638>)
 8001602:	490f      	ldr	r1, [pc, #60]	@ (8001640 <main+0x63c>)
 8001604:	4811      	ldr	r0, [pc, #68]	@ (800164c <main+0x648>)
 8001606:	f001 fcd7 	bl	8002fb8 <HAL_CAN_AddTxMessage>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <main+0x610>
						!= HAL_OK)
					Error_Handler();
 8001610:	f001 f8a0 	bl	8002754 <Error_Handler>
			for (int packet = 0; packet < 3; packet++) {
 8001614:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001618:	3301      	adds	r3, #1
 800161a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800161e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001622:	2b02      	cmp	r3, #2
 8001624:	ddad      	ble.n	8001582 <main+0x57e>
			}

			for (int packet = 0; packet < 3; packet++) {
 8001626:	2300      	movs	r3, #0
 8001628:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800162c:	e05b      	b.n	80016e6 <main+0x6e2>
				for (int i = 0; i < 6; i++) {
 800162e:	2300      	movs	r3, #0
 8001630:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001634:	e02f      	b.n	8001696 <main+0x692>
 8001636:	bf00      	nop
 8001638:	2000025c 	.word	0x2000025c
 800163c:	200001a8 	.word	0x200001a8
 8001640:	20000190 	.word	0x20000190
 8001644:	200001bc 	.word	0x200001bc
 8001648:	200001b0 	.word	0x200001b0
 800164c:	20000028 	.word	0x20000028
 8001650:	200001b5 	.word	0x200001b5
 8001654:	200001c0 	.word	0x200001c0
 8001658:	200002a9 	.word	0x200002a9
 800165c:	200001c4 	.word	0x200001c4
 8001660:	200001b6 	.word	0x200001b6
					txData[i] = cellBytes2[packet * 6 + i];
 8001664:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001668:	4613      	mov	r3, r2
 800166a:	005b      	lsls	r3, r3, #1
 800166c:	4413      	add	r3, r2
 800166e:	005b      	lsls	r3, r3, #1
 8001670:	461a      	mov	r2, r3
 8001672:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001676:	4413      	add	r3, r2
 8001678:	33d0      	adds	r3, #208	@ 0xd0
 800167a:	443b      	add	r3, r7
 800167c:	f813 1ca4 	ldrb.w	r1, [r3, #-164]
 8001680:	4aa9      	ldr	r2, [pc, #676]	@ (8001928 <main+0x924>)
 8001682:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001686:	4413      	add	r3, r2
 8001688:	460a      	mov	r2, r1
 800168a:	701a      	strb	r2, [r3, #0]
				for (int i = 0; i < 6; i++) {
 800168c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001690:	3301      	adds	r3, #1
 8001692:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001696:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800169a:	2b05      	cmp	r3, #5
 800169c:	dde2      	ble.n	8001664 <main+0x660>
				}
				txData[6] = 0xD0 + packet;
 800169e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80016a2:	b2db      	uxtb	r3, r3
 80016a4:	3b30      	subs	r3, #48	@ 0x30
 80016a6:	b2da      	uxtb	r2, r3
 80016a8:	4b9f      	ldr	r3, [pc, #636]	@ (8001928 <main+0x924>)
 80016aa:	719a      	strb	r2, [r3, #6]
				txData[7] = 0;
 80016ac:	4b9e      	ldr	r3, [pc, #632]	@ (8001928 <main+0x924>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	71da      	strb	r2, [r3, #7]

				txHeader.StdId = moduleID + 110 + packet;
 80016b2:	4b9e      	ldr	r3, [pc, #632]	@ (800192c <main+0x928>)
 80016b4:	881b      	ldrh	r3, [r3, #0]
 80016b6:	f103 026e 	add.w	r2, r3, #110	@ 0x6e
 80016ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80016be:	4413      	add	r3, r2
 80016c0:	461a      	mov	r2, r3
 80016c2:	4b9b      	ldr	r3, [pc, #620]	@ (8001930 <main+0x92c>)
 80016c4:	601a      	str	r2, [r3, #0]

				if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &TxMailBox)
 80016c6:	4b9b      	ldr	r3, [pc, #620]	@ (8001934 <main+0x930>)
 80016c8:	4a97      	ldr	r2, [pc, #604]	@ (8001928 <main+0x924>)
 80016ca:	4999      	ldr	r1, [pc, #612]	@ (8001930 <main+0x92c>)
 80016cc:	489a      	ldr	r0, [pc, #616]	@ (8001938 <main+0x934>)
 80016ce:	f001 fc73 	bl	8002fb8 <HAL_CAN_AddTxMessage>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <main+0x6d8>
						!= HAL_OK)
					Error_Handler();
 80016d8:	f001 f83c 	bl	8002754 <Error_Handler>
			for (int packet = 0; packet < 3; packet++) {
 80016dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80016e0:	3301      	adds	r3, #1
 80016e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80016e6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80016ea:	2b02      	cmp	r3, #2
 80016ec:	dd9f      	ble.n	800162e <main+0x62a>
 80016ee:	e54f      	b.n	8001190 <main+0x18c>
			}
		} else if (selfTestRequested) {
 80016f0:	4b92      	ldr	r3, [pc, #584]	@ (800193c <main+0x938>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	f000 80b2 	beq.w	8001860 <main+0x85c>
			selfTestRequested = false;
 80016fc:	4b8f      	ldr	r3, [pc, #572]	@ (800193c <main+0x938>)
 80016fe:	2200      	movs	r2, #0
 8001700:	701a      	strb	r2, [r3, #0]
			commsTimer = 0;
 8001702:	4b8f      	ldr	r3, [pc, #572]	@ (8001940 <main+0x93c>)
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]

			RunSelfTest(cellBytes1, cellBytes2, 0x1E);
 8001708:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800170c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001710:	221e      	movs	r2, #30
 8001712:	4618      	mov	r0, r3
 8001714:	f000 fea0 	bl	8002458 <RunSelfTest>

			for (int packet = 0; packet < 3; packet++) {
 8001718:	2300      	movs	r3, #0
 800171a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800171e:	e04d      	b.n	80017bc <main+0x7b8>
				for (int i = 0; i < 6; i++) {
 8001720:	2300      	movs	r3, #0
 8001722:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001726:	e018      	b.n	800175a <main+0x756>
					txData[i] = cellBytes1[packet * 6 + i];
 8001728:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800172c:	4613      	mov	r3, r2
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	4413      	add	r3, r2
 8001732:	005b      	lsls	r3, r3, #1
 8001734:	461a      	mov	r2, r3
 8001736:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800173a:	4413      	add	r3, r2
 800173c:	33d0      	adds	r3, #208	@ 0xd0
 800173e:	443b      	add	r3, r7
 8001740:	f813 1c90 	ldrb.w	r1, [r3, #-144]
 8001744:	4a78      	ldr	r2, [pc, #480]	@ (8001928 <main+0x924>)
 8001746:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800174a:	4413      	add	r3, r2
 800174c:	460a      	mov	r2, r1
 800174e:	701a      	strb	r2, [r3, #0]
				for (int i = 0; i < 6; i++) {
 8001750:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001754:	3301      	adds	r3, #1
 8001756:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800175a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800175e:	2b05      	cmp	r3, #5
 8001760:	dde2      	ble.n	8001728 <main+0x724>
				}
				txData[6] = 0xE0 + packet; // etiqueta especial para Self Test
 8001762:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001766:	b2db      	uxtb	r3, r3
 8001768:	3b20      	subs	r3, #32
 800176a:	b2da      	uxtb	r2, r3
 800176c:	4b6e      	ldr	r3, [pc, #440]	@ (8001928 <main+0x924>)
 800176e:	719a      	strb	r2, [r3, #6]
				txData[7] = 0;
 8001770:	4b6d      	ldr	r3, [pc, #436]	@ (8001928 <main+0x924>)
 8001772:	2200      	movs	r2, #0
 8001774:	71da      	strb	r2, [r3, #7]

				txHeader.StdId = moduleID + 120 + packet;
 8001776:	4b6d      	ldr	r3, [pc, #436]	@ (800192c <main+0x928>)
 8001778:	881b      	ldrh	r3, [r3, #0]
 800177a:	f103 0278 	add.w	r2, r3, #120	@ 0x78
 800177e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001782:	4413      	add	r3, r2
 8001784:	461a      	mov	r2, r3
 8001786:	4b6a      	ldr	r3, [pc, #424]	@ (8001930 <main+0x92c>)
 8001788:	601a      	str	r2, [r3, #0]
				txHeader.DLC = 8;
 800178a:	4b69      	ldr	r3, [pc, #420]	@ (8001930 <main+0x92c>)
 800178c:	2208      	movs	r2, #8
 800178e:	611a      	str	r2, [r3, #16]
				txHeader.IDE = CAN_ID_STD;
 8001790:	4b67      	ldr	r3, [pc, #412]	@ (8001930 <main+0x92c>)
 8001792:	2200      	movs	r2, #0
 8001794:	609a      	str	r2, [r3, #8]
				txHeader.RTR = CAN_RTR_DATA;
 8001796:	4b66      	ldr	r3, [pc, #408]	@ (8001930 <main+0x92c>)
 8001798:	2200      	movs	r2, #0
 800179a:	60da      	str	r2, [r3, #12]

				if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &TxMailBox)
 800179c:	4b65      	ldr	r3, [pc, #404]	@ (8001934 <main+0x930>)
 800179e:	4a62      	ldr	r2, [pc, #392]	@ (8001928 <main+0x924>)
 80017a0:	4963      	ldr	r1, [pc, #396]	@ (8001930 <main+0x92c>)
 80017a2:	4865      	ldr	r0, [pc, #404]	@ (8001938 <main+0x934>)
 80017a4:	f001 fc08 	bl	8002fb8 <HAL_CAN_AddTxMessage>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <main+0x7ae>
						!= HAL_OK)
					Error_Handler();
 80017ae:	f000 ffd1 	bl	8002754 <Error_Handler>
			for (int packet = 0; packet < 3; packet++) {
 80017b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80017b6:	3301      	adds	r3, #1
 80017b8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80017bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80017c0:	2b02      	cmp	r3, #2
 80017c2:	ddad      	ble.n	8001720 <main+0x71c>
			}

			for (int packet = 0; packet < 3; packet++) {
 80017c4:	2300      	movs	r3, #0
 80017c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80017ca:	e044      	b.n	8001856 <main+0x852>
				for (int i = 0; i < 6; i++) {
 80017cc:	2300      	movs	r3, #0
 80017ce:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80017d2:	e018      	b.n	8001806 <main+0x802>
					txData[i] = cellBytes2[packet * 6 + i];
 80017d4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80017d8:	4613      	mov	r3, r2
 80017da:	005b      	lsls	r3, r3, #1
 80017dc:	4413      	add	r3, r2
 80017de:	005b      	lsls	r3, r3, #1
 80017e0:	461a      	mov	r2, r3
 80017e2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80017e6:	4413      	add	r3, r2
 80017e8:	33d0      	adds	r3, #208	@ 0xd0
 80017ea:	443b      	add	r3, r7
 80017ec:	f813 1ca4 	ldrb.w	r1, [r3, #-164]
 80017f0:	4a4d      	ldr	r2, [pc, #308]	@ (8001928 <main+0x924>)
 80017f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80017f6:	4413      	add	r3, r2
 80017f8:	460a      	mov	r2, r1
 80017fa:	701a      	strb	r2, [r3, #0]
				for (int i = 0; i < 6; i++) {
 80017fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001800:	3301      	adds	r3, #1
 8001802:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001806:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800180a:	2b05      	cmp	r3, #5
 800180c:	dde2      	ble.n	80017d4 <main+0x7d0>
				}
				txData[6] = 0xF0 + packet;
 800180e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001812:	b2db      	uxtb	r3, r3
 8001814:	3b10      	subs	r3, #16
 8001816:	b2da      	uxtb	r2, r3
 8001818:	4b43      	ldr	r3, [pc, #268]	@ (8001928 <main+0x924>)
 800181a:	719a      	strb	r2, [r3, #6]
				txData[7] = 0;
 800181c:	4b42      	ldr	r3, [pc, #264]	@ (8001928 <main+0x924>)
 800181e:	2200      	movs	r2, #0
 8001820:	71da      	strb	r2, [r3, #7]

				txHeader.StdId = moduleID + 125 + packet;
 8001822:	4b42      	ldr	r3, [pc, #264]	@ (800192c <main+0x928>)
 8001824:	881b      	ldrh	r3, [r3, #0]
 8001826:	f103 027d 	add.w	r2, r3, #125	@ 0x7d
 800182a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800182e:	4413      	add	r3, r2
 8001830:	461a      	mov	r2, r3
 8001832:	4b3f      	ldr	r3, [pc, #252]	@ (8001930 <main+0x92c>)
 8001834:	601a      	str	r2, [r3, #0]

				if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &TxMailBox)
 8001836:	4b3f      	ldr	r3, [pc, #252]	@ (8001934 <main+0x930>)
 8001838:	4a3b      	ldr	r2, [pc, #236]	@ (8001928 <main+0x924>)
 800183a:	493d      	ldr	r1, [pc, #244]	@ (8001930 <main+0x92c>)
 800183c:	483e      	ldr	r0, [pc, #248]	@ (8001938 <main+0x934>)
 800183e:	f001 fbbb 	bl	8002fb8 <HAL_CAN_AddTxMessage>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <main+0x848>
						!= HAL_OK)
					Error_Handler();
 8001848:	f000 ff84 	bl	8002754 <Error_Handler>
			for (int packet = 0; packet < 3; packet++) {
 800184c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001850:	3301      	adds	r3, #1
 8001852:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001856:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800185a:	2b02      	cmp	r3, #2
 800185c:	ddb6      	ble.n	80017cc <main+0x7c8>
 800185e:	e497      	b.n	8001190 <main+0x18c>
			}
		} else if (selfTest2Requested) {
 8001860:	4b38      	ldr	r3, [pc, #224]	@ (8001944 <main+0x940>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	b2db      	uxtb	r3, r3
 8001866:	2b00      	cmp	r3, #0
 8001868:	f000 80aa 	beq.w	80019c0 <main+0x9bc>
			selfTest2Requested = false;
 800186c:	4b35      	ldr	r3, [pc, #212]	@ (8001944 <main+0x940>)
 800186e:	2200      	movs	r2, #0
 8001870:	701a      	strb	r2, [r3, #0]
			commsTimer = 0;
 8001872:	4b33      	ldr	r3, [pc, #204]	@ (8001940 <main+0x93c>)
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]

			RunSelfTest(cellBytes1, cellBytes2, 0x1F); // Self Test 2
 8001878:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800187c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001880:	221f      	movs	r2, #31
 8001882:	4618      	mov	r0, r3
 8001884:	f000 fde8 	bl	8002458 <RunSelfTest>

			for (int packet = 0; packet < 3; packet++) {
 8001888:	2300      	movs	r3, #0
 800188a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800188c:	e042      	b.n	8001914 <main+0x910>
				for (int i = 0; i < 6; i++) {
 800188e:	2300      	movs	r3, #0
 8001890:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001892:	e013      	b.n	80018bc <main+0x8b8>
					txData[i] = cellBytes1[packet * 6 + i];
 8001894:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001896:	4613      	mov	r3, r2
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	4413      	add	r3, r2
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	461a      	mov	r2, r3
 80018a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80018a2:	4413      	add	r3, r2
 80018a4:	33d0      	adds	r3, #208	@ 0xd0
 80018a6:	443b      	add	r3, r7
 80018a8:	f813 1c90 	ldrb.w	r1, [r3, #-144]
 80018ac:	4a1e      	ldr	r2, [pc, #120]	@ (8001928 <main+0x924>)
 80018ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80018b0:	4413      	add	r3, r2
 80018b2:	460a      	mov	r2, r1
 80018b4:	701a      	strb	r2, [r3, #0]
				for (int i = 0; i < 6; i++) {
 80018b6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80018b8:	3301      	adds	r3, #1
 80018ba:	67bb      	str	r3, [r7, #120]	@ 0x78
 80018bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80018be:	2b05      	cmp	r3, #5
 80018c0:	dde8      	ble.n	8001894 <main+0x890>
				}
				txData[6] = 0xD0 + packet; // etiqueta para Self Test 2 LTC1
 80018c2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	3b30      	subs	r3, #48	@ 0x30
 80018c8:	b2da      	uxtb	r2, r3
 80018ca:	4b17      	ldr	r3, [pc, #92]	@ (8001928 <main+0x924>)
 80018cc:	719a      	strb	r2, [r3, #6]
				txData[7] = 0;
 80018ce:	4b16      	ldr	r3, [pc, #88]	@ (8001928 <main+0x924>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	71da      	strb	r2, [r3, #7]

				txHeader.StdId = moduleID + 110 + packet;
 80018d4:	4b15      	ldr	r3, [pc, #84]	@ (800192c <main+0x928>)
 80018d6:	881b      	ldrh	r3, [r3, #0]
 80018d8:	f103 026e 	add.w	r2, r3, #110	@ 0x6e
 80018dc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80018de:	4413      	add	r3, r2
 80018e0:	461a      	mov	r2, r3
 80018e2:	4b13      	ldr	r3, [pc, #76]	@ (8001930 <main+0x92c>)
 80018e4:	601a      	str	r2, [r3, #0]
				txHeader.DLC = 8;
 80018e6:	4b12      	ldr	r3, [pc, #72]	@ (8001930 <main+0x92c>)
 80018e8:	2208      	movs	r2, #8
 80018ea:	611a      	str	r2, [r3, #16]
				txHeader.IDE = CAN_ID_STD;
 80018ec:	4b10      	ldr	r3, [pc, #64]	@ (8001930 <main+0x92c>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	609a      	str	r2, [r3, #8]
				txHeader.RTR = CAN_RTR_DATA;
 80018f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001930 <main+0x92c>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	60da      	str	r2, [r3, #12]

				if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &TxMailBox)
 80018f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001934 <main+0x930>)
 80018fa:	4a0b      	ldr	r2, [pc, #44]	@ (8001928 <main+0x924>)
 80018fc:	490c      	ldr	r1, [pc, #48]	@ (8001930 <main+0x92c>)
 80018fe:	480e      	ldr	r0, [pc, #56]	@ (8001938 <main+0x934>)
 8001900:	f001 fb5a 	bl	8002fb8 <HAL_CAN_AddTxMessage>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <main+0x90a>
						!= HAL_OK)
					Error_Handler();
 800190a:	f000 ff23 	bl	8002754 <Error_Handler>
			for (int packet = 0; packet < 3; packet++) {
 800190e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001910:	3301      	adds	r3, #1
 8001912:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001914:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001916:	2b02      	cmp	r3, #2
 8001918:	ddb9      	ble.n	800188e <main+0x88a>
			}

			for (int packet = 0; packet < 3; packet++) {
 800191a:	2300      	movs	r3, #0
 800191c:	677b      	str	r3, [r7, #116]	@ 0x74
 800191e:	e04a      	b.n	80019b6 <main+0x9b2>
				for (int i = 0; i < 6; i++) {
 8001920:	2300      	movs	r3, #0
 8001922:	673b      	str	r3, [r7, #112]	@ 0x70
 8001924:	e024      	b.n	8001970 <main+0x96c>
 8001926:	bf00      	nop
 8001928:	200001a8 	.word	0x200001a8
 800192c:	200001bc 	.word	0x200001bc
 8001930:	20000190 	.word	0x20000190
 8001934:	200001b0 	.word	0x200001b0
 8001938:	20000028 	.word	0x20000028
 800193c:	200001b7 	.word	0x200001b7
 8001940:	200001c0 	.word	0x200001c0
 8001944:	200001b8 	.word	0x200001b8
					txData[i] = cellBytes2[packet * 6 + i];
 8001948:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800194a:	4613      	mov	r3, r2
 800194c:	005b      	lsls	r3, r3, #1
 800194e:	4413      	add	r3, r2
 8001950:	005b      	lsls	r3, r3, #1
 8001952:	461a      	mov	r2, r3
 8001954:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001956:	4413      	add	r3, r2
 8001958:	33d0      	adds	r3, #208	@ 0xd0
 800195a:	443b      	add	r3, r7
 800195c:	f813 1ca4 	ldrb.w	r1, [r3, #-164]
 8001960:	4a3f      	ldr	r2, [pc, #252]	@ (8001a60 <main+0xa5c>)
 8001962:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001964:	4413      	add	r3, r2
 8001966:	460a      	mov	r2, r1
 8001968:	701a      	strb	r2, [r3, #0]
				for (int i = 0; i < 6; i++) {
 800196a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800196c:	3301      	adds	r3, #1
 800196e:	673b      	str	r3, [r7, #112]	@ 0x70
 8001970:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001972:	2b05      	cmp	r3, #5
 8001974:	dde8      	ble.n	8001948 <main+0x944>
				}
				txData[6] = 0xC0 + packet; // etiqueta para Self Test 2 LTC2
 8001976:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001978:	b2db      	uxtb	r3, r3
 800197a:	3b40      	subs	r3, #64	@ 0x40
 800197c:	b2da      	uxtb	r2, r3
 800197e:	4b38      	ldr	r3, [pc, #224]	@ (8001a60 <main+0xa5c>)
 8001980:	719a      	strb	r2, [r3, #6]
				txData[7] = 0;
 8001982:	4b37      	ldr	r3, [pc, #220]	@ (8001a60 <main+0xa5c>)
 8001984:	2200      	movs	r2, #0
 8001986:	71da      	strb	r2, [r3, #7]

				txHeader.StdId = moduleID + 115 + packet;
 8001988:	4b36      	ldr	r3, [pc, #216]	@ (8001a64 <main+0xa60>)
 800198a:	881b      	ldrh	r3, [r3, #0]
 800198c:	f103 0273 	add.w	r2, r3, #115	@ 0x73
 8001990:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001992:	4413      	add	r3, r2
 8001994:	461a      	mov	r2, r3
 8001996:	4b34      	ldr	r3, [pc, #208]	@ (8001a68 <main+0xa64>)
 8001998:	601a      	str	r2, [r3, #0]

				if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &TxMailBox)
 800199a:	4b34      	ldr	r3, [pc, #208]	@ (8001a6c <main+0xa68>)
 800199c:	4a30      	ldr	r2, [pc, #192]	@ (8001a60 <main+0xa5c>)
 800199e:	4932      	ldr	r1, [pc, #200]	@ (8001a68 <main+0xa64>)
 80019a0:	4833      	ldr	r0, [pc, #204]	@ (8001a70 <main+0xa6c>)
 80019a2:	f001 fb09 	bl	8002fb8 <HAL_CAN_AddTxMessage>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <main+0x9ac>
						!= HAL_OK)
					Error_Handler();
 80019ac:	f000 fed2 	bl	8002754 <Error_Handler>
			for (int packet = 0; packet < 3; packet++) {
 80019b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80019b2:	3301      	adds	r3, #1
 80019b4:	677b      	str	r3, [r7, #116]	@ 0x74
 80019b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80019b8:	2b02      	cmp	r3, #2
 80019ba:	ddb1      	ble.n	8001920 <main+0x91c>
 80019bc:	f7ff bbe8 	b.w	8001190 <main+0x18c>
			}

		} else if (sendSensorROMs) {
 80019c0:	4b2c      	ldr	r3, [pc, #176]	@ (8001a74 <main+0xa70>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d045      	beq.n	8001a56 <main+0xa52>
			sendSensorROMs = false;
 80019ca:	4b2a      	ldr	r3, [pc, #168]	@ (8001a74 <main+0xa70>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	701a      	strb	r2, [r3, #0]

			for (int i = 0; i < sensor_count; i++) {
 80019d0:	2300      	movs	r3, #0
 80019d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80019d4:	e037      	b.n	8001a46 <main+0xa42>
				for (int j = 0; j < 8; j++) {
 80019d6:	2300      	movs	r3, #0
 80019d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80019da:	e00e      	b.n	80019fa <main+0x9f6>
					txData[j] = device[i][j];
 80019dc:	4a26      	ldr	r2, [pc, #152]	@ (8001a78 <main+0xa74>)
 80019de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80019e0:	00db      	lsls	r3, r3, #3
 80019e2:	441a      	add	r2, r3
 80019e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80019e6:	4413      	add	r3, r2
 80019e8:	7819      	ldrb	r1, [r3, #0]
 80019ea:	4a1d      	ldr	r2, [pc, #116]	@ (8001a60 <main+0xa5c>)
 80019ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80019ee:	4413      	add	r3, r2
 80019f0:	460a      	mov	r2, r1
 80019f2:	701a      	strb	r2, [r3, #0]
				for (int j = 0; j < 8; j++) {
 80019f4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80019f6:	3301      	adds	r3, #1
 80019f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80019fa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80019fc:	2b07      	cmp	r3, #7
 80019fe:	dded      	ble.n	80019dc <main+0x9d8>
				}

				txHeader.DLC = 8;
 8001a00:	4b19      	ldr	r3, [pc, #100]	@ (8001a68 <main+0xa64>)
 8001a02:	2208      	movs	r2, #8
 8001a04:	611a      	str	r2, [r3, #16]
				txHeader.IDE = CAN_ID_STD;
 8001a06:	4b18      	ldr	r3, [pc, #96]	@ (8001a68 <main+0xa64>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	609a      	str	r2, [r3, #8]
				txHeader.RTR = CAN_RTR_DATA;
 8001a0c:	4b16      	ldr	r3, [pc, #88]	@ (8001a68 <main+0xa64>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	60da      	str	r2, [r3, #12]
				txHeader.StdId = moduleID + 500 + i;
 8001a12:	4b14      	ldr	r3, [pc, #80]	@ (8001a64 <main+0xa60>)
 8001a14:	881b      	ldrh	r3, [r3, #0]
 8001a16:	f503 72fa 	add.w	r2, r3, #500	@ 0x1f4
 8001a1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001a1c:	4413      	add	r3, r2
 8001a1e:	461a      	mov	r2, r3
 8001a20:	4b11      	ldr	r3, [pc, #68]	@ (8001a68 <main+0xa64>)
 8001a22:	601a      	str	r2, [r3, #0]

				if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &TxMailBox)
 8001a24:	4b11      	ldr	r3, [pc, #68]	@ (8001a6c <main+0xa68>)
 8001a26:	4a0e      	ldr	r2, [pc, #56]	@ (8001a60 <main+0xa5c>)
 8001a28:	490f      	ldr	r1, [pc, #60]	@ (8001a68 <main+0xa64>)
 8001a2a:	4811      	ldr	r0, [pc, #68]	@ (8001a70 <main+0xa6c>)
 8001a2c:	f001 fac4 	bl	8002fb8 <HAL_CAN_AddTxMessage>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <main+0xa36>
						!= HAL_OK) {
					Error_Handler();
 8001a36:	f000 fe8d 	bl	8002754 <Error_Handler>
				}

				HAL_Delay(1);
 8001a3a:	2001      	movs	r0, #1
 8001a3c:	f001 f890 	bl	8002b60 <HAL_Delay>
			for (int i = 0; i < sensor_count; i++) {
 8001a40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001a42:	3301      	adds	r3, #1
 8001a44:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001a46:	4b0d      	ldr	r3, [pc, #52]	@ (8001a7c <main+0xa78>)
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	dbc1      	blt.n	80019d6 <main+0x9d2>
 8001a52:	f7ff bb9d 	b.w	8001190 <main+0x18c>
			}
		}

		else {
			HAL_Delay(4);
 8001a56:	2004      	movs	r0, #4
 8001a58:	f001 f882 	bl	8002b60 <HAL_Delay>
	while (1) {
 8001a5c:	f7ff bb98 	b.w	8001190 <main+0x18c>
 8001a60:	200001a8 	.word	0x200001a8
 8001a64:	200001bc 	.word	0x200001bc
 8001a68:	20000190 	.word	0x20000190
 8001a6c:	200001b0 	.word	0x200001b0
 8001a70:	20000028 	.word	0x20000028
 8001a74:	200001b9 	.word	0x200001b9
 8001a78:	200002ac 	.word	0x200002ac
 8001a7c:	200002a9 	.word	0x200002a9

08001a80 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b090      	sub	sp, #64	@ 0x40
 8001a84:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001a86:	f107 0318 	add.w	r3, r7, #24
 8001a8a:	2228      	movs	r2, #40	@ 0x28
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f003 ff1e 	bl	80058d0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001a94:	1d3b      	adds	r3, r7, #4
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
 8001a9a:	605a      	str	r2, [r3, #4]
 8001a9c:	609a      	str	r2, [r3, #8]
 8001a9e:	60da      	str	r2, [r3, #12]
 8001aa0:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001aaa:	2310      	movs	r3, #16
 8001aac:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001aae:	2302      	movs	r3, #2
 8001ab0:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001ab6:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8001aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001abc:	f107 0318 	add.w	r3, r7, #24
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f002 f973 	bl	8003dac <HAL_RCC_OscConfig>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <SystemClock_Config+0x50>
		Error_Handler();
 8001acc:	f000 fe42 	bl	8002754 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001ad0:	230f      	movs	r3, #15
 8001ad2:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ad4:	2302      	movs	r3, #2
 8001ad6:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8001adc:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001ae0:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8001ae2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001ae6:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001ae8:	1d3b      	adds	r3, r7, #4
 8001aea:	2102      	movs	r1, #2
 8001aec:	4618      	mov	r0, r3
 8001aee:	f002 fbdf 	bl	80042b0 <HAL_RCC_ClockConfig>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <SystemClock_Config+0x7c>
		Error_Handler();
 8001af8:	f000 fe2c 	bl	8002754 <Error_Handler>
	}
}
 8001afc:	bf00      	nop
 8001afe:	3740      	adds	r7, #64	@ 0x40
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <MX_CAN_Init>:
/**
 * @brief CAN Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN_Init(void) {
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08a      	sub	sp, #40	@ 0x28
 8001b08:	af00      	add	r7, sp, #0
	/* USER CODE END CAN_Init 0 */

	/* USER CODE BEGIN CAN_Init 1 */

	/* USER CODE END CAN_Init 1 */
	hcan.Instance = CAN1;
 8001b0a:	4b25      	ldr	r3, [pc, #148]	@ (8001ba0 <MX_CAN_Init+0x9c>)
 8001b0c:	4a25      	ldr	r2, [pc, #148]	@ (8001ba4 <MX_CAN_Init+0xa0>)
 8001b0e:	601a      	str	r2, [r3, #0]
	hcan.Init.Prescaler = 2;
 8001b10:	4b23      	ldr	r3, [pc, #140]	@ (8001ba0 <MX_CAN_Init+0x9c>)
 8001b12:	2202      	movs	r2, #2
 8001b14:	605a      	str	r2, [r3, #4]
	hcan.Init.Mode = CAN_MODE_NORMAL;
 8001b16:	4b22      	ldr	r3, [pc, #136]	@ (8001ba0 <MX_CAN_Init+0x9c>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	609a      	str	r2, [r3, #8]
	hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001b1c:	4b20      	ldr	r3, [pc, #128]	@ (8001ba0 <MX_CAN_Init+0x9c>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	60da      	str	r2, [r3, #12]
	hcan.Init.TimeSeg1 = CAN_BS1_4TQ;
 8001b22:	4b1f      	ldr	r3, [pc, #124]	@ (8001ba0 <MX_CAN_Init+0x9c>)
 8001b24:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001b28:	611a      	str	r2, [r3, #16]
	hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 8001b2a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ba0 <MX_CAN_Init+0x9c>)
 8001b2c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001b30:	615a      	str	r2, [r3, #20]
	hcan.Init.TimeTriggeredMode = DISABLE;
 8001b32:	4b1b      	ldr	r3, [pc, #108]	@ (8001ba0 <MX_CAN_Init+0x9c>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	761a      	strb	r2, [r3, #24]
	hcan.Init.AutoBusOff = DISABLE;
 8001b38:	4b19      	ldr	r3, [pc, #100]	@ (8001ba0 <MX_CAN_Init+0x9c>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	765a      	strb	r2, [r3, #25]
	hcan.Init.AutoWakeUp = DISABLE;
 8001b3e:	4b18      	ldr	r3, [pc, #96]	@ (8001ba0 <MX_CAN_Init+0x9c>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	769a      	strb	r2, [r3, #26]
	hcan.Init.AutoRetransmission = DISABLE;
 8001b44:	4b16      	ldr	r3, [pc, #88]	@ (8001ba0 <MX_CAN_Init+0x9c>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	76da      	strb	r2, [r3, #27]
	hcan.Init.ReceiveFifoLocked = DISABLE;
 8001b4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ba0 <MX_CAN_Init+0x9c>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	771a      	strb	r2, [r3, #28]
	hcan.Init.TransmitFifoPriority = DISABLE;
 8001b50:	4b13      	ldr	r3, [pc, #76]	@ (8001ba0 <MX_CAN_Init+0x9c>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan) != HAL_OK) {
 8001b56:	4812      	ldr	r0, [pc, #72]	@ (8001ba0 <MX_CAN_Init+0x9c>)
 8001b58:	f001 f826 	bl	8002ba8 <HAL_CAN_Init>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <MX_CAN_Init+0x62>
		Error_Handler();
 8001b62:	f000 fdf7 	bl	8002754 <Error_Handler>
	}
	/* USER CODE BEGIN CAN_Init 2 */
	CAN_FilterTypeDef canfilterconfig;

	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8001b66:	2301      	movs	r3, #1
 8001b68:	623b      	str	r3, [r7, #32]
	canfilterconfig.FilterBank = 0;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	617b      	str	r3, [r7, #20]
	canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	613b      	str	r3, [r7, #16]
	canfilterconfig.FilterIdHigh = 0;
 8001b72:	2300      	movs	r3, #0
 8001b74:	603b      	str	r3, [r7, #0]
	canfilterconfig.FilterIdLow = 0;
 8001b76:	2300      	movs	r3, #0
 8001b78:	607b      	str	r3, [r7, #4]
	canfilterconfig.FilterMaskIdHigh = 0;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	60bb      	str	r3, [r7, #8]
	canfilterconfig.FilterMaskIdLow = 0;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	60fb      	str	r3, [r7, #12]
	canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001b82:	2300      	movs	r3, #0
 8001b84:	61bb      	str	r3, [r7, #24]
	canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001b86:	2301      	movs	r3, #1
 8001b88:	61fb      	str	r3, [r7, #28]
	canfilterconfig.SlaveStartFilterBank = 0;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	627b      	str	r3, [r7, #36]	@ 0x24

	HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 8001b8e:	463b      	mov	r3, r7
 8001b90:	4619      	mov	r1, r3
 8001b92:	4803      	ldr	r0, [pc, #12]	@ (8001ba0 <MX_CAN_Init+0x9c>)
 8001b94:	f001 f903 	bl	8002d9e <HAL_CAN_ConfigFilter>

	/* USER CODE END CAN_Init 2 */

}
 8001b98:	bf00      	nop
 8001b9a:	3728      	adds	r7, #40	@ 0x28
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	20000028 	.word	0x20000028
 8001ba4:	40006400 	.word	0x40006400

08001ba8 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8001bac:	4b17      	ldr	r3, [pc, #92]	@ (8001c0c <MX_SPI1_Init+0x64>)
 8001bae:	4a18      	ldr	r2, [pc, #96]	@ (8001c10 <MX_SPI1_Init+0x68>)
 8001bb0:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8001bb2:	4b16      	ldr	r3, [pc, #88]	@ (8001c0c <MX_SPI1_Init+0x64>)
 8001bb4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001bb8:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001bba:	4b14      	ldr	r3, [pc, #80]	@ (8001c0c <MX_SPI1_Init+0x64>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001bc0:	4b12      	ldr	r3, [pc, #72]	@ (8001c0c <MX_SPI1_Init+0x64>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001bc6:	4b11      	ldr	r3, [pc, #68]	@ (8001c0c <MX_SPI1_Init+0x64>)
 8001bc8:	2202      	movs	r2, #2
 8001bca:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001bcc:	4b0f      	ldr	r3, [pc, #60]	@ (8001c0c <MX_SPI1_Init+0x64>)
 8001bce:	2201      	movs	r2, #1
 8001bd0:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8001bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8001c0c <MX_SPI1_Init+0x64>)
 8001bd4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001bd8:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001bda:	4b0c      	ldr	r3, [pc, #48]	@ (8001c0c <MX_SPI1_Init+0x64>)
 8001bdc:	2218      	movs	r2, #24
 8001bde:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001be0:	4b0a      	ldr	r3, [pc, #40]	@ (8001c0c <MX_SPI1_Init+0x64>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001be6:	4b09      	ldr	r3, [pc, #36]	@ (8001c0c <MX_SPI1_Init+0x64>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bec:	4b07      	ldr	r3, [pc, #28]	@ (8001c0c <MX_SPI1_Init+0x64>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 10;
 8001bf2:	4b06      	ldr	r3, [pc, #24]	@ (8001c0c <MX_SPI1_Init+0x64>)
 8001bf4:	220a      	movs	r2, #10
 8001bf6:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8001bf8:	4804      	ldr	r0, [pc, #16]	@ (8001c0c <MX_SPI1_Init+0x64>)
 8001bfa:	f002 fcb5 	bl	8004568 <HAL_SPI_Init>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <MX_SPI1_Init+0x60>
		Error_Handler();
 8001c04:	f000 fda6 	bl	8002754 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8001c08:	bf00      	nop
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	20000050 	.word	0x20000050
 8001c10:	40013000 	.word	0x40013000

08001c14 <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8001c14:	b580      	push	{r7, lr}
 8001c16:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8001c18:	4b17      	ldr	r3, [pc, #92]	@ (8001c78 <MX_SPI2_Init+0x64>)
 8001c1a:	4a18      	ldr	r2, [pc, #96]	@ (8001c7c <MX_SPI2_Init+0x68>)
 8001c1c:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001c1e:	4b16      	ldr	r3, [pc, #88]	@ (8001c78 <MX_SPI2_Init+0x64>)
 8001c20:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c24:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001c26:	4b14      	ldr	r3, [pc, #80]	@ (8001c78 <MX_SPI2_Init+0x64>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c2c:	4b12      	ldr	r3, [pc, #72]	@ (8001c78 <MX_SPI2_Init+0x64>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001c32:	4b11      	ldr	r3, [pc, #68]	@ (8001c78 <MX_SPI2_Init+0x64>)
 8001c34:	2202      	movs	r2, #2
 8001c36:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001c38:	4b0f      	ldr	r3, [pc, #60]	@ (8001c78 <MX_SPI2_Init+0x64>)
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8001c3e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c78 <MX_SPI2_Init+0x64>)
 8001c40:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c44:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001c46:	4b0c      	ldr	r3, [pc, #48]	@ (8001c78 <MX_SPI2_Init+0x64>)
 8001c48:	2218      	movs	r2, #24
 8001c4a:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c4c:	4b0a      	ldr	r3, [pc, #40]	@ (8001c78 <MX_SPI2_Init+0x64>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c52:	4b09      	ldr	r3, [pc, #36]	@ (8001c78 <MX_SPI2_Init+0x64>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c58:	4b07      	ldr	r3, [pc, #28]	@ (8001c78 <MX_SPI2_Init+0x64>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 10;
 8001c5e:	4b06      	ldr	r3, [pc, #24]	@ (8001c78 <MX_SPI2_Init+0x64>)
 8001c60:	220a      	movs	r2, #10
 8001c62:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 8001c64:	4804      	ldr	r0, [pc, #16]	@ (8001c78 <MX_SPI2_Init+0x64>)
 8001c66:	f002 fc7f 	bl	8004568 <HAL_SPI_Init>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <MX_SPI2_Init+0x60>
		Error_Handler();
 8001c70:	f000 fd70 	bl	8002754 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8001c74:	bf00      	nop
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	200000a8 	.word	0x200000a8
 8001c7c:	40003800 	.word	0x40003800

08001c80 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b086      	sub	sp, #24
 8001c84:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001c86:	f107 0308 	add.w	r3, r7, #8
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	601a      	str	r2, [r3, #0]
 8001c8e:	605a      	str	r2, [r3, #4]
 8001c90:	609a      	str	r2, [r3, #8]
 8001c92:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001c94:	463b      	mov	r3, r7
 8001c96:	2200      	movs	r2, #0
 8001c98:	601a      	str	r2, [r3, #0]
 8001c9a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001c9c:	4b1e      	ldr	r3, [pc, #120]	@ (8001d18 <MX_TIM1_Init+0x98>)
 8001c9e:	4a1f      	ldr	r2, [pc, #124]	@ (8001d1c <MX_TIM1_Init+0x9c>)
 8001ca0:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 16 - 1;
 8001ca2:	4b1d      	ldr	r3, [pc, #116]	@ (8001d18 <MX_TIM1_Init+0x98>)
 8001ca4:	220f      	movs	r2, #15
 8001ca6:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca8:	4b1b      	ldr	r3, [pc, #108]	@ (8001d18 <MX_TIM1_Init+0x98>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 8001cae:	4b1a      	ldr	r3, [pc, #104]	@ (8001d18 <MX_TIM1_Init+0x98>)
 8001cb0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cb4:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cb6:	4b18      	ldr	r3, [pc, #96]	@ (8001d18 <MX_TIM1_Init+0x98>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001cbc:	4b16      	ldr	r3, [pc, #88]	@ (8001d18 <MX_TIM1_Init+0x98>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cc2:	4b15      	ldr	r3, [pc, #84]	@ (8001d18 <MX_TIM1_Init+0x98>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8001cc8:	4813      	ldr	r0, [pc, #76]	@ (8001d18 <MX_TIM1_Init+0x98>)
 8001cca:	f003 f9e2 	bl	8005092 <HAL_TIM_Base_Init>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d001      	beq.n	8001cd8 <MX_TIM1_Init+0x58>
		Error_Handler();
 8001cd4:	f000 fd3e 	bl	8002754 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cd8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cdc:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8001cde:	f107 0308 	add.w	r3, r7, #8
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	480c      	ldr	r0, [pc, #48]	@ (8001d18 <MX_TIM1_Init+0x98>)
 8001ce6:	f003 fb93 	bl	8005410 <HAL_TIM_ConfigClockSource>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d001      	beq.n	8001cf4 <MX_TIM1_Init+0x74>
		Error_Handler();
 8001cf0:	f000 fd30 	bl	8002754 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001cfc:	463b      	mov	r3, r7
 8001cfe:	4619      	mov	r1, r3
 8001d00:	4805      	ldr	r0, [pc, #20]	@ (8001d18 <MX_TIM1_Init+0x98>)
 8001d02:	f003 fd75 	bl	80057f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <MX_TIM1_Init+0x90>
			!= HAL_OK) {
		Error_Handler();
 8001d0c:	f000 fd22 	bl	8002754 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 8001d10:	bf00      	nop
 8001d12:	3718      	adds	r7, #24
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	20000100 	.word	0x20000100
 8001d1c:	40012c00 	.word	0x40012c00

08001d20 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001d26:	f107 0308 	add.w	r3, r7, #8
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	605a      	str	r2, [r3, #4]
 8001d30:	609a      	str	r2, [r3, #8]
 8001d32:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001d34:	463b      	mov	r3, r7
 8001d36:	2200      	movs	r2, #0
 8001d38:	601a      	str	r2, [r3, #0]
 8001d3a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001d3c:	4b1e      	ldr	r3, [pc, #120]	@ (8001db8 <MX_TIM2_Init+0x98>)
 8001d3e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d42:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 64000 - 1;
 8001d44:	4b1c      	ldr	r3, [pc, #112]	@ (8001db8 <MX_TIM2_Init+0x98>)
 8001d46:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 8001d4a:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d4c:	4b1a      	ldr	r3, [pc, #104]	@ (8001db8 <MX_TIM2_Init+0x98>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 65535;
 8001d52:	4b19      	ldr	r3, [pc, #100]	@ (8001db8 <MX_TIM2_Init+0x98>)
 8001d54:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d58:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d5a:	4b17      	ldr	r3, [pc, #92]	@ (8001db8 <MX_TIM2_Init+0x98>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d60:	4b15      	ldr	r3, [pc, #84]	@ (8001db8 <MX_TIM2_Init+0x98>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001d66:	4814      	ldr	r0, [pc, #80]	@ (8001db8 <MX_TIM2_Init+0x98>)
 8001d68:	f003 f993 	bl	8005092 <HAL_TIM_Base_Init>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <MX_TIM2_Init+0x56>
		Error_Handler();
 8001d72:	f000 fcef 	bl	8002754 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d76:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d7a:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001d7c:	f107 0308 	add.w	r3, r7, #8
 8001d80:	4619      	mov	r1, r3
 8001d82:	480d      	ldr	r0, [pc, #52]	@ (8001db8 <MX_TIM2_Init+0x98>)
 8001d84:	f003 fb44 	bl	8005410 <HAL_TIM_ConfigClockSource>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <MX_TIM2_Init+0x72>
		Error_Handler();
 8001d8e:	f000 fce1 	bl	8002754 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d92:	2300      	movs	r3, #0
 8001d94:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d96:	2300      	movs	r3, #0
 8001d98:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001d9a:	463b      	mov	r3, r7
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	4806      	ldr	r0, [pc, #24]	@ (8001db8 <MX_TIM2_Init+0x98>)
 8001da0:	f003 fd26 	bl	80057f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001da4:	4603      	mov	r3, r0
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d001      	beq.n	8001dae <MX_TIM2_Init+0x8e>
			!= HAL_OK) {
		Error_Handler();
 8001daa:	f000 fcd3 	bl	8002754 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8001dae:	bf00      	nop
 8001db0:	3718      	adds	r7, #24
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	20000148 	.word	0x20000148

08001dbc <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b088      	sub	sp, #32
 8001dc0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001dc2:	f107 0310 	add.w	r3, r7, #16
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	601a      	str	r2, [r3, #0]
 8001dca:	605a      	str	r2, [r3, #4]
 8001dcc:	609a      	str	r2, [r3, #8]
 8001dce:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001dd0:	4b32      	ldr	r3, [pc, #200]	@ (8001e9c <MX_GPIO_Init+0xe0>)
 8001dd2:	699b      	ldr	r3, [r3, #24]
 8001dd4:	4a31      	ldr	r2, [pc, #196]	@ (8001e9c <MX_GPIO_Init+0xe0>)
 8001dd6:	f043 0320 	orr.w	r3, r3, #32
 8001dda:	6193      	str	r3, [r2, #24]
 8001ddc:	4b2f      	ldr	r3, [pc, #188]	@ (8001e9c <MX_GPIO_Init+0xe0>)
 8001dde:	699b      	ldr	r3, [r3, #24]
 8001de0:	f003 0320 	and.w	r3, r3, #32
 8001de4:	60fb      	str	r3, [r7, #12]
 8001de6:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001de8:	4b2c      	ldr	r3, [pc, #176]	@ (8001e9c <MX_GPIO_Init+0xe0>)
 8001dea:	699b      	ldr	r3, [r3, #24]
 8001dec:	4a2b      	ldr	r2, [pc, #172]	@ (8001e9c <MX_GPIO_Init+0xe0>)
 8001dee:	f043 0304 	orr.w	r3, r3, #4
 8001df2:	6193      	str	r3, [r2, #24]
 8001df4:	4b29      	ldr	r3, [pc, #164]	@ (8001e9c <MX_GPIO_Init+0xe0>)
 8001df6:	699b      	ldr	r3, [r3, #24]
 8001df8:	f003 0304 	and.w	r3, r3, #4
 8001dfc:	60bb      	str	r3, [r7, #8]
 8001dfe:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001e00:	4b26      	ldr	r3, [pc, #152]	@ (8001e9c <MX_GPIO_Init+0xe0>)
 8001e02:	699b      	ldr	r3, [r3, #24]
 8001e04:	4a25      	ldr	r2, [pc, #148]	@ (8001e9c <MX_GPIO_Init+0xe0>)
 8001e06:	f043 0308 	orr.w	r3, r3, #8
 8001e0a:	6193      	str	r3, [r2, #24]
 8001e0c:	4b23      	ldr	r3, [pc, #140]	@ (8001e9c <MX_GPIO_Init+0xe0>)
 8001e0e:	699b      	ldr	r3, [r3, #24]
 8001e10:	f003 0308 	and.w	r3, r3, #8
 8001e14:	607b      	str	r3, [r7, #4]
 8001e16:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, DQ_Pin | GPIO_PIN_10 | GPIO_PIN_15,
 8001e18:	2200      	movs	r2, #0
 8001e1a:	f248 4101 	movw	r1, #33793	@ 0x8401
 8001e1e:	4820      	ldr	r0, [pc, #128]	@ (8001ea0 <MX_GPIO_Init+0xe4>)
 8001e20:	f001 ffab 	bl	8003d7a <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001e24:	2201      	movs	r2, #1
 8001e26:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001e2a:	481e      	ldr	r0, [pc, #120]	@ (8001ea4 <MX_GPIO_Init+0xe8>)
 8001e2c:	f001 ffa5 	bl	8003d7a <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001e30:	2201      	movs	r2, #1
 8001e32:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e36:	481a      	ldr	r0, [pc, #104]	@ (8001ea0 <MX_GPIO_Init+0xe4>)
 8001e38:	f001 ff9f 	bl	8003d7a <HAL_GPIO_WritePin>

	/*Configure GPIO pins : DQ_Pin PA8 PA10 PA15 */
	GPIO_InitStruct.Pin = DQ_Pin | GPIO_PIN_8 | GPIO_PIN_10 | GPIO_PIN_15;
 8001e3c:	f248 5301 	movw	r3, #34049	@ 0x8501
 8001e40:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e42:	2301      	movs	r3, #1
 8001e44:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e46:	2300      	movs	r3, #0
 8001e48:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e4a:	2302      	movs	r3, #2
 8001e4c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e4e:	f107 0310 	add.w	r3, r7, #16
 8001e52:	4619      	mov	r1, r3
 8001e54:	4812      	ldr	r0, [pc, #72]	@ (8001ea0 <MX_GPIO_Init+0xe4>)
 8001e56:	f001 fdf5 	bl	8003a44 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB10 PB7 PB8 PB9 */
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9;
 8001e5a:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 8001e5e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e60:	2300      	movs	r3, #0
 8001e62:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e64:	2301      	movs	r3, #1
 8001e66:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e68:	f107 0310 	add.w	r3, r7, #16
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	480d      	ldr	r0, [pc, #52]	@ (8001ea4 <MX_GPIO_Init+0xe8>)
 8001e70:	f001 fde8 	bl	8003a44 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB12 */
	GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001e74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e78:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e82:	2302      	movs	r3, #2
 8001e84:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e86:	f107 0310 	add.w	r3, r7, #16
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4805      	ldr	r0, [pc, #20]	@ (8001ea4 <MX_GPIO_Init+0xe8>)
 8001e8e:	f001 fdd9 	bl	8003a44 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001e92:	bf00      	nop
 8001e94:	3720      	adds	r7, #32
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40021000 	.word	0x40021000
 8001ea0:	40010800 	.word	0x40010800
 8001ea4:	40010c00 	.word	0x40010c00

08001ea8 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b08c      	sub	sp, #48	@ 0x30
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef rxHeader;
	uint8_t rxData[8];

	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, rxData) != HAL_OK) {
 8001eb0:	f107 0308 	add.w	r3, r7, #8
 8001eb4:	f107 0210 	add.w	r2, r7, #16
 8001eb8:	2100      	movs	r1, #0
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f001 f94b 	bl	8003156 <HAL_CAN_GetRxMessage>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <HAL_CAN_RxFifo0MsgPendingCallback+0x22>
		// Reception error
		Error_Handler();
 8001ec6:	f000 fc45 	bl	8002754 <Error_Handler>
	}

// Process received data
	uint32_t rxPacketID = rxHeader.StdId;
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (USE_29BIT_IDS) {
		rxPacketID = rxHeader.ExtId;
	}

	if (rxPacketID == moduleID) {
 8001ece:	4b24      	ldr	r3, [pc, #144]	@ (8001f60 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 8001ed0:	881b      	ldrh	r3, [r3, #0]
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d10a      	bne.n	8001ef0 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>
		shuntVoltage = (rxData[0] << 8) + rxData[1];
 8001eda:	7a3b      	ldrb	r3, [r7, #8]
 8001edc:	021b      	lsls	r3, r3, #8
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	7a7a      	ldrb	r2, [r7, #9]
 8001ee2:	4413      	add	r3, r2
 8001ee4:	b29a      	uxth	r2, r3
 8001ee6:	4b1f      	ldr	r3, [pc, #124]	@ (8001f64 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 8001ee8:	801a      	strh	r2, [r3, #0]
		voltagesRequested = true;
 8001eea:	4b1f      	ldr	r3, [pc, #124]	@ (8001f68 <HAL_CAN_RxFifo0MsgPendingCallback+0xc0>)
 8001eec:	2201      	movs	r2, #1
 8001eee:	701a      	strb	r2, [r3, #0]
	}

	if (rxPacketID == moduleID + 20) {
 8001ef0:	4b1b      	ldr	r3, [pc, #108]	@ (8001f60 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 8001ef2:	881b      	ldrh	r3, [r3, #0]
 8001ef4:	f103 0214 	add.w	r2, r3, #20
 8001ef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001efa:	429a      	cmp	r2, r3
 8001efc:	d102      	bne.n	8001f04 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>
		temperaturesRequested = true;
 8001efe:	4b1b      	ldr	r3, [pc, #108]	@ (8001f6c <HAL_CAN_RxFifo0MsgPendingCallback+0xc4>)
 8001f00:	2201      	movs	r2, #1
 8001f02:	701a      	strb	r2, [r3, #0]
	}

	if (rxPacketID == moduleID + 25) {
 8001f04:	4b16      	ldr	r3, [pc, #88]	@ (8001f60 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 8001f06:	881b      	ldrh	r3, [r3, #0]
 8001f08:	f103 0219 	add.w	r2, r3, #25
 8001f0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f0e:	429a      	cmp	r2, r3
 8001f10:	d102      	bne.n	8001f18 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>
		rawValuesRequested = true;
 8001f12:	4b17      	ldr	r3, [pc, #92]	@ (8001f70 <HAL_CAN_RxFifo0MsgPendingCallback+0xc8>)
 8001f14:	2201      	movs	r2, #1
 8001f16:	701a      	strb	r2, [r3, #0]
	}

	if (rxPacketID == moduleID + 200) {
 8001f18:	4b11      	ldr	r3, [pc, #68]	@ (8001f60 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 8001f1a:	881b      	ldrh	r3, [r3, #0]
 8001f1c:	f103 02c8 	add.w	r2, r3, #200	@ 0xc8
 8001f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d102      	bne.n	8001f2c <HAL_CAN_RxFifo0MsgPendingCallback+0x84>
		sendSensorROMs = true;
 8001f26:	4b13      	ldr	r3, [pc, #76]	@ (8001f74 <HAL_CAN_RxFifo0MsgPendingCallback+0xcc>)
 8001f28:	2201      	movs	r2, #1
 8001f2a:	701a      	strb	r2, [r3, #0]
	}

	if (rxPacketID == moduleID + 15) {
 8001f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001f60 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 8001f2e:	881b      	ldrh	r3, [r3, #0]
 8001f30:	f103 020f 	add.w	r2, r3, #15
 8001f34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d103      	bne.n	8001f42 <HAL_CAN_RxFifo0MsgPendingCallback+0x9a>
		selfTestRequested = true;
 8001f3a:	4b0f      	ldr	r3, [pc, #60]	@ (8001f78 <HAL_CAN_RxFifo0MsgPendingCallback+0xd0>)
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	701a      	strb	r2, [r3, #0]
	}

	else if (rxPacketID == moduleID + 16) {
		selfTest2Requested = true;
	}
}
 8001f40:	e009      	b.n	8001f56 <HAL_CAN_RxFifo0MsgPendingCallback+0xae>
	else if (rxPacketID == moduleID + 16) {
 8001f42:	4b07      	ldr	r3, [pc, #28]	@ (8001f60 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 8001f44:	881b      	ldrh	r3, [r3, #0]
 8001f46:	f103 0210 	add.w	r2, r3, #16
 8001f4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d102      	bne.n	8001f56 <HAL_CAN_RxFifo0MsgPendingCallback+0xae>
		selfTest2Requested = true;
 8001f50:	4b0a      	ldr	r3, [pc, #40]	@ (8001f7c <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8001f52:	2201      	movs	r2, #1
 8001f54:	701a      	strb	r2, [r3, #0]
}
 8001f56:	bf00      	nop
 8001f58:	3730      	adds	r7, #48	@ 0x30
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	200001bc 	.word	0x200001bc
 8001f64:	2000028c 	.word	0x2000028c
 8001f68:	200001b4 	.word	0x200001b4
 8001f6c:	200001b5 	.word	0x200001b5
 8001f70:	200001b6 	.word	0x200001b6
 8001f74:	200001b9 	.word	0x200001b9
 8001f78:	200001b7 	.word	0x200001b7
 8001f7c:	200001b8 	.word	0x200001b8

08001f80 <GetModuleID>:

void GetModuleID(void) {
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
	uint8_t rotarySwitch = 0;
 8001f86:	2300      	movs	r3, #0
 8001f88:	71fb      	strb	r3, [r7, #7]

	if (MOD_ID_NUM1)
 8001f8a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001f8e:	481c      	ldr	r0, [pc, #112]	@ (8002000 <GetModuleID+0x80>)
 8001f90:	f001 fedc 	bl	8003d4c <HAL_GPIO_ReadPin>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d102      	bne.n	8001fa0 <GetModuleID+0x20>
		rotarySwitch += 1;
 8001f9a:	79fb      	ldrb	r3, [r7, #7]
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	71fb      	strb	r3, [r7, #7]
	if (MOD_ID_NUM2)
 8001fa0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001fa4:	4816      	ldr	r0, [pc, #88]	@ (8002000 <GetModuleID+0x80>)
 8001fa6:	f001 fed1 	bl	8003d4c <HAL_GPIO_ReadPin>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d102      	bne.n	8001fb6 <GetModuleID+0x36>
		rotarySwitch += 2;
 8001fb0:	79fb      	ldrb	r3, [r7, #7]
 8001fb2:	3302      	adds	r3, #2
 8001fb4:	71fb      	strb	r3, [r7, #7]
	if (MOD_ID_NUM4)
 8001fb6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001fba:	4811      	ldr	r0, [pc, #68]	@ (8002000 <GetModuleID+0x80>)
 8001fbc:	f001 fec6 	bl	8003d4c <HAL_GPIO_ReadPin>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d102      	bne.n	8001fcc <GetModuleID+0x4c>
		rotarySwitch += 4;
 8001fc6:	79fb      	ldrb	r3, [r7, #7]
 8001fc8:	3304      	adds	r3, #4
 8001fca:	71fb      	strb	r3, [r7, #7]
	if (MOD_ID_NUM8)
 8001fcc:	2180      	movs	r1, #128	@ 0x80
 8001fce:	480c      	ldr	r0, [pc, #48]	@ (8002000 <GetModuleID+0x80>)
 8001fd0:	f001 febc 	bl	8003d4c <HAL_GPIO_ReadPin>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d102      	bne.n	8001fe0 <GetModuleID+0x60>
		rotarySwitch += 8;
 8001fda:	79fb      	ldrb	r3, [r7, #7]
 8001fdc:	3308      	adds	r3, #8
 8001fde:	71fb      	strb	r3, [r7, #7]

	moduleID = BASE_ID + rotarySwitch * 30; // Atomic enough for 8-bit on STM32F1
 8001fe0:	79fb      	ldrb	r3, [r7, #7]
 8001fe2:	b29b      	uxth	r3, r3
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	0112      	lsls	r2, r2, #4
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	005b      	lsls	r3, r3, #1
 8001fec:	b29b      	uxth	r3, r3
 8001fee:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 8001ff2:	b29a      	uxth	r2, r3
 8001ff4:	4b03      	ldr	r3, [pc, #12]	@ (8002004 <GetModuleID+0x84>)
 8001ff6:	801a      	strh	r2, [r3, #0]
}
 8001ff8:	bf00      	nop
 8001ffa:	3708      	adds	r7, #8
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	40010c00 	.word	0x40010c00
 8002004:	200001bc 	.word	0x200001bc

08002008 <PubModuleID>:

void PubModuleID(void) {
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
	txHeader.DLC = 8;
 800200c:	4b0e      	ldr	r3, [pc, #56]	@ (8002048 <PubModuleID+0x40>)
 800200e:	2208      	movs	r2, #8
 8002010:	611a      	str	r2, [r3, #16]
	txHeader.IDE = CAN_ID_STD;
 8002012:	4b0d      	ldr	r3, [pc, #52]	@ (8002048 <PubModuleID+0x40>)
 8002014:	2200      	movs	r2, #0
 8002016:	609a      	str	r2, [r3, #8]
	txHeader.RTR = CAN_RTR_DATA;
 8002018:	4b0b      	ldr	r3, [pc, #44]	@ (8002048 <PubModuleID+0x40>)
 800201a:	2200      	movs	r2, #0
 800201c:	60da      	str	r2, [r3, #12]
	txHeader.StdId = moduleID;
 800201e:	4b0b      	ldr	r3, [pc, #44]	@ (800204c <PubModuleID+0x44>)
 8002020:	881b      	ldrh	r3, [r3, #0]
 8002022:	461a      	mov	r2, r3
 8002024:	4b08      	ldr	r3, [pc, #32]	@ (8002048 <PubModuleID+0x40>)
 8002026:	601a      	str	r2, [r3, #0]

	if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &TxMailBox) != HAL_OK) {
 8002028:	4b09      	ldr	r3, [pc, #36]	@ (8002050 <PubModuleID+0x48>)
 800202a:	4a0a      	ldr	r2, [pc, #40]	@ (8002054 <PubModuleID+0x4c>)
 800202c:	4906      	ldr	r1, [pc, #24]	@ (8002048 <PubModuleID+0x40>)
 800202e:	480a      	ldr	r0, [pc, #40]	@ (8002058 <PubModuleID+0x50>)
 8002030:	f000 ffc2 	bl	8002fb8 <HAL_CAN_AddTxMessage>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <PubModuleID+0x36>
		Error_Handler();
 800203a:	f000 fb8b 	bl	8002754 <Error_Handler>
	}

	HAL_Delay(1);
 800203e:	2001      	movs	r0, #1
 8002040:	f000 fd8e 	bl	8002b60 <HAL_Delay>
}
 8002044:	bf00      	nop
 8002046:	bd80      	pop	{r7, pc}
 8002048:	20000190 	.word	0x20000190
 800204c:	200001bc 	.word	0x200001bc
 8002050:	200001b0 	.word	0x200001b0
 8002054:	200001a8 	.word	0x200001a8
 8002058:	20000028 	.word	0x20000028

0800205c <TIM2_IRQHandler>:
 __HAL_TIM_SET_COUNTER(&htim1, 0);
 while (__HAL_TIM_GET_COUNTER(&htim1) < us)
 ;
 }*/

void TIM2_IRQHandler(void) {
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim2);
 8002060:	4802      	ldr	r0, [pc, #8]	@ (800206c <TIM2_IRQHandler+0x10>)
 8002062:	f003 f8e5 	bl	8005230 <HAL_TIM_IRQHandler>
}
 8002066:	bf00      	nop
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	20000148 	.word	0x20000148

08002070 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002080:	d108      	bne.n	8002094 <HAL_TIM_PeriodElapsedCallback+0x24>
		HAL_TIM_Base_Stop_IT(&htim2);
 8002082:	4806      	ldr	r0, [pc, #24]	@ (800209c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002084:	f003 f8a6 	bl	80051d4 <HAL_TIM_Base_Stop_IT>
		tempReadReady = 1;
 8002088:	4b05      	ldr	r3, [pc, #20]	@ (80020a0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800208a:	2201      	movs	r2, #1
 800208c:	701a      	strb	r2, [r3, #0]
		tempConversionInProgress = 0;
 800208e:	4b05      	ldr	r3, [pc, #20]	@ (80020a4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002090:	2200      	movs	r2, #0
 8002092:	701a      	strb	r2, [r3, #0]
	}
}
 8002094:	bf00      	nop
 8002096:	3708      	adds	r7, #8
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	20000148 	.word	0x20000148
 80020a0:	200001bb 	.word	0x200001bb
 80020a4:	200001ba 	.word	0x200001ba

080020a8 <SPIWrite>:

void SPIWrite(SPI_HandleTypeDef *hspi, uint8_t cmd) {
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	460b      	mov	r3, r1
 80020b2:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Transmit(hspi, (uint8_t*) &cmd, 1, HAL_MAX_DELAY);
 80020b4:	1cf9      	adds	r1, r7, #3
 80020b6:	f04f 33ff 	mov.w	r3, #4294967295
 80020ba:	2201      	movs	r2, #1
 80020bc:	6878      	ldr	r0, [r7, #4]
 80020be:	f002 fad7 	bl	8004670 <HAL_SPI_Transmit>
}
 80020c2:	bf00      	nop
 80020c4:	3708      	adds	r7, #8
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}

080020ca <waitForADCComplete>:
// Read the data registers
	HAL_SPI_Receive(hspi, buff, numRegisters, HAL_MAX_DELAY);
}

void waitForADCComplete(SPI_HandleTypeDef *hspi, GPIO_TypeDef *cs_port,
		uint16_t cs_pin) {
 80020ca:	b580      	push	{r7, lr}
 80020cc:	b086      	sub	sp, #24
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	60f8      	str	r0, [r7, #12]
 80020d2:	60b9      	str	r1, [r7, #8]
 80020d4:	4613      	mov	r3, r2
 80020d6:	80fb      	strh	r3, [r7, #6]
	uint8_t cmd = 0x40; // PLADC (Poll ADC Conversion Status)
 80020d8:	2340      	movs	r3, #64	@ 0x40
 80020da:	75fb      	strb	r3, [r7, #23]
	uint8_t response = 0x00;
 80020dc:	2300      	movs	r3, #0
 80020de:	75bb      	strb	r3, [r7, #22]

	do {
		HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_RESET);
 80020e0:	88fb      	ldrh	r3, [r7, #6]
 80020e2:	2200      	movs	r2, #0
 80020e4:	4619      	mov	r1, r3
 80020e6:	68b8      	ldr	r0, [r7, #8]
 80020e8:	f001 fe47 	bl	8003d7a <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(hspi, &cmd, 1, HAL_MAX_DELAY);
 80020ec:	f107 0117 	add.w	r1, r7, #23
 80020f0:	f04f 33ff 	mov.w	r3, #4294967295
 80020f4:	2201      	movs	r2, #1
 80020f6:	68f8      	ldr	r0, [r7, #12]
 80020f8:	f002 faba 	bl	8004670 <HAL_SPI_Transmit>
		HAL_SPI_Receive(hspi, &response, 1, HAL_MAX_DELAY);
 80020fc:	f107 0116 	add.w	r1, r7, #22
 8002100:	f04f 33ff 	mov.w	r3, #4294967295
 8002104:	2201      	movs	r2, #1
 8002106:	68f8      	ldr	r0, [r7, #12]
 8002108:	f002 fbf6 	bl	80048f8 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 800210c:	88fb      	ldrh	r3, [r7, #6]
 800210e:	2201      	movs	r2, #1
 8002110:	4619      	mov	r1, r3
 8002112:	68b8      	ldr	r0, [r7, #8]
 8002114:	f001 fe31 	bl	8003d7a <HAL_GPIO_WritePin>
	} while (response == 0x00); // Mientras el ADC esté ocupado
 8002118:	7dbb      	ldrb	r3, [r7, #22]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d0e0      	beq.n	80020e0 <waitForADCComplete+0x16>
}
 800211e:	bf00      	nop
 8002120:	bf00      	nop
 8002122:	3718      	adds	r7, #24
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}

08002128 <readCellValues>:

bool readCellValues(SPI_HandleTypeDef *hspi, GPIO_TypeDef *cs_port,
		uint16_t cs_pin, uint8_t *buff) {
 8002128:	b580      	push	{r7, lr}
 800212a:	b086      	sub	sp, #24
 800212c:	af00      	add	r7, sp, #0
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	603b      	str	r3, [r7, #0]
 8002134:	4613      	mov	r3, r2
 8002136:	80fb      	strh	r3, [r7, #6]
	uint8_t tx[2] = { 0x80, RDCV }; // Address + command
 8002138:	2380      	movs	r3, #128	@ 0x80
 800213a:	753b      	strb	r3, [r7, #20]
 800213c:	2304      	movs	r3, #4
 800213e:	757b      	strb	r3, [r7, #21]
	HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_RESET);
 8002140:	88fb      	ldrh	r3, [r7, #6]
 8002142:	2200      	movs	r2, #0
 8002144:	4619      	mov	r1, r3
 8002146:	68b8      	ldr	r0, [r7, #8]
 8002148:	f001 fe17 	bl	8003d7a <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, tx, 2, HAL_MAX_DELAY);
 800214c:	f107 0114 	add.w	r1, r7, #20
 8002150:	f04f 33ff 	mov.w	r3, #4294967295
 8002154:	2202      	movs	r2, #2
 8002156:	68f8      	ldr	r0, [r7, #12]
 8002158:	f002 fa8a 	bl	8004670 <HAL_SPI_Transmit>
	HAL_SPI_Receive(hspi, buff, 19, HAL_MAX_DELAY);
 800215c:	f04f 33ff 	mov.w	r3, #4294967295
 8002160:	2213      	movs	r2, #19
 8002162:	6839      	ldr	r1, [r7, #0]
 8002164:	68f8      	ldr	r0, [r7, #12]
 8002166:	f002 fbc7 	bl	80048f8 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 800216a:	88fb      	ldrh	r3, [r7, #6]
 800216c:	2201      	movs	r2, #1
 800216e:	4619      	mov	r1, r3
 8002170:	68b8      	ldr	r0, [r7, #8]
 8002172:	f001 fe02 	bl	8003d7a <HAL_GPIO_WritePin>

	uint8_t pec_received = buff[18];
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	7c9b      	ldrb	r3, [r3, #18]
 800217a:	75fb      	strb	r3, [r7, #23]
	uint8_t pec_calc = calculatePEC(buff, 18);
 800217c:	2112      	movs	r1, #18
 800217e:	6838      	ldr	r0, [r7, #0]
 8002180:	f000 f932 	bl	80023e8 <calculatePEC>
 8002184:	4603      	mov	r3, r0
 8002186:	75bb      	strb	r3, [r7, #22]

	return pec_received == pec_calc;
 8002188:	7dfa      	ldrb	r2, [r7, #23]
 800218a:	7dbb      	ldrb	r3, [r7, #22]
 800218c:	429a      	cmp	r2, r3
 800218e:	bf0c      	ite	eq
 8002190:	2301      	moveq	r3, #1
 8002192:	2300      	movne	r3, #0
 8002194:	b2db      	uxtb	r3, r3
}
 8002196:	4618      	mov	r0, r3
 8002198:	3718      	adds	r7, #24
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
	...

080021a0 <decodeCellVoltages>:

void decodeCellVoltages(const uint8_t *cellBytes, uint16_t *voltages_mV,
		int offset, float shuntVoltage, uint32_t *shuntBits) {
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b08c      	sub	sp, #48	@ 0x30
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	60f8      	str	r0, [r7, #12]
 80021a8:	60b9      	str	r1, [r7, #8]
 80021aa:	607a      	str	r2, [r7, #4]
 80021ac:	603b      	str	r3, [r7, #0]
	int correction = (offset == 0) ? LOW_LTC_CORRECTION : HIGH_LTC_CORRECTION;
 80021ae:	2306      	movs	r3, #6
 80021b0:	623b      	str	r3, [r7, #32]

	for (int i = 0; i < 6; i++) {
 80021b2:	2300      	movs	r3, #0
 80021b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80021b6:	e10c      	b.n	80023d2 <decodeCellVoltages+0x232>
		int idx = i * 3;
 80021b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80021ba:	4613      	mov	r3, r2
 80021bc:	005b      	lsls	r3, r3, #1
 80021be:	4413      	add	r3, r2
 80021c0:	61fb      	str	r3, [r7, #28]

		uint16_t adc1 = cellBytes[idx] + ((cellBytes[idx + 1] & 0x0F) << 8);
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	68fa      	ldr	r2, [r7, #12]
 80021c6:	4413      	add	r3, r2
 80021c8:	781b      	ldrb	r3, [r3, #0]
 80021ca:	4619      	mov	r1, r3
 80021cc:	69fb      	ldr	r3, [r7, #28]
 80021ce:	3301      	adds	r3, #1
 80021d0:	68fa      	ldr	r2, [r7, #12]
 80021d2:	4413      	add	r3, r2
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	021b      	lsls	r3, r3, #8
 80021d8:	b29b      	uxth	r3, r3
 80021da:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80021de:	b29b      	uxth	r3, r3
 80021e0:	440b      	add	r3, r1
 80021e2:	837b      	strh	r3, [r7, #26]
		uint16_t adc2 = ((cellBytes[idx + 1] >> 4) & 0x0F)
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	3301      	adds	r3, #1
 80021e8:	68fa      	ldr	r2, [r7, #12]
 80021ea:	4413      	add	r3, r2
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	091b      	lsrs	r3, r3, #4
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	f003 030f 	and.w	r3, r3, #15
 80021f6:	b29a      	uxth	r2, r3
				+ (cellBytes[idx + 2] << 4);
 80021f8:	69fb      	ldr	r3, [r7, #28]
 80021fa:	3302      	adds	r3, #2
 80021fc:	68f9      	ldr	r1, [r7, #12]
 80021fe:	440b      	add	r3, r1
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	011b      	lsls	r3, r3, #4
 8002204:	b29b      	uxth	r3, r3
		uint16_t adc2 = ((cellBytes[idx + 1] >> 4) & 0x0F)
 8002206:	4413      	add	r3, r2
 8002208:	833b      	strh	r3, [r7, #24]

		int c1 = offset + i * 2;
 800220a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800220c:	005b      	lsls	r3, r3, #1
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	4413      	add	r3, r2
 8002212:	617b      	str	r3, [r7, #20]
		int c2 = offset + i * 2 + 1;
 8002214:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002216:	005a      	lsls	r2, r3, #1
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	4413      	add	r3, r2
 800221c:	3301      	adds	r3, #1
 800221e:	613b      	str	r3, [r7, #16]

		float v1 = adc1 * 1.5f;
 8002220:	8b7b      	ldrh	r3, [r7, #26]
 8002222:	4618      	mov	r0, r3
 8002224:	f7fe f84c 	bl	80002c0 <__aeabi_i2f>
 8002228:	4603      	mov	r3, r0
 800222a:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 800222e:	4618      	mov	r0, r3
 8002230:	f7fe f89a 	bl	8000368 <__aeabi_fmul>
 8002234:	4603      	mov	r3, r0
 8002236:	62bb      	str	r3, [r7, #40]	@ 0x28
		float v2 = adc2 * 1.5f;
 8002238:	8b3b      	ldrh	r3, [r7, #24]
 800223a:	4618      	mov	r0, r3
 800223c:	f7fe f840 	bl	80002c0 <__aeabi_i2f>
 8002240:	4603      	mov	r3, r0
 8002242:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 8002246:	4618      	mov	r0, r3
 8002248:	f7fe f88e 	bl	8000368 <__aeabi_fmul>
 800224c:	4603      	mov	r3, r0
 800224e:	627b      	str	r3, [r7, #36]	@ 0x24

		if (v1 > 0) {
 8002250:	f04f 0100 	mov.w	r1, #0
 8002254:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002256:	f7fe fa43 	bl	80006e0 <__aeabi_fcmpgt>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d01f      	beq.n	80022a0 <decodeCellVoltages+0x100>
			v1 += correction;
 8002260:	6a38      	ldr	r0, [r7, #32]
 8002262:	f7fe f82d 	bl	80002c0 <__aeabi_i2f>
 8002266:	4603      	mov	r3, r0
 8002268:	4619      	mov	r1, r3
 800226a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800226c:	f7fd ff74 	bl	8000158 <__addsf3>
 8002270:	4603      	mov	r3, r0
 8002272:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (c1 == 0 || c1 == 12)
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d002      	beq.n	8002280 <decodeCellVoltages+0xe0>
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	2b0c      	cmp	r3, #12
 800227e:	d10f      	bne.n	80022a0 <decodeCellVoltages+0x100>
				v1 -= correction / 2.0f;
 8002280:	6a38      	ldr	r0, [r7, #32]
 8002282:	f7fe f81d 	bl	80002c0 <__aeabi_i2f>
 8002286:	4603      	mov	r3, r0
 8002288:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800228c:	4618      	mov	r0, r3
 800228e:	f7fe f91f 	bl	80004d0 <__aeabi_fdiv>
 8002292:	4603      	mov	r3, r0
 8002294:	4619      	mov	r1, r3
 8002296:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002298:	f7fd ff5c 	bl	8000154 <__aeabi_fsub>
 800229c:	4603      	mov	r3, r0
 800229e:	62bb      	str	r3, [r7, #40]	@ 0x28
		}
		if (v2 > 0) {
 80022a0:	f04f 0100 	mov.w	r1, #0
 80022a4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80022a6:	f7fe fa1b 	bl	80006e0 <__aeabi_fcmpgt>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d01f      	beq.n	80022f0 <decodeCellVoltages+0x150>
			v2 += correction;
 80022b0:	6a38      	ldr	r0, [r7, #32]
 80022b2:	f7fe f805 	bl	80002c0 <__aeabi_i2f>
 80022b6:	4603      	mov	r3, r0
 80022b8:	4619      	mov	r1, r3
 80022ba:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80022bc:	f7fd ff4c 	bl	8000158 <__addsf3>
 80022c0:	4603      	mov	r3, r0
 80022c2:	627b      	str	r3, [r7, #36]	@ 0x24
			if (c2 == 0 || c2 == 12)
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d002      	beq.n	80022d0 <decodeCellVoltages+0x130>
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	2b0c      	cmp	r3, #12
 80022ce:	d10f      	bne.n	80022f0 <decodeCellVoltages+0x150>
				v2 -= correction / 2.0f;
 80022d0:	6a38      	ldr	r0, [r7, #32]
 80022d2:	f7fd fff5 	bl	80002c0 <__aeabi_i2f>
 80022d6:	4603      	mov	r3, r0
 80022d8:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80022dc:	4618      	mov	r0, r3
 80022de:	f7fe f8f7 	bl	80004d0 <__aeabi_fdiv>
 80022e2:	4603      	mov	r3, r0
 80022e4:	4619      	mov	r1, r3
 80022e6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80022e8:	f7fd ff34 	bl	8000154 <__aeabi_fsub>
 80022ec:	4603      	mov	r3, r0
 80022ee:	627b      	str	r3, [r7, #36]	@ 0x24
		}

		voltages_mV[c1] = (v1 <= 5000.0f) ? v1 : 0.0f;
 80022f0:	493c      	ldr	r1, [pc, #240]	@ (80023e4 <decodeCellVoltages+0x244>)
 80022f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80022f4:	f7fe f9e0 	bl	80006b8 <__aeabi_fcmple>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d005      	beq.n	800230a <decodeCellVoltages+0x16a>
 80022fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002300:	f7fe f9f8 	bl	80006f4 <__aeabi_f2uiz>
 8002304:	4603      	mov	r3, r0
 8002306:	b299      	uxth	r1, r3
 8002308:	e000      	b.n	800230c <decodeCellVoltages+0x16c>
 800230a:	2100      	movs	r1, #0
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	005b      	lsls	r3, r3, #1
 8002310:	68ba      	ldr	r2, [r7, #8]
 8002312:	4413      	add	r3, r2
 8002314:	460a      	mov	r2, r1
 8002316:	801a      	strh	r2, [r3, #0]
		voltages_mV[c2] = (v2 <= 5000.0f) ? v2 : 0.0f;
 8002318:	4932      	ldr	r1, [pc, #200]	@ (80023e4 <decodeCellVoltages+0x244>)
 800231a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800231c:	f7fe f9cc 	bl	80006b8 <__aeabi_fcmple>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d005      	beq.n	8002332 <decodeCellVoltages+0x192>
 8002326:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002328:	f7fe f9e4 	bl	80006f4 <__aeabi_f2uiz>
 800232c:	4603      	mov	r3, r0
 800232e:	b299      	uxth	r1, r3
 8002330:	e000      	b.n	8002334 <decodeCellVoltages+0x194>
 8002332:	2100      	movs	r1, #0
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	005b      	lsls	r3, r3, #1
 8002338:	68ba      	ldr	r2, [r7, #8]
 800233a:	4413      	add	r3, r2
 800233c:	460a      	mov	r2, r1
 800233e:	801a      	strh	r2, [r3, #0]

		if (v1 > shuntVoltage && shuntVoltage > 0)
 8002340:	6839      	ldr	r1, [r7, #0]
 8002342:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002344:	f7fe f9cc 	bl	80006e0 <__aeabi_fcmpgt>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d011      	beq.n	8002372 <decodeCellVoltages+0x1d2>
 800234e:	f04f 0100 	mov.w	r1, #0
 8002352:	6838      	ldr	r0, [r7, #0]
 8002354:	f7fe f9c4 	bl	80006e0 <__aeabi_fcmpgt>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d009      	beq.n	8002372 <decodeCellVoltages+0x1d2>
			*shuntBits |= (1 << c1);
 800235e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	2101      	movs	r1, #1
 8002364:	697a      	ldr	r2, [r7, #20]
 8002366:	fa01 f202 	lsl.w	r2, r1, r2
 800236a:	431a      	orrs	r2, r3
 800236c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	e009      	b.n	8002386 <decodeCellVoltages+0x1e6>
		else
			*shuntBits &= ~(1 << c1);
 8002372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	2101      	movs	r1, #1
 8002378:	697a      	ldr	r2, [r7, #20]
 800237a:	fa01 f202 	lsl.w	r2, r1, r2
 800237e:	43d2      	mvns	r2, r2
 8002380:	401a      	ands	r2, r3
 8002382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002384:	601a      	str	r2, [r3, #0]

		if (v2 > shuntVoltage && shuntVoltage > 0)
 8002386:	6839      	ldr	r1, [r7, #0]
 8002388:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800238a:	f7fe f9a9 	bl	80006e0 <__aeabi_fcmpgt>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d011      	beq.n	80023b8 <decodeCellVoltages+0x218>
 8002394:	f04f 0100 	mov.w	r1, #0
 8002398:	6838      	ldr	r0, [r7, #0]
 800239a:	f7fe f9a1 	bl	80006e0 <__aeabi_fcmpgt>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d009      	beq.n	80023b8 <decodeCellVoltages+0x218>
			*shuntBits |= (1 << c2);
 80023a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2101      	movs	r1, #1
 80023aa:	693a      	ldr	r2, [r7, #16]
 80023ac:	fa01 f202 	lsl.w	r2, r1, r2
 80023b0:	431a      	orrs	r2, r3
 80023b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023b4:	601a      	str	r2, [r3, #0]
 80023b6:	e009      	b.n	80023cc <decodeCellVoltages+0x22c>
		else
			*shuntBits &= ~(1 << c2);
 80023b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2101      	movs	r1, #1
 80023be:	693a      	ldr	r2, [r7, #16]
 80023c0:	fa01 f202 	lsl.w	r2, r1, r2
 80023c4:	43d2      	mvns	r2, r2
 80023c6:	401a      	ands	r2, r3
 80023c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023ca:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 6; i++) {
 80023cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023ce:	3301      	adds	r3, #1
 80023d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80023d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023d4:	2b05      	cmp	r3, #5
 80023d6:	f77f aeef 	ble.w	80021b8 <decodeCellVoltages+0x18>
	}
}
 80023da:	bf00      	nop
 80023dc:	bf00      	nop
 80023de:	3730      	adds	r7, #48	@ 0x30
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	459c4000 	.word	0x459c4000

080023e8 <calculatePEC>:

static inline uint8_t calculatePEC(const uint8_t *data, uint8_t len) {
 80023e8:	b480      	push	{r7}
 80023ea:	b085      	sub	sp, #20
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
 80023f0:	460b      	mov	r3, r1
 80023f2:	70fb      	strb	r3, [r7, #3]
	uint8_t crc = 0x00;
 80023f4:	2300      	movs	r3, #0
 80023f6:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = 0; i < len; i++) {
 80023f8:	2300      	movs	r3, #0
 80023fa:	73bb      	strb	r3, [r7, #14]
 80023fc:	e022      	b.n	8002444 <calculatePEC+0x5c>
		crc ^= data[i];
 80023fe:	7bbb      	ldrb	r3, [r7, #14]
 8002400:	687a      	ldr	r2, [r7, #4]
 8002402:	4413      	add	r3, r2
 8002404:	781a      	ldrb	r2, [r3, #0]
 8002406:	7bfb      	ldrb	r3, [r7, #15]
 8002408:	4053      	eors	r3, r2
 800240a:	73fb      	strb	r3, [r7, #15]
		for (uint8_t j = 0; j < 8; j++) {
 800240c:	2300      	movs	r3, #0
 800240e:	737b      	strb	r3, [r7, #13]
 8002410:	e012      	b.n	8002438 <calculatePEC+0x50>
			if (crc & 0x80)
 8002412:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002416:	2b00      	cmp	r3, #0
 8002418:	da08      	bge.n	800242c <calculatePEC+0x44>
				crc = (crc << 1) ^ 0x07;
 800241a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	b25b      	sxtb	r3, r3
 8002422:	f083 0307 	eor.w	r3, r3, #7
 8002426:	b25b      	sxtb	r3, r3
 8002428:	73fb      	strb	r3, [r7, #15]
 800242a:	e002      	b.n	8002432 <calculatePEC+0x4a>
			else
				crc <<= 1;
 800242c:	7bfb      	ldrb	r3, [r7, #15]
 800242e:	005b      	lsls	r3, r3, #1
 8002430:	73fb      	strb	r3, [r7, #15]
		for (uint8_t j = 0; j < 8; j++) {
 8002432:	7b7b      	ldrb	r3, [r7, #13]
 8002434:	3301      	adds	r3, #1
 8002436:	737b      	strb	r3, [r7, #13]
 8002438:	7b7b      	ldrb	r3, [r7, #13]
 800243a:	2b07      	cmp	r3, #7
 800243c:	d9e9      	bls.n	8002412 <calculatePEC+0x2a>
	for (uint8_t i = 0; i < len; i++) {
 800243e:	7bbb      	ldrb	r3, [r7, #14]
 8002440:	3301      	adds	r3, #1
 8002442:	73bb      	strb	r3, [r7, #14]
 8002444:	7bba      	ldrb	r2, [r7, #14]
 8002446:	78fb      	ldrb	r3, [r7, #3]
 8002448:	429a      	cmp	r2, r3
 800244a:	d3d8      	bcc.n	80023fe <calculatePEC+0x16>
		}
	}
	return crc;
 800244c:	7bfb      	ldrb	r3, [r7, #15]
}
 800244e:	4618      	mov	r0, r3
 8002450:	3714      	adds	r7, #20
 8002452:	46bd      	mov	sp, r7
 8002454:	bc80      	pop	{r7}
 8002456:	4770      	bx	lr

08002458 <RunSelfTest>:

void RunSelfTest(uint8_t *cellBytes1, uint8_t *cellBytes2, uint8_t testCommand) {
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	60f8      	str	r0, [r7, #12]
 8002460:	60b9      	str	r1, [r7, #8]
 8002462:	4613      	mov	r3, r2
 8002464:	71fb      	strb	r3, [r7, #7]
// Enviar comando de Self Test
	HAL_GPIO_WritePin(LTC6802_CS1_GPIO_PORT, LTC6802_CS1_GPIO_PIN,
 8002466:	2200      	movs	r2, #0
 8002468:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800246c:	4819      	ldr	r0, [pc, #100]	@ (80024d4 <RunSelfTest+0x7c>)
 800246e:	f001 fc84 	bl	8003d7a <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
	SPIWrite(&hspi1, testCommand);
 8002472:	79fb      	ldrb	r3, [r7, #7]
 8002474:	4619      	mov	r1, r3
 8002476:	4818      	ldr	r0, [pc, #96]	@ (80024d8 <RunSelfTest+0x80>)
 8002478:	f7ff fe16 	bl	80020a8 <SPIWrite>
	HAL_GPIO_WritePin(LTC6802_CS1_GPIO_PORT, LTC6802_CS1_GPIO_PIN,
 800247c:	2201      	movs	r2, #1
 800247e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002482:	4814      	ldr	r0, [pc, #80]	@ (80024d4 <RunSelfTest+0x7c>)
 8002484:	f001 fc79 	bl	8003d7a <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

	HAL_GPIO_WritePin(LTC6802_CS2_GPIO_PORT, LTC6802_CS2_GPIO_PIN,
 8002488:	2200      	movs	r2, #0
 800248a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800248e:	4813      	ldr	r0, [pc, #76]	@ (80024dc <RunSelfTest+0x84>)
 8002490:	f001 fc73 	bl	8003d7a <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
	SPIWrite(&hspi2, testCommand);
 8002494:	79fb      	ldrb	r3, [r7, #7]
 8002496:	4619      	mov	r1, r3
 8002498:	4811      	ldr	r0, [pc, #68]	@ (80024e0 <RunSelfTest+0x88>)
 800249a:	f7ff fe05 	bl	80020a8 <SPIWrite>
	HAL_GPIO_WritePin(LTC6802_CS2_GPIO_PORT, LTC6802_CS2_GPIO_PIN,
 800249e:	2201      	movs	r2, #1
 80024a0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80024a4:	480d      	ldr	r0, [pc, #52]	@ (80024dc <RunSelfTest+0x84>)
 80024a6:	f001 fc68 	bl	8003d7a <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

	HAL_Delay(20);
 80024aa:	2014      	movs	r0, #20
 80024ac:	f000 fb58 	bl	8002b60 <HAL_Delay>

// Leer registros de celdas
	readCellValues(&hspi1, LTC6802_CS1_GPIO_PORT, LTC6802_CS1_GPIO_PIN,
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80024b6:	4907      	ldr	r1, [pc, #28]	@ (80024d4 <RunSelfTest+0x7c>)
 80024b8:	4807      	ldr	r0, [pc, #28]	@ (80024d8 <RunSelfTest+0x80>)
 80024ba:	f7ff fe35 	bl	8002128 <readCellValues>
			cellBytes1);
	readCellValues(&hspi2, LTC6802_CS2_GPIO_PORT, LTC6802_CS2_GPIO_PIN,
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80024c4:	4905      	ldr	r1, [pc, #20]	@ (80024dc <RunSelfTest+0x84>)
 80024c6:	4806      	ldr	r0, [pc, #24]	@ (80024e0 <RunSelfTest+0x88>)
 80024c8:	f7ff fe2e 	bl	8002128 <readCellValues>
			cellBytes2);
}
 80024cc:	bf00      	nop
 80024ce:	3710      	adds	r7, #16
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	40010800 	.word	0x40010800
 80024d8:	20000050 	.word	0x20000050
 80024dc:	40010c00 	.word	0x40010c00
 80024e0:	200000a8 	.word	0x200000a8

080024e4 <updateLEDStatus>:

void updateLEDStatus(uint16_t *voltages, int num_cells, uint16_t shuntBits,
		uint8_t slowCounter, uint32_t commsTimer, uint32_t comms_timeout,
		uint16_t shuntVoltage) {
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b086      	sub	sp, #24
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	60f8      	str	r0, [r7, #12]
 80024ec:	60b9      	str	r1, [r7, #8]
 80024ee:	4611      	mov	r1, r2
 80024f0:	461a      	mov	r2, r3
 80024f2:	460b      	mov	r3, r1
 80024f4:	80fb      	strh	r3, [r7, #6]
 80024f6:	4613      	mov	r3, r2
 80024f8:	717b      	strb	r3, [r7, #5]
	char notAllZeroVolts = false;
 80024fa:	2300      	movs	r3, #0
 80024fc:	75fb      	strb	r3, [r7, #23]

	for (int n = 0; n < num_cells; n++) {
 80024fe:	2300      	movs	r3, #0
 8002500:	613b      	str	r3, [r7, #16]
 8002502:	e00b      	b.n	800251c <updateLEDStatus+0x38>
		if (voltages[n] > 0)
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	005b      	lsls	r3, r3, #1
 8002508:	68fa      	ldr	r2, [r7, #12]
 800250a:	4413      	add	r3, r2
 800250c:	881b      	ldrh	r3, [r3, #0]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d001      	beq.n	8002516 <updateLEDStatus+0x32>
			notAllZeroVolts = true;
 8002512:	2301      	movs	r3, #1
 8002514:	75fb      	strb	r3, [r7, #23]
	for (int n = 0; n < num_cells; n++) {
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	3301      	adds	r3, #1
 800251a:	613b      	str	r3, [r7, #16]
 800251c:	693a      	ldr	r2, [r7, #16]
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	429a      	cmp	r2, r3
 8002522:	dbef      	blt.n	8002504 <updateLEDStatus+0x20>
	}

// LEDs default: Green ON, Red OFF
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);   // Green ON
 8002524:	2201      	movs	r2, #1
 8002526:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800252a:	481f      	ldr	r0, [pc, #124]	@ (80025a8 <updateLEDStatus+0xc4>)
 800252c:	f001 fc25 	bl	8003d7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET); // Red OFF
 8002530:	2200      	movs	r2, #0
 8002532:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002536:	481c      	ldr	r0, [pc, #112]	@ (80025a8 <updateLEDStatus+0xc4>)
 8002538:	f001 fc1f 	bl	8003d7a <HAL_GPIO_WritePin>

	if ((shuntBits != 0) && (slowCounter & 0x01)) {
 800253c:	88fb      	ldrh	r3, [r7, #6]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d00b      	beq.n	800255a <updateLEDStatus+0x76>
 8002542:	797b      	ldrb	r3, [r7, #5]
 8002544:	f003 0301 	and.w	r3, r3, #1
 8002548:	2b00      	cmp	r3, #0
 800254a:	d006      	beq.n	800255a <updateLEDStatus+0x76>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET); // Red blinking - balancing
 800254c:	2201      	movs	r2, #1
 800254e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002552:	4815      	ldr	r0, [pc, #84]	@ (80025a8 <updateLEDStatus+0xc4>)
 8002554:	f001 fc11 	bl	8003d7a <HAL_GPIO_WritePin>
		if (slowCounter & 0x01)
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET); // Red blinking - no cells
	} else if ((commsTimer == COMMS_TIMEOUT) && (slowCounter & 0x01)) {
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET); // Green blinkng - no CAN comunication
	}
}
 8002558:	e022      	b.n	80025a0 <updateLEDStatus+0xbc>
	} else if (!notAllZeroVolts) {
 800255a:	7dfb      	ldrb	r3, [r7, #23]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d111      	bne.n	8002584 <updateLEDStatus+0xa0>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET); // Green OFF
 8002560:	2200      	movs	r2, #0
 8002562:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002566:	4810      	ldr	r0, [pc, #64]	@ (80025a8 <updateLEDStatus+0xc4>)
 8002568:	f001 fc07 	bl	8003d7a <HAL_GPIO_WritePin>
		if (slowCounter & 0x01)
 800256c:	797b      	ldrb	r3, [r7, #5]
 800256e:	f003 0301 	and.w	r3, r3, #1
 8002572:	2b00      	cmp	r3, #0
 8002574:	d014      	beq.n	80025a0 <updateLEDStatus+0xbc>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET); // Red blinking - no cells
 8002576:	2201      	movs	r2, #1
 8002578:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800257c:	480a      	ldr	r0, [pc, #40]	@ (80025a8 <updateLEDStatus+0xc4>)
 800257e:	f001 fbfc 	bl	8003d7a <HAL_GPIO_WritePin>
}
 8002582:	e00d      	b.n	80025a0 <updateLEDStatus+0xbc>
	} else if ((commsTimer == COMMS_TIMEOUT) && (slowCounter & 0x01)) {
 8002584:	6a3b      	ldr	r3, [r7, #32]
 8002586:	2b10      	cmp	r3, #16
 8002588:	d10a      	bne.n	80025a0 <updateLEDStatus+0xbc>
 800258a:	797b      	ldrb	r3, [r7, #5]
 800258c:	f003 0301 	and.w	r3, r3, #1
 8002590:	2b00      	cmp	r3, #0
 8002592:	d005      	beq.n	80025a0 <updateLEDStatus+0xbc>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET); // Green blinkng - no CAN comunication
 8002594:	2200      	movs	r2, #0
 8002596:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800259a:	4803      	ldr	r0, [pc, #12]	@ (80025a8 <updateLEDStatus+0xc4>)
 800259c:	f001 fbed 	bl	8003d7a <HAL_GPIO_WritePin>
}
 80025a0:	bf00      	nop
 80025a2:	3718      	adds	r7, #24
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	40010800 	.word	0x40010800

080025ac <configureLTC>:

void configureLTC(SPI_HandleTypeDef *hspi, GPIO_TypeDef *cs_port,
		uint16_t cs_pin, uint32_t shuntBits, uint8_t activeCells) {
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b088      	sub	sp, #32
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	603b      	str	r3, [r7, #0]
 80025b8:	4613      	mov	r3, r2
 80025ba:	80fb      	strh	r3, [r7, #6]
	uint8_t mask = 0x00;
 80025bc:	2300      	movs	r3, #0
 80025be:	77fb      	strb	r3, [r7, #31]

// Bits 6,5,4 de CFGR3 → MASK_C12, MASK_C11, MASK_C10
	switch (activeCells) {
 80025c0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80025c4:	3b09      	subs	r3, #9
 80025c6:	2b03      	cmp	r3, #3
 80025c8:	d816      	bhi.n	80025f8 <configureLTC+0x4c>
 80025ca:	a201      	add	r2, pc, #4	@ (adr r2, 80025d0 <configureLTC+0x24>)
 80025cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025d0:	080025f3 	.word	0x080025f3
 80025d4:	080025ed 	.word	0x080025ed
 80025d8:	080025e7 	.word	0x080025e7
 80025dc:	080025e1 	.word	0x080025e1
	case 12:
		mask = 0b00000000;
 80025e0:	2300      	movs	r3, #0
 80025e2:	77fb      	strb	r3, [r7, #31]
		break;
 80025e4:	e00b      	b.n	80025fe <configureLTC+0x52>
	case 11:
		mask = 0b00100000; // MASK_C12 = 1
 80025e6:	2320      	movs	r3, #32
 80025e8:	77fb      	strb	r3, [r7, #31]
		break;
 80025ea:	e008      	b.n	80025fe <configureLTC+0x52>
	case 10:
		mask = 0b01100000; // MASK_C12 + MASK_C11 = 1
 80025ec:	2360      	movs	r3, #96	@ 0x60
 80025ee:	77fb      	strb	r3, [r7, #31]
		break;
 80025f0:	e005      	b.n	80025fe <configureLTC+0x52>
	case 9:
		mask = 0b01110000; // MASK_C12 + MASK_C11 + MASK_C10 = 1
 80025f2:	2370      	movs	r3, #112	@ 0x70
 80025f4:	77fb      	strb	r3, [r7, #31]
		break;
 80025f6:	e002      	b.n	80025fe <configureLTC+0x52>
	default:
		mask = 0b00000000;
 80025f8:	2300      	movs	r3, #0
 80025fa:	77fb      	strb	r3, [r7, #31]
		break;
 80025fc:	bf00      	nop
	}

	uint8_t wrbuf[6] = { 0x01,				// CFGR0 (normal mode, reference ON)
 80025fe:	2301      	movs	r3, #1
 8002600:	763b      	strb	r3, [r7, #24]
			(uint8_t) (shuntBits & 0xFF), // CFGR1
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	b2db      	uxtb	r3, r3
	uint8_t wrbuf[6] = { 0x01,				// CFGR0 (normal mode, reference ON)
 8002606:	767b      	strb	r3, [r7, #25]
			(uint8_t) (shuntBits >> 8),	 // CFGR2
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	0a1b      	lsrs	r3, r3, #8
 800260c:	b2db      	uxtb	r3, r3
	uint8_t wrbuf[6] = { 0x01,				// CFGR0 (normal mode, reference ON)
 800260e:	76bb      	strb	r3, [r7, #26]
 8002610:	7ffb      	ldrb	r3, [r7, #31]
 8002612:	76fb      	strb	r3, [r7, #27]
 8002614:	2300      	movs	r3, #0
 8002616:	773b      	strb	r3, [r7, #28]
 8002618:	2300      	movs	r3, #0
 800261a:	777b      	strb	r3, [r7, #29]
			mask,						 // CFGR3 (cell mask)
			0x00,						 // CFGR4 (VUV)
			0x00						 // CFGR5 (VOV)
			};

	uint8_t tx[2] = { 0x80, WRCFG }; // Broadcast WRCFG
 800261c:	2380      	movs	r3, #128	@ 0x80
 800261e:	753b      	strb	r3, [r7, #20]
 8002620:	2301      	movs	r3, #1
 8002622:	757b      	strb	r3, [r7, #21]

	HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_RESET);
 8002624:	88fb      	ldrh	r3, [r7, #6]
 8002626:	2200      	movs	r2, #0
 8002628:	4619      	mov	r1, r3
 800262a:	68b8      	ldr	r0, [r7, #8]
 800262c:	f001 fba5 	bl	8003d7a <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, tx, 2, HAL_MAX_DELAY);
 8002630:	f107 0114 	add.w	r1, r7, #20
 8002634:	f04f 33ff 	mov.w	r3, #4294967295
 8002638:	2202      	movs	r2, #2
 800263a:	68f8      	ldr	r0, [r7, #12]
 800263c:	f002 f818 	bl	8004670 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(hspi, wrbuf, 6, HAL_MAX_DELAY);
 8002640:	f107 0118 	add.w	r1, r7, #24
 8002644:	f04f 33ff 	mov.w	r3, #4294967295
 8002648:	2206      	movs	r2, #6
 800264a:	68f8      	ldr	r0, [r7, #12]
 800264c:	f002 f810 	bl	8004670 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 8002650:	88fb      	ldrh	r3, [r7, #6]
 8002652:	2201      	movs	r2, #1
 8002654:	4619      	mov	r1, r3
 8002656:	68b8      	ldr	r0, [r7, #8]
 8002658:	f001 fb8f 	bl	8003d7a <HAL_GPIO_WritePin>

	HAL_Delay(5);
 800265c:	2005      	movs	r0, #5
 800265e:	f000 fa7f 	bl	8002b60 <HAL_Delay>
}
 8002662:	bf00      	nop
 8002664:	3720      	adds	r7, #32
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop

0800266c <startConversion>:

void startConversion(SPI_HandleTypeDef *hspi, GPIO_TypeDef *cs_port,
		uint16_t cs_pin) {
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	60f8      	str	r0, [r7, #12]
 8002674:	60b9      	str	r1, [r7, #8]
 8002676:	4613      	mov	r3, r2
 8002678:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_RESET);
 800267a:	88fb      	ldrh	r3, [r7, #6]
 800267c:	2200      	movs	r2, #0
 800267e:	4619      	mov	r1, r3
 8002680:	68b8      	ldr	r0, [r7, #8]
 8002682:	f001 fb7a 	bl	8003d7a <HAL_GPIO_WritePin>
	SPIWrite(hspi, STCVAD); // Start cell voltage ADC
 8002686:	2310      	movs	r3, #16
 8002688:	4619      	mov	r1, r3
 800268a:	68f8      	ldr	r0, [r7, #12]
 800268c:	f7ff fd0c 	bl	80020a8 <SPIWrite>
	HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 8002690:	88fb      	ldrh	r3, [r7, #6]
 8002692:	2201      	movs	r2, #1
 8002694:	4619      	mov	r1, r3
 8002696:	68b8      	ldr	r0, [r7, #8]
 8002698:	f001 fb6f 	bl	8003d7a <HAL_GPIO_WritePin>
}
 800269c:	bf00      	nop
 800269e:	3710      	adds	r7, #16
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <DS18B20_ReadTemperatures>:

void DS18B20_ReadTemperatures(void) {
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b082      	sub	sp, #8
 80026a8:	af00      	add	r7, sp, #0
	for (int i = 0; i < sensor_count; i++) {
 80026aa:	2300      	movs	r3, #0
 80026ac:	607b      	str	r3, [r7, #4]
 80026ae:	e016      	b.n	80026de <DS18B20_ReadTemperatures+0x3a>
		if (!TM_DS18B20_Read(&OneWire1, device[i], &temp[i])) {
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	00db      	lsls	r3, r3, #3
 80026b4:	4a10      	ldr	r2, [pc, #64]	@ (80026f8 <DS18B20_ReadTemperatures+0x54>)
 80026b6:	1899      	adds	r1, r3, r2
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	4a0f      	ldr	r2, [pc, #60]	@ (80026fc <DS18B20_ReadTemperatures+0x58>)
 80026be:	4413      	add	r3, r2
 80026c0:	461a      	mov	r2, r3
 80026c2:	480f      	ldr	r0, [pc, #60]	@ (8002700 <DS18B20_ReadTemperatures+0x5c>)
 80026c4:	f7fe fb12 	bl	8000cec <TM_DS18B20_Read>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d104      	bne.n	80026d8 <DS18B20_ReadTemperatures+0x34>
			temp[i] = 127.0f;  // Error
 80026ce:	4a0b      	ldr	r2, [pc, #44]	@ (80026fc <DS18B20_ReadTemperatures+0x58>)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	490c      	ldr	r1, [pc, #48]	@ (8002704 <DS18B20_ReadTemperatures+0x60>)
 80026d4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < sensor_count; i++) {
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	3301      	adds	r3, #1
 80026dc:	607b      	str	r3, [r7, #4]
 80026de:	4b0a      	ldr	r3, [pc, #40]	@ (8002708 <DS18B20_ReadTemperatures+0x64>)
 80026e0:	781b      	ldrb	r3, [r3, #0]
 80026e2:	461a      	mov	r2, r3
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	4293      	cmp	r3, r2
 80026e8:	dbe2      	blt.n	80026b0 <DS18B20_ReadTemperatures+0xc>
		}
	}
	tempReadReady = 0;
 80026ea:	4b08      	ldr	r3, [pc, #32]	@ (800270c <DS18B20_ReadTemperatures+0x68>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	701a      	strb	r2, [r3, #0]

}
 80026f0:	bf00      	nop
 80026f2:	3708      	adds	r7, #8
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	200002ac 	.word	0x200002ac
 80026fc:	200001c4 	.word	0x200001c4
 8002700:	20000294 	.word	0x20000294
 8002704:	42fe0000 	.word	0x42fe0000
 8002708:	200002a9 	.word	0x200002a9
 800270c:	200001bb 	.word	0x200001bb

08002710 <DS18B20_StartConversion>:

void DS18B20_StartConversion(void) {
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
	if (tempConversionInProgress)
 8002714:	4b0b      	ldr	r3, [pc, #44]	@ (8002744 <DS18B20_StartConversion+0x34>)
 8002716:	781b      	ldrb	r3, [r3, #0]
 8002718:	b2db      	uxtb	r3, r3
 800271a:	2b00      	cmp	r3, #0
 800271c:	d110      	bne.n	8002740 <DS18B20_StartConversion+0x30>
		return;

	TM_DS18B20_StartAll(&OneWire1);
 800271e:	480a      	ldr	r0, [pc, #40]	@ (8002748 <DS18B20_StartConversion+0x38>)
 8002720:	f7fe fad0 	bl	8000cc4 <TM_DS18B20_StartAll>
	tempConversionInProgress = 1;
 8002724:	4b07      	ldr	r3, [pc, #28]	@ (8002744 <DS18B20_StartConversion+0x34>)
 8002726:	2201      	movs	r2, #1
 8002728:	701a      	strb	r2, [r3, #0]
	tempReadReady = 0;
 800272a:	4b08      	ldr	r3, [pc, #32]	@ (800274c <DS18B20_StartConversion+0x3c>)
 800272c:	2200      	movs	r2, #0
 800272e:	701a      	strb	r2, [r3, #0]

	__HAL_TIM_SET_COUNTER(&htim2, 0);
 8002730:	4b07      	ldr	r3, [pc, #28]	@ (8002750 <DS18B20_StartConversion+0x40>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2200      	movs	r2, #0
 8002736:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Base_Start_IT(&htim2);
 8002738:	4805      	ldr	r0, [pc, #20]	@ (8002750 <DS18B20_StartConversion+0x40>)
 800273a:	f002 fcf9 	bl	8005130 <HAL_TIM_Base_Start_IT>
 800273e:	e000      	b.n	8002742 <DS18B20_StartConversion+0x32>
		return;
 8002740:	bf00      	nop
}
 8002742:	bd80      	pop	{r7, pc}
 8002744:	200001ba 	.word	0x200001ba
 8002748:	20000294 	.word	0x20000294
 800274c:	200001bb 	.word	0x200001bb
 8002750:	20000148 	.word	0x20000148

08002754 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002754:	b480      	push	{r7}
 8002756:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002758:	b672      	cpsid	i
}
 800275a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800275c:	bf00      	nop
 800275e:	e7fd      	b.n	800275c <Error_Handler+0x8>

08002760 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002760:	b480      	push	{r7}
 8002762:	b085      	sub	sp, #20
 8002764:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002766:	4b15      	ldr	r3, [pc, #84]	@ (80027bc <HAL_MspInit+0x5c>)
 8002768:	699b      	ldr	r3, [r3, #24]
 800276a:	4a14      	ldr	r2, [pc, #80]	@ (80027bc <HAL_MspInit+0x5c>)
 800276c:	f043 0301 	orr.w	r3, r3, #1
 8002770:	6193      	str	r3, [r2, #24]
 8002772:	4b12      	ldr	r3, [pc, #72]	@ (80027bc <HAL_MspInit+0x5c>)
 8002774:	699b      	ldr	r3, [r3, #24]
 8002776:	f003 0301 	and.w	r3, r3, #1
 800277a:	60bb      	str	r3, [r7, #8]
 800277c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800277e:	4b0f      	ldr	r3, [pc, #60]	@ (80027bc <HAL_MspInit+0x5c>)
 8002780:	69db      	ldr	r3, [r3, #28]
 8002782:	4a0e      	ldr	r2, [pc, #56]	@ (80027bc <HAL_MspInit+0x5c>)
 8002784:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002788:	61d3      	str	r3, [r2, #28]
 800278a:	4b0c      	ldr	r3, [pc, #48]	@ (80027bc <HAL_MspInit+0x5c>)
 800278c:	69db      	ldr	r3, [r3, #28]
 800278e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002792:	607b      	str	r3, [r7, #4]
 8002794:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002796:	4b0a      	ldr	r3, [pc, #40]	@ (80027c0 <HAL_MspInit+0x60>)
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	60fb      	str	r3, [r7, #12]
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80027a2:	60fb      	str	r3, [r7, #12]
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80027aa:	60fb      	str	r3, [r7, #12]
 80027ac:	4a04      	ldr	r2, [pc, #16]	@ (80027c0 <HAL_MspInit+0x60>)
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027b2:	bf00      	nop
 80027b4:	3714      	adds	r7, #20
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bc80      	pop	{r7}
 80027ba:	4770      	bx	lr
 80027bc:	40021000 	.word	0x40021000
 80027c0:	40010000 	.word	0x40010000

080027c4 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b088      	sub	sp, #32
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027cc:	f107 0310 	add.w	r3, r7, #16
 80027d0:	2200      	movs	r2, #0
 80027d2:	601a      	str	r2, [r3, #0]
 80027d4:	605a      	str	r2, [r3, #4]
 80027d6:	609a      	str	r2, [r3, #8]
 80027d8:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a20      	ldr	r2, [pc, #128]	@ (8002860 <HAL_CAN_MspInit+0x9c>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d139      	bne.n	8002858 <HAL_CAN_MspInit+0x94>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80027e4:	4b1f      	ldr	r3, [pc, #124]	@ (8002864 <HAL_CAN_MspInit+0xa0>)
 80027e6:	69db      	ldr	r3, [r3, #28]
 80027e8:	4a1e      	ldr	r2, [pc, #120]	@ (8002864 <HAL_CAN_MspInit+0xa0>)
 80027ea:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80027ee:	61d3      	str	r3, [r2, #28]
 80027f0:	4b1c      	ldr	r3, [pc, #112]	@ (8002864 <HAL_CAN_MspInit+0xa0>)
 80027f2:	69db      	ldr	r3, [r3, #28]
 80027f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027f8:	60fb      	str	r3, [r7, #12]
 80027fa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027fc:	4b19      	ldr	r3, [pc, #100]	@ (8002864 <HAL_CAN_MspInit+0xa0>)
 80027fe:	699b      	ldr	r3, [r3, #24]
 8002800:	4a18      	ldr	r2, [pc, #96]	@ (8002864 <HAL_CAN_MspInit+0xa0>)
 8002802:	f043 0304 	orr.w	r3, r3, #4
 8002806:	6193      	str	r3, [r2, #24]
 8002808:	4b16      	ldr	r3, [pc, #88]	@ (8002864 <HAL_CAN_MspInit+0xa0>)
 800280a:	699b      	ldr	r3, [r3, #24]
 800280c:	f003 0304 	and.w	r3, r3, #4
 8002810:	60bb      	str	r3, [r7, #8]
 8002812:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002814:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002818:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800281a:	2300      	movs	r3, #0
 800281c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800281e:	2300      	movs	r3, #0
 8002820:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002822:	f107 0310 	add.w	r3, r7, #16
 8002826:	4619      	mov	r1, r3
 8002828:	480f      	ldr	r0, [pc, #60]	@ (8002868 <HAL_CAN_MspInit+0xa4>)
 800282a:	f001 f90b 	bl	8003a44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800282e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002832:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002834:	2302      	movs	r3, #2
 8002836:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002838:	2303      	movs	r3, #3
 800283a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800283c:	f107 0310 	add.w	r3, r7, #16
 8002840:	4619      	mov	r1, r3
 8002842:	4809      	ldr	r0, [pc, #36]	@ (8002868 <HAL_CAN_MspInit+0xa4>)
 8002844:	f001 f8fe 	bl	8003a44 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8002848:	2200      	movs	r2, #0
 800284a:	2100      	movs	r1, #0
 800284c:	2014      	movs	r0, #20
 800284e:	f001 f8c2 	bl	80039d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8002852:	2014      	movs	r0, #20
 8002854:	f001 f8db 	bl	8003a0e <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8002858:	bf00      	nop
 800285a:	3720      	adds	r7, #32
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}
 8002860:	40006400 	.word	0x40006400
 8002864:	40021000 	.word	0x40021000
 8002868:	40010800 	.word	0x40010800

0800286c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b08a      	sub	sp, #40	@ 0x28
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002874:	f107 0318 	add.w	r3, r7, #24
 8002878:	2200      	movs	r2, #0
 800287a:	601a      	str	r2, [r3, #0]
 800287c:	605a      	str	r2, [r3, #4]
 800287e:	609a      	str	r2, [r3, #8]
 8002880:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a37      	ldr	r2, [pc, #220]	@ (8002964 <HAL_SPI_MspInit+0xf8>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d130      	bne.n	80028ee <HAL_SPI_MspInit+0x82>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800288c:	4b36      	ldr	r3, [pc, #216]	@ (8002968 <HAL_SPI_MspInit+0xfc>)
 800288e:	699b      	ldr	r3, [r3, #24]
 8002890:	4a35      	ldr	r2, [pc, #212]	@ (8002968 <HAL_SPI_MspInit+0xfc>)
 8002892:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002896:	6193      	str	r3, [r2, #24]
 8002898:	4b33      	ldr	r3, [pc, #204]	@ (8002968 <HAL_SPI_MspInit+0xfc>)
 800289a:	699b      	ldr	r3, [r3, #24]
 800289c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028a0:	617b      	str	r3, [r7, #20]
 80028a2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028a4:	4b30      	ldr	r3, [pc, #192]	@ (8002968 <HAL_SPI_MspInit+0xfc>)
 80028a6:	699b      	ldr	r3, [r3, #24]
 80028a8:	4a2f      	ldr	r2, [pc, #188]	@ (8002968 <HAL_SPI_MspInit+0xfc>)
 80028aa:	f043 0304 	orr.w	r3, r3, #4
 80028ae:	6193      	str	r3, [r2, #24]
 80028b0:	4b2d      	ldr	r3, [pc, #180]	@ (8002968 <HAL_SPI_MspInit+0xfc>)
 80028b2:	699b      	ldr	r3, [r3, #24]
 80028b4:	f003 0304 	and.w	r3, r3, #4
 80028b8:	613b      	str	r3, [r7, #16]
 80028ba:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80028bc:	23a0      	movs	r3, #160	@ 0xa0
 80028be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c0:	2302      	movs	r3, #2
 80028c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028c4:	2303      	movs	r3, #3
 80028c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028c8:	f107 0318 	add.w	r3, r7, #24
 80028cc:	4619      	mov	r1, r3
 80028ce:	4827      	ldr	r0, [pc, #156]	@ (800296c <HAL_SPI_MspInit+0x100>)
 80028d0:	f001 f8b8 	bl	8003a44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80028d4:	2340      	movs	r3, #64	@ 0x40
 80028d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028d8:	2300      	movs	r3, #0
 80028da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028dc:	2300      	movs	r3, #0
 80028de:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028e0:	f107 0318 	add.w	r3, r7, #24
 80028e4:	4619      	mov	r1, r3
 80028e6:	4821      	ldr	r0, [pc, #132]	@ (800296c <HAL_SPI_MspInit+0x100>)
 80028e8:	f001 f8ac 	bl	8003a44 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 80028ec:	e036      	b.n	800295c <HAL_SPI_MspInit+0xf0>
  else if(hspi->Instance==SPI2)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a1f      	ldr	r2, [pc, #124]	@ (8002970 <HAL_SPI_MspInit+0x104>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d131      	bne.n	800295c <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80028f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002968 <HAL_SPI_MspInit+0xfc>)
 80028fa:	69db      	ldr	r3, [r3, #28]
 80028fc:	4a1a      	ldr	r2, [pc, #104]	@ (8002968 <HAL_SPI_MspInit+0xfc>)
 80028fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002902:	61d3      	str	r3, [r2, #28]
 8002904:	4b18      	ldr	r3, [pc, #96]	@ (8002968 <HAL_SPI_MspInit+0xfc>)
 8002906:	69db      	ldr	r3, [r3, #28]
 8002908:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800290c:	60fb      	str	r3, [r7, #12]
 800290e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002910:	4b15      	ldr	r3, [pc, #84]	@ (8002968 <HAL_SPI_MspInit+0xfc>)
 8002912:	699b      	ldr	r3, [r3, #24]
 8002914:	4a14      	ldr	r2, [pc, #80]	@ (8002968 <HAL_SPI_MspInit+0xfc>)
 8002916:	f043 0308 	orr.w	r3, r3, #8
 800291a:	6193      	str	r3, [r2, #24]
 800291c:	4b12      	ldr	r3, [pc, #72]	@ (8002968 <HAL_SPI_MspInit+0xfc>)
 800291e:	699b      	ldr	r3, [r3, #24]
 8002920:	f003 0308 	and.w	r3, r3, #8
 8002924:	60bb      	str	r3, [r7, #8]
 8002926:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002928:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800292c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800292e:	2302      	movs	r3, #2
 8002930:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002932:	2303      	movs	r3, #3
 8002934:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002936:	f107 0318 	add.w	r3, r7, #24
 800293a:	4619      	mov	r1, r3
 800293c:	480d      	ldr	r0, [pc, #52]	@ (8002974 <HAL_SPI_MspInit+0x108>)
 800293e:	f001 f881 	bl	8003a44 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002942:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002946:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002948:	2300      	movs	r3, #0
 800294a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294c:	2300      	movs	r3, #0
 800294e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002950:	f107 0318 	add.w	r3, r7, #24
 8002954:	4619      	mov	r1, r3
 8002956:	4807      	ldr	r0, [pc, #28]	@ (8002974 <HAL_SPI_MspInit+0x108>)
 8002958:	f001 f874 	bl	8003a44 <HAL_GPIO_Init>
}
 800295c:	bf00      	nop
 800295e:	3728      	adds	r7, #40	@ 0x28
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}
 8002964:	40013000 	.word	0x40013000
 8002968:	40021000 	.word	0x40021000
 800296c:	40010800 	.word	0x40010800
 8002970:	40003800 	.word	0x40003800
 8002974:	40010c00 	.word	0x40010c00

08002978 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002978:	b480      	push	{r7}
 800297a:	b085      	sub	sp, #20
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a12      	ldr	r2, [pc, #72]	@ (80029d0 <HAL_TIM_Base_MspInit+0x58>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d10c      	bne.n	80029a4 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800298a:	4b12      	ldr	r3, [pc, #72]	@ (80029d4 <HAL_TIM_Base_MspInit+0x5c>)
 800298c:	699b      	ldr	r3, [r3, #24]
 800298e:	4a11      	ldr	r2, [pc, #68]	@ (80029d4 <HAL_TIM_Base_MspInit+0x5c>)
 8002990:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002994:	6193      	str	r3, [r2, #24]
 8002996:	4b0f      	ldr	r3, [pc, #60]	@ (80029d4 <HAL_TIM_Base_MspInit+0x5c>)
 8002998:	699b      	ldr	r3, [r3, #24]
 800299a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800299e:	60fb      	str	r3, [r7, #12]
 80029a0:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 80029a2:	e010      	b.n	80029c6 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM2)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029ac:	d10b      	bne.n	80029c6 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80029ae:	4b09      	ldr	r3, [pc, #36]	@ (80029d4 <HAL_TIM_Base_MspInit+0x5c>)
 80029b0:	69db      	ldr	r3, [r3, #28]
 80029b2:	4a08      	ldr	r2, [pc, #32]	@ (80029d4 <HAL_TIM_Base_MspInit+0x5c>)
 80029b4:	f043 0301 	orr.w	r3, r3, #1
 80029b8:	61d3      	str	r3, [r2, #28]
 80029ba:	4b06      	ldr	r3, [pc, #24]	@ (80029d4 <HAL_TIM_Base_MspInit+0x5c>)
 80029bc:	69db      	ldr	r3, [r3, #28]
 80029be:	f003 0301 	and.w	r3, r3, #1
 80029c2:	60bb      	str	r3, [r7, #8]
 80029c4:	68bb      	ldr	r3, [r7, #8]
}
 80029c6:	bf00      	nop
 80029c8:	3714      	adds	r7, #20
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bc80      	pop	{r7}
 80029ce:	4770      	bx	lr
 80029d0:	40012c00 	.word	0x40012c00
 80029d4:	40021000 	.word	0x40021000

080029d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029d8:	b480      	push	{r7}
 80029da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80029dc:	bf00      	nop
 80029de:	e7fd      	b.n	80029dc <NMI_Handler+0x4>

080029e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029e0:	b480      	push	{r7}
 80029e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029e4:	bf00      	nop
 80029e6:	e7fd      	b.n	80029e4 <HardFault_Handler+0x4>

080029e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029ec:	bf00      	nop
 80029ee:	e7fd      	b.n	80029ec <MemManage_Handler+0x4>

080029f0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029f4:	bf00      	nop
 80029f6:	e7fd      	b.n	80029f4 <BusFault_Handler+0x4>

080029f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029fc:	bf00      	nop
 80029fe:	e7fd      	b.n	80029fc <UsageFault_Handler+0x4>

08002a00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a04:	bf00      	nop
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bc80      	pop	{r7}
 8002a0a:	4770      	bx	lr

08002a0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a10:	bf00      	nop
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bc80      	pop	{r7}
 8002a16:	4770      	bx	lr

08002a18 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a1c:	bf00      	nop
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bc80      	pop	{r7}
 8002a22:	4770      	bx	lr

08002a24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a28:	f000 f87e 	bl	8002b28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a2c:	bf00      	nop
 8002a2e:	bd80      	pop	{r7, pc}

08002a30 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002a34:	4802      	ldr	r0, [pc, #8]	@ (8002a40 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8002a36:	f000 fcd4 	bl	80033e2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8002a3a:	bf00      	nop
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	20000028 	.word	0x20000028

08002a44 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002a44:	b480      	push	{r7}
 8002a46:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a48:	bf00      	nop
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bc80      	pop	{r7}
 8002a4e:	4770      	bx	lr

08002a50 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002a50:	f7ff fff8 	bl	8002a44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a54:	480b      	ldr	r0, [pc, #44]	@ (8002a84 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002a56:	490c      	ldr	r1, [pc, #48]	@ (8002a88 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002a58:	4a0c      	ldr	r2, [pc, #48]	@ (8002a8c <LoopFillZerobss+0x16>)
  movs r3, #0
 8002a5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a5c:	e002      	b.n	8002a64 <LoopCopyDataInit>

08002a5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a62:	3304      	adds	r3, #4

08002a64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a68:	d3f9      	bcc.n	8002a5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a6a:	4a09      	ldr	r2, [pc, #36]	@ (8002a90 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002a6c:	4c09      	ldr	r4, [pc, #36]	@ (8002a94 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a70:	e001      	b.n	8002a76 <LoopFillZerobss>

08002a72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a74:	3204      	adds	r2, #4

08002a76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a78:	d3fb      	bcc.n	8002a72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a7a:	f002 ff31 	bl	80058e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002a7e:	f7fe fac1 	bl	8001004 <main>
  bx lr
 8002a82:	4770      	bx	lr
  ldr r0, =_sdata
 8002a84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a88:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002a8c:	0800596c 	.word	0x0800596c
  ldr r2, =_sbss
 8002a90:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002a94:	200003e0 	.word	0x200003e0

08002a98 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a98:	e7fe      	b.n	8002a98 <ADC1_2_IRQHandler>
	...

08002a9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002aa0:	4b08      	ldr	r3, [pc, #32]	@ (8002ac4 <HAL_Init+0x28>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a07      	ldr	r2, [pc, #28]	@ (8002ac4 <HAL_Init+0x28>)
 8002aa6:	f043 0310 	orr.w	r3, r3, #16
 8002aaa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002aac:	2003      	movs	r0, #3
 8002aae:	f000 ff87 	bl	80039c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ab2:	200f      	movs	r0, #15
 8002ab4:	f000 f808 	bl	8002ac8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ab8:	f7ff fe52 	bl	8002760 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	40022000 	.word	0x40022000

08002ac8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ad0:	4b12      	ldr	r3, [pc, #72]	@ (8002b1c <HAL_InitTick+0x54>)
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	4b12      	ldr	r3, [pc, #72]	@ (8002b20 <HAL_InitTick+0x58>)
 8002ad6:	781b      	ldrb	r3, [r3, #0]
 8002ad8:	4619      	mov	r1, r3
 8002ada:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ade:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f000 ff9f 	bl	8003a2a <HAL_SYSTICK_Config>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d001      	beq.n	8002af6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e00e      	b.n	8002b14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2b0f      	cmp	r3, #15
 8002afa:	d80a      	bhi.n	8002b12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002afc:	2200      	movs	r2, #0
 8002afe:	6879      	ldr	r1, [r7, #4]
 8002b00:	f04f 30ff 	mov.w	r0, #4294967295
 8002b04:	f000 ff67 	bl	80039d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b08:	4a06      	ldr	r2, [pc, #24]	@ (8002b24 <HAL_InitTick+0x5c>)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	e000      	b.n	8002b14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3708      	adds	r7, #8
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	20000000 	.word	0x20000000
 8002b20:	20000008 	.word	0x20000008
 8002b24:	20000004 	.word	0x20000004

08002b28 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b2c:	4b05      	ldr	r3, [pc, #20]	@ (8002b44 <HAL_IncTick+0x1c>)
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	461a      	mov	r2, r3
 8002b32:	4b05      	ldr	r3, [pc, #20]	@ (8002b48 <HAL_IncTick+0x20>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4413      	add	r3, r2
 8002b38:	4a03      	ldr	r2, [pc, #12]	@ (8002b48 <HAL_IncTick+0x20>)
 8002b3a:	6013      	str	r3, [r2, #0]
}
 8002b3c:	bf00      	nop
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bc80      	pop	{r7}
 8002b42:	4770      	bx	lr
 8002b44:	20000008 	.word	0x20000008
 8002b48:	200003dc 	.word	0x200003dc

08002b4c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0
  return uwTick;
 8002b50:	4b02      	ldr	r3, [pc, #8]	@ (8002b5c <HAL_GetTick+0x10>)
 8002b52:	681b      	ldr	r3, [r3, #0]
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bc80      	pop	{r7}
 8002b5a:	4770      	bx	lr
 8002b5c:	200003dc 	.word	0x200003dc

08002b60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b68:	f7ff fff0 	bl	8002b4c <HAL_GetTick>
 8002b6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b78:	d005      	beq.n	8002b86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b7a:	4b0a      	ldr	r3, [pc, #40]	@ (8002ba4 <HAL_Delay+0x44>)
 8002b7c:	781b      	ldrb	r3, [r3, #0]
 8002b7e:	461a      	mov	r2, r3
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	4413      	add	r3, r2
 8002b84:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002b86:	bf00      	nop
 8002b88:	f7ff ffe0 	bl	8002b4c <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	68fa      	ldr	r2, [r7, #12]
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d8f7      	bhi.n	8002b88 <HAL_Delay+0x28>
  {
  }
}
 8002b98:	bf00      	nop
 8002b9a:	bf00      	nop
 8002b9c:	3710      	adds	r7, #16
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	20000008 	.word	0x20000008

08002ba8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d101      	bne.n	8002bba <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e0ed      	b.n	8002d96 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d102      	bne.n	8002bcc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f7ff fdfc 	bl	80027c4 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681a      	ldr	r2, [r3, #0]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f042 0201 	orr.w	r2, r2, #1
 8002bda:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002bdc:	f7ff ffb6 	bl	8002b4c <HAL_GetTick>
 8002be0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002be2:	e012      	b.n	8002c0a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002be4:	f7ff ffb2 	bl	8002b4c <HAL_GetTick>
 8002be8:	4602      	mov	r2, r0
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	1ad3      	subs	r3, r2, r3
 8002bee:	2b0a      	cmp	r3, #10
 8002bf0:	d90b      	bls.n	8002c0a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2205      	movs	r2, #5
 8002c02:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e0c5      	b.n	8002d96 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f003 0301 	and.w	r3, r3, #1
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d0e5      	beq.n	8002be4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f022 0202 	bic.w	r2, r2, #2
 8002c26:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c28:	f7ff ff90 	bl	8002b4c <HAL_GetTick>
 8002c2c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002c2e:	e012      	b.n	8002c56 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002c30:	f7ff ff8c 	bl	8002b4c <HAL_GetTick>
 8002c34:	4602      	mov	r2, r0
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	2b0a      	cmp	r3, #10
 8002c3c:	d90b      	bls.n	8002c56 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c42:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2205      	movs	r2, #5
 8002c4e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e09f      	b.n	8002d96 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	f003 0302 	and.w	r3, r3, #2
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d1e5      	bne.n	8002c30 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	7e1b      	ldrb	r3, [r3, #24]
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d108      	bne.n	8002c7e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002c7a:	601a      	str	r2, [r3, #0]
 8002c7c:	e007      	b.n	8002c8e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c8c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	7e5b      	ldrb	r3, [r3, #25]
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d108      	bne.n	8002ca8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ca4:	601a      	str	r2, [r3, #0]
 8002ca6:	e007      	b.n	8002cb8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002cb6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	7e9b      	ldrb	r3, [r3, #26]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d108      	bne.n	8002cd2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f042 0220 	orr.w	r2, r2, #32
 8002cce:	601a      	str	r2, [r3, #0]
 8002cd0:	e007      	b.n	8002ce2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f022 0220 	bic.w	r2, r2, #32
 8002ce0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	7edb      	ldrb	r3, [r3, #27]
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d108      	bne.n	8002cfc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f022 0210 	bic.w	r2, r2, #16
 8002cf8:	601a      	str	r2, [r3, #0]
 8002cfa:	e007      	b.n	8002d0c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f042 0210 	orr.w	r2, r2, #16
 8002d0a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	7f1b      	ldrb	r3, [r3, #28]
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d108      	bne.n	8002d26 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f042 0208 	orr.w	r2, r2, #8
 8002d22:	601a      	str	r2, [r3, #0]
 8002d24:	e007      	b.n	8002d36 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f022 0208 	bic.w	r2, r2, #8
 8002d34:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	7f5b      	ldrb	r3, [r3, #29]
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d108      	bne.n	8002d50 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f042 0204 	orr.w	r2, r2, #4
 8002d4c:	601a      	str	r2, [r3, #0]
 8002d4e:	e007      	b.n	8002d60 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f022 0204 	bic.w	r2, r2, #4
 8002d5e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	689a      	ldr	r2, [r3, #8]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	431a      	orrs	r2, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	691b      	ldr	r3, [r3, #16]
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	695b      	ldr	r3, [r3, #20]
 8002d74:	ea42 0103 	orr.w	r1, r2, r3
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	1e5a      	subs	r2, r3, #1
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	430a      	orrs	r2, r1
 8002d84:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002d94:	2300      	movs	r3, #0
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3710      	adds	r7, #16
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}

08002d9e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002d9e:	b480      	push	{r7}
 8002da0:	b087      	sub	sp, #28
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	6078      	str	r0, [r7, #4]
 8002da6:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002db4:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002db6:	7cfb      	ldrb	r3, [r7, #19]
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d003      	beq.n	8002dc4 <HAL_CAN_ConfigFilter+0x26>
 8002dbc:	7cfb      	ldrb	r3, [r7, #19]
 8002dbe:	2b02      	cmp	r3, #2
 8002dc0:	f040 80aa 	bne.w	8002f18 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002dca:	f043 0201 	orr.w	r2, r3, #1
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	695b      	ldr	r3, [r3, #20]
 8002dd8:	f003 031f 	and.w	r3, r3, #31
 8002ddc:	2201      	movs	r2, #1
 8002dde:	fa02 f303 	lsl.w	r3, r2, r3
 8002de2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	43db      	mvns	r3, r3
 8002dee:	401a      	ands	r2, r3
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	69db      	ldr	r3, [r3, #28]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d123      	bne.n	8002e46 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	43db      	mvns	r3, r3
 8002e08:	401a      	ands	r2, r3
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002e1c:	683a      	ldr	r2, [r7, #0]
 8002e1e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002e20:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	3248      	adds	r2, #72	@ 0x48
 8002e26:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002e3a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002e3c:	6979      	ldr	r1, [r7, #20]
 8002e3e:	3348      	adds	r3, #72	@ 0x48
 8002e40:	00db      	lsls	r3, r3, #3
 8002e42:	440b      	add	r3, r1
 8002e44:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	69db      	ldr	r3, [r3, #28]
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	d122      	bne.n	8002e94 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002e4e:	697b      	ldr	r3, [r7, #20]
 8002e50:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	431a      	orrs	r2, r3
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002e6a:	683a      	ldr	r2, [r7, #0]
 8002e6c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002e6e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	3248      	adds	r2, #72	@ 0x48
 8002e74:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002e88:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002e8a:	6979      	ldr	r1, [r7, #20]
 8002e8c:	3348      	adds	r3, #72	@ 0x48
 8002e8e:	00db      	lsls	r3, r3, #3
 8002e90:	440b      	add	r3, r1
 8002e92:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	699b      	ldr	r3, [r3, #24]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d109      	bne.n	8002eb0 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	43db      	mvns	r3, r3
 8002ea6:	401a      	ands	r2, r3
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002eae:	e007      	b.n	8002ec0 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	431a      	orrs	r2, r3
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	691b      	ldr	r3, [r3, #16]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d109      	bne.n	8002edc <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	43db      	mvns	r3, r3
 8002ed2:	401a      	ands	r2, r3
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002eda:	e007      	b.n	8002eec <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	431a      	orrs	r2, r3
 8002ee6:	697b      	ldr	r3, [r7, #20]
 8002ee8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	6a1b      	ldr	r3, [r3, #32]
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d107      	bne.n	8002f04 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	431a      	orrs	r2, r3
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002f0a:	f023 0201 	bic.w	r2, r3, #1
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002f14:	2300      	movs	r3, #0
 8002f16:	e006      	b.n	8002f26 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f1c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
  }
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	371c      	adds	r7, #28
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bc80      	pop	{r7}
 8002f2e:	4770      	bx	lr

08002f30 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d12e      	bne.n	8002fa2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2202      	movs	r2, #2
 8002f48:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f022 0201 	bic.w	r2, r2, #1
 8002f5a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002f5c:	f7ff fdf6 	bl	8002b4c <HAL_GetTick>
 8002f60:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002f62:	e012      	b.n	8002f8a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002f64:	f7ff fdf2 	bl	8002b4c <HAL_GetTick>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	2b0a      	cmp	r3, #10
 8002f70:	d90b      	bls.n	8002f8a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f76:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2205      	movs	r2, #5
 8002f82:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e012      	b.n	8002fb0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f003 0301 	and.w	r3, r3, #1
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d1e5      	bne.n	8002f64 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	e006      	b.n	8002fb0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
  }
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3710      	adds	r7, #16
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b089      	sub	sp, #36	@ 0x24
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	60b9      	str	r1, [r7, #8]
 8002fc2:	607a      	str	r2, [r7, #4]
 8002fc4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fcc:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002fd6:	7ffb      	ldrb	r3, [r7, #31]
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d003      	beq.n	8002fe4 <HAL_CAN_AddTxMessage+0x2c>
 8002fdc:	7ffb      	ldrb	r3, [r7, #31]
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	f040 80ad 	bne.w	800313e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002fe4:	69bb      	ldr	r3, [r7, #24]
 8002fe6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d10a      	bne.n	8003004 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002fee:	69bb      	ldr	r3, [r7, #24]
 8002ff0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d105      	bne.n	8003004 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002ff8:	69bb      	ldr	r3, [r7, #24]
 8002ffa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	f000 8095 	beq.w	800312e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003004:	69bb      	ldr	r3, [r7, #24]
 8003006:	0e1b      	lsrs	r3, r3, #24
 8003008:	f003 0303 	and.w	r3, r3, #3
 800300c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800300e:	2201      	movs	r2, #1
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	409a      	lsls	r2, r3
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d10d      	bne.n	800303c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800302a:	68f9      	ldr	r1, [r7, #12]
 800302c:	6809      	ldr	r1, [r1, #0]
 800302e:	431a      	orrs	r2, r3
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	3318      	adds	r3, #24
 8003034:	011b      	lsls	r3, r3, #4
 8003036:	440b      	add	r3, r1
 8003038:	601a      	str	r2, [r3, #0]
 800303a:	e00f      	b.n	800305c <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003046:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800304c:	68f9      	ldr	r1, [r7, #12]
 800304e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003050:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	3318      	adds	r3, #24
 8003056:	011b      	lsls	r3, r3, #4
 8003058:	440b      	add	r3, r1
 800305a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	6819      	ldr	r1, [r3, #0]
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	691a      	ldr	r2, [r3, #16]
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	3318      	adds	r3, #24
 8003068:	011b      	lsls	r3, r3, #4
 800306a:	440b      	add	r3, r1
 800306c:	3304      	adds	r3, #4
 800306e:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	7d1b      	ldrb	r3, [r3, #20]
 8003074:	2b01      	cmp	r3, #1
 8003076:	d111      	bne.n	800309c <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	3318      	adds	r3, #24
 8003080:	011b      	lsls	r3, r3, #4
 8003082:	4413      	add	r3, r2
 8003084:	3304      	adds	r3, #4
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	68fa      	ldr	r2, [r7, #12]
 800308a:	6811      	ldr	r1, [r2, #0]
 800308c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	3318      	adds	r3, #24
 8003094:	011b      	lsls	r3, r3, #4
 8003096:	440b      	add	r3, r1
 8003098:	3304      	adds	r3, #4
 800309a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	3307      	adds	r3, #7
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	061a      	lsls	r2, r3, #24
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	3306      	adds	r3, #6
 80030a8:	781b      	ldrb	r3, [r3, #0]
 80030aa:	041b      	lsls	r3, r3, #16
 80030ac:	431a      	orrs	r2, r3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	3305      	adds	r3, #5
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	021b      	lsls	r3, r3, #8
 80030b6:	4313      	orrs	r3, r2
 80030b8:	687a      	ldr	r2, [r7, #4]
 80030ba:	3204      	adds	r2, #4
 80030bc:	7812      	ldrb	r2, [r2, #0]
 80030be:	4610      	mov	r0, r2
 80030c0:	68fa      	ldr	r2, [r7, #12]
 80030c2:	6811      	ldr	r1, [r2, #0]
 80030c4:	ea43 0200 	orr.w	r2, r3, r0
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	011b      	lsls	r3, r3, #4
 80030cc:	440b      	add	r3, r1
 80030ce:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80030d2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	3303      	adds	r3, #3
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	061a      	lsls	r2, r3, #24
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	3302      	adds	r3, #2
 80030e0:	781b      	ldrb	r3, [r3, #0]
 80030e2:	041b      	lsls	r3, r3, #16
 80030e4:	431a      	orrs	r2, r3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	3301      	adds	r3, #1
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	021b      	lsls	r3, r3, #8
 80030ee:	4313      	orrs	r3, r2
 80030f0:	687a      	ldr	r2, [r7, #4]
 80030f2:	7812      	ldrb	r2, [r2, #0]
 80030f4:	4610      	mov	r0, r2
 80030f6:	68fa      	ldr	r2, [r7, #12]
 80030f8:	6811      	ldr	r1, [r2, #0]
 80030fa:	ea43 0200 	orr.w	r2, r3, r0
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	011b      	lsls	r3, r3, #4
 8003102:	440b      	add	r3, r1
 8003104:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8003108:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	3318      	adds	r3, #24
 8003112:	011b      	lsls	r3, r3, #4
 8003114:	4413      	add	r3, r2
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	68fa      	ldr	r2, [r7, #12]
 800311a:	6811      	ldr	r1, [r2, #0]
 800311c:	f043 0201 	orr.w	r2, r3, #1
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	3318      	adds	r3, #24
 8003124:	011b      	lsls	r3, r3, #4
 8003126:	440b      	add	r3, r1
 8003128:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800312a:	2300      	movs	r3, #0
 800312c:	e00e      	b.n	800314c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003132:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e006      	b.n	800314c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003142:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
  }
}
 800314c:	4618      	mov	r0, r3
 800314e:	3724      	adds	r7, #36	@ 0x24
 8003150:	46bd      	mov	sp, r7
 8003152:	bc80      	pop	{r7}
 8003154:	4770      	bx	lr

08003156 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003156:	b480      	push	{r7}
 8003158:	b087      	sub	sp, #28
 800315a:	af00      	add	r7, sp, #0
 800315c:	60f8      	str	r0, [r7, #12]
 800315e:	60b9      	str	r1, [r7, #8]
 8003160:	607a      	str	r2, [r7, #4]
 8003162:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	f893 3020 	ldrb.w	r3, [r3, #32]
 800316a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800316c:	7dfb      	ldrb	r3, [r7, #23]
 800316e:	2b01      	cmp	r3, #1
 8003170:	d003      	beq.n	800317a <HAL_CAN_GetRxMessage+0x24>
 8003172:	7dfb      	ldrb	r3, [r7, #23]
 8003174:	2b02      	cmp	r3, #2
 8003176:	f040 8103 	bne.w	8003380 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d10e      	bne.n	800319e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	68db      	ldr	r3, [r3, #12]
 8003186:	f003 0303 	and.w	r3, r3, #3
 800318a:	2b00      	cmp	r3, #0
 800318c:	d116      	bne.n	80031bc <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003192:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e0f7      	b.n	800338e <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	691b      	ldr	r3, [r3, #16]
 80031a4:	f003 0303 	and.w	r3, r3, #3
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d107      	bne.n	80031bc <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e0e8      	b.n	800338e <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	331b      	adds	r3, #27
 80031c4:	011b      	lsls	r3, r3, #4
 80031c6:	4413      	add	r3, r2
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0204 	and.w	r2, r3, #4
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d10c      	bne.n	80031f4 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	331b      	adds	r3, #27
 80031e2:	011b      	lsls	r3, r3, #4
 80031e4:	4413      	add	r3, r2
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	0d5b      	lsrs	r3, r3, #21
 80031ea:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	601a      	str	r2, [r3, #0]
 80031f2:	e00b      	b.n	800320c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	331b      	adds	r3, #27
 80031fc:	011b      	lsls	r3, r3, #4
 80031fe:	4413      	add	r3, r2
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	08db      	lsrs	r3, r3, #3
 8003204:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	331b      	adds	r3, #27
 8003214:	011b      	lsls	r3, r3, #4
 8003216:	4413      	add	r3, r2
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 0202 	and.w	r2, r3, #2
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	331b      	adds	r3, #27
 800322a:	011b      	lsls	r3, r3, #4
 800322c:	4413      	add	r3, r2
 800322e:	3304      	adds	r3, #4
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 0308 	and.w	r3, r3, #8
 8003236:	2b00      	cmp	r3, #0
 8003238:	d003      	beq.n	8003242 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2208      	movs	r2, #8
 800323e:	611a      	str	r2, [r3, #16]
 8003240:	e00b      	b.n	800325a <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	331b      	adds	r3, #27
 800324a:	011b      	lsls	r3, r3, #4
 800324c:	4413      	add	r3, r2
 800324e:	3304      	adds	r3, #4
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f003 020f 	and.w	r2, r3, #15
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	331b      	adds	r3, #27
 8003262:	011b      	lsls	r3, r3, #4
 8003264:	4413      	add	r3, r2
 8003266:	3304      	adds	r3, #4
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	0a1b      	lsrs	r3, r3, #8
 800326c:	b2da      	uxtb	r2, r3
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	331b      	adds	r3, #27
 800327a:	011b      	lsls	r3, r3, #4
 800327c:	4413      	add	r3, r2
 800327e:	3304      	adds	r3, #4
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	0c1b      	lsrs	r3, r3, #16
 8003284:	b29a      	uxth	r2, r3
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	011b      	lsls	r3, r3, #4
 8003292:	4413      	add	r3, r2
 8003294:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	b2da      	uxtb	r2, r3
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	011b      	lsls	r3, r3, #4
 80032a8:	4413      	add	r3, r2
 80032aa:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	0a1a      	lsrs	r2, r3, #8
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	3301      	adds	r3, #1
 80032b6:	b2d2      	uxtb	r2, r2
 80032b8:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	011b      	lsls	r3, r3, #4
 80032c2:	4413      	add	r3, r2
 80032c4:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	0c1a      	lsrs	r2, r3, #16
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	3302      	adds	r3, #2
 80032d0:	b2d2      	uxtb	r2, r2
 80032d2:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	011b      	lsls	r3, r3, #4
 80032dc:	4413      	add	r3, r2
 80032de:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	0e1a      	lsrs	r2, r3, #24
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	3303      	adds	r3, #3
 80032ea:	b2d2      	uxtb	r2, r2
 80032ec:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	011b      	lsls	r3, r3, #4
 80032f6:	4413      	add	r3, r2
 80032f8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	3304      	adds	r3, #4
 8003302:	b2d2      	uxtb	r2, r2
 8003304:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	011b      	lsls	r3, r3, #4
 800330e:	4413      	add	r3, r2
 8003310:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	0a1a      	lsrs	r2, r3, #8
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	3305      	adds	r3, #5
 800331c:	b2d2      	uxtb	r2, r2
 800331e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	011b      	lsls	r3, r3, #4
 8003328:	4413      	add	r3, r2
 800332a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	0c1a      	lsrs	r2, r3, #16
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	3306      	adds	r3, #6
 8003336:	b2d2      	uxtb	r2, r2
 8003338:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	011b      	lsls	r3, r3, #4
 8003342:	4413      	add	r3, r2
 8003344:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	0e1a      	lsrs	r2, r3, #24
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	3307      	adds	r3, #7
 8003350:	b2d2      	uxtb	r2, r2
 8003352:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d108      	bne.n	800336c <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	68da      	ldr	r2, [r3, #12]
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f042 0220 	orr.w	r2, r2, #32
 8003368:	60da      	str	r2, [r3, #12]
 800336a:	e007      	b.n	800337c <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	691a      	ldr	r2, [r3, #16]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f042 0220 	orr.w	r2, r2, #32
 800337a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800337c:	2300      	movs	r3, #0
 800337e:	e006      	b.n	800338e <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003384:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800338c:	2301      	movs	r3, #1
  }
}
 800338e:	4618      	mov	r0, r3
 8003390:	371c      	adds	r7, #28
 8003392:	46bd      	mov	sp, r7
 8003394:	bc80      	pop	{r7}
 8003396:	4770      	bx	lr

08003398 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003398:	b480      	push	{r7}
 800339a:	b085      	sub	sp, #20
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033a8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80033aa:	7bfb      	ldrb	r3, [r7, #15]
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d002      	beq.n	80033b6 <HAL_CAN_ActivateNotification+0x1e>
 80033b0:	7bfb      	ldrb	r3, [r7, #15]
 80033b2:	2b02      	cmp	r3, #2
 80033b4:	d109      	bne.n	80033ca <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	6959      	ldr	r1, [r3, #20]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	683a      	ldr	r2, [r7, #0]
 80033c2:	430a      	orrs	r2, r1
 80033c4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80033c6:	2300      	movs	r3, #0
 80033c8:	e006      	b.n	80033d8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ce:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
  }
}
 80033d8:	4618      	mov	r0, r3
 80033da:	3714      	adds	r7, #20
 80033dc:	46bd      	mov	sp, r7
 80033de:	bc80      	pop	{r7}
 80033e0:	4770      	bx	lr

080033e2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80033e2:	b580      	push	{r7, lr}
 80033e4:	b08a      	sub	sp, #40	@ 0x28
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80033ea:	2300      	movs	r3, #0
 80033ec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	695b      	ldr	r3, [r3, #20]
 80033f4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	68db      	ldr	r3, [r3, #12]
 800340c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	691b      	ldr	r3, [r3, #16]
 8003414:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	699b      	ldr	r3, [r3, #24]
 800341c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800341e:	6a3b      	ldr	r3, [r7, #32]
 8003420:	f003 0301 	and.w	r3, r3, #1
 8003424:	2b00      	cmp	r3, #0
 8003426:	d07c      	beq.n	8003522 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003428:	69bb      	ldr	r3, [r7, #24]
 800342a:	f003 0301 	and.w	r3, r3, #1
 800342e:	2b00      	cmp	r3, #0
 8003430:	d023      	beq.n	800347a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	2201      	movs	r2, #1
 8003438:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800343a:	69bb      	ldr	r3, [r7, #24]
 800343c:	f003 0302 	and.w	r3, r3, #2
 8003440:	2b00      	cmp	r3, #0
 8003442:	d003      	beq.n	800344c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003444:	6878      	ldr	r0, [r7, #4]
 8003446:	f000 f983 	bl	8003750 <HAL_CAN_TxMailbox0CompleteCallback>
 800344a:	e016      	b.n	800347a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800344c:	69bb      	ldr	r3, [r7, #24]
 800344e:	f003 0304 	and.w	r3, r3, #4
 8003452:	2b00      	cmp	r3, #0
 8003454:	d004      	beq.n	8003460 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003458:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800345c:	627b      	str	r3, [r7, #36]	@ 0x24
 800345e:	e00c      	b.n	800347a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003460:	69bb      	ldr	r3, [r7, #24]
 8003462:	f003 0308 	and.w	r3, r3, #8
 8003466:	2b00      	cmp	r3, #0
 8003468:	d004      	beq.n	8003474 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800346a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800346c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003470:	627b      	str	r3, [r7, #36]	@ 0x24
 8003472:	e002      	b.n	800347a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003474:	6878      	ldr	r0, [r7, #4]
 8003476:	f000 f986 	bl	8003786 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800347a:	69bb      	ldr	r3, [r7, #24]
 800347c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003480:	2b00      	cmp	r3, #0
 8003482:	d024      	beq.n	80034ce <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800348c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800348e:	69bb      	ldr	r3, [r7, #24]
 8003490:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003494:	2b00      	cmp	r3, #0
 8003496:	d003      	beq.n	80034a0 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	f000 f962 	bl	8003762 <HAL_CAN_TxMailbox1CompleteCallback>
 800349e:	e016      	b.n	80034ce <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80034a0:	69bb      	ldr	r3, [r7, #24]
 80034a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d004      	beq.n	80034b4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80034aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ac:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80034b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80034b2:	e00c      	b.n	80034ce <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80034b4:	69bb      	ldr	r3, [r7, #24]
 80034b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d004      	beq.n	80034c8 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80034be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80034c6:	e002      	b.n	80034ce <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80034c8:	6878      	ldr	r0, [r7, #4]
 80034ca:	f000 f965 	bl	8003798 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d024      	beq.n	8003522 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80034e0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80034e2:	69bb      	ldr	r3, [r7, #24]
 80034e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d003      	beq.n	80034f4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	f000 f941 	bl	8003774 <HAL_CAN_TxMailbox2CompleteCallback>
 80034f2:	e016      	b.n	8003522 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d004      	beq.n	8003508 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80034fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003500:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003504:	627b      	str	r3, [r7, #36]	@ 0x24
 8003506:	e00c      	b.n	8003522 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003508:	69bb      	ldr	r3, [r7, #24]
 800350a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800350e:	2b00      	cmp	r3, #0
 8003510:	d004      	beq.n	800351c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003514:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003518:	627b      	str	r3, [r7, #36]	@ 0x24
 800351a:	e002      	b.n	8003522 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	f000 f944 	bl	80037aa <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003522:	6a3b      	ldr	r3, [r7, #32]
 8003524:	f003 0308 	and.w	r3, r3, #8
 8003528:	2b00      	cmp	r3, #0
 800352a:	d00c      	beq.n	8003546 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	f003 0310 	and.w	r3, r3, #16
 8003532:	2b00      	cmp	r3, #0
 8003534:	d007      	beq.n	8003546 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003538:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800353c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	2210      	movs	r2, #16
 8003544:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003546:	6a3b      	ldr	r3, [r7, #32]
 8003548:	f003 0304 	and.w	r3, r3, #4
 800354c:	2b00      	cmp	r3, #0
 800354e:	d00b      	beq.n	8003568 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	f003 0308 	and.w	r3, r3, #8
 8003556:	2b00      	cmp	r3, #0
 8003558:	d006      	beq.n	8003568 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2208      	movs	r2, #8
 8003560:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f000 f92a 	bl	80037bc <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003568:	6a3b      	ldr	r3, [r7, #32]
 800356a:	f003 0302 	and.w	r3, r3, #2
 800356e:	2b00      	cmp	r3, #0
 8003570:	d009      	beq.n	8003586 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	f003 0303 	and.w	r3, r3, #3
 800357c:	2b00      	cmp	r3, #0
 800357e:	d002      	beq.n	8003586 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	f7fe fc91 	bl	8001ea8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003586:	6a3b      	ldr	r3, [r7, #32]
 8003588:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800358c:	2b00      	cmp	r3, #0
 800358e:	d00c      	beq.n	80035aa <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	f003 0310 	and.w	r3, r3, #16
 8003596:	2b00      	cmp	r3, #0
 8003598:	d007      	beq.n	80035aa <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800359a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800359c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80035a0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	2210      	movs	r2, #16
 80035a8:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80035aa:	6a3b      	ldr	r3, [r7, #32]
 80035ac:	f003 0320 	and.w	r3, r3, #32
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d00b      	beq.n	80035cc <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	f003 0308 	and.w	r3, r3, #8
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d006      	beq.n	80035cc <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	2208      	movs	r2, #8
 80035c4:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f000 f90a 	bl	80037e0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80035cc:	6a3b      	ldr	r3, [r7, #32]
 80035ce:	f003 0310 	and.w	r3, r3, #16
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d009      	beq.n	80035ea <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	691b      	ldr	r3, [r3, #16]
 80035dc:	f003 0303 	and.w	r3, r3, #3
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d002      	beq.n	80035ea <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	f000 f8f2 	bl	80037ce <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80035ea:	6a3b      	ldr	r3, [r7, #32]
 80035ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d00b      	beq.n	800360c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80035f4:	69fb      	ldr	r3, [r7, #28]
 80035f6:	f003 0310 	and.w	r3, r3, #16
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d006      	beq.n	800360c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	2210      	movs	r2, #16
 8003604:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003606:	6878      	ldr	r0, [r7, #4]
 8003608:	f000 f8f3 	bl	80037f2 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800360c:	6a3b      	ldr	r3, [r7, #32]
 800360e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d00b      	beq.n	800362e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	f003 0308 	and.w	r3, r3, #8
 800361c:	2b00      	cmp	r3, #0
 800361e:	d006      	beq.n	800362e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	2208      	movs	r2, #8
 8003626:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	f000 f8eb 	bl	8003804 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800362e:	6a3b      	ldr	r3, [r7, #32]
 8003630:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003634:	2b00      	cmp	r3, #0
 8003636:	d07b      	beq.n	8003730 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	f003 0304 	and.w	r3, r3, #4
 800363e:	2b00      	cmp	r3, #0
 8003640:	d072      	beq.n	8003728 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003642:	6a3b      	ldr	r3, [r7, #32]
 8003644:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003648:	2b00      	cmp	r3, #0
 800364a:	d008      	beq.n	800365e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003652:	2b00      	cmp	r3, #0
 8003654:	d003      	beq.n	800365e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003658:	f043 0301 	orr.w	r3, r3, #1
 800365c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800365e:	6a3b      	ldr	r3, [r7, #32]
 8003660:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003664:	2b00      	cmp	r3, #0
 8003666:	d008      	beq.n	800367a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800366e:	2b00      	cmp	r3, #0
 8003670:	d003      	beq.n	800367a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003674:	f043 0302 	orr.w	r3, r3, #2
 8003678:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800367a:	6a3b      	ldr	r3, [r7, #32]
 800367c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003680:	2b00      	cmp	r3, #0
 8003682:	d008      	beq.n	8003696 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800368a:	2b00      	cmp	r3, #0
 800368c:	d003      	beq.n	8003696 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800368e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003690:	f043 0304 	orr.w	r3, r3, #4
 8003694:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003696:	6a3b      	ldr	r3, [r7, #32]
 8003698:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800369c:	2b00      	cmp	r3, #0
 800369e:	d043      	beq.n	8003728 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d03e      	beq.n	8003728 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80036b0:	2b60      	cmp	r3, #96	@ 0x60
 80036b2:	d02b      	beq.n	800370c <HAL_CAN_IRQHandler+0x32a>
 80036b4:	2b60      	cmp	r3, #96	@ 0x60
 80036b6:	d82e      	bhi.n	8003716 <HAL_CAN_IRQHandler+0x334>
 80036b8:	2b50      	cmp	r3, #80	@ 0x50
 80036ba:	d022      	beq.n	8003702 <HAL_CAN_IRQHandler+0x320>
 80036bc:	2b50      	cmp	r3, #80	@ 0x50
 80036be:	d82a      	bhi.n	8003716 <HAL_CAN_IRQHandler+0x334>
 80036c0:	2b40      	cmp	r3, #64	@ 0x40
 80036c2:	d019      	beq.n	80036f8 <HAL_CAN_IRQHandler+0x316>
 80036c4:	2b40      	cmp	r3, #64	@ 0x40
 80036c6:	d826      	bhi.n	8003716 <HAL_CAN_IRQHandler+0x334>
 80036c8:	2b30      	cmp	r3, #48	@ 0x30
 80036ca:	d010      	beq.n	80036ee <HAL_CAN_IRQHandler+0x30c>
 80036cc:	2b30      	cmp	r3, #48	@ 0x30
 80036ce:	d822      	bhi.n	8003716 <HAL_CAN_IRQHandler+0x334>
 80036d0:	2b10      	cmp	r3, #16
 80036d2:	d002      	beq.n	80036da <HAL_CAN_IRQHandler+0x2f8>
 80036d4:	2b20      	cmp	r3, #32
 80036d6:	d005      	beq.n	80036e4 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80036d8:	e01d      	b.n	8003716 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80036da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036dc:	f043 0308 	orr.w	r3, r3, #8
 80036e0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80036e2:	e019      	b.n	8003718 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80036e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e6:	f043 0310 	orr.w	r3, r3, #16
 80036ea:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80036ec:	e014      	b.n	8003718 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80036ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f0:	f043 0320 	orr.w	r3, r3, #32
 80036f4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80036f6:	e00f      	b.n	8003718 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80036f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80036fe:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003700:	e00a      	b.n	8003718 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003704:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003708:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800370a:	e005      	b.n	8003718 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800370c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800370e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003712:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003714:	e000      	b.n	8003718 <HAL_CAN_IRQHandler+0x336>
            break;
 8003716:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	699a      	ldr	r2, [r3, #24]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003726:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	2204      	movs	r2, #4
 800372e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003732:	2b00      	cmp	r3, #0
 8003734:	d008      	beq.n	8003748 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800373a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800373c:	431a      	orrs	r2, r3
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f000 f867 	bl	8003816 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003748:	bf00      	nop
 800374a:	3728      	adds	r7, #40	@ 0x28
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}

08003750 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003758:	bf00      	nop
 800375a:	370c      	adds	r7, #12
 800375c:	46bd      	mov	sp, r7
 800375e:	bc80      	pop	{r7}
 8003760:	4770      	bx	lr

08003762 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003762:	b480      	push	{r7}
 8003764:	b083      	sub	sp, #12
 8003766:	af00      	add	r7, sp, #0
 8003768:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800376a:	bf00      	nop
 800376c:	370c      	adds	r7, #12
 800376e:	46bd      	mov	sp, r7
 8003770:	bc80      	pop	{r7}
 8003772:	4770      	bx	lr

08003774 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003774:	b480      	push	{r7}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800377c:	bf00      	nop
 800377e:	370c      	adds	r7, #12
 8003780:	46bd      	mov	sp, r7
 8003782:	bc80      	pop	{r7}
 8003784:	4770      	bx	lr

08003786 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003786:	b480      	push	{r7}
 8003788:	b083      	sub	sp, #12
 800378a:	af00      	add	r7, sp, #0
 800378c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800378e:	bf00      	nop
 8003790:	370c      	adds	r7, #12
 8003792:	46bd      	mov	sp, r7
 8003794:	bc80      	pop	{r7}
 8003796:	4770      	bx	lr

08003798 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003798:	b480      	push	{r7}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80037a0:	bf00      	nop
 80037a2:	370c      	adds	r7, #12
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bc80      	pop	{r7}
 80037a8:	4770      	bx	lr

080037aa <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80037aa:	b480      	push	{r7}
 80037ac:	b083      	sub	sp, #12
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80037b2:	bf00      	nop
 80037b4:	370c      	adds	r7, #12
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bc80      	pop	{r7}
 80037ba:	4770      	bx	lr

080037bc <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80037bc:	b480      	push	{r7}
 80037be:	b083      	sub	sp, #12
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80037c4:	bf00      	nop
 80037c6:	370c      	adds	r7, #12
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bc80      	pop	{r7}
 80037cc:	4770      	bx	lr

080037ce <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80037ce:	b480      	push	{r7}
 80037d0:	b083      	sub	sp, #12
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80037d6:	bf00      	nop
 80037d8:	370c      	adds	r7, #12
 80037da:	46bd      	mov	sp, r7
 80037dc:	bc80      	pop	{r7}
 80037de:	4770      	bx	lr

080037e0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b083      	sub	sp, #12
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80037e8:	bf00      	nop
 80037ea:	370c      	adds	r7, #12
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bc80      	pop	{r7}
 80037f0:	4770      	bx	lr

080037f2 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80037f2:	b480      	push	{r7}
 80037f4:	b083      	sub	sp, #12
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80037fa:	bf00      	nop
 80037fc:	370c      	adds	r7, #12
 80037fe:	46bd      	mov	sp, r7
 8003800:	bc80      	pop	{r7}
 8003802:	4770      	bx	lr

08003804 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800380c:	bf00      	nop
 800380e:	370c      	adds	r7, #12
 8003810:	46bd      	mov	sp, r7
 8003812:	bc80      	pop	{r7}
 8003814:	4770      	bx	lr

08003816 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003816:	b480      	push	{r7}
 8003818:	b083      	sub	sp, #12
 800381a:	af00      	add	r7, sp, #0
 800381c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800381e:	bf00      	nop
 8003820:	370c      	adds	r7, #12
 8003822:	46bd      	mov	sp, r7
 8003824:	bc80      	pop	{r7}
 8003826:	4770      	bx	lr

08003828 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003828:	b480      	push	{r7}
 800382a:	b085      	sub	sp, #20
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f003 0307 	and.w	r3, r3, #7
 8003836:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003838:	4b0c      	ldr	r3, [pc, #48]	@ (800386c <__NVIC_SetPriorityGrouping+0x44>)
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800383e:	68ba      	ldr	r2, [r7, #8]
 8003840:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003844:	4013      	ands	r3, r2
 8003846:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003850:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003854:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003858:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800385a:	4a04      	ldr	r2, [pc, #16]	@ (800386c <__NVIC_SetPriorityGrouping+0x44>)
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	60d3      	str	r3, [r2, #12]
}
 8003860:	bf00      	nop
 8003862:	3714      	adds	r7, #20
 8003864:	46bd      	mov	sp, r7
 8003866:	bc80      	pop	{r7}
 8003868:	4770      	bx	lr
 800386a:	bf00      	nop
 800386c:	e000ed00 	.word	0xe000ed00

08003870 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003870:	b480      	push	{r7}
 8003872:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003874:	4b04      	ldr	r3, [pc, #16]	@ (8003888 <__NVIC_GetPriorityGrouping+0x18>)
 8003876:	68db      	ldr	r3, [r3, #12]
 8003878:	0a1b      	lsrs	r3, r3, #8
 800387a:	f003 0307 	and.w	r3, r3, #7
}
 800387e:	4618      	mov	r0, r3
 8003880:	46bd      	mov	sp, r7
 8003882:	bc80      	pop	{r7}
 8003884:	4770      	bx	lr
 8003886:	bf00      	nop
 8003888:	e000ed00 	.word	0xe000ed00

0800388c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800388c:	b480      	push	{r7}
 800388e:	b083      	sub	sp, #12
 8003890:	af00      	add	r7, sp, #0
 8003892:	4603      	mov	r3, r0
 8003894:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800389a:	2b00      	cmp	r3, #0
 800389c:	db0b      	blt.n	80038b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800389e:	79fb      	ldrb	r3, [r7, #7]
 80038a0:	f003 021f 	and.w	r2, r3, #31
 80038a4:	4906      	ldr	r1, [pc, #24]	@ (80038c0 <__NVIC_EnableIRQ+0x34>)
 80038a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038aa:	095b      	lsrs	r3, r3, #5
 80038ac:	2001      	movs	r0, #1
 80038ae:	fa00 f202 	lsl.w	r2, r0, r2
 80038b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80038b6:	bf00      	nop
 80038b8:	370c      	adds	r7, #12
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bc80      	pop	{r7}
 80038be:	4770      	bx	lr
 80038c0:	e000e100 	.word	0xe000e100

080038c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	4603      	mov	r3, r0
 80038cc:	6039      	str	r1, [r7, #0]
 80038ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	db0a      	blt.n	80038ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	b2da      	uxtb	r2, r3
 80038dc:	490c      	ldr	r1, [pc, #48]	@ (8003910 <__NVIC_SetPriority+0x4c>)
 80038de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038e2:	0112      	lsls	r2, r2, #4
 80038e4:	b2d2      	uxtb	r2, r2
 80038e6:	440b      	add	r3, r1
 80038e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038ec:	e00a      	b.n	8003904 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	b2da      	uxtb	r2, r3
 80038f2:	4908      	ldr	r1, [pc, #32]	@ (8003914 <__NVIC_SetPriority+0x50>)
 80038f4:	79fb      	ldrb	r3, [r7, #7]
 80038f6:	f003 030f 	and.w	r3, r3, #15
 80038fa:	3b04      	subs	r3, #4
 80038fc:	0112      	lsls	r2, r2, #4
 80038fe:	b2d2      	uxtb	r2, r2
 8003900:	440b      	add	r3, r1
 8003902:	761a      	strb	r2, [r3, #24]
}
 8003904:	bf00      	nop
 8003906:	370c      	adds	r7, #12
 8003908:	46bd      	mov	sp, r7
 800390a:	bc80      	pop	{r7}
 800390c:	4770      	bx	lr
 800390e:	bf00      	nop
 8003910:	e000e100 	.word	0xe000e100
 8003914:	e000ed00 	.word	0xe000ed00

08003918 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003918:	b480      	push	{r7}
 800391a:	b089      	sub	sp, #36	@ 0x24
 800391c:	af00      	add	r7, sp, #0
 800391e:	60f8      	str	r0, [r7, #12]
 8003920:	60b9      	str	r1, [r7, #8]
 8003922:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f003 0307 	and.w	r3, r3, #7
 800392a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	f1c3 0307 	rsb	r3, r3, #7
 8003932:	2b04      	cmp	r3, #4
 8003934:	bf28      	it	cs
 8003936:	2304      	movcs	r3, #4
 8003938:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	3304      	adds	r3, #4
 800393e:	2b06      	cmp	r3, #6
 8003940:	d902      	bls.n	8003948 <NVIC_EncodePriority+0x30>
 8003942:	69fb      	ldr	r3, [r7, #28]
 8003944:	3b03      	subs	r3, #3
 8003946:	e000      	b.n	800394a <NVIC_EncodePriority+0x32>
 8003948:	2300      	movs	r3, #0
 800394a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800394c:	f04f 32ff 	mov.w	r2, #4294967295
 8003950:	69bb      	ldr	r3, [r7, #24]
 8003952:	fa02 f303 	lsl.w	r3, r2, r3
 8003956:	43da      	mvns	r2, r3
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	401a      	ands	r2, r3
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003960:	f04f 31ff 	mov.w	r1, #4294967295
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	fa01 f303 	lsl.w	r3, r1, r3
 800396a:	43d9      	mvns	r1, r3
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003970:	4313      	orrs	r3, r2
         );
}
 8003972:	4618      	mov	r0, r3
 8003974:	3724      	adds	r7, #36	@ 0x24
 8003976:	46bd      	mov	sp, r7
 8003978:	bc80      	pop	{r7}
 800397a:	4770      	bx	lr

0800397c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b082      	sub	sp, #8
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	3b01      	subs	r3, #1
 8003988:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800398c:	d301      	bcc.n	8003992 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800398e:	2301      	movs	r3, #1
 8003990:	e00f      	b.n	80039b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003992:	4a0a      	ldr	r2, [pc, #40]	@ (80039bc <SysTick_Config+0x40>)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	3b01      	subs	r3, #1
 8003998:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800399a:	210f      	movs	r1, #15
 800399c:	f04f 30ff 	mov.w	r0, #4294967295
 80039a0:	f7ff ff90 	bl	80038c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039a4:	4b05      	ldr	r3, [pc, #20]	@ (80039bc <SysTick_Config+0x40>)
 80039a6:	2200      	movs	r2, #0
 80039a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039aa:	4b04      	ldr	r3, [pc, #16]	@ (80039bc <SysTick_Config+0x40>)
 80039ac:	2207      	movs	r2, #7
 80039ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039b0:	2300      	movs	r3, #0
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3708      	adds	r7, #8
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	e000e010 	.word	0xe000e010

080039c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b082      	sub	sp, #8
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f7ff ff2d 	bl	8003828 <__NVIC_SetPriorityGrouping>
}
 80039ce:	bf00      	nop
 80039d0:	3708      	adds	r7, #8
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}

080039d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80039d6:	b580      	push	{r7, lr}
 80039d8:	b086      	sub	sp, #24
 80039da:	af00      	add	r7, sp, #0
 80039dc:	4603      	mov	r3, r0
 80039de:	60b9      	str	r1, [r7, #8]
 80039e0:	607a      	str	r2, [r7, #4]
 80039e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039e4:	2300      	movs	r3, #0
 80039e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039e8:	f7ff ff42 	bl	8003870 <__NVIC_GetPriorityGrouping>
 80039ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039ee:	687a      	ldr	r2, [r7, #4]
 80039f0:	68b9      	ldr	r1, [r7, #8]
 80039f2:	6978      	ldr	r0, [r7, #20]
 80039f4:	f7ff ff90 	bl	8003918 <NVIC_EncodePriority>
 80039f8:	4602      	mov	r2, r0
 80039fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039fe:	4611      	mov	r1, r2
 8003a00:	4618      	mov	r0, r3
 8003a02:	f7ff ff5f 	bl	80038c4 <__NVIC_SetPriority>
}
 8003a06:	bf00      	nop
 8003a08:	3718      	adds	r7, #24
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}

08003a0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a0e:	b580      	push	{r7, lr}
 8003a10:	b082      	sub	sp, #8
 8003a12:	af00      	add	r7, sp, #0
 8003a14:	4603      	mov	r3, r0
 8003a16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f7ff ff35 	bl	800388c <__NVIC_EnableIRQ>
}
 8003a22:	bf00      	nop
 8003a24:	3708      	adds	r7, #8
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}

08003a2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a2a:	b580      	push	{r7, lr}
 8003a2c:	b082      	sub	sp, #8
 8003a2e:	af00      	add	r7, sp, #0
 8003a30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f7ff ffa2 	bl	800397c <SysTick_Config>
 8003a38:	4603      	mov	r3, r0
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3708      	adds	r7, #8
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
	...

08003a44 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b08b      	sub	sp, #44	@ 0x2c
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003a52:	2300      	movs	r3, #0
 8003a54:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a56:	e169      	b.n	8003d2c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003a58:	2201      	movs	r2, #1
 8003a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a60:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	69fa      	ldr	r2, [r7, #28]
 8003a68:	4013      	ands	r3, r2
 8003a6a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003a6c:	69ba      	ldr	r2, [r7, #24]
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	429a      	cmp	r2, r3
 8003a72:	f040 8158 	bne.w	8003d26 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	4a9a      	ldr	r2, [pc, #616]	@ (8003ce4 <HAL_GPIO_Init+0x2a0>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d05e      	beq.n	8003b3e <HAL_GPIO_Init+0xfa>
 8003a80:	4a98      	ldr	r2, [pc, #608]	@ (8003ce4 <HAL_GPIO_Init+0x2a0>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d875      	bhi.n	8003b72 <HAL_GPIO_Init+0x12e>
 8003a86:	4a98      	ldr	r2, [pc, #608]	@ (8003ce8 <HAL_GPIO_Init+0x2a4>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d058      	beq.n	8003b3e <HAL_GPIO_Init+0xfa>
 8003a8c:	4a96      	ldr	r2, [pc, #600]	@ (8003ce8 <HAL_GPIO_Init+0x2a4>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d86f      	bhi.n	8003b72 <HAL_GPIO_Init+0x12e>
 8003a92:	4a96      	ldr	r2, [pc, #600]	@ (8003cec <HAL_GPIO_Init+0x2a8>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d052      	beq.n	8003b3e <HAL_GPIO_Init+0xfa>
 8003a98:	4a94      	ldr	r2, [pc, #592]	@ (8003cec <HAL_GPIO_Init+0x2a8>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d869      	bhi.n	8003b72 <HAL_GPIO_Init+0x12e>
 8003a9e:	4a94      	ldr	r2, [pc, #592]	@ (8003cf0 <HAL_GPIO_Init+0x2ac>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d04c      	beq.n	8003b3e <HAL_GPIO_Init+0xfa>
 8003aa4:	4a92      	ldr	r2, [pc, #584]	@ (8003cf0 <HAL_GPIO_Init+0x2ac>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d863      	bhi.n	8003b72 <HAL_GPIO_Init+0x12e>
 8003aaa:	4a92      	ldr	r2, [pc, #584]	@ (8003cf4 <HAL_GPIO_Init+0x2b0>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d046      	beq.n	8003b3e <HAL_GPIO_Init+0xfa>
 8003ab0:	4a90      	ldr	r2, [pc, #576]	@ (8003cf4 <HAL_GPIO_Init+0x2b0>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d85d      	bhi.n	8003b72 <HAL_GPIO_Init+0x12e>
 8003ab6:	2b12      	cmp	r3, #18
 8003ab8:	d82a      	bhi.n	8003b10 <HAL_GPIO_Init+0xcc>
 8003aba:	2b12      	cmp	r3, #18
 8003abc:	d859      	bhi.n	8003b72 <HAL_GPIO_Init+0x12e>
 8003abe:	a201      	add	r2, pc, #4	@ (adr r2, 8003ac4 <HAL_GPIO_Init+0x80>)
 8003ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ac4:	08003b3f 	.word	0x08003b3f
 8003ac8:	08003b19 	.word	0x08003b19
 8003acc:	08003b2b 	.word	0x08003b2b
 8003ad0:	08003b6d 	.word	0x08003b6d
 8003ad4:	08003b73 	.word	0x08003b73
 8003ad8:	08003b73 	.word	0x08003b73
 8003adc:	08003b73 	.word	0x08003b73
 8003ae0:	08003b73 	.word	0x08003b73
 8003ae4:	08003b73 	.word	0x08003b73
 8003ae8:	08003b73 	.word	0x08003b73
 8003aec:	08003b73 	.word	0x08003b73
 8003af0:	08003b73 	.word	0x08003b73
 8003af4:	08003b73 	.word	0x08003b73
 8003af8:	08003b73 	.word	0x08003b73
 8003afc:	08003b73 	.word	0x08003b73
 8003b00:	08003b73 	.word	0x08003b73
 8003b04:	08003b73 	.word	0x08003b73
 8003b08:	08003b21 	.word	0x08003b21
 8003b0c:	08003b35 	.word	0x08003b35
 8003b10:	4a79      	ldr	r2, [pc, #484]	@ (8003cf8 <HAL_GPIO_Init+0x2b4>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d013      	beq.n	8003b3e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003b16:	e02c      	b.n	8003b72 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	623b      	str	r3, [r7, #32]
          break;
 8003b1e:	e029      	b.n	8003b74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	3304      	adds	r3, #4
 8003b26:	623b      	str	r3, [r7, #32]
          break;
 8003b28:	e024      	b.n	8003b74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	68db      	ldr	r3, [r3, #12]
 8003b2e:	3308      	adds	r3, #8
 8003b30:	623b      	str	r3, [r7, #32]
          break;
 8003b32:	e01f      	b.n	8003b74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	330c      	adds	r3, #12
 8003b3a:	623b      	str	r3, [r7, #32]
          break;
 8003b3c:	e01a      	b.n	8003b74 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d102      	bne.n	8003b4c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003b46:	2304      	movs	r3, #4
 8003b48:	623b      	str	r3, [r7, #32]
          break;
 8003b4a:	e013      	b.n	8003b74 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d105      	bne.n	8003b60 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003b54:	2308      	movs	r3, #8
 8003b56:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	69fa      	ldr	r2, [r7, #28]
 8003b5c:	611a      	str	r2, [r3, #16]
          break;
 8003b5e:	e009      	b.n	8003b74 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003b60:	2308      	movs	r3, #8
 8003b62:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	69fa      	ldr	r2, [r7, #28]
 8003b68:	615a      	str	r2, [r3, #20]
          break;
 8003b6a:	e003      	b.n	8003b74 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	623b      	str	r3, [r7, #32]
          break;
 8003b70:	e000      	b.n	8003b74 <HAL_GPIO_Init+0x130>
          break;
 8003b72:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003b74:	69bb      	ldr	r3, [r7, #24]
 8003b76:	2bff      	cmp	r3, #255	@ 0xff
 8003b78:	d801      	bhi.n	8003b7e <HAL_GPIO_Init+0x13a>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	e001      	b.n	8003b82 <HAL_GPIO_Init+0x13e>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	3304      	adds	r3, #4
 8003b82:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	2bff      	cmp	r3, #255	@ 0xff
 8003b88:	d802      	bhi.n	8003b90 <HAL_GPIO_Init+0x14c>
 8003b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	e002      	b.n	8003b96 <HAL_GPIO_Init+0x152>
 8003b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b92:	3b08      	subs	r3, #8
 8003b94:	009b      	lsls	r3, r3, #2
 8003b96:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	210f      	movs	r1, #15
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ba4:	43db      	mvns	r3, r3
 8003ba6:	401a      	ands	r2, r3
 8003ba8:	6a39      	ldr	r1, [r7, #32]
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	fa01 f303 	lsl.w	r3, r1, r3
 8003bb0:	431a      	orrs	r2, r3
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	f000 80b1 	beq.w	8003d26 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003bc4:	4b4d      	ldr	r3, [pc, #308]	@ (8003cfc <HAL_GPIO_Init+0x2b8>)
 8003bc6:	699b      	ldr	r3, [r3, #24]
 8003bc8:	4a4c      	ldr	r2, [pc, #304]	@ (8003cfc <HAL_GPIO_Init+0x2b8>)
 8003bca:	f043 0301 	orr.w	r3, r3, #1
 8003bce:	6193      	str	r3, [r2, #24]
 8003bd0:	4b4a      	ldr	r3, [pc, #296]	@ (8003cfc <HAL_GPIO_Init+0x2b8>)
 8003bd2:	699b      	ldr	r3, [r3, #24]
 8003bd4:	f003 0301 	and.w	r3, r3, #1
 8003bd8:	60bb      	str	r3, [r7, #8]
 8003bda:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003bdc:	4a48      	ldr	r2, [pc, #288]	@ (8003d00 <HAL_GPIO_Init+0x2bc>)
 8003bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be0:	089b      	lsrs	r3, r3, #2
 8003be2:	3302      	adds	r3, #2
 8003be4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003be8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bec:	f003 0303 	and.w	r3, r3, #3
 8003bf0:	009b      	lsls	r3, r3, #2
 8003bf2:	220f      	movs	r2, #15
 8003bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf8:	43db      	mvns	r3, r3
 8003bfa:	68fa      	ldr	r2, [r7, #12]
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	4a40      	ldr	r2, [pc, #256]	@ (8003d04 <HAL_GPIO_Init+0x2c0>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d013      	beq.n	8003c30 <HAL_GPIO_Init+0x1ec>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	4a3f      	ldr	r2, [pc, #252]	@ (8003d08 <HAL_GPIO_Init+0x2c4>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d00d      	beq.n	8003c2c <HAL_GPIO_Init+0x1e8>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	4a3e      	ldr	r2, [pc, #248]	@ (8003d0c <HAL_GPIO_Init+0x2c8>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d007      	beq.n	8003c28 <HAL_GPIO_Init+0x1e4>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	4a3d      	ldr	r2, [pc, #244]	@ (8003d10 <HAL_GPIO_Init+0x2cc>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d101      	bne.n	8003c24 <HAL_GPIO_Init+0x1e0>
 8003c20:	2303      	movs	r3, #3
 8003c22:	e006      	b.n	8003c32 <HAL_GPIO_Init+0x1ee>
 8003c24:	2304      	movs	r3, #4
 8003c26:	e004      	b.n	8003c32 <HAL_GPIO_Init+0x1ee>
 8003c28:	2302      	movs	r3, #2
 8003c2a:	e002      	b.n	8003c32 <HAL_GPIO_Init+0x1ee>
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e000      	b.n	8003c32 <HAL_GPIO_Init+0x1ee>
 8003c30:	2300      	movs	r3, #0
 8003c32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c34:	f002 0203 	and.w	r2, r2, #3
 8003c38:	0092      	lsls	r2, r2, #2
 8003c3a:	4093      	lsls	r3, r2
 8003c3c:	68fa      	ldr	r2, [r7, #12]
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003c42:	492f      	ldr	r1, [pc, #188]	@ (8003d00 <HAL_GPIO_Init+0x2bc>)
 8003c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c46:	089b      	lsrs	r3, r3, #2
 8003c48:	3302      	adds	r3, #2
 8003c4a:	68fa      	ldr	r2, [r7, #12]
 8003c4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d006      	beq.n	8003c6a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003c5c:	4b2d      	ldr	r3, [pc, #180]	@ (8003d14 <HAL_GPIO_Init+0x2d0>)
 8003c5e:	689a      	ldr	r2, [r3, #8]
 8003c60:	492c      	ldr	r1, [pc, #176]	@ (8003d14 <HAL_GPIO_Init+0x2d0>)
 8003c62:	69bb      	ldr	r3, [r7, #24]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	608b      	str	r3, [r1, #8]
 8003c68:	e006      	b.n	8003c78 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003c6a:	4b2a      	ldr	r3, [pc, #168]	@ (8003d14 <HAL_GPIO_Init+0x2d0>)
 8003c6c:	689a      	ldr	r2, [r3, #8]
 8003c6e:	69bb      	ldr	r3, [r7, #24]
 8003c70:	43db      	mvns	r3, r3
 8003c72:	4928      	ldr	r1, [pc, #160]	@ (8003d14 <HAL_GPIO_Init+0x2d0>)
 8003c74:	4013      	ands	r3, r2
 8003c76:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d006      	beq.n	8003c92 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003c84:	4b23      	ldr	r3, [pc, #140]	@ (8003d14 <HAL_GPIO_Init+0x2d0>)
 8003c86:	68da      	ldr	r2, [r3, #12]
 8003c88:	4922      	ldr	r1, [pc, #136]	@ (8003d14 <HAL_GPIO_Init+0x2d0>)
 8003c8a:	69bb      	ldr	r3, [r7, #24]
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	60cb      	str	r3, [r1, #12]
 8003c90:	e006      	b.n	8003ca0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003c92:	4b20      	ldr	r3, [pc, #128]	@ (8003d14 <HAL_GPIO_Init+0x2d0>)
 8003c94:	68da      	ldr	r2, [r3, #12]
 8003c96:	69bb      	ldr	r3, [r7, #24]
 8003c98:	43db      	mvns	r3, r3
 8003c9a:	491e      	ldr	r1, [pc, #120]	@ (8003d14 <HAL_GPIO_Init+0x2d0>)
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d006      	beq.n	8003cba <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003cac:	4b19      	ldr	r3, [pc, #100]	@ (8003d14 <HAL_GPIO_Init+0x2d0>)
 8003cae:	685a      	ldr	r2, [r3, #4]
 8003cb0:	4918      	ldr	r1, [pc, #96]	@ (8003d14 <HAL_GPIO_Init+0x2d0>)
 8003cb2:	69bb      	ldr	r3, [r7, #24]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	604b      	str	r3, [r1, #4]
 8003cb8:	e006      	b.n	8003cc8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003cba:	4b16      	ldr	r3, [pc, #88]	@ (8003d14 <HAL_GPIO_Init+0x2d0>)
 8003cbc:	685a      	ldr	r2, [r3, #4]
 8003cbe:	69bb      	ldr	r3, [r7, #24]
 8003cc0:	43db      	mvns	r3, r3
 8003cc2:	4914      	ldr	r1, [pc, #80]	@ (8003d14 <HAL_GPIO_Init+0x2d0>)
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d021      	beq.n	8003d18 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8003d14 <HAL_GPIO_Init+0x2d0>)
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	490e      	ldr	r1, [pc, #56]	@ (8003d14 <HAL_GPIO_Init+0x2d0>)
 8003cda:	69bb      	ldr	r3, [r7, #24]
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	600b      	str	r3, [r1, #0]
 8003ce0:	e021      	b.n	8003d26 <HAL_GPIO_Init+0x2e2>
 8003ce2:	bf00      	nop
 8003ce4:	10320000 	.word	0x10320000
 8003ce8:	10310000 	.word	0x10310000
 8003cec:	10220000 	.word	0x10220000
 8003cf0:	10210000 	.word	0x10210000
 8003cf4:	10120000 	.word	0x10120000
 8003cf8:	10110000 	.word	0x10110000
 8003cfc:	40021000 	.word	0x40021000
 8003d00:	40010000 	.word	0x40010000
 8003d04:	40010800 	.word	0x40010800
 8003d08:	40010c00 	.word	0x40010c00
 8003d0c:	40011000 	.word	0x40011000
 8003d10:	40011400 	.word	0x40011400
 8003d14:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003d18:	4b0b      	ldr	r3, [pc, #44]	@ (8003d48 <HAL_GPIO_Init+0x304>)
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	69bb      	ldr	r3, [r7, #24]
 8003d1e:	43db      	mvns	r3, r3
 8003d20:	4909      	ldr	r1, [pc, #36]	@ (8003d48 <HAL_GPIO_Init+0x304>)
 8003d22:	4013      	ands	r3, r2
 8003d24:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d28:	3301      	adds	r3, #1
 8003d2a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d32:	fa22 f303 	lsr.w	r3, r2, r3
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	f47f ae8e 	bne.w	8003a58 <HAL_GPIO_Init+0x14>
  }
}
 8003d3c:	bf00      	nop
 8003d3e:	bf00      	nop
 8003d40:	372c      	adds	r7, #44	@ 0x2c
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bc80      	pop	{r7}
 8003d46:	4770      	bx	lr
 8003d48:	40010400 	.word	0x40010400

08003d4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b085      	sub	sp, #20
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
 8003d54:	460b      	mov	r3, r1
 8003d56:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	689a      	ldr	r2, [r3, #8]
 8003d5c:	887b      	ldrh	r3, [r7, #2]
 8003d5e:	4013      	ands	r3, r2
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d002      	beq.n	8003d6a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003d64:	2301      	movs	r3, #1
 8003d66:	73fb      	strb	r3, [r7, #15]
 8003d68:	e001      	b.n	8003d6e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003d6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	3714      	adds	r7, #20
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bc80      	pop	{r7}
 8003d78:	4770      	bx	lr

08003d7a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d7a:	b480      	push	{r7}
 8003d7c:	b083      	sub	sp, #12
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	6078      	str	r0, [r7, #4]
 8003d82:	460b      	mov	r3, r1
 8003d84:	807b      	strh	r3, [r7, #2]
 8003d86:	4613      	mov	r3, r2
 8003d88:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003d8a:	787b      	ldrb	r3, [r7, #1]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d003      	beq.n	8003d98 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d90:	887a      	ldrh	r2, [r7, #2]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003d96:	e003      	b.n	8003da0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003d98:	887b      	ldrh	r3, [r7, #2]
 8003d9a:	041a      	lsls	r2, r3, #16
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	611a      	str	r2, [r3, #16]
}
 8003da0:	bf00      	nop
 8003da2:	370c      	adds	r7, #12
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bc80      	pop	{r7}
 8003da8:	4770      	bx	lr
	...

08003dac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b086      	sub	sp, #24
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d101      	bne.n	8003dbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e272      	b.n	80042a4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f003 0301 	and.w	r3, r3, #1
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	f000 8087 	beq.w	8003eda <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003dcc:	4b92      	ldr	r3, [pc, #584]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	f003 030c 	and.w	r3, r3, #12
 8003dd4:	2b04      	cmp	r3, #4
 8003dd6:	d00c      	beq.n	8003df2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003dd8:	4b8f      	ldr	r3, [pc, #572]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	f003 030c 	and.w	r3, r3, #12
 8003de0:	2b08      	cmp	r3, #8
 8003de2:	d112      	bne.n	8003e0a <HAL_RCC_OscConfig+0x5e>
 8003de4:	4b8c      	ldr	r3, [pc, #560]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003dec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003df0:	d10b      	bne.n	8003e0a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003df2:	4b89      	ldr	r3, [pc, #548]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d06c      	beq.n	8003ed8 <HAL_RCC_OscConfig+0x12c>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d168      	bne.n	8003ed8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	e24c      	b.n	80042a4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e12:	d106      	bne.n	8003e22 <HAL_RCC_OscConfig+0x76>
 8003e14:	4b80      	ldr	r3, [pc, #512]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a7f      	ldr	r2, [pc, #508]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003e1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e1e:	6013      	str	r3, [r2, #0]
 8003e20:	e02e      	b.n	8003e80 <HAL_RCC_OscConfig+0xd4>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d10c      	bne.n	8003e44 <HAL_RCC_OscConfig+0x98>
 8003e2a:	4b7b      	ldr	r3, [pc, #492]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a7a      	ldr	r2, [pc, #488]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003e30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e34:	6013      	str	r3, [r2, #0]
 8003e36:	4b78      	ldr	r3, [pc, #480]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a77      	ldr	r2, [pc, #476]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003e3c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e40:	6013      	str	r3, [r2, #0]
 8003e42:	e01d      	b.n	8003e80 <HAL_RCC_OscConfig+0xd4>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e4c:	d10c      	bne.n	8003e68 <HAL_RCC_OscConfig+0xbc>
 8003e4e:	4b72      	ldr	r3, [pc, #456]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a71      	ldr	r2, [pc, #452]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003e54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e58:	6013      	str	r3, [r2, #0]
 8003e5a:	4b6f      	ldr	r3, [pc, #444]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a6e      	ldr	r2, [pc, #440]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003e60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e64:	6013      	str	r3, [r2, #0]
 8003e66:	e00b      	b.n	8003e80 <HAL_RCC_OscConfig+0xd4>
 8003e68:	4b6b      	ldr	r3, [pc, #428]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a6a      	ldr	r2, [pc, #424]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003e6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e72:	6013      	str	r3, [r2, #0]
 8003e74:	4b68      	ldr	r3, [pc, #416]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a67      	ldr	r2, [pc, #412]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003e7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e7e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d013      	beq.n	8003eb0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e88:	f7fe fe60 	bl	8002b4c <HAL_GetTick>
 8003e8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e8e:	e008      	b.n	8003ea2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e90:	f7fe fe5c 	bl	8002b4c <HAL_GetTick>
 8003e94:	4602      	mov	r2, r0
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	1ad3      	subs	r3, r2, r3
 8003e9a:	2b64      	cmp	r3, #100	@ 0x64
 8003e9c:	d901      	bls.n	8003ea2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e200      	b.n	80042a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ea2:	4b5d      	ldr	r3, [pc, #372]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d0f0      	beq.n	8003e90 <HAL_RCC_OscConfig+0xe4>
 8003eae:	e014      	b.n	8003eda <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eb0:	f7fe fe4c 	bl	8002b4c <HAL_GetTick>
 8003eb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003eb6:	e008      	b.n	8003eca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003eb8:	f7fe fe48 	bl	8002b4c <HAL_GetTick>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	1ad3      	subs	r3, r2, r3
 8003ec2:	2b64      	cmp	r3, #100	@ 0x64
 8003ec4:	d901      	bls.n	8003eca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	e1ec      	b.n	80042a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003eca:	4b53      	ldr	r3, [pc, #332]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d1f0      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x10c>
 8003ed6:	e000      	b.n	8003eda <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ed8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0302 	and.w	r3, r3, #2
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d063      	beq.n	8003fae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ee6:	4b4c      	ldr	r3, [pc, #304]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	f003 030c 	and.w	r3, r3, #12
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d00b      	beq.n	8003f0a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003ef2:	4b49      	ldr	r3, [pc, #292]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f003 030c 	and.w	r3, r3, #12
 8003efa:	2b08      	cmp	r3, #8
 8003efc:	d11c      	bne.n	8003f38 <HAL_RCC_OscConfig+0x18c>
 8003efe:	4b46      	ldr	r3, [pc, #280]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d116      	bne.n	8003f38 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f0a:	4b43      	ldr	r3, [pc, #268]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 0302 	and.w	r3, r3, #2
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d005      	beq.n	8003f22 <HAL_RCC_OscConfig+0x176>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	691b      	ldr	r3, [r3, #16]
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d001      	beq.n	8003f22 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e1c0      	b.n	80042a4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f22:	4b3d      	ldr	r3, [pc, #244]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	695b      	ldr	r3, [r3, #20]
 8003f2e:	00db      	lsls	r3, r3, #3
 8003f30:	4939      	ldr	r1, [pc, #228]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003f32:	4313      	orrs	r3, r2
 8003f34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f36:	e03a      	b.n	8003fae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	691b      	ldr	r3, [r3, #16]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d020      	beq.n	8003f82 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f40:	4b36      	ldr	r3, [pc, #216]	@ (800401c <HAL_RCC_OscConfig+0x270>)
 8003f42:	2201      	movs	r2, #1
 8003f44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f46:	f7fe fe01 	bl	8002b4c <HAL_GetTick>
 8003f4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f4c:	e008      	b.n	8003f60 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f4e:	f7fe fdfd 	bl	8002b4c <HAL_GetTick>
 8003f52:	4602      	mov	r2, r0
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	1ad3      	subs	r3, r2, r3
 8003f58:	2b02      	cmp	r3, #2
 8003f5a:	d901      	bls.n	8003f60 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003f5c:	2303      	movs	r3, #3
 8003f5e:	e1a1      	b.n	80042a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f60:	4b2d      	ldr	r3, [pc, #180]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0302 	and.w	r3, r3, #2
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d0f0      	beq.n	8003f4e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f6c:	4b2a      	ldr	r3, [pc, #168]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	695b      	ldr	r3, [r3, #20]
 8003f78:	00db      	lsls	r3, r3, #3
 8003f7a:	4927      	ldr	r1, [pc, #156]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	600b      	str	r3, [r1, #0]
 8003f80:	e015      	b.n	8003fae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f82:	4b26      	ldr	r3, [pc, #152]	@ (800401c <HAL_RCC_OscConfig+0x270>)
 8003f84:	2200      	movs	r2, #0
 8003f86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f88:	f7fe fde0 	bl	8002b4c <HAL_GetTick>
 8003f8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f8e:	e008      	b.n	8003fa2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f90:	f7fe fddc 	bl	8002b4c <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	2b02      	cmp	r3, #2
 8003f9c:	d901      	bls.n	8003fa2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003f9e:	2303      	movs	r3, #3
 8003fa0:	e180      	b.n	80042a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fa2:	4b1d      	ldr	r3, [pc, #116]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0302 	and.w	r3, r3, #2
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d1f0      	bne.n	8003f90 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0308 	and.w	r3, r3, #8
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d03a      	beq.n	8004030 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	699b      	ldr	r3, [r3, #24]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d019      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fc2:	4b17      	ldr	r3, [pc, #92]	@ (8004020 <HAL_RCC_OscConfig+0x274>)
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fc8:	f7fe fdc0 	bl	8002b4c <HAL_GetTick>
 8003fcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fce:	e008      	b.n	8003fe2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fd0:	f7fe fdbc 	bl	8002b4c <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d901      	bls.n	8003fe2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e160      	b.n	80042a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fe2:	4b0d      	ldr	r3, [pc, #52]	@ (8004018 <HAL_RCC_OscConfig+0x26c>)
 8003fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d0f0      	beq.n	8003fd0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003fee:	2001      	movs	r0, #1
 8003ff0:	f000 fa9c 	bl	800452c <RCC_Delay>
 8003ff4:	e01c      	b.n	8004030 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ff6:	4b0a      	ldr	r3, [pc, #40]	@ (8004020 <HAL_RCC_OscConfig+0x274>)
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ffc:	f7fe fda6 	bl	8002b4c <HAL_GetTick>
 8004000:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004002:	e00f      	b.n	8004024 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004004:	f7fe fda2 	bl	8002b4c <HAL_GetTick>
 8004008:	4602      	mov	r2, r0
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	1ad3      	subs	r3, r2, r3
 800400e:	2b02      	cmp	r3, #2
 8004010:	d908      	bls.n	8004024 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004012:	2303      	movs	r3, #3
 8004014:	e146      	b.n	80042a4 <HAL_RCC_OscConfig+0x4f8>
 8004016:	bf00      	nop
 8004018:	40021000 	.word	0x40021000
 800401c:	42420000 	.word	0x42420000
 8004020:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004024:	4b92      	ldr	r3, [pc, #584]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 8004026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004028:	f003 0302 	and.w	r3, r3, #2
 800402c:	2b00      	cmp	r3, #0
 800402e:	d1e9      	bne.n	8004004 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 0304 	and.w	r3, r3, #4
 8004038:	2b00      	cmp	r3, #0
 800403a:	f000 80a6 	beq.w	800418a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800403e:	2300      	movs	r3, #0
 8004040:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004042:	4b8b      	ldr	r3, [pc, #556]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 8004044:	69db      	ldr	r3, [r3, #28]
 8004046:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d10d      	bne.n	800406a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800404e:	4b88      	ldr	r3, [pc, #544]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 8004050:	69db      	ldr	r3, [r3, #28]
 8004052:	4a87      	ldr	r2, [pc, #540]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 8004054:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004058:	61d3      	str	r3, [r2, #28]
 800405a:	4b85      	ldr	r3, [pc, #532]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 800405c:	69db      	ldr	r3, [r3, #28]
 800405e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004062:	60bb      	str	r3, [r7, #8]
 8004064:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004066:	2301      	movs	r3, #1
 8004068:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800406a:	4b82      	ldr	r3, [pc, #520]	@ (8004274 <HAL_RCC_OscConfig+0x4c8>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004072:	2b00      	cmp	r3, #0
 8004074:	d118      	bne.n	80040a8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004076:	4b7f      	ldr	r3, [pc, #508]	@ (8004274 <HAL_RCC_OscConfig+0x4c8>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a7e      	ldr	r2, [pc, #504]	@ (8004274 <HAL_RCC_OscConfig+0x4c8>)
 800407c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004080:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004082:	f7fe fd63 	bl	8002b4c <HAL_GetTick>
 8004086:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004088:	e008      	b.n	800409c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800408a:	f7fe fd5f 	bl	8002b4c <HAL_GetTick>
 800408e:	4602      	mov	r2, r0
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	1ad3      	subs	r3, r2, r3
 8004094:	2b64      	cmp	r3, #100	@ 0x64
 8004096:	d901      	bls.n	800409c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004098:	2303      	movs	r3, #3
 800409a:	e103      	b.n	80042a4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800409c:	4b75      	ldr	r3, [pc, #468]	@ (8004274 <HAL_RCC_OscConfig+0x4c8>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d0f0      	beq.n	800408a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d106      	bne.n	80040be <HAL_RCC_OscConfig+0x312>
 80040b0:	4b6f      	ldr	r3, [pc, #444]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 80040b2:	6a1b      	ldr	r3, [r3, #32]
 80040b4:	4a6e      	ldr	r2, [pc, #440]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 80040b6:	f043 0301 	orr.w	r3, r3, #1
 80040ba:	6213      	str	r3, [r2, #32]
 80040bc:	e02d      	b.n	800411a <HAL_RCC_OscConfig+0x36e>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d10c      	bne.n	80040e0 <HAL_RCC_OscConfig+0x334>
 80040c6:	4b6a      	ldr	r3, [pc, #424]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 80040c8:	6a1b      	ldr	r3, [r3, #32]
 80040ca:	4a69      	ldr	r2, [pc, #420]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 80040cc:	f023 0301 	bic.w	r3, r3, #1
 80040d0:	6213      	str	r3, [r2, #32]
 80040d2:	4b67      	ldr	r3, [pc, #412]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 80040d4:	6a1b      	ldr	r3, [r3, #32]
 80040d6:	4a66      	ldr	r2, [pc, #408]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 80040d8:	f023 0304 	bic.w	r3, r3, #4
 80040dc:	6213      	str	r3, [r2, #32]
 80040de:	e01c      	b.n	800411a <HAL_RCC_OscConfig+0x36e>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	2b05      	cmp	r3, #5
 80040e6:	d10c      	bne.n	8004102 <HAL_RCC_OscConfig+0x356>
 80040e8:	4b61      	ldr	r3, [pc, #388]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 80040ea:	6a1b      	ldr	r3, [r3, #32]
 80040ec:	4a60      	ldr	r2, [pc, #384]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 80040ee:	f043 0304 	orr.w	r3, r3, #4
 80040f2:	6213      	str	r3, [r2, #32]
 80040f4:	4b5e      	ldr	r3, [pc, #376]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 80040f6:	6a1b      	ldr	r3, [r3, #32]
 80040f8:	4a5d      	ldr	r2, [pc, #372]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 80040fa:	f043 0301 	orr.w	r3, r3, #1
 80040fe:	6213      	str	r3, [r2, #32]
 8004100:	e00b      	b.n	800411a <HAL_RCC_OscConfig+0x36e>
 8004102:	4b5b      	ldr	r3, [pc, #364]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 8004104:	6a1b      	ldr	r3, [r3, #32]
 8004106:	4a5a      	ldr	r2, [pc, #360]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 8004108:	f023 0301 	bic.w	r3, r3, #1
 800410c:	6213      	str	r3, [r2, #32]
 800410e:	4b58      	ldr	r3, [pc, #352]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 8004110:	6a1b      	ldr	r3, [r3, #32]
 8004112:	4a57      	ldr	r2, [pc, #348]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 8004114:	f023 0304 	bic.w	r3, r3, #4
 8004118:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d015      	beq.n	800414e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004122:	f7fe fd13 	bl	8002b4c <HAL_GetTick>
 8004126:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004128:	e00a      	b.n	8004140 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800412a:	f7fe fd0f 	bl	8002b4c <HAL_GetTick>
 800412e:	4602      	mov	r2, r0
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	1ad3      	subs	r3, r2, r3
 8004134:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004138:	4293      	cmp	r3, r2
 800413a:	d901      	bls.n	8004140 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800413c:	2303      	movs	r3, #3
 800413e:	e0b1      	b.n	80042a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004140:	4b4b      	ldr	r3, [pc, #300]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 8004142:	6a1b      	ldr	r3, [r3, #32]
 8004144:	f003 0302 	and.w	r3, r3, #2
 8004148:	2b00      	cmp	r3, #0
 800414a:	d0ee      	beq.n	800412a <HAL_RCC_OscConfig+0x37e>
 800414c:	e014      	b.n	8004178 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800414e:	f7fe fcfd 	bl	8002b4c <HAL_GetTick>
 8004152:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004154:	e00a      	b.n	800416c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004156:	f7fe fcf9 	bl	8002b4c <HAL_GetTick>
 800415a:	4602      	mov	r2, r0
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	1ad3      	subs	r3, r2, r3
 8004160:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004164:	4293      	cmp	r3, r2
 8004166:	d901      	bls.n	800416c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004168:	2303      	movs	r3, #3
 800416a:	e09b      	b.n	80042a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800416c:	4b40      	ldr	r3, [pc, #256]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 800416e:	6a1b      	ldr	r3, [r3, #32]
 8004170:	f003 0302 	and.w	r3, r3, #2
 8004174:	2b00      	cmp	r3, #0
 8004176:	d1ee      	bne.n	8004156 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004178:	7dfb      	ldrb	r3, [r7, #23]
 800417a:	2b01      	cmp	r3, #1
 800417c:	d105      	bne.n	800418a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800417e:	4b3c      	ldr	r3, [pc, #240]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 8004180:	69db      	ldr	r3, [r3, #28]
 8004182:	4a3b      	ldr	r2, [pc, #236]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 8004184:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004188:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	69db      	ldr	r3, [r3, #28]
 800418e:	2b00      	cmp	r3, #0
 8004190:	f000 8087 	beq.w	80042a2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004194:	4b36      	ldr	r3, [pc, #216]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	f003 030c 	and.w	r3, r3, #12
 800419c:	2b08      	cmp	r3, #8
 800419e:	d061      	beq.n	8004264 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	69db      	ldr	r3, [r3, #28]
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	d146      	bne.n	8004236 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041a8:	4b33      	ldr	r3, [pc, #204]	@ (8004278 <HAL_RCC_OscConfig+0x4cc>)
 80041aa:	2200      	movs	r2, #0
 80041ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041ae:	f7fe fccd 	bl	8002b4c <HAL_GetTick>
 80041b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041b4:	e008      	b.n	80041c8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041b6:	f7fe fcc9 	bl	8002b4c <HAL_GetTick>
 80041ba:	4602      	mov	r2, r0
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	1ad3      	subs	r3, r2, r3
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	d901      	bls.n	80041c8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80041c4:	2303      	movs	r3, #3
 80041c6:	e06d      	b.n	80042a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041c8:	4b29      	ldr	r3, [pc, #164]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d1f0      	bne.n	80041b6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6a1b      	ldr	r3, [r3, #32]
 80041d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041dc:	d108      	bne.n	80041f0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80041de:	4b24      	ldr	r3, [pc, #144]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	689b      	ldr	r3, [r3, #8]
 80041ea:	4921      	ldr	r1, [pc, #132]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 80041ec:	4313      	orrs	r3, r2
 80041ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041f0:	4b1f      	ldr	r3, [pc, #124]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a19      	ldr	r1, [r3, #32]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004200:	430b      	orrs	r3, r1
 8004202:	491b      	ldr	r1, [pc, #108]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 8004204:	4313      	orrs	r3, r2
 8004206:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004208:	4b1b      	ldr	r3, [pc, #108]	@ (8004278 <HAL_RCC_OscConfig+0x4cc>)
 800420a:	2201      	movs	r2, #1
 800420c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800420e:	f7fe fc9d 	bl	8002b4c <HAL_GetTick>
 8004212:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004214:	e008      	b.n	8004228 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004216:	f7fe fc99 	bl	8002b4c <HAL_GetTick>
 800421a:	4602      	mov	r2, r0
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	1ad3      	subs	r3, r2, r3
 8004220:	2b02      	cmp	r3, #2
 8004222:	d901      	bls.n	8004228 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004224:	2303      	movs	r3, #3
 8004226:	e03d      	b.n	80042a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004228:	4b11      	ldr	r3, [pc, #68]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004230:	2b00      	cmp	r3, #0
 8004232:	d0f0      	beq.n	8004216 <HAL_RCC_OscConfig+0x46a>
 8004234:	e035      	b.n	80042a2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004236:	4b10      	ldr	r3, [pc, #64]	@ (8004278 <HAL_RCC_OscConfig+0x4cc>)
 8004238:	2200      	movs	r2, #0
 800423a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800423c:	f7fe fc86 	bl	8002b4c <HAL_GetTick>
 8004240:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004242:	e008      	b.n	8004256 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004244:	f7fe fc82 	bl	8002b4c <HAL_GetTick>
 8004248:	4602      	mov	r2, r0
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	2b02      	cmp	r3, #2
 8004250:	d901      	bls.n	8004256 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004252:	2303      	movs	r3, #3
 8004254:	e026      	b.n	80042a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004256:	4b06      	ldr	r3, [pc, #24]	@ (8004270 <HAL_RCC_OscConfig+0x4c4>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800425e:	2b00      	cmp	r3, #0
 8004260:	d1f0      	bne.n	8004244 <HAL_RCC_OscConfig+0x498>
 8004262:	e01e      	b.n	80042a2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	69db      	ldr	r3, [r3, #28]
 8004268:	2b01      	cmp	r3, #1
 800426a:	d107      	bne.n	800427c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	e019      	b.n	80042a4 <HAL_RCC_OscConfig+0x4f8>
 8004270:	40021000 	.word	0x40021000
 8004274:	40007000 	.word	0x40007000
 8004278:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800427c:	4b0b      	ldr	r3, [pc, #44]	@ (80042ac <HAL_RCC_OscConfig+0x500>)
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6a1b      	ldr	r3, [r3, #32]
 800428c:	429a      	cmp	r2, r3
 800428e:	d106      	bne.n	800429e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800429a:	429a      	cmp	r2, r3
 800429c:	d001      	beq.n	80042a2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e000      	b.n	80042a4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80042a2:	2300      	movs	r3, #0
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3718      	adds	r7, #24
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}
 80042ac:	40021000 	.word	0x40021000

080042b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b084      	sub	sp, #16
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
 80042b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d101      	bne.n	80042c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e0d0      	b.n	8004466 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80042c4:	4b6a      	ldr	r3, [pc, #424]	@ (8004470 <HAL_RCC_ClockConfig+0x1c0>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 0307 	and.w	r3, r3, #7
 80042cc:	683a      	ldr	r2, [r7, #0]
 80042ce:	429a      	cmp	r2, r3
 80042d0:	d910      	bls.n	80042f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042d2:	4b67      	ldr	r3, [pc, #412]	@ (8004470 <HAL_RCC_ClockConfig+0x1c0>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f023 0207 	bic.w	r2, r3, #7
 80042da:	4965      	ldr	r1, [pc, #404]	@ (8004470 <HAL_RCC_ClockConfig+0x1c0>)
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	4313      	orrs	r3, r2
 80042e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042e2:	4b63      	ldr	r3, [pc, #396]	@ (8004470 <HAL_RCC_ClockConfig+0x1c0>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f003 0307 	and.w	r3, r3, #7
 80042ea:	683a      	ldr	r2, [r7, #0]
 80042ec:	429a      	cmp	r2, r3
 80042ee:	d001      	beq.n	80042f4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	e0b8      	b.n	8004466 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f003 0302 	and.w	r3, r3, #2
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d020      	beq.n	8004342 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f003 0304 	and.w	r3, r3, #4
 8004308:	2b00      	cmp	r3, #0
 800430a:	d005      	beq.n	8004318 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800430c:	4b59      	ldr	r3, [pc, #356]	@ (8004474 <HAL_RCC_ClockConfig+0x1c4>)
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	4a58      	ldr	r2, [pc, #352]	@ (8004474 <HAL_RCC_ClockConfig+0x1c4>)
 8004312:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004316:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0308 	and.w	r3, r3, #8
 8004320:	2b00      	cmp	r3, #0
 8004322:	d005      	beq.n	8004330 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004324:	4b53      	ldr	r3, [pc, #332]	@ (8004474 <HAL_RCC_ClockConfig+0x1c4>)
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	4a52      	ldr	r2, [pc, #328]	@ (8004474 <HAL_RCC_ClockConfig+0x1c4>)
 800432a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800432e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004330:	4b50      	ldr	r3, [pc, #320]	@ (8004474 <HAL_RCC_ClockConfig+0x1c4>)
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	494d      	ldr	r1, [pc, #308]	@ (8004474 <HAL_RCC_ClockConfig+0x1c4>)
 800433e:	4313      	orrs	r3, r2
 8004340:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f003 0301 	and.w	r3, r3, #1
 800434a:	2b00      	cmp	r3, #0
 800434c:	d040      	beq.n	80043d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	2b01      	cmp	r3, #1
 8004354:	d107      	bne.n	8004366 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004356:	4b47      	ldr	r3, [pc, #284]	@ (8004474 <HAL_RCC_ClockConfig+0x1c4>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d115      	bne.n	800438e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e07f      	b.n	8004466 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	2b02      	cmp	r3, #2
 800436c:	d107      	bne.n	800437e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800436e:	4b41      	ldr	r3, [pc, #260]	@ (8004474 <HAL_RCC_ClockConfig+0x1c4>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d109      	bne.n	800438e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e073      	b.n	8004466 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800437e:	4b3d      	ldr	r3, [pc, #244]	@ (8004474 <HAL_RCC_ClockConfig+0x1c4>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f003 0302 	and.w	r3, r3, #2
 8004386:	2b00      	cmp	r3, #0
 8004388:	d101      	bne.n	800438e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e06b      	b.n	8004466 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800438e:	4b39      	ldr	r3, [pc, #228]	@ (8004474 <HAL_RCC_ClockConfig+0x1c4>)
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	f023 0203 	bic.w	r2, r3, #3
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	4936      	ldr	r1, [pc, #216]	@ (8004474 <HAL_RCC_ClockConfig+0x1c4>)
 800439c:	4313      	orrs	r3, r2
 800439e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043a0:	f7fe fbd4 	bl	8002b4c <HAL_GetTick>
 80043a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043a6:	e00a      	b.n	80043be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043a8:	f7fe fbd0 	bl	8002b4c <HAL_GetTick>
 80043ac:	4602      	mov	r2, r0
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d901      	bls.n	80043be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e053      	b.n	8004466 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043be:	4b2d      	ldr	r3, [pc, #180]	@ (8004474 <HAL_RCC_ClockConfig+0x1c4>)
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	f003 020c 	and.w	r2, r3, #12
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d1eb      	bne.n	80043a8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80043d0:	4b27      	ldr	r3, [pc, #156]	@ (8004470 <HAL_RCC_ClockConfig+0x1c0>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 0307 	and.w	r3, r3, #7
 80043d8:	683a      	ldr	r2, [r7, #0]
 80043da:	429a      	cmp	r2, r3
 80043dc:	d210      	bcs.n	8004400 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043de:	4b24      	ldr	r3, [pc, #144]	@ (8004470 <HAL_RCC_ClockConfig+0x1c0>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f023 0207 	bic.w	r2, r3, #7
 80043e6:	4922      	ldr	r1, [pc, #136]	@ (8004470 <HAL_RCC_ClockConfig+0x1c0>)
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	4313      	orrs	r3, r2
 80043ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043ee:	4b20      	ldr	r3, [pc, #128]	@ (8004470 <HAL_RCC_ClockConfig+0x1c0>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 0307 	and.w	r3, r3, #7
 80043f6:	683a      	ldr	r2, [r7, #0]
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d001      	beq.n	8004400 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	e032      	b.n	8004466 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 0304 	and.w	r3, r3, #4
 8004408:	2b00      	cmp	r3, #0
 800440a:	d008      	beq.n	800441e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800440c:	4b19      	ldr	r3, [pc, #100]	@ (8004474 <HAL_RCC_ClockConfig+0x1c4>)
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	68db      	ldr	r3, [r3, #12]
 8004418:	4916      	ldr	r1, [pc, #88]	@ (8004474 <HAL_RCC_ClockConfig+0x1c4>)
 800441a:	4313      	orrs	r3, r2
 800441c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f003 0308 	and.w	r3, r3, #8
 8004426:	2b00      	cmp	r3, #0
 8004428:	d009      	beq.n	800443e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800442a:	4b12      	ldr	r3, [pc, #72]	@ (8004474 <HAL_RCC_ClockConfig+0x1c4>)
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	691b      	ldr	r3, [r3, #16]
 8004436:	00db      	lsls	r3, r3, #3
 8004438:	490e      	ldr	r1, [pc, #56]	@ (8004474 <HAL_RCC_ClockConfig+0x1c4>)
 800443a:	4313      	orrs	r3, r2
 800443c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800443e:	f000 f821 	bl	8004484 <HAL_RCC_GetSysClockFreq>
 8004442:	4602      	mov	r2, r0
 8004444:	4b0b      	ldr	r3, [pc, #44]	@ (8004474 <HAL_RCC_ClockConfig+0x1c4>)
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	091b      	lsrs	r3, r3, #4
 800444a:	f003 030f 	and.w	r3, r3, #15
 800444e:	490a      	ldr	r1, [pc, #40]	@ (8004478 <HAL_RCC_ClockConfig+0x1c8>)
 8004450:	5ccb      	ldrb	r3, [r1, r3]
 8004452:	fa22 f303 	lsr.w	r3, r2, r3
 8004456:	4a09      	ldr	r2, [pc, #36]	@ (800447c <HAL_RCC_ClockConfig+0x1cc>)
 8004458:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800445a:	4b09      	ldr	r3, [pc, #36]	@ (8004480 <HAL_RCC_ClockConfig+0x1d0>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4618      	mov	r0, r3
 8004460:	f7fe fb32 	bl	8002ac8 <HAL_InitTick>

  return HAL_OK;
 8004464:	2300      	movs	r3, #0
}
 8004466:	4618      	mov	r0, r3
 8004468:	3710      	adds	r7, #16
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	40022000 	.word	0x40022000
 8004474:	40021000 	.word	0x40021000
 8004478:	08005940 	.word	0x08005940
 800447c:	20000000 	.word	0x20000000
 8004480:	20000004 	.word	0x20000004

08004484 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004484:	b480      	push	{r7}
 8004486:	b087      	sub	sp, #28
 8004488:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800448a:	2300      	movs	r3, #0
 800448c:	60fb      	str	r3, [r7, #12]
 800448e:	2300      	movs	r3, #0
 8004490:	60bb      	str	r3, [r7, #8]
 8004492:	2300      	movs	r3, #0
 8004494:	617b      	str	r3, [r7, #20]
 8004496:	2300      	movs	r3, #0
 8004498:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800449a:	2300      	movs	r3, #0
 800449c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800449e:	4b1e      	ldr	r3, [pc, #120]	@ (8004518 <HAL_RCC_GetSysClockFreq+0x94>)
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	f003 030c 	and.w	r3, r3, #12
 80044aa:	2b04      	cmp	r3, #4
 80044ac:	d002      	beq.n	80044b4 <HAL_RCC_GetSysClockFreq+0x30>
 80044ae:	2b08      	cmp	r3, #8
 80044b0:	d003      	beq.n	80044ba <HAL_RCC_GetSysClockFreq+0x36>
 80044b2:	e027      	b.n	8004504 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80044b4:	4b19      	ldr	r3, [pc, #100]	@ (800451c <HAL_RCC_GetSysClockFreq+0x98>)
 80044b6:	613b      	str	r3, [r7, #16]
      break;
 80044b8:	e027      	b.n	800450a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	0c9b      	lsrs	r3, r3, #18
 80044be:	f003 030f 	and.w	r3, r3, #15
 80044c2:	4a17      	ldr	r2, [pc, #92]	@ (8004520 <HAL_RCC_GetSysClockFreq+0x9c>)
 80044c4:	5cd3      	ldrb	r3, [r2, r3]
 80044c6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d010      	beq.n	80044f4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80044d2:	4b11      	ldr	r3, [pc, #68]	@ (8004518 <HAL_RCC_GetSysClockFreq+0x94>)
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	0c5b      	lsrs	r3, r3, #17
 80044d8:	f003 0301 	and.w	r3, r3, #1
 80044dc:	4a11      	ldr	r2, [pc, #68]	@ (8004524 <HAL_RCC_GetSysClockFreq+0xa0>)
 80044de:	5cd3      	ldrb	r3, [r2, r3]
 80044e0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	4a0d      	ldr	r2, [pc, #52]	@ (800451c <HAL_RCC_GetSysClockFreq+0x98>)
 80044e6:	fb03 f202 	mul.w	r2, r3, r2
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80044f0:	617b      	str	r3, [r7, #20]
 80044f2:	e004      	b.n	80044fe <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	4a0c      	ldr	r2, [pc, #48]	@ (8004528 <HAL_RCC_GetSysClockFreq+0xa4>)
 80044f8:	fb02 f303 	mul.w	r3, r2, r3
 80044fc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	613b      	str	r3, [r7, #16]
      break;
 8004502:	e002      	b.n	800450a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004504:	4b05      	ldr	r3, [pc, #20]	@ (800451c <HAL_RCC_GetSysClockFreq+0x98>)
 8004506:	613b      	str	r3, [r7, #16]
      break;
 8004508:	bf00      	nop
    }
  }
  return sysclockfreq;
 800450a:	693b      	ldr	r3, [r7, #16]
}
 800450c:	4618      	mov	r0, r3
 800450e:	371c      	adds	r7, #28
 8004510:	46bd      	mov	sp, r7
 8004512:	bc80      	pop	{r7}
 8004514:	4770      	bx	lr
 8004516:	bf00      	nop
 8004518:	40021000 	.word	0x40021000
 800451c:	007a1200 	.word	0x007a1200
 8004520:	08005950 	.word	0x08005950
 8004524:	08005960 	.word	0x08005960
 8004528:	003d0900 	.word	0x003d0900

0800452c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800452c:	b480      	push	{r7}
 800452e:	b085      	sub	sp, #20
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004534:	4b0a      	ldr	r3, [pc, #40]	@ (8004560 <RCC_Delay+0x34>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a0a      	ldr	r2, [pc, #40]	@ (8004564 <RCC_Delay+0x38>)
 800453a:	fba2 2303 	umull	r2, r3, r2, r3
 800453e:	0a5b      	lsrs	r3, r3, #9
 8004540:	687a      	ldr	r2, [r7, #4]
 8004542:	fb02 f303 	mul.w	r3, r2, r3
 8004546:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004548:	bf00      	nop
  }
  while (Delay --);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	1e5a      	subs	r2, r3, #1
 800454e:	60fa      	str	r2, [r7, #12]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d1f9      	bne.n	8004548 <RCC_Delay+0x1c>
}
 8004554:	bf00      	nop
 8004556:	bf00      	nop
 8004558:	3714      	adds	r7, #20
 800455a:	46bd      	mov	sp, r7
 800455c:	bc80      	pop	{r7}
 800455e:	4770      	bx	lr
 8004560:	20000000 	.word	0x20000000
 8004564:	10624dd3 	.word	0x10624dd3

08004568 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b082      	sub	sp, #8
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d101      	bne.n	800457a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e076      	b.n	8004668 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800457e:	2b00      	cmp	r3, #0
 8004580:	d108      	bne.n	8004594 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800458a:	d009      	beq.n	80045a0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2200      	movs	r2, #0
 8004590:	61da      	str	r2, [r3, #28]
 8004592:	e005      	b.n	80045a0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2200      	movs	r2, #0
 8004598:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2200      	movs	r2, #0
 80045a4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d106      	bne.n	80045c0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2200      	movs	r2, #0
 80045b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f7fe f956 	bl	800286c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2202      	movs	r2, #2
 80045c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045d6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80045e8:	431a      	orrs	r2, r3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	68db      	ldr	r3, [r3, #12]
 80045ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045f2:	431a      	orrs	r2, r3
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	691b      	ldr	r3, [r3, #16]
 80045f8:	f003 0302 	and.w	r3, r3, #2
 80045fc:	431a      	orrs	r2, r3
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	695b      	ldr	r3, [r3, #20]
 8004602:	f003 0301 	and.w	r3, r3, #1
 8004606:	431a      	orrs	r2, r3
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	699b      	ldr	r3, [r3, #24]
 800460c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004610:	431a      	orrs	r2, r3
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	69db      	ldr	r3, [r3, #28]
 8004616:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800461a:	431a      	orrs	r2, r3
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6a1b      	ldr	r3, [r3, #32]
 8004620:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004624:	ea42 0103 	orr.w	r1, r2, r3
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800462c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	430a      	orrs	r2, r1
 8004636:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	699b      	ldr	r3, [r3, #24]
 800463c:	0c1a      	lsrs	r2, r3, #16
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f002 0204 	and.w	r2, r2, #4
 8004646:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	69da      	ldr	r2, [r3, #28]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004656:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2200      	movs	r2, #0
 800465c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2201      	movs	r2, #1
 8004662:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004666:	2300      	movs	r3, #0
}
 8004668:	4618      	mov	r0, r3
 800466a:	3708      	adds	r7, #8
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}

08004670 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b088      	sub	sp, #32
 8004674:	af00      	add	r7, sp, #0
 8004676:	60f8      	str	r0, [r7, #12]
 8004678:	60b9      	str	r1, [r7, #8]
 800467a:	603b      	str	r3, [r7, #0]
 800467c:	4613      	mov	r3, r2
 800467e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004680:	f7fe fa64 	bl	8002b4c <HAL_GetTick>
 8004684:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004686:	88fb      	ldrh	r3, [r7, #6]
 8004688:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004690:	b2db      	uxtb	r3, r3
 8004692:	2b01      	cmp	r3, #1
 8004694:	d001      	beq.n	800469a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004696:	2302      	movs	r3, #2
 8004698:	e12a      	b.n	80048f0 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d002      	beq.n	80046a6 <HAL_SPI_Transmit+0x36>
 80046a0:	88fb      	ldrh	r3, [r7, #6]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d101      	bne.n	80046aa <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e122      	b.n	80048f0 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d101      	bne.n	80046b8 <HAL_SPI_Transmit+0x48>
 80046b4:	2302      	movs	r3, #2
 80046b6:	e11b      	b.n	80048f0 <HAL_SPI_Transmit+0x280>
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2203      	movs	r2, #3
 80046c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2200      	movs	r2, #0
 80046cc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	68ba      	ldr	r2, [r7, #8]
 80046d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	88fa      	ldrh	r2, [r7, #6]
 80046d8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	88fa      	ldrh	r2, [r7, #6]
 80046de:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2200      	movs	r2, #0
 80046e4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2200      	movs	r2, #0
 80046ea:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2200      	movs	r2, #0
 80046f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2200      	movs	r2, #0
 80046f6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2200      	movs	r2, #0
 80046fc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004706:	d10f      	bne.n	8004728 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004716:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004726:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004732:	2b40      	cmp	r3, #64	@ 0x40
 8004734:	d007      	beq.n	8004746 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004744:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800474e:	d152      	bne.n	80047f6 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d002      	beq.n	800475e <HAL_SPI_Transmit+0xee>
 8004758:	8b7b      	ldrh	r3, [r7, #26]
 800475a:	2b01      	cmp	r3, #1
 800475c:	d145      	bne.n	80047ea <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004762:	881a      	ldrh	r2, [r3, #0]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800476e:	1c9a      	adds	r2, r3, #2
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004778:	b29b      	uxth	r3, r3
 800477a:	3b01      	subs	r3, #1
 800477c:	b29a      	uxth	r2, r3
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004782:	e032      	b.n	80047ea <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	f003 0302 	and.w	r3, r3, #2
 800478e:	2b02      	cmp	r3, #2
 8004790:	d112      	bne.n	80047b8 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004796:	881a      	ldrh	r2, [r3, #0]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047a2:	1c9a      	adds	r2, r3, #2
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	3b01      	subs	r3, #1
 80047b0:	b29a      	uxth	r2, r3
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80047b6:	e018      	b.n	80047ea <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047b8:	f7fe f9c8 	bl	8002b4c <HAL_GetTick>
 80047bc:	4602      	mov	r2, r0
 80047be:	69fb      	ldr	r3, [r7, #28]
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	683a      	ldr	r2, [r7, #0]
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d803      	bhi.n	80047d0 <HAL_SPI_Transmit+0x160>
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ce:	d102      	bne.n	80047d6 <HAL_SPI_Transmit+0x166>
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d109      	bne.n	80047ea <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2201      	movs	r2, #1
 80047da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e082      	b.n	80048f0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80047ee:	b29b      	uxth	r3, r3
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d1c7      	bne.n	8004784 <HAL_SPI_Transmit+0x114>
 80047f4:	e053      	b.n	800489e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d002      	beq.n	8004804 <HAL_SPI_Transmit+0x194>
 80047fe:	8b7b      	ldrh	r3, [r7, #26]
 8004800:	2b01      	cmp	r3, #1
 8004802:	d147      	bne.n	8004894 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	330c      	adds	r3, #12
 800480e:	7812      	ldrb	r2, [r2, #0]
 8004810:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004816:	1c5a      	adds	r2, r3, #1
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004820:	b29b      	uxth	r3, r3
 8004822:	3b01      	subs	r3, #1
 8004824:	b29a      	uxth	r2, r3
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800482a:	e033      	b.n	8004894 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	f003 0302 	and.w	r3, r3, #2
 8004836:	2b02      	cmp	r3, #2
 8004838:	d113      	bne.n	8004862 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	330c      	adds	r3, #12
 8004844:	7812      	ldrb	r2, [r2, #0]
 8004846:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800484c:	1c5a      	adds	r2, r3, #1
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004856:	b29b      	uxth	r3, r3
 8004858:	3b01      	subs	r3, #1
 800485a:	b29a      	uxth	r2, r3
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004860:	e018      	b.n	8004894 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004862:	f7fe f973 	bl	8002b4c <HAL_GetTick>
 8004866:	4602      	mov	r2, r0
 8004868:	69fb      	ldr	r3, [r7, #28]
 800486a:	1ad3      	subs	r3, r2, r3
 800486c:	683a      	ldr	r2, [r7, #0]
 800486e:	429a      	cmp	r2, r3
 8004870:	d803      	bhi.n	800487a <HAL_SPI_Transmit+0x20a>
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004878:	d102      	bne.n	8004880 <HAL_SPI_Transmit+0x210>
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d109      	bne.n	8004894 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2201      	movs	r2, #1
 8004884:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2200      	movs	r2, #0
 800488c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004890:	2303      	movs	r3, #3
 8004892:	e02d      	b.n	80048f0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004898:	b29b      	uxth	r3, r3
 800489a:	2b00      	cmp	r3, #0
 800489c:	d1c6      	bne.n	800482c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800489e:	69fa      	ldr	r2, [r7, #28]
 80048a0:	6839      	ldr	r1, [r7, #0]
 80048a2:	68f8      	ldr	r0, [r7, #12]
 80048a4:	f000 fbc4 	bl	8005030 <SPI_EndRxTxTransaction>
 80048a8:	4603      	mov	r3, r0
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d002      	beq.n	80048b4 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2220      	movs	r2, #32
 80048b2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d10a      	bne.n	80048d2 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80048bc:	2300      	movs	r3, #0
 80048be:	617b      	str	r3, [r7, #20]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	68db      	ldr	r3, [r3, #12]
 80048c6:	617b      	str	r3, [r7, #20]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	617b      	str	r3, [r7, #20]
 80048d0:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2201      	movs	r2, #1
 80048d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2200      	movs	r2, #0
 80048de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d001      	beq.n	80048ee <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e000      	b.n	80048f0 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80048ee:	2300      	movs	r3, #0
  }
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	3720      	adds	r7, #32
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}

080048f8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b088      	sub	sp, #32
 80048fc:	af02      	add	r7, sp, #8
 80048fe:	60f8      	str	r0, [r7, #12]
 8004900:	60b9      	str	r1, [r7, #8]
 8004902:	603b      	str	r3, [r7, #0]
 8004904:	4613      	mov	r3, r2
 8004906:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800490e:	b2db      	uxtb	r3, r3
 8004910:	2b01      	cmp	r3, #1
 8004912:	d001      	beq.n	8004918 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004914:	2302      	movs	r3, #2
 8004916:	e104      	b.n	8004b22 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004920:	d112      	bne.n	8004948 <HAL_SPI_Receive+0x50>
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d10e      	bne.n	8004948 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2204      	movs	r2, #4
 800492e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004932:	88fa      	ldrh	r2, [r7, #6]
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	9300      	str	r3, [sp, #0]
 8004938:	4613      	mov	r3, r2
 800493a:	68ba      	ldr	r2, [r7, #8]
 800493c:	68b9      	ldr	r1, [r7, #8]
 800493e:	68f8      	ldr	r0, [r7, #12]
 8004940:	f000 f8f3 	bl	8004b2a <HAL_SPI_TransmitReceive>
 8004944:	4603      	mov	r3, r0
 8004946:	e0ec      	b.n	8004b22 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004948:	f7fe f900 	bl	8002b4c <HAL_GetTick>
 800494c:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d002      	beq.n	800495a <HAL_SPI_Receive+0x62>
 8004954:	88fb      	ldrh	r3, [r7, #6]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d101      	bne.n	800495e <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800495a:	2301      	movs	r3, #1
 800495c:	e0e1      	b.n	8004b22 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004964:	2b01      	cmp	r3, #1
 8004966:	d101      	bne.n	800496c <HAL_SPI_Receive+0x74>
 8004968:	2302      	movs	r3, #2
 800496a:	e0da      	b.n	8004b22 <HAL_SPI_Receive+0x22a>
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2201      	movs	r2, #1
 8004970:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2204      	movs	r2, #4
 8004978:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2200      	movs	r2, #0
 8004980:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	68ba      	ldr	r2, [r7, #8]
 8004986:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	88fa      	ldrh	r2, [r7, #6]
 800498c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	88fa      	ldrh	r2, [r7, #6]
 8004992:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2200      	movs	r2, #0
 8004998:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2200      	movs	r2, #0
 800499e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2200      	movs	r2, #0
 80049a4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2200      	movs	r2, #0
 80049aa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2200      	movs	r2, #0
 80049b0:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049ba:	d10f      	bne.n	80049dc <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	681a      	ldr	r2, [r3, #0]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80049ca:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80049da:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049e6:	2b40      	cmp	r3, #64	@ 0x40
 80049e8:	d007      	beq.n	80049fa <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80049f8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	68db      	ldr	r3, [r3, #12]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d170      	bne.n	8004ae4 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004a02:	e035      	b.n	8004a70 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	f003 0301 	and.w	r3, r3, #1
 8004a0e:	2b01      	cmp	r3, #1
 8004a10:	d115      	bne.n	8004a3e <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f103 020c 	add.w	r2, r3, #12
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a1e:	7812      	ldrb	r2, [r2, #0]
 8004a20:	b2d2      	uxtb	r2, r2
 8004a22:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a28:	1c5a      	adds	r2, r3, #1
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	3b01      	subs	r3, #1
 8004a36:	b29a      	uxth	r2, r3
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004a3c:	e018      	b.n	8004a70 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a3e:	f7fe f885 	bl	8002b4c <HAL_GetTick>
 8004a42:	4602      	mov	r2, r0
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	1ad3      	subs	r3, r2, r3
 8004a48:	683a      	ldr	r2, [r7, #0]
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d803      	bhi.n	8004a56 <HAL_SPI_Receive+0x15e>
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a54:	d102      	bne.n	8004a5c <HAL_SPI_Receive+0x164>
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d109      	bne.n	8004a70 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2200      	movs	r2, #0
 8004a68:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004a6c:	2303      	movs	r3, #3
 8004a6e:	e058      	b.n	8004b22 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a74:	b29b      	uxth	r3, r3
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d1c4      	bne.n	8004a04 <HAL_SPI_Receive+0x10c>
 8004a7a:	e038      	b.n	8004aee <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	f003 0301 	and.w	r3, r3, #1
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	d113      	bne.n	8004ab2 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	68da      	ldr	r2, [r3, #12]
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a94:	b292      	uxth	r2, r2
 8004a96:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a9c:	1c9a      	adds	r2, r3, #2
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004aa6:	b29b      	uxth	r3, r3
 8004aa8:	3b01      	subs	r3, #1
 8004aaa:	b29a      	uxth	r2, r3
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004ab0:	e018      	b.n	8004ae4 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ab2:	f7fe f84b 	bl	8002b4c <HAL_GetTick>
 8004ab6:	4602      	mov	r2, r0
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	1ad3      	subs	r3, r2, r3
 8004abc:	683a      	ldr	r2, [r7, #0]
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	d803      	bhi.n	8004aca <HAL_SPI_Receive+0x1d2>
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ac8:	d102      	bne.n	8004ad0 <HAL_SPI_Receive+0x1d8>
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d109      	bne.n	8004ae4 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2200      	movs	r2, #0
 8004adc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004ae0:	2303      	movs	r3, #3
 8004ae2:	e01e      	b.n	8004b22 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ae8:	b29b      	uxth	r3, r3
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d1c6      	bne.n	8004a7c <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004aee:	697a      	ldr	r2, [r7, #20]
 8004af0:	6839      	ldr	r1, [r7, #0]
 8004af2:	68f8      	ldr	r0, [r7, #12]
 8004af4:	f000 fa4a 	bl	8004f8c <SPI_EndRxTransaction>
 8004af8:	4603      	mov	r3, r0
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d002      	beq.n	8004b04 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2220      	movs	r2, #32
 8004b02:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d001      	beq.n	8004b20 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e000      	b.n	8004b22 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004b20:	2300      	movs	r3, #0
  }
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	3718      	adds	r7, #24
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}

08004b2a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004b2a:	b580      	push	{r7, lr}
 8004b2c:	b08a      	sub	sp, #40	@ 0x28
 8004b2e:	af00      	add	r7, sp, #0
 8004b30:	60f8      	str	r0, [r7, #12]
 8004b32:	60b9      	str	r1, [r7, #8]
 8004b34:	607a      	str	r2, [r7, #4]
 8004b36:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b3c:	f7fe f806 	bl	8002b4c <HAL_GetTick>
 8004b40:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b48:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004b50:	887b      	ldrh	r3, [r7, #2]
 8004b52:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004b54:	7ffb      	ldrb	r3, [r7, #31]
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d00c      	beq.n	8004b74 <HAL_SPI_TransmitReceive+0x4a>
 8004b5a:	69bb      	ldr	r3, [r7, #24]
 8004b5c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b60:	d106      	bne.n	8004b70 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d102      	bne.n	8004b70 <HAL_SPI_TransmitReceive+0x46>
 8004b6a:	7ffb      	ldrb	r3, [r7, #31]
 8004b6c:	2b04      	cmp	r3, #4
 8004b6e:	d001      	beq.n	8004b74 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004b70:	2302      	movs	r3, #2
 8004b72:	e17f      	b.n	8004e74 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d005      	beq.n	8004b86 <HAL_SPI_TransmitReceive+0x5c>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d002      	beq.n	8004b86 <HAL_SPI_TransmitReceive+0x5c>
 8004b80:	887b      	ldrh	r3, [r7, #2]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d101      	bne.n	8004b8a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e174      	b.n	8004e74 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d101      	bne.n	8004b98 <HAL_SPI_TransmitReceive+0x6e>
 8004b94:	2302      	movs	r3, #2
 8004b96:	e16d      	b.n	8004e74 <HAL_SPI_TransmitReceive+0x34a>
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ba6:	b2db      	uxtb	r3, r3
 8004ba8:	2b04      	cmp	r3, #4
 8004baa:	d003      	beq.n	8004bb4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2205      	movs	r2, #5
 8004bb0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	887a      	ldrh	r2, [r7, #2]
 8004bc4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	887a      	ldrh	r2, [r7, #2]
 8004bca:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	68ba      	ldr	r2, [r7, #8]
 8004bd0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	887a      	ldrh	r2, [r7, #2]
 8004bd6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	887a      	ldrh	r2, [r7, #2]
 8004bdc:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2200      	movs	r2, #0
 8004be2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bf4:	2b40      	cmp	r3, #64	@ 0x40
 8004bf6:	d007      	beq.n	8004c08 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c06:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c10:	d17e      	bne.n	8004d10 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d002      	beq.n	8004c20 <HAL_SPI_TransmitReceive+0xf6>
 8004c1a:	8afb      	ldrh	r3, [r7, #22]
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d16c      	bne.n	8004cfa <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c24:	881a      	ldrh	r2, [r3, #0]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c30:	1c9a      	adds	r2, r3, #2
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	3b01      	subs	r3, #1
 8004c3e:	b29a      	uxth	r2, r3
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c44:	e059      	b.n	8004cfa <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	f003 0302 	and.w	r3, r3, #2
 8004c50:	2b02      	cmp	r3, #2
 8004c52:	d11b      	bne.n	8004c8c <HAL_SPI_TransmitReceive+0x162>
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c58:	b29b      	uxth	r3, r3
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d016      	beq.n	8004c8c <HAL_SPI_TransmitReceive+0x162>
 8004c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c60:	2b01      	cmp	r3, #1
 8004c62:	d113      	bne.n	8004c8c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c68:	881a      	ldrh	r2, [r3, #0]
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c74:	1c9a      	adds	r2, r3, #2
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c7e:	b29b      	uxth	r3, r3
 8004c80:	3b01      	subs	r3, #1
 8004c82:	b29a      	uxth	r2, r3
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	f003 0301 	and.w	r3, r3, #1
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d119      	bne.n	8004cce <HAL_SPI_TransmitReceive+0x1a4>
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c9e:	b29b      	uxth	r3, r3
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d014      	beq.n	8004cce <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	68da      	ldr	r2, [r3, #12]
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cae:	b292      	uxth	r2, r2
 8004cb0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cb6:	1c9a      	adds	r2, r3, #2
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cc0:	b29b      	uxth	r3, r3
 8004cc2:	3b01      	subs	r3, #1
 8004cc4:	b29a      	uxth	r2, r3
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004cce:	f7fd ff3d 	bl	8002b4c <HAL_GetTick>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	6a3b      	ldr	r3, [r7, #32]
 8004cd6:	1ad3      	subs	r3, r2, r3
 8004cd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cda:	429a      	cmp	r2, r3
 8004cdc:	d80d      	bhi.n	8004cfa <HAL_SPI_TransmitReceive+0x1d0>
 8004cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ce4:	d009      	beq.n	8004cfa <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2201      	movs	r2, #1
 8004cea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004cf6:	2303      	movs	r3, #3
 8004cf8:	e0bc      	b.n	8004e74 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cfe:	b29b      	uxth	r3, r3
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d1a0      	bne.n	8004c46 <HAL_SPI_TransmitReceive+0x11c>
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d08:	b29b      	uxth	r3, r3
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d19b      	bne.n	8004c46 <HAL_SPI_TransmitReceive+0x11c>
 8004d0e:	e082      	b.n	8004e16 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d002      	beq.n	8004d1e <HAL_SPI_TransmitReceive+0x1f4>
 8004d18:	8afb      	ldrh	r3, [r7, #22]
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d171      	bne.n	8004e02 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	330c      	adds	r3, #12
 8004d28:	7812      	ldrb	r2, [r2, #0]
 8004d2a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d30:	1c5a      	adds	r2, r3, #1
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d3a:	b29b      	uxth	r3, r3
 8004d3c:	3b01      	subs	r3, #1
 8004d3e:	b29a      	uxth	r2, r3
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d44:	e05d      	b.n	8004e02 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	f003 0302 	and.w	r3, r3, #2
 8004d50:	2b02      	cmp	r3, #2
 8004d52:	d11c      	bne.n	8004d8e <HAL_SPI_TransmitReceive+0x264>
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d017      	beq.n	8004d8e <HAL_SPI_TransmitReceive+0x264>
 8004d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d60:	2b01      	cmp	r3, #1
 8004d62:	d114      	bne.n	8004d8e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	330c      	adds	r3, #12
 8004d6e:	7812      	ldrb	r2, [r2, #0]
 8004d70:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d76:	1c5a      	adds	r2, r3, #1
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	3b01      	subs	r3, #1
 8004d84:	b29a      	uxth	r2, r3
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	f003 0301 	and.w	r3, r3, #1
 8004d98:	2b01      	cmp	r3, #1
 8004d9a:	d119      	bne.n	8004dd0 <HAL_SPI_TransmitReceive+0x2a6>
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004da0:	b29b      	uxth	r3, r3
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d014      	beq.n	8004dd0 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	68da      	ldr	r2, [r3, #12]
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004db0:	b2d2      	uxtb	r2, r2
 8004db2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004db8:	1c5a      	adds	r2, r3, #1
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004dc2:	b29b      	uxth	r3, r3
 8004dc4:	3b01      	subs	r3, #1
 8004dc6:	b29a      	uxth	r2, r3
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004dd0:	f7fd febc 	bl	8002b4c <HAL_GetTick>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	6a3b      	ldr	r3, [r7, #32]
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d803      	bhi.n	8004de8 <HAL_SPI_TransmitReceive+0x2be>
 8004de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004de6:	d102      	bne.n	8004dee <HAL_SPI_TransmitReceive+0x2c4>
 8004de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d109      	bne.n	8004e02 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2201      	movs	r2, #1
 8004df2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	e038      	b.n	8004e74 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e06:	b29b      	uxth	r3, r3
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d19c      	bne.n	8004d46 <HAL_SPI_TransmitReceive+0x21c>
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e10:	b29b      	uxth	r3, r3
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d197      	bne.n	8004d46 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e16:	6a3a      	ldr	r2, [r7, #32]
 8004e18:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004e1a:	68f8      	ldr	r0, [r7, #12]
 8004e1c:	f000 f908 	bl	8005030 <SPI_EndRxTxTransaction>
 8004e20:	4603      	mov	r3, r0
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d008      	beq.n	8004e38 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2220      	movs	r2, #32
 8004e2a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004e34:	2301      	movs	r3, #1
 8004e36:	e01d      	b.n	8004e74 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d10a      	bne.n	8004e56 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e40:	2300      	movs	r3, #0
 8004e42:	613b      	str	r3, [r7, #16]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	68db      	ldr	r3, [r3, #12]
 8004e4a:	613b      	str	r3, [r7, #16]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	613b      	str	r3, [r7, #16]
 8004e54:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2201      	movs	r2, #1
 8004e5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2200      	movs	r2, #0
 8004e62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d001      	beq.n	8004e72 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e000      	b.n	8004e74 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004e72:	2300      	movs	r3, #0
  }
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	3728      	adds	r7, #40	@ 0x28
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}

08004e7c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b088      	sub	sp, #32
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	60f8      	str	r0, [r7, #12]
 8004e84:	60b9      	str	r1, [r7, #8]
 8004e86:	603b      	str	r3, [r7, #0]
 8004e88:	4613      	mov	r3, r2
 8004e8a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004e8c:	f7fd fe5e 	bl	8002b4c <HAL_GetTick>
 8004e90:	4602      	mov	r2, r0
 8004e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e94:	1a9b      	subs	r3, r3, r2
 8004e96:	683a      	ldr	r2, [r7, #0]
 8004e98:	4413      	add	r3, r2
 8004e9a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004e9c:	f7fd fe56 	bl	8002b4c <HAL_GetTick>
 8004ea0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004ea2:	4b39      	ldr	r3, [pc, #228]	@ (8004f88 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	015b      	lsls	r3, r3, #5
 8004ea8:	0d1b      	lsrs	r3, r3, #20
 8004eaa:	69fa      	ldr	r2, [r7, #28]
 8004eac:	fb02 f303 	mul.w	r3, r2, r3
 8004eb0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004eb2:	e054      	b.n	8004f5e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eba:	d050      	beq.n	8004f5e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004ebc:	f7fd fe46 	bl	8002b4c <HAL_GetTick>
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	69bb      	ldr	r3, [r7, #24]
 8004ec4:	1ad3      	subs	r3, r2, r3
 8004ec6:	69fa      	ldr	r2, [r7, #28]
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d902      	bls.n	8004ed2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004ecc:	69fb      	ldr	r3, [r7, #28]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d13d      	bne.n	8004f4e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	685a      	ldr	r2, [r3, #4]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004ee0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004eea:	d111      	bne.n	8004f10 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ef4:	d004      	beq.n	8004f00 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004efe:	d107      	bne.n	8004f10 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	681a      	ldr	r2, [r3, #0]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f0e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f18:	d10f      	bne.n	8004f3a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	681a      	ldr	r2, [r3, #0]
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004f28:	601a      	str	r2, [r3, #0]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004f38:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2200      	movs	r2, #0
 8004f46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004f4a:	2303      	movs	r3, #3
 8004f4c:	e017      	b.n	8004f7e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d101      	bne.n	8004f58 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004f54:	2300      	movs	r3, #0
 8004f56:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	3b01      	subs	r3, #1
 8004f5c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	689a      	ldr	r2, [r3, #8]
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	4013      	ands	r3, r2
 8004f68:	68ba      	ldr	r2, [r7, #8]
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	bf0c      	ite	eq
 8004f6e:	2301      	moveq	r3, #1
 8004f70:	2300      	movne	r3, #0
 8004f72:	b2db      	uxtb	r3, r3
 8004f74:	461a      	mov	r2, r3
 8004f76:	79fb      	ldrb	r3, [r7, #7]
 8004f78:	429a      	cmp	r2, r3
 8004f7a:	d19b      	bne.n	8004eb4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004f7c:	2300      	movs	r3, #0
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3720      	adds	r7, #32
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	bf00      	nop
 8004f88:	20000000 	.word	0x20000000

08004f8c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b086      	sub	sp, #24
 8004f90:	af02      	add	r7, sp, #8
 8004f92:	60f8      	str	r0, [r7, #12]
 8004f94:	60b9      	str	r1, [r7, #8]
 8004f96:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fa0:	d111      	bne.n	8004fc6 <SPI_EndRxTransaction+0x3a>
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004faa:	d004      	beq.n	8004fb6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fb4:	d107      	bne.n	8004fc6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fc4:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fce:	d117      	bne.n	8005000 <SPI_EndRxTransaction+0x74>
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fd8:	d112      	bne.n	8005000 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	9300      	str	r3, [sp, #0]
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	2101      	movs	r1, #1
 8004fe4:	68f8      	ldr	r0, [r7, #12]
 8004fe6:	f7ff ff49 	bl	8004e7c <SPI_WaitFlagStateUntilTimeout>
 8004fea:	4603      	mov	r3, r0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d01a      	beq.n	8005026 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ff4:	f043 0220 	orr.w	r2, r3, #32
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	e013      	b.n	8005028 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	9300      	str	r3, [sp, #0]
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	2200      	movs	r2, #0
 8005008:	2180      	movs	r1, #128	@ 0x80
 800500a:	68f8      	ldr	r0, [r7, #12]
 800500c:	f7ff ff36 	bl	8004e7c <SPI_WaitFlagStateUntilTimeout>
 8005010:	4603      	mov	r3, r0
 8005012:	2b00      	cmp	r3, #0
 8005014:	d007      	beq.n	8005026 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800501a:	f043 0220 	orr.w	r2, r3, #32
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005022:	2303      	movs	r3, #3
 8005024:	e000      	b.n	8005028 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8005026:	2300      	movs	r3, #0
}
 8005028:	4618      	mov	r0, r3
 800502a:	3710      	adds	r7, #16
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}

08005030 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b086      	sub	sp, #24
 8005034:	af02      	add	r7, sp, #8
 8005036:	60f8      	str	r0, [r7, #12]
 8005038:	60b9      	str	r1, [r7, #8]
 800503a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	9300      	str	r3, [sp, #0]
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	2201      	movs	r2, #1
 8005044:	2102      	movs	r1, #2
 8005046:	68f8      	ldr	r0, [r7, #12]
 8005048:	f7ff ff18 	bl	8004e7c <SPI_WaitFlagStateUntilTimeout>
 800504c:	4603      	mov	r3, r0
 800504e:	2b00      	cmp	r3, #0
 8005050:	d007      	beq.n	8005062 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005056:	f043 0220 	orr.w	r2, r3, #32
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800505e:	2303      	movs	r3, #3
 8005060:	e013      	b.n	800508a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	9300      	str	r3, [sp, #0]
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	2200      	movs	r2, #0
 800506a:	2180      	movs	r1, #128	@ 0x80
 800506c:	68f8      	ldr	r0, [r7, #12]
 800506e:	f7ff ff05 	bl	8004e7c <SPI_WaitFlagStateUntilTimeout>
 8005072:	4603      	mov	r3, r0
 8005074:	2b00      	cmp	r3, #0
 8005076:	d007      	beq.n	8005088 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800507c:	f043 0220 	orr.w	r2, r3, #32
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005084:	2303      	movs	r3, #3
 8005086:	e000      	b.n	800508a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8005088:	2300      	movs	r3, #0
}
 800508a:	4618      	mov	r0, r3
 800508c:	3710      	adds	r7, #16
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}

08005092 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005092:	b580      	push	{r7, lr}
 8005094:	b082      	sub	sp, #8
 8005096:	af00      	add	r7, sp, #0
 8005098:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d101      	bne.n	80050a4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	e041      	b.n	8005128 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050aa:	b2db      	uxtb	r3, r3
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d106      	bne.n	80050be <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2200      	movs	r2, #0
 80050b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050b8:	6878      	ldr	r0, [r7, #4]
 80050ba:	f7fd fc5d 	bl	8002978 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2202      	movs	r2, #2
 80050c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681a      	ldr	r2, [r3, #0]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	3304      	adds	r3, #4
 80050ce:	4619      	mov	r1, r3
 80050d0:	4610      	mov	r0, r2
 80050d2:	f000 fa89 	bl	80055e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2201      	movs	r2, #1
 80050da:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2201      	movs	r2, #1
 80050e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2201      	movs	r2, #1
 80050ea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2201      	movs	r2, #1
 80050f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2201      	movs	r2, #1
 80050fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2201      	movs	r2, #1
 8005102:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2201      	movs	r2, #1
 800510a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2201      	movs	r2, #1
 8005112:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2201      	movs	r2, #1
 800511a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2201      	movs	r2, #1
 8005122:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005126:	2300      	movs	r3, #0
}
 8005128:	4618      	mov	r0, r3
 800512a:	3708      	adds	r7, #8
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}

08005130 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005130:	b480      	push	{r7}
 8005132:	b085      	sub	sp, #20
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800513e:	b2db      	uxtb	r3, r3
 8005140:	2b01      	cmp	r3, #1
 8005142:	d001      	beq.n	8005148 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	e03a      	b.n	80051be <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2202      	movs	r2, #2
 800514c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	68da      	ldr	r2, [r3, #12]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f042 0201 	orr.w	r2, r2, #1
 800515e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a18      	ldr	r2, [pc, #96]	@ (80051c8 <HAL_TIM_Base_Start_IT+0x98>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d00e      	beq.n	8005188 <HAL_TIM_Base_Start_IT+0x58>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005172:	d009      	beq.n	8005188 <HAL_TIM_Base_Start_IT+0x58>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a14      	ldr	r2, [pc, #80]	@ (80051cc <HAL_TIM_Base_Start_IT+0x9c>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d004      	beq.n	8005188 <HAL_TIM_Base_Start_IT+0x58>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a13      	ldr	r2, [pc, #76]	@ (80051d0 <HAL_TIM_Base_Start_IT+0xa0>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d111      	bne.n	80051ac <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	f003 0307 	and.w	r3, r3, #7
 8005192:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2b06      	cmp	r3, #6
 8005198:	d010      	beq.n	80051bc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f042 0201 	orr.w	r2, r2, #1
 80051a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051aa:	e007      	b.n	80051bc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f042 0201 	orr.w	r2, r2, #1
 80051ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80051bc:	2300      	movs	r3, #0
}
 80051be:	4618      	mov	r0, r3
 80051c0:	3714      	adds	r7, #20
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bc80      	pop	{r7}
 80051c6:	4770      	bx	lr
 80051c8:	40012c00 	.word	0x40012c00
 80051cc:	40000400 	.word	0x40000400
 80051d0:	40000800 	.word	0x40000800

080051d4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b083      	sub	sp, #12
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	68da      	ldr	r2, [r3, #12]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f022 0201 	bic.w	r2, r2, #1
 80051ea:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	6a1a      	ldr	r2, [r3, #32]
 80051f2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80051f6:	4013      	ands	r3, r2
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d10f      	bne.n	800521c <HAL_TIM_Base_Stop_IT+0x48>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	6a1a      	ldr	r2, [r3, #32]
 8005202:	f240 4344 	movw	r3, #1092	@ 0x444
 8005206:	4013      	ands	r3, r2
 8005208:	2b00      	cmp	r3, #0
 800520a:	d107      	bne.n	800521c <HAL_TIM_Base_Stop_IT+0x48>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f022 0201 	bic.w	r2, r2, #1
 800521a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8005224:	2300      	movs	r3, #0
}
 8005226:	4618      	mov	r0, r3
 8005228:	370c      	adds	r7, #12
 800522a:	46bd      	mov	sp, r7
 800522c:	bc80      	pop	{r7}
 800522e:	4770      	bx	lr

08005230 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b084      	sub	sp, #16
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	68db      	ldr	r3, [r3, #12]
 800523e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	691b      	ldr	r3, [r3, #16]
 8005246:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	f003 0302 	and.w	r3, r3, #2
 800524e:	2b00      	cmp	r3, #0
 8005250:	d020      	beq.n	8005294 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	f003 0302 	and.w	r3, r3, #2
 8005258:	2b00      	cmp	r3, #0
 800525a:	d01b      	beq.n	8005294 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f06f 0202 	mvn.w	r2, #2
 8005264:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2201      	movs	r2, #1
 800526a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	699b      	ldr	r3, [r3, #24]
 8005272:	f003 0303 	and.w	r3, r3, #3
 8005276:	2b00      	cmp	r3, #0
 8005278:	d003      	beq.n	8005282 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f000 f998 	bl	80055b0 <HAL_TIM_IC_CaptureCallback>
 8005280:	e005      	b.n	800528e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f000 f98b 	bl	800559e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005288:	6878      	ldr	r0, [r7, #4]
 800528a:	f000 f99a 	bl	80055c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2200      	movs	r2, #0
 8005292:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	f003 0304 	and.w	r3, r3, #4
 800529a:	2b00      	cmp	r3, #0
 800529c:	d020      	beq.n	80052e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	f003 0304 	and.w	r3, r3, #4
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d01b      	beq.n	80052e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f06f 0204 	mvn.w	r2, #4
 80052b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2202      	movs	r2, #2
 80052b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	699b      	ldr	r3, [r3, #24]
 80052be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d003      	beq.n	80052ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f000 f972 	bl	80055b0 <HAL_TIM_IC_CaptureCallback>
 80052cc:	e005      	b.n	80052da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f000 f965 	bl	800559e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052d4:	6878      	ldr	r0, [r7, #4]
 80052d6:	f000 f974 	bl	80055c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2200      	movs	r2, #0
 80052de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	f003 0308 	and.w	r3, r3, #8
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d020      	beq.n	800532c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	f003 0308 	and.w	r3, r3, #8
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d01b      	beq.n	800532c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f06f 0208 	mvn.w	r2, #8
 80052fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2204      	movs	r2, #4
 8005302:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	69db      	ldr	r3, [r3, #28]
 800530a:	f003 0303 	and.w	r3, r3, #3
 800530e:	2b00      	cmp	r3, #0
 8005310:	d003      	beq.n	800531a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005312:	6878      	ldr	r0, [r7, #4]
 8005314:	f000 f94c 	bl	80055b0 <HAL_TIM_IC_CaptureCallback>
 8005318:	e005      	b.n	8005326 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f000 f93f 	bl	800559e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f000 f94e 	bl	80055c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2200      	movs	r2, #0
 800532a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	f003 0310 	and.w	r3, r3, #16
 8005332:	2b00      	cmp	r3, #0
 8005334:	d020      	beq.n	8005378 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	f003 0310 	and.w	r3, r3, #16
 800533c:	2b00      	cmp	r3, #0
 800533e:	d01b      	beq.n	8005378 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f06f 0210 	mvn.w	r2, #16
 8005348:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2208      	movs	r2, #8
 800534e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	69db      	ldr	r3, [r3, #28]
 8005356:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800535a:	2b00      	cmp	r3, #0
 800535c:	d003      	beq.n	8005366 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f000 f926 	bl	80055b0 <HAL_TIM_IC_CaptureCallback>
 8005364:	e005      	b.n	8005372 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f000 f919 	bl	800559e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f000 f928 	bl	80055c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	f003 0301 	and.w	r3, r3, #1
 800537e:	2b00      	cmp	r3, #0
 8005380:	d00c      	beq.n	800539c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	f003 0301 	and.w	r3, r3, #1
 8005388:	2b00      	cmp	r3, #0
 800538a:	d007      	beq.n	800539c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f06f 0201 	mvn.w	r2, #1
 8005394:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f7fc fe6a 	bl	8002070 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d00c      	beq.n	80053c0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d007      	beq.n	80053c0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80053b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f000 fa7f 	bl	80058be <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d00c      	beq.n	80053e4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d007      	beq.n	80053e4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80053dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f000 f8f8 	bl	80055d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	f003 0320 	and.w	r3, r3, #32
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d00c      	beq.n	8005408 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f003 0320 	and.w	r3, r3, #32
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d007      	beq.n	8005408 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f06f 0220 	mvn.w	r2, #32
 8005400:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f000 fa52 	bl	80058ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005408:	bf00      	nop
 800540a:	3710      	adds	r7, #16
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}

08005410 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b084      	sub	sp, #16
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
 8005418:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800541a:	2300      	movs	r3, #0
 800541c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005424:	2b01      	cmp	r3, #1
 8005426:	d101      	bne.n	800542c <HAL_TIM_ConfigClockSource+0x1c>
 8005428:	2302      	movs	r3, #2
 800542a:	e0b4      	b.n	8005596 <HAL_TIM_ConfigClockSource+0x186>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2202      	movs	r2, #2
 8005438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800544a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005452:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	68ba      	ldr	r2, [r7, #8]
 800545a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005464:	d03e      	beq.n	80054e4 <HAL_TIM_ConfigClockSource+0xd4>
 8005466:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800546a:	f200 8087 	bhi.w	800557c <HAL_TIM_ConfigClockSource+0x16c>
 800546e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005472:	f000 8086 	beq.w	8005582 <HAL_TIM_ConfigClockSource+0x172>
 8005476:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800547a:	d87f      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x16c>
 800547c:	2b70      	cmp	r3, #112	@ 0x70
 800547e:	d01a      	beq.n	80054b6 <HAL_TIM_ConfigClockSource+0xa6>
 8005480:	2b70      	cmp	r3, #112	@ 0x70
 8005482:	d87b      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x16c>
 8005484:	2b60      	cmp	r3, #96	@ 0x60
 8005486:	d050      	beq.n	800552a <HAL_TIM_ConfigClockSource+0x11a>
 8005488:	2b60      	cmp	r3, #96	@ 0x60
 800548a:	d877      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x16c>
 800548c:	2b50      	cmp	r3, #80	@ 0x50
 800548e:	d03c      	beq.n	800550a <HAL_TIM_ConfigClockSource+0xfa>
 8005490:	2b50      	cmp	r3, #80	@ 0x50
 8005492:	d873      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x16c>
 8005494:	2b40      	cmp	r3, #64	@ 0x40
 8005496:	d058      	beq.n	800554a <HAL_TIM_ConfigClockSource+0x13a>
 8005498:	2b40      	cmp	r3, #64	@ 0x40
 800549a:	d86f      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x16c>
 800549c:	2b30      	cmp	r3, #48	@ 0x30
 800549e:	d064      	beq.n	800556a <HAL_TIM_ConfigClockSource+0x15a>
 80054a0:	2b30      	cmp	r3, #48	@ 0x30
 80054a2:	d86b      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x16c>
 80054a4:	2b20      	cmp	r3, #32
 80054a6:	d060      	beq.n	800556a <HAL_TIM_ConfigClockSource+0x15a>
 80054a8:	2b20      	cmp	r3, #32
 80054aa:	d867      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x16c>
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d05c      	beq.n	800556a <HAL_TIM_ConfigClockSource+0x15a>
 80054b0:	2b10      	cmp	r3, #16
 80054b2:	d05a      	beq.n	800556a <HAL_TIM_ConfigClockSource+0x15a>
 80054b4:	e062      	b.n	800557c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80054c6:	f000 f974 	bl	80057b2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80054d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	68ba      	ldr	r2, [r7, #8]
 80054e0:	609a      	str	r2, [r3, #8]
      break;
 80054e2:	e04f      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80054f4:	f000 f95d 	bl	80057b2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	689a      	ldr	r2, [r3, #8]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005506:	609a      	str	r2, [r3, #8]
      break;
 8005508:	e03c      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005516:	461a      	mov	r2, r3
 8005518:	f000 f8d4 	bl	80056c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	2150      	movs	r1, #80	@ 0x50
 8005522:	4618      	mov	r0, r3
 8005524:	f000 f92b 	bl	800577e <TIM_ITRx_SetConfig>
      break;
 8005528:	e02c      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005536:	461a      	mov	r2, r3
 8005538:	f000 f8f2 	bl	8005720 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	2160      	movs	r1, #96	@ 0x60
 8005542:	4618      	mov	r0, r3
 8005544:	f000 f91b 	bl	800577e <TIM_ITRx_SetConfig>
      break;
 8005548:	e01c      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005556:	461a      	mov	r2, r3
 8005558:	f000 f8b4 	bl	80056c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	2140      	movs	r1, #64	@ 0x40
 8005562:	4618      	mov	r0, r3
 8005564:	f000 f90b 	bl	800577e <TIM_ITRx_SetConfig>
      break;
 8005568:	e00c      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4619      	mov	r1, r3
 8005574:	4610      	mov	r0, r2
 8005576:	f000 f902 	bl	800577e <TIM_ITRx_SetConfig>
      break;
 800557a:	e003      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	73fb      	strb	r3, [r7, #15]
      break;
 8005580:	e000      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005582:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2200      	movs	r2, #0
 8005590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005594:	7bfb      	ldrb	r3, [r7, #15]
}
 8005596:	4618      	mov	r0, r3
 8005598:	3710      	adds	r7, #16
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}

0800559e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800559e:	b480      	push	{r7}
 80055a0:	b083      	sub	sp, #12
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055a6:	bf00      	nop
 80055a8:	370c      	adds	r7, #12
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bc80      	pop	{r7}
 80055ae:	4770      	bx	lr

080055b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b083      	sub	sp, #12
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80055b8:	bf00      	nop
 80055ba:	370c      	adds	r7, #12
 80055bc:	46bd      	mov	sp, r7
 80055be:	bc80      	pop	{r7}
 80055c0:	4770      	bx	lr

080055c2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80055c2:	b480      	push	{r7}
 80055c4:	b083      	sub	sp, #12
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80055ca:	bf00      	nop
 80055cc:	370c      	adds	r7, #12
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bc80      	pop	{r7}
 80055d2:	4770      	bx	lr

080055d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80055d4:	b480      	push	{r7}
 80055d6:	b083      	sub	sp, #12
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80055dc:	bf00      	nop
 80055de:	370c      	adds	r7, #12
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bc80      	pop	{r7}
 80055e4:	4770      	bx	lr
	...

080055e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b085      	sub	sp, #20
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	4a2f      	ldr	r2, [pc, #188]	@ (80056b8 <TIM_Base_SetConfig+0xd0>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d00b      	beq.n	8005618 <TIM_Base_SetConfig+0x30>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005606:	d007      	beq.n	8005618 <TIM_Base_SetConfig+0x30>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	4a2c      	ldr	r2, [pc, #176]	@ (80056bc <TIM_Base_SetConfig+0xd4>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d003      	beq.n	8005618 <TIM_Base_SetConfig+0x30>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	4a2b      	ldr	r2, [pc, #172]	@ (80056c0 <TIM_Base_SetConfig+0xd8>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d108      	bne.n	800562a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800561e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	68fa      	ldr	r2, [r7, #12]
 8005626:	4313      	orrs	r3, r2
 8005628:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	4a22      	ldr	r2, [pc, #136]	@ (80056b8 <TIM_Base_SetConfig+0xd0>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d00b      	beq.n	800564a <TIM_Base_SetConfig+0x62>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005638:	d007      	beq.n	800564a <TIM_Base_SetConfig+0x62>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	4a1f      	ldr	r2, [pc, #124]	@ (80056bc <TIM_Base_SetConfig+0xd4>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d003      	beq.n	800564a <TIM_Base_SetConfig+0x62>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	4a1e      	ldr	r2, [pc, #120]	@ (80056c0 <TIM_Base_SetConfig+0xd8>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d108      	bne.n	800565c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005650:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	68db      	ldr	r3, [r3, #12]
 8005656:	68fa      	ldr	r2, [r7, #12]
 8005658:	4313      	orrs	r3, r2
 800565a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	695b      	ldr	r3, [r3, #20]
 8005666:	4313      	orrs	r3, r2
 8005668:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	68fa      	ldr	r2, [r7, #12]
 800566e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	689a      	ldr	r2, [r3, #8]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	4a0d      	ldr	r2, [pc, #52]	@ (80056b8 <TIM_Base_SetConfig+0xd0>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d103      	bne.n	8005690 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	691a      	ldr	r2, [r3, #16]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2201      	movs	r2, #1
 8005694:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	f003 0301 	and.w	r3, r3, #1
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d005      	beq.n	80056ae <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	691b      	ldr	r3, [r3, #16]
 80056a6:	f023 0201 	bic.w	r2, r3, #1
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	611a      	str	r2, [r3, #16]
  }
}
 80056ae:	bf00      	nop
 80056b0:	3714      	adds	r7, #20
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bc80      	pop	{r7}
 80056b6:	4770      	bx	lr
 80056b8:	40012c00 	.word	0x40012c00
 80056bc:	40000400 	.word	0x40000400
 80056c0:	40000800 	.word	0x40000800

080056c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b087      	sub	sp, #28
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	60f8      	str	r0, [r7, #12]
 80056cc:	60b9      	str	r1, [r7, #8]
 80056ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	6a1b      	ldr	r3, [r3, #32]
 80056d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	6a1b      	ldr	r3, [r3, #32]
 80056da:	f023 0201 	bic.w	r2, r3, #1
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	699b      	ldr	r3, [r3, #24]
 80056e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80056ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	011b      	lsls	r3, r3, #4
 80056f4:	693a      	ldr	r2, [r7, #16]
 80056f6:	4313      	orrs	r3, r2
 80056f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	f023 030a 	bic.w	r3, r3, #10
 8005700:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005702:	697a      	ldr	r2, [r7, #20]
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	4313      	orrs	r3, r2
 8005708:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	693a      	ldr	r2, [r7, #16]
 800570e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	697a      	ldr	r2, [r7, #20]
 8005714:	621a      	str	r2, [r3, #32]
}
 8005716:	bf00      	nop
 8005718:	371c      	adds	r7, #28
 800571a:	46bd      	mov	sp, r7
 800571c:	bc80      	pop	{r7}
 800571e:	4770      	bx	lr

08005720 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005720:	b480      	push	{r7}
 8005722:	b087      	sub	sp, #28
 8005724:	af00      	add	r7, sp, #0
 8005726:	60f8      	str	r0, [r7, #12]
 8005728:	60b9      	str	r1, [r7, #8]
 800572a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	6a1b      	ldr	r3, [r3, #32]
 8005730:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	6a1b      	ldr	r3, [r3, #32]
 8005736:	f023 0210 	bic.w	r2, r3, #16
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	699b      	ldr	r3, [r3, #24]
 8005742:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800574a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	031b      	lsls	r3, r3, #12
 8005750:	693a      	ldr	r2, [r7, #16]
 8005752:	4313      	orrs	r3, r2
 8005754:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800575c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	011b      	lsls	r3, r3, #4
 8005762:	697a      	ldr	r2, [r7, #20]
 8005764:	4313      	orrs	r3, r2
 8005766:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	693a      	ldr	r2, [r7, #16]
 800576c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	697a      	ldr	r2, [r7, #20]
 8005772:	621a      	str	r2, [r3, #32]
}
 8005774:	bf00      	nop
 8005776:	371c      	adds	r7, #28
 8005778:	46bd      	mov	sp, r7
 800577a:	bc80      	pop	{r7}
 800577c:	4770      	bx	lr

0800577e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800577e:	b480      	push	{r7}
 8005780:	b085      	sub	sp, #20
 8005782:	af00      	add	r7, sp, #0
 8005784:	6078      	str	r0, [r7, #4]
 8005786:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005794:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005796:	683a      	ldr	r2, [r7, #0]
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	4313      	orrs	r3, r2
 800579c:	f043 0307 	orr.w	r3, r3, #7
 80057a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	68fa      	ldr	r2, [r7, #12]
 80057a6:	609a      	str	r2, [r3, #8]
}
 80057a8:	bf00      	nop
 80057aa:	3714      	adds	r7, #20
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bc80      	pop	{r7}
 80057b0:	4770      	bx	lr

080057b2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80057b2:	b480      	push	{r7}
 80057b4:	b087      	sub	sp, #28
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	60f8      	str	r0, [r7, #12]
 80057ba:	60b9      	str	r1, [r7, #8]
 80057bc:	607a      	str	r2, [r7, #4]
 80057be:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80057cc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	021a      	lsls	r2, r3, #8
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	431a      	orrs	r2, r3
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	4313      	orrs	r3, r2
 80057da:	697a      	ldr	r2, [r7, #20]
 80057dc:	4313      	orrs	r3, r2
 80057de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	697a      	ldr	r2, [r7, #20]
 80057e4:	609a      	str	r2, [r3, #8]
}
 80057e6:	bf00      	nop
 80057e8:	371c      	adds	r7, #28
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bc80      	pop	{r7}
 80057ee:	4770      	bx	lr

080057f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b085      	sub	sp, #20
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
 80057f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005800:	2b01      	cmp	r3, #1
 8005802:	d101      	bne.n	8005808 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005804:	2302      	movs	r3, #2
 8005806:	e046      	b.n	8005896 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2201      	movs	r2, #1
 800580c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2202      	movs	r2, #2
 8005814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800582e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	68fa      	ldr	r2, [r7, #12]
 8005836:	4313      	orrs	r3, r2
 8005838:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	68fa      	ldr	r2, [r7, #12]
 8005840:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a16      	ldr	r2, [pc, #88]	@ (80058a0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d00e      	beq.n	800586a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005854:	d009      	beq.n	800586a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a12      	ldr	r2, [pc, #72]	@ (80058a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d004      	beq.n	800586a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a10      	ldr	r2, [pc, #64]	@ (80058a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d10c      	bne.n	8005884 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005870:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	68ba      	ldr	r2, [r7, #8]
 8005878:	4313      	orrs	r3, r2
 800587a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	68ba      	ldr	r2, [r7, #8]
 8005882:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005894:	2300      	movs	r3, #0
}
 8005896:	4618      	mov	r0, r3
 8005898:	3714      	adds	r7, #20
 800589a:	46bd      	mov	sp, r7
 800589c:	bc80      	pop	{r7}
 800589e:	4770      	bx	lr
 80058a0:	40012c00 	.word	0x40012c00
 80058a4:	40000400 	.word	0x40000400
 80058a8:	40000800 	.word	0x40000800

080058ac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80058b4:	bf00      	nop
 80058b6:	370c      	adds	r7, #12
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bc80      	pop	{r7}
 80058bc:	4770      	bx	lr

080058be <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80058be:	b480      	push	{r7}
 80058c0:	b083      	sub	sp, #12
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80058c6:	bf00      	nop
 80058c8:	370c      	adds	r7, #12
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bc80      	pop	{r7}
 80058ce:	4770      	bx	lr

080058d0 <memset>:
 80058d0:	4603      	mov	r3, r0
 80058d2:	4402      	add	r2, r0
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d100      	bne.n	80058da <memset+0xa>
 80058d8:	4770      	bx	lr
 80058da:	f803 1b01 	strb.w	r1, [r3], #1
 80058de:	e7f9      	b.n	80058d4 <memset+0x4>

080058e0 <__libc_init_array>:
 80058e0:	b570      	push	{r4, r5, r6, lr}
 80058e2:	2600      	movs	r6, #0
 80058e4:	4d0c      	ldr	r5, [pc, #48]	@ (8005918 <__libc_init_array+0x38>)
 80058e6:	4c0d      	ldr	r4, [pc, #52]	@ (800591c <__libc_init_array+0x3c>)
 80058e8:	1b64      	subs	r4, r4, r5
 80058ea:	10a4      	asrs	r4, r4, #2
 80058ec:	42a6      	cmp	r6, r4
 80058ee:	d109      	bne.n	8005904 <__libc_init_array+0x24>
 80058f0:	f000 f81a 	bl	8005928 <_init>
 80058f4:	2600      	movs	r6, #0
 80058f6:	4d0a      	ldr	r5, [pc, #40]	@ (8005920 <__libc_init_array+0x40>)
 80058f8:	4c0a      	ldr	r4, [pc, #40]	@ (8005924 <__libc_init_array+0x44>)
 80058fa:	1b64      	subs	r4, r4, r5
 80058fc:	10a4      	asrs	r4, r4, #2
 80058fe:	42a6      	cmp	r6, r4
 8005900:	d105      	bne.n	800590e <__libc_init_array+0x2e>
 8005902:	bd70      	pop	{r4, r5, r6, pc}
 8005904:	f855 3b04 	ldr.w	r3, [r5], #4
 8005908:	4798      	blx	r3
 800590a:	3601      	adds	r6, #1
 800590c:	e7ee      	b.n	80058ec <__libc_init_array+0xc>
 800590e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005912:	4798      	blx	r3
 8005914:	3601      	adds	r6, #1
 8005916:	e7f2      	b.n	80058fe <__libc_init_array+0x1e>
 8005918:	08005964 	.word	0x08005964
 800591c:	08005964 	.word	0x08005964
 8005920:	08005964 	.word	0x08005964
 8005924:	08005968 	.word	0x08005968

08005928 <_init>:
 8005928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800592a:	bf00      	nop
 800592c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800592e:	bc08      	pop	{r3}
 8005930:	469e      	mov	lr, r3
 8005932:	4770      	bx	lr

08005934 <_fini>:
 8005934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005936:	bf00      	nop
 8005938:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800593a:	bc08      	pop	{r3}
 800593c:	469e      	mov	lr, r3
 800593e:	4770      	bx	lr
