{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714149455446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714149455446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 13:37:35 2024 " "Processing started: Fri Apr 26 13:37:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714149455446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714149455446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta relogio -c relogio " "Command: quartus_sta relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714149455446 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714149455542 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714149456152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714149456199 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714149456199 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "relogio.sdc " "Synopsys Design Constraints File file not found: 'relogio.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1714149456616 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1714149456616 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714149456619 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714149456619 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N " "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714149456619 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT " "create_clock -period 1.000 -name divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714149456619 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[9\] SW\[9\] " "create_clock -period 1.000 -name SW\[9\] SW\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714149456619 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714149456619 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_KEY0\|MUX\|saida_MUX\[0\]  from: dataf  to: combout " "Cell: div_KEY0\|MUX\|saida_MUX\[0\]  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714149456625 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1714149456625 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1714149456627 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714149456628 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714149456629 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714149456639 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714149456721 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714149456721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.665 " "Worst-case setup slack is -10.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.665           -4602.282 CLOCK_50  " "  -10.665           -4602.282 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714149456724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.330 " "Worst-case hold slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 CLOCK_50  " "    0.330               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714149456731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.505 " "Worst-case recovery slack is -7.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.505              -7.505 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT  " "   -7.505              -7.505 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.165              -4.165 SW\[9\]  " "   -4.165              -4.165 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.074              -4.074 KEY\[1\]  " "   -4.074              -4.074 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.950              -3.950 FPGA_RESET_N  " "   -3.950              -3.950 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714149456735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.416 " "Worst-case removal slack is 1.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.416               0.000 KEY\[1\]  " "    1.416               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.431               0.000 SW\[9\]  " "    1.431               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.561               0.000 FPGA_RESET_N  " "    1.561               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.171               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT  " "    5.171               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714149456741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.641 " "Worst-case minimum pulse width slack is -0.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.641              -1.179 SW\[9\]  " "   -0.641              -1.179 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -583.941 CLOCK_50  " "   -0.538            -583.941 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.910 KEY\[1\]  " "   -0.538              -0.910 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.831 FPGA_RESET_N  " "   -0.538              -0.831 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.770 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT  " "   -0.538              -0.770 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149456743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714149456743 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714149456756 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714149456788 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714149458077 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_KEY0\|MUX\|saida_MUX\[0\]  from: dataf  to: combout " "Cell: div_KEY0\|MUX\|saida_MUX\[0\]  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714149458170 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1714149458170 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714149458172 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714149458186 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714149458186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.693 " "Worst-case setup slack is -10.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.693           -4532.841 CLOCK_50  " "  -10.693           -4532.841 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714149458188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.255 " "Worst-case hold slack is 0.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 CLOCK_50  " "    0.255               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714149458195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.676 " "Worst-case recovery slack is -7.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.676              -7.676 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT  " "   -7.676              -7.676 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.473              -4.473 SW\[9\]  " "   -4.473              -4.473 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.311              -4.311 KEY\[1\]  " "   -4.311              -4.311 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.260              -4.260 FPGA_RESET_N  " "   -4.260              -4.260 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714149458199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.443 " "Worst-case removal slack is 1.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.443               0.000 KEY\[1\]  " "    1.443               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.545               0.000 SW\[9\]  " "    1.545               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.618               0.000 FPGA_RESET_N  " "    1.618               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.133               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT  " "    5.133               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714149458204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.655 " "Worst-case minimum pulse width slack is -0.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.655              -1.193 SW\[9\]  " "   -0.655              -1.193 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -517.103 CLOCK_50  " "   -0.538            -517.103 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.952 KEY\[1\]  " "   -0.538              -0.952 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.827 FPGA_RESET_N  " "   -0.538              -0.827 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.773 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT  " "   -0.538              -0.773 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149458207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714149458207 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714149458223 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714149458387 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714149459573 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_KEY0\|MUX\|saida_MUX\[0\]  from: dataf  to: combout " "Cell: div_KEY0\|MUX\|saida_MUX\[0\]  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714149459686 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1714149459686 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714149459686 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714149459692 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714149459692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.257 " "Worst-case setup slack is -5.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.257           -2069.653 CLOCK_50  " "   -5.257           -2069.653 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714149459694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.181 " "Worst-case hold slack is -0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.181              -0.908 CLOCK_50  " "   -0.181              -0.908 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714149459701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.508 " "Worst-case recovery slack is -3.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.508              -3.508 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT  " "   -3.508              -3.508 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.910              -1.910 SW\[9\]  " "   -1.910              -1.910 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.581              -1.581 FPGA_RESET_N  " "   -1.581              -1.581 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.538              -1.538 KEY\[1\]  " "   -1.538              -1.538 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714149459706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.354 " "Worst-case removal slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 KEY\[1\]  " "    0.354               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 FPGA_RESET_N  " "    0.523               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.748               0.000 SW\[9\]  " "    0.748               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.488               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT  " "    2.488               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714149459710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.739 " "Worst-case minimum pulse width slack is -0.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.739              -1.921 SW\[9\]  " "   -0.739              -1.921 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.529              -1.537 KEY\[1\]  " "   -0.529              -1.537 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.410            -300.155 CLOCK_50  " "   -0.410            -300.155 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.245              -0.743 FPGA_RESET_N  " "   -0.245              -0.743 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT  " "    0.146               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714149459712 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714149459724 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_KEY0\|MUX\|saida_MUX\[0\]  from: dataf  to: combout " "Cell: div_KEY0\|MUX\|saida_MUX\[0\]  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714149459900 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1714149459900 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714149459901 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714149459907 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714149459907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.614 " "Worst-case setup slack is -4.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.614           -1792.627 CLOCK_50  " "   -4.614           -1792.627 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714149459908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.230 " "Worst-case hold slack is -0.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.230              -1.557 CLOCK_50  " "   -0.230              -1.557 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714149459913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.219 " "Worst-case recovery slack is -3.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.219              -3.219 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT  " "   -3.219              -3.219 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.720              -1.720 SW\[9\]  " "   -1.720              -1.720 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.381              -1.381 FPGA_RESET_N  " "   -1.381              -1.381 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.307              -1.307 KEY\[1\]  " "   -1.307              -1.307 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714149459918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.300 " "Worst-case removal slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 KEY\[1\]  " "    0.300               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 FPGA_RESET_N  " "    0.477               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.697               0.000 SW\[9\]  " "    0.697               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.324               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT  " "    2.324               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714149459923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.755 " "Worst-case minimum pulse width slack is -0.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.755              -2.072 SW\[9\]  " "   -0.755              -2.072 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.591              -1.764 KEY\[1\]  " "   -0.591              -1.764 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446            -358.172 CLOCK_50  " "   -0.446            -358.172 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.319              -0.980 FPGA_RESET_N  " "   -0.319              -0.980 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT  " "    0.144               0.000 divisorGenerico_e_Interface:div_KEY0\|flipflopGenerico:registraTempoRapido\|DOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714149459926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714149459926 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714149461513 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714149461514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5090 " "Peak virtual memory: 5090 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714149461571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 13:37:41 2024 " "Processing ended: Fri Apr 26 13:37:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714149461571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714149461571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714149461571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714149461571 ""}
