{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580668779461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580668779462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  2 23:39:39 2020 " "Processing started: Sun Feb  2 23:39:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580668779462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668779462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10nanoTop -c de10nanoTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10nanoTop -c de10nanoTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668779462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580668780149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580668780149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC " "Found entity 1: soc_simple_De1_SoC" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_mm_interconnect_2 " "Found entity 1: soc_simple_De1_SoC_mm_interconnect_2" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_mm_interconnect_2_rsp_mux " "Found entity 1: soc_simple_De1_SoC_mm_interconnect_2_rsp_mux" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_rsp_mux.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791577 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_mm_interconnect_2_rsp_demux " "Found entity 1: soc_simple_De1_SoC_mm_interconnect_2_rsp_demux" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_rsp_demux.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_mm_interconnect_2_cmd_mux " "Found entity 1: soc_simple_De1_SoC_mm_interconnect_2_cmd_mux" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_cmd_mux.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_mm_interconnect_2_cmd_demux " "Found entity 1: soc_simple_De1_SoC_mm_interconnect_2_cmd_demux" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_cmd_demux.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791585 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_simple_De1_SoC_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at soc_simple_De1_SoC_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router_001.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580668791588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_simple_De1_SoC_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at soc_simple_De1_SoC_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router_001.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580668791589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_mm_interconnect_2_router_001_default_decode " "Found entity 1: soc_simple_De1_SoC_mm_interconnect_2_router_001_default_decode" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router_001.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791589 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_simple_De1_SoC_mm_interconnect_2_router_001 " "Found entity 2: soc_simple_De1_SoC_mm_interconnect_2_router_001" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router_001.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_simple_De1_SoC_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at soc_simple_De1_SoC_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580668791590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_simple_De1_SoC_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at soc_simple_De1_SoC_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580668791590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_mm_interconnect_2_router_default_decode " "Found entity 1: soc_simple_De1_SoC_mm_interconnect_2_router_default_decode" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791591 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_simple_De1_SoC_mm_interconnect_2_router " "Found entity 2: soc_simple_De1_SoC_mm_interconnect_2_router" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_mm_interconnect_1 " "Found entity 1: soc_simple_De1_SoC_mm_interconnect_1" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_1.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_mm_interconnect_0 " "Found entity 1: soc_simple_De1_SoC_mm_interconnect_0" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_rsp_mux_001" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_mm_interconnect_0_rsp_mux " "Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_rsp_mux" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003 " "Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003 " "Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_mm_interconnect_0_cmd_mux " "Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_cmd_mux" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_mm_interconnect_0_cmd_demux " "Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_cmd_demux" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_simple_De1_SoC_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at soc_simple_De1_SoC_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_005.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580668791612 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_simple_De1_SoC_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at soc_simple_De1_SoC_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_005.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580668791612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_mm_interconnect_0_router_005_default_decode " "Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_router_005_default_decode" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_005.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791612 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_simple_De1_SoC_mm_interconnect_0_router_005 " "Found entity 2: soc_simple_De1_SoC_mm_interconnect_0_router_005" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_005.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791612 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_simple_De1_SoC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_simple_De1_SoC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_002.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580668791613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_simple_De1_SoC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_simple_De1_SoC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_002.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580668791613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_router_002_default_decode" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_002.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791613 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_simple_De1_SoC_mm_interconnect_0_router_002 " "Found entity 2: soc_simple_De1_SoC_mm_interconnect_0_router_002" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_002.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_simple_De1_SoC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soc_simple_De1_SoC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_001.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580668791614 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_simple_De1_SoC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soc_simple_De1_SoC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_001.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580668791614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_mm_interconnect_0_router_001_default_decode " "Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_router_001_default_decode" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_001.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791615 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_simple_De1_SoC_mm_interconnect_0_router_001 " "Found entity 2: soc_simple_De1_SoC_mm_interconnect_0_router_001" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_001.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_simple_De1_SoC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_simple_De1_SoC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580668791617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_simple_De1_SoC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_simple_De1_SoC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580668791617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_mm_interconnect_0_router_default_decode " "Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_router_default_decode" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791618 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_simple_De1_SoC_mm_interconnect_0_router " "Found entity 2: soc_simple_De1_SoC_mm_interconnect_0_router" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_switches " "Found entity 1: soc_simple_De1_SoC_switches" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_switches.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rat RAT risac.v(289) " "Verilog HDL Declaration information at risac.v(289): object \"rat\" differs only in case from object \"RAT\" in the same scope" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580668791621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac.v" { { "Info" "ISGN_ENTITY_NAME" "1 risac " "Found entity 1: risac" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 risac_avalon " "Found entity 1: risac_avalon" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac_avalon.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac_avalon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mepc MEPC csr_unit.v(22) " "Verilog HDL Declaration information at csr_unit.v(22): object \"mepc\" differs only in case from object \"MEPC\" in the same scope" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580668791622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mtvec MTVEC csr_unit.v(25) " "Verilog HDL Declaration information at csr_unit.v(25): object \"mtvec\" differs only in case from object \"MTVEC\" in the same scope" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580668791622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mie MIE csr_unit.v(26) " "Verilog HDL Declaration information at csr_unit.v(26): object \"mie\" differs only in case from object \"MIE\" in the same scope" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580668791622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mip MIP csr_unit.v(27) " "Verilog HDL Declaration information at csr_unit.v(27): object \"mip\" differs only in case from object \"MIP\" in the same scope" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580668791622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "csr CSR csr_unit.v(134) " "Verilog HDL Declaration information at csr_unit.v(134): object \"csr\" differs only in case from object \"CSR\" in the same scope" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580668791623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_unit " "Found entity 1: csr_unit" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791623 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_register_32 " "Found entity 2: csr_register_32" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_on_chip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_on_chip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_on_chip_memory " "Found entity 1: soc_simple_De1_SoC_on_chip_memory" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_on_chip_memory.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_on_chip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/timer.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/timer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_leds " "Found entity 1: soc_simple_De1_SoC_leds" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_leds.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_jtag_uart_sim_scfifo_w " "Found entity 1: soc_simple_De1_SoC_jtag_uart_sim_scfifo_w" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791628 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_simple_De1_SoC_jtag_uart_scfifo_w " "Found entity 2: soc_simple_De1_SoC_jtag_uart_scfifo_w" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791628 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_simple_De1_SoC_jtag_uart_sim_scfifo_r " "Found entity 3: soc_simple_De1_SoC_jtag_uart_sim_scfifo_r" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791628 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_simple_De1_SoC_jtag_uart_scfifo_r " "Found entity 4: soc_simple_De1_SoC_jtag_uart_scfifo_r" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791628 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_simple_De1_SoC_jtag_uart " "Found entity 5: soc_simple_De1_SoC_jtag_uart" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_PLL_50_150.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_PLL_50_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_De1_SoC_PLL_50_150 " "Found entity 1: soc_simple_De1_SoC_PLL_50_150" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_PLL_50_150.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_PLL_50_150.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/de10nanoTop.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/de10nanoTop.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10nanoTop " "Found entity 1: de10nanoTop" {  } { { "verilog/de10nanoTop.v" "" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/verilog/de10nanoTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "verilog/tb.v" "" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/verilog/tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668791631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668791631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10nanoTop " "Elaborating entity \"de10nanoTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580668791727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC soc_simple_De1_SoC:rV_system " "Elaborating entity \"soc_simple_De1_SoC\" for hierarchy \"soc_simple_De1_SoC:rV_system\"" {  } { { "verilog/de10nanoTop.v" "rV_system" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/verilog/de10nanoTop.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668791736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_PLL_50_150 soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_PLL_50_150:pll_50_150 " "Elaborating entity \"soc_simple_De1_SoC_PLL_50_150\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_PLL_50_150:pll_50_150\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" "pll_50_150" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668791761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_PLL_50_150:pll_50_150\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_PLL_50_150:pll_50_150\|altera_pll:altera_pll_i\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_PLL_50_150.v" "altera_pll_i" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_PLL_50_150.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668791788 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1580668791805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_PLL_50_150:pll_50_150\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_PLL_50_150:pll_50_150\|altera_pll:altera_pll_i\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_PLL_50_150.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_PLL_50_150.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668791811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_PLL_50_150:pll_50_150\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_PLL_50_150:pll_50_150\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 120.000000 MHz " "Parameter \"output_clock_frequency0\" = \"120.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668791811 ""}  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_PLL_50_150.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_PLL_50_150.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580668791811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_jtag_uart soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart " "Elaborating entity \"soc_simple_De1_SoC_jtag_uart\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" "jtag_uart" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668791814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_jtag_uart_scfifo_w soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w " "Elaborating entity \"soc_simple_De1_SoC_jtag_uart_scfifo_w\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" "the_soc_simple_De1_SoC_jtag_uart_scfifo_w" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668791824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" "wfifo" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668792018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668792022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668792022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668792022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668792022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668792022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668792022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668792022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668792022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668792022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668792022 ""}  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580668792022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668792062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668792062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/omar/altera/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668792063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668792067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668792067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668792068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668792073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668792073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668792073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668792118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668792118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668792119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668792162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668792162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668792163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668792212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668792212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668792213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_jtag_uart_scfifo_r soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r " "Elaborating entity \"soc_simple_De1_SoC_jtag_uart_scfifo_r\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" "the_soc_simple_De1_SoC_jtag_uart_scfifo_r" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668792220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" "soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668792537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668792564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668792564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668792564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668792564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668792564 ""}  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580668792564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/omar/altera/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668793164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/omar/altera/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668793361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge soc_simple_De1_SoC:rV_system\|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"soc_simple_De1_SoC:rV_system\|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" "jtag_uart_pipeline_bridge" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668793426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_leds soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_leds:leds " "Elaborating entity \"soc_simple_De1_SoC_leds\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_leds:leds\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" "leds" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668793440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer soc_simple_De1_SoC:rV_system\|timer:mtime " "Elaborating entity \"timer\" for hierarchy \"soc_simple_De1_SoC:rV_system\|timer:mtime\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" "mtime" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668793445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_on_chip_memory soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_on_chip_memory:on_chip_memory " "Elaborating entity \"soc_simple_De1_SoC_on_chip_memory\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_on_chip_memory:on_chip_memory\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" "on_chip_memory" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668793466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_on_chip_memory.v" "the_altsyncram" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_on_chip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668793492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_on_chip_memory.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_on_chip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668793502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668793502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file hex/program.mif " "Parameter \"init_file\" = \"hex/program.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668793502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668793502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668793502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668793502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668793502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668793502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668793502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668793502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668793502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668793502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668793502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668793502 ""}  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_on_chip_memory.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_on_chip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580668793502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b6m1 " "Found entity 1: altsyncram_b6m1" {  } { { "db/altsyncram_b6m1.tdf" "" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/db/altsyncram_b6m1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668793562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668793562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b6m1 soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram\|altsyncram_b6m1:auto_generated " "Elaborating entity \"altsyncram_b6m1\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram\|altsyncram_b6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/omar/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668793562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668793963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668793963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram\|altsyncram_b6m1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram\|altsyncram_b6m1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_b6m1.tdf" "decode3" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/db/altsyncram_b6m1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668793964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668794007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668794007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram\|altsyncram_b6m1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram\|altsyncram_b6m1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_b6m1.tdf" "mux2" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/db/altsyncram_b6m1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge soc_simple_De1_SoC:rV_system\|altera_avalon_mm_bridge:pio_pipeline_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"soc_simple_De1_SoC:rV_system\|altera_avalon_mm_bridge:pio_pipeline_bridge\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" "pio_pipeline_bridge" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac_avalon soc_simple_De1_SoC:rV_system\|risac_avalon:rv32i_core " "Elaborating entity \"risac_avalon\" for hierarchy \"soc_simple_De1_SoC:rV_system\|risac_avalon:rv32i_core\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" "rv32i_core" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac soc_simple_De1_SoC:rV_system\|risac_avalon:rv32i_core\|risac:u_risac " "Elaborating entity \"risac\" for hierarchy \"soc_simple_De1_SoC:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac_avalon.v" "u_risac" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac_avalon.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794047 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegalDec risac.v(122) " "Verilog HDL or VHDL warning at risac.v(122): object \"illegalDec\" assigned a value but never read" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580668794049 "|de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrRs1Need risac.v(131) " "Verilog HDL or VHDL warning at risac.v(131): object \"csrRs1Need\" assigned a value but never read" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580668794049 "|de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcEx risac.v(611) " "Verilog HDL or VHDL warning at risac.v(611): object \"pcEx\" assigned a value but never read" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac.v" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac.v" 611 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580668794050 "|de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "soc_simple_De1_SoC:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__1 " "Inferred RAM node \"soc_simple_De1_SoC:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1580668794268 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "soc_simple_De1_SoC:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__2 " "Inferred RAM node \"soc_simple_De1_SoC:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__2\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1580668794269 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_simple_De1_SoC:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__1 " "Inferred altsyncram megafunction from the following design logic: \"soc_simple_De1_SoC:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_simple_De1_SoC:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__2 " "Inferred altsyncram megafunction from the following design logic: \"soc_simple_De1_SoC:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__2\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580668794270 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1580668794270 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1580668794270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_unit soc_simple_De1_SoC:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|csr_unit:u_csr_unit " "Elaborating entity \"csr_unit\" for hierarchy \"soc_simple_De1_SoC:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|csr_unit:u_csr_unit\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac.v" "u_csr_unit" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_register_32 soc_simple_De1_SoC:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|csr_unit:u_csr_unit\|csr_register_32:csr_mepc " "Elaborating entity \"csr_register_32\" for hierarchy \"soc_simple_De1_SoC:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|csr_unit:u_csr_unit\|csr_register_32:csr_mepc\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v" "csr_mepc" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_simple_De1_SoC:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"soc_simple_De1_SoC:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_simple_De1_SoC:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"soc_simple_De1_SoC:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_simple_De1_SoC:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__1 " "Instantiated megafunction \"soc_simple_De1_SoC:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668794342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668794342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668794342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668794342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668794342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668794342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668794342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668794342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668794342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668794342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668794342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668794342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668794342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668794342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580668794342 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580668794342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5io1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5io1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5io1 " "Found entity 1: altsyncram_5io1" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/db/altsyncram_5io1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668794386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668794386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5io1 soc_simple_De1_SoC:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__1\|altsyncram_5io1:auto_generated " "Elaborating entity \"altsyncram_5io1\" for hierarchy \"soc_simple_De1_SoC:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__1\|altsyncram_5io1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/omar/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_switches soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_switches:switches " "Elaborating entity \"soc_simple_De1_SoC_switches\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_switches:switches\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" "switches" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_0 soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_0\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" "mm_interconnect_0" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:rv32i_core_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:rv32i_core_data_master_translator\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" "rv32i_core_data_master_translator" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:rv32i_core_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:rv32i_core_instruction_master_translator\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" "rv32i_core_instruction_master_translator" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mtime_avmm_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mtime_avmm_slave_translator\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" "mtime_avmm_slave_translator" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_pipeline_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_pipeline_bridge_s0_translator\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" "jtag_uart_pipeline_bridge_s0_translator" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_pipeline_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_pipeline_bridge_s0_translator\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" "pio_pipeline_bridge_s0_translator" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:on_chip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:on_chip_memory_s1_translator\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" "on_chip_memory_s1_translator" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" 728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:rv32i_core_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:rv32i_core_data_master_agent\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" "rv32i_core_data_master_agent" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:rv32i_core_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:rv32i_core_instruction_master_agent\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" "rv32i_core_instruction_master_agent" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mtime_avmm_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mtime_avmm_slave_agent\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" "mtime_avmm_slave_agent" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mtime_avmm_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mtime_avmm_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" "mtime_avmm_slave_agent_rsp_fifo" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" 1015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" "jtag_uart_pipeline_bridge_s0_agent_rsp_fifo" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_0_router soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_router:router " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_0_router\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_router:router\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" "router" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" 1406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_0_router_default_decode soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_router:router\|soc_simple_De1_SoC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_router:router\|soc_simple_De1_SoC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_0_router_001 soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_0_router_001\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_router_001:router_001\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" "router_001" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_0_router_001_default_decode soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_router_001:router_001\|soc_simple_De1_SoC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_router_001:router_001\|soc_simple_De1_SoC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_0_router_002 soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_0_router_002\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_router_002:router_002\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" "router_002" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" 1438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_0_router_002_default_decode soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_router_002:router_002\|soc_simple_De1_SoC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_router_002:router_002\|soc_simple_De1_SoC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_0_router_005 soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_0_router_005\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_router_005:router_005\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" "router_005" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_0_router_005_default_decode soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_router_005:router_005\|soc_simple_De1_SoC_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_0_router_005_default_decode\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_router_005:router_005\|soc_simple_De1_SoC_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_0_cmd_demux soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" "cmd_demux" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" 1521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001 soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" 1538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_0_cmd_mux soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" "cmd_mux" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003 soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003 soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" "rsp_demux_003" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" 1686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_0_rsp_mux soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" "rsp_mux" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_0_rsp_mux_001 soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" 1738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668794998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v" 1767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0\|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_1 soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_1\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" "mm_interconnect_1" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:jtag_uart_pipeline_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:jtag_uart_pipeline_bridge_m0_translator\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_1.v" "jtag_uart_pipeline_bridge_m0_translator" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_1.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_1.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_2 soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_2\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" "mm_interconnect_2" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:pio_pipeline_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:pio_pipeline_bridge_m0_translator\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" "pio_pipeline_bridge_m0_translator" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" "leds_s1_translator" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:pio_pipeline_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:pio_pipeline_bridge_m0_agent\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" "pio_pipeline_bridge_m0_agent" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:leds_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:leds_s1_agent\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" "leds_s1_agent" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:leds_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:leds_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" "leds_s1_agent_rsp_fifo" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_2_router soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|soc_simple_De1_SoC_mm_interconnect_2_router:router " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_2_router\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|soc_simple_De1_SoC_mm_interconnect_2_router:router\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" "router" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_2_router_default_decode soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|soc_simple_De1_SoC_mm_interconnect_2_router:router\|soc_simple_De1_SoC_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_2_router_default_decode\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|soc_simple_De1_SoC_mm_interconnect_2_router:router\|soc_simple_De1_SoC_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router.sv" "the_default_decode" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_2_router_001 soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|soc_simple_De1_SoC_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_2_router_001\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|soc_simple_De1_SoC_mm_interconnect_2_router_001:router_001\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" "router_001" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_2_router_001_default_decode soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|soc_simple_De1_SoC_mm_interconnect_2_router_001:router_001\|soc_simple_De1_SoC_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_2_router_001_default_decode\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|soc_simple_De1_SoC_mm_interconnect_2_router_001:router_001\|soc_simple_De1_SoC_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:pio_pipeline_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:pio_pipeline_bridge_m0_limiter\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" "pio_pipeline_bridge_m0_limiter" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795249 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 2 to match size of target (1)" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580668795254 "|de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:pio_pipeline_bridge_m0_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_2_cmd_demux soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|soc_simple_De1_SoC_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_2_cmd_demux\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|soc_simple_De1_SoC_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" "cmd_demux" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_2_cmd_mux soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|soc_simple_De1_SoC_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_2_cmd_mux\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|soc_simple_De1_SoC_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" "cmd_mux" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_2_rsp_demux soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|soc_simple_De1_SoC_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_2_rsp_demux\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|soc_simple_De1_SoC_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" "rsp_demux" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_De1_SoC_mm_interconnect_2_rsp_mux soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|soc_simple_De1_SoC_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"soc_simple_De1_SoC_mm_interconnect_2_rsp_mux\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|soc_simple_De1_SoC_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" "rsp_mux" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|soc_simple_De1_SoC_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|soc_simple_De1_SoC_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_rsp_mux.sv" "arb" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" "limiter_pipeline" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"soc_simple_De1_SoC:rV_system\|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_simple_De1_SoC:rV_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_simple_De1_SoC:rV_system\|altera_reset_controller:rst_controller\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" "rst_controller" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_simple_De1_SoC:rV_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_simple_De1_SoC:rV_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_simple_De1_SoC:rV_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_simple_De1_SoC:rV_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668795351 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1580668796803 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.02.02.23:40:01 Progress: Loading slda2caf71c/alt_sld_fab_wrapper_hw.tcl " "2020.02.02.23:40:01 Progress: Loading slda2caf71c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668801392 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668804086 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668804253 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668805506 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668805697 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668805894 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668806105 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668806108 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668806109 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1580668806771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda2caf71c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda2caf71c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda2caf71c/alt_sld_fab.v" "" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/db/ip/slda2caf71c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668807112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668807112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668807245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668807245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668807246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668807246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668807364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668807364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668807510 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668807510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668807510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/omar/Desktop/risc_demo/risac/de10nano/db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580668807633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668807633 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1580668811840 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668814160 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "79 " "79 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1580668816569 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/omar/Desktop/risc_demo/risac/de10nano/output_files/de10nanoTop.map.smsg " "Generated suppressed messages file /home/omar/Desktop/risc_demo/risac/de10nano/output_files/de10nanoTop.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668817106 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1580668819248 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580668819248 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3532 " "Implemented 3532 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1580668819641 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1580668819641 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3296 " "Implemented 3296 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1580668819641 ""} { "Info" "ICUT_CUT_TM_RAMS" "208 " "Implemented 208 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1580668819641 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1580668819641 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1580668819641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1189 " "Peak virtual memory: 1189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580668819677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  2 23:40:19 2020 " "Processing ended: Sun Feb  2 23:40:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580668819677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580668819677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580668819677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580668819677 ""}
