Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Aug  9 00:50:34 2024
| Host         : DESKTOP-MQ67GRU running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -file vivado_synth.rpt
| Design       : Encoder
| Device       : xcku15pffve1517-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 58598 |     0 |    522720 | 11.21 |
|   LUT as Logic             | 58214 |     0 |    522720 | 11.14 |
|   LUT as Memory            |   384 |     0 |    161280 |  0.24 |
|     LUT as Distributed RAM |     0 |     0 |           |       |
|     LUT as Shift Register  |   384 |     0 |           |       |
| CLB Registers              | 35374 |     0 |   1045440 |  3.38 |
|   Register as Flip Flop    | 35374 |     0 |   1045440 |  3.38 |
|   Register as Latch        |     0 |     0 |   1045440 |  0.00 |
| CARRY8                     |  7445 |     0 |     65340 | 11.39 |
| F7 Muxes                   |   105 |     0 |    261360 |  0.04 |
| F8 Muxes                   |     0 |     0 |    130680 |  0.00 |
| F9 Muxes                   |     0 |     0 |     65340 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 18952 |          Yes |         Set |            - |
| 16422 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 16.5 |     0 |       984 |  1.68 |
|   RAMB36/FIFO*    |    0 |     0 |       984 |  0.00 |
|   RAMB18          |   33 |     0 |      1968 |  1.68 |
|     RAMB18E2 only |   33 |       |           |       |
| URAM              |    0 |     0 |       128 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  811 |     0 |      1968 | 41.21 |
|   DSP48E2 only |  811 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |  312 |     0 |       512 | 60.94 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       940 |  0.11 |
|   BUFGCE             |    1 |     0 |       280 |  0.36 |
|   BUFGCE_DIV         |    0 |     0 |        44 |  0.00 |
|   BUFG_GT            |    0 |     0 |       456 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        88 |  0.00 |
| PLL                  |    0 |     0 |        22 |  0.00 |
| MMCM                 |    0 |     0 |        11 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         4 |  0.00 |
| GTHE4_CHANNEL   |    0 |     0 |        32 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         8 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        24 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         6 |  0.00 |
| ILKNE4          |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        28 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        28 |  0.00 |
| PCIE40E4        |    0 |     0 |         5 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT4     | 54174 |                 CLB |
| FDSE     | 18952 |            Register |
| FDRE     | 16422 |            Register |
| LUT3     | 10570 |                 CLB |
| CARRY8   |  7445 |                 CLB |
| LUT2     |  5287 |                 CLB |
| LUT6     |  3455 |                 CLB |
| LUT5     |  1257 |                 CLB |
| LUT1     |   965 |                 CLB |
| DSP48E2  |   811 |          Arithmetic |
| SRLC32E  |   288 |                 CLB |
| OBUF     |   276 |                 I/O |
| MUXF7    |   105 |                 CLB |
| SRL16E   |    96 |                 CLB |
| INBUF    |    36 |                 I/O |
| IBUFCTRL |    36 |              Others |
| RAMB18E2 |    33 |           Block Ram |
| BUFGCE   |     1 |               Clock |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


