// Seed: 919859641
`include ""
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  output id_4;
  input id_3;
  output id_2;
  inout id_1;
  type_8(
      1, 1, 1
  );
  logic id_5;
  logic id_6, id_7;
  always @(posedge id_5) begin
    id_4 <= 1'b0;
    id_4 = 1;
  end
endmodule
