Analysis & Synthesis report for DE1_SoC_Computer
Sat Dec 20 20:14:52 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 11. State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for Top-level Entity: |DE1_SoC_Computer
 21. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 22. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 23. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 24. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 25. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 26. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 27. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 28. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 29. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 30. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 31. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 32. Source assignments for Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated
 33. Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 34. Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated
 35. Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|a_graycounter_fu6:rdptr_g1p
 36. Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|a_graycounter_bcc:wrptr_g1p
 37. Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|altsyncram_26d1:fifo_ram
 38. Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_3dc:rdaclr
 39. Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_gd9:rs_brp
 40. Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_gd9:rs_bwp
 41. Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp
 42. Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe7
 43. Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_3dc:wraclr
 44. Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_gd9:ws_brp
 45. Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_gd9:ws_bwp
 46. Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp
 47. Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10
 48. Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i
 49. Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i
 50. Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux
 51. Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux_001
 52. Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux
 53. Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_001
 54. Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux
 55. Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux_001
 56. Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux
 57. Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller
 58. Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 59. Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 60. Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_001
 61. Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 62. Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 63. Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 64. Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 65. Source assignments for sld_signaltap:auto_signaltap_1
 66. Source assignments for AES_CTR_pipelined:aes_instance|altshift_taps:valid_pipe_rtl_0|shift_taps_4gv:auto_generated|altsyncram_vlc1:altsyncram5
 67. Source assignments for AES_CTR_pipelined:aes_instance|altshift_taps:valid_pipe_rtl_0|shift_taps_4gv:auto_generated|cntr_u2h:cntr6
 68. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps
 69. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 70. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 71. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 72. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 73. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 74. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 75. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 76. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 77. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 78. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 79. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 80. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 81. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 82. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 83. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 84. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 85. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 86. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 87. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 88. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 89. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 90. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 91. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 92. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 93. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 94. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 95. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
 96. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
 97. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
 98. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
 99. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
100. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
101. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
102. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
103. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
104. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
105. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
106. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
107. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
108. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
109. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
110. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
111. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
112. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
113. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
114. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
115. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
116. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
117. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram
118. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i
119. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
120. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i
121. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i
122. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i
123. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator
124. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator
125. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent
126. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
127. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent
128. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor
129. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo
130. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo
131. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent
132. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor
133. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo
134. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo
135. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode
136. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router_001|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode
137. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_002|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode
138. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_003|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode
139. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter
140. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter
141. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter
142. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
143. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
144. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
145. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
146. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
147. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
148. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
149. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
150. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
151. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
152. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
153. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
154. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
155. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
156. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
157. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
158. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter
159. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
160. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
161. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
162. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
163. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
164. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
165. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
166. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
167. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
168. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
169. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
170. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
171. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
172. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
173. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
174. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
175. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
176. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
177. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
178. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
179. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
180. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
181. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
182. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
183. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
184. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
185. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator
186. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent
187. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
188. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent
189. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor
190. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo
191. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo
192. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode
193. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router_001|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode
194. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router_002:router_002|Computer_System_mm_interconnect_1_router_002_default_decode:the_default_decode
195. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter
196. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
197. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
198. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
199. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
200. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
201. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
202. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
203. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
204. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
205. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
206. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
207. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
208. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
209. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
210. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
211. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
212. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
213. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
214. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
215. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller
216. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
217. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
218. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_001
219. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
220. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
221. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_002
222. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
223. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
224. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_1
225. Parameter Settings for Inferred Entity Instance: AES_CTR_pipelined:aes_instance|altshift_taps:valid_pipe_rtl_0
226. altsyncram Parameter Settings by Entity Instance
227. dcfifo Parameter Settings by Entity Instance
228. altshift_taps Parameter Settings by Entity Instance
229. Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
230. Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller_002"
231. Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller_001"
232. Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
233. Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller"
234. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
235. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
236. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router_002:router_002|Computer_System_mm_interconnect_1_router_002_default_decode:the_default_decode"
237. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode"
238. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo"
239. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo"
240. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent"
241. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
242. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent"
243. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator"
244. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
245. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
246. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
247. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
248. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
249. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
250. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
251. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
252. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
253. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
254. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
255. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_002|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode"
256. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode"
257. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo"
258. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo"
259. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent"
260. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo"
261. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo"
262. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent"
263. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
264. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent"
265. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator"
266. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator"
267. Port Connectivity Checks: "Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i"
268. Port Connectivity Checks: "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i"
269. Port Connectivity Checks: "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram"
270. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
271. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
272. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
273. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
274. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
275. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
276. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
277. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
278. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
279. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
280. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
281. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
282. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
283. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
284. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
285. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
286. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
287. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
288. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
289. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
290. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
291. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
292. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
293. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
294. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
295. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
296. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
297. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
298. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
299. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
300. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
301. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
302. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
303. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
304. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
305. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
306. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst"
307. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps"
308. Port Connectivity Checks: "Computer_System:The_System"
309. Signal Tap Logic Analyzer Settings
310. Post-Synthesis Netlist Statistics for Top Partition
311. Post-Synthesis Netlist Statistics for Partition Computer_System_ARM_A9_HPS_hps_io_border:border
312. Elapsed Time Per Partition
313. Connections to In-System Debugging Instance "auto_signaltap_1"
314. Analysis & Synthesis Messages
315. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Dec 20 20:14:51 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; DE1_SoC_Computer                                ;
; Top-level Entity Name           ; DE1_SoC_Computer                                ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 12850                                           ;
; Total pins                      ; 309                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 3,032,588                                       ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2                                               ;
; Total DLLs                      ; 1                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC_Computer   ; DE1_SoC_Computer   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                                                            ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                          ; Library         ;
+-------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; shiftrow.sv                                                                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/shiftrow.sv                                                                                                 ;                 ;
; sbox.sv                                                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/sbox.sv                                                                                                     ;                 ;
; MixColumns_function.sv                                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/MixColumns_function.sv                                                                                      ;                 ;
; KeyExp_Pipelined_10rounds.sv                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/KeyExp_Pipelined_10rounds.sv                                                                                ;                 ;
; AES1.sv                                                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/AES1.sv                                                                                                     ;                 ;
; AES0.sv                                                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/AES0.sv                                                                                                     ;                 ;
; AES_pipeline_Encryption.sv                                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/AES_pipeline_Encryption.sv                                                                                  ;                 ;
; AES_lastround.sv                                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/AES_lastround.sv                                                                                            ;                 ;
; AES_CTR_pipelined.sv                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/AES_CTR_pipelined.sv                                                                                        ;                 ;
; Computer_System/synthesis/Computer_System.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/Computer_System.v                                                                 ; Computer_System ;
; Computer_System/synthesis/submodules/altera_reset_controller.v                                              ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_reset_controller.v                                              ; Computer_System ;
; Computer_System/synthesis/submodules/altera_reset_synchronizer.v                                            ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_reset_synchronizer.v                                            ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v                                    ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v                                    ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v                  ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv                           ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv                                            ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv                         ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv                           ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv                         ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv                                         ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                    ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv                                     ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv                        ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv                            ; Computer_System ;
; Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv                                         ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v                                    ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv                           ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv                         ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv                           ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv                         ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv                                       ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv                        ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv                            ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_pll_0.v                                                ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_pll_0.v                                                ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_fifo_HPS_to_FPGA.v                                     ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_fifo_HPS_to_FPGA.v                                     ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_System_PLL.v                                           ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_System_PLL.v                                           ; Computer_System ;
; Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                            ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                            ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v                                   ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v                                   ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v                                          ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v                                          ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v                                           ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v                                           ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v                                    ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v                                    ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram.v                                                            ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram.v                                                            ; Computer_System ;
; Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                         ; Computer_System ;
; Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                          ; Computer_System ;
; Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                   ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                   ; Computer_System ;
; Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                     ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                     ; Computer_System ;
; Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                          ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0.sv                                                        ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                  ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                  ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                        ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                        ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                         ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                         ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                 ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                 ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                                ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                                ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                    ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                    ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                            ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                            ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_pll.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_pll.sv                                                       ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv                            ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv                          ; yes             ; User SystemVerilog HDL File                  ; C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv                          ; Computer_System ;
; DE1_SoC_Computer.v                                                                                          ; yes             ; User Verilog HDL File                        ; C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v                                                                                          ;                 ;
; altddio_out.tdf                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/altddio_out.tdf                                                                     ;                 ;
; aglobal241.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/aglobal241.inc                                                                      ;                 ;
; stratix_ddio.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/stratix_ddio.inc                                                                    ;                 ;
; cyclone_ddio.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                    ;                 ;
; lpm_mux.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_mux.inc                                                                         ;                 ;
; stratix_lcell.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/stratix_lcell.inc                                                                   ;                 ;
; db/ddio_out_uqe.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/ddio_out_uqe.tdf                                                                                         ;                 ;
; altsyncram.tdf                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf                                                                      ;                 ;
; stratix_ram_block.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/stratix_ram_block.inc                                                               ;                 ;
; lpm_decode.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_decode.inc                                                                      ;                 ;
; a_rdenreg.inc                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/a_rdenreg.inc                                                                       ;                 ;
; altrom.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/altrom.inc                                                                          ;                 ;
; altram.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/altram.inc                                                                          ;                 ;
; altdpram.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/altdpram.inc                                                                        ;                 ;
; db/altsyncram_1k52.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/altsyncram_1k52.tdf                                                                                      ;                 ;
; altera_pll.v                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/altera_pll.v                                                                        ;                 ;
; dcfifo.tdf                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/dcfifo.tdf                                                                          ;                 ;
; lpm_counter.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_counter.inc                                                                     ;                 ;
; lpm_add_sub.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                     ;                 ;
; a_graycounter.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/a_graycounter.inc                                                                   ;                 ;
; a_fefifo.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/a_fefifo.inc                                                                        ;                 ;
; a_gray2bin.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/a_gray2bin.inc                                                                      ;                 ;
; dffpipe.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/dffpipe.inc                                                                         ;                 ;
; alt_sync_fifo.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                   ;                 ;
; lpm_compare.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_compare.inc                                                                     ;                 ;
; altsyncram_fifo.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                 ;                 ;
; db/dcfifo_k482.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/dcfifo_k482.tdf                                                                                          ;                 ;
; db/a_gray2bin_g9b.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/a_gray2bin_g9b.tdf                                                                                       ;                 ;
; db/a_graycounter_fu6.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/a_graycounter_fu6.tdf                                                                                    ;                 ;
; db/a_graycounter_bcc.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/a_graycounter_bcc.tdf                                                                                    ;                 ;
; db/altsyncram_26d1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/altsyncram_26d1.tdf                                                                                      ;                 ;
; db/dffpipe_3dc.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/dffpipe_3dc.tdf                                                                                          ;                 ;
; db/dffpipe_gd9.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/dffpipe_gd9.tdf                                                                                          ;                 ;
; db/alt_synch_pipe_2ol.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/alt_synch_pipe_2ol.tdf                                                                                   ;                 ;
; db/dffpipe_jd9.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/dffpipe_jd9.tdf                                                                                          ;                 ;
; db/alt_synch_pipe_3ol.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/alt_synch_pipe_3ol.tdf                                                                                   ;                 ;
; db/dffpipe_kd9.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/dffpipe_kd9.tdf                                                                                          ;                 ;
; db/cmpr_1v5.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/cmpr_1v5.tdf                                                                                             ;                 ;
; altera_std_synchronizer.v                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                           ;                 ;
; sld_signaltap.vhd                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                   ;                 ;
; sld_signaltap_impl.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                              ;                 ;
; sld_ela_control.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                 ;                 ;
; lpm_shiftreg.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                    ;                 ;
; lpm_constant.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_constant.inc                                                                    ;                 ;
; dffeea.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/dffeea.inc                                                                          ;                 ;
; sld_mbpmg.vhd                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                       ;                 ;
; sld_ela_trigger_flow_mgr.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                        ;                 ;
; sld_buffer_manager.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                              ;                 ;
; db/altsyncram_ll84.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/altsyncram_ll84.tdf                                                                                      ;                 ;
; altdpram.tdf                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/altdpram.tdf                                                                        ;                 ;
; memmodes.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/others/maxplus2/memmodes.inc                                                                      ;                 ;
; a_hdffe.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/a_hdffe.inc                                                                         ;                 ;
; alt_le_rden_reg.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                 ;                 ;
; altsyncram.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.inc                                                                      ;                 ;
; lpm_mux.tdf                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_mux.tdf                                                                         ;                 ;
; muxlut.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/muxlut.inc                                                                          ;                 ;
; bypassff.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/bypassff.inc                                                                        ;                 ;
; altshift.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/altshift.inc                                                                        ;                 ;
; db/mux_7nc.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/mux_7nc.tdf                                                                                              ;                 ;
; lpm_decode.tdf                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_decode.tdf                                                                      ;                 ;
; declut.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/declut.inc                                                                          ;                 ;
; db/decode_mpf.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/decode_mpf.tdf                                                                                           ;                 ;
; lpm_counter.tdf                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_counter.tdf                                                                     ;                 ;
; cmpconst.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/cmpconst.inc                                                                        ;                 ;
; alt_counter_stratix.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                             ;                 ;
; db/cntr_2bi.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/cntr_2bi.tdf                                                                                             ;                 ;
; db/cmpr_h9c.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/cmpr_h9c.tdf                                                                                             ;                 ;
; db/cntr_a2j.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/cntr_a2j.tdf                                                                                             ;                 ;
; db/cntr_69i.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/cntr_69i.tdf                                                                                             ;                 ;
; db/cmpr_d9c.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/cmpr_d9c.tdf                                                                                             ;                 ;
; db/cntr_cti.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/cntr_cti.tdf                                                                                             ;                 ;
; sld_rom_sr.vhd                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                      ;                 ;
; sld_jtag_endpoint_adapter.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                       ;                 ;
; sld_jtag_endpoint_adapter_impl.sv                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                   ;                 ;
; sld_hub.vhd                                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/quartus/libraries/megafunctions/sld_hub.vhd                                                                         ; altera_sld      ;
; db/ip/sldc8888fe3/alt_sld_fab.v                                                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/AES128_SOC/AES128onSOC/db/ip/sldc8888fe3/alt_sld_fab.v                                                                             ; alt_sld_fab     ;
; db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v                                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/AES128_SOC/AES128onSOC/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v                                                      ; alt_sld_fab     ;
; db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/AES128_SOC/AES128onSOC/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                               ; alt_sld_fab     ;
; db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/AES128_SOC/AES128onSOC/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                            ; alt_sld_fab     ;
; db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                          ; yes             ; Encrypted Auto-Found VHDL File               ; C:/AES128_SOC/AES128onSOC/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                          ; alt_sld_fab     ;
; db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/AES128_SOC/AES128onSOC/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                            ; alt_sld_fab     ;
; sld_jtag_hub.vhd                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                    ;                 ;
; altshift_taps.tdf                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/altshift_taps.tdf                                                                   ;                 ;
; db/shift_taps_4gv.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/shift_taps_4gv.tdf                                                                                       ;                 ;
; db/altsyncram_vlc1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/altsyncram_vlc1.tdf                                                                                      ;                 ;
; db/cntr_ijf.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/cntr_ijf.tdf                                                                                             ;                 ;
; db/cmpr_c9c.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/cmpr_c9c.tdf                                                                                             ;                 ;
; db/cntr_u2h.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/AES128_SOC/AES128onSOC/db/cntr_u2h.tdf                                                                                             ;                 ;
+-------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 10969                                                                                         ;
;                                             ;                                                                                               ;
; Combinational ALUT usage for logic          ; 11558                                                                                         ;
;     -- 7 input functions                    ; 177                                                                                           ;
;     -- 6 input functions                    ; 7351                                                                                          ;
;     -- 5 input functions                    ; 1226                                                                                          ;
;     -- 4 input functions                    ; 1306                                                                                          ;
;     -- <=3 input functions                  ; 1498                                                                                          ;
;                                             ;                                                                                               ;
; Dedicated logic registers                   ; 12664                                                                                         ;
;                                             ;                                                                                               ;
; I/O pins                                    ; 309                                                                                           ;
; I/O registers                               ; 186                                                                                           ;
; Total MLAB memory bits                      ; 0                                                                                             ;
; Total block memory bits                     ; 3032588                                                                                       ;
;                                             ;                                                                                               ;
; Total DSP Blocks                            ; 0                                                                                             ;
;                                             ;                                                                                               ;
; Total PLLs                                  ; 2                                                                                             ;
;     -- PLLs                                 ; 2                                                                                             ;
;                                             ;                                                                                               ;
; Total DLLs                                  ; 1                                                                                             ;
; Maximum fan-out node                        ; Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 10747                                                                                         ;
; Total fan-out                               ; 112172                                                                                        ;
; Average fan-out                             ; 4.28                                                                                          ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                           ; Library Name    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------+
; |DE1_SoC_Computer                                                                                                                       ; 11558 (71)          ; 12664 (690)               ; 3032588           ; 0          ; 309  ; 0            ; |DE1_SoC_Computer                                                                                                                                                                                                                                                                                                                                                                                                    ; DE1_SoC_Computer                                      ; work            ;
;    |AES_CTR_pipelined:aes_instance|                                                                                                     ; 9414 (289)          ; 4627 (384)                ; 1548              ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance                                                                                                                                                                                                                                                                                                                                                                     ; AES_CTR_pipelined                                     ; work            ;
;       |AES_pipeline_Encryption:u_aes|                                                                                                   ; 9103 (0)            ; 4230 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes                                                                                                                                                                                                                                                                                                                                       ; AES_pipeline_Encryption                               ; work            ;
;          |AES0:r0|                                                                                                                      ; 128 (128)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES0:r0                                                                                                                                                                                                                                                                                                                               ; AES0                                                  ; work            ;
;          |AES1:r1|                                                                                                                      ; 832 (192)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r1                                                                                                                                                                                                                                                                                                                               ; AES1                                                  ; work            ;
;             |sbox:sbox_loop[0].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[0].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[10].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[10].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[11].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[11].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[12].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[12].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[13].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[13].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[14].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[14].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[15].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[15].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[1].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[1].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[2].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[2].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[3].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[3].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[4].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[4].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[5].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[5].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[6].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[6].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[7].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[7].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[8].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[8].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[9].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[9].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;          |AES1:r2|                                                                                                                      ; 832 (192)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r2                                                                                                                                                                                                                                                                                                                               ; AES1                                                  ; work            ;
;             |sbox:sbox_loop[0].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[0].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[10].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[10].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[11].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[11].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[12].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[12].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[13].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[13].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[14].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[14].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[15].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[15].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[1].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[1].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[2].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[2].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[3].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[3].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[4].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[4].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[5].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[5].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[6].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[6].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[7].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[7].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[8].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[8].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[9].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[9].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;          |AES1:r3|                                                                                                                      ; 832 (192)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r3                                                                                                                                                                                                                                                                                                                               ; AES1                                                  ; work            ;
;             |sbox:sbox_loop[0].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[0].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[10].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[10].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[11].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[11].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[12].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[12].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[13].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[13].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[14].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[14].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[15].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[15].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[1].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[1].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[2].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[2].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[3].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[3].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[4].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[4].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[5].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[5].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[6].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[6].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[7].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[7].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[8].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[8].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[9].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[9].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;          |AES1:r4|                                                                                                                      ; 832 (192)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r4                                                                                                                                                                                                                                                                                                                               ; AES1                                                  ; work            ;
;             |sbox:sbox_loop[0].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[0].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[10].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[10].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[11].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[11].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[12].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[12].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[13].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[13].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[14].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[14].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[15].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[15].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[1].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[1].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[2].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[2].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[3].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[3].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[4].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[4].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[5].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[5].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[6].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[6].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[7].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[7].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[8].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[8].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[9].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[9].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;          |AES1:r5|                                                                                                                      ; 832 (192)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r5                                                                                                                                                                                                                                                                                                                               ; AES1                                                  ; work            ;
;             |sbox:sbox_loop[0].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[0].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[10].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[10].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[11].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[11].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[12].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[12].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[13].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[13].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[14].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[14].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[15].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[15].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[1].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[1].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[2].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[2].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[3].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[3].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[4].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[4].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[5].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[5].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[6].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[6].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[7].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[7].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[8].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[8].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[9].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[9].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;          |AES1:r6|                                                                                                                      ; 832 (192)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r6                                                                                                                                                                                                                                                                                                                               ; AES1                                                  ; work            ;
;             |sbox:sbox_loop[0].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[0].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[10].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[10].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[11].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[11].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[12].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[12].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[13].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[13].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[14].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[14].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[15].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[15].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[1].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[1].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[2].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[2].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[3].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[3].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[4].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[4].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[5].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[5].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[6].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[6].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[7].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[7].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[8].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[8].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[9].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[9].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;          |AES1:r7|                                                                                                                      ; 832 (192)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r7                                                                                                                                                                                                                                                                                                                               ; AES1                                                  ; work            ;
;             |sbox:sbox_loop[0].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[0].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[10].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[10].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[11].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[11].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[12].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[12].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[13].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[13].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[14].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[14].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[15].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[15].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[1].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[1].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[2].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[2].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[3].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[3].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[4].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[4].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[5].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[5].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[6].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[6].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[7].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[7].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[8].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[8].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[9].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[9].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;          |AES1:r8|                                                                                                                      ; 832 (192)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r8                                                                                                                                                                                                                                                                                                                               ; AES1                                                  ; work            ;
;             |sbox:sbox_loop[0].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[0].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[10].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[10].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[11].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[11].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[12].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[12].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[13].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[13].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[14].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[14].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[15].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[15].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[1].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[1].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[2].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[2].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[3].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[3].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[4].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[4].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[5].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[5].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[6].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[6].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[7].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[7].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[8].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[8].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[9].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[9].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;          |AES1:r9|                                                                                                                      ; 832 (192)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r9                                                                                                                                                                                                                                                                                                                               ; AES1                                                  ; work            ;
;             |sbox:sbox_loop[0].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[0].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[10].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[10].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[11].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[11].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[12].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[12].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[13].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[13].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[14].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[14].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[15].u_sbox|                                                                                                 ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[15].u_sbox                                                                                                                                                                                                                                                                                                     ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[1].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[1].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[2].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[2].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[3].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[3].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[4].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[4].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[5].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[5].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[6].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[6].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[7].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[7].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[8].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[8].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[9].u_sbox|                                                                                                  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[9].u_sbox                                                                                                                                                                                                                                                                                                      ; sbox                                                  ; work            ;
;          |AES_lastround:rlast|                                                                                                          ; 640 (128)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES_lastround:rlast                                                                                                                                                                                                                                                                                                                   ; AES_lastround                                         ; work            ;
;             |sbox:sbox_loop[0].u_sbox|                                                                                                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[0].u_sbox                                                                                                                                                                                                                                                                                          ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[10].u_sbox|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[10].u_sbox                                                                                                                                                                                                                                                                                         ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[11].u_sbox|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[11].u_sbox                                                                                                                                                                                                                                                                                         ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[12].u_sbox|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[12].u_sbox                                                                                                                                                                                                                                                                                         ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[13].u_sbox|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[13].u_sbox                                                                                                                                                                                                                                                                                         ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[14].u_sbox|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[14].u_sbox                                                                                                                                                                                                                                                                                         ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[15].u_sbox|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[15].u_sbox                                                                                                                                                                                                                                                                                         ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[1].u_sbox|                                                                                                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[1].u_sbox                                                                                                                                                                                                                                                                                          ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[2].u_sbox|                                                                                                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[2].u_sbox                                                                                                                                                                                                                                                                                          ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[3].u_sbox|                                                                                                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[3].u_sbox                                                                                                                                                                                                                                                                                          ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[4].u_sbox|                                                                                                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[4].u_sbox                                                                                                                                                                                                                                                                                          ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[5].u_sbox|                                                                                                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[5].u_sbox                                                                                                                                                                                                                                                                                          ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[6].u_sbox|                                                                                                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[6].u_sbox                                                                                                                                                                                                                                                                                          ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[7].u_sbox|                                                                                                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[7].u_sbox                                                                                                                                                                                                                                                                                          ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[8].u_sbox|                                                                                                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[8].u_sbox                                                                                                                                                                                                                                                                                          ; sbox                                                  ; work            ;
;             |sbox:sbox_loop[9].u_sbox|                                                                                                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[9].u_sbox                                                                                                                                                                                                                                                                                          ; sbox                                                  ; work            ;
;          |KeyExp_Pipelined_10rounds:u_keyexp|                                                                                           ; 847 (847)           ; 2822 (2822)               ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|KeyExp_Pipelined_10rounds:u_keyexp                                                                                                                                                                                                                                                                                                    ; KeyExp_Pipelined_10rounds                             ; work            ;
;       |altshift_taps:valid_pipe_rtl_0|                                                                                                  ; 22 (0)              ; 13 (0)                    ; 1548              ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|altshift_taps:valid_pipe_rtl_0                                                                                                                                                                                                                                                                                                                                      ; altshift_taps                                         ; work            ;
;          |shift_taps_4gv:auto_generated|                                                                                                ; 22 (9)              ; 13 (5)                    ; 1548              ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|altshift_taps:valid_pipe_rtl_0|shift_taps_4gv:auto_generated                                                                                                                                                                                                                                                                                                        ; shift_taps_4gv                                        ; work            ;
;             |altsyncram_vlc1:altsyncram5|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1548              ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|altshift_taps:valid_pipe_rtl_0|shift_taps_4gv:auto_generated|altsyncram_vlc1:altsyncram5                                                                                                                                                                                                                                                                            ; altsyncram_vlc1                                       ; work            ;
;             |cntr_ijf:cntr1|                                                                                                            ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|altshift_taps:valid_pipe_rtl_0|shift_taps_4gv:auto_generated|cntr_ijf:cntr1                                                                                                                                                                                                                                                                                         ; cntr_ijf                                              ; work            ;
;             |cntr_u2h:cntr6|                                                                                                            ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|altshift_taps:valid_pipe_rtl_0|shift_taps_4gv:auto_generated|cntr_u2h:cntr6                                                                                                                                                                                                                                                                                         ; cntr_u2h                                              ; work            ;
;    |Computer_System:The_System|                                                                                                         ; 1083 (0)            ; 814 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System                                                                                                                                                                                                                                                                                                                                                                         ; Computer_System                                       ; Computer_System ;
;       |Computer_System_ARM_A9_HPS:arm_a9_hps|                                                                                           ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps                                                                                                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS                            ; Computer_System ;
;          |Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_fpga_interfaces            ; Computer_System ;
;          |Computer_System_ARM_A9_HPS_hps_io:hps_io|                                                                                     ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io                     ; Computer_System ;
;             |Computer_System_ARM_A9_HPS_hps_io_border:border|                                                                           ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border              ; Computer_System ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                             ; Computer_System ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                            ; Computer_System ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev     ; Computer_System ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                            ; Computer_System ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                          ; Computer_System ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                          ; Computer_System ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                         ; Computer_System ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads                   ; Computer_System ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                           ; work            ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                          ; work            ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                     ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                             ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                             ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                             ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                             ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                 ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev           ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                 ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev           ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                 ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev           ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                 ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev           ; Computer_System ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                         ; Computer_System ;
;       |Computer_System_Onchip_SRAM:onchip_sram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram                                                                                                                                                                                                                                                                                                                                 ; Computer_System_Onchip_SRAM                           ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                       ; altsyncram                                            ; work            ;
;             |altsyncram_1k52:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated                                                                                                                                                                                                                                                                        ; altsyncram_1k52                                       ; work            ;
;       |Computer_System_System_PLL:system_pll|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll                                                                                                                                                                                                                                                                                                                                   ; Computer_System_System_PLL                            ; Computer_System ;
;          |Computer_System_System_PLL_sys_pll:sys_pll|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll                                                                                                                                                                                                                                                                                        ; Computer_System_System_PLL_sys_pll                    ; Computer_System ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                ; altera_pll                                            ; work            ;
;       |Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|                                                                               ; 182 (0)             ; 181 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga                                                                                                                                                                                                                                                                                                                       ; Computer_System_fifo_HPS_to_FPGA                      ; Computer_System ;
;          |Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|                                               ; 182 (76)            ; 181 (54)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                                                        ; Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls ; Computer_System ;
;             |Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|                                                               ; 106 (8)             ; 123 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo                                                                                                                                                                            ; Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo      ; Computer_System ;
;                |dcfifo:dual_clock_fifo|                                                                                                 ; 98 (0)              ; 123 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                                                                     ; dcfifo                                                ; work            ;
;                   |dcfifo_k482:auto_generated|                                                                                          ; 98 (23)             ; 123 (27)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated                                                                                                                          ; dcfifo_k482                                           ; work            ;
;                      |a_gray2bin_g9b:rdptr_g_gray2bin|                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin                                                                                          ; a_gray2bin_g9b                                        ; work            ;
;                      |a_gray2bin_g9b:rs_dgwp_gray2bin|                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin                                                                                          ; a_gray2bin_g9b                                        ; work            ;
;                      |a_gray2bin_g9b:wrptr_g_gray2bin|                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin                                                                                          ; a_gray2bin_g9b                                        ; work            ;
;                      |a_gray2bin_g9b:ws_dgrp_gray2bin|                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin                                                                                          ; a_gray2bin_g9b                                        ; work            ;
;                      |a_graycounter_bcc:wrptr_g1p|                                                                                      ; 20 (20)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|a_graycounter_bcc:wrptr_g1p                                                                                              ; a_graycounter_bcc                                     ; work            ;
;                      |a_graycounter_fu6:rdptr_g1p|                                                                                      ; 15 (15)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|a_graycounter_fu6:rdptr_g1p                                                                                              ; a_graycounter_fu6                                     ; work            ;
;                      |alt_synch_pipe_2ol:rs_dgwp|                                                                                       ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                               ; alt_synch_pipe_2ol                                    ; work            ;
;                         |dffpipe_jd9:dffpipe7|                                                                                          ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe7                                                                          ; dffpipe_jd9                                           ; work            ;
;                      |alt_synch_pipe_3ol:ws_dgrp|                                                                                       ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                               ; alt_synch_pipe_3ol                                    ; work            ;
;                         |dffpipe_kd9:dffpipe10|                                                                                         ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10                                                                         ; dffpipe_kd9                                           ; work            ;
;                      |altsyncram_26d1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|altsyncram_26d1:fifo_ram                                                                                                 ; altsyncram_26d1                                       ; work            ;
;                      |cmpr_1v5:rdempty_eq_comp|                                                                                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|cmpr_1v5:rdempty_eq_comp                                                                                                 ; cmpr_1v5                                              ; work            ;
;                      |cmpr_1v5:wrempty_eq_comp|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|cmpr_1v5:wrempty_eq_comp                                                                                                 ; cmpr_1v5                                              ; work            ;
;                      |cmpr_1v5:wrfull_eq_comp|                                                                                          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|cmpr_1v5:wrfull_eq_comp                                                                                                  ; cmpr_1v5                                              ; work            ;
;                      |dffpipe_3dc:rdaclr|                                                                                               ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_3dc:rdaclr                                                                                                       ; dffpipe_3dc                                           ; work            ;
;                      |dffpipe_3dc:wraclr|                                                                                               ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_3dc:wraclr                                                                                                       ; dffpipe_3dc                                           ; work            ;
;                      |dffpipe_gd9:rs_brp|                                                                                               ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_gd9:rs_brp                                                                                                       ; dffpipe_gd9                                           ; work            ;
;                      |dffpipe_gd9:rs_bwp|                                                                                               ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_gd9:rs_bwp                                                                                                       ; dffpipe_gd9                                           ; work            ;
;                      |dffpipe_gd9:ws_brp|                                                                                               ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_gd9:ws_brp                                                                                                       ; dffpipe_gd9                                           ; work            ;
;                      |dffpipe_gd9:ws_bwp|                                                                                               ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_gd9:ws_bwp                                                                                                       ; dffpipe_gd9                                           ; work            ;
;             |altera_std_synchronizer:rdreq_sync_i|                                                                                      ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i                                                                                                                                                                                                   ; altera_std_synchronizer                               ; work            ;
;       |Computer_System_mm_interconnect_0:mm_interconnect_0|                                                                             ; 584 (0)             ; 370 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                     ; Computer_System_mm_interconnect_0                     ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_demux:cmd_demux|                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_demux           ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                        ; 89 (84)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux             ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                              ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|                                                                            ; 7 (5)               ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux             ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                              ; Computer_System ;
;          |Computer_System_mm_interconnect_0_router:router|                                                                              ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                     ; Computer_System_mm_interconnect_0_router              ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux           ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux|                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux           ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                        ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_mux             ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_mux:rsp_mux|                                                                            ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_rsp_mux             ; Computer_System ;
;          |altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|                                                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                 ; Computer_System ;
;          |altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|                                                                     ; 19 (19)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                 ; Computer_System ;
;          |altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|                                                                        ; 38 (38)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                 ; Computer_System ;
;          |altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|                                                                          ; 27 (27)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                 ; Computer_System ;
;          |altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|                                                                  ; 124 (54)            ; 34 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent                                                                                                                                                                                                                                                         ; altera_merlin_axi_master_ni                           ; Computer_System ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 70 (70)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                   ; altera_merlin_address_alignment                       ; Computer_System ;
;          |altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|                                                                ; 37 (0)              ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter                                                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                           ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 37 (37)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                       ; altera_merlin_burst_adapter_13_1                      ; Computer_System ;
;          |altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|                                                                     ; 107 (0)             ; 107 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter                                                                                                                                                                                                                                                            ; altera_merlin_burst_adapter                           ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 107 (106)           ; 107 (107)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                            ; altera_merlin_burst_adapter_13_1                      ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                      ; altera_merlin_address_alignment                       ; Computer_System ;
;          |altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|                                                                          ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                             ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                      ; Computer_System ;
;          |altera_merlin_slave_agent:onchip_sram_s2_agent|                                                                               ; 23 (7)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                             ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 16 (16)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                        ; altera_merlin_burst_uncompressor                      ; Computer_System ;
;          |altera_merlin_slave_translator:onchip_sram_s2_translator|                                                                     ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                        ; Computer_System ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|                                                           ; 10 (10)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter                                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                         ; Computer_System ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|                                                           ; 9 (9)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter                                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                         ; Computer_System ;
;       |Computer_System_mm_interconnect_1:mm_interconnect_1|                                                                             ; 303 (0)             ; 192 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                     ; Computer_System_mm_interconnect_1                     ; Computer_System ;
;          |Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|                                                                            ; 82 (77)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_1_cmd_mux             ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                              ; Computer_System ;
;          |Computer_System_mm_interconnect_1_rsp_demux:rsp_demux|                                                                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_1_rsp_demux           ; Computer_System ;
;          |altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|                                                               ; 23 (23)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                 ; Computer_System ;
;          |altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|                                                                 ; 24 (24)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                 ; Computer_System ;
;          |altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|                                                               ; 64 (42)             ; 11 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                      ; altera_merlin_axi_master_ni                           ; Computer_System ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 22 (22)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                ; altera_merlin_address_alignment                       ; Computer_System ;
;          |altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|                                                            ; 76 (0)              ; 93 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter                                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                           ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 76 (75)             ; 93 (93)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                   ; altera_merlin_burst_adapter_13_1                      ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                             ; altera_merlin_address_alignment                       ; Computer_System ;
;          |altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|                                                                      ; 28 (11)             ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                             ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                      ; Computer_System ;
;          |altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|                                                            ; 3 (3)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                        ; Computer_System ;
;       |Computer_System_pll_0:pll_0|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                             ; Computer_System_pll_0                                 ; Computer_System ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                     ; altera_pll                                            ; work            ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 7 (6)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                               ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                             ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                             ; Computer_System ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                               ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                             ; Computer_System ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                               ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                             ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                             ; Computer_System ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                               ; altera_sld      ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                           ; altera_sld      ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                ; alt_sld_fab                                           ; alt_sld_fab     ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab                               ; alt_sld_fab     ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric                     ; alt_sld_fab     ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                   ; sld_jtag_hub                                          ; work            ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                           ; sld_rom_sr                                            ; work            ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                         ; sld_shadow_jsm                                        ; altera_sld      ;
;    |sld_signaltap:auto_signaltap_1|                                                                                                     ; 899 (2)             ; 6443 (736)                ; 3014656           ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1                                                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap                                         ; work            ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 897 (0)             ; 5707 (0)                  ; 3014656           ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                               ; sld_signaltap_impl                                    ; work            ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 897 (70)            ; 5707 (2728)               ; 3014656           ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                        ; sld_signaltap_implb                                   ; work            ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 223 (0)             ; 566 (566)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                         ; altdpram                                              ; work            ;
;                |lpm_decode:wdecoder|                                                                                                    ; 36 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                     ; lpm_decode                                            ; work            ;
;                   |decode_mpf:auto_generated|                                                                                           ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_mpf:auto_generated                                                                                                                                                                           ; decode_mpf                                            ; work            ;
;                |lpm_mux:mux|                                                                                                            ; 187 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                             ; lpm_mux                                               ; work            ;
;                   |mux_7nc:auto_generated|                                                                                              ; 187 (187)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7nc:auto_generated                                                                                                                                                                                      ; mux_7nc                                               ; work            ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 3014656           ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                        ; altsyncram                                            ; work            ;
;                |altsyncram_ll84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 3014656           ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ll84:auto_generated                                                                                                                                                                                                         ; altsyncram_ll84                                       ; work            ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                         ; lpm_shiftreg                                          ; work            ;
;             |lpm_shiftreg:status_register|                                                                                              ; 13 (13)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                           ; lpm_shiftreg                                          ; work            ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                ; serial_crc_16                                         ; work            ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 70 (70)             ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                             ; sld_buffer_manager                                    ; work            ;
;             |sld_ela_control:ela_control|                                                                                               ; 447 (1)             ; 1856 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                            ; sld_ela_control                                       ; work            ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                    ; lpm_shiftreg                                          ; work            ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 368 (0)             ; 1840 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                     ; sld_ela_basic_multi_level_trigger                     ; work            ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 1104 (1104)               ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                          ; lpm_shiftreg                                          ; work            ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 368 (0)             ; 736 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                                      ; sld_mbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                                ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                                ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1                                                              ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                                ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                                ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                                ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                                ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                                ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                                ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                                               ; sld_sbpmg                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                                ; sld_sbpmg                                             ; work            ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 78 (78)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                              ; sld_ela_trigger_flow_mgr                              ; work            ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; lpm_shiftreg                                          ; work            ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 50 (12)             ; 444 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                       ; sld_offload_buffer_mgr                                ; work            ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                             ; lpm_counter                                           ; work            ;
;                   |cntr_2bi:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_2bi:auto_generated                                                                                                                     ; cntr_2bi                                              ; work            ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                      ; lpm_counter                                           ; work            ;
;                   |cntr_a2j:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated                                                                                                                                              ; cntr_a2j                                              ; work            ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                            ; lpm_counter                                           ; work            ;
;                   |cntr_69i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_69i:auto_generated                                                                                                                                    ; cntr_69i                                              ; work            ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 5 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                               ; lpm_counter                                           ; work            ;
;                   |cntr_cti:auto_generated|                                                                                             ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_cti:auto_generated                                                                                                                                       ; cntr_cti                                              ; work            ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                      ; lpm_shiftreg                                          ; work            ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 368 (368)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                       ; lpm_shiftreg                                          ; work            ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                    ; lpm_shiftreg                                          ; work            ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                  ; sld_rom_sr                                            ; work            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; AES_CTR_pipelined:aes_instance|altshift_taps:valid_pipe_rtl_0|shift_taps_4gv:auto_generated|altsyncram_vlc1:altsyncram5|ALTSYNCRAM                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 12           ; 129          ; 12           ; 129          ; 1548    ; None ;
; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ALTSYNCRAM                                                                                                                                                                        ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192    ; None ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|altsyncram_26d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192    ; None ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ll84:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 8192         ; 368          ; 8192         ; 368          ; 3014656 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Vendor ; IP Core Name                   ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                       ; IP Include File      ;
+--------+--------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; N/A    ; Qsys                           ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System                                                                                                                                                                                                                                          ; Computer_System.qsys ;
; Altera ; altera_hps                     ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps                                                                                                                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_hps_io                  ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io                                                                                                                                                           ; Computer_System.qsys ;
; Altera ; altera_avalon_fifo             ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga                                                                                                                                                                                        ; Computer_System.qsys ;
; Altera ; altera_mm_interconnect         ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                      ; Computer_System.qsys ;
; Altera ; altera_merlin_axi_master_ni    ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent                                                                                                                          ; Computer_System.qsys ;
; Altera ; altera_merlin_traffic_limiter  ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter                                                                                                                   ; Computer_System.qsys ;
; Altera ; altera_merlin_traffic_limiter  ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter                                                                                                                   ; Computer_System.qsys ;
; Altera ; altera_avalon_st_adapter       ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                ; Computer_System.qsys ;
; Altera ; error_adapter                  ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                            ; Computer_System.qsys ;
; Altera ; altera_avalon_st_adapter       ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                            ; Computer_System.qsys ;
; Altera ; error_adapter                  ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                        ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                            ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer      ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer      ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_agent      ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent                                                                                                                                  ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo                                                                                                                           ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo                                                                                                                             ; Computer_System.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter                                                                                                                        ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_translator ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator                                                                                                                        ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_agent      ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent                                                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo                                                                                                                                ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo                                                                                                                                  ; Computer_System.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter                                                                                                                             ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_translator ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator                                                                                                                             ; Computer_System.qsys ;
; Altera ; altera_merlin_router           ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router                                                                                                                                      ; Computer_System.qsys ;
; Altera ; altera_merlin_router           ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router_001                                                                                                                                  ; Computer_System.qsys ;
; Altera ; altera_merlin_router           ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_002                                                                                                                              ; Computer_System.qsys ;
; Altera ; altera_merlin_router           ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_003                                                                                                                              ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                            ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer      ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer      ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                ; Computer_System.qsys ;
; Altera ; altera_mm_interconnect         ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                      ; Computer_System.qsys ;
; Altera ; altera_merlin_axi_master_ni    ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent                                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_avalon_st_adapter       ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                ; Computer_System.qsys ;
; Altera ; error_adapter                  ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                            ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                            ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer      ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_agent      ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent                                                                                                                              ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo                                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo                                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter                                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_translator ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator                                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_merlin_router           ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router                                                                                                                                      ; Computer_System.qsys ;
; Altera ; altera_merlin_router           ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router_001                                                                                                                                  ; Computer_System.qsys ;
; Altera ; altera_merlin_router           ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router_002:router_002                                                                                                                              ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer      ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer      ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                ; Computer_System.qsys ;
; Altera ; altera_avalon_onchip_memory2   ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram                                                                                                                                                                                                  ; Computer_System.qsys ;
; Altera ; altera_pll                     ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_pll_0:pll_0                                                                                                                                                                                                              ; Computer_System.qsys ;
; Altera ; altera_reset_controller        ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller                                                                                                                                                                                                   ; Computer_System.qsys ;
; Altera ; altera_reset_controller        ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_001                                                                                                                                                                                               ; Computer_System.qsys ;
; Altera ; altera_reset_controller        ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_002                                                                                                                                                                                               ; Computer_System.qsys ;
; Altera ; altera_pll                     ; 24.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll                                                                                                                                                         ; Computer_System.qsys ;
; Altera ; Signal Tap                     ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                      ;
; Altera ; Signal Tap                     ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                      ;
; Altera ; Signal Tap                     ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                      ;
; Altera ; Signal Tap                     ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                      ;
; Altera ; Signal Tap                     ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                      ;
+--------+--------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                         ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                           ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                           ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                           ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                                  ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                    ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                    ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                    ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                    ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe12a[8] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe12a[6] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe12a[7] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe12a[4] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe12a[5] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe12a[2] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe12a[3] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe12a[0] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe12a[1] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe11a[8] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe11a[6] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe11a[7] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe11a[4] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe11a[5] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe11a[2] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe11a[3] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe11a[0] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe11a[1] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; state[3]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; state[2]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; state[1]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; state[0]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe7|dffe9a[8]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe7|dffe9a[7]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe7|dffe9a[6]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe7|dffe9a[5]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe7|dffe9a[4]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe7|dffe9a[3]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe7|dffe9a[2]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe7|dffe9a[1]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe7|dffe9a[0]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe7|dffe8a[8]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe7|dffe8a[7]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe7|dffe8a[6]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe7|dffe8a[5]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe7|dffe8a[4]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe7|dffe8a[3]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe7|dffe8a[2]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe7|dffe8a[1]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe7|dffe8a[0]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i|dreg[2]                                                                                                                              ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i|dreg[1]                                                                                                                              ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i|dreg[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i|din_s1                                                                                                                               ; yes                                                              ; yes                                        ;
; Total number of protected registers is 64                                                                                                                                                                                                                                                                                             ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67,95]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67,95]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator|av_chipselect_pre                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[9..31]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[1..8]                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[0]                                                                                       ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[8]                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2..7]                                                                                     ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[0,1]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_ienable_register[0..5]                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[8..31]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[9..31]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|last_channel[0]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|last_dest_id[0]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_status_full_q                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_status_empty_q                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_status_almostfull_q                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_status_almostempty_q                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_status_overflow_q                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_status_underflow_q                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66,69]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|waitrequest_reset_override                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|read_latency_shift_reg[0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_empty_n_reg                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_full_n_reg                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_n_reg                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_n_reg                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_underflow_q                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_overflow_q                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_almostempty_q                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_almostfull_q                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_empty_q                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_full_q                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[0]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|din_s1                                                                                                ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[1,2]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                             ;
; sram_address[3..7]                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem_used[1]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][33]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][32]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][31]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][30]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][29]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][28]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][27]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][26]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][25]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][24]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][23]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][22]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][21]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][20]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][19]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][18]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][17]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][16]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][15]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][14]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][13]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][12]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][11]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][10]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][9]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][8]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][7]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][6]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][5]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][4]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][3]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][2]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][1]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][0]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][33]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][32]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][29]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][24]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][22]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][20]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][17]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][13]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][8]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][6]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][4]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][1]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem_used[0]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8] ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8] ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8] ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8] ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator|waitrequest_reset_override                                                                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|waitrequest_reset_override                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[12]                                                                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[14]                                                                                            ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[14]                                                                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[15]                                                                                            ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[15]                                                                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[16]                                                                                            ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[16]                                                                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[18]                                                                                            ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[18]                                                                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[19]                                                                                            ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[19]                                                                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[21]                                                                                            ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[21]                                                                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[23]                                                                                            ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[23]                                                                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[0]                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[0]                                                                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[26]                                                                                            ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[26]                                                                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[27]                                                                                            ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[27]                                                                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[28]                                                                                            ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[28]                                                                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[30]                                                                                            ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[30]                                                                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[31]                                                                                            ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[31]                                                                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[2]                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[2]                                                                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[3]                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[3]                                                                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[5]                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[5]                                                                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                   ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[7]                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[7]                                                                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[9]                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[9]                                                                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[10]                                                                                            ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[10]                                                                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                          ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[11]                                                                                            ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[11]                                                                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[25]                                                                                            ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                     ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                     ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][11]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][22]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][29]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][13]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][32]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][14]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][19]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][20]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][17]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][9]                                                                                                                                                 ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][16]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][23]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][26]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][31]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][30]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][27]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][28]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][25]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][12]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][24]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][10]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][24]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][18]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][24]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][15]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][24]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][21]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][24]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                            ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]                                                                 ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[1][32]                                                                                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[1][33]                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][25]                                                                                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][11]                                                                                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][10]                                                                                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][9]                                                                                                                                                     ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][7]                                                                                                                                                     ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][5]                                                                                                                                                     ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][3]                                                                                                                                                     ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][2]                                                                                                                                                     ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][30]                                                                                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][28]                                                                                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][27]                                                                                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][26]                                                                                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][0]                                                                                                                                                     ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][23]                                                                                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][21]                                                                                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][19]                                                                                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][18]                                                                                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][16]                                                                                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][15]                                                                                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][14]                                                                                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][12]                                                                                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][66]                                                                                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][95]                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][69]                                                                                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][95]                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|burst_bytecount[0]                                                                                                                                           ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|burst_bytecount[1]                                                                                               ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][24]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][57]                                                                                                                                                  ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][60]                                                                                                      ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][66]                                                                                                                                                           ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][69]                                                                                                               ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|last_dest_id[0]                                                                                                                                       ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|last_channel[0]                                                                                           ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][60]                                                                                                                                                  ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][11]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][12]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][13]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][14]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][15]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][16]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][17]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][18]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][19]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][20]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][21]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][22]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][23]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][24]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][25]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][26]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][27]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][28]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][29]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][30]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][31]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][32]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][33]                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][9]                                                                                                                                                 ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][69]                                                                                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][66]                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][95]                                                                                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][66]                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][69]                                                                                                                                                           ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][66]                                                                                                               ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[0][33]                                                                                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[0][32]                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                                 ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                                 ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                                 ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                                 ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                 ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                 ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                 ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                 ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[1][33]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[0][32]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                 ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                 ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][72]                                                                                                                                                           ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][73]                                                                                                               ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][72]                                                                                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][73]                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][95]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][95]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|burst_bytecount[1]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][95]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][66]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][75]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][76]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][77]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][78]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][74]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][73]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][72]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][73]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][73]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][73]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][72]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][78]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][77]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][76]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][75]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][74]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10..29]                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2..29]                                                ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2..6]                                              ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28,29]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10..29]                                                        ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                        ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..29]                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                        ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                        ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                        ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                        ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                        ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                        ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                        ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                                                        ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[25]                                                                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|waitrequest_reset_override                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][63]                                                                                                                                                  ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][64]                                                                                                      ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][86]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][86]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][64]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][64]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][63]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5..20]                                            ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5,6]                                           ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]                                                   ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]                                                   ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                                                   ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]                                                   ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]                                                   ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]                                                   ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]                                                   ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]                                                   ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]                                                   ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]                                                   ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]                                                   ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                      ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2..6]                                              ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[8]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[8]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                   ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0..2]                                                          ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0,1]                                                  ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                        ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                        ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                        ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                        ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0,1]                                               ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                              ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                              ; Lost fanout                                                                                                                                                                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[8]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[8]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                  ;
; Total Number of Removed Registers = 598                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                             ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]     ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2],                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                 ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                 ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                 ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                                 ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2],                                                 ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                                                       ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                                       ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                                       ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                                       ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                       ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                                       ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                                       ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                                       ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                                       ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                       ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                       ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                       ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                       ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                       ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                       ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                       ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                       ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                       ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                                       ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                                       ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1],                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1],                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0],                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                                                 ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                               ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                               ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                               ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                               ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                               ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                               ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                               ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                               ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                               ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                               ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                                ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                                ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                                ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                                ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                             ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                             ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15],                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14],                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13],                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12],                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11],                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10],                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9],                                                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8],                                                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7],                                                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6],                                                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]          ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|locked[1]                                                                                                                ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|last_channel[0],                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69],                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66],                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|waitrequest_reset_override,                                                                                                                                 ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|read_latency_shift_reg[0],                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem_used[0],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][66],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][78],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][78],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29],                                                                                      ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28],                                                                                      ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2],                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0],                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0],                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                               ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg          ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][73],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][73],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][72],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[31]                                                              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[31],                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag,                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                    ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[4]                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_status_overflow_q,                                                                                                       ;
;                                                                                                                                                                                                                                                           ; due to stuck port clock_enable ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_overflow_q,                                                                                                        ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[2],                                                                                               ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[1]                                                                                                ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][64],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][64],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][63]                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[29]                                                                                          ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][29],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|burst_bytecount[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]          ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                                 ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3],                                                 ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                               ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS          ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6],                                                 ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5],                                                 ;
;                                                                                                                                                                                                                                                           ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]          ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][86],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][86]                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]                   ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][95],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][95]                                                                                                                                                            ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][95],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                       ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[7]                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8], ;
;                                                                                                                                                                                                                                                           ; due to stuck port clock_enable ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8]  ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[10]                                                              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[10],                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                                                                 ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[8]                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[8],                                                                                                             ;
;                                                                                                                                                                                                                                                           ; due to stuck port clock_enable ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_n_reg                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[5]                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_status_underflow_q,                                                                                                      ;
;                                                                                                                                                                                                                                                           ; due to stuck port clock_enable ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_underflow_q                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[2]                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_status_almostfull_q,                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port clock_enable ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_almostfull_q                                                                                                       ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[1]                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_status_empty_q,                                                                                                          ;
;                                                                                                                                                                                                                                                           ; due to stuck port clock_enable ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_empty_q                                                                                                            ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[0]                                         ; Stuck at VCC                   ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_status_full_q,                                                                                                           ;
;                                                                                                                                                                                                                                                           ; due to stuck port clock_enable ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_full_q                                                                                                             ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[3]                                          ; Stuck at VCC                   ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_status_almostempty_q,                                                                                                    ;
;                                                                                                                                                                                                                                                           ; due to stuck port clock_enable ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_almostempty_q                                                                                                      ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem_used[1]                                                                                                     ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][33],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][32]                                                                                                                                                     ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[26]                                                              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[26]                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[25]                                                              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[25]                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[24]                                                              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[24]                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[22]                                                              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[22]                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[21]                                                              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[21]                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[20]                                                              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[20]                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[19]                                                              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[19]                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[18]                                                              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[18]                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[17]                                                              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[17]                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[16]                                                              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[16]                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[23]                                                              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[23]                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[14]                                                              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[14]                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[13]                                                              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[13]                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[12]                                                              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[12]                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[11]                                                              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[11]                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator|av_chipselect_pre                                                                                                 ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|last_dest_id[0]                                                                                                                                        ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[9]                                                               ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[9]                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[24]                                                                                          ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][24]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[15]                                                              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[15]                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[22]                                                                                          ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][22]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[20]                                                                                          ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][20]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[17]                                                                                          ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][17]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[13]                                                                                          ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][13]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[8]                                                                                           ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][8]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[8]                                          ; Stuck at GND                   ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_n_reg                                                                                                         ;
;                                                                                                                                                                                                                                                           ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[6]                                                                                           ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][6]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]      ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                              ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]               ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                       ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[4]                                                                                           ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][4]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[0]                                                 ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|din_s1                                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[1]                                                                                           ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][1]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[1][33]                                                                                                           ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[0][32]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][75]                                                                                                        ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][75]                                                                                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][76]                                                                                                        ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][76]                                                                                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][77]                                                                                                        ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][77]                                                                                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][74]                                                                                                        ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][74]                                                                                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][73]                                                                                                        ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][73]                                                                                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                ; Stuck at VCC                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                    ; Stuck at VCC                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[30]                                                              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[30]                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[29]                                                              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[29]                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[28]                                                              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[28]                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[27]                                                              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[27]                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[8]                                                               ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[8]                                                                                                                                      ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 12664 ;
; Number of registers using Synchronous Clear  ; 1575  ;
; Number of registers using Synchronous Load   ; 766   ;
; Number of registers using Asynchronous Clear ; 2918  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 6037  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|waitrequest_reset_override                                                                                                                                                     ; 29      ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|sop_enable                                                                                                                                                                           ; 79      ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                           ; 2       ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0                ; 11      ;
; Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                        ; 54      ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                               ; 1       ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                               ; 2       ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                        ; 20      ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                       ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                           ; 1       ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|a_graycounter_bcc:wrptr_g1p|parity9                   ; 9       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                         ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                           ; 2       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                       ; 2       ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[0]                                                                                                               ; 2       ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[2]                                                                                                                ; 2       ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[3]                                                                                                                ; 3       ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[4]                                                                                                                ; 3       ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[5]                                                                                                                ; 3       ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[6]                                                                                                                ; 3       ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[7]                                                                                                                ; 3       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                    ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                    ; 4       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                        ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                        ; 4       ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0                ; 6       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                         ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                           ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                       ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                    ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                        ; 1       ;
; AES_CTR_pipelined:aes_instance|altshift_taps:valid_pipe_rtl_0|shift_taps_4gv:auto_generated|dffe7                                                                                                                                                                                                                               ; 129     ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|a_graycounter_fu6:rdptr_g1p|parity6                   ; 3       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                    ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                        ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                        ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                            ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                         ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                             ; 1       ;
; AES_CTR_pipelined:aes_instance|altshift_taps:valid_pipe_rtl_0|shift_taps_4gv:auto_generated|cntr_u2h:cntr6|counter_reg_bit3                                                                                                                                                                                                     ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                         ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                             ; 1       ;
; AES_CTR_pipelined:aes_instance|altshift_taps:valid_pipe_rtl_0|shift_taps_4gv:auto_generated|cntr_u2h:cntr6|counter_reg_bit1                                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 54                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                 ;
+---------------------------------------------------------------+-------------------------------------------------+------------+
; Register Name                                                 ; Megafunction                                    ; Type       ;
+---------------------------------------------------------------+-------------------------------------------------+------------+
; AES_CTR_pipelined:aes_instance|valid_pipe[0..11]              ; AES_CTR_pipelined:aes_instance|valid_pipe_rtl_0 ; SHIFT_TAPS ;
; AES_CTR_pipelined:aes_instance|plaintext_delay[0..11][0..127] ; AES_CTR_pipelined:aes_instance|valid_pipe_rtl_0 ; SHIFT_TAPS ;
+---------------------------------------------------------------+-------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; Yes        ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|KeyExp_Pipelined_10rounds:u_keyexp|w[0][31]                                                                                                                                                         ;
; 16:1               ; 128 bits  ; 1280 LEs      ; 1024 LEs             ; 256 LEs                ; No         ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|KeyExp_Pipelined_10rounds:u_keyexp|Mux0                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_Computer|AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|KeyExp_Pipelined_10rounds:u_keyexp|round_idx[0]                                                                                                                                                     ;
; 16:1               ; 3 bits    ; 30 LEs        ; 3 LEs                ; 27 LEs                 ; Yes        ; |DE1_SoC_Computer|sram_address[1]                                                                                                                                                                                                                                                  ;
; 19:1               ; 32 bits   ; 384 LEs       ; 96 LEs               ; 288 LEs                ; Yes        ; |DE1_SoC_Computer|sram_writedata[31]                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_threshold_writedata[8]                                                           ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|Selector5                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|Selector10                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|wait_latency_counter[1]                                                                                         ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|Selector3                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|Selector9                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Source assignments for Top-level Entity: |DE1_SoC_Computer ;
+-------------------+-------+------+-------------------------+
; Assignment        ; Value ; From ; To                      ;
+-------------------+-------+------+-------------------------+
; PRESERVE_REGISTER ; on    ; -    ; state[3]                ;
; PRESERVE_REGISTER ; on    ; -    ; state[2]                ;
; PRESERVE_REGISTER ; on    ; -    ; state[1]                ;
; PRESERVE_REGISTER ; on    ; -    ; state[0]                ;
+-------------------+-------+------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                                                                   ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                                                                    ;
; IP_TOOL_VERSION                       ; 24.1                  ; -    ; -                                                                                                                                                    ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                                                                    ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                                                                    ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                                                                    ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                                                                    ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                                                                      ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                                                                       ;
; IP_TOOL_VERSION                       ; 24.1                             ; -    ; -                                                                                                                                       ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                                                                       ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                                                      ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                                                                       ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                                                    ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                                                                     ;
; IP_TOOL_VERSION                       ; 24.1              ; -    ; -                                                                                                                                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                                                     ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                                                    ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                                                                     ;
; IP_TOOL_VERSION                       ; 24.1              ; -    ; -                                                                                                                                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                                                     ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                                                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                                                                                                                   ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|a_graycounter_fu6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|a_graycounter_bcc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|altsyncram_26d1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe7 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                   ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                    ;
+-------------------+-------+------+-------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                ;
+-------------------+-------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-----------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                        ;
+-------------------+-------+------+-----------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                    ;
+-------------------+-------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_1 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AES_CTR_pipelined:aes_instance|altshift_taps:valid_pipe_rtl_0|shift_taps_4gv:auto_generated|altsyncram_vlc1:altsyncram5 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AES_CTR_pipelined:aes_instance|altshift_taps:valid_pipe_rtl_0|shift_taps_4gv:auto_generated|cntr_u2h:cntr6 ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; F2S_Width      ; 1     ; Signed Integer                                                                       ;
; S2F_Width      ; 1     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                                                                     ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                                                                   ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                                                                   ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                                                                   ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                                                                                   ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                                                                           ;
; PLL_MEM_CLK_FREQ_STR       ; 370.0 MHz ; String                                                                                                                                                                                                   ;
; PLL_WRITE_CLK_FREQ_STR     ; 370.0 MHz ; String                                                                                                                                                                                                   ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                                                                   ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2702 ps   ; String                                                                                                                                                                                                   ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2702 ps   ; String                                                                                                                                                                                                   ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                                                                   ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                                                                   ;
; WRITE_CLK_PHASE            ; 2027 ps   ; String                                                                                                                                                                                                   ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                                                                   ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                                                                  ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                                                                ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                                                                ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                                                                        ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                                                                        ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                                                                        ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                                                                        ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                                                                        ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                                                                        ;
; MR1_ODS                              ; 1                ; Signed Integer                                                                                                                                                                        ;
; MR1_RTT                              ; 1                ; Signed Integer                                                                                                                                                                        ;
; MR2_RTT_WR                           ; 1                ; Signed Integer                                                                                                                                                                        ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                                                                        ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                                                                        ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                                                                ;
; TB_MEM_CLK_FREQ                      ; 370.0            ; String                                                                                                                                                                                ;
; TB_RATE                              ; FULL             ; String                                                                                                                                                                                ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                                                                ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                                                                ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                                                                ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                                                                ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                                                                ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                                                                ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                                                                            ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                                                                          ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                                                                          ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                                                                  ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                                                                  ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                                                                  ;
; MR1_ODS                         ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MR1_RTT                         ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MR2_RTT_WR                      ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                                                                          ;
; TB_MEM_CLK_FREQ                 ; 370.0            ; String                                                                                                                                                                                                                          ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                                                                          ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                                                                          ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                                                                          ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                                                                          ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                                                                  ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                                                                          ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                                                                  ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                                                                          ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                                                                          ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                                                                        ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                                                                ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                                                                        ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                                                                     ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                              ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 370.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2703 ps ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 370.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2703 ps ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 370.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2703 ps ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 370.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2703 ps ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                                                          ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                                                                    ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                                                                          ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                                                                          ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                                                                          ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                                                                          ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                                                          ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                                                                          ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                                                                  ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                                                                  ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                                                                  ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                                                                  ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                                                                  ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                                                                  ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                                                                  ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                                                                  ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                                                                  ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                                                                  ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                                                                  ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                                                                  ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                                                                  ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                                                                  ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                                                                  ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                                                                  ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                                                                  ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                                                                  ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                                                                  ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TCL                         ; TCL_11                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TCWL                        ; TCWL_8                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRAS                        ; TRAS_13                                                          ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRC                         ; TRC_19                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                                                                  ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                                                                  ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                                                                  ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                                                                  ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                                                                  ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                                  ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                                  ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                                  ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                                                                  ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                                                                  ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                                                                          ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_MEM_IF_TREFI                       ; 2886                                                             ; Signed Integer                                                                                                                                                          ;
; INTG_MEM_IF_TRFC                        ; 97                                                               ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                                                                         ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                                                          ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                                                                ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                                                                    ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                                                                          ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                                                                  ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                                                                          ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2703 ps ; String                                                                                                                                                                                                                  ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                                                                          ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 256                  ; Signed Integer                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_1k52      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                                             ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 80.0 MHz               ; String                                                                                                           ;
; fractional_vco_multiplier            ; false                  ; String                                                                                                           ;
; pll_type                             ; General                ; String                                                                                                           ;
; pll_subtype                          ; General                ; String                                                                                                           ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                                                                   ;
; operation_mode                       ; direct                 ; String                                                                                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                                   ;
; data_rate                            ; 0                      ; Signed Integer                                                                                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                                   ;
; output_clock_frequency0              ; 160.000000 MHz         ; String                                                                                                           ;
; phase_shift0                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency1              ; 160.000000 MHz         ; String                                                                                                           ;
; phase_shift1                         ; -2994 ps               ; String                                                                                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift2                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift3                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift4                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift5                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift6                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift7                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift8                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift9                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift10                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift11                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift12                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift13                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift14                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift15                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift16                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift17                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                                   ;
; clock_name_0                         ;                        ; String                                                                                                           ;
; clock_name_1                         ;                        ; String                                                                                                           ;
; clock_name_2                         ;                        ; String                                                                                                           ;
; clock_name_3                         ;                        ; String                                                                                                           ;
; clock_name_4                         ;                        ; String                                                                                                           ;
; clock_name_5                         ;                        ; String                                                                                                           ;
; clock_name_6                         ;                        ; String                                                                                                           ;
; clock_name_7                         ;                        ; String                                                                                                           ;
; clock_name_8                         ;                        ; String                                                                                                           ;
; clock_name_global_0                  ; false                  ; String                                                                                                           ;
; clock_name_global_1                  ; false                  ; String                                                                                                           ;
; clock_name_global_2                  ; false                  ; String                                                                                                           ;
; clock_name_global_3                  ; false                  ; String                                                                                                           ;
; clock_name_global_4                  ; false                  ; String                                                                                                           ;
; clock_name_global_5                  ; false                  ; String                                                                                                           ;
; clock_name_global_6                  ; false                  ; String                                                                                                           ;
; clock_name_global_7                  ; false                  ; String                                                                                                           ;
; clock_name_global_8                  ; false                  ; String                                                                                                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                                   ;
; pll_slf_rst                          ; false                  ; String                                                                                                           ;
; pll_bw_sel                           ; low                    ; String                                                                                                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                                           ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                           ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                      ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                                                                                                                                                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                                                                                                                                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                                                                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                             ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                                                                                                                                      ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                                                                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                                                                                             ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                                                                                                                                                                                             ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_k482 ; Untyped                                                                                                                                                                                                                                             ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 4     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 4     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                        ;
+--------------------------------------+------------------------+-------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                      ;
; fractional_vco_multiplier            ; false                  ; String                                                      ;
; pll_type                             ; General                ; String                                                      ;
; pll_subtype                          ; General                ; String                                                      ;
; number_of_clocks                     ; 1                      ; Signed Integer                                              ;
; operation_mode                       ; direct                 ; String                                                      ;
; deserialization_factor               ; 4                      ; Signed Integer                                              ;
; data_rate                            ; 0                      ; Signed Integer                                              ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                              ;
; output_clock_frequency0              ; 80.000000 MHz          ; String                                                      ;
; phase_shift0                         ; 0 ps                   ; String                                                      ;
; duty_cycle0                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                      ;
; phase_shift1                         ; 0 ps                   ; String                                                      ;
; duty_cycle1                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                      ;
; phase_shift2                         ; 0 ps                   ; String                                                      ;
; duty_cycle2                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                      ;
; phase_shift3                         ; 0 ps                   ; String                                                      ;
; duty_cycle3                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                      ;
; phase_shift4                         ; 0 ps                   ; String                                                      ;
; duty_cycle4                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                      ;
; phase_shift5                         ; 0 ps                   ; String                                                      ;
; duty_cycle5                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                      ;
; phase_shift6                         ; 0 ps                   ; String                                                      ;
; duty_cycle6                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                      ;
; phase_shift7                         ; 0 ps                   ; String                                                      ;
; duty_cycle7                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                      ;
; phase_shift8                         ; 0 ps                   ; String                                                      ;
; duty_cycle8                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                      ;
; phase_shift9                         ; 0 ps                   ; String                                                      ;
; duty_cycle9                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                      ;
; phase_shift10                        ; 0 ps                   ; String                                                      ;
; duty_cycle10                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                      ;
; phase_shift11                        ; 0 ps                   ; String                                                      ;
; duty_cycle11                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                      ;
; phase_shift12                        ; 0 ps                   ; String                                                      ;
; duty_cycle12                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                      ;
; phase_shift13                        ; 0 ps                   ; String                                                      ;
; duty_cycle13                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                      ;
; phase_shift14                        ; 0 ps                   ; String                                                      ;
; duty_cycle14                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                      ;
; phase_shift15                        ; 0 ps                   ; String                                                      ;
; duty_cycle15                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                      ;
; phase_shift16                        ; 0 ps                   ; String                                                      ;
; duty_cycle16                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                      ;
; phase_shift17                        ; 0 ps                   ; String                                                      ;
; duty_cycle17                         ; 50                     ; Signed Integer                                              ;
; clock_name_0                         ;                        ; String                                                      ;
; clock_name_1                         ;                        ; String                                                      ;
; clock_name_2                         ;                        ; String                                                      ;
; clock_name_3                         ;                        ; String                                                      ;
; clock_name_4                         ;                        ; String                                                      ;
; clock_name_5                         ;                        ; String                                                      ;
; clock_name_6                         ;                        ; String                                                      ;
; clock_name_7                         ;                        ; String                                                      ;
; clock_name_8                         ;                        ; String                                                      ;
; clock_name_global_0                  ; false                  ; String                                                      ;
; clock_name_global_1                  ; false                  ; String                                                      ;
; clock_name_global_2                  ; false                  ; String                                                      ;
; clock_name_global_3                  ; false                  ; String                                                      ;
; clock_name_global_4                  ; false                  ; String                                                      ;
; clock_name_global_5                  ; false                  ; String                                                      ;
; clock_name_global_6                  ; false                  ; String                                                      ;
; clock_name_global_7                  ; false                  ; String                                                      ;
; clock_name_global_8                  ; false                  ; String                                                      ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                              ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                              ;
; m_cnt_bypass_en                      ; false                  ; String                                                      ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                      ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                              ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                              ;
; n_cnt_bypass_en                      ; false                  ; String                                                      ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                      ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en0                     ; false                  ; String                                                      ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                      ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en1                     ; false                  ; String                                                      ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                      ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en2                     ; false                  ; String                                                      ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                      ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en3                     ; false                  ; String                                                      ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                      ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en4                     ; false                  ; String                                                      ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                      ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en5                     ; false                  ; String                                                      ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                      ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en6                     ; false                  ; String                                                      ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                      ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en7                     ; false                  ; String                                                      ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                      ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en8                     ; false                  ; String                                                      ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                      ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en9                     ; false                  ; String                                                      ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                      ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en10                    ; false                  ; String                                                      ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                      ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en11                    ; false                  ; String                                                      ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                      ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en12                    ; false                  ; String                                                      ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                      ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en13                    ; false                  ; String                                                      ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                      ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en14                    ; false                  ; String                                                      ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                      ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en15                    ; false                  ; String                                                      ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                      ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en16                    ; false                  ; String                                                      ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                      ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en17                    ; false                  ; String                                                      ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                      ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                              ;
; pll_vco_div                          ; 1                      ; Signed Integer                                              ;
; pll_slf_rst                          ; false                  ; String                                                      ;
; pll_bw_sel                           ; low                    ; String                                                      ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                      ;
; pll_cp_current                       ; 0                      ; Signed Integer                                              ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                              ;
; pll_fractional_division              ; 1                      ; Signed Integer                                              ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                              ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                      ;
; mimic_fbclk_type                     ; gclk                   ; String                                                      ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                      ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                      ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                      ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                              ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                      ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                      ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                      ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                      ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                      ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                      ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                              ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                      ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                      ;
+--------------------------------------+------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                                      ;
; ADDR_WIDTH                ; 30    ; Signed Integer                                                                                                                                      ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                                      ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                                      ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                                      ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                                      ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                                      ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                                      ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                                      ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                                      ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                                              ;
; PKT_THREAD_ID_H           ; 108   ; Signed Integer                                                                                                                                      ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                                                      ;
; PKT_QOS_H                 ; 94    ; Signed Integer                                                                                                                                      ;
; PKT_QOS_L                 ; 94    ; Signed Integer                                                                                                                                      ;
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                                      ;
; PKT_CACHE_H               ; 115   ; Signed Integer                                                                                                                                      ;
; PKT_CACHE_L               ; 112   ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 91    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 91    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 92    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 92    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_H          ; 111   ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_L          ; 109   ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 116   ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 117   ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 120   ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 118   ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 121   ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                      ;
; ID                        ; 0     ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                    ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                                    ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                    ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; IN_DATA_W         ; 41    ; Signed Integer                                                                                                                                                                                                    ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 111   ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 109   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 117   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 116   ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 118   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 120   ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 121   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 122   ; Signed Integer                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 122   ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                           ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 111   ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 109   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 117   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 116   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 118   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 120   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 121   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 122   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 122   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router_001|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_002|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_003|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                             ;
; ST_DATA_W                 ; 121   ; Signed Integer                                                                                                                                             ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                             ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                                             ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                             ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                             ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                                             ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                             ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                             ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                             ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                             ;
; ST_DATA_W                 ; 121   ; Signed Integer                                                                                                                                             ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                             ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                                             ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                             ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                             ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                                             ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                             ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                             ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                             ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                        ;
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 121   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                        ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                        ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                                                                                                                        ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; ST_DATA_W                 ; 121   ; Signed Integer                                                                                                                                                                                                                        ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                           ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                   ;
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 121   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                   ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; ST_DATA_W                 ; 121   ; Signed Integer                                                                                                                                                                                                                   ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                          ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                                         ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                                                         ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                                         ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                                         ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                                         ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                                         ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                                         ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                                         ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                                         ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                                         ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                                                 ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                                                         ;
; PKT_THREAD_ID_L           ; 88    ; Signed Integer                                                                                                                                         ;
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                                         ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                                         ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                         ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                                                         ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                         ;
; ID                        ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                                       ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                       ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                  ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                  ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                             ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                               ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                               ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router_001|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router_002:router_002|Computer_System_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                            ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                            ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                            ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                            ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                            ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                                            ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                                            ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                          ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                    ;
+---------------------------+----------+-------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                          ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                          ;
+---------------------------+----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                              ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                              ;
+---------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                              ;
+---------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334529                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 368                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 368                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_sample_depth                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 1126                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 368                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AES_CTR_pipelined:aes_instance|altshift_taps:valid_pipe_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                         ;
+----------------+----------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                      ;
; TAP_DISTANCE   ; 12             ; Untyped                                                                      ;
; WIDTH          ; 129            ; Untyped                                                                      ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                      ;
; CBXI_PARAMETER ; shift_taps_4gv ; Untyped                                                                      ;
+----------------+----------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                            ;
; Entity Instance                           ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                           ;
;     -- NUMWORDS_B                         ; 256                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                              ;
; Entity Instance            ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                                                                     ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                             ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                        ;
+----------------------------+---------------------------------------------------------------+
; Name                       ; Value                                                         ;
+----------------------------+---------------------------------------------------------------+
; Number of entity instances ; 1                                                             ;
; Entity Instance            ; AES_CTR_pipelined:aes_instance|altshift_taps:valid_pipe_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                             ;
;     -- TAP_DISTANCE        ; 12                                                            ;
;     -- WIDTH               ; 129                                                           ;
+----------------------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                            ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                       ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+--------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                      ;
+----------------+--------+----------+--------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                 ;
+----------------+--------+----------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+---------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                       ;
+----------------+-------+----------+---------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                  ;
+----------------+-------+----------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                        ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                   ;
+----------------+-------+----------+-----------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                              ;
+----------------+-------+----------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                      ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router_002:router_002|Computer_System_mm_interconnect_1_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                    ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                    ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                               ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                             ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                        ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                        ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                         ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                  ;
; out_data[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_002|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                               ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                 ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i"                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i"                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram" ;
+--------+-------+----------+--------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                            ;
+--------+-------+----------+--------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                       ;
+--------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                    ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                    ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                    ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                      ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                        ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                        ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                                                               ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                              ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                              ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                              ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                                                        ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                    ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                               ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                               ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                               ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps" ;
+-------------+--------+----------+------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                    ;
+-------------+--------+----------+------------------------------------------------------------+
; f2h_AWID    ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_AWADDR  ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_AWLEN   ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_AWSIZE  ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_AWBURST ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_AWLOCK  ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_AWCACHE ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_AWPROT  ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_AWVALID ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_AWREADY ; Output ; Info     ; Explicitly unconnected                                     ;
; f2h_AWUSER  ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_WID     ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_WDATA   ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_WSTRB   ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_WLAST   ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_WVALID  ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_WREADY  ; Output ; Info     ; Explicitly unconnected                                     ;
; f2h_BID     ; Output ; Info     ; Explicitly unconnected                                     ;
; f2h_BRESP   ; Output ; Info     ; Explicitly unconnected                                     ;
; f2h_BVALID  ; Output ; Info     ; Explicitly unconnected                                     ;
; f2h_BREADY  ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_ARID    ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_ARADDR  ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_ARLEN   ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_ARSIZE  ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_ARBURST ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_ARLOCK  ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_ARCACHE ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_ARPROT  ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_ARVALID ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_ARREADY ; Output ; Info     ; Explicitly unconnected                                     ;
; f2h_ARUSER  ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_RID     ; Output ; Info     ; Explicitly unconnected                                     ;
; f2h_RDATA   ; Output ; Info     ; Explicitly unconnected                                     ;
; f2h_RRESP   ; Output ; Info     ; Explicitly unconnected                                     ;
; f2h_RLAST   ; Output ; Info     ; Explicitly unconnected                                     ;
; f2h_RVALID  ; Output ; Info     ; Explicitly unconnected                                     ;
; f2h_RREADY  ; Input  ; Info     ; Explicitly unconnected                                     ;
+-------------+--------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System"                                                                                                                                                                                          ;
+----------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clock_bridge_0_out_clk_1_clk           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; sdram_clk_clk                          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; system_pll_ref_reset_reset             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; onchip_sram_s1_clken                   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; onchip_sram_s1_chipselect              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; onchip_sram_s1_readdata                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; onchip_sram_s1_byteenable              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; fifo_hps_to_fpga_out_waitrequest       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; fifo_hps_to_fpga_out_csr_address       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (3 bits) it drives.  The 29 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; fifo_hps_to_fpga_out_csr_address[2..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; fifo_hps_to_fpga_out_csr_writedata     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; fifo_hps_to_fpga_out_csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 1              ; auto_signaltap_1 ; 368                 ; 368              ; 8192         ; 32       ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition                    ;
+----------------------------------------------------------------+-------+
; Type                                                           ; Count ;
+----------------------------------------------------------------+-------+
; arriav_ff                                                      ; 6095  ;
;     CLR                                                        ; 539   ;
;     ENA                                                        ; 3232  ;
;     ENA CLR                                                    ; 557   ;
;     ENA CLR SCLR                                               ; 44    ;
;     ENA CLR SLD                                                ; 150   ;
;     ENA SCLR                                                   ; 2     ;
;     ENA SLD                                                    ; 129   ;
;     SCLR                                                       ; 1412  ;
;     plain                                                      ; 30    ;
; arriav_hps_interface_boot_from_fpga                            ; 1     ;
; arriav_hps_interface_clocks_resets                             ; 1     ;
; arriav_hps_interface_dbg_apb                                   ; 1     ;
; arriav_hps_interface_fpga2hps                                  ; 1     ;
; arriav_hps_interface_fpga2sdram                                ; 1     ;
; arriav_hps_interface_hps2fpga                                  ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight                     ; 1     ;
; arriav_hps_interface_tpiu_trace                                ; 1     ;
; arriav_io_obuf                                                 ; 88    ;
; arriav_lcell_comb                                              ; 10567 ;
;     arith                                                      ; 225   ;
;         0 data inputs                                          ; 2     ;
;         1 data inputs                                          ; 166   ;
;         2 data inputs                                          ; 14    ;
;         3 data inputs                                          ; 21    ;
;         4 data inputs                                          ; 21    ;
;         5 data inputs                                          ; 1     ;
;     extend                                                     ; 176   ;
;         7 data inputs                                          ; 176   ;
;     normal                                                     ; 10150 ;
;         0 data inputs                                          ; 3     ;
;         1 data inputs                                          ; 31    ;
;         2 data inputs                                          ; 434   ;
;         3 data inputs                                          ; 631   ;
;         4 data inputs                                          ; 1214  ;
;         5 data inputs                                          ; 792   ;
;         6 data inputs                                          ; 7045  ;
;     shared                                                     ; 16    ;
;         2 data inputs                                          ; 16    ;
; blackbox                                                       ; 1     ;
;                 omputer_System_ARM_A9_HPS_hps_io_border:border ; 1     ;
; boundary_port                                                  ; 374   ;
; generic_pll                                                    ; 2     ;
; stratixv_ram_block                                             ; 193   ;
;                                                                ;       ;
; Max LUT depth                                                  ; 13.70 ;
; Average LUT depth                                              ; 3.22  ;
+----------------------------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition Computer_System_ARM_A9_HPS_hps_io_border:border ;
+------------------------------------+------------------------------------------------------------+
; Type                               ; Count                                                      ;
+------------------------------------+------------------------------------------------------------+
; arriav_clk_phase_select            ; 46                                                         ;
; arriav_ddio_in                     ; 32                                                         ;
; arriav_ddio_oe                     ; 4                                                          ;
; arriav_ddio_out                    ; 252                                                        ;
; arriav_delay_chain                 ; 124                                                        ;
; arriav_dll                         ; 1                                                          ;
; arriav_dqs_config                  ; 4                                                          ;
; arriav_dqs_delay_chain             ; 4                                                          ;
; arriav_dqs_enable_ctrl             ; 4                                                          ;
; arriav_ff                          ; 36                                                         ;
;     plain                          ; 36                                                         ;
; arriav_hps_peripheral_emac         ; 1                                                          ;
; arriav_hps_peripheral_gpio         ; 1                                                          ;
; arriav_hps_peripheral_i2c          ; 2                                                          ;
; arriav_hps_peripheral_qspi         ; 1                                                          ;
; arriav_hps_peripheral_sdmmc        ; 1                                                          ;
; arriav_hps_peripheral_spi_master   ; 1                                                          ;
; arriav_hps_peripheral_uart         ; 1                                                          ;
; arriav_hps_peripheral_usb          ; 1                                                          ;
; arriav_hps_sdram_pll               ; 1                                                          ;
; arriav_io_config                   ; 40                                                         ;
; arriav_io_ibuf                     ; 36                                                         ;
; arriav_io_obuf                     ; 77                                                         ;
; arriav_ir_fifo_userdes             ; 32                                                         ;
; arriav_lcell_comb                  ; 1                                                          ;
;     normal                         ; 1                                                          ;
;         0 data inputs              ; 1                                                          ;
; arriav_leveling_delay_chain        ; 40                                                         ;
; arriav_lfifo                       ; 4                                                          ;
; arriav_mem_phy                     ; 1                                                          ;
; arriav_read_fifo_read_clock_select ; 32                                                         ;
; arriav_vfifo                       ; 4                                                          ;
; boundary_port                      ; 128                                                        ;
; cyclonev_hmc                       ; 1                                                          ;
; cyclonev_termination               ; 1                                                          ;
; cyclonev_termination_logic         ; 1                                                          ;
; stratixv_pseudo_diff_out           ; 5                                                          ;
;                                    ;                                                            ;
; Max LUT depth                      ; 0.00                                                       ;
; Average LUT depth                  ; 0.00                                                       ;
+------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------+
; Elapsed Time Per Partition                                     ;
+-------------------------------------------------+--------------+
; Partition Name                                  ; Elapsed Time ;
+-------------------------------------------------+--------------+
; Top                                             ; 00:01:03     ;
; Computer_System_ARM_A9_HPS_hps_io_border:border ; 00:00:02     ;
+-------------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_1"                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                             ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                                                                                            ; Details                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]  ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]  ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]  ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]  ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]  ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]  ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31] ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]  ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]  ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]  ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]  ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]  ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]  ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]  ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]  ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]  ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]  ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]  ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]  ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]  ; N/A                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]  ; N/A                                                                                      ;
; Computer_System:The_System|clock_bridge_0_out_clk_1_clk                                                                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[0]                                                                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[0]                                                  ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[0]                                                                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[0]                                                  ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[10]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[10]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[11]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[11]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[12]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[12]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[13]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[13]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[14]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[14]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[15]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[15]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[16]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[16]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[17]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[17]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[18]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[18]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[19]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[19]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[1]                                                                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[1]                                                  ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[1]                                                                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[1]                                                  ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[20]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[20]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[21]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[21]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[22]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[22]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[23]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[23]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[24]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[24]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[25]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[25]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[26]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[26]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[27]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[27]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[28]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[28]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[29]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[29]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[2]                                                                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[2]                                                  ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[2]                                                                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[2]                                                  ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[30]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[30]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[31]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[31]                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[3]                                                                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[3]                                                  ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[3]                                                                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[3]                                                  ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[4]                                                                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[4]                                                  ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[4]                                                                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[4]                                                  ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[5]                                                                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[5]                                                  ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[5]                                                                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[5]                                                  ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[6]                                                                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[6]                                                  ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[6]                                                                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[6]                                                  ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[7]                                                                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[7]                                                  ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[7]                                                                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[7]                                                  ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[8]                                                                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[8]                                                                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[9]                                                                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; Computer_System:The_System|fifo_hps_to_fpga_out_csr_readdata[9]                                                                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[0]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[0]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; aes_data_buffer[0]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[0]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; aes_data_buffer[100]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[100]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[100]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[100]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[101]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[101]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[101]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[101]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[102]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[102]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[102]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[102]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[103]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[103]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[103]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[103]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[104]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[104]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[104]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[104]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[105]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[105]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[105]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[105]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[106]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[106]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[106]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[106]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[107]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[107]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[107]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[107]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[108]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[108]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[108]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[108]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[109]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[109]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[109]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[109]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[10]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[10]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[10]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[10]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[110]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[110]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[110]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[110]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[111]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[111]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[111]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[111]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[112]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[112]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[112]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[112]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[113]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[113]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[113]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[113]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[114]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[114]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[114]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[114]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[115]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[115]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[115]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[115]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[116]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[116]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[116]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[116]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[117]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[117]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[117]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[117]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[118]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[118]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[118]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[118]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[119]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[119]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[119]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[119]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[11]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[11]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[11]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[11]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[120]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[120]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[120]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[120]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[121]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[121]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[121]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[121]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[122]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[122]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[122]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[122]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[123]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[123]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[123]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[123]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[124]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[124]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[124]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[124]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[125]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[125]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[125]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[125]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[126]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[126]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[126]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[126]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[127]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[127]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[127]                                                                                                                                                                                                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[127]                                                                                                                                                                                                                         ; N/A                                                                                      ;
; aes_data_buffer[12]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[12]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[12]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[12]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[13]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[13]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[13]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[13]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[14]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[14]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[14]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[14]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[15]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[15]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[15]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[15]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[16]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[16]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[16]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[16]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[17]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[17]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[17]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[17]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[18]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[18]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[18]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[18]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[19]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[19]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[19]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[19]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[1]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[1]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; aes_data_buffer[1]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[1]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; aes_data_buffer[20]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[20]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[20]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[20]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[21]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[21]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[21]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[21]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[22]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[22]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[22]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[22]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[23]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[23]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[23]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[23]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[24]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[24]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[24]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[24]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[25]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[25]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[25]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[25]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[26]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[26]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[26]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[26]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[27]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[27]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[27]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[27]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[28]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[28]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[28]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[28]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[29]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[29]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[29]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[29]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[2]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[2]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; aes_data_buffer[2]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[2]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; aes_data_buffer[30]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[30]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[30]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[30]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[31]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[31]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[31]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[31]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[32]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[32]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[32]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[32]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[33]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[33]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[33]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[33]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[34]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[34]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[34]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[34]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[35]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[35]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[35]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[35]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[36]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[36]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[36]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[36]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[37]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[37]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[37]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[37]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[38]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[38]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[38]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[38]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[39]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[39]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[39]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[39]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[3]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[3]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; aes_data_buffer[3]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[3]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; aes_data_buffer[40]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[40]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[40]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[40]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[41]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[41]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[41]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[41]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[42]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[42]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[42]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[42]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[43]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[43]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[43]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[43]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[44]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[44]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[44]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[44]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[45]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[45]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[45]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[45]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[46]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[46]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[46]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[46]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[47]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[47]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[47]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[47]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[48]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[48]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[48]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[48]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[49]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[49]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[49]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[49]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[4]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[4]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; aes_data_buffer[4]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[4]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; aes_data_buffer[50]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[50]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[50]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[50]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[51]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[51]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[51]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[51]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[52]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[52]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[52]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[52]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[53]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[53]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[53]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[53]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[54]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[54]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[54]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[54]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[55]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[55]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[55]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[55]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[56]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[56]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[56]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[56]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[57]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[57]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[57]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[57]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[58]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[58]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[58]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[58]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[59]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[59]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[59]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[59]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[5]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[5]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; aes_data_buffer[5]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[5]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; aes_data_buffer[60]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[60]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[60]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[60]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[61]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[61]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[61]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[61]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[62]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[62]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[62]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[62]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[63]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[63]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[63]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[63]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[64]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[64]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[64]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[64]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[65]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[65]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[65]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[65]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[66]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[66]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[66]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[66]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[67]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[67]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[67]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[67]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[68]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[68]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[68]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[68]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[69]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[69]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[69]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[69]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[6]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[6]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; aes_data_buffer[6]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[6]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; aes_data_buffer[70]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[70]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[70]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[70]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[71]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[71]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[71]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[71]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[72]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[72]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[72]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[72]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[73]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[73]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[73]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[73]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[74]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[74]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[74]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[74]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[75]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[75]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[75]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[75]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[76]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[76]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[76]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[76]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[77]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[77]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[77]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[77]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[78]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[78]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[78]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[78]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[79]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[79]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[79]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[79]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[7]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[7]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; aes_data_buffer[7]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[7]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; aes_data_buffer[80]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[80]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[80]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[80]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[81]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[81]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[81]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[81]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[82]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[82]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[82]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[82]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[83]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[83]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[83]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[83]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[84]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[84]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[84]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[84]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[85]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[85]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[85]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[85]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[86]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[86]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[86]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[86]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[87]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[87]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[87]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[87]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[88]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[88]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[88]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[88]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[89]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[89]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[89]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[89]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[8]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[8]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; aes_data_buffer[8]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[8]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; aes_data_buffer[90]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[90]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[90]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[90]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[91]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[91]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[91]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[91]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[92]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[92]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[92]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[92]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[93]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[93]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[93]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[93]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[94]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[94]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[94]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[94]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[95]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[95]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[95]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[95]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[96]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[96]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[96]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[96]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[97]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[97]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[97]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[97]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[98]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[98]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[98]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[98]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[99]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[99]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[99]                                                                                                                                                                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[99]                                                                                                                                                                                                                          ; N/A                                                                                      ;
; aes_data_buffer[9]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[9]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; aes_data_buffer[9]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_data_buffer[9]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; aes_in[0]                                                                                                                                                                                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[0]                                                                                                                                                                                                                                    ; N/A                                                                                      ;
; aes_in[0]                                                                                                                                                                                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[0]                                                                                                                                                                                                                                    ; N/A                                                                                      ;
; aes_in[100]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[100]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[100]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[100]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[101]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[101]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[101]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[101]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[102]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[102]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[102]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[102]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[103]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[103]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[103]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[103]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[104]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[104]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[104]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[104]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[105]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[105]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[105]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[105]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[106]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[106]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[106]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[106]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[107]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[107]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[107]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[107]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[108]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[108]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[108]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[108]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[109]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[109]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[109]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[109]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[10]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[10]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[10]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[10]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[110]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[110]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[110]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[110]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[111]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[111]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[111]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[111]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[112]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[112]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[112]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[112]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[113]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[113]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[113]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[113]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[114]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[114]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[114]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[114]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[115]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[115]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[115]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[115]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[116]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[116]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[116]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[116]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[117]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[117]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[117]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[117]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[118]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[118]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[118]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[118]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[119]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[119]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[119]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[119]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[11]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[11]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[11]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[11]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[120]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[120]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[120]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[120]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[121]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[121]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[121]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[121]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[122]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[122]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[122]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[122]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[123]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[123]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[123]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[123]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[124]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[124]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[124]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[124]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[125]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[125]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[125]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[125]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[126]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[126]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[126]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[126]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[127]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[127]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[127]                                                                                                                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[127]                                                                                                                                                                                                                                  ; N/A                                                                                      ;
; aes_in[12]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[12]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[12]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[12]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[13]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[13]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[13]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[13]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[14]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[14]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[14]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[14]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[15]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[15]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[15]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[15]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[16]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[16]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[16]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[16]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[17]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[17]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[17]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[17]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[18]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[18]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[18]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[18]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[19]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[19]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[19]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[19]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[1]                                                                                                                                                                                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[1]                                                                                                                                                                                                                                    ; N/A                                                                                      ;
; aes_in[1]                                                                                                                                                                                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[1]                                                                                                                                                                                                                                    ; N/A                                                                                      ;
; aes_in[20]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[20]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[20]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[20]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[21]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[21]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[21]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[21]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[22]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[22]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[22]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[22]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[23]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[23]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[23]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[23]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[24]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[24]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[24]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[24]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[25]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[25]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[25]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[25]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[26]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[26]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[26]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[26]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[27]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[27]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[27]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[27]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[28]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[28]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[28]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[28]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[29]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[29]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[29]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[29]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[2]                                                                                                                                                                                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[2]                                                                                                                                                                                                                                    ; N/A                                                                                      ;
; aes_in[2]                                                                                                                                                                                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[2]                                                                                                                                                                                                                                    ; N/A                                                                                      ;
; aes_in[30]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[30]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[30]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[30]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[31]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[31]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[31]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[31]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[32]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[32]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[32]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[32]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[33]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[33]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[33]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[33]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[34]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[34]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[34]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[34]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[35]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[35]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[35]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[35]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[36]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[36]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[36]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[36]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[37]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[37]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[37]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[37]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[38]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[38]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[38]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[38]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[39]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[39]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[39]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[39]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[3]                                                                                                                                                                                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[3]                                                                                                                                                                                                                                    ; N/A                                                                                      ;
; aes_in[3]                                                                                                                                                                                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[3]                                                                                                                                                                                                                                    ; N/A                                                                                      ;
; aes_in[40]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[40]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[40]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[40]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[41]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[41]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[41]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[41]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[42]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[42]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[42]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[42]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[43]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[43]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[43]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[43]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[44]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[44]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[44]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[44]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[45]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[45]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[45]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[45]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[46]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[46]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[46]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[46]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[47]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[47]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[47]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[47]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[48]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[48]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[48]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[48]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[49]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[49]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[49]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[49]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[4]                                                                                                                                                                                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[4]                                                                                                                                                                                                                                    ; N/A                                                                                      ;
; aes_in[4]                                                                                                                                                                                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[4]                                                                                                                                                                                                                                    ; N/A                                                                                      ;
; aes_in[50]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[50]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[50]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[50]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[51]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[51]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[51]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[51]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[52]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[52]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[52]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[52]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[53]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[53]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[53]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[53]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[54]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[54]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[54]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[54]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[55]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[55]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[55]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[55]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[56]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[56]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[56]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[56]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[57]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[57]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[57]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[57]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[58]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[58]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[58]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[58]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[59]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[59]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[59]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[59]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[5]                                                                                                                                                                                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[5]                                                                                                                                                                                                                                    ; N/A                                                                                      ;
; aes_in[5]                                                                                                                                                                                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[5]                                                                                                                                                                                                                                    ; N/A                                                                                      ;
; aes_in[60]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[60]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[60]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[60]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[61]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[61]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[61]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[61]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[62]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[62]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[62]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[62]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[63]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[63]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[63]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[63]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[64]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[64]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[64]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[64]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[65]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[65]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[65]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[65]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[66]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[66]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[66]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[66]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[67]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[67]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[67]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[67]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[68]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[68]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[68]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[68]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[69]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[69]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[69]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[69]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[6]                                                                                                                                                                                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[6]                                                                                                                                                                                                                                    ; N/A                                                                                      ;
; aes_in[6]                                                                                                                                                                                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[6]                                                                                                                                                                                                                                    ; N/A                                                                                      ;
; aes_in[70]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[70]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[70]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[70]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[71]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[71]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[71]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[71]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[72]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[72]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[72]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[72]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[73]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[73]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[73]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[73]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[74]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[74]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[74]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[74]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[75]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[75]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[75]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[75]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[76]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[76]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[76]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[76]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[77]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[77]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[77]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[77]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[78]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[78]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[78]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[78]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[79]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[79]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[79]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[79]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[7]                                                                                                                                                                                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[7]                                                                                                                                                                                                                                    ; N/A                                                                                      ;
; aes_in[7]                                                                                                                                                                                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[7]                                                                                                                                                                                                                                    ; N/A                                                                                      ;
; aes_in[80]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[80]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[80]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[80]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[81]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[81]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[81]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[81]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[82]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[82]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[82]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[82]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[83]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[83]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[83]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[83]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[84]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[84]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[84]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[84]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[85]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[85]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[85]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[85]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[86]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[86]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[86]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[86]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[87]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[87]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[87]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[87]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[88]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[88]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[88]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[88]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[89]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[89]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[89]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[89]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[8]                                                                                                                                                                                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[8]                                                                                                                                                                                                                                    ; N/A                                                                                      ;
; aes_in[8]                                                                                                                                                                                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[8]                                                                                                                                                                                                                                    ; N/A                                                                                      ;
; aes_in[90]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[90]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[90]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[90]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[91]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[91]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[91]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[91]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[92]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[92]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[92]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[92]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[93]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[93]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[93]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[93]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[94]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[94]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[94]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[94]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[95]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[95]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[95]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[95]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[96]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[96]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[96]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[96]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[97]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[97]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[97]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[97]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[98]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[98]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[98]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[98]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[99]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[99]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[99]                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[99]                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; aes_in[9]                                                                                                                                                                                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[9]                                                                                                                                                                                                                                    ; N/A                                                                                      ;
; aes_in[9]                                                                                                                                                                                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_in[9]                                                                                                                                                                                                                                    ; N/A                                                                                      ;
; aes_start                                                                                                                                                                                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_start                                                                                                                                                                                                                                    ; N/A                                                                                      ;
; aes_start                                                                                                                                                                                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_start                                                                                                                                                                                                                                    ; N/A                                                                                      ;
; auto_signaltap_1|gnd                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|gnd                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|gnd                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|gnd                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|gnd                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|gnd                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|gnd                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|gnd                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|gnd                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|gnd                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|gnd                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|gnd                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|gnd                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|gnd                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|gnd                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|gnd                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|gnd                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|vcc                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|vcc                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|vcc                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|vcc                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|vcc                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|vcc                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|vcc                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|vcc                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|vcc                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|vcc                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|vcc                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|vcc                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|vcc                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|vcc                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                          ; N/A                                                                                      ;
; auto_signaltap_1|vcc                                                                                                                                                                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                          ; N/A                                                                                      ;
; hps_to_fpga_out_csr_read                                                                                                                                                                                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hps_to_fpga_out_csr_read                                                                                                                                                                                                                     ; N/A                                                                                      ;
; hps_to_fpga_out_csr_read                                                                                                                                                                                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hps_to_fpga_out_csr_read                                                                                                                                                                                                                     ; N/A                                                                                      ;
; hps_to_fpga_read                                                                                                                                                                                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hps_to_fpga_read                                                                                                                                                                                                                             ; N/A                                                                                      ;
; hps_to_fpga_read                                                                                                                                                                                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hps_to_fpga_read                                                                                                                                                                                                                             ; N/A                                                                                      ;
; sram_address[0]                                                                                                                                                                                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_address[0]                                                                                                                                                                                                                              ; N/A                                                                                      ;
; sram_address[0]                                                                                                                                                                                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_address[0]                                                                                                                                                                                                                              ; N/A                                                                                      ;
; sram_address[1]                                                                                                                                                                                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_address[1]                                                                                                                                                                                                                              ; N/A                                                                                      ;
; sram_address[1]                                                                                                                                                                                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_address[1]                                                                                                                                                                                                                              ; N/A                                                                                      ;
; sram_address[2]                                                                                                                                                                                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_address[2]                                                                                                                                                                                                                              ; N/A                                                                                      ;
; sram_address[2]                                                                                                                                                                                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_address[2]                                                                                                                                                                                                                              ; N/A                                                                                      ;
; sram_address[3]                                                                                                                                                                                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sram_address[3]                                                                                                                                                                                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sram_address[4]                                                                                                                                                                                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sram_address[4]                                                                                                                                                                                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sram_address[5]                                                                                                                                                                                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sram_address[5]                                                                                                                                                                                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sram_address[6]                                                                                                                                                                                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sram_address[6]                                                                                                                                                                                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sram_address[7]                                                                                                                                                                                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sram_address[7]                                                                                                                                                                                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                          ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sram_write                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_write                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; sram_write                                                                                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_write                                                                                                                                                                                                                                   ; N/A                                                                                      ;
; sram_writedata[0]                                                                                                                                                                                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[0]                                                                                                                                                                                                                            ; N/A                                                                                      ;
; sram_writedata[0]                                                                                                                                                                                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[0]                                                                                                                                                                                                                            ; N/A                                                                                      ;
; sram_writedata[10]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[10]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[10]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[10]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[11]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[11]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[11]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[11]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[12]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[12]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[12]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[12]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[13]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[13]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[13]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[13]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[14]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[14]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[14]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[14]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[15]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[15]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[15]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[15]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[16]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[16]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[16]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[16]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[17]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[17]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[17]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[17]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[18]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[18]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[18]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[18]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[19]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[19]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[19]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[19]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[1]                                                                                                                                                                                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[1]                                                                                                                                                                                                                            ; N/A                                                                                      ;
; sram_writedata[1]                                                                                                                                                                                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[1]                                                                                                                                                                                                                            ; N/A                                                                                      ;
; sram_writedata[20]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[20]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[20]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[20]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[21]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[21]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[21]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[21]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[22]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[22]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[22]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[22]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[23]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[23]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[23]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[23]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[24]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[24]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[24]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[24]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[25]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[25]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[25]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[25]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[26]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[26]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[26]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[26]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[27]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[27]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[27]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[27]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[28]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[28]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[28]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[28]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[29]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[29]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[29]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[29]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[2]                                                                                                                                                                                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[2]                                                                                                                                                                                                                            ; N/A                                                                                      ;
; sram_writedata[2]                                                                                                                                                                                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[2]                                                                                                                                                                                                                            ; N/A                                                                                      ;
; sram_writedata[30]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[30]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[30]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[30]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[31]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[31]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[31]                                                                                                                                                                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[31]                                                                                                                                                                                                                           ; N/A                                                                                      ;
; sram_writedata[3]                                                                                                                                                                                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[3]                                                                                                                                                                                                                            ; N/A                                                                                      ;
; sram_writedata[3]                                                                                                                                                                                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[3]                                                                                                                                                                                                                            ; N/A                                                                                      ;
; sram_writedata[4]                                                                                                                                                                                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[4]                                                                                                                                                                                                                            ; N/A                                                                                      ;
; sram_writedata[4]                                                                                                                                                                                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[4]                                                                                                                                                                                                                            ; N/A                                                                                      ;
; sram_writedata[5]                                                                                                                                                                                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[5]                                                                                                                                                                                                                            ; N/A                                                                                      ;
; sram_writedata[5]                                                                                                                                                                                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[5]                                                                                                                                                                                                                            ; N/A                                                                                      ;
; sram_writedata[6]                                                                                                                                                                                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[6]                                                                                                                                                                                                                            ; N/A                                                                                      ;
; sram_writedata[6]                                                                                                                                                                                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[6]                                                                                                                                                                                                                            ; N/A                                                                                      ;
; sram_writedata[7]                                                                                                                                                                                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[7]                                                                                                                                                                                                                            ; N/A                                                                                      ;
; sram_writedata[7]                                                                                                                                                                                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[7]                                                                                                                                                                                                                            ; N/A                                                                                      ;
; sram_writedata[8]                                                                                                                                                                                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[8]                                                                                                                                                                                                                            ; N/A                                                                                      ;
; sram_writedata[8]                                                                                                                                                                                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[8]                                                                                                                                                                                                                            ; N/A                                                                                      ;
; sram_writedata[9]                                                                                                                                                                                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[9]                                                                                                                                                                                                                            ; N/A                                                                                      ;
; sram_writedata[9]                                                                                                                                                                                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; sram_writedata[9]                                                                                                                                                                                                                            ; N/A                                                                                      ;
; state[0]                                                                                                                                                                                                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; state[0]                                                                                                                                                                                                                                     ; N/A                                                                                      ;
; state[0]                                                                                                                                                                                                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; state[0]                                                                                                                                                                                                                                     ; N/A                                                                                      ;
; state[1]                                                                                                                                                                                                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; state[1]                                                                                                                                                                                                                                     ; N/A                                                                                      ;
; state[1]                                                                                                                                                                                                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; state[1]                                                                                                                                                                                                                                     ; N/A                                                                                      ;
; state[2]                                                                                                                                                                                                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; state[2]                                                                                                                                                                                                                                     ; N/A                                                                                      ;
; state[2]                                                                                                                                                                                                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; state[2]                                                                                                                                                                                                                                     ; N/A                                                                                      ;
; state[3]                                                                                                                                                                                                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; state[3]                                                                                                                                                                                                                                     ; N/A                                                                                      ;
; state[3]                                                                                                                                                                                                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; state[3]                                                                                                                                                                                                                                     ; N/A                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sat Dec 20 20:08:25 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Platform Designer system entity "Computer_System.qsys"
Info (12250): 2025.12.20.20:09:12 Progress: Loading AES128onSOC/Computer_System.qsys
Info (12250): 2025.12.20.20:09:14 Progress: Reading input file
Info (12250): 2025.12.20.20:09:14 Progress: Adding ARM_A9_HPS [altera_hps 24.1]
Info (12250): 2025.12.20.20:09:17 Progress: Parameterizing module ARM_A9_HPS
Info (12250): 2025.12.20.20:09:17 Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 24.1]
Info (12250): 2025.12.20.20:09:17 Progress: Parameterizing module Onchip_SRAM
Info (12250): 2025.12.20.20:09:17 Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Info (12250): 2025.12.20.20:09:18 Progress: Parameterizing module System_PLL
Info (12250): 2025.12.20.20:09:18 Progress: Adding clock_bridge_0 [altera_clock_bridge 24.1]
Info (12250): 2025.12.20.20:09:19 Progress: Parameterizing module clock_bridge_0
Info (12250): 2025.12.20.20:09:19 Progress: Adding fifo_HPS_to_FPGA [altera_avalon_fifo 24.1]
Info (12250): 2025.12.20.20:09:19 Progress: Parameterizing module fifo_HPS_to_FPGA
Info (12250): 2025.12.20.20:09:19 Progress: Adding pll_0 [altera_pll 24.1]
Info (12250): 2025.12.20.20:09:20 Progress: Parameterizing module pll_0
Info (12250): 2025.12.20.20:09:20 Progress: Building connections
Info (12250): 2025.12.20.20:09:20 Progress: Parameterizing connections
Info (12250): 2025.12.20.20:09:20 Progress: Validating
Info (12250): 2025.12.20.20:09:47 Progress: Done reading input file
Info (12250): Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning (12251): Computer_System.ARM_A9_HPS: HPS model no longer supports simulation for HPS FPGA Bridges.
Info (12250): Computer_System.System_PLL: Refclk Freq: 80.0
Info (12250): Computer_System.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info (12250): Computer_System.pll_0: Able to implement PLL with user settings
Warning (12251): Computer_System.: You have exported the interface fifo_HPS_to_FPGA.out but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out
Warning (12251): Computer_System.: You have exported the interface fifo_HPS_to_FPGA.out_csr but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out
Warning (12251): Computer_System.: You have exported the interface Onchip_SRAM.s1 but not its associated reset interface.  Export the driver(s) of Onchip_SRAM.reset1
Info (12250): Computer_System: Generating "Computer_System" for QUARTUS_SYNTH
Info (12250): Interconnect is inserted between master ARM_A9_HPS.h2f_lw_axi_master and slave fifo_HPS_to_FPGA.in_csr because the master is of type axi and the slave is of type avalon.
Info (12250): ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info (12250): ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning (12251): ARM_A9_HPS: HPS model no longer supports simulation for HPS FPGA Bridges.
Info (12250): ARM_A9_HPS: "Computer_System" instantiated altera_hps "ARM_A9_HPS"
Info (12250): Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'
Info (12250): Onchip_SRAM:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/quartus/bin64/perl/lib -I C:/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/quartus/sopc_builder/bin -I C:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/lamco/AppData/Local/Temp/alt0442_7239717010650380646.dir/0002_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/quartus --verilog --config=C:/Users/lamco/AppData/Local/Temp/alt0442_7239717010650380646.dir/0002_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl --do_build_sim=0}]
Info (12250): Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'
Info (12250): Onchip_SRAM: "Computer_System" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info (12250): System_PLL: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info (12250): Fifo_HPS_to_FPGA: Starting RTL generation for module 'Computer_System_fifo_HPS_to_FPGA'
Info (12250): Fifo_HPS_to_FPGA:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/quartus/bin64/perl/lib -I C:/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/quartus/sopc_builder/bin -I C:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=Computer_System_fifo_HPS_to_FPGA --dir=C:/Users/lamco/AppData/Local/Temp/alt0442_7239717010650380646.dir/0003_fifo_HPS_to_FPGA_gen/ --quartus_dir=C:/intelfpga_lite/quartus --verilog --config=C:/Users/lamco/AppData/Local/Temp/alt0442_7239717010650380646.dir/0003_fifo_HPS_to_FPGA_gen//Computer_System_fifo_HPS_to_FPGA_component_configuration.pl --do_build_sim=0}]
Info (12250): Fifo_HPS_to_FPGA: Done RTL generation for module 'Computer_System_fifo_HPS_to_FPGA'
Info (12250): Fifo_HPS_to_FPGA: "Computer_System" instantiated altera_avalon_fifo "fifo_HPS_to_FPGA"
Info (12250): Pll_0: "Computer_System" instantiated altera_pll "pll_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_1: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info (12250): Fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info (12250): Hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info (12250): Sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info (12250): Reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info (12250): Fifo_HPS_to_FPGA_in_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "fifo_HPS_to_FPGA_in_translator"
Info (12250): ARM_A9_HPS_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_axi_master_agent"
Info (12250): Fifo_HPS_to_FPGA_in_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "fifo_HPS_to_FPGA_in_agent"
Info (12250): Fifo_HPS_to_FPGA_in_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "fifo_HPS_to_FPGA_in_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): ARM_A9_HPS_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "ARM_A9_HPS_h2f_axi_master_wr_limiter"
Info (12250): Reusing file C:/AES128_SOC/AES128onSOC/db/ip/Computer_System/submodules/altera_avalon_sc_fifo.v
Info (12250): Fifo_HPS_to_FPGA_in_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "fifo_HPS_to_FPGA_in_burst_adapter"
Info (12250): Reusing file C:/AES128_SOC/AES128onSOC/db/ip/Computer_System/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/AES128_SOC/AES128onSOC/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/AES128_SOC/AES128onSOC/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info (12250): Cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file C:/AES128_SOC/AES128onSOC/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/AES128_SOC/AES128onSOC/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv
Info (12250): Border: "hps_io" instantiated altera_interface_generator "border"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Computer_System: Done "Computer_System" with 34 modules, 94 files
Info (12249): Finished elaborating Platform Designer system entity "Computer_System.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file shiftrow.sv
    Info (12023): Found entity 1: shiftrow File: C:/AES128_SOC/AES128onSOC/shiftrow.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sbox.sv
    Info (12023): Found entity 1: sbox File: C:/AES128_SOC/AES128onSOC/sbox.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mixcolumns_function.sv
    Info (12023): Found entity 1: MixColumns_function File: C:/AES128_SOC/AES128onSOC/MixColumns_function.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyexp_pipelined_10rounds.sv
    Info (12023): Found entity 1: KeyExp_Pipelined_10rounds File: C:/AES128_SOC/AES128onSOC/KeyExp_Pipelined_10rounds.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file aes1.sv
    Info (12023): Found entity 1: AES1 File: C:/AES128_SOC/AES128onSOC/AES1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aes0.sv
    Info (12023): Found entity 1: AES0 File: C:/AES128_SOC/AES128onSOC/AES0.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aes_pipeline_encryption.sv
    Info (12023): Found entity 1: AES_pipeline_Encryption File: C:/AES128_SOC/AES128onSOC/AES_pipeline_Encryption.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aes_lastround.sv
    Info (12023): Found entity 1: AES_lastround File: C:/AES128_SOC/AES128onSOC/AES_lastround.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aes_ctr_pipelined.sv
    Info (12023): Found entity 1: AES_CTR_pipelined File: C:/AES128_SOC/AES128onSOC/AES_CTR_pipelined.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/computer_system.v
    Info (12023): Found entity 1: Computer_System File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/Computer_System.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1 File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_rsp_mux File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_rsp_demux File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_cmd_mux File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_cmd_demux File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_002_default_decode File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_002 File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_default_decode File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0 File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_mux File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_demux File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_mux File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_demux File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_002 File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_default_decode File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_pll_0.v
    Info (12023): Found entity 1: Computer_System_pll_0 File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_pll_0.v Line: 2
Info (12021): Found 3 design units, including 3 entities, in source file computer_system/synthesis/submodules/computer_system_fifo_hps_to_fpga.v
    Info (12023): Found entity 1: Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_fifo_HPS_to_FPGA.v Line: 21
    Info (12023): Found entity 2: Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_fifo_HPS_to_FPGA.v Line: 113
    Info (12023): Found entity 3: Computer_System_fifo_HPS_to_FPGA File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_fifo_HPS_to_FPGA.v Line: 831
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll.v
    Info (12023): Found entity 1: Computer_System_System_PLL File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_System_PLL.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v
    Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_onchip_sram.v
    Info (12023): Found entity 1: Computer_System_Onchip_SRAM File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps.v
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS_hps_io File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv Line: 14
Warning (10335): Unrecognized synthesis attribute "keep_hierarchy" at DE1_SoC_Computer.v(399) File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 399
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_computer.v
    Info (12023): Found entity 1: DE1_SoC_Computer File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file hex_decoder.v
    Info (12023): Found entity 1: HexDigit File: C:/AES128_SOC/AES128onSOC/hex_decoder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file customtrigger_makebyme.v
    Info (12023): Found entity 1: customtrigger_makebyme File: C:/AES128_SOC/AES128onSOC/customtrigger_makebyme.v Line: 1
Warning (12019): Can't analyze file -- file customtrigger_2_makebyme.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file custom_trigger_statecheck.v
    Info (12023): Found entity 1: custom_trigger_statecheck File: C:/AES128_SOC/AES128onSOC/custom_trigger_statecheck.v Line: 1
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/computer_system.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/Computer_System.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/computer_system.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_arm_a9_hps.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_arm_a9_hps.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io_border.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io_border.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_onchip_sram.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_onchip_sram.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_system_pll.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_system_pll.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_system_pll_sys_pll.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_system_pll_sys_pll.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_fifo_hps_to_fpga.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_fifo_HPS_to_FPGA.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_fifo_hps_to_fpga.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_demux.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_demux.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_mux.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_mux.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_002.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_002.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_demux.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_demux.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_mux.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_mux.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/computer_system_pll_0.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_pll_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/computer_system_pll_0.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_avalon_sc_fifo.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_avalon_sc_fifo.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_avalon_st_pipeline_base.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_pipeline_base.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_avalon_st_pipeline_stage.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_pipeline_stage.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_default_burst_converter.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_default_burst_converter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_default_burst_converter.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_incr_burst_converter.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_incr_burst_converter.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_mem_if_dll_cyclonev.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_mem_if_dll_cyclonev.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_mem_if_hhp_qseq_synth_top.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_mem_if_oct_cyclonev.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_mem_if_oct_cyclonev.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_merlin_address_alignment.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_merlin_address_alignment.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_merlin_arbitrator.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_merlin_axi_master_ni.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_merlin_axi_master_ni.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_merlin_burst_adapter.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_adapter.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_adapter_uncmpr.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_uncompressor.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_merlin_slave_agent.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_merlin_slave_agent.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_merlin_slave_translator.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_merlin_slave_translator.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_merlin_traffic_limiter.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_merlin_traffic_limiter.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_reset_controller.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_reset_controller.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_reset_synchronizer.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_reset_synchronizer.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_up_avalon_reset_from_locked_signal.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_up_avalon_reset_from_locked_signal.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/altera_wrap_burst_converter.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/altera_wrap_burst_converter.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/hps_sdram.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/hps_sdram.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/hps_sdram_p0.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/hps_sdram_p0_acv_ldc.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_acv_ldc.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/hps_sdram_p0_altdqdqs.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_altdqdqs.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/hps_sdram_p0_clock_pair_generator.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_clock_pair_generator.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/hps_sdram_p0_generic_ddio.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_generic_ddio.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/hps_sdram_p0_iss_probe.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_iss_probe.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/hps_sdram_p0_phy_csr.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_phy_csr.sv
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/hps_sdram_p0_reset.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_reset.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/hps_sdram_p0_reset_sync.v" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_reset_sync.v
Info (15248): File "c:/aes128_soc/aes128onsoc/db/ip/computer_system/submodules/hps_sdram_pll.sv" is a duplicate of already analyzed file "C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_pll.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/computer_system/submodules/hps_sdram_pll.sv
Warning (10236): Verilog HDL Implicit Net warning at AES_CTR_pipelined.sv(34): created implicit net for "counter_debug" File: C:/AES128_SOC/AES128onSOC/AES_CTR_pipelined.sv Line: 34
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "DE1_SoC_Computer" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.v(401): object "state_key" assigned a value but never read File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 401
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.v(441): object "key_valid" assigned a value but never read File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 441
Warning (10034): Output port "DRAM_ADDR" at DE1_SoC_Computer.v(211) has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 211
Warning (10034): Output port "DRAM_BA" at DE1_SoC_Computer.v(212) has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 212
Warning (10034): Output port "HEX0" at DE1_SoC_Computer.v(232) has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 232
Warning (10034): Output port "HEX1" at DE1_SoC_Computer.v(233) has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 233
Warning (10034): Output port "HEX2" at DE1_SoC_Computer.v(234) has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 234
Warning (10034): Output port "HEX3" at DE1_SoC_Computer.v(235) has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 235
Warning (10034): Output port "HEX4" at DE1_SoC_Computer.v(236) has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 236
Warning (10034): Output port "HEX5" at DE1_SoC_Computer.v(237) has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 237
Warning (10034): Output port "LEDR" at DE1_SoC_Computer.v(247) has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 247
Warning (10034): Output port "DRAM_CAS_N" at DE1_SoC_Computer.v(213) has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 213
Warning (10034): Output port "DRAM_CKE" at DE1_SoC_Computer.v(214) has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 214
Warning (10034): Output port "DRAM_CLK" at DE1_SoC_Computer.v(215) has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 215
Warning (10034): Output port "DRAM_CS_N" at DE1_SoC_Computer.v(216) has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 216
Warning (10034): Output port "DRAM_LDQM" at DE1_SoC_Computer.v(218) has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 218
Warning (10034): Output port "DRAM_RAS_N" at DE1_SoC_Computer.v(219) has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 219
Warning (10034): Output port "DRAM_UDQM" at DE1_SoC_Computer.v(220) has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 220
Warning (10034): Output port "DRAM_WE_N" at DE1_SoC_Computer.v(221) has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 221
Info (12128): Elaborating entity "AES_CTR_pipelined" for hierarchy "AES_CTR_pipelined:aes_instance" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 591
Warning (10036): Verilog HDL or VHDL warning at AES_CTR_pipelined.sv(34): object "counter_debug" assigned a value but never read File: C:/AES128_SOC/AES128onSOC/AES_CTR_pipelined.sv Line: 34
Warning (10230): Verilog HDL assignment warning at AES_CTR_pipelined.sv(34): truncated value with size 128 to match size of target (1) File: C:/AES128_SOC/AES128onSOC/AES_CTR_pipelined.sv Line: 34
Info (12128): Elaborating entity "AES_pipeline_Encryption" for hierarchy "AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes" File: C:/AES128_SOC/AES128onSOC/AES_CTR_pipelined.sv Line: 67
Info (12128): Elaborating entity "KeyExp_Pipelined_10rounds" for hierarchy "AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|KeyExp_Pipelined_10rounds:u_keyexp" File: C:/AES128_SOC/AES128onSOC/AES_pipeline_Encryption.sv Line: 26
Warning (10230): Verilog HDL assignment warning at KeyExp_Pipelined_10rounds.sv(170): truncated value with size 32 to match size of target (4) File: C:/AES128_SOC/AES128onSOC/KeyExp_Pipelined_10rounds.sv Line: 170
Info (12128): Elaborating entity "AES0" for hierarchy "AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES0:r0" File: C:/AES128_SOC/AES128onSOC/AES_pipeline_Encryption.sv Line: 29
Info (12128): Elaborating entity "AES1" for hierarchy "AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r1" File: C:/AES128_SOC/AES128onSOC/AES_pipeline_Encryption.sv Line: 35
Info (12128): Elaborating entity "sbox" for hierarchy "AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[0].u_sbox" File: C:/AES128_SOC/AES128onSOC/AES1.sv Line: 21
Warning (10030): Net "sbox_table.data_a" at sbox.sv(22) has no driver or initial value, using a default initial value '0' File: C:/AES128_SOC/AES128onSOC/sbox.sv Line: 22
Warning (10030): Net "sbox_table.waddr_a" at sbox.sv(22) has no driver or initial value, using a default initial value '0' File: C:/AES128_SOC/AES128onSOC/sbox.sv Line: 22
Warning (10030): Net "sbox_table.we_a" at sbox.sv(22) has no driver or initial value, using a default initial value '0' File: C:/AES128_SOC/AES128onSOC/sbox.sv Line: 22
Info (12128): Elaborating entity "shiftrow" for hierarchy "AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r1|shiftrow:u_shift" File: C:/AES128_SOC/AES128onSOC/AES1.sv Line: 29
Info (12128): Elaborating entity "MixColumns_function" for hierarchy "AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES1:r1|MixColumns_function:u_mix" File: C:/AES128_SOC/AES128onSOC/AES1.sv Line: 35
Info (12128): Elaborating entity "AES_lastround" for hierarchy "AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|AES_lastround:rlast" File: C:/AES128_SOC/AES128onSOC/AES_pipeline_Encryption.sv Line: 51
Info (12128): Elaborating entity "Computer_System" for hierarchy "Computer_System:The_System" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 740
Info (12128): Elaborating entity "Computer_System_ARM_A9_HPS" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/Computer_System.v Line: 391
Info (12128): Elaborating entity "Computer_System_ARM_A9_HPS_fpga_interfaces" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v Line: 342
Info (12128): Elaborating entity "Computer_System_ARM_A9_HPS_hps_io" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v Line: 417
Info (12128): Elaborating entity "Computer_System_ARM_A9_HPS_hps_io_border" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v Line: 157
Info (12128): Elaborating entity "hps_sdram" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv Line: 461
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: C:/AES128_SOC/AES128onSOC/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/intelfpga_lite/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "Computer_System_Onchip_SRAM" for hierarchy "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/Computer_System.v Line: 415
Info (12128): Elaborating entity "altsyncram" for hierarchy "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v Line: 98
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v Line: 98
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram" with the following parameter: File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "256"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1k52.tdf
    Info (12023): Found entity 1: altsyncram_1k52 File: C:/AES128_SOC/AES128onSOC/db/altsyncram_1k52.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1k52" for hierarchy "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated" File: c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Computer_System_System_PLL" for hierarchy "Computer_System:The_System|Computer_System_System_PLL:system_pll" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/Computer_System.v Line: 423
Info (12128): Elaborating entity "Computer_System_System_PLL_sys_pll" for hierarchy "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_System_PLL.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v Line: 88
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "80.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "160.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "160.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-2994 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "Computer_System:The_System|Computer_System_System_PLL:system_pll|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_System_PLL.v Line: 30
Info (12128): Elaborating entity "Computer_System_fifo_HPS_to_FPGA" for hierarchy "Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/Computer_System.v Line: 446
Info (12128): Elaborating entity "Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls" for hierarchy "Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_fifo_HPS_to_FPGA.v Line: 916
Info (12128): Elaborating entity "Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo" for hierarchy "Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_fifo_HPS_to_FPGA.v Line: 284
Info (12128): Elaborating entity "dcfifo" for hierarchy "Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_fifo_HPS_to_FPGA.v Line: 82
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_fifo_HPS_to_FPGA.v Line: 82
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" with the following parameter: File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_fifo_HPS_to_FPGA.v Line: 82
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "CYCLONEV"
    Info (12134): Parameter "lpm_hint" = "DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_k482.tdf
    Info (12023): Found entity 1: dcfifo_k482 File: C:/AES128_SOC/AES128onSOC/db/dcfifo_k482.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_k482" for hierarchy "Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated" File: c:/intelfpga_lite/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf
    Info (12023): Found entity 1: a_gray2bin_g9b File: C:/AES128_SOC/AES128onSOC/db/a_gray2bin_g9b.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_g9b" for hierarchy "Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin" File: C:/AES128_SOC/AES128onSOC/db/dcfifo_k482.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf
    Info (12023): Found entity 1: a_graycounter_fu6 File: C:/AES128_SOC/AES128onSOC/db/a_graycounter_fu6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_fu6" for hierarchy "Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|a_graycounter_fu6:rdptr_g1p" File: C:/AES128_SOC/AES128onSOC/db/dcfifo_k482.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf
    Info (12023): Found entity 1: a_graycounter_bcc File: C:/AES128_SOC/AES128onSOC/db/a_graycounter_bcc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_bcc" for hierarchy "Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|a_graycounter_bcc:wrptr_g1p" File: C:/AES128_SOC/AES128onSOC/db/dcfifo_k482.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_26d1.tdf
    Info (12023): Found entity 1: altsyncram_26d1 File: C:/AES128_SOC/AES128onSOC/db/altsyncram_26d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_26d1" for hierarchy "Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|altsyncram_26d1:fifo_ram" File: C:/AES128_SOC/AES128onSOC/db/dcfifo_k482.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/AES128_SOC/AES128onSOC/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_3dc:rdaclr" File: C:/AES128_SOC/AES128onSOC/db/dcfifo_k482.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: C:/AES128_SOC/AES128onSOC/db/dffpipe_gd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|dffpipe_gd9:rs_brp" File: C:/AES128_SOC/AES128onSOC/db/dcfifo_k482.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2ol File: C:/AES128_SOC/AES128onSOC/db/alt_synch_pipe_2ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_2ol" for hierarchy "Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp" File: C:/AES128_SOC/AES128onSOC/db/dcfifo_k482.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9 File: C:/AES128_SOC/AES128onSOC/db/dffpipe_jd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe7" File: C:/AES128_SOC/AES128onSOC/db/alt_synch_pipe_2ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_3ol File: C:/AES128_SOC/AES128onSOC/db/alt_synch_pipe_3ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_3ol" for hierarchy "Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp" File: C:/AES128_SOC/AES128onSOC/db/dcfifo_k482.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info (12023): Found entity 1: dffpipe_kd9 File: C:/AES128_SOC/AES128onSOC/db/dffpipe_kd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_kd9" for hierarchy "Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10" File: C:/AES128_SOC/AES128onSOC/db/alt_synch_pipe_3ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf
    Info (12023): Found entity 1: cmpr_1v5 File: C:/AES128_SOC/AES128onSOC/db/cmpr_1v5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_1v5" for hierarchy "Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_k482:auto_generated|cmpr_1v5:rdempty_eq_comp" File: C:/AES128_SOC/AES128onSOC/db/dcfifo_k482.tdf Line: 87
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_fifo_HPS_to_FPGA.v Line: 292
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_fifo_HPS_to_FPGA.v Line: 292
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_fifo_HPS_to_FPGA:fifo_hps_to_fpga|Computer_System_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i" with the following parameter: File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_fifo_HPS_to_FPGA.v Line: 292
    Info (12134): Parameter "depth" = "4"
Info (12128): Elaborating entity "Computer_System_pll_0" for hierarchy "Computer_System:The_System|Computer_System_pll_0:pll_0" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/Computer_System.v Line: 453
Info (12128): Elaborating entity "altera_pll" for hierarchy "Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_pll_0.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_pll_0.v Line: 85
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_pll_0.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "80.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/Computer_System.v Line: 505
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 338
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 402
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 530
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 614
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 655
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 696
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_router" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 878
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_router_default_decode" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv Line: 185
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_router_002" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_002" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 910
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_router_002_default_decode" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_002|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 976
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 1076
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_cmd_demux" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 1149
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_cmd_mux" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 1195
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_rsp_demux" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 1241
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_rsp_mux" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 1287
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_avalon_st_adapter" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 1339
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "Computer_System_mm_interconnect_1" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/Computer_System.v Line: 552
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 231
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 359
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 443
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 484
Info (12128): Elaborating entity "Computer_System_mm_interconnect_1_router" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 541
Info (12128): Elaborating entity "Computer_System_mm_interconnect_1_router_default_decode" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "Computer_System_mm_interconnect_1_router_002" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router_002:router_002" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 573
Info (12128): Elaborating entity "Computer_System_mm_interconnect_1_router_002_default_decode" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router_002:router_002|Computer_System_mm_interconnect_1_router_002_default_decode:the_default_decode" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 623
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "Computer_System_mm_interconnect_1_cmd_demux" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 640
Info (12128): Elaborating entity "Computer_System_mm_interconnect_1_cmd_mux" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 680
Info (12128): Elaborating entity "Computer_System_mm_interconnect_1_rsp_demux" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 703
Info (12128): Elaborating entity "Computer_System_mm_interconnect_1_rsp_mux" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 720
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Computer_System:The_System|altera_reset_controller:rst_controller" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/Computer_System.v Line: 615
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Computer_System:The_System|altera_reset_controller:rst_controller_002" File: C:/AES128_SOC/AES128onSOC/Computer_System/synthesis/Computer_System.v Line: 741
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ll84.tdf
    Info (12023): Found entity 1: altsyncram_ll84 File: C:/AES128_SOC/AES128onSOC/db/altsyncram_ll84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7nc.tdf
    Info (12023): Found entity 1: mux_7nc File: C:/AES128_SOC/AES128onSOC/db/mux_7nc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_mpf.tdf
    Info (12023): Found entity 1: decode_mpf File: C:/AES128_SOC/AES128onSOC/db/decode_mpf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2bi.tdf
    Info (12023): Found entity 1: cntr_2bi File: C:/AES128_SOC/AES128onSOC/db/cntr_2bi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf
    Info (12023): Found entity 1: cmpr_h9c File: C:/AES128_SOC/AES128onSOC/db/cmpr_h9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf
    Info (12023): Found entity 1: cntr_a2j File: C:/AES128_SOC/AES128onSOC/db/cntr_a2j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf
    Info (12023): Found entity 1: cntr_69i File: C:/AES128_SOC/AES128onSOC/db/cntr_69i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/AES128_SOC/AES128onSOC/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cti.tdf
    Info (12023): Found entity 1: cntr_cti File: C:/AES128_SOC/AES128onSOC/db/cntr_cti.tdf Line: 26
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_1"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.12.20.20:12:53 Progress: Loading sldc8888fe3/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/AES128_SOC/AES128onSOC/db/ip/sldc8888fe3/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/AES128_SOC/AES128onSOC/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/AES128_SOC/AES128onSOC/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/AES128_SOC/AES128onSOC/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/AES128_SOC/AES128onSOC/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/AES128_SOC/AES128onSOC/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/AES128_SOC/AES128onSOC/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]" File: c:/intelfpga_lite/quartus/libraries/megafunctions/altera_pll.v Line: 749
Info (276014): Found 4 instances of uninferred RAM logic
    Info (276007): RAM logic "AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|KeyExp_Pipelined_10rounds:u_keyexp|Ram0" is uninferred due to asynchronous read logic File: C:/AES128_SOC/AES128onSOC/KeyExp_Pipelined_10rounds.sv Line: 48
    Info (276007): RAM logic "AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|KeyExp_Pipelined_10rounds:u_keyexp|Ram1" is uninferred due to asynchronous read logic File: C:/AES128_SOC/AES128onSOC/KeyExp_Pipelined_10rounds.sv Line: 48
    Info (276007): RAM logic "AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|KeyExp_Pipelined_10rounds:u_keyexp|Ram2" is uninferred due to asynchronous read logic File: C:/AES128_SOC/AES128onSOC/KeyExp_Pipelined_10rounds.sv Line: 48
    Info (276007): RAM logic "AES_CTR_pipelined:aes_instance|AES_pipeline_Encryption:u_aes|KeyExp_Pipelined_10rounds:u_keyexp|Ram3" is uninferred due to asynchronous read logic File: C:/AES128_SOC/AES128onSOC/KeyExp_Pipelined_10rounds.sv Line: 48
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "AES_CTR_pipelined:aes_instance|valid_pipe_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 12
        Info (286033): Parameter WIDTH set to 129
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "AES_CTR_pipelined:aes_instance|altshift_taps:valid_pipe_rtl_0"
Info (12133): Instantiated megafunction "AES_CTR_pipelined:aes_instance|altshift_taps:valid_pipe_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "12"
    Info (12134): Parameter "WIDTH" = "129"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_4gv.tdf
    Info (12023): Found entity 1: shift_taps_4gv File: C:/AES128_SOC/AES128onSOC/db/shift_taps_4gv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vlc1.tdf
    Info (12023): Found entity 1: altsyncram_vlc1 File: C:/AES128_SOC/AES128onSOC/db/altsyncram_vlc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ijf.tdf
    Info (12023): Found entity 1: cntr_ijf File: C:/AES128_SOC/AES128onSOC/db/cntr_ijf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/AES128_SOC/AES128onSOC/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u2h.tdf
    Info (12023): Found entity 1: cntr_u2h File: C:/AES128_SOC/AES128onSOC/db/cntr_u2h.tdf Line: 28
Warning (12241): 35 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 217
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 217
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 217
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 217
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 217
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 217
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 217
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 217
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 217
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 217
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 217
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 217
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 217
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 217
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 217
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 217
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 228
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 229
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 291
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 292
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 292
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 292
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 292
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 293
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 293
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 293
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 293
    Warning (13010): Node "HPS_ENET_INT_N~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 302
    Warning (13010): Node "HPS_ENET_MDIO~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 304
    Warning (13010): Node "HPS_FLASH_DATA[0]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 312
    Warning (13010): Node "HPS_FLASH_DATA[1]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 312
    Warning (13010): Node "HPS_FLASH_DATA[2]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 312
    Warning (13010): Node "HPS_FLASH_DATA[3]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 312
    Warning (13010): Node "HPS_GSENSOR_INT~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 317
    Warning (13010): Node "HPS_GPIO[0]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 320
    Warning (13010): Node "HPS_GPIO[1]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 320
    Warning (13010): Node "HPS_I2C_CONTROL~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 323
    Warning (13010): Node "HPS_I2C1_SCLK~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 324
    Warning (13010): Node "HPS_I2C1_SDAT~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 325
    Warning (13010): Node "HPS_I2C2_SCLK~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 326
    Warning (13010): Node "HPS_I2C2_SDAT~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 327
    Warning (13010): Node "HPS_KEY~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 330
    Warning (13010): Node "HPS_LED~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 333
    Warning (13010): Node "HPS_SD_CMD~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 337
    Warning (13010): Node "HPS_SD_DATA[0]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 338
    Warning (13010): Node "HPS_SD_DATA[1]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 338
    Warning (13010): Node "HPS_SD_DATA[2]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 338
    Warning (13010): Node "HPS_SD_DATA[3]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 338
    Warning (13010): Node "HPS_SPIM_SS~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 344
    Warning (13010): Node "HPS_CONV_USB_N~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 351
    Warning (13010): Node "HPS_USB_DATA[0]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 353
    Warning (13010): Node "HPS_USB_DATA[1]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 353
    Warning (13010): Node "HPS_USB_DATA[2]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 353
    Warning (13010): Node "HPS_USB_DATA[3]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 353
    Warning (13010): Node "HPS_USB_DATA[4]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 353
    Warning (13010): Node "HPS_USB_DATA[5]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 353
    Warning (13010): Node "HPS_USB_DATA[6]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 353
    Warning (13010): Node "HPS_USB_DATA[7]~synth" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 353
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 211
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 211
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 211
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 211
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 211
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 211
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 211
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 211
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 211
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 211
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 211
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 211
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 211
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 212
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 212
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 213
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 214
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 215
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 216
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 218
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 219
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 220
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 221
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 232
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 232
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 232
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 232
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 232
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 232
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 232
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 233
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 233
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 233
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 233
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 233
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 233
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 233
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 234
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 234
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 234
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 234
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 234
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 234
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 234
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 235
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 235
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 235
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 235
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 235
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 235
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 235
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 236
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 236
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 236
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 236
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 236
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 236
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 236
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 237
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 237
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 237
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 237
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 237
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 237
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 237
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 247
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 247
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 247
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 247
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 247
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 247
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 247
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 247
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 247
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 247
Info (17049): 261 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_1" to 759 of its 769 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 10 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 23 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 192
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 193
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 194
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 244
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 244
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 244
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 257
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 257
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 257
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 257
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 257
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 257
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 257
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 257
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 257
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.v Line: 257
Info (21057): Implemented 23118 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 33 input pins
    Info (21059): Implemented 121 output pins
    Info (21060): Implemented 159 bidirectional pins
    Info (21061): Implemented 21591 logic cells
    Info (21064): Implemented 561 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 317 warnings
    Info: Peak virtual memory: 5344 megabytes
    Info: Processing ended: Sat Dec 20 20:14:52 2025
    Info: Elapsed time: 00:06:27
    Info: Total CPU time (on all processors): 00:07:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/AES128_SOC/AES128onSOC/DE1_SoC_Computer.map.smsg.


