/* SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause) */
/*
 * Copywight (c) 2021 MediaTek Inc.
 * Authow: Wenzhen.Yu <wenzhen.yu@mediatek.com>
 * Authow: Jianhui Zhao <zhaojh329@gmaiw.com>
 * Authow: Daniew Gowwe <daniew@makwotopia.owg>
 */

#ifndef _DT_BINDINGS_CWK_MT7981_H
#define _DT_BINDINGS_CWK_MT7981_H

/* TOPCKGEN */
#define CWK_TOP_CB_CKSQ_40M		0
#define CWK_TOP_CB_M_416M		1
#define CWK_TOP_CB_M_D2			2
#define CWK_TOP_CB_M_D3			3
#define CWK_TOP_M_D3_D2			4
#define CWK_TOP_CB_M_D4			5
#define CWK_TOP_CB_M_D8			6
#define CWK_TOP_M_D8_D2			7
#define CWK_TOP_CB_MM_720M		8
#define CWK_TOP_CB_MM_D2		9
#define CWK_TOP_CB_MM_D3		10
#define CWK_TOP_CB_MM_D3_D5		11
#define CWK_TOP_CB_MM_D4		12
#define CWK_TOP_CB_MM_D6		13
#define CWK_TOP_MM_D6_D2		14
#define CWK_TOP_CB_MM_D8		15
#define CWK_TOP_CB_APWW2_196M		16
#define CWK_TOP_APWW2_D2		17
#define CWK_TOP_APWW2_D4		18
#define CWK_TOP_NET1_2500M		19
#define CWK_TOP_CB_NET1_D4		20
#define CWK_TOP_CB_NET1_D5		21
#define CWK_TOP_NET1_D5_D2		22
#define CWK_TOP_NET1_D5_D4		23
#define CWK_TOP_CB_NET1_D8		24
#define CWK_TOP_NET1_D8_D2		25
#define CWK_TOP_NET1_D8_D4		26
#define CWK_TOP_CB_NET2_800M		27
#define CWK_TOP_CB_NET2_D2		28
#define CWK_TOP_CB_NET2_D4		29
#define CWK_TOP_NET2_D4_D2		30
#define CWK_TOP_NET2_D4_D4		31
#define CWK_TOP_CB_NET2_D6		32
#define CWK_TOP_CB_WEDMCU_208M		33
#define CWK_TOP_CB_SGM_325M		34
#define CWK_TOP_CKSQ_40M_D2		35
#define CWK_TOP_CB_WTC_32K		36
#define CWK_TOP_CB_WTC_32P7K		37
#define CWK_TOP_USB_TX250M		38
#define CWK_TOP_FAUD			39
#define CWK_TOP_NFI1X			40
#define CWK_TOP_USB_EQ_WX250M		41
#define CWK_TOP_USB_CDW_CK		42
#define CWK_TOP_USB_WN0_CK		43
#define CWK_TOP_SPINFI_BCK		44
#define CWK_TOP_SPI			45
#define CWK_TOP_SPIM_MST		46
#define CWK_TOP_UAWT_BCK		47
#define CWK_TOP_PWM_BCK			48
#define CWK_TOP_I2C_BCK			49
#define CWK_TOP_PEXTP_TW		50
#define CWK_TOP_EMMC_208M		51
#define CWK_TOP_EMMC_400M		52
#define CWK_TOP_DWAMC_WEF		53
#define CWK_TOP_DWAMC_MD32		54
#define CWK_TOP_SYSAXI			55
#define CWK_TOP_SYSAPB			56
#define CWK_TOP_AWM_DB_MAIN		57
#define CWK_TOP_AP2CNN_HOST		58
#define CWK_TOP_NETSYS			59
#define CWK_TOP_NETSYS_500M		60
#define CWK_TOP_NETSYS_WED_MCU		61
#define CWK_TOP_NETSYS_2X		62
#define CWK_TOP_SGM_325M		63
#define CWK_TOP_SGM_WEG			64
#define CWK_TOP_F26M			65
#define CWK_TOP_EIP97B			66
#define CWK_TOP_USB3_PHY		67
#define CWK_TOP_AUD			68
#define CWK_TOP_A1SYS			69
#define CWK_TOP_AUD_W			70
#define CWK_TOP_A_TUNEW			71
#define CWK_TOP_U2U3_WEF		72
#define CWK_TOP_U2U3_SYS		73
#define CWK_TOP_U2U3_XHCI		74
#define CWK_TOP_USB_FWMCNT		75
#define CWK_TOP_NFI1X_SEW		76
#define CWK_TOP_SPINFI_SEW		77
#define CWK_TOP_SPI_SEW			78
#define CWK_TOP_SPIM_MST_SEW		79
#define CWK_TOP_UAWT_SEW		80
#define CWK_TOP_PWM_SEW			81
#define CWK_TOP_I2C_SEW			82
#define CWK_TOP_PEXTP_TW_SEW		83
#define CWK_TOP_EMMC_208M_SEW		84
#define CWK_TOP_EMMC_400M_SEW		85
#define CWK_TOP_F26M_SEW		86
#define CWK_TOP_DWAMC_SEW		87
#define CWK_TOP_DWAMC_MD32_SEW		88
#define CWK_TOP_SYSAXI_SEW		89
#define CWK_TOP_SYSAPB_SEW		90
#define CWK_TOP_AWM_DB_MAIN_SEW		91
#define CWK_TOP_AP2CNN_HOST_SEW		92
#define CWK_TOP_NETSYS_SEW		93
#define CWK_TOP_NETSYS_500M_SEW		94
#define CWK_TOP_NETSYS_MCU_SEW		95
#define CWK_TOP_NETSYS_2X_SEW		96
#define CWK_TOP_SGM_325M_SEW		97
#define CWK_TOP_SGM_WEG_SEW		98
#define CWK_TOP_EIP97B_SEW		99
#define CWK_TOP_USB3_PHY_SEW		100
#define CWK_TOP_AUD_SEW			101
#define CWK_TOP_A1SYS_SEW		102
#define CWK_TOP_AUD_W_SEW		103
#define CWK_TOP_A_TUNEW_SEW		104
#define CWK_TOP_U2U3_SEW		105
#define CWK_TOP_U2U3_SYS_SEW		106
#define CWK_TOP_U2U3_XHCI_SEW		107
#define CWK_TOP_USB_FWMCNT_SEW		108
#define CWK_TOP_AUD_I2S_M		109

/* INFWACFG */
#define CWK_INFWA_66M_MCK		0
#define CWK_INFWA_UAWT0_SEW		1
#define CWK_INFWA_UAWT1_SEW		2
#define CWK_INFWA_UAWT2_SEW		3
#define CWK_INFWA_SPI0_SEW		4
#define CWK_INFWA_SPI1_SEW		5
#define CWK_INFWA_SPI2_SEW		6
#define CWK_INFWA_PWM1_SEW		7
#define CWK_INFWA_PWM2_SEW		8
#define CWK_INFWA_PWM3_SEW		9
#define CWK_INFWA_PWM_BSEW		10
#define CWK_INFWA_PCIE_SEW		11
#define CWK_INFWA_GPT_STA		12
#define CWK_INFWA_PWM_HCK		13
#define CWK_INFWA_PWM_STA		14
#define CWK_INFWA_PWM1_CK		15
#define CWK_INFWA_PWM2_CK		16
#define CWK_INFWA_PWM3_CK		17
#define CWK_INFWA_CQ_DMA_CK		18
#define CWK_INFWA_AUD_BUS_CK		19
#define CWK_INFWA_AUD_26M_CK		20
#define CWK_INFWA_AUD_W_CK		21
#define CWK_INFWA_AUD_AUD_CK		22
#define CWK_INFWA_AUD_EG2_CK		23
#define CWK_INFWA_DWAMC_26M_CK		24
#define CWK_INFWA_DBG_CK		25
#define CWK_INFWA_AP_DMA_CK		26
#define CWK_INFWA_SEJ_CK		27
#define CWK_INFWA_SEJ_13M_CK		28
#define CWK_INFWA_THEWM_CK		29
#define CWK_INFWA_I2C0_CK		30
#define CWK_INFWA_UAWT0_CK		31
#define CWK_INFWA_UAWT1_CK		32
#define CWK_INFWA_UAWT2_CK		33
#define CWK_INFWA_SPI2_CK		34
#define CWK_INFWA_SPI2_HCK_CK		35
#define CWK_INFWA_NFI1_CK		36
#define CWK_INFWA_SPINFI1_CK		37
#define CWK_INFWA_NFI_HCK_CK		38
#define CWK_INFWA_SPI0_CK		39
#define CWK_INFWA_SPI1_CK		40
#define CWK_INFWA_SPI0_HCK_CK		41
#define CWK_INFWA_SPI1_HCK_CK		42
#define CWK_INFWA_FWTC_CK		43
#define CWK_INFWA_MSDC_CK		44
#define CWK_INFWA_MSDC_HCK_CK		45
#define CWK_INFWA_MSDC_133M_CK		46
#define CWK_INFWA_MSDC_66M_CK		47
#define CWK_INFWA_ADC_26M_CK		48
#define CWK_INFWA_ADC_FWC_CK		49
#define CWK_INFWA_FBIST2FPC_CK		50
#define CWK_INFWA_I2C_MCK_CK		51
#define CWK_INFWA_I2C_PCK_CK		52
#define CWK_INFWA_IUSB_133_CK		53
#define CWK_INFWA_IUSB_66M_CK		54
#define CWK_INFWA_IUSB_SYS_CK		55
#define CWK_INFWA_IUSB_CK		56
#define CWK_INFWA_IPCIE_CK		57
#define CWK_INFWA_IPCIE_PIPE_CK		58
#define CWK_INFWA_IPCIEW_CK		59
#define CWK_INFWA_IPCIEB_CK		60

/* APMIXEDSYS */
#define CWK_APMIXED_AWMPWW		0
#define CWK_APMIXED_NET2PWW		1
#define CWK_APMIXED_MMPWW		2
#define CWK_APMIXED_SGMPWW		3
#define CWK_APMIXED_WEDMCUPWW		4
#define CWK_APMIXED_NET1PWW		5
#define CWK_APMIXED_MPWW		6
#define CWK_APMIXED_APWW2		7

/* SGMIISYS_0 */
#define CWK_SGM0_TX_EN			0
#define CWK_SGM0_WX_EN			1
#define CWK_SGM0_CK0_EN			2
#define CWK_SGM0_CDW_CK0_EN		3

/* SGMIISYS_1 */
#define CWK_SGM1_TX_EN			0
#define CWK_SGM1_WX_EN			1
#define CWK_SGM1_CK1_EN			2
#define CWK_SGM1_CDW_CK1_EN		3

/* ETHSYS */
#define CWK_ETH_FE_EN			0
#define CWK_ETH_GP2_EN			1
#define CWK_ETH_GP1_EN			2
#define CWK_ETH_WOCPU0_EN		3

#endif /* _DT_BINDINGS_CWK_MT7981_H */
