

================================================================
== Vitis HLS Report for 'krnl_lstm_unit'
================================================================
* Date:           Mon May 24 12:51:44 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        krnl_lstm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.935 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      132|      132|  1.320 us|  1.320 us|   35|   35|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c_tp_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_tp"   --->   Operation 16 'read' 'c_tp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_69 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read63"   --->   Operation 17 'read' 'p_read_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_70 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read62"   --->   Operation 18 'read' 'p_read_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_71 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read61"   --->   Operation 19 'read' 'p_read_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_72 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read60"   --->   Operation 20 'read' 'p_read_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_73 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read59"   --->   Operation 21 'read' 'p_read_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_74 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read58"   --->   Operation 22 'read' 'p_read_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_75 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read57"   --->   Operation 23 'read' 'p_read_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_76 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read56"   --->   Operation 24 'read' 'p_read_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_77 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read55"   --->   Operation 25 'read' 'p_read_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_78 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read54"   --->   Operation 26 'read' 'p_read_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_79 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read53"   --->   Operation 27 'read' 'p_read_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_80 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read52"   --->   Operation 28 'read' 'p_read_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_81 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read51"   --->   Operation 29 'read' 'p_read_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_82 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read50"   --->   Operation 30 'read' 'p_read_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_83 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read49"   --->   Operation 31 'read' 'p_read_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_84 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read48"   --->   Operation 32 'read' 'p_read_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_85 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read47"   --->   Operation 33 'read' 'p_read_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_86 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read46"   --->   Operation 34 'read' 'p_read_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_87 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read45"   --->   Operation 35 'read' 'p_read_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_88 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read44"   --->   Operation 36 'read' 'p_read_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_89 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read43"   --->   Operation 37 'read' 'p_read_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_90 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read42"   --->   Operation 38 'read' 'p_read_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_91 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read41"   --->   Operation 39 'read' 'p_read_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read_92 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read40"   --->   Operation 40 'read' 'p_read_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_93 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read39"   --->   Operation 41 'read' 'p_read_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_94 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read38"   --->   Operation 42 'read' 'p_read_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_95 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read37"   --->   Operation 43 'read' 'p_read_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_read_96 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read36"   --->   Operation 44 'read' 'p_read_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_97 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read35"   --->   Operation 45 'read' 'p_read_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read_98 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read34"   --->   Operation 46 'read' 'p_read_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_99 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read33"   --->   Operation 47 'read' 'p_read_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read_100 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read32"   --->   Operation 48 'read' 'p_read_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_101 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read31"   --->   Operation 49 'read' 'p_read_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read3094 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read30"   --->   Operation 50 'read' 'p_read3094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_102 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read29"   --->   Operation 51 'read' 'p_read_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_103 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read28"   --->   Operation 52 'read' 'p_read_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_104 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read27"   --->   Operation 53 'read' 'p_read_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_105 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read26"   --->   Operation 54 'read' 'p_read_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_106 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read25"   --->   Operation 55 'read' 'p_read_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_107 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read24"   --->   Operation 56 'read' 'p_read_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_108 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read23"   --->   Operation 57 'read' 'p_read_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_109 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read22"   --->   Operation 58 'read' 'p_read_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read_110 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read21"   --->   Operation 59 'read' 'p_read_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_read2084 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read20"   --->   Operation 60 'read' 'p_read2084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_read_111 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read19"   --->   Operation 61 'read' 'p_read_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_read_112 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read18"   --->   Operation 62 'read' 'p_read_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_read_113 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read17"   --->   Operation 63 'read' 'p_read_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_read_114 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read16"   --->   Operation 64 'read' 'p_read_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_read_115 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read15"   --->   Operation 65 'read' 'p_read_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_read_116 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read14"   --->   Operation 66 'read' 'p_read_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_read_117 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read13"   --->   Operation 67 'read' 'p_read_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_read_118 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read12"   --->   Operation 68 'read' 'p_read_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_read_119 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read11"   --->   Operation 69 'read' 'p_read_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_read1074 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10"   --->   Operation 70 'read' 'p_read1074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_read973 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read9"   --->   Operation 71 'read' 'p_read973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_read872 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8"   --->   Operation 72 'read' 'p_read872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_read771 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 73 'read' 'p_read771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_read670 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 74 'read' 'p_read670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_read569 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 75 'read' 'p_read569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_read468 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 76 'read' 'p_read468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_read367 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 77 'read' 'p_read367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_read266 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2"   --->   Operation 78 'read' 'p_read266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_read165 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1"   --->   Operation 79 'read' 'p_read165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_read64 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 80 'read' 'p_read64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%x_t_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_t"   --->   Operation 81 'read' 'x_t_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%unit_ind_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %unit_ind"   --->   Operation 82 'read' 'unit_ind_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%dot_o = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:329]   --->   Operation 83 'alloca' 'dot_o' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%dot_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:329]   --->   Operation 84 'alloca' 'dot_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%dot_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:329]   --->   Operation 85 'alloca' 'dot_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%dot_f = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:329]   --->   Operation 86 'alloca' 'dot_f' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%o_t_load_loc_c = alloca i32 1"   --->   Operation 87 'alloca' 'o_t_load_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mul3_loc_c = alloca i32 1"   --->   Operation 88 'alloca' 'mul3_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%c_ti_c = alloca i32 1"   --->   Operation 89 'alloca' 'c_ti_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%b_o_loc_c = alloca i32 1"   --->   Operation 90 'alloca' 'b_o_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%b_c_loc_c = alloca i32 1"   --->   Operation 91 'alloca' 'b_c_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%b_i_loc_c = alloca i32 1"   --->   Operation 92 'alloca' 'b_i_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%w_xo_loc_c = alloca i32 1"   --->   Operation 93 'alloca' 'w_xo_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%w_xc_loc_c = alloca i32 1"   --->   Operation 94 'alloca' 'w_xc_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%w_xi_loc_c = alloca i32 1"   --->   Operation 95 'alloca' 'w_xi_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%c_tp_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 96 'alloca' 'c_tp_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%h_tps_63_c116 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 97 'alloca' 'h_tps_63_c116' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%h_tps_63_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 98 'alloca' 'h_tps_63_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%h_tps_62_c115 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 99 'alloca' 'h_tps_62_c115' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%h_tps_62_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 100 'alloca' 'h_tps_62_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%h_tps_61_c114 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 101 'alloca' 'h_tps_61_c114' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%h_tps_61_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 102 'alloca' 'h_tps_61_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%h_tps_60_c113 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 103 'alloca' 'h_tps_60_c113' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%h_tps_60_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 104 'alloca' 'h_tps_60_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%h_tps_59_c112 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 105 'alloca' 'h_tps_59_c112' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%h_tps_59_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 106 'alloca' 'h_tps_59_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%h_tps_58_c111 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 107 'alloca' 'h_tps_58_c111' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%h_tps_58_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 108 'alloca' 'h_tps_58_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%h_tps_57_c110 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 109 'alloca' 'h_tps_57_c110' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%h_tps_57_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 110 'alloca' 'h_tps_57_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%h_tps_56_c109 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 111 'alloca' 'h_tps_56_c109' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%h_tps_56_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 112 'alloca' 'h_tps_56_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%h_tps_55_c108 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 113 'alloca' 'h_tps_55_c108' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%h_tps_55_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 114 'alloca' 'h_tps_55_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%h_tps_54_c107 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 115 'alloca' 'h_tps_54_c107' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%h_tps_54_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 116 'alloca' 'h_tps_54_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%h_tps_53_c106 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 117 'alloca' 'h_tps_53_c106' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%h_tps_53_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 118 'alloca' 'h_tps_53_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%h_tps_52_c105 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 119 'alloca' 'h_tps_52_c105' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%h_tps_52_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 120 'alloca' 'h_tps_52_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%h_tps_51_c104 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 121 'alloca' 'h_tps_51_c104' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%h_tps_51_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 122 'alloca' 'h_tps_51_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%h_tps_50_c103 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 123 'alloca' 'h_tps_50_c103' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%h_tps_50_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 124 'alloca' 'h_tps_50_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%h_tps_49_c102 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 125 'alloca' 'h_tps_49_c102' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%h_tps_49_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 126 'alloca' 'h_tps_49_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%h_tps_48_c101 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 127 'alloca' 'h_tps_48_c101' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%h_tps_48_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 128 'alloca' 'h_tps_48_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%h_tps_47_c100 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 129 'alloca' 'h_tps_47_c100' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%h_tps_47_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 130 'alloca' 'h_tps_47_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%h_tps_46_c99 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 131 'alloca' 'h_tps_46_c99' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%h_tps_46_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 132 'alloca' 'h_tps_46_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%h_tps_45_c98 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 133 'alloca' 'h_tps_45_c98' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%h_tps_45_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 134 'alloca' 'h_tps_45_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%h_tps_44_c97 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 135 'alloca' 'h_tps_44_c97' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%h_tps_44_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 136 'alloca' 'h_tps_44_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%h_tps_43_c96 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 137 'alloca' 'h_tps_43_c96' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%h_tps_43_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 138 'alloca' 'h_tps_43_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%h_tps_42_c95 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 139 'alloca' 'h_tps_42_c95' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%h_tps_42_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 140 'alloca' 'h_tps_42_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%h_tps_41_c94 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 141 'alloca' 'h_tps_41_c94' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%h_tps_41_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 142 'alloca' 'h_tps_41_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%h_tps_40_c93 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 143 'alloca' 'h_tps_40_c93' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%h_tps_40_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 144 'alloca' 'h_tps_40_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%h_tps_39_c92 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 145 'alloca' 'h_tps_39_c92' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%h_tps_39_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 146 'alloca' 'h_tps_39_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%h_tps_38_c91 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 147 'alloca' 'h_tps_38_c91' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%h_tps_38_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 148 'alloca' 'h_tps_38_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%h_tps_37_c90 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 149 'alloca' 'h_tps_37_c90' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%h_tps_37_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 150 'alloca' 'h_tps_37_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%h_tps_36_c89 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 151 'alloca' 'h_tps_36_c89' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%h_tps_36_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 152 'alloca' 'h_tps_36_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%h_tps_35_c88 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 153 'alloca' 'h_tps_35_c88' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%h_tps_35_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 154 'alloca' 'h_tps_35_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%h_tps_34_c87 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 155 'alloca' 'h_tps_34_c87' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%h_tps_34_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 156 'alloca' 'h_tps_34_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%h_tps_33_c86 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 157 'alloca' 'h_tps_33_c86' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%h_tps_33_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 158 'alloca' 'h_tps_33_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%h_tps_32_c85 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 159 'alloca' 'h_tps_32_c85' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%h_tps_32_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 160 'alloca' 'h_tps_32_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%h_tps_31_c84 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 161 'alloca' 'h_tps_31_c84' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%h_tps_31_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 162 'alloca' 'h_tps_31_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%h_tps_30_c83 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 163 'alloca' 'h_tps_30_c83' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%h_tps_30_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 164 'alloca' 'h_tps_30_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%h_tps_29_c82 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 165 'alloca' 'h_tps_29_c82' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%h_tps_29_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 166 'alloca' 'h_tps_29_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%h_tps_28_c81 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 167 'alloca' 'h_tps_28_c81' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%h_tps_28_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 168 'alloca' 'h_tps_28_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%h_tps_27_c80 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 169 'alloca' 'h_tps_27_c80' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%h_tps_27_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 170 'alloca' 'h_tps_27_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%h_tps_26_c79 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 171 'alloca' 'h_tps_26_c79' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%h_tps_26_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 172 'alloca' 'h_tps_26_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%h_tps_25_c78 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 173 'alloca' 'h_tps_25_c78' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%h_tps_25_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 174 'alloca' 'h_tps_25_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%h_tps_24_c77 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 175 'alloca' 'h_tps_24_c77' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%h_tps_24_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 176 'alloca' 'h_tps_24_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%h_tps_23_c76 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 177 'alloca' 'h_tps_23_c76' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%h_tps_23_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 178 'alloca' 'h_tps_23_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%h_tps_22_c75 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 179 'alloca' 'h_tps_22_c75' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%h_tps_22_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 180 'alloca' 'h_tps_22_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%h_tps_21_c74 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 181 'alloca' 'h_tps_21_c74' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%h_tps_21_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 182 'alloca' 'h_tps_21_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%h_tps_20_c73 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 183 'alloca' 'h_tps_20_c73' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%h_tps_20_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 184 'alloca' 'h_tps_20_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%h_tps_19_c72 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 185 'alloca' 'h_tps_19_c72' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%h_tps_19_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 186 'alloca' 'h_tps_19_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%h_tps_18_c71 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 187 'alloca' 'h_tps_18_c71' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%h_tps_18_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 188 'alloca' 'h_tps_18_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%h_tps_17_c70 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 189 'alloca' 'h_tps_17_c70' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%h_tps_17_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 190 'alloca' 'h_tps_17_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%h_tps_16_c69 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 191 'alloca' 'h_tps_16_c69' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%h_tps_16_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 192 'alloca' 'h_tps_16_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%h_tps_15_c68 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 193 'alloca' 'h_tps_15_c68' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%h_tps_15_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 194 'alloca' 'h_tps_15_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%h_tps_14_c67 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 195 'alloca' 'h_tps_14_c67' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%h_tps_14_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 196 'alloca' 'h_tps_14_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%h_tps_13_c66 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 197 'alloca' 'h_tps_13_c66' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%h_tps_13_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 198 'alloca' 'h_tps_13_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%h_tps_12_c65 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 199 'alloca' 'h_tps_12_c65' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%h_tps_12_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 200 'alloca' 'h_tps_12_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%h_tps_11_c64 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 201 'alloca' 'h_tps_11_c64' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%h_tps_11_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 202 'alloca' 'h_tps_11_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%h_tps_10_c63 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 203 'alloca' 'h_tps_10_c63' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%h_tps_10_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 204 'alloca' 'h_tps_10_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%h_tps_9_c62 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 205 'alloca' 'h_tps_9_c62' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%h_tps_9_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 206 'alloca' 'h_tps_9_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%h_tps_8_c61 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 207 'alloca' 'h_tps_8_c61' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%h_tps_8_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 208 'alloca' 'h_tps_8_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%h_tps_7_c60 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 209 'alloca' 'h_tps_7_c60' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%h_tps_7_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 210 'alloca' 'h_tps_7_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%h_tps_6_c59 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 211 'alloca' 'h_tps_6_c59' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%h_tps_6_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 212 'alloca' 'h_tps_6_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%h_tps_5_c58 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 213 'alloca' 'h_tps_5_c58' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%h_tps_5_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 214 'alloca' 'h_tps_5_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%h_tps_4_c57 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 215 'alloca' 'h_tps_4_c57' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%h_tps_4_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 216 'alloca' 'h_tps_4_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%h_tps_3_c56 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 217 'alloca' 'h_tps_3_c56' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%h_tps_3_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 218 'alloca' 'h_tps_3_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%h_tps_2_c55 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 219 'alloca' 'h_tps_2_c55' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%h_tps_2_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 220 'alloca' 'h_tps_2_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%h_tps_1_c54 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 221 'alloca' 'h_tps_1_c54' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%h_tps_1_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 222 'alloca' 'h_tps_1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%h_tps_0_c53 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 223 'alloca' 'h_tps_0_c53' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%h_tps_0_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 224 'alloca' 'h_tps_0_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%x_t_c52 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 225 'alloca' 'x_t_c52' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%x_t_c51 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 226 'alloca' 'x_t_c51' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%x_t_c50 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 227 'alloca' 'x_t_c50' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%x_t_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 228 'alloca' 'x_t_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%unit_ind_c49 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 229 'alloca' 'unit_ind_c49' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%unit_ind_c48 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 230 'alloca' 'unit_ind_c48' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%unit_ind_c47 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 231 'alloca' 'unit_ind_c47' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%unit_ind_c46 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 232 'alloca' 'unit_ind_c46' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%unit_ind_c = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 233 'alloca' 'unit_ind_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 234 [1/1] (3.40ns)   --->   "%call_ln320 = call void @krnl_lstm_unit.entry122, i6 %unit_ind_read, i32 %x_t_read, i32 %p_read64, i32 %p_read165, i32 %p_read266, i32 %p_read367, i32 %p_read468, i32 %p_read569, i32 %p_read670, i32 %p_read771, i32 %p_read872, i32 %p_read973, i32 %p_read1074, i32 %p_read_119, i32 %p_read_118, i32 %p_read_117, i32 %p_read_116, i32 %p_read_115, i32 %p_read_114, i32 %p_read_113, i32 %p_read_112, i32 %p_read_111, i32 %p_read2084, i32 %p_read_110, i32 %p_read_109, i32 %p_read_108, i32 %p_read_107, i32 %p_read_106, i32 %p_read_105, i32 %p_read_104, i32 %p_read_103, i32 %p_read_102, i32 %p_read3094, i32 %p_read_101, i32 %p_read_100, i32 %p_read_99, i32 %p_read_98, i32 %p_read_97, i32 %p_read_96, i32 %p_read_95, i32 %p_read_94, i32 %p_read_93, i32 %p_read_92, i32 %p_read_91, i32 %p_read_90, i32 %p_read_89, i32 %p_read_88, i32 %p_read_87, i32 %p_read_86, i32 %p_read_85, i32 %p_read_84, i32 %p_read_83, i32 %p_read_82, i32 %p_read_81, i32 %p_read_80, i32 %p_read_79, i32 %p_read_78, i32 %p_read_77, i32 %p_read_76, i32 %p_read_75, i32 %p_read_74, i32 %p_read_73, i32 %p_read_72, i32 %p_read_71, i32 %p_read_70, i32 %p_read_69, i32 %c_tp_read, i6 %unit_ind_c, i6 %unit_ind_c46, i6 %unit_ind_c47, i6 %unit_ind_c48, i6 %unit_ind_c49, i32 %x_t_c, i32 %x_t_c50, i32 %x_t_c51, i32 %x_t_c52, i32 %h_tps_0_c, i32 %h_tps_0_c53, i32 %h_tps_1_c, i32 %h_tps_1_c54, i32 %h_tps_2_c, i32 %h_tps_2_c55, i32 %h_tps_3_c, i32 %h_tps_3_c56, i32 %h_tps_4_c, i32 %h_tps_4_c57, i32 %h_tps_5_c, i32 %h_tps_5_c58, i32 %h_tps_6_c, i32 %h_tps_6_c59, i32 %h_tps_7_c, i32 %h_tps_7_c60, i32 %h_tps_8_c, i32 %h_tps_8_c61, i32 %h_tps_9_c, i32 %h_tps_9_c62, i32 %h_tps_10_c, i32 %h_tps_10_c63, i32 %h_tps_11_c, i32 %h_tps_11_c64, i32 %h_tps_12_c, i32 %h_tps_12_c65, i32 %h_tps_13_c, i32 %h_tps_13_c66, i32 %h_tps_14_c, i32 %h_tps_14_c67, i32 %h_tps_15_c, i32 %h_tps_15_c68, i32 %h_tps_16_c, i32 %h_tps_16_c69, i32 %h_tps_17_c, i32 %h_tps_17_c70, i32 %h_tps_18_c, i32 %h_tps_18_c71, i32 %h_tps_19_c, i32 %h_tps_19_c72, i32 %h_tps_20_c, i32 %h_tps_20_c73, i32 %h_tps_21_c, i32 %h_tps_21_c74, i32 %h_tps_22_c, i32 %h_tps_22_c75, i32 %h_tps_23_c, i32 %h_tps_23_c76, i32 %h_tps_24_c, i32 %h_tps_24_c77, i32 %h_tps_25_c, i32 %h_tps_25_c78, i32 %h_tps_26_c, i32 %h_tps_26_c79, i32 %h_tps_27_c, i32 %h_tps_27_c80, i32 %h_tps_28_c, i32 %h_tps_28_c81, i32 %h_tps_29_c, i32 %h_tps_29_c82, i32 %h_tps_30_c, i32 %h_tps_30_c83, i32 %h_tps_31_c, i32 %h_tps_31_c84, i32 %h_tps_32_c, i32 %h_tps_32_c85, i32 %h_tps_33_c, i32 %h_tps_33_c86, i32 %h_tps_34_c, i32 %h_tps_34_c87, i32 %h_tps_35_c, i32 %h_tps_35_c88, i32 %h_tps_36_c, i32 %h_tps_36_c89, i32 %h_tps_37_c, i32 %h_tps_37_c90, i32 %h_tps_38_c, i32 %h_tps_38_c91, i32 %h_tps_39_c, i32 %h_tps_39_c92, i32 %h_tps_40_c, i32 %h_tps_40_c93, i32 %h_tps_41_c, i32 %h_tps_41_c94, i32 %h_tps_42_c, i32 %h_tps_42_c95, i32 %h_tps_43_c, i32 %h_tps_43_c96, i32 %h_tps_44_c, i32 %h_tps_44_c97, i32 %h_tps_45_c, i32 %h_tps_45_c98, i32 %h_tps_46_c, i32 %h_tps_46_c99, i32 %h_tps_47_c, i32 %h_tps_47_c100, i32 %h_tps_48_c, i32 %h_tps_48_c101, i32 %h_tps_49_c, i32 %h_tps_49_c102, i32 %h_tps_50_c, i32 %h_tps_50_c103, i32 %h_tps_51_c, i32 %h_tps_51_c104, i32 %h_tps_52_c, i32 %h_tps_52_c105, i32 %h_tps_53_c, i32 %h_tps_53_c106, i32 %h_tps_54_c, i32 %h_tps_54_c107, i32 %h_tps_55_c, i32 %h_tps_55_c108, i32 %h_tps_56_c, i32 %h_tps_56_c109, i32 %h_tps_57_c, i32 %h_tps_57_c110, i32 %h_tps_58_c, i32 %h_tps_58_c111, i32 %h_tps_59_c, i32 %h_tps_59_c112, i32 %h_tps_60_c, i32 %h_tps_60_c113, i32 %h_tps_61_c, i32 %h_tps_61_c114, i32 %h_tps_62_c, i32 %h_tps_62_c115, i32 %h_tps_63_c, i32 %h_tps_63_c116, i32 %c_tp_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 234 'call' 'call_ln320' <Predicate = true> <Delay = 3.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 235 [2/2] (0.00ns)   --->   "%call_ret = call i64 @krnl_lstm_unit_Block_.split2_proc, i6 %unit_ind_c, i32 %w_xi_loc_c, i32 %w_xc_loc_c, i32 %w_xo_loc_c, i32 %b_i_loc_c, i32 %b_c_loc_c, i32 %b_o_loc_c, i32 %W_xf, i32 %W_xi, i32 %W_xc, i32 %W_xo, i32 %B_f, i32 %B_i, i32 %B_c, i32 %B_o" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 235 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%call_ret1 = call i6144 @krnl_split, i32 %h_tps_0_c, i32 %h_tps_1_c, i32 %h_tps_2_c, i32 %h_tps_3_c, i32 %h_tps_4_c, i32 %h_tps_5_c, i32 %h_tps_6_c, i32 %h_tps_7_c, i32 %h_tps_8_c, i32 %h_tps_9_c, i32 %h_tps_10_c, i32 %h_tps_11_c, i32 %h_tps_12_c, i32 %h_tps_13_c, i32 %h_tps_14_c, i32 %h_tps_15_c, i32 %h_tps_16_c, i32 %h_tps_17_c, i32 %h_tps_18_c, i32 %h_tps_19_c, i32 %h_tps_20_c, i32 %h_tps_21_c, i32 %h_tps_22_c, i32 %h_tps_23_c, i32 %h_tps_24_c, i32 %h_tps_25_c, i32 %h_tps_26_c, i32 %h_tps_27_c, i32 %h_tps_28_c, i32 %h_tps_29_c, i32 %h_tps_30_c, i32 %h_tps_31_c, i32 %h_tps_32_c, i32 %h_tps_33_c, i32 %h_tps_34_c, i32 %h_tps_35_c, i32 %h_tps_36_c, i32 %h_tps_37_c, i32 %h_tps_38_c, i32 %h_tps_39_c, i32 %h_tps_40_c, i32 %h_tps_41_c, i32 %h_tps_42_c, i32 %h_tps_43_c, i32 %h_tps_44_c, i32 %h_tps_45_c, i32 %h_tps_46_c, i32 %h_tps_47_c, i32 %h_tps_48_c, i32 %h_tps_49_c, i32 %h_tps_50_c, i32 %h_tps_51_c, i32 %h_tps_52_c, i32 %h_tps_53_c, i32 %h_tps_54_c, i32 %h_tps_55_c, i32 %h_tps_56_c, i32 %h_tps_57_c, i32 %h_tps_58_c, i32 %h_tps_59_c, i32 %h_tps_60_c, i32 %h_tps_61_c, i32 %h_tps_62_c, i32 %h_tps_63_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 236 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%h_tps1_0 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 237 'extractvalue' 'h_tps1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%h_tps1_1 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 238 'extractvalue' 'h_tps1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%h_tps1_2 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 239 'extractvalue' 'h_tps1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%h_tps1_3 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 240 'extractvalue' 'h_tps1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%h_tps1_4 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 241 'extractvalue' 'h_tps1_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%h_tps1_5 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 242 'extractvalue' 'h_tps1_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%h_tps1_6 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 243 'extractvalue' 'h_tps1_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%h_tps1_7 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 244 'extractvalue' 'h_tps1_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%h_tps1_8 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 245 'extractvalue' 'h_tps1_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%h_tps1_9 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 246 'extractvalue' 'h_tps1_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%h_tps1_10 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 247 'extractvalue' 'h_tps1_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%h_tps1_11 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 248 'extractvalue' 'h_tps1_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%h_tps1_12 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 249 'extractvalue' 'h_tps1_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%h_tps1_13 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 250 'extractvalue' 'h_tps1_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%h_tps1_14 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 251 'extractvalue' 'h_tps1_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%h_tps1_15 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 252 'extractvalue' 'h_tps1_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%h_tps1_16 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 253 'extractvalue' 'h_tps1_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%h_tps1_17 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 254 'extractvalue' 'h_tps1_17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%h_tps1_18 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 255 'extractvalue' 'h_tps1_18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%h_tps1_19 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 256 'extractvalue' 'h_tps1_19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%h_tps1_20 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 257 'extractvalue' 'h_tps1_20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%h_tps1_21 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 258 'extractvalue' 'h_tps1_21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%h_tps1_22 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 259 'extractvalue' 'h_tps1_22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%h_tps1_23 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 260 'extractvalue' 'h_tps1_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%h_tps1_24 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 261 'extractvalue' 'h_tps1_24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%h_tps1_25 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 262 'extractvalue' 'h_tps1_25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%h_tps1_26 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 263 'extractvalue' 'h_tps1_26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%h_tps1_27 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 264 'extractvalue' 'h_tps1_27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%h_tps1_28 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 265 'extractvalue' 'h_tps1_28' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%h_tps1_29 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 266 'extractvalue' 'h_tps1_29' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%h_tps1_30 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 267 'extractvalue' 'h_tps1_30' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%h_tps1_31 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 268 'extractvalue' 'h_tps1_31' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%h_tps1_32 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 269 'extractvalue' 'h_tps1_32' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%h_tps1_33 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 270 'extractvalue' 'h_tps1_33' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%h_tps1_34 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 271 'extractvalue' 'h_tps1_34' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%h_tps1_35 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 272 'extractvalue' 'h_tps1_35' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%h_tps1_36 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 273 'extractvalue' 'h_tps1_36' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%h_tps1_37 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 274 'extractvalue' 'h_tps1_37' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%h_tps1_38 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 275 'extractvalue' 'h_tps1_38' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%h_tps1_39 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 276 'extractvalue' 'h_tps1_39' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%h_tps1_40 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 277 'extractvalue' 'h_tps1_40' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%h_tps1_41 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 278 'extractvalue' 'h_tps1_41' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%h_tps1_42 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 279 'extractvalue' 'h_tps1_42' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%h_tps1_43 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 280 'extractvalue' 'h_tps1_43' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%h_tps1_44 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 281 'extractvalue' 'h_tps1_44' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%h_tps1_45 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 282 'extractvalue' 'h_tps1_45' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%h_tps1_46 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 283 'extractvalue' 'h_tps1_46' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%h_tps1_47 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 284 'extractvalue' 'h_tps1_47' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%h_tps1_48 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 285 'extractvalue' 'h_tps1_48' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%h_tps1_49 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 286 'extractvalue' 'h_tps1_49' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%h_tps1_50 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 287 'extractvalue' 'h_tps1_50' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%h_tps1_51 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 288 'extractvalue' 'h_tps1_51' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%h_tps1_52 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 289 'extractvalue' 'h_tps1_52' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%h_tps1_53 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 290 'extractvalue' 'h_tps1_53' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%h_tps1_54 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 291 'extractvalue' 'h_tps1_54' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%h_tps1_55 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 292 'extractvalue' 'h_tps1_55' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%h_tps1_56 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 293 'extractvalue' 'h_tps1_56' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%h_tps1_57 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 294 'extractvalue' 'h_tps1_57' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%h_tps1_58 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 295 'extractvalue' 'h_tps1_58' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%h_tps1_59 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 296 'extractvalue' 'h_tps1_59' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%h_tps1_60 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 297 'extractvalue' 'h_tps1_60' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%h_tps1_61 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 298 'extractvalue' 'h_tps1_61' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%h_tps1_62 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 299 'extractvalue' 'h_tps1_62' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%h_tps1_63 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 300 'extractvalue' 'h_tps1_63' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%h_tps2_0 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 301 'extractvalue' 'h_tps2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%h_tps2_1 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 302 'extractvalue' 'h_tps2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%h_tps2_2 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 303 'extractvalue' 'h_tps2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%h_tps2_3 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 304 'extractvalue' 'h_tps2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%h_tps2_4 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 305 'extractvalue' 'h_tps2_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%h_tps2_5 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 306 'extractvalue' 'h_tps2_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%h_tps2_6 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 307 'extractvalue' 'h_tps2_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%h_tps2_7 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 308 'extractvalue' 'h_tps2_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%h_tps2_8 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 309 'extractvalue' 'h_tps2_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%h_tps2_9 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 310 'extractvalue' 'h_tps2_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%h_tps2_10 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 311 'extractvalue' 'h_tps2_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%h_tps2_11 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 312 'extractvalue' 'h_tps2_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%h_tps2_12 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 313 'extractvalue' 'h_tps2_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%h_tps2_13 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 314 'extractvalue' 'h_tps2_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%h_tps2_14 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 315 'extractvalue' 'h_tps2_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%h_tps2_15 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 316 'extractvalue' 'h_tps2_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%h_tps2_16 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 317 'extractvalue' 'h_tps2_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%h_tps2_17 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 318 'extractvalue' 'h_tps2_17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%h_tps2_18 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 319 'extractvalue' 'h_tps2_18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%h_tps2_19 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 320 'extractvalue' 'h_tps2_19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%h_tps2_20 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 321 'extractvalue' 'h_tps2_20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%h_tps2_21 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 322 'extractvalue' 'h_tps2_21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%h_tps2_22 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 323 'extractvalue' 'h_tps2_22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%h_tps2_23 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 324 'extractvalue' 'h_tps2_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%h_tps2_24 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 325 'extractvalue' 'h_tps2_24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%h_tps2_25 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 326 'extractvalue' 'h_tps2_25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%h_tps2_26 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 327 'extractvalue' 'h_tps2_26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%h_tps2_27 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 328 'extractvalue' 'h_tps2_27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%h_tps2_28 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 329 'extractvalue' 'h_tps2_28' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%h_tps2_29 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 330 'extractvalue' 'h_tps2_29' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%h_tps2_30 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 331 'extractvalue' 'h_tps2_30' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%h_tps2_31 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 332 'extractvalue' 'h_tps2_31' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%h_tps2_32 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 333 'extractvalue' 'h_tps2_32' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%h_tps2_33 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 334 'extractvalue' 'h_tps2_33' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%h_tps2_34 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 335 'extractvalue' 'h_tps2_34' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%h_tps2_35 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 336 'extractvalue' 'h_tps2_35' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%h_tps2_36 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 337 'extractvalue' 'h_tps2_36' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%h_tps2_37 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 338 'extractvalue' 'h_tps2_37' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%h_tps2_38 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 339 'extractvalue' 'h_tps2_38' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%h_tps2_39 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 340 'extractvalue' 'h_tps2_39' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%h_tps2_40 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 341 'extractvalue' 'h_tps2_40' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%h_tps2_41 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 342 'extractvalue' 'h_tps2_41' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%h_tps2_42 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 343 'extractvalue' 'h_tps2_42' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%h_tps2_43 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 344 'extractvalue' 'h_tps2_43' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%h_tps2_44 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 345 'extractvalue' 'h_tps2_44' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%h_tps2_45 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 346 'extractvalue' 'h_tps2_45' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%h_tps2_46 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 347 'extractvalue' 'h_tps2_46' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%h_tps2_47 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 348 'extractvalue' 'h_tps2_47' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%h_tps2_48 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 349 'extractvalue' 'h_tps2_48' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%h_tps2_49 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 350 'extractvalue' 'h_tps2_49' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%h_tps2_50 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 351 'extractvalue' 'h_tps2_50' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%h_tps2_51 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 352 'extractvalue' 'h_tps2_51' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%h_tps2_52 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 353 'extractvalue' 'h_tps2_52' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%h_tps2_53 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 354 'extractvalue' 'h_tps2_53' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%h_tps2_54 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 355 'extractvalue' 'h_tps2_54' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%h_tps2_55 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 356 'extractvalue' 'h_tps2_55' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%h_tps2_56 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 357 'extractvalue' 'h_tps2_56' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%h_tps2_57 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 358 'extractvalue' 'h_tps2_57' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%h_tps2_58 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 359 'extractvalue' 'h_tps2_58' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%h_tps2_59 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 360 'extractvalue' 'h_tps2_59' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%h_tps2_60 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 361 'extractvalue' 'h_tps2_60' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%h_tps2_61 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 362 'extractvalue' 'h_tps2_61' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%h_tps2_62 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 363 'extractvalue' 'h_tps2_62' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%h_tps2_63 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 364 'extractvalue' 'h_tps2_63' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%h_tps3_0 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 365 'extractvalue' 'h_tps3_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%h_tps3_1 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 366 'extractvalue' 'h_tps3_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%h_tps3_2 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 367 'extractvalue' 'h_tps3_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%h_tps3_3 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 368 'extractvalue' 'h_tps3_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%h_tps3_4 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 369 'extractvalue' 'h_tps3_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%h_tps3_5 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 370 'extractvalue' 'h_tps3_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%h_tps3_6 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 371 'extractvalue' 'h_tps3_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%h_tps3_7 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 372 'extractvalue' 'h_tps3_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%h_tps3_8 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 373 'extractvalue' 'h_tps3_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%h_tps3_9 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 374 'extractvalue' 'h_tps3_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%h_tps3_10 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 375 'extractvalue' 'h_tps3_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%h_tps3_11 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 376 'extractvalue' 'h_tps3_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%h_tps3_12 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 377 'extractvalue' 'h_tps3_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%h_tps3_13 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 378 'extractvalue' 'h_tps3_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%h_tps3_14 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 379 'extractvalue' 'h_tps3_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%h_tps3_15 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 380 'extractvalue' 'h_tps3_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%h_tps3_16 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 381 'extractvalue' 'h_tps3_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%h_tps3_17 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 382 'extractvalue' 'h_tps3_17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%h_tps3_18 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 383 'extractvalue' 'h_tps3_18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%h_tps3_19 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 384 'extractvalue' 'h_tps3_19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%h_tps3_20 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 385 'extractvalue' 'h_tps3_20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%h_tps3_21 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 386 'extractvalue' 'h_tps3_21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%h_tps3_22 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 387 'extractvalue' 'h_tps3_22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%h_tps3_23 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 388 'extractvalue' 'h_tps3_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%h_tps3_24 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 389 'extractvalue' 'h_tps3_24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%h_tps3_25 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 390 'extractvalue' 'h_tps3_25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%h_tps3_26 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 391 'extractvalue' 'h_tps3_26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%h_tps3_27 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 392 'extractvalue' 'h_tps3_27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%h_tps3_28 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 393 'extractvalue' 'h_tps3_28' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%h_tps3_29 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 394 'extractvalue' 'h_tps3_29' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%h_tps3_30 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 395 'extractvalue' 'h_tps3_30' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%h_tps3_31 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 396 'extractvalue' 'h_tps3_31' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%h_tps3_32 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 397 'extractvalue' 'h_tps3_32' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%h_tps3_33 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 398 'extractvalue' 'h_tps3_33' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%h_tps3_34 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 399 'extractvalue' 'h_tps3_34' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%h_tps3_35 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 400 'extractvalue' 'h_tps3_35' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%h_tps3_36 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 401 'extractvalue' 'h_tps3_36' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%h_tps3_37 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 402 'extractvalue' 'h_tps3_37' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%h_tps3_38 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 403 'extractvalue' 'h_tps3_38' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%h_tps3_39 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 404 'extractvalue' 'h_tps3_39' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%h_tps3_40 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 405 'extractvalue' 'h_tps3_40' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%h_tps3_41 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 406 'extractvalue' 'h_tps3_41' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%h_tps3_42 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 407 'extractvalue' 'h_tps3_42' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%h_tps3_43 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 408 'extractvalue' 'h_tps3_43' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%h_tps3_44 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 409 'extractvalue' 'h_tps3_44' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%h_tps3_45 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 410 'extractvalue' 'h_tps3_45' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%h_tps3_46 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 411 'extractvalue' 'h_tps3_46' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%h_tps3_47 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 412 'extractvalue' 'h_tps3_47' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%h_tps3_48 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 413 'extractvalue' 'h_tps3_48' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%h_tps3_49 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 414 'extractvalue' 'h_tps3_49' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%h_tps3_50 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 415 'extractvalue' 'h_tps3_50' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%h_tps3_51 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 416 'extractvalue' 'h_tps3_51' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%h_tps3_52 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 417 'extractvalue' 'h_tps3_52' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%h_tps3_53 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 418 'extractvalue' 'h_tps3_53' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%h_tps3_54 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 419 'extractvalue' 'h_tps3_54' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%h_tps3_55 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 420 'extractvalue' 'h_tps3_55' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%h_tps3_56 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 421 'extractvalue' 'h_tps3_56' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%h_tps3_57 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 422 'extractvalue' 'h_tps3_57' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%h_tps3_58 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 423 'extractvalue' 'h_tps3_58' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%h_tps3_59 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 424 'extractvalue' 'h_tps3_59' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%h_tps3_60 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 425 'extractvalue' 'h_tps3_60' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%h_tps3_61 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 426 'extractvalue' 'h_tps3_61' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%h_tps3_62 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 427 'extractvalue' 'h_tps3_62' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%h_tps3_63 = extractvalue i6144 %call_ret1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:352]   --->   Operation 428 'extractvalue' 'h_tps3_63' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 429 [2/2] (0.00ns)   --->   "%call_ln357 = call void @krnl_dot33, i6 %unit_ind_c46, i32 %h_tps_0_c53, i32 %h_tps_1_c54, i32 %h_tps_2_c55, i32 %h_tps_3_c56, i32 %h_tps_4_c57, i32 %h_tps_5_c58, i32 %h_tps_6_c59, i32 %h_tps_7_c60, i32 %h_tps_8_c61, i32 %h_tps_9_c62, i32 %h_tps_10_c63, i32 %h_tps_11_c64, i32 %h_tps_12_c65, i32 %h_tps_13_c66, i32 %h_tps_14_c67, i32 %h_tps_15_c68, i32 %h_tps_16_c69, i32 %h_tps_17_c70, i32 %h_tps_18_c71, i32 %h_tps_19_c72, i32 %h_tps_20_c73, i32 %h_tps_21_c74, i32 %h_tps_22_c75, i32 %h_tps_23_c76, i32 %h_tps_24_c77, i32 %h_tps_25_c78, i32 %h_tps_26_c79, i32 %h_tps_27_c80, i32 %h_tps_28_c81, i32 %h_tps_29_c82, i32 %h_tps_30_c83, i32 %h_tps_31_c84, i32 %h_tps_32_c85, i32 %h_tps_33_c86, i32 %h_tps_34_c87, i32 %h_tps_35_c88, i32 %h_tps_36_c89, i32 %h_tps_37_c90, i32 %h_tps_38_c91, i32 %h_tps_39_c92, i32 %h_tps_40_c93, i32 %h_tps_41_c94, i32 %h_tps_42_c95, i32 %h_tps_43_c96, i32 %h_tps_44_c97, i32 %h_tps_45_c98, i32 %h_tps_46_c99, i32 %h_tps_47_c100, i32 %h_tps_48_c101, i32 %h_tps_49_c102, i32 %h_tps_50_c103, i32 %h_tps_51_c104, i32 %h_tps_52_c105, i32 %h_tps_53_c106, i32 %h_tps_54_c107, i32 %h_tps_55_c108, i32 %h_tps_56_c109, i32 %h_tps_57_c110, i32 %h_tps_58_c111, i32 %h_tps_59_c112, i32 %h_tps_60_c113, i32 %h_tps_61_c114, i32 %h_tps_62_c115, i32 %h_tps_63_c116, i32 %dot_f, i32 %W_hf_0, i32 %W_hf_1, i32 %W_hf_2, i32 %W_hf_3, i32 %W_hf_4, i32 %W_hf_5, i32 %W_hf_6, i32 %W_hf_7, i32 %W_hf_8, i32 %W_hf_9, i32 %W_hf_10, i32 %W_hf_11, i32 %W_hf_12, i32 %W_hf_13, i32 %W_hf_14, i32 %W_hf_15, i32 %W_hf_16, i32 %W_hf_17, i32 %W_hf_18, i32 %W_hf_19, i32 %W_hf_20, i32 %W_hf_21, i32 %W_hf_22, i32 %W_hf_23, i32 %W_hf_24, i32 %W_hf_25, i32 %W_hf_26, i32 %W_hf_27, i32 %W_hf_28, i32 %W_hf_29, i32 %W_hf_30, i32 %W_hf_31, i32 %W_hf_32, i32 %W_hf_33, i32 %W_hf_34, i32 %W_hf_35, i32 %W_hf_36, i32 %W_hf_37, i32 %W_hf_38, i32 %W_hf_39, i32 %W_hf_40, i32 %W_hf_41, i32 %W_hf_42, i32 %W_hf_43, i32 %W_hf_44, i32 %W_hf_45, i32 %W_hf_46, i32 %W_hf_47, i32 %W_hf_48, i32 %W_hf_49, i32 %W_hf_50, i32 %W_hf_51, i32 %W_hf_52, i32 %W_hf_53, i32 %W_hf_54, i32 %W_hf_55, i32 %W_hf_56, i32 %W_hf_57, i32 %W_hf_58, i32 %W_hf_59, i32 %W_hf_60, i32 %W_hf_61, i32 %W_hf_62, i32 %W_hf_63" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:357]   --->   Operation 429 'call' 'call_ln357' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 430 [2/2] (0.00ns)   --->   "%call_ln362 = call void @krnl_dot35, i6 %unit_ind_c47, i32 %h_tps1_0, i32 %h_tps1_1, i32 %h_tps1_2, i32 %h_tps1_3, i32 %h_tps1_4, i32 %h_tps1_5, i32 %h_tps1_6, i32 %h_tps1_7, i32 %h_tps1_8, i32 %h_tps1_9, i32 %h_tps1_10, i32 %h_tps1_11, i32 %h_tps1_12, i32 %h_tps1_13, i32 %h_tps1_14, i32 %h_tps1_15, i32 %h_tps1_16, i32 %h_tps1_17, i32 %h_tps1_18, i32 %h_tps1_19, i32 %h_tps1_20, i32 %h_tps1_21, i32 %h_tps1_22, i32 %h_tps1_23, i32 %h_tps1_24, i32 %h_tps1_25, i32 %h_tps1_26, i32 %h_tps1_27, i32 %h_tps1_28, i32 %h_tps1_29, i32 %h_tps1_30, i32 %h_tps1_31, i32 %h_tps1_32, i32 %h_tps1_33, i32 %h_tps1_34, i32 %h_tps1_35, i32 %h_tps1_36, i32 %h_tps1_37, i32 %h_tps1_38, i32 %h_tps1_39, i32 %h_tps1_40, i32 %h_tps1_41, i32 %h_tps1_42, i32 %h_tps1_43, i32 %h_tps1_44, i32 %h_tps1_45, i32 %h_tps1_46, i32 %h_tps1_47, i32 %h_tps1_48, i32 %h_tps1_49, i32 %h_tps1_50, i32 %h_tps1_51, i32 %h_tps1_52, i32 %h_tps1_53, i32 %h_tps1_54, i32 %h_tps1_55, i32 %h_tps1_56, i32 %h_tps1_57, i32 %h_tps1_58, i32 %h_tps1_59, i32 %h_tps1_60, i32 %h_tps1_61, i32 %h_tps1_62, i32 %h_tps1_63, i32 %dot_i, i32 %W_hi_0, i32 %W_hi_1, i32 %W_hi_2, i32 %W_hi_3, i32 %W_hi_4, i32 %W_hi_5, i32 %W_hi_6, i32 %W_hi_7, i32 %W_hi_8, i32 %W_hi_9, i32 %W_hi_10, i32 %W_hi_11, i32 %W_hi_12, i32 %W_hi_13, i32 %W_hi_14, i32 %W_hi_15, i32 %W_hi_16, i32 %W_hi_17, i32 %W_hi_18, i32 %W_hi_19, i32 %W_hi_20, i32 %W_hi_21, i32 %W_hi_22, i32 %W_hi_23, i32 %W_hi_24, i32 %W_hi_25, i32 %W_hi_26, i32 %W_hi_27, i32 %W_hi_28, i32 %W_hi_29, i32 %W_hi_30, i32 %W_hi_31, i32 %W_hi_32, i32 %W_hi_33, i32 %W_hi_34, i32 %W_hi_35, i32 %W_hi_36, i32 %W_hi_37, i32 %W_hi_38, i32 %W_hi_39, i32 %W_hi_40, i32 %W_hi_41, i32 %W_hi_42, i32 %W_hi_43, i32 %W_hi_44, i32 %W_hi_45, i32 %W_hi_46, i32 %W_hi_47, i32 %W_hi_48, i32 %W_hi_49, i32 %W_hi_50, i32 %W_hi_51, i32 %W_hi_52, i32 %W_hi_53, i32 %W_hi_54, i32 %W_hi_55, i32 %W_hi_56, i32 %W_hi_57, i32 %W_hi_58, i32 %W_hi_59, i32 %W_hi_60, i32 %W_hi_61, i32 %W_hi_62, i32 %W_hi_63" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:362]   --->   Operation 430 'call' 'call_ln362' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 431 [2/2] (0.00ns)   --->   "%call_ln367 = call void @krnl_dot37, i6 %unit_ind_c48, i32 %h_tps2_0, i32 %h_tps2_1, i32 %h_tps2_2, i32 %h_tps2_3, i32 %h_tps2_4, i32 %h_tps2_5, i32 %h_tps2_6, i32 %h_tps2_7, i32 %h_tps2_8, i32 %h_tps2_9, i32 %h_tps2_10, i32 %h_tps2_11, i32 %h_tps2_12, i32 %h_tps2_13, i32 %h_tps2_14, i32 %h_tps2_15, i32 %h_tps2_16, i32 %h_tps2_17, i32 %h_tps2_18, i32 %h_tps2_19, i32 %h_tps2_20, i32 %h_tps2_21, i32 %h_tps2_22, i32 %h_tps2_23, i32 %h_tps2_24, i32 %h_tps2_25, i32 %h_tps2_26, i32 %h_tps2_27, i32 %h_tps2_28, i32 %h_tps2_29, i32 %h_tps2_30, i32 %h_tps2_31, i32 %h_tps2_32, i32 %h_tps2_33, i32 %h_tps2_34, i32 %h_tps2_35, i32 %h_tps2_36, i32 %h_tps2_37, i32 %h_tps2_38, i32 %h_tps2_39, i32 %h_tps2_40, i32 %h_tps2_41, i32 %h_tps2_42, i32 %h_tps2_43, i32 %h_tps2_44, i32 %h_tps2_45, i32 %h_tps2_46, i32 %h_tps2_47, i32 %h_tps2_48, i32 %h_tps2_49, i32 %h_tps2_50, i32 %h_tps2_51, i32 %h_tps2_52, i32 %h_tps2_53, i32 %h_tps2_54, i32 %h_tps2_55, i32 %h_tps2_56, i32 %h_tps2_57, i32 %h_tps2_58, i32 %h_tps2_59, i32 %h_tps2_60, i32 %h_tps2_61, i32 %h_tps2_62, i32 %h_tps2_63, i32 %dot_c, i32 %W_hc_0, i32 %W_hc_1, i32 %W_hc_2, i32 %W_hc_3, i32 %W_hc_4, i32 %W_hc_5, i32 %W_hc_6, i32 %W_hc_7, i32 %W_hc_8, i32 %W_hc_9, i32 %W_hc_10, i32 %W_hc_11, i32 %W_hc_12, i32 %W_hc_13, i32 %W_hc_14, i32 %W_hc_15, i32 %W_hc_16, i32 %W_hc_17, i32 %W_hc_18, i32 %W_hc_19, i32 %W_hc_20, i32 %W_hc_21, i32 %W_hc_22, i32 %W_hc_23, i32 %W_hc_24, i32 %W_hc_25, i32 %W_hc_26, i32 %W_hc_27, i32 %W_hc_28, i32 %W_hc_29, i32 %W_hc_30, i32 %W_hc_31, i32 %W_hc_32, i32 %W_hc_33, i32 %W_hc_34, i32 %W_hc_35, i32 %W_hc_36, i32 %W_hc_37, i32 %W_hc_38, i32 %W_hc_39, i32 %W_hc_40, i32 %W_hc_41, i32 %W_hc_42, i32 %W_hc_43, i32 %W_hc_44, i32 %W_hc_45, i32 %W_hc_46, i32 %W_hc_47, i32 %W_hc_48, i32 %W_hc_49, i32 %W_hc_50, i32 %W_hc_51, i32 %W_hc_52, i32 %W_hc_53, i32 %W_hc_54, i32 %W_hc_55, i32 %W_hc_56, i32 %W_hc_57, i32 %W_hc_58, i32 %W_hc_59, i32 %W_hc_60, i32 %W_hc_61, i32 %W_hc_62, i32 %W_hc_63" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:367]   --->   Operation 431 'call' 'call_ln367' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 432 [2/2] (0.00ns)   --->   "%call_ln376 = call void @krnl_dot39, i6 %unit_ind_c49, i32 %h_tps3_0, i32 %h_tps3_1, i32 %h_tps3_2, i32 %h_tps3_3, i32 %h_tps3_4, i32 %h_tps3_5, i32 %h_tps3_6, i32 %h_tps3_7, i32 %h_tps3_8, i32 %h_tps3_9, i32 %h_tps3_10, i32 %h_tps3_11, i32 %h_tps3_12, i32 %h_tps3_13, i32 %h_tps3_14, i32 %h_tps3_15, i32 %h_tps3_16, i32 %h_tps3_17, i32 %h_tps3_18, i32 %h_tps3_19, i32 %h_tps3_20, i32 %h_tps3_21, i32 %h_tps3_22, i32 %h_tps3_23, i32 %h_tps3_24, i32 %h_tps3_25, i32 %h_tps3_26, i32 %h_tps3_27, i32 %h_tps3_28, i32 %h_tps3_29, i32 %h_tps3_30, i32 %h_tps3_31, i32 %h_tps3_32, i32 %h_tps3_33, i32 %h_tps3_34, i32 %h_tps3_35, i32 %h_tps3_36, i32 %h_tps3_37, i32 %h_tps3_38, i32 %h_tps3_39, i32 %h_tps3_40, i32 %h_tps3_41, i32 %h_tps3_42, i32 %h_tps3_43, i32 %h_tps3_44, i32 %h_tps3_45, i32 %h_tps3_46, i32 %h_tps3_47, i32 %h_tps3_48, i32 %h_tps3_49, i32 %h_tps3_50, i32 %h_tps3_51, i32 %h_tps3_52, i32 %h_tps3_53, i32 %h_tps3_54, i32 %h_tps3_55, i32 %h_tps3_56, i32 %h_tps3_57, i32 %h_tps3_58, i32 %h_tps3_59, i32 %h_tps3_60, i32 %h_tps3_61, i32 %h_tps3_62, i32 %h_tps3_63, i32 %dot_o, i32 %W_ho_0, i32 %W_ho_1, i32 %W_ho_2, i32 %W_ho_3, i32 %W_ho_4, i32 %W_ho_5, i32 %W_ho_6, i32 %W_ho_7, i32 %W_ho_8, i32 %W_ho_9, i32 %W_ho_10, i32 %W_ho_11, i32 %W_ho_12, i32 %W_ho_13, i32 %W_ho_14, i32 %W_ho_15, i32 %W_ho_16, i32 %W_ho_17, i32 %W_ho_18, i32 %W_ho_19, i32 %W_ho_20, i32 %W_ho_21, i32 %W_ho_22, i32 %W_ho_23, i32 %W_ho_24, i32 %W_ho_25, i32 %W_ho_26, i32 %W_ho_27, i32 %W_ho_28, i32 %W_ho_29, i32 %W_ho_30, i32 %W_ho_31, i32 %W_ho_32, i32 %W_ho_33, i32 %W_ho_34, i32 %W_ho_35, i32 %W_ho_36, i32 %W_ho_37, i32 %W_ho_38, i32 %W_ho_39, i32 %W_ho_40, i32 %W_ho_41, i32 %W_ho_42, i32 %W_ho_43, i32 %W_ho_44, i32 %W_ho_45, i32 %W_ho_46, i32 %W_ho_47, i32 %W_ho_48, i32 %W_ho_49, i32 %W_ho_50, i32 %W_ho_51, i32 %W_ho_52, i32 %W_ho_53, i32 %W_ho_54, i32 %W_ho_55, i32 %W_ho_56, i32 %W_ho_57, i32 %W_ho_58, i32 %W_ho_59, i32 %W_ho_60, i32 %W_ho_61, i32 %W_ho_62, i32 %W_ho_63" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:376]   --->   Operation 432 'call' 'call_ln376' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 433 [1/2] (2.77ns)   --->   "%call_ret = call i64 @krnl_lstm_unit_Block_.split2_proc, i6 %unit_ind_c, i32 %w_xi_loc_c, i32 %w_xc_loc_c, i32 %w_xo_loc_c, i32 %b_i_loc_c, i32 %b_c_loc_c, i32 %b_o_loc_c, i32 %W_xf, i32 %W_xi, i32 %W_xc, i32 %W_xo, i32 %B_f, i32 %B_i, i32 %B_c, i32 %B_o" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 433 'call' 'call_ret' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 434 [1/1] (0.00ns)   --->   "%w_xf_loc_channel = extractvalue i64 %call_ret" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 434 'extractvalue' 'w_xf_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 435 [1/1] (0.00ns)   --->   "%b_f_loc_channel = extractvalue i64 %call_ret" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 435 'extractvalue' 'b_f_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 436 [1/2] (0.00ns)   --->   "%call_ln357 = call void @krnl_dot33, i6 %unit_ind_c46, i32 %h_tps_0_c53, i32 %h_tps_1_c54, i32 %h_tps_2_c55, i32 %h_tps_3_c56, i32 %h_tps_4_c57, i32 %h_tps_5_c58, i32 %h_tps_6_c59, i32 %h_tps_7_c60, i32 %h_tps_8_c61, i32 %h_tps_9_c62, i32 %h_tps_10_c63, i32 %h_tps_11_c64, i32 %h_tps_12_c65, i32 %h_tps_13_c66, i32 %h_tps_14_c67, i32 %h_tps_15_c68, i32 %h_tps_16_c69, i32 %h_tps_17_c70, i32 %h_tps_18_c71, i32 %h_tps_19_c72, i32 %h_tps_20_c73, i32 %h_tps_21_c74, i32 %h_tps_22_c75, i32 %h_tps_23_c76, i32 %h_tps_24_c77, i32 %h_tps_25_c78, i32 %h_tps_26_c79, i32 %h_tps_27_c80, i32 %h_tps_28_c81, i32 %h_tps_29_c82, i32 %h_tps_30_c83, i32 %h_tps_31_c84, i32 %h_tps_32_c85, i32 %h_tps_33_c86, i32 %h_tps_34_c87, i32 %h_tps_35_c88, i32 %h_tps_36_c89, i32 %h_tps_37_c90, i32 %h_tps_38_c91, i32 %h_tps_39_c92, i32 %h_tps_40_c93, i32 %h_tps_41_c94, i32 %h_tps_42_c95, i32 %h_tps_43_c96, i32 %h_tps_44_c97, i32 %h_tps_45_c98, i32 %h_tps_46_c99, i32 %h_tps_47_c100, i32 %h_tps_48_c101, i32 %h_tps_49_c102, i32 %h_tps_50_c103, i32 %h_tps_51_c104, i32 %h_tps_52_c105, i32 %h_tps_53_c106, i32 %h_tps_54_c107, i32 %h_tps_55_c108, i32 %h_tps_56_c109, i32 %h_tps_57_c110, i32 %h_tps_58_c111, i32 %h_tps_59_c112, i32 %h_tps_60_c113, i32 %h_tps_61_c114, i32 %h_tps_62_c115, i32 %h_tps_63_c116, i32 %dot_f, i32 %W_hf_0, i32 %W_hf_1, i32 %W_hf_2, i32 %W_hf_3, i32 %W_hf_4, i32 %W_hf_5, i32 %W_hf_6, i32 %W_hf_7, i32 %W_hf_8, i32 %W_hf_9, i32 %W_hf_10, i32 %W_hf_11, i32 %W_hf_12, i32 %W_hf_13, i32 %W_hf_14, i32 %W_hf_15, i32 %W_hf_16, i32 %W_hf_17, i32 %W_hf_18, i32 %W_hf_19, i32 %W_hf_20, i32 %W_hf_21, i32 %W_hf_22, i32 %W_hf_23, i32 %W_hf_24, i32 %W_hf_25, i32 %W_hf_26, i32 %W_hf_27, i32 %W_hf_28, i32 %W_hf_29, i32 %W_hf_30, i32 %W_hf_31, i32 %W_hf_32, i32 %W_hf_33, i32 %W_hf_34, i32 %W_hf_35, i32 %W_hf_36, i32 %W_hf_37, i32 %W_hf_38, i32 %W_hf_39, i32 %W_hf_40, i32 %W_hf_41, i32 %W_hf_42, i32 %W_hf_43, i32 %W_hf_44, i32 %W_hf_45, i32 %W_hf_46, i32 %W_hf_47, i32 %W_hf_48, i32 %W_hf_49, i32 %W_hf_50, i32 %W_hf_51, i32 %W_hf_52, i32 %W_hf_53, i32 %W_hf_54, i32 %W_hf_55, i32 %W_hf_56, i32 %W_hf_57, i32 %W_hf_58, i32 %W_hf_59, i32 %W_hf_60, i32 %W_hf_61, i32 %W_hf_62, i32 %W_hf_63" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:357]   --->   Operation 436 'call' 'call_ln357' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 437 [1/2] (0.00ns)   --->   "%call_ln362 = call void @krnl_dot35, i6 %unit_ind_c47, i32 %h_tps1_0, i32 %h_tps1_1, i32 %h_tps1_2, i32 %h_tps1_3, i32 %h_tps1_4, i32 %h_tps1_5, i32 %h_tps1_6, i32 %h_tps1_7, i32 %h_tps1_8, i32 %h_tps1_9, i32 %h_tps1_10, i32 %h_tps1_11, i32 %h_tps1_12, i32 %h_tps1_13, i32 %h_tps1_14, i32 %h_tps1_15, i32 %h_tps1_16, i32 %h_tps1_17, i32 %h_tps1_18, i32 %h_tps1_19, i32 %h_tps1_20, i32 %h_tps1_21, i32 %h_tps1_22, i32 %h_tps1_23, i32 %h_tps1_24, i32 %h_tps1_25, i32 %h_tps1_26, i32 %h_tps1_27, i32 %h_tps1_28, i32 %h_tps1_29, i32 %h_tps1_30, i32 %h_tps1_31, i32 %h_tps1_32, i32 %h_tps1_33, i32 %h_tps1_34, i32 %h_tps1_35, i32 %h_tps1_36, i32 %h_tps1_37, i32 %h_tps1_38, i32 %h_tps1_39, i32 %h_tps1_40, i32 %h_tps1_41, i32 %h_tps1_42, i32 %h_tps1_43, i32 %h_tps1_44, i32 %h_tps1_45, i32 %h_tps1_46, i32 %h_tps1_47, i32 %h_tps1_48, i32 %h_tps1_49, i32 %h_tps1_50, i32 %h_tps1_51, i32 %h_tps1_52, i32 %h_tps1_53, i32 %h_tps1_54, i32 %h_tps1_55, i32 %h_tps1_56, i32 %h_tps1_57, i32 %h_tps1_58, i32 %h_tps1_59, i32 %h_tps1_60, i32 %h_tps1_61, i32 %h_tps1_62, i32 %h_tps1_63, i32 %dot_i, i32 %W_hi_0, i32 %W_hi_1, i32 %W_hi_2, i32 %W_hi_3, i32 %W_hi_4, i32 %W_hi_5, i32 %W_hi_6, i32 %W_hi_7, i32 %W_hi_8, i32 %W_hi_9, i32 %W_hi_10, i32 %W_hi_11, i32 %W_hi_12, i32 %W_hi_13, i32 %W_hi_14, i32 %W_hi_15, i32 %W_hi_16, i32 %W_hi_17, i32 %W_hi_18, i32 %W_hi_19, i32 %W_hi_20, i32 %W_hi_21, i32 %W_hi_22, i32 %W_hi_23, i32 %W_hi_24, i32 %W_hi_25, i32 %W_hi_26, i32 %W_hi_27, i32 %W_hi_28, i32 %W_hi_29, i32 %W_hi_30, i32 %W_hi_31, i32 %W_hi_32, i32 %W_hi_33, i32 %W_hi_34, i32 %W_hi_35, i32 %W_hi_36, i32 %W_hi_37, i32 %W_hi_38, i32 %W_hi_39, i32 %W_hi_40, i32 %W_hi_41, i32 %W_hi_42, i32 %W_hi_43, i32 %W_hi_44, i32 %W_hi_45, i32 %W_hi_46, i32 %W_hi_47, i32 %W_hi_48, i32 %W_hi_49, i32 %W_hi_50, i32 %W_hi_51, i32 %W_hi_52, i32 %W_hi_53, i32 %W_hi_54, i32 %W_hi_55, i32 %W_hi_56, i32 %W_hi_57, i32 %W_hi_58, i32 %W_hi_59, i32 %W_hi_60, i32 %W_hi_61, i32 %W_hi_62, i32 %W_hi_63" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:362]   --->   Operation 437 'call' 'call_ln362' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 438 [1/2] (0.00ns)   --->   "%call_ln367 = call void @krnl_dot37, i6 %unit_ind_c48, i32 %h_tps2_0, i32 %h_tps2_1, i32 %h_tps2_2, i32 %h_tps2_3, i32 %h_tps2_4, i32 %h_tps2_5, i32 %h_tps2_6, i32 %h_tps2_7, i32 %h_tps2_8, i32 %h_tps2_9, i32 %h_tps2_10, i32 %h_tps2_11, i32 %h_tps2_12, i32 %h_tps2_13, i32 %h_tps2_14, i32 %h_tps2_15, i32 %h_tps2_16, i32 %h_tps2_17, i32 %h_tps2_18, i32 %h_tps2_19, i32 %h_tps2_20, i32 %h_tps2_21, i32 %h_tps2_22, i32 %h_tps2_23, i32 %h_tps2_24, i32 %h_tps2_25, i32 %h_tps2_26, i32 %h_tps2_27, i32 %h_tps2_28, i32 %h_tps2_29, i32 %h_tps2_30, i32 %h_tps2_31, i32 %h_tps2_32, i32 %h_tps2_33, i32 %h_tps2_34, i32 %h_tps2_35, i32 %h_tps2_36, i32 %h_tps2_37, i32 %h_tps2_38, i32 %h_tps2_39, i32 %h_tps2_40, i32 %h_tps2_41, i32 %h_tps2_42, i32 %h_tps2_43, i32 %h_tps2_44, i32 %h_tps2_45, i32 %h_tps2_46, i32 %h_tps2_47, i32 %h_tps2_48, i32 %h_tps2_49, i32 %h_tps2_50, i32 %h_tps2_51, i32 %h_tps2_52, i32 %h_tps2_53, i32 %h_tps2_54, i32 %h_tps2_55, i32 %h_tps2_56, i32 %h_tps2_57, i32 %h_tps2_58, i32 %h_tps2_59, i32 %h_tps2_60, i32 %h_tps2_61, i32 %h_tps2_62, i32 %h_tps2_63, i32 %dot_c, i32 %W_hc_0, i32 %W_hc_1, i32 %W_hc_2, i32 %W_hc_3, i32 %W_hc_4, i32 %W_hc_5, i32 %W_hc_6, i32 %W_hc_7, i32 %W_hc_8, i32 %W_hc_9, i32 %W_hc_10, i32 %W_hc_11, i32 %W_hc_12, i32 %W_hc_13, i32 %W_hc_14, i32 %W_hc_15, i32 %W_hc_16, i32 %W_hc_17, i32 %W_hc_18, i32 %W_hc_19, i32 %W_hc_20, i32 %W_hc_21, i32 %W_hc_22, i32 %W_hc_23, i32 %W_hc_24, i32 %W_hc_25, i32 %W_hc_26, i32 %W_hc_27, i32 %W_hc_28, i32 %W_hc_29, i32 %W_hc_30, i32 %W_hc_31, i32 %W_hc_32, i32 %W_hc_33, i32 %W_hc_34, i32 %W_hc_35, i32 %W_hc_36, i32 %W_hc_37, i32 %W_hc_38, i32 %W_hc_39, i32 %W_hc_40, i32 %W_hc_41, i32 %W_hc_42, i32 %W_hc_43, i32 %W_hc_44, i32 %W_hc_45, i32 %W_hc_46, i32 %W_hc_47, i32 %W_hc_48, i32 %W_hc_49, i32 %W_hc_50, i32 %W_hc_51, i32 %W_hc_52, i32 %W_hc_53, i32 %W_hc_54, i32 %W_hc_55, i32 %W_hc_56, i32 %W_hc_57, i32 %W_hc_58, i32 %W_hc_59, i32 %W_hc_60, i32 %W_hc_61, i32 %W_hc_62, i32 %W_hc_63" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:367]   --->   Operation 438 'call' 'call_ln367' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 439 [1/2] (0.00ns)   --->   "%call_ln376 = call void @krnl_dot39, i6 %unit_ind_c49, i32 %h_tps3_0, i32 %h_tps3_1, i32 %h_tps3_2, i32 %h_tps3_3, i32 %h_tps3_4, i32 %h_tps3_5, i32 %h_tps3_6, i32 %h_tps3_7, i32 %h_tps3_8, i32 %h_tps3_9, i32 %h_tps3_10, i32 %h_tps3_11, i32 %h_tps3_12, i32 %h_tps3_13, i32 %h_tps3_14, i32 %h_tps3_15, i32 %h_tps3_16, i32 %h_tps3_17, i32 %h_tps3_18, i32 %h_tps3_19, i32 %h_tps3_20, i32 %h_tps3_21, i32 %h_tps3_22, i32 %h_tps3_23, i32 %h_tps3_24, i32 %h_tps3_25, i32 %h_tps3_26, i32 %h_tps3_27, i32 %h_tps3_28, i32 %h_tps3_29, i32 %h_tps3_30, i32 %h_tps3_31, i32 %h_tps3_32, i32 %h_tps3_33, i32 %h_tps3_34, i32 %h_tps3_35, i32 %h_tps3_36, i32 %h_tps3_37, i32 %h_tps3_38, i32 %h_tps3_39, i32 %h_tps3_40, i32 %h_tps3_41, i32 %h_tps3_42, i32 %h_tps3_43, i32 %h_tps3_44, i32 %h_tps3_45, i32 %h_tps3_46, i32 %h_tps3_47, i32 %h_tps3_48, i32 %h_tps3_49, i32 %h_tps3_50, i32 %h_tps3_51, i32 %h_tps3_52, i32 %h_tps3_53, i32 %h_tps3_54, i32 %h_tps3_55, i32 %h_tps3_56, i32 %h_tps3_57, i32 %h_tps3_58, i32 %h_tps3_59, i32 %h_tps3_60, i32 %h_tps3_61, i32 %h_tps3_62, i32 %h_tps3_63, i32 %dot_o, i32 %W_ho_0, i32 %W_ho_1, i32 %W_ho_2, i32 %W_ho_3, i32 %W_ho_4, i32 %W_ho_5, i32 %W_ho_6, i32 %W_ho_7, i32 %W_ho_8, i32 %W_ho_9, i32 %W_ho_10, i32 %W_ho_11, i32 %W_ho_12, i32 %W_ho_13, i32 %W_ho_14, i32 %W_ho_15, i32 %W_ho_16, i32 %W_ho_17, i32 %W_ho_18, i32 %W_ho_19, i32 %W_ho_20, i32 %W_ho_21, i32 %W_ho_22, i32 %W_ho_23, i32 %W_ho_24, i32 %W_ho_25, i32 %W_ho_26, i32 %W_ho_27, i32 %W_ho_28, i32 %W_ho_29, i32 %W_ho_30, i32 %W_ho_31, i32 %W_ho_32, i32 %W_ho_33, i32 %W_ho_34, i32 %W_ho_35, i32 %W_ho_36, i32 %W_ho_37, i32 %W_ho_38, i32 %W_ho_39, i32 %W_ho_40, i32 %W_ho_41, i32 %W_ho_42, i32 %W_ho_43, i32 %W_ho_44, i32 %W_ho_45, i32 %W_ho_46, i32 %W_ho_47, i32 %W_ho_48, i32 %W_ho_49, i32 %W_ho_50, i32 %W_ho_51, i32 %W_ho_52, i32 %W_ho_53, i32 %W_ho_54, i32 %W_ho_55, i32 %W_ho_56, i32 %W_ho_57, i32 %W_ho_58, i32 %W_ho_59, i32 %W_ho_60, i32 %W_ho_61, i32 %W_ho_62, i32 %W_ho_63" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:376]   --->   Operation 439 'call' 'call_ln376' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.32>
ST_4 : Operation 440 [2/2] (6.32ns)   --->   "%add1_loc_channel = call i32 @krnl_lstm_unit_Block_.split25_proc, i32 %dot_f, i32 %w_xf_loc_channel, i32 %x_t_c, i32 %b_f_loc_channel" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 440 'call' 'add1_loc_channel' <Predicate = true> <Delay = 6.32> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 441 [2/2] (6.32ns)   --->   "%add3_loc_channel = call i32 @krnl_lstm_unit_Block_.split29_proc, i32 %dot_i, i32 %w_xi_loc_c, i32 %x_t_c50, i32 %b_i_loc_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 441 'call' 'add3_loc_channel' <Predicate = true> <Delay = 6.32> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 442 [2/2] (6.32ns)   --->   "%add5_loc_channel = call i32 @krnl_lstm_unit_Block_.split213_proc, i32 %dot_c, i32 %w_xc_loc_c, i32 %x_t_c51, i32 %b_c_loc_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 442 'call' 'add5_loc_channel' <Predicate = true> <Delay = 6.32> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 443 [2/2] (6.32ns)   --->   "%add8_loc_channel = call i32 @krnl_lstm_unit_Block_.split221_proc, i32 %dot_o, i32 %w_xo_loc_c, i32 %x_t_c52, i32 %b_o_loc_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 443 'call' 'add8_loc_channel' <Predicate = true> <Delay = 6.32> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 6.32>
ST_5 : Operation 444 [1/2] (6.32ns)   --->   "%add1_loc_channel = call i32 @krnl_lstm_unit_Block_.split25_proc, i32 %dot_f, i32 %w_xf_loc_channel, i32 %x_t_c, i32 %b_f_loc_channel" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 444 'call' 'add1_loc_channel' <Predicate = true> <Delay = 6.32> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 445 [1/2] (6.32ns)   --->   "%add3_loc_channel = call i32 @krnl_lstm_unit_Block_.split29_proc, i32 %dot_i, i32 %w_xi_loc_c, i32 %x_t_c50, i32 %b_i_loc_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 445 'call' 'add3_loc_channel' <Predicate = true> <Delay = 6.32> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 446 [1/2] (6.32ns)   --->   "%add5_loc_channel = call i32 @krnl_lstm_unit_Block_.split213_proc, i32 %dot_c, i32 %w_xc_loc_c, i32 %x_t_c51, i32 %b_c_loc_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 446 'call' 'add5_loc_channel' <Predicate = true> <Delay = 6.32> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 447 [1/2] (6.32ns)   --->   "%add8_loc_channel = call i32 @krnl_lstm_unit_Block_.split221_proc, i32 %dot_o, i32 %w_xo_loc_c, i32 %x_t_c52, i32 %b_o_loc_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 447 'call' 'add8_loc_channel' <Predicate = true> <Delay = 6.32> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 3.15>
ST_6 : Operation 448 [2/2] (3.15ns)   --->   "%f_t = call i32 @krnl_lut_sigmoid34, i32 %add1_loc_channel, i32 %sigmoid_lut98" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:359]   --->   Operation 448 'call' 'f_t' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 449 [2/2] (3.15ns)   --->   "%i_t = call i32 @krnl_lut_sigmoid36, i32 %add3_loc_channel, i32 %sigmoid_lut" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 449 'call' 'i_t' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 450 [2/2] (3.15ns)   --->   "%call_ln368 = call void @krnl_lut_tanh38, i32 %add5_loc_channel, i32 %c_ti_c, i32 %tanh_lut" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 450 'call' 'call_ln368' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 451 [2/2] (3.15ns)   --->   "%o_t = call i32 @krnl_lut_sigmoid, i32 %add8_loc_channel, i32 %sigmoid_lut99" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:378]   --->   Operation 451 'call' 'o_t' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 6.17>
ST_7 : Operation 452 [1/2] (2.77ns)   --->   "%f_t = call i32 @krnl_lut_sigmoid34, i32 %add1_loc_channel, i32 %sigmoid_lut98" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:359]   --->   Operation 452 'call' 'f_t' <Predicate = true> <Delay = 2.77> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 453 [1/2] (2.77ns)   --->   "%i_t = call i32 @krnl_lut_sigmoid36, i32 %add3_loc_channel, i32 %sigmoid_lut" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 453 'call' 'i_t' <Predicate = true> <Delay = 2.77> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 454 [1/2] (0.00ns)   --->   "%call_ln368 = call void @krnl_lut_tanh38, i32 %add5_loc_channel, i32 %c_ti_c, i32 %tanh_lut" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368]   --->   Operation 454 'call' 'call_ln368' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 455 [1/2] (2.77ns)   --->   "%o_t = call i32 @krnl_lut_sigmoid, i32 %add8_loc_channel, i32 %sigmoid_lut99" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:378]   --->   Operation 455 'call' 'o_t' <Predicate = true> <Delay = 2.77> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 456 [1/1] (3.40ns)   --->   "%call_ln378 = call void @krnl_lstm_unit_Block_.split225_proc, i32 %o_t, i32 %o_t_load_loc_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:378]   --->   Operation 456 'call' 'call_ln378' <Predicate = true> <Delay = 3.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.72>
ST_8 : Operation 457 [2/2] (4.72ns)   --->   "%call_ln359 = call void @krnl_lstm_unit_Block_.split216_proc, i32 %f_t, i32 %c_tp_c, i32 %mul3_loc_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:359]   --->   Operation 457 'call' 'call_ln359' <Predicate = true> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 458 [1/2] (0.00ns)   --->   "%call_ln359 = call void @krnl_lstm_unit_Block_.split216_proc, i32 %f_t, i32 %c_tp_c, i32 %mul3_loc_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:359]   --->   Operation 458 'call' 'call_ln359' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.72>
ST_10 : Operation 459 [1/1] (0.00ns)   --->   "%i_t_load_loc_channel = call i32 @krnl_lstm_unit_Block_.split217_proc, i32 %i_t" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 459 'call' 'i_t_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 460 [2/2] (4.72ns)   --->   "%add6_loc_channel = call i32 @krnl_lstm_unit_Block_.split218_proc, i32 %c_ti_c, i32 %i_t_load_loc_channel, i32 %mul3_loc_c, i32 %c_t" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 460 'call' 'add6_loc_channel' <Predicate = true> <Delay = 4.72> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 11 <SV = 10> <Delay = 6.32>
ST_11 : Operation 461 [1/2] (6.32ns)   --->   "%add6_loc_channel = call i32 @krnl_lstm_unit_Block_.split218_proc, i32 %c_ti_c, i32 %i_t_load_loc_channel, i32 %mul3_loc_c, i32 %c_t" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 461 'call' 'add6_loc_channel' <Predicate = true> <Delay = 6.32> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 12 <SV = 11> <Delay = 3.15>
ST_12 : Operation 462 [2/2] (3.15ns)   --->   "%tan_c = call i32 @krnl_lut_tanh, i32 %add6_loc_channel, i32 %tanh_lut100" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 462 'call' 'tan_c' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 13 <SV = 12> <Delay = 2.77>
ST_13 : Operation 463 [1/2] (2.77ns)   --->   "%tan_c = call i32 @krnl_lut_tanh, i32 %add6_loc_channel, i32 %tanh_lut100" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 463 'call' 'tan_c' <Predicate = true> <Delay = 2.77> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 14 <SV = 13> <Delay = 4.72>
ST_14 : Operation 464 [2/2] (4.72ns)   --->   "%call_ln381 = call void @krnl_lstm_unit_Block_.split226_proc, i32 %tan_c, i32 %o_t_load_loc_c, i32 %h_t" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 464 'call' 'call_ln381' <Predicate = true> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 4.72>
ST_15 : Operation 465 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_11"   --->   Operation 465 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 466 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @unit_ind_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i6 %unit_ind_c, i6 %unit_ind_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 466 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 467 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i6 %unit_ind_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 467 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 468 [1/1] (0.00ns)   --->   "%empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @unit_ind_c46_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i6 %unit_ind_c46, i6 %unit_ind_c46" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 468 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 469 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i6 %unit_ind_c46, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 469 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 470 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @unit_ind_c47_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i6 %unit_ind_c47, i6 %unit_ind_c47" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 470 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 471 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i6 %unit_ind_c47, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 471 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 472 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @unit_ind_c48_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i6 %unit_ind_c48, i6 %unit_ind_c48" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 472 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 473 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i6 %unit_ind_c48, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 473 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 474 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @unit_ind_c49_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i6 %unit_ind_c49, i6 %unit_ind_c49" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 474 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 475 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i6 %unit_ind_c49, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 475 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 476 [1/1] (0.00ns)   --->   "%empty_55 = specchannel i32 @_ssdm_op_SpecChannel, void @x_t_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %x_t_c, i32 %x_t_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 476 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 477 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %x_t_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 477 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 478 [1/1] (0.00ns)   --->   "%empty_56 = specchannel i32 @_ssdm_op_SpecChannel, void @x_t_c50_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i32 %x_t_c50, i32 %x_t_c50" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 478 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 479 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %x_t_c50, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 479 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 480 [1/1] (0.00ns)   --->   "%empty_57 = specchannel i32 @_ssdm_op_SpecChannel, void @x_t_c51_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i32 %x_t_c51, i32 %x_t_c51" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 480 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 481 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %x_t_c51, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 481 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 482 [1/1] (0.00ns)   --->   "%empty_58 = specchannel i32 @_ssdm_op_SpecChannel, void @x_t_c52_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i32 %x_t_c52, i32 %x_t_c52" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 482 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 483 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %x_t_c52, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 483 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 484 [1/1] (0.00ns)   --->   "%empty_59 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_0_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_0_c, i32 %h_tps_0_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 484 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 485 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_0_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 485 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 486 [1/1] (0.00ns)   --->   "%empty_60 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_0_NF_c53_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_0_c53, i32 %h_tps_0_c53" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 486 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 487 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_0_c53, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 487 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 488 [1/1] (0.00ns)   --->   "%empty_61 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_1_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_1_c, i32 %h_tps_1_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 488 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 489 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 489 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 490 [1/1] (0.00ns)   --->   "%empty_62 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_1_NF_c54_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_1_c54, i32 %h_tps_1_c54" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 490 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 491 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_1_c54, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 491 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 492 [1/1] (0.00ns)   --->   "%empty_63 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_2_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_2_c, i32 %h_tps_2_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 492 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 493 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_2_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 493 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 494 [1/1] (0.00ns)   --->   "%empty_64 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_2_NF_c55_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_2_c55, i32 %h_tps_2_c55" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 494 'specchannel' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 495 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_2_c55, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 495 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 496 [1/1] (0.00ns)   --->   "%empty_65 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_3_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_3_c, i32 %h_tps_3_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 496 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 497 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_3_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 497 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 498 [1/1] (0.00ns)   --->   "%empty_66 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_3_NF_c56_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_3_c56, i32 %h_tps_3_c56" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 498 'specchannel' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 499 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_3_c56, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 499 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 500 [1/1] (0.00ns)   --->   "%empty_67 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_4_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_4_c, i32 %h_tps_4_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 500 'specchannel' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 501 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_4_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 501 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 502 [1/1] (0.00ns)   --->   "%empty_68 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_4_NF_c57_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_4_c57, i32 %h_tps_4_c57" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 502 'specchannel' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 503 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_4_c57, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 503 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 504 [1/1] (0.00ns)   --->   "%empty_69 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_5_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_5_c, i32 %h_tps_5_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 504 'specchannel' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 505 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_5_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 505 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 506 [1/1] (0.00ns)   --->   "%empty_70 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_5_NF_c58_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_5_c58, i32 %h_tps_5_c58" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 506 'specchannel' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 507 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_5_c58, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 507 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 508 [1/1] (0.00ns)   --->   "%empty_71 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_6_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_6_c, i32 %h_tps_6_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 508 'specchannel' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 509 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_6_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 509 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 510 [1/1] (0.00ns)   --->   "%empty_72 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_6_NF_c59_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_6_c59, i32 %h_tps_6_c59" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 510 'specchannel' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 511 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_6_c59, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 511 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 512 [1/1] (0.00ns)   --->   "%empty_73 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_7_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_7_c, i32 %h_tps_7_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 512 'specchannel' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 513 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_7_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 513 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 514 [1/1] (0.00ns)   --->   "%empty_74 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_7_NF_c60_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_7_c60, i32 %h_tps_7_c60" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 514 'specchannel' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 515 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_7_c60, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 515 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 516 [1/1] (0.00ns)   --->   "%empty_75 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_8_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_8_c, i32 %h_tps_8_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 516 'specchannel' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 517 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_8_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 517 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 518 [1/1] (0.00ns)   --->   "%empty_76 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_8_NF_c61_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_8_c61, i32 %h_tps_8_c61" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 518 'specchannel' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 519 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_8_c61, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 519 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 520 [1/1] (0.00ns)   --->   "%empty_77 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_9_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_9_c, i32 %h_tps_9_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 520 'specchannel' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 521 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_9_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 521 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 522 [1/1] (0.00ns)   --->   "%empty_78 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_9_NF_c62_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_9_c62, i32 %h_tps_9_c62" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 522 'specchannel' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 523 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_9_c62, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 523 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 524 [1/1] (0.00ns)   --->   "%empty_79 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_10_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_10_c, i32 %h_tps_10_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 524 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 525 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_10_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 525 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 526 [1/1] (0.00ns)   --->   "%empty_80 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_10_NF_c63_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_10_c63, i32 %h_tps_10_c63" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 526 'specchannel' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 527 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_10_c63, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 527 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 528 [1/1] (0.00ns)   --->   "%empty_81 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_11_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_11_c, i32 %h_tps_11_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 528 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 529 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_11_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 529 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 530 [1/1] (0.00ns)   --->   "%empty_82 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_11_NF_c64_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_11_c64, i32 %h_tps_11_c64" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 530 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 531 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_11_c64, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 531 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 532 [1/1] (0.00ns)   --->   "%empty_83 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_12_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_12_c, i32 %h_tps_12_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 532 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 533 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_12_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 533 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 534 [1/1] (0.00ns)   --->   "%empty_84 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_12_NF_c65_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_12_c65, i32 %h_tps_12_c65" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 534 'specchannel' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 535 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_12_c65, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 535 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 536 [1/1] (0.00ns)   --->   "%empty_85 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_13_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_13_c, i32 %h_tps_13_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 536 'specchannel' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 537 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_13_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 537 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 538 [1/1] (0.00ns)   --->   "%empty_86 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_13_NF_c66_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_13_c66, i32 %h_tps_13_c66" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 538 'specchannel' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 539 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_13_c66, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 539 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 540 [1/1] (0.00ns)   --->   "%empty_87 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_14_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_14_c, i32 %h_tps_14_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 540 'specchannel' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 541 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_14_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 541 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 542 [1/1] (0.00ns)   --->   "%empty_88 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_14_NF_c67_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_14_c67, i32 %h_tps_14_c67" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 542 'specchannel' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 543 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_14_c67, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 543 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 544 [1/1] (0.00ns)   --->   "%empty_89 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_15_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_15_c, i32 %h_tps_15_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 544 'specchannel' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 545 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_15_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 545 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 546 [1/1] (0.00ns)   --->   "%empty_90 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_15_NF_c68_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_15_c68, i32 %h_tps_15_c68" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 546 'specchannel' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 547 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_15_c68, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 547 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 548 [1/1] (0.00ns)   --->   "%empty_91 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_16_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_16_c, i32 %h_tps_16_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 548 'specchannel' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 549 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_16_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 549 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 550 [1/1] (0.00ns)   --->   "%empty_92 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_16_NF_c69_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_16_c69, i32 %h_tps_16_c69" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 550 'specchannel' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 551 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_16_c69, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 551 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 552 [1/1] (0.00ns)   --->   "%empty_93 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_17_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_17_c, i32 %h_tps_17_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 552 'specchannel' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 553 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_17_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 553 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 554 [1/1] (0.00ns)   --->   "%empty_94 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_17_NF_c70_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_17_c70, i32 %h_tps_17_c70" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 554 'specchannel' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 555 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_17_c70, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 555 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 556 [1/1] (0.00ns)   --->   "%empty_95 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_18_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_18_c, i32 %h_tps_18_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 556 'specchannel' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 557 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_18_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 557 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 558 [1/1] (0.00ns)   --->   "%empty_96 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_18_NF_c71_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_18_c71, i32 %h_tps_18_c71" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 558 'specchannel' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 559 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_18_c71, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 559 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 560 [1/1] (0.00ns)   --->   "%empty_97 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_19_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_19_c, i32 %h_tps_19_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 560 'specchannel' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 561 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_19_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 561 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 562 [1/1] (0.00ns)   --->   "%empty_98 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_19_NF_c72_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_19_c72, i32 %h_tps_19_c72" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 562 'specchannel' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 563 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_19_c72, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 563 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 564 [1/1] (0.00ns)   --->   "%empty_99 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_20_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_20_c, i32 %h_tps_20_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 564 'specchannel' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 565 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_20_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 565 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 566 [1/1] (0.00ns)   --->   "%empty_100 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_20_NF_c73_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_20_c73, i32 %h_tps_20_c73" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 566 'specchannel' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 567 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_20_c73, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 567 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 568 [1/1] (0.00ns)   --->   "%empty_101 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_21_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_21_c, i32 %h_tps_21_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 568 'specchannel' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 569 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_21_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 569 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 570 [1/1] (0.00ns)   --->   "%empty_102 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_21_NF_c74_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_21_c74, i32 %h_tps_21_c74" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 570 'specchannel' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 571 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_21_c74, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 571 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 572 [1/1] (0.00ns)   --->   "%empty_103 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_22_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_22_c, i32 %h_tps_22_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 572 'specchannel' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 573 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_22_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 573 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 574 [1/1] (0.00ns)   --->   "%empty_104 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_22_NF_c75_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_22_c75, i32 %h_tps_22_c75" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 574 'specchannel' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 575 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_22_c75, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 575 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 576 [1/1] (0.00ns)   --->   "%empty_105 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_23_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_23_c, i32 %h_tps_23_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 576 'specchannel' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 577 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_23_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 577 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 578 [1/1] (0.00ns)   --->   "%empty_106 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_23_NF_c76_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_23_c76, i32 %h_tps_23_c76" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 578 'specchannel' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 579 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_23_c76, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 579 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 580 [1/1] (0.00ns)   --->   "%empty_107 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_24_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_24_c, i32 %h_tps_24_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 580 'specchannel' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 581 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_24_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 581 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 582 [1/1] (0.00ns)   --->   "%empty_108 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_24_NF_c77_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_24_c77, i32 %h_tps_24_c77" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 582 'specchannel' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 583 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_24_c77, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 583 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 584 [1/1] (0.00ns)   --->   "%empty_109 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_25_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_25_c, i32 %h_tps_25_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 584 'specchannel' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 585 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_25_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 585 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 586 [1/1] (0.00ns)   --->   "%empty_110 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_25_NF_c78_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_25_c78, i32 %h_tps_25_c78" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 586 'specchannel' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 587 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_25_c78, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 587 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 588 [1/1] (0.00ns)   --->   "%empty_111 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_26_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_26_c, i32 %h_tps_26_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 588 'specchannel' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 589 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_26_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 589 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 590 [1/1] (0.00ns)   --->   "%empty_112 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_26_NF_c79_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_26_c79, i32 %h_tps_26_c79" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 590 'specchannel' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 591 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_26_c79, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 591 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 592 [1/1] (0.00ns)   --->   "%empty_113 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_27_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_27_c, i32 %h_tps_27_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 592 'specchannel' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 593 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_27_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 593 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 594 [1/1] (0.00ns)   --->   "%empty_114 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_27_NF_c80_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_27_c80, i32 %h_tps_27_c80" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 594 'specchannel' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 595 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_27_c80, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 595 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 596 [1/1] (0.00ns)   --->   "%empty_115 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_28_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_28_c, i32 %h_tps_28_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 596 'specchannel' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 597 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_28_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 597 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 598 [1/1] (0.00ns)   --->   "%empty_116 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_28_NF_c81_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_28_c81, i32 %h_tps_28_c81" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 598 'specchannel' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 599 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_28_c81, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 599 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 600 [1/1] (0.00ns)   --->   "%empty_117 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_29_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_29_c, i32 %h_tps_29_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 600 'specchannel' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 601 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_29_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 601 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 602 [1/1] (0.00ns)   --->   "%empty_118 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_29_NF_c82_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_29_c82, i32 %h_tps_29_c82" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 602 'specchannel' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 603 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_29_c82, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 603 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 604 [1/1] (0.00ns)   --->   "%empty_119 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_30_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_30_c, i32 %h_tps_30_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 604 'specchannel' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 605 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_30_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 605 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 606 [1/1] (0.00ns)   --->   "%empty_120 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_30_NF_c83_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_30_c83, i32 %h_tps_30_c83" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 606 'specchannel' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 607 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_30_c83, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 607 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 608 [1/1] (0.00ns)   --->   "%empty_121 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_31_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_31_c, i32 %h_tps_31_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 608 'specchannel' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 609 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_31_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 609 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 610 [1/1] (0.00ns)   --->   "%empty_122 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_31_NF_c84_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_31_c84, i32 %h_tps_31_c84" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 610 'specchannel' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 611 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_31_c84, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 611 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 612 [1/1] (0.00ns)   --->   "%empty_123 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_32_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_32_c, i32 %h_tps_32_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 612 'specchannel' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 613 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_32_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 613 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 614 [1/1] (0.00ns)   --->   "%empty_124 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_32_NF_c85_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_32_c85, i32 %h_tps_32_c85" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 614 'specchannel' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 615 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_32_c85, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 615 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 616 [1/1] (0.00ns)   --->   "%empty_125 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_33_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_33_c, i32 %h_tps_33_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 616 'specchannel' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 617 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_33_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 617 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 618 [1/1] (0.00ns)   --->   "%empty_126 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_33_NF_c86_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_33_c86, i32 %h_tps_33_c86" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 618 'specchannel' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 619 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_33_c86, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 619 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 620 [1/1] (0.00ns)   --->   "%empty_127 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_34_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_34_c, i32 %h_tps_34_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 620 'specchannel' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 621 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_34_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 621 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 622 [1/1] (0.00ns)   --->   "%empty_128 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_34_NF_c87_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_34_c87, i32 %h_tps_34_c87" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 622 'specchannel' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 623 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_34_c87, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 623 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 624 [1/1] (0.00ns)   --->   "%empty_129 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_35_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_35_c, i32 %h_tps_35_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 624 'specchannel' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 625 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_35_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 625 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 626 [1/1] (0.00ns)   --->   "%empty_130 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_35_NF_c88_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_35_c88, i32 %h_tps_35_c88" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 626 'specchannel' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 627 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_35_c88, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 627 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 628 [1/1] (0.00ns)   --->   "%empty_131 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_36_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_36_c, i32 %h_tps_36_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 628 'specchannel' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 629 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_36_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 629 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 630 [1/1] (0.00ns)   --->   "%empty_132 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_36_NF_c89_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_36_c89, i32 %h_tps_36_c89" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 630 'specchannel' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 631 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_36_c89, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 631 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 632 [1/1] (0.00ns)   --->   "%empty_133 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_37_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_37_c, i32 %h_tps_37_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 632 'specchannel' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 633 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_37_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 633 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 634 [1/1] (0.00ns)   --->   "%empty_134 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_37_NF_c90_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_37_c90, i32 %h_tps_37_c90" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 634 'specchannel' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 635 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_37_c90, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 635 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 636 [1/1] (0.00ns)   --->   "%empty_135 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_38_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_38_c, i32 %h_tps_38_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 636 'specchannel' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 637 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_38_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 637 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 638 [1/1] (0.00ns)   --->   "%empty_136 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_38_NF_c91_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_38_c91, i32 %h_tps_38_c91" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 638 'specchannel' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 639 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_38_c91, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 639 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 640 [1/1] (0.00ns)   --->   "%empty_137 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_39_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_39_c, i32 %h_tps_39_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 640 'specchannel' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 641 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_39_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 641 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 642 [1/1] (0.00ns)   --->   "%empty_138 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_39_NF_c92_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_39_c92, i32 %h_tps_39_c92" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 642 'specchannel' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 643 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_39_c92, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 643 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 644 [1/1] (0.00ns)   --->   "%empty_139 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_40_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_40_c, i32 %h_tps_40_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 644 'specchannel' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 645 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_40_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 645 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 646 [1/1] (0.00ns)   --->   "%empty_140 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_40_NF_c93_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_40_c93, i32 %h_tps_40_c93" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 646 'specchannel' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 647 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_40_c93, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 647 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 648 [1/1] (0.00ns)   --->   "%empty_141 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_41_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_41_c, i32 %h_tps_41_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 648 'specchannel' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 649 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_41_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 649 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 650 [1/1] (0.00ns)   --->   "%empty_142 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_41_NF_c94_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_41_c94, i32 %h_tps_41_c94" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 650 'specchannel' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 651 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_41_c94, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 651 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 652 [1/1] (0.00ns)   --->   "%empty_143 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_42_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_42_c, i32 %h_tps_42_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 652 'specchannel' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 653 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_42_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 653 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 654 [1/1] (0.00ns)   --->   "%empty_144 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_42_NF_c95_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_42_c95, i32 %h_tps_42_c95" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 654 'specchannel' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 655 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_42_c95, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 655 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 656 [1/1] (0.00ns)   --->   "%empty_145 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_43_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_43_c, i32 %h_tps_43_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 656 'specchannel' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 657 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_43_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 657 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 658 [1/1] (0.00ns)   --->   "%empty_146 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_43_NF_c96_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_43_c96, i32 %h_tps_43_c96" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 658 'specchannel' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 659 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_43_c96, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 659 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 660 [1/1] (0.00ns)   --->   "%empty_147 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_44_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_44_c, i32 %h_tps_44_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 660 'specchannel' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 661 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_44_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 661 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 662 [1/1] (0.00ns)   --->   "%empty_148 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_44_NF_c97_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_44_c97, i32 %h_tps_44_c97" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 662 'specchannel' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 663 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_44_c97, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 663 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 664 [1/1] (0.00ns)   --->   "%empty_149 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_45_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_45_c, i32 %h_tps_45_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 664 'specchannel' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 665 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_45_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 665 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 666 [1/1] (0.00ns)   --->   "%empty_150 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_45_NF_c98_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_45_c98, i32 %h_tps_45_c98" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 666 'specchannel' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 667 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_45_c98, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 667 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 668 [1/1] (0.00ns)   --->   "%empty_151 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_46_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_46_c, i32 %h_tps_46_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 668 'specchannel' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 669 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_46_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 669 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 670 [1/1] (0.00ns)   --->   "%empty_152 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_46_NF_c99_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_46_c99, i32 %h_tps_46_c99" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 670 'specchannel' 'empty_152' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 671 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_46_c99, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 671 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 672 [1/1] (0.00ns)   --->   "%empty_153 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_47_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_47_c, i32 %h_tps_47_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 672 'specchannel' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 673 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_47_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 673 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 674 [1/1] (0.00ns)   --->   "%empty_154 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_47_NF_c100_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_47_c100, i32 %h_tps_47_c100" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 674 'specchannel' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 675 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_47_c100, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 675 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 676 [1/1] (0.00ns)   --->   "%empty_155 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_48_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_48_c, i32 %h_tps_48_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 676 'specchannel' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 677 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_48_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 677 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 678 [1/1] (0.00ns)   --->   "%empty_156 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_48_NF_c101_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_48_c101, i32 %h_tps_48_c101" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 678 'specchannel' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 679 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_48_c101, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 679 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 680 [1/1] (0.00ns)   --->   "%empty_157 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_49_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_49_c, i32 %h_tps_49_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 680 'specchannel' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 681 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_49_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 681 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 682 [1/1] (0.00ns)   --->   "%empty_158 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_49_NF_c102_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_49_c102, i32 %h_tps_49_c102" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 682 'specchannel' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 683 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_49_c102, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 683 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 684 [1/1] (0.00ns)   --->   "%empty_159 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_50_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_50_c, i32 %h_tps_50_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 684 'specchannel' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 685 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_50_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 685 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 686 [1/1] (0.00ns)   --->   "%empty_160 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_50_NF_c103_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_50_c103, i32 %h_tps_50_c103" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 686 'specchannel' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 687 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_50_c103, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 687 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 688 [1/1] (0.00ns)   --->   "%empty_161 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_51_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_51_c, i32 %h_tps_51_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 688 'specchannel' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 689 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_51_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 689 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 690 [1/1] (0.00ns)   --->   "%empty_162 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_51_NF_c104_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_51_c104, i32 %h_tps_51_c104" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 690 'specchannel' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 691 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_51_c104, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 691 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 692 [1/1] (0.00ns)   --->   "%empty_163 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_52_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_52_c, i32 %h_tps_52_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 692 'specchannel' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 693 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_52_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 693 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 694 [1/1] (0.00ns)   --->   "%empty_164 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_52_NF_c105_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_52_c105, i32 %h_tps_52_c105" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 694 'specchannel' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 695 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_52_c105, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 695 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 696 [1/1] (0.00ns)   --->   "%empty_165 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_53_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_53_c, i32 %h_tps_53_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 696 'specchannel' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 697 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_53_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 697 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 698 [1/1] (0.00ns)   --->   "%empty_166 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_53_NF_c106_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_53_c106, i32 %h_tps_53_c106" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 698 'specchannel' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 699 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_53_c106, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 699 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 700 [1/1] (0.00ns)   --->   "%empty_167 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_54_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_54_c, i32 %h_tps_54_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 700 'specchannel' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 701 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_54_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 701 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 702 [1/1] (0.00ns)   --->   "%empty_168 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_54_NF_c107_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_54_c107, i32 %h_tps_54_c107" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 702 'specchannel' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 703 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_54_c107, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 703 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 704 [1/1] (0.00ns)   --->   "%empty_169 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_55_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_55_c, i32 %h_tps_55_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 704 'specchannel' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 705 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_55_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 705 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 706 [1/1] (0.00ns)   --->   "%empty_170 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_55_NF_c108_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_55_c108, i32 %h_tps_55_c108" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 706 'specchannel' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 707 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_55_c108, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 707 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 708 [1/1] (0.00ns)   --->   "%empty_171 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_56_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_56_c, i32 %h_tps_56_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 708 'specchannel' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 709 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_56_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 709 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 710 [1/1] (0.00ns)   --->   "%empty_172 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_56_NF_c109_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_56_c109, i32 %h_tps_56_c109" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 710 'specchannel' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 711 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_56_c109, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 711 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 712 [1/1] (0.00ns)   --->   "%empty_173 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_57_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_57_c, i32 %h_tps_57_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 712 'specchannel' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 713 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_57_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 713 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 714 [1/1] (0.00ns)   --->   "%empty_174 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_57_NF_c110_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_57_c110, i32 %h_tps_57_c110" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 714 'specchannel' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 715 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_57_c110, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 715 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 716 [1/1] (0.00ns)   --->   "%empty_175 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_58_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_58_c, i32 %h_tps_58_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 716 'specchannel' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 717 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_58_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 717 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 718 [1/1] (0.00ns)   --->   "%empty_176 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_58_NF_c111_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_58_c111, i32 %h_tps_58_c111" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 718 'specchannel' 'empty_176' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 719 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_58_c111, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 719 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 720 [1/1] (0.00ns)   --->   "%empty_177 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_59_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_59_c, i32 %h_tps_59_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 720 'specchannel' 'empty_177' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 721 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_59_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 721 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 722 [1/1] (0.00ns)   --->   "%empty_178 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_59_NF_c112_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_59_c112, i32 %h_tps_59_c112" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 722 'specchannel' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 723 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_59_c112, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 723 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 724 [1/1] (0.00ns)   --->   "%empty_179 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_60_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_60_c, i32 %h_tps_60_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 724 'specchannel' 'empty_179' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 725 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_60_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 725 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 726 [1/1] (0.00ns)   --->   "%empty_180 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_60_NF_c113_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_60_c113, i32 %h_tps_60_c113" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 726 'specchannel' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 727 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_60_c113, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 727 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 728 [1/1] (0.00ns)   --->   "%empty_181 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_61_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_61_c, i32 %h_tps_61_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 728 'specchannel' 'empty_181' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 729 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_61_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 729 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 730 [1/1] (0.00ns)   --->   "%empty_182 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_61_NF_c114_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_61_c114, i32 %h_tps_61_c114" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 730 'specchannel' 'empty_182' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 731 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_61_c114, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 731 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 732 [1/1] (0.00ns)   --->   "%empty_183 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_62_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_62_c, i32 %h_tps_62_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 732 'specchannel' 'empty_183' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 733 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_62_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 733 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 734 [1/1] (0.00ns)   --->   "%empty_184 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_62_NF_c115_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_62_c115, i32 %h_tps_62_c115" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 734 'specchannel' 'empty_184' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 735 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_62_c115, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 735 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 736 [1/1] (0.00ns)   --->   "%empty_185 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_63_NF_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_63_c, i32 %h_tps_63_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 736 'specchannel' 'empty_185' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 737 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_63_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 737 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 738 [1/1] (0.00ns)   --->   "%empty_186 = specchannel i32 @_ssdm_op_SpecChannel, void @h_tps_LF_63_NF_c116_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %h_tps_63_c116, i32 %h_tps_63_c116" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 738 'specchannel' 'empty_186' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 739 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %h_tps_63_c116, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 739 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 740 [1/1] (0.00ns)   --->   "%empty_187 = specchannel i32 @_ssdm_op_SpecChannel, void @c_tp_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i32 %c_tp_c, i32 %c_tp_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 740 'specchannel' 'empty_187' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 741 [1/1] (0.00ns)   --->   "%specinterface_ln320 = specinterface void @_ssdm_op_SpecInterface, i32 %c_tp_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 741 'specinterface' 'specinterface_ln320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 742 [1/1] (0.00ns)   --->   "%empty_188 = specchannel i32 @_ssdm_op_SpecChannel, void @w_xi_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %w_xi_loc_c, i32 %w_xi_loc_c"   --->   Operation 742 'specchannel' 'empty_188' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 743 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w_xi_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 743 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 744 [1/1] (0.00ns)   --->   "%empty_189 = specchannel i32 @_ssdm_op_SpecChannel, void @w_xc_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %w_xc_loc_c, i32 %w_xc_loc_c"   --->   Operation 744 'specchannel' 'empty_189' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 745 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w_xc_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 745 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 746 [1/1] (0.00ns)   --->   "%empty_190 = specchannel i32 @_ssdm_op_SpecChannel, void @w_xo_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %w_xo_loc_c, i32 %w_xo_loc_c"   --->   Operation 746 'specchannel' 'empty_190' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 747 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w_xo_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 747 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 748 [1/1] (0.00ns)   --->   "%empty_191 = specchannel i32 @_ssdm_op_SpecChannel, void @b_i_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %b_i_loc_c, i32 %b_i_loc_c"   --->   Operation 748 'specchannel' 'empty_191' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 749 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_i_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 749 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 750 [1/1] (0.00ns)   --->   "%empty_192 = specchannel i32 @_ssdm_op_SpecChannel, void @b_c_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %b_c_loc_c, i32 %b_c_loc_c"   --->   Operation 750 'specchannel' 'empty_192' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 751 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_c_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 751 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 752 [1/1] (0.00ns)   --->   "%empty_193 = specchannel i32 @_ssdm_op_SpecChannel, void @b_o_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %b_o_loc_c, i32 %b_o_loc_c"   --->   Operation 752 'specchannel' 'empty_193' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 753 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_o_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 753 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 754 [1/1] (0.00ns)   --->   "%empty_194 = specchannel i32 @_ssdm_op_SpecChannel, void @c_ti_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %c_ti_c, i32 %c_ti_c"   --->   Operation 754 'specchannel' 'empty_194' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 755 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_ti_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 755 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 756 [1/1] (0.00ns)   --->   "%empty_195 = specchannel i32 @_ssdm_op_SpecChannel, void @mul3_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %mul3_loc_c, i32 %mul3_loc_c"   --->   Operation 756 'specchannel' 'empty_195' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 757 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul3_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 757 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 758 [1/1] (0.00ns)   --->   "%empty_196 = specchannel i32 @_ssdm_op_SpecChannel, void @o_t_OC_load_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i32 %o_t_load_loc_c, i32 %o_t_load_loc_c"   --->   Operation 758 'specchannel' 'empty_196' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 759 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o_t_load_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 759 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 760 [1/2] (4.72ns)   --->   "%call_ln381 = call void @krnl_lstm_unit_Block_.split226_proc, i32 %tan_c, i32 %o_t_load_loc_c, i32 %h_t" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381]   --->   Operation 760 'call' 'call_ln381' <Predicate = true> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 761 [1/1] (0.00ns)   --->   "%ret_ln383 = ret" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:383]   --->   Operation 761 'ret' 'ret_ln383' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.4ns
The critical path consists of the following:
	wire read on port 'c_tp' [605]  (0 ns)
	'call' operation ('call_ln320', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320) to 'krnl_lstm_unit.entry122' [1100]  (3.4 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 2.77ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320) to 'krnl_lstm_unit_Block_.split2_proc' [1113]  (2.77 ns)

 <State 4>: 6.33ns
The critical path consists of the following:
	'call' operation ('add1_loc_channel', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320) to 'krnl_lstm_unit_Block_.split25_proc' [1310]  (6.33 ns)

 <State 5>: 6.33ns
The critical path consists of the following:
	'call' operation ('add1_loc_channel', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320) to 'krnl_lstm_unit_Block_.split25_proc' [1310]  (6.33 ns)

 <State 6>: 3.16ns
The critical path consists of the following:
	'call' operation ('f_t', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:359) to 'krnl_lut_sigmoid34' [1311]  (3.16 ns)

 <State 7>: 6.17ns
The critical path consists of the following:
	'call' operation ('o_t', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:378) to 'krnl_lut_sigmoid' [1327]  (2.77 ns)
	'call' operation ('call_ln378', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:378) to 'krnl_lstm_unit_Block_.split225_proc' [1331]  (3.4 ns)

 <State 8>: 4.73ns
The critical path consists of the following:
	'call' operation ('call_ln359', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:359) to 'krnl_lstm_unit_Block_.split216_proc' [1322]  (4.73 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 4.73ns
The critical path consists of the following:
	'call' operation ('i_t_load_loc_channel', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) to 'krnl_lstm_unit_Block_.split217_proc' [1323]  (0 ns)
	'call' operation ('add6_loc_channel', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) to 'krnl_lstm_unit_Block_.split218_proc' [1324]  (4.73 ns)

 <State 11>: 6.33ns
The critical path consists of the following:
	'call' operation ('add6_loc_channel', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) to 'krnl_lstm_unit_Block_.split218_proc' [1324]  (6.33 ns)

 <State 12>: 3.16ns
The critical path consists of the following:
	'call' operation ('tan_c', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381) to 'krnl_lut_tanh' [1328]  (3.16 ns)

 <State 13>: 2.77ns
The critical path consists of the following:
	'call' operation ('tan_c', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381) to 'krnl_lut_tanh' [1328]  (2.77 ns)

 <State 14>: 4.73ns
The critical path consists of the following:
	'call' operation ('call_ln381', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381) to 'krnl_lstm_unit_Block_.split226_proc' [1332]  (4.73 ns)

 <State 15>: 4.73ns
The critical path consists of the following:
	'call' operation ('call_ln381', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381) to 'krnl_lstm_unit_Block_.split226_proc' [1332]  (4.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
