#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Aug  3 14:22:52 2018
# Process ID: 14108
# Current directory: C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxV/Vivado/2017.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9800 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 404.141 ; gain = 42.035
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:41]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/synth/design_1.vhd:31]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_1' declared at 'C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/.Xil/Vivado-14108-GSSLW17031962/realtime/design_1_clk_wiz_0_1_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_1' [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/synth/design_1.vhd:81]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/.Xil/Vivado-14108-GSSLW17031962/realtime/design_1_clk_wiz_0_1_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_util_ds_buf_0_0' declared at 'C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/.Xil/Vivado-14108-GSSLW17031962/realtime/design_1_util_ds_buf_0_0_stub.vhdl:5' bound to instance 'util_ds_buf_0' of component 'design_1_util_ds_buf_0_0' [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/synth/design_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'design_1_util_ds_buf_0_0' [C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/.Xil/Vivado-14108-GSSLW17031962/realtime/design_1_util_ds_buf_0_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/synth/design_1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 456.570 ; gain = 94.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 456.570 ; gain = 94.465
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/.Xil/Vivado-14108-GSSLW17031962/dcp2/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/.Xil/Vivado-14108-GSSLW17031962/dcp2/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/.Xil/Vivado-14108-GSSLW17031962/dcp3/design_1_util_ds_buf_0_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_0'
Finished Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/.Xil/Vivado-14108-GSSLW17031962/dcp3/design_1_util_ds_buf_0_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_0'
Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc]
Finished Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 952.910 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '66.667' specified during out-of-context synthesis of instance 'design_1_i/util_ds_buf_0' at clock pin 'OBUF_IN[0]' is different from the actual clock period '66.660', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 952.910 ; gain = 590.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 952.910 ; gain = 590.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for default_sysclk_300_clk_n. (constraint file  C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/.Xil/Vivado-14108-GSSLW17031962/dcp2/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for default_sysclk_300_clk_n. (constraint file  C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/.Xil/Vivado-14108-GSSLW17031962/dcp2/design_1_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for default_sysclk_300_clk_p. (constraint file  C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/.Xil/Vivado-14108-GSSLW17031962/dcp2/design_1_clk_wiz_0_1_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for default_sysclk_300_clk_p. (constraint file  C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/.Xil/Vivado-14108-GSSLW17031962/dcp2/design_1_clk_wiz_0_1_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for sma_clk_N[0]. (constraint file  C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/.Xil/Vivado-14108-GSSLW17031962/dcp3/design_1_util_ds_buf_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sma_clk_N[0]. (constraint file  C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/.Xil/Vivado-14108-GSSLW17031962/dcp3/design_1_util_ds_buf_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sma_clk_P[0]. (constraint file  C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/.Xil/Vivado-14108-GSSLW17031962/dcp3/design_1_util_ds_buf_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sma_clk_P[0]. (constraint file  C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/.Xil/Vivado-14108-GSSLW17031962/dcp3/design_1_util_ds_buf_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_ds_buf_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 952.910 ; gain = 590.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 952.910 ; gain = 590.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 952.910 ; gain = 590.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/util_ds_buf_0/OBUF_DS_N[0]' to pin '{design_1_i/util_ds_buf_0/bbstub_OBUF_DS_N[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/util_ds_buf_0/OBUF_DS_P[0]' to pin '{design_1_i/util_ds_buf_0/bbstub_OBUF_DS_P[0]/O}'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1248.598 ; gain = 886.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1248.598 ; gain = 886.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1258.129 ; gain = 896.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1258.129 ; gain = 896.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1258.129 ; gain = 896.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1258.129 ; gain = 896.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1258.129 ; gain = 896.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1258.129 ; gain = 896.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1258.129 ; gain = 896.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |design_1_clk_wiz_0_1     |         1|
|2     |design_1_util_ds_buf_0_0 |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_clk_wiz_0_1_bbox_0     |     1|
|2     |design_1_util_ds_buf_0_0_bbox_1 |     1|
|3     |IBUF                            |     1|
|4     |OBUF                            |     3|
+------+--------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |     9|
|2     |  design_1_i |design_1 |     5|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1258.129 ; gain = 896.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1258.129 ; gain = 399.684
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1258.129 ; gain = 896.023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1287.145 ; gain = 925.039
INFO: [Common 17-1381] The checkpoint 'C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1287.566 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Aug  3 14:23:44 2018...
