Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 01:58:18 2025
| Host         : TON running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_imu_processor_control_sets_placed.rpt
| Design       : uart_imu_processor
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              43 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+--------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal       |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------+--------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | uart_rx_inst/shift_reg[4]  |                                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_rx_inst/shift_reg[0]  |                                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_rx_inst/shift_reg[7]  |                                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_rx_inst/shift_reg[2]  |                                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_rx_inst/shift_reg[1]  |                                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_rx_inst/shift_reg[3]  |                                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_rx_inst/shift_reg[5]  |                                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_rx_inst/shift_reg[6]  |                                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_rx_inst/tick_count    | uart_rx_inst/tick_count[9]_i_1_n_0   |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | uart_rx_inst/tick_count    |                                      |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | uart_rx_inst/done_reg_1[0] |                                      |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | uart_tx_inst/tick_counter  | uart_tx_inst/tick_counter[9]_i_1_n_0 |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | uart_rx_inst/data_buf_0    |                                      |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | uart_rx_inst/E[0]          |                                      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | uart_rx_inst/done_reg_0[0] |                                      |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG |                            |                                      |               16 |             38 |         2.38 |
+----------------+----------------------------+--------------------------------------+------------------+----------------+--------------+


