<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Instruction operand sub-components (aka “parts”): definitions and printing."><title>cranelift_codegen::isa::x64::args - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../../static.files/rustdoc-c5d6553a23f1e5a6.css"><meta name="rustdoc-vars" data-root-path="../../../../" data-static-root-path="../../../../static.files/" data-current-crate="cranelift_codegen" data-themes="" data-resource-suffix="" data-rustdoc-version="1.81.0 (eeb90cda1 2024-09-04)" data-channel="1.81.0" data-search-js="search-d234aafac6c221dd.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../../static.files/storage-118b08c4c78b968e.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../../static.files/main-d2fab2bf619172d3.js"></script><noscript><link rel="stylesheet" href="../../../../static.files/noscript-df360f571f6edeae.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../../cranelift_codegen/index.html">cranelift_codegen</a><span class="version">0.112.1</span></h2></div><h2 class="location"><a href="#">Module args</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#structs">Structs</a></li><li><a href="#enums">Enums</a></li><li><a href="#traits">Traits</a></li><li><a href="#types">Type Aliases</a></li></ul></section><h2><a href="../index.html">In cranelift_codegen::isa::x64</a></h2></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1>Module <a href="../../../index.html">cranelift_codegen</a>::<wbr><a href="../../index.html">isa</a>::<wbr><a href="../index.html">x64</a>::<wbr><a class="mod" href="#">args</a><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><span class="out-of-band"><a class="src" href="../../../../src/cranelift_codegen/isa/x64/inst/args.rs.html#1-2318">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Instruction operand sub-components (aka “parts”): definitions and printing.</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="struct" href="struct.Gpr.html" title="struct cranelift_codegen::isa::x64::args::Gpr">Gpr</a></div><div class="desc docblock-short">A newtype wrapper around <code>Reg</code>.</div></li><li><div class="item-name"><a class="struct" href="struct.GprMem.html" title="struct cranelift_codegen::isa::x64::args::GprMem">GprMem</a></div><div class="desc docblock-short">A newtype wrapper around <code>RegMem</code> for general-purpose registers.</div></li><li><div class="item-name"><a class="struct" href="struct.GprMemImm.html" title="struct cranelift_codegen::isa::x64::args::GprMemImm">GprMemImm</a></div><div class="desc docblock-short">A newtype wrapper around <code>RegMemImm</code>.</div></li><li><div class="item-name"><a class="struct" href="struct.Imm8Gpr.html" title="struct cranelift_codegen::isa::x64::args::Imm8Gpr">Imm8Gpr</a></div><div class="desc docblock-short">A newtype wrapper around <code>Imm8Reg</code>.</div></li><li><div class="item-name"><a class="struct" href="struct.Imm8Xmm.html" title="struct cranelift_codegen::isa::x64::args::Imm8Xmm">Imm8Xmm</a></div><div class="desc docblock-short">A newtype wrapper around <code>Imm8Reg</code>.</div></li><li><div class="item-name"><a class="struct" href="struct.Xmm.html" title="struct cranelift_codegen::isa::x64::args::Xmm">Xmm</a></div><div class="desc docblock-short">A newtype wrapper around <code>Reg</code>.</div></li><li><div class="item-name"><a class="struct" href="struct.XmmMem.html" title="struct cranelift_codegen::isa::x64::args::XmmMem">XmmMem</a></div><div class="desc docblock-short">A newtype wrapper around <code>RegMem</code> for general-purpose registers.</div></li><li><div class="item-name"><a class="struct" href="struct.XmmMemAligned.html" title="struct cranelift_codegen::isa::x64::args::XmmMemAligned">XmmMemAligned</a></div><div class="desc docblock-short">A newtype wrapper around <code>RegMem</code> for general-purpose registers.</div></li><li><div class="item-name"><a class="struct" href="struct.XmmMemAlignedImm.html" title="struct cranelift_codegen::isa::x64::args::XmmMemAlignedImm">XmmMemAlignedImm</a></div><div class="desc docblock-short">A newtype wrapper around <code>RegMemImm</code>.</div></li><li><div class="item-name"><a class="struct" href="struct.XmmMemImm.html" title="struct cranelift_codegen::isa::x64::args::XmmMemImm">XmmMemImm</a></div><div class="desc docblock-short">A newtype wrapper around <code>RegMemImm</code>.</div></li></ul><h2 id="enums" class="section-header">Enums<a href="#enums" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="enum" href="enum.AluRmROpcode.html" title="enum cranelift_codegen::isa::x64::args::AluRmROpcode">AluRmROpcode</a></div><div class="desc docblock-short">Internal type AluRmROpcode: defined at src/isa/x64/inst.isle line 774.</div></li><li><div class="item-name"><a class="enum" href="enum.AluRmiROpcode.html" title="enum cranelift_codegen::isa::x64::args::AluRmiROpcode">AluRmiROpcode</a></div><div class="desc docblock-short">Some basic ALU operations.</div></li><li><div class="item-name"><a class="enum" href="enum.Amode.html" title="enum cranelift_codegen::isa::x64::args::Amode">Amode</a></div><div class="desc docblock-short">Internal type Amode: defined at src/isa/x64/inst.isle line 1040.</div></li><li><div class="item-name"><a class="enum" href="enum.Avx512Opcode.html" title="enum cranelift_codegen::isa::x64::args::Avx512Opcode">Avx512Opcode</a></div><div class="desc docblock-short">Internal type Avx512Opcode: defined at src/isa/x64/inst.isle line 1437.</div></li><li><div class="item-name"><a class="enum" href="enum.Avx512TupleType.html" title="enum cranelift_codegen::isa::x64::args::Avx512TupleType">Avx512TupleType</a></div></li><li><div class="item-name"><a class="enum" href="enum.AvxOpcode.html" title="enum cranelift_codegen::isa::x64::args::AvxOpcode">AvxOpcode</a></div><div class="desc docblock-short">Internal type AvxOpcode: defined at src/isa/x64/inst.isle line 1226.</div></li><li><div class="item-name"><a class="enum" href="enum.CC.html" title="enum cranelift_codegen::isa::x64::args::CC">CC</a></div><div class="desc docblock-short">These indicate condition code tests.  Not all are represented since not all are useful in
compiler-generated code.</div></li><li><div class="item-name"><a class="enum" href="enum.CmpOpcode.html" title="enum cranelift_codegen::isa::x64::args::CmpOpcode">CmpOpcode</a></div><div class="desc docblock-short">Comparison operations.</div></li><li><div class="item-name"><a class="enum" href="enum.DivSignedness.html" title="enum cranelift_codegen::isa::x64::args::DivSignedness">DivSignedness</a></div><div class="desc docblock-short">Internal type DivSignedness: defined at src/isa/x64/inst.isle line 736.</div></li><li><div class="item-name"><a class="enum" href="enum.ExtKind.html" title="enum cranelift_codegen::isa::x64::args::ExtKind">ExtKind</a></div><div class="desc docblock-short">This defines the ways a value can be extended: either signed- or zero-extension, or none for
types that are not extended. Contrast with <a href="enum.ExtMode.html" title="enum cranelift_codegen::isa::x64::args::ExtMode">ExtMode</a>, which defines the widths from and to which
values can be extended.</div></li><li><div class="item-name"><a class="enum" href="enum.ExtMode.html" title="enum cranelift_codegen::isa::x64::args::ExtMode">ExtMode</a></div><div class="desc docblock-short">These indicate ways of extending (widening) a value, using the Intel
naming: B(yte) = u8, W(ord) = u16, L(ong)word = u32, Q(uad)word = u64</div></li><li><div class="item-name"><a class="enum" href="enum.FcmpImm.html" title="enum cranelift_codegen::isa::x64::args::FcmpImm">FcmpImm</a></div><div class="desc docblock-short">Encode the ways that floats can be compared. This is used in float comparisons such as <code>cmpps</code>,
e.g.; it is distinguished from other float comparisons (e.g. <code>ucomiss</code>) in that those use EFLAGS
whereas <a href="enum.FcmpImm.html" title="enum cranelift_codegen::isa::x64::args::FcmpImm">FcmpImm</a> is used as an immediate.</div></li><li><div class="item-name"><a class="enum" href="enum.FenceKind.html" title="enum cranelift_codegen::isa::x64::args::FenceKind">FenceKind</a></div><div class="desc docblock-short">An x64 memory fence kind.</div></li><li><div class="item-name"><a class="enum" href="enum.Imm8Reg.html" title="enum cranelift_codegen::isa::x64::args::Imm8Reg">Imm8Reg</a></div><div class="desc docblock-short">An operand which is either an 8-bit integer immediate or a register.</div></li><li><div class="item-name"><a class="enum" href="enum.OperandSize.html" title="enum cranelift_codegen::isa::x64::args::OperandSize">OperandSize</a></div><div class="desc docblock-short">An operand’s size in bits.</div></li><li><div class="item-name"><a class="enum" href="enum.RegMem.html" title="enum cranelift_codegen::isa::x64::args::RegMem">RegMem</a></div><div class="desc docblock-short">An operand which is either an integer Register or a value in Memory.  This can denote an 8, 16,
32, 64, or 128 bit value.</div></li><li><div class="item-name"><a class="enum" href="enum.RegMemImm.html" title="enum cranelift_codegen::isa::x64::args::RegMemImm">RegMemImm</a></div><div class="desc docblock-short">An operand which is either an integer Register, a value in Memory or an Immediate.  This can
denote an 8, 16, 32 or 64 bit value.  For the Immediate form, in the 8- and 16-bit case, only
the lower 8 or 16 bits of <code>simm32</code> is relevant.  In the 64-bit case, the value denoted by
<code>simm32</code> is its sign-extension out to 64 bits.</div></li><li><div class="item-name"><a class="enum" href="enum.RoundImm.html" title="enum cranelift_codegen::isa::x64::args::RoundImm">RoundImm</a></div><div class="desc docblock-short">Encode the rounding modes used as part of the Rounding Control field.
Note, these rounding immediates only consider the rounding control field
(i.e. the rounding mode) which only take up the first two bits when encoded.
However the rounding immediate which this field helps make up, also includes
bits 3 and 4 which define the rounding select and precision mask respectively.
These two bits are not defined here and are implicitly set to zero when encoded.</div></li><li><div class="item-name"><a class="enum" href="enum.ShiftKind.html" title="enum cranelift_codegen::isa::x64::args::ShiftKind">ShiftKind</a></div><div class="desc docblock-short">These indicate the form of a scalar shift/rotate: left, signed right, unsigned right.</div></li><li><div class="item-name"><a class="enum" href="enum.SseOpcode.html" title="enum cranelift_codegen::isa::x64::args::SseOpcode">SseOpcode</a></div><div class="desc docblock-short">Some SSE operations requiring 2 operands r/m and r.</div></li><li><div class="item-name"><a class="enum" href="enum.SyntheticAmode.html" title="enum cranelift_codegen::isa::x64::args::SyntheticAmode">SyntheticAmode</a></div><div class="desc docblock-short">A Memory Address. These denote a 64-bit value only.
Used for usual addressing modes as well as addressing modes used during compilation, when the
moving SP offset is not known.</div></li><li><div class="item-name"><a class="enum" href="enum.UnaryRmRImmVexOpcode.html" title="enum cranelift_codegen::isa::x64::args::UnaryRmRImmVexOpcode">UnaryRmRImmVexOpcode</a></div><div class="desc docblock-short">Internal type UnaryRmRImmVexOpcode: defined at src/isa/x64/inst.isle line 793.</div></li><li><div class="item-name"><a class="enum" href="enum.UnaryRmROpcode.html" title="enum cranelift_codegen::isa::x64::args::UnaryRmROpcode">UnaryRmROpcode</a></div><div class="desc docblock-short">Unary operations requiring register or memory and register operands.</div></li><li><div class="item-name"><a class="enum" href="enum.UnaryRmRVexOpcode.html" title="enum cranelift_codegen::isa::x64::args::UnaryRmRVexOpcode">UnaryRmRVexOpcode</a></div><div class="desc docblock-short">Internal type UnaryRmRVexOpcode: defined at src/isa/x64/inst.isle line 788.</div></li></ul><h2 id="traits" class="section-header">Traits<a href="#traits" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="trait" href="trait.FromWritableReg.html" title="trait cranelift_codegen::isa::x64::args::FromWritableReg">FromWritableReg</a></div><div class="desc docblock-short">An extension trait for converting <code>Writable&lt;Reg&gt;</code> to <code>Writable{Xmm,Gpr}</code>.</div></li><li><div class="item-name"><a class="trait" href="trait.ToWritableReg.html" title="trait cranelift_codegen::isa::x64::args::ToWritableReg">ToWritableReg</a></div><div class="desc docblock-short">An extension trait for converting <code>Writable{Xmm,Gpr}</code> to <code>Writable&lt;Reg&gt;</code>.</div></li></ul><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="type" href="type.OptionWritableGpr.html" title="type cranelift_codegen::isa::x64::args::OptionWritableGpr">OptionWritableGpr</a></div><div class="desc docblock-short">Optional writable Gpr.</div></li><li><div class="item-name"><a class="type" href="type.OptionWritableXmm.html" title="type cranelift_codegen::isa::x64::args::OptionWritableXmm">OptionWritableXmm</a></div><div class="desc docblock-short">Optional writable Gpr.</div></li><li><div class="item-name"><a class="type" href="type.WritableGpr.html" title="type cranelift_codegen::isa::x64::args::WritableGpr">WritableGpr</a></div><div class="desc docblock-short">Writable Gpr.</div></li><li><div class="item-name"><a class="type" href="type.WritableXmm.html" title="type cranelift_codegen::isa::x64::args::WritableXmm">WritableXmm</a></div><div class="desc docblock-short">Writable Gpr.</div></li></ul></section></div></main></body></html>