# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DELAYLINE_TEST.srcs/sources_1/new/IDELAY_WRAPPER.vhd" \
"../../../../DELAYLINE_TEST.srcs/sources_1/new/Delays.vhd" \

# Do not sort compile order
nosort
