Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Aug  4 02:06:24 2019
| Host         : travis-job-bd7f61fe-8287-4891-9a36-3a750c1d1366 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.936        0.000                      0                13656        0.036        0.000                      0                13652        0.264        0.000                       0                  4508  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  eth_clk        {0.000 20.000}       40.000          25.000          
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk       {0.000 20.000}       40.000          25.000          
eth_tx_clk       {0.000 20.000}       40.000          25.000          
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     2  
  eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  pll_clk200           2.341        0.000                      0                   13        0.221        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk            32.324        0.000                      0                  443        0.102        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk            29.741        0.000                      0                  223        0.121        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                0.936        0.000                      0                12973        0.036        0.000                      0                12973        3.750        0.000                       0                  4153  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.639        0.000                      0                    1                                                                        
              eth_rx_clk          2.427        0.000                      0                    1                                                                        
              eth_tx_clk          2.433        0.000                      0                    1                                                                        
              sys_clk             2.361        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk
  To Clock:  eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.478ns (26.594%)  route 1.319ns (73.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.624     6.205    clk200_clk
    SLICE_X64Y53         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDPE (Prop_fdpe_C_Q)         0.478     6.683 r  FDPE_3/Q
                         net (fo=5, routed)           1.319     8.003    clk200_rst
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.232    11.092    
                         clock uncertainty           -0.053    11.039    
    SLICE_X64Y28         FDSE (Setup_fdse_C_S)       -0.695    10.344    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.344    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.478ns (26.594%)  route 1.319ns (73.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.624     6.205    clk200_clk
    SLICE_X64Y53         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDPE (Prop_fdpe_C_Q)         0.478     6.683 r  FDPE_3/Q
                         net (fo=5, routed)           1.319     8.003    clk200_rst
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.232    11.092    
                         clock uncertainty           -0.053    11.039    
    SLICE_X64Y28         FDSE (Setup_fdse_C_S)       -0.695    10.344    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.344    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.478ns (26.594%)  route 1.319ns (73.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.624     6.205    clk200_clk
    SLICE_X64Y53         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDPE (Prop_fdpe_C_Q)         0.478     6.683 r  FDPE_3/Q
                         net (fo=5, routed)           1.319     8.003    clk200_rst
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.232    11.092    
                         clock uncertainty           -0.053    11.039    
    SLICE_X64Y28         FDSE (Setup_fdse_C_S)       -0.695    10.344    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.344    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.478ns (26.594%)  route 1.319ns (73.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.624     6.205    clk200_clk
    SLICE_X64Y53         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDPE (Prop_fdpe_C_Q)         0.478     6.683 r  FDPE_3/Q
                         net (fo=5, routed)           1.319     8.003    clk200_rst
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.232    11.092    
                         clock uncertainty           -0.053    11.039    
    SLICE_X64Y28         FDSE (Setup_fdse_C_S)       -0.695    10.344    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.344    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.773ns (40.536%)  route 1.134ns (59.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.624     6.205    clk200_clk
    SLICE_X64Y53         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDPE (Prop_fdpe_C_Q)         0.478     6.683 r  FDPE_3/Q
                         net (fo=5, routed)           1.134     7.817    clk200_rst
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.295     8.112 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.112    ic_reset_i_1_n_0
    SLICE_X65Y28         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X65Y28         FDRE                                         r  ic_reset_reg/C
                         clock pessimism              0.232    11.092    
                         clock uncertainty           -0.053    11.039    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)        0.029    11.068    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     6.726 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.608    reset_counter[2]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.124     7.732 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.921    reset_counter[3]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y28         FDSE (Setup_fdse_C_CE)      -0.169    10.986    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     6.726 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.608    reset_counter[2]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.124     7.732 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.921    reset_counter[3]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y28         FDSE (Setup_fdse_C_CE)      -0.169    10.986    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     6.726 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.608    reset_counter[2]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.124     7.732 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.921    reset_counter[3]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y28         FDSE (Setup_fdse_C_CE)      -0.169    10.986    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     6.726 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.608    reset_counter[2]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.124     7.732 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.921    reset_counter[3]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y28         FDSE (Setup_fdse_C_CE)      -0.169    10.986    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.478     6.686 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.758    reset_counter[1]
    SLICE_X64Y28         LUT3 (Prop_lut3_I0_O)        0.295     8.053 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.053    reset_counter[2]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y28         FDSE (Setup_fdse_C_D)        0.081    11.236    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.236    
                         arrival time                          -8.053    
  -------------------------------------------------------------------
                         slack                                  3.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     2.141    reset_counter[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.045     2.186 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.186    ic_reset_i_1_n_0
    SLICE_X65Y28         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X65Y28         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.536     1.873    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.091     1.964    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.198    reset_counter[2]
    SLICE_X64Y28         LUT4 (Prop_lut4_I0_O)        0.048     2.246 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.246    reset_counter[3]_i_2_n_0
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y28         FDSE (Hold_fdse_C_D)         0.131     1.991    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.198    reset_counter[2]
    SLICE_X64Y28         LUT3 (Prop_lut3_I2_O)        0.045     2.243 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.243    reset_counter[2]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y28         FDSE (Hold_fdse_C_D)         0.121     1.981    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.222    reset_counter[0]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.043     2.265 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.265    reset_counter[1]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y28         FDSE (Hold_fdse_C_D)         0.131     1.991    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.164     2.024 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.222    reset_counter[0]
    SLICE_X64Y28         LUT1 (Prop_lut1_I0_O)        0.045     2.267 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.267    reset_counter0[0]
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y28         FDSE (Hold_fdse_C_D)         0.120     1.980    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.130    reset_counter[3]
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.099     2.229 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.285    reset_counter[3]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y28         FDSE (Hold_fdse_C_CE)       -0.016     1.844    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.130    reset_counter[3]
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.099     2.229 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.285    reset_counter[3]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y28         FDSE (Hold_fdse_C_CE)       -0.016     1.844    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.130    reset_counter[3]
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.099     2.229 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.285    reset_counter[3]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y28         FDSE (Hold_fdse_C_CE)       -0.016     1.844    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.130    reset_counter[3]
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.099     2.229 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.285    reset_counter[3]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y28         FDSE (Hold_fdse_C_CE)       -0.016     1.844    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.148ns (21.468%)  route 0.541ns (78.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.591     1.864    clk200_clk
    SLICE_X64Y53         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDPE (Prop_fdpe_C_Q)         0.148     2.012 r  FDPE_3/Q
                         net (fo=5, routed)           0.541     2.554    clk200_rst
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y28         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.280     2.129    
    SLICE_X64Y28         FDSE (Hold_fdse_C_S)        -0.044     2.085    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.468    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y53     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y53     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y28     ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y28     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y28     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y28     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y28     reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y53     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y53     FDPE_3/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y53     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y53     FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     reset_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y53     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y53     FDPE_3/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y53     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y53     FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.324ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.494ns  (logic 1.430ns (19.081%)  route 6.064ns (80.919%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X28Y20         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  liteethphymiirx_converter_converter_source_payload_data_reg[7]/Q
                         net (fo=12, routed)          1.519     3.530    liteethphymiirx_converter_converter_source_payload_data[7]
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.150     3.680 r  crc32_checker_crc_reg[26]_i_2/O
                         net (fo=9, routed)           0.636     4.316    crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.328     4.644 r  rx_converter_converter_source_payload_data[39]_i_23/O
                         net (fo=1, routed)           0.645     5.290    rx_converter_converter_source_payload_data[39]_i_23_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.414 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.805     6.218    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.782     7.124    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.248 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.310     7.558    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.682 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.368     9.050    crc32_checker_source_source_payload_error
    SLICE_X43Y17         FDRE                                         r  rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.442    41.442    eth_rx_clk
    SLICE_X43Y17         FDRE                                         r  rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.007    41.449    
                         clock uncertainty           -0.035    41.414    
    SLICE_X43Y17         FDRE (Setup_fdre_C_D)       -0.040    41.374    rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.374    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                 32.324    

Slack (MET) :             32.510ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.377ns  (logic 1.554ns (21.067%)  route 5.823ns (78.933%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X28Y20         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  liteethphymiirx_converter_converter_source_payload_data_reg[7]/Q
                         net (fo=12, routed)          1.519     3.530    liteethphymiirx_converter_converter_source_payload_data[7]
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.150     3.680 r  crc32_checker_crc_reg[26]_i_2/O
                         net (fo=9, routed)           0.636     4.316    crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.328     4.644 r  rx_converter_converter_source_payload_data[39]_i_23/O
                         net (fo=1, routed)           0.645     5.290    rx_converter_converter_source_payload_data[39]_i_23_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.414 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.805     6.218    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.782     7.124    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.248 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.310     7.558    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.682 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.126     8.808    crc32_checker_source_source_payload_error
    SLICE_X36Y16         LUT3 (Prop_lut3_I2_O)        0.124     8.932 r  ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     8.932    ps_crc_error_toggle_i_i_1_n_0
    SLICE_X36Y16         FDRE                                         r  ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.441    41.441    eth_rx_clk
    SLICE_X36Y16         FDRE                                         r  ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.007    41.448    
                         clock uncertainty           -0.035    41.413    
    SLICE_X36Y16         FDRE (Setup_fdre_C_D)        0.029    41.442    ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         41.442    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 32.510    

Slack (MET) :             32.619ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 1.430ns (19.824%)  route 5.784ns (80.176%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X28Y20         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  liteethphymiirx_converter_converter_source_payload_data_reg[7]/Q
                         net (fo=12, routed)          1.519     3.530    liteethphymiirx_converter_converter_source_payload_data[7]
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.150     3.680 r  crc32_checker_crc_reg[26]_i_2/O
                         net (fo=9, routed)           0.636     4.316    crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.328     4.644 r  rx_converter_converter_source_payload_data[39]_i_23/O
                         net (fo=1, routed)           0.645     5.290    rx_converter_converter_source_payload_data[39]_i_23_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.414 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.805     6.218    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.782     7.124    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.248 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.310     7.558    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.682 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.087     8.769    crc32_checker_source_source_payload_error
    SLICE_X42Y15         FDRE                                         r  rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X42Y15         FDRE                                         r  rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.007    41.451    
                         clock uncertainty           -0.035    41.416    
    SLICE_X42Y15         FDRE (Setup_fdre_C_D)       -0.028    41.388    rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.388    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                 32.619    

Slack (MET) :             32.726ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.073ns  (logic 1.430ns (20.218%)  route 5.643ns (79.782%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X28Y20         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  liteethphymiirx_converter_converter_source_payload_data_reg[7]/Q
                         net (fo=12, routed)          1.519     3.530    liteethphymiirx_converter_converter_source_payload_data[7]
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.150     3.680 r  crc32_checker_crc_reg[26]_i_2/O
                         net (fo=9, routed)           0.636     4.316    crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.328     4.644 r  rx_converter_converter_source_payload_data[39]_i_23/O
                         net (fo=1, routed)           0.645     5.290    rx_converter_converter_source_payload_data[39]_i_23_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.414 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.805     6.218    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.782     7.124    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.248 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.310     7.558    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.682 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.946     8.628    crc32_checker_source_source_payload_error
    SLICE_X41Y15         FDRE                                         r  rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X41Y15         FDRE                                         r  rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.007    41.451    
                         clock uncertainty           -0.035    41.416    
    SLICE_X41Y15         FDRE (Setup_fdre_C_D)       -0.062    41.354    rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.354    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                 32.726    

Slack (MET) :             32.906ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 1.430ns (20.684%)  route 5.483ns (79.316%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X28Y20         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  liteethphymiirx_converter_converter_source_payload_data_reg[7]/Q
                         net (fo=12, routed)          1.519     3.530    liteethphymiirx_converter_converter_source_payload_data[7]
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.150     3.680 r  crc32_checker_crc_reg[26]_i_2/O
                         net (fo=9, routed)           0.636     4.316    crc32_checker_crc_reg[26]_i_2_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.328     4.644 r  rx_converter_converter_source_payload_data[39]_i_23/O
                         net (fo=1, routed)           0.645     5.290    rx_converter_converter_source_payload_data[39]_i_23_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.414 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.805     6.218    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.782     7.124    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.248 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.310     7.558    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.682 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.787     8.469    crc32_checker_source_source_payload_error
    SLICE_X41Y16         FDRE                                         r  rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.443    41.443    eth_rx_clk
    SLICE_X41Y16         FDRE                                         r  rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.007    41.450    
                         clock uncertainty           -0.035    41.415    
    SLICE_X41Y16         FDRE (Setup_fdre_C_D)       -0.040    41.375    rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.375    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                 32.906    

Slack (MET) :             32.942ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 1.225ns (18.864%)  route 5.269ns (81.136%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X37Y14         FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           0.953     2.972    rx_cdc_graycounter0_q[3]
    SLICE_X37Y12         LUT6 (Prop_lut6_I1_O)        0.124     3.096 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.655     3.751    storage_13_reg_i_9_n_0
    SLICE_X38Y13         LUT4 (Prop_lut4_I3_O)        0.124     3.875 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.188     5.063    rx_cdc_asyncfifo_writable
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.187 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.177     5.364    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X33Y17         LUT4 (Prop_lut4_I3_O)        0.124     5.488 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.679     6.167    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X32Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.291 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.966     7.256    liteethphymiirx_converter_converter_load_part
    SLICE_X31Y19         LUT2 (Prop_lut2_I1_O)        0.149     7.405 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.651     8.056    liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X28Y20         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.439    41.439    eth_rx_clk
    SLICE_X28Y20         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.007    41.446    
                         clock uncertainty           -0.035    41.411    
    SLICE_X28Y20         FDRE (Setup_fdre_C_CE)      -0.413    40.998    liteethphymiirx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         40.998    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                 32.942    

Slack (MET) :             32.942ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 1.225ns (18.864%)  route 5.269ns (81.136%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X37Y14         FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           0.953     2.972    rx_cdc_graycounter0_q[3]
    SLICE_X37Y12         LUT6 (Prop_lut6_I1_O)        0.124     3.096 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.655     3.751    storage_13_reg_i_9_n_0
    SLICE_X38Y13         LUT4 (Prop_lut4_I3_O)        0.124     3.875 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.188     5.063    rx_cdc_asyncfifo_writable
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.187 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.177     5.364    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X33Y17         LUT4 (Prop_lut4_I3_O)        0.124     5.488 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.679     6.167    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X32Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.291 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.966     7.256    liteethphymiirx_converter_converter_load_part
    SLICE_X31Y19         LUT2 (Prop_lut2_I1_O)        0.149     7.405 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.651     8.056    liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X28Y20         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.439    41.439    eth_rx_clk
    SLICE_X28Y20         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.007    41.446    
                         clock uncertainty           -0.035    41.411    
    SLICE_X28Y20         FDRE (Setup_fdre_C_CE)      -0.413    40.998    liteethphymiirx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         40.998    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                 32.942    

Slack (MET) :             32.942ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 1.225ns (18.864%)  route 5.269ns (81.136%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X37Y14         FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           0.953     2.972    rx_cdc_graycounter0_q[3]
    SLICE_X37Y12         LUT6 (Prop_lut6_I1_O)        0.124     3.096 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.655     3.751    storage_13_reg_i_9_n_0
    SLICE_X38Y13         LUT4 (Prop_lut4_I3_O)        0.124     3.875 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.188     5.063    rx_cdc_asyncfifo_writable
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.187 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.177     5.364    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X33Y17         LUT4 (Prop_lut4_I3_O)        0.124     5.488 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.679     6.167    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X32Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.291 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.966     7.256    liteethphymiirx_converter_converter_load_part
    SLICE_X31Y19         LUT2 (Prop_lut2_I1_O)        0.149     7.405 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.651     8.056    liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X28Y20         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.439    41.439    eth_rx_clk
    SLICE_X28Y20         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                         clock pessimism              0.007    41.446    
                         clock uncertainty           -0.035    41.411    
    SLICE_X28Y20         FDRE (Setup_fdre_C_CE)      -0.413    40.998    liteethphymiirx_converter_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         40.998    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                 32.942    

Slack (MET) :             32.942ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 1.225ns (18.864%)  route 5.269ns (81.136%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X37Y14         FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           0.953     2.972    rx_cdc_graycounter0_q[3]
    SLICE_X37Y12         LUT6 (Prop_lut6_I1_O)        0.124     3.096 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.655     3.751    storage_13_reg_i_9_n_0
    SLICE_X38Y13         LUT4 (Prop_lut4_I3_O)        0.124     3.875 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.188     5.063    rx_cdc_asyncfifo_writable
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.187 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.177     5.364    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X33Y17         LUT4 (Prop_lut4_I3_O)        0.124     5.488 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.679     6.167    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X32Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.291 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.966     7.256    liteethphymiirx_converter_converter_load_part
    SLICE_X31Y19         LUT2 (Prop_lut2_I1_O)        0.149     7.405 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.651     8.056    liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X28Y20         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.439    41.439    eth_rx_clk
    SLICE_X28Y20         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
                         clock pessimism              0.007    41.446    
                         clock uncertainty           -0.035    41.411    
    SLICE_X28Y20         FDRE (Setup_fdre_C_CE)      -0.413    40.998    liteethphymiirx_converter_converter_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         40.998    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                 32.942    

Slack (MET) :             32.995ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_cdc_graycounter0_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.655ns  (logic 1.340ns (20.135%)  route 5.315ns (79.865%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X37Y14         FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           0.953     2.972    rx_cdc_graycounter0_q[3]
    SLICE_X37Y12         LUT6 (Prop_lut6_I1_O)        0.124     3.096 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.655     3.751    storage_13_reg_i_9_n_0
    SLICE_X38Y13         LUT4 (Prop_lut4_I3_O)        0.124     3.875 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.188     5.063    rx_cdc_asyncfifo_writable
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.152     5.215 r  rx_cdc_graycounter0_q_binary[4]_i_2/O
                         net (fo=12, routed)          1.076     6.291    rx_cdc_graycounter0_q_binary[4]_i_2_n_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I3_O)        0.332     6.623 r  rx_cdc_graycounter0_q_binary[6]_i_2/O
                         net (fo=3, routed)           0.826     7.449    rx_cdc_graycounter0_q_binary[6]_i_2_n_0
    SLICE_X36Y12         LUT3 (Prop_lut3_I1_O)        0.152     7.601 r  rx_cdc_graycounter0_q_binary[6]_i_1/O
                         net (fo=2, routed)           0.617     8.218    rx_cdc_graycounter0_q_next_binary[6]
    SLICE_X36Y12         FDRE                                         r  rx_cdc_graycounter0_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X36Y12         FDRE                                         r  rx_cdc_graycounter0_q_reg[6]/C
                         clock pessimism              0.094    41.538    
                         clock uncertainty           -0.035    41.503    
    SLICE_X36Y12         FDRE (Setup_fdre_C_D)       -0.290    41.213    rx_cdc_graycounter0_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.213    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 32.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 rx_converter_converter_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_13_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.355%)  route 0.313ns (65.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X42Y16         FDRE                                         r  rx_converter_converter_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  rx_converter_converter_source_payload_data_reg[5]/Q
                         net (fo=1, routed)           0.313     1.037    rx_converter_converter_source_payload_data[5]
    RAMB36_X1Y3          RAMB36E1                                     r  storage_13_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.873     0.873    eth_rx_clk
    RAMB36_X1Y3          RAMB36E1                                     r  storage_13_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.639    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[5])
                                                      0.296     0.935    storage_13_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 rx_converter_converter_source_payload_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_13_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.520%)  route 0.325ns (66.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X38Y16         FDRE                                         r  rx_converter_converter_source_payload_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  rx_converter_converter_source_payload_data_reg[23]/Q
                         net (fo=1, routed)           0.325     1.049    rx_converter_converter_source_payload_data[23]
    RAMB36_X1Y3          RAMB36E1                                     r  storage_13_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.873     0.873    eth_rx_clk
    RAMB36_X1Y3          RAMB36E1                                     r  storage_13_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.639    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[19])
                                                      0.296     0.935    storage_13_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rx_converter_converter_source_payload_data_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_13_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.164ns (33.109%)  route 0.331ns (66.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X38Y18         FDRE                                         r  rx_converter_converter_source_payload_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  rx_converter_converter_source_payload_data_reg[33]/Q
                         net (fo=1, routed)           0.331     1.053    rx_converter_converter_source_payload_data[33]
    RAMB36_X1Y3          RAMB36E1                                     r  storage_13_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.873     0.873    eth_rx_clk
    RAMB36_X1Y3          RAMB36E1                                     r  storage_13_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.639    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[27])
                                                      0.296     0.935    storage_13_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl8_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl8_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.562     0.562    eth_rx_clk
    SLICE_X37Y12         FDRE                                         r  xilinxmultiregimpl8_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  xilinxmultiregimpl8_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.758    xilinxmultiregimpl8_regs0[6]
    SLICE_X37Y12         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.830     0.830    eth_rx_clk
    SLICE_X37Y12         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[6]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X37Y12         FDRE (Hold_fdre_C_D)         0.076     0.638    xilinxmultiregimpl8_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl8_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl8_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X39Y13         FDRE                                         r  xilinxmultiregimpl8_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  xilinxmultiregimpl8_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.757    xilinxmultiregimpl8_regs0[1]
    SLICE_X39Y13         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.829     0.829    eth_rx_clk
    SLICE_X39Y13         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[1]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X39Y13         FDRE (Hold_fdre_C_D)         0.075     0.636    xilinxmultiregimpl8_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl8_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl8_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.562     0.562    eth_rx_clk
    SLICE_X37Y12         FDRE                                         r  xilinxmultiregimpl8_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  xilinxmultiregimpl8_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.758    xilinxmultiregimpl8_regs0[3]
    SLICE_X37Y12         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.830     0.830    eth_rx_clk
    SLICE_X37Y12         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[3]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X37Y12         FDRE (Hold_fdre_C_D)         0.075     0.637    xilinxmultiregimpl8_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rx_converter_converter_source_payload_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_13_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.855%)  route 0.335ns (67.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X38Y16         FDRE                                         r  rx_converter_converter_source_payload_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  rx_converter_converter_source_payload_data_reg[27]/Q
                         net (fo=1, routed)           0.335     1.059    rx_converter_converter_source_payload_data[27]
    RAMB36_X1Y3          RAMB36E1                                     r  storage_13_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.873     0.873    eth_rx_clk
    RAMB36_X1Y3          RAMB36E1                                     r  storage_13_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.639    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.296     0.935    storage_13_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 rx_converter_converter_source_payload_data_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_13_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.635%)  route 0.319ns (71.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.559     0.559    eth_rx_clk
    SLICE_X43Y17         FDRE                                         r  rx_converter_converter_source_payload_data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  rx_converter_converter_source_payload_data_reg[35]/Q
                         net (fo=1, routed)           0.319     1.006    rx_converter_converter_source_payload_data[35]
    RAMB36_X1Y3          RAMB36E1                                     r  storage_13_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.873     0.873    eth_rx_clk
    RAMB36_X1Y3          RAMB36E1                                     r  storage_13_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.639    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[29])
                                                      0.242     0.881    storage_13_reg
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl8_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl8_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X39Y13         FDRE                                         r  xilinxmultiregimpl8_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  xilinxmultiregimpl8_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.757    xilinxmultiregimpl8_regs0[2]
    SLICE_X39Y13         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.829     0.829    eth_rx_clk
    SLICE_X39Y13         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[2]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X39Y13         FDRE (Hold_fdre_C_D)         0.071     0.632    xilinxmultiregimpl8_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl8_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl8_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.562     0.562    eth_rx_clk
    SLICE_X37Y12         FDRE                                         r  xilinxmultiregimpl8_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  xilinxmultiregimpl8_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.758    xilinxmultiregimpl8_regs0[5]
    SLICE_X37Y12         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.830     0.830    eth_rx_clk
    SLICE_X37Y12         FDRE                                         r  xilinxmultiregimpl8_regs1_reg[5]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X37Y12         FDRE (Hold_fdre_C_D)         0.071     0.633    xilinxmultiregimpl8_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3   storage_13_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X30Y23  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X30Y23  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y17  rx_converter_converter_source_payload_data_reg[39]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y17  rx_converter_converter_source_payload_data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y15  rx_converter_converter_source_payload_data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y16  rx_converter_converter_source_payload_data_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y15  rx_converter_converter_source_payload_data_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y17  rx_converter_converter_source_payload_data_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y16  rx_converter_converter_source_payload_data_reg[8]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y18  storage_11_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y18  storage_11_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y18  storage_11_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y18  storage_11_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y18  storage_11_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y18  storage_11_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y18  storage_11_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y18  storage_11_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y19  storage_11_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y19  storage_11_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y18  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y18  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y18  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y18  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y18  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y18  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y18  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y18  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y18  storage_11_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y18  storage_11_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.741ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.665ns  (logic 1.738ns (17.983%)  route 7.927ns (82.017%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y5          FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.097     3.183    tx_cdc_graycounter1_q[6]
    SLICE_X33Y6          LUT6 (Prop_lut6_I1_O)        0.124     3.307 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.514     3.820    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I5_O)        0.124     3.944 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.934     4.878    tx_cdc_asyncfifo_readable
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.124     5.002 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.870     5.872    padding_inserter_source_valid
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.150     6.022 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.837     6.859    crc32_inserter_source_valid
    SLICE_X29Y13         LUT5 (Prop_lut5_I2_O)        0.326     7.185 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.633     7.818    preamble_inserter_sink_ready
    SLICE_X32Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.942 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.115     9.057    tx_converter_converter_mux0
    SLICE_X28Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.181 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.809     9.990    storage_12_reg_i_46_n_0
    SLICE_X29Y5          LUT4 (Prop_lut4_I1_O)        0.124    10.114 r  storage_12_reg_i_2/O
                         net (fo=2, routed)           1.118    11.232    tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.495    41.495    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.574    
                         clock uncertainty           -0.035    41.539    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.973    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -11.232    
  -------------------------------------------------------------------
                         slack                                 29.741    

Slack (MET) :             29.892ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.513ns  (logic 1.934ns (20.330%)  route 7.579ns (79.670%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y5          FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.097     3.183    tx_cdc_graycounter1_q[6]
    SLICE_X33Y6          LUT6 (Prop_lut6_I1_O)        0.124     3.307 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.514     3.820    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I5_O)        0.124     3.944 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.934     4.878    tx_cdc_asyncfifo_readable
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.124     5.002 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.870     5.872    padding_inserter_source_valid
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.150     6.022 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.837     6.859    crc32_inserter_source_valid
    SLICE_X29Y13         LUT5 (Prop_lut5_I2_O)        0.326     7.185 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.633     7.818    preamble_inserter_sink_ready
    SLICE_X32Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.942 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.742     8.684    tx_converter_converter_mux0
    SLICE_X28Y8          LUT3 (Prop_lut3_I2_O)        0.118     8.802 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.692     9.494    tx_converter_converter_mux__0
    SLICE_X28Y5          LUT4 (Prop_lut4_I0_O)        0.326     9.820 r  storage_12_reg_i_5/O
                         net (fo=2, routed)           1.261    11.080    tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.495    41.495    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.574    
                         clock uncertainty           -0.035    41.539    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.973    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -11.080    
  -------------------------------------------------------------------
                         slack                                 29.892    

Slack (MET) :             29.905ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.500ns  (logic 1.934ns (20.357%)  route 7.566ns (79.643%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y5          FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.097     3.183    tx_cdc_graycounter1_q[6]
    SLICE_X33Y6          LUT6 (Prop_lut6_I1_O)        0.124     3.307 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.514     3.820    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I5_O)        0.124     3.944 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.934     4.878    tx_cdc_asyncfifo_readable
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.124     5.002 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.870     5.872    padding_inserter_source_valid
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.150     6.022 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.837     6.859    crc32_inserter_source_valid
    SLICE_X29Y13         LUT5 (Prop_lut5_I2_O)        0.326     7.185 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.633     7.818    preamble_inserter_sink_ready
    SLICE_X32Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.942 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.742     8.684    tx_converter_converter_mux0
    SLICE_X28Y8          LUT3 (Prop_lut3_I2_O)        0.118     8.802 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.695     9.497    tx_converter_converter_mux__0
    SLICE_X28Y5          LUT5 (Prop_lut5_I2_O)        0.326     9.823 r  storage_12_reg_i_4/O
                         net (fo=2, routed)           1.245    11.068    tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.495    41.495    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.574    
                         clock uncertainty           -0.035    41.539    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.973    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                 29.905    

Slack (MET) :             29.938ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.467ns  (logic 1.934ns (20.429%)  route 7.533ns (79.571%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y5          FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.097     3.183    tx_cdc_graycounter1_q[6]
    SLICE_X33Y6          LUT6 (Prop_lut6_I1_O)        0.124     3.307 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.514     3.820    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I5_O)        0.124     3.944 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.934     4.878    tx_cdc_asyncfifo_readable
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.124     5.002 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.870     5.872    padding_inserter_source_valid
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.150     6.022 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.837     6.859    crc32_inserter_source_valid
    SLICE_X29Y13         LUT5 (Prop_lut5_I2_O)        0.326     7.185 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.633     7.818    preamble_inserter_sink_ready
    SLICE_X32Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.942 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.742     8.684    tx_converter_converter_mux0
    SLICE_X28Y8          LUT3 (Prop_lut3_I2_O)        0.118     8.802 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.834     9.636    tx_converter_converter_mux__0
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.326     9.962 r  storage_12_reg_i_6/O
                         net (fo=2, routed)           1.072    11.035    tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.495    41.495    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.574    
                         clock uncertainty           -0.035    41.539    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.973    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -11.035    
  -------------------------------------------------------------------
                         slack                                 29.938    

Slack (MET) :             29.943ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.462ns  (logic 1.934ns (20.439%)  route 7.528ns (79.561%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y5          FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.097     3.183    tx_cdc_graycounter1_q[6]
    SLICE_X33Y6          LUT6 (Prop_lut6_I1_O)        0.124     3.307 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.514     3.820    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I5_O)        0.124     3.944 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.934     4.878    tx_cdc_asyncfifo_readable
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.124     5.002 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.870     5.872    padding_inserter_source_valid
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.150     6.022 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.837     6.859    crc32_inserter_source_valid
    SLICE_X29Y13         LUT5 (Prop_lut5_I2_O)        0.326     7.185 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.633     7.818    preamble_inserter_sink_ready
    SLICE_X32Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.942 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.742     8.684    tx_converter_converter_mux0
    SLICE_X28Y8          LUT3 (Prop_lut3_I2_O)        0.118     8.802 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.765     9.567    tx_converter_converter_mux__0
    SLICE_X28Y5          LUT2 (Prop_lut2_I1_O)        0.326     9.893 r  storage_12_reg_i_7/O
                         net (fo=2, routed)           1.136    11.029    tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.495    41.495    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.574    
                         clock uncertainty           -0.035    41.539    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.973    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -11.029    
  -------------------------------------------------------------------
                         slack                                 29.943    

Slack (MET) :             30.289ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.117ns  (logic 1.934ns (21.214%)  route 7.183ns (78.786%))
  Logic Levels:           8  (LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y5          FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.097     3.183    tx_cdc_graycounter1_q[6]
    SLICE_X33Y6          LUT6 (Prop_lut6_I1_O)        0.124     3.307 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.514     3.820    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I5_O)        0.124     3.944 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.934     4.878    tx_cdc_asyncfifo_readable
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.124     5.002 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.870     5.872    padding_inserter_source_valid
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.150     6.022 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.837     6.859    crc32_inserter_source_valid
    SLICE_X29Y13         LUT5 (Prop_lut5_I2_O)        0.326     7.185 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.633     7.818    preamble_inserter_sink_ready
    SLICE_X32Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.942 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.742     8.684    tx_converter_converter_mux0
    SLICE_X28Y8          LUT3 (Prop_lut3_I2_O)        0.118     8.802 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.483     9.285    tx_converter_converter_mux__0
    SLICE_X29Y5          LUT6 (Prop_lut6_I1_O)        0.326     9.611 r  storage_12_reg_i_3/O
                         net (fo=2, routed)           1.073    10.684    tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.495    41.495    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.574    
                         clock uncertainty           -0.035    41.539    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.973    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                 30.289    

Slack (MET) :             30.677ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.027ns  (logic 1.764ns (19.542%)  route 7.263ns (80.458%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y5          FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.097     3.183    tx_cdc_graycounter1_q[6]
    SLICE_X33Y6          LUT6 (Prop_lut6_I1_O)        0.124     3.307 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.514     3.820    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I5_O)        0.124     3.944 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.934     4.878    tx_cdc_asyncfifo_readable
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.124     5.002 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.870     5.872    padding_inserter_source_valid
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.150     6.022 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.837     6.859    crc32_inserter_source_valid
    SLICE_X29Y13         LUT5 (Prop_lut5_I2_O)        0.326     7.185 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.633     7.818    preamble_inserter_sink_ready
    SLICE_X32Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.942 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.115     9.057    tx_converter_converter_mux0
    SLICE_X28Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.181 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.691     9.872    storage_12_reg_i_46_n_0
    SLICE_X30Y5          LUT5 (Prop_lut5_I1_O)        0.150    10.022 r  tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.572    10.594    tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X30Y5          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X30Y5          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.119    41.567    
                         clock uncertainty           -0.035    41.532    
    SLICE_X30Y5          FDRE (Setup_fdre_C_D)       -0.261    41.271    tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         41.271    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                 30.677    

Slack (MET) :             30.906ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.940ns  (logic 1.738ns (19.442%)  route 7.202ns (80.558%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y5          FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.097     3.183    tx_cdc_graycounter1_q[6]
    SLICE_X33Y6          LUT6 (Prop_lut6_I1_O)        0.124     3.307 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.514     3.820    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I5_O)        0.124     3.944 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.934     4.878    tx_cdc_asyncfifo_readable
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.124     5.002 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.870     5.872    padding_inserter_source_valid
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.150     6.022 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.837     6.859    crc32_inserter_source_valid
    SLICE_X29Y13         LUT5 (Prop_lut5_I2_O)        0.326     7.185 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.633     7.818    preamble_inserter_sink_ready
    SLICE_X32Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.942 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.115     9.057    tx_converter_converter_mux0
    SLICE_X28Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.181 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.809     9.990    storage_12_reg_i_46_n_0
    SLICE_X29Y5          LUT4 (Prop_lut4_I1_O)        0.124    10.114 r  storage_12_reg_i_2/O
                         net (fo=2, routed)           0.393    10.507    tx_cdc_graycounter1_q_next_binary[5]
    SLICE_X29Y5          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.450    41.450    eth_tx_clk
    SLICE_X29Y5          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.079    41.529    
                         clock uncertainty           -0.035    41.494    
    SLICE_X29Y5          FDRE (Setup_fdre_C_D)       -0.081    41.413    tx_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         41.413    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                 30.906    

Slack (MET) :             31.001ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.865ns  (logic 1.934ns (21.816%)  route 6.931ns (78.184%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y5          FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.097     3.183    tx_cdc_graycounter1_q[6]
    SLICE_X33Y6          LUT6 (Prop_lut6_I1_O)        0.124     3.307 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.514     3.820    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I5_O)        0.124     3.944 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.934     4.878    tx_cdc_asyncfifo_readable
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.124     5.002 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.870     5.872    padding_inserter_source_valid
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.150     6.022 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.837     6.859    crc32_inserter_source_valid
    SLICE_X29Y13         LUT5 (Prop_lut5_I2_O)        0.326     7.185 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.633     7.818    preamble_inserter_sink_ready
    SLICE_X32Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.942 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.742     8.684    tx_converter_converter_mux0
    SLICE_X28Y8          LUT3 (Prop_lut3_I2_O)        0.118     8.802 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.692     9.494    tx_converter_converter_mux__0
    SLICE_X28Y5          LUT4 (Prop_lut4_I0_O)        0.326     9.820 r  storage_12_reg_i_5/O
                         net (fo=2, routed)           0.613    10.433    tx_cdc_graycounter1_q_next_binary[2]
    SLICE_X28Y5          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.450    41.450    eth_tx_clk
    SLICE_X28Y5          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[2]/C
                         clock pessimism              0.079    41.529    
                         clock uncertainty           -0.035    41.494    
    SLICE_X28Y5          FDRE (Setup_fdre_C_D)       -0.061    41.433    tx_cdc_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         41.433    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                 31.001    

Slack (MET) :             31.059ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.787ns  (logic 1.934ns (22.011%)  route 6.853ns (77.989%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y5          FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.097     3.183    tx_cdc_graycounter1_q[6]
    SLICE_X33Y6          LUT6 (Prop_lut6_I1_O)        0.124     3.307 f  tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.514     3.820    tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I5_O)        0.124     3.944 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.934     4.878    tx_cdc_asyncfifo_readable
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.124     5.002 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.870     5.872    padding_inserter_source_valid
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.150     6.022 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.837     6.859    crc32_inserter_source_valid
    SLICE_X29Y13         LUT5 (Prop_lut5_I2_O)        0.326     7.185 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.633     7.818    preamble_inserter_sink_ready
    SLICE_X32Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.942 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.742     8.684    tx_converter_converter_mux0
    SLICE_X28Y8          LUT3 (Prop_lut3_I2_O)        0.118     8.802 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.834     9.636    tx_converter_converter_mux__0
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.326     9.962 r  storage_12_reg_i_6/O
                         net (fo=2, routed)           0.392    10.354    tx_cdc_graycounter1_q_next_binary[1]
    SLICE_X28Y5          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.450    41.450    eth_tx_clk
    SLICE_X28Y5          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[1]/C
                         clock pessimism              0.079    41.529    
                         clock uncertainty           -0.035    41.494    
    SLICE_X28Y5          FDRE (Setup_fdre_C_D)       -0.081    41.413    tx_cdc_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         41.413    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                 31.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X33Y6          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.761    xilinxmultiregimpl5_regs0[6]
    SLICE_X33Y6          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X33Y6          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X33Y6          FDRE (Hold_fdre_C_D)         0.076     0.641    xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X33Y6          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.761    xilinxmultiregimpl5_regs0[0]
    SLICE_X33Y6          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X33Y6          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X33Y6          FDRE (Hold_fdre_C_D)         0.075     0.640    xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X33Y5          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.761    xilinxmultiregimpl5_regs0[3]
    SLICE_X33Y5          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X33Y5          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X33Y5          FDRE (Hold_fdre_C_D)         0.075     0.640    xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X33Y5          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.761    xilinxmultiregimpl5_regs0[4]
    SLICE_X33Y5          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X33Y5          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X33Y5          FDRE (Hold_fdre_C_D)         0.071     0.636    xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X33Y6          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.761    xilinxmultiregimpl5_regs0[5]
    SLICE_X33Y6          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X33Y6          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X33Y6          FDRE (Hold_fdre_C_D)         0.071     0.636    xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X32Y5          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.058     0.763    xilinxmultiregimpl5_regs0[2]
    SLICE_X32Y5          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X32Y5          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X32Y5          FDRE (Hold_fdre_C_D)         0.071     0.636    xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X32Y5          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.065     0.771    xilinxmultiregimpl5_regs0[1]
    SLICE_X32Y5          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X32Y5          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X32Y5          FDRE (Hold_fdre_C_D)         0.075     0.640    xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 liteethmacpreambleinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            preamble_inserter_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (64.005%)  route 0.105ns (35.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X29Y14         FDRE                                         r  liteethmacpreambleinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  liteethmacpreambleinserter_state_reg[1]/Q
                         net (fo=14, routed)          0.105     0.806    liteethmacpreambleinserter_state[1]
    SLICE_X28Y14         LUT6 (Prop_lut6_I4_O)        0.045     0.851 r  preamble_inserter_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.851    preamble_inserter_cnt[2]_i_1_n_0
    SLICE_X28Y14         FDRE                                         r  preamble_inserter_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X28Y14         FDRE                                         r  preamble_inserter_cnt_reg[2]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.092     0.666    preamble_inserter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.559     0.559    eth_tx_clk
    SLICE_X28Y17         FDRE                                         r  tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.109     0.809    tx_gap_inserter_counter_reg__0[0]
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.045     0.854 r  liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.854    liteethmacgap_state_i_1_n_0
    SLICE_X29Y17         FDRE                                         r  liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.827     0.827    eth_tx_clk
    SLICE_X29Y17         FDRE                                         r  liteethmacgap_state_reg/C
                         clock pessimism             -0.255     0.572    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.091     0.663    liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 tx_cdc_graycounter1_q_binary_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.251ns (74.978%)  route 0.084ns (25.022%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X30Y5          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.148     0.713 r  tx_cdc_graycounter1_q_binary_reg[6]/Q
                         net (fo=2, routed)           0.084     0.796    tx_cdc_graycounter1_q_binary_reg__0[6]
    SLICE_X30Y5          LUT5 (Prop_lut5_I4_O)        0.103     0.899 r  tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.000     0.899    tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X30Y5          FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X30Y5          FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X30Y5          FDRE (Hold_fdre_C_D)         0.122     0.687    tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y1   storage_12_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X30Y17  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X30Y17  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y13  liteethmaccrc32inserter_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y12  liteethmaccrc32inserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y17  liteethmacgap_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y12  liteethmacpaddinginserter_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y14  liteethmacpreambleinserter_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y14  liteethmacpreambleinserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y6   xilinxmultiregimpl5_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y12  liteethmaccrc32inserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y12  liteethmaccrc32inserter_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y17  liteethmacgap_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y12  liteethmacpaddinginserter_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y6   xilinxmultiregimpl5_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y5   xilinxmultiregimpl5_regs0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y5   xilinxmultiregimpl5_regs0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y5   xilinxmultiregimpl5_regs0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y5   xilinxmultiregimpl5_regs0_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y6   xilinxmultiregimpl5_regs0_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X30Y17  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X30Y17  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X30Y17  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X30Y17  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y13  liteethmaccrc32inserter_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y13  liteethmaccrc32inserter_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y12  liteethmaccrc32inserter_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y12  liteethmaccrc32inserter_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y17  liteethmacgap_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y17  liteethmacgap_state_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain6_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 3.482ns (41.671%)  route 4.874ns (58.329%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[12]
                         net (fo=2, routed)           1.406     5.462    lm32_cpu/load_store_unit/DOADO[12]
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     5.586 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/O
                         net (fo=1, routed)           0.000     5.586    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.118 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/CO[3]
                         net (fo=6, routed)           1.032     7.150    lm32_cpu/load_store_unit/netsoc_interface0_wb_sdram_ack0
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.274 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_15/O
                         net (fo=4, routed)           0.487     7.762    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_15_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.886 f  lm32_cpu/load_store_unit/data_mem_grain4_reg_i_10/O
                         net (fo=4, routed)           1.006     8.892    lm32_cpu/load_store_unit/data_mem_grain4_reg_i_10_n_0
    SLICE_X55Y41         LUT4 (Prop_lut4_I0_O)        0.124     9.016 r  lm32_cpu/load_store_unit/data_mem_grain6_reg_i_9/O
                         net (fo=2, routed)           0.942     9.958    lm32_cpu_n_327
    RAMB18_X2Y20         RAMB18E1                                     r  data_mem_grain6_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4153, routed)        1.482    11.482    sys_clk
    RAMB18_X2Y20         RAMB18E1                                     r  data_mem_grain6_reg/CLKARDCLK
                         clock pessimism              0.000    11.482    
                         clock uncertainty           -0.057    11.425    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.893    data_mem_grain6_reg
  -------------------------------------------------------------------
                         required time                         10.893    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain6_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 3.482ns (41.671%)  route 4.874ns (58.329%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[12]
                         net (fo=2, routed)           1.406     5.462    lm32_cpu/load_store_unit/DOADO[12]
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     5.586 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/O
                         net (fo=1, routed)           0.000     5.586    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.118 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/CO[3]
                         net (fo=6, routed)           1.032     7.150    lm32_cpu/load_store_unit/netsoc_interface0_wb_sdram_ack0
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.274 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_15/O
                         net (fo=4, routed)           0.487     7.762    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_15_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.886 f  lm32_cpu/load_store_unit/data_mem_grain4_reg_i_10/O
                         net (fo=4, routed)           1.006     8.892    lm32_cpu/load_store_unit/data_mem_grain4_reg_i_10_n_0
    SLICE_X55Y41         LUT4 (Prop_lut4_I0_O)        0.124     9.016 r  lm32_cpu/load_store_unit/data_mem_grain6_reg_i_9/O
                         net (fo=2, routed)           0.942     9.958    lm32_cpu_n_327
    RAMB18_X2Y20         RAMB18E1                                     r  data_mem_grain6_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4153, routed)        1.482    11.482    sys_clk
    RAMB18_X2Y20         RAMB18E1                                     r  data_mem_grain6_reg/CLKARDCLK
                         clock pessimism              0.000    11.482    
                         clock uncertainty           -0.057    11.425    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    10.893    data_mem_grain6_reg
  -------------------------------------------------------------------
                         required time                         10.893    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain10_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 3.482ns (42.396%)  route 4.731ns (57.604%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[12]
                         net (fo=2, routed)           1.406     5.462    lm32_cpu/load_store_unit/DOADO[12]
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     5.586 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/O
                         net (fo=1, routed)           0.000     5.586    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.118 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/CO[3]
                         net (fo=6, routed)           1.032     7.150    lm32_cpu/load_store_unit/netsoc_interface0_wb_sdram_ack0
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.274 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_15/O
                         net (fo=4, routed)           0.492     7.767    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_15_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.891 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_10/O
                         net (fo=4, routed)           1.051     8.941    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_10_n_0
    SLICE_X56Y41         LUT4 (Prop_lut4_I1_O)        0.124     9.065 r  lm32_cpu/load_store_unit/data_mem_grain10_reg_i_9/O
                         net (fo=2, routed)           0.750     9.815    netsoc_data_port_we[10]
    RAMB18_X2Y19         RAMB18E1                                     r  data_mem_grain10_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4153, routed)        1.500    11.500    sys_clk
    RAMB18_X2Y19         RAMB18E1                                     r  data_mem_grain10_reg/CLKARDCLK
                         clock pessimism              0.092    11.592    
                         clock uncertainty           -0.057    11.535    
    RAMB18_X2Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    11.003    data_mem_grain10_reg
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain10_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 3.482ns (42.455%)  route 4.720ns (57.544%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[12]
                         net (fo=2, routed)           1.406     5.462    lm32_cpu/load_store_unit/DOADO[12]
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     5.586 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/O
                         net (fo=1, routed)           0.000     5.586    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.118 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/CO[3]
                         net (fo=6, routed)           1.032     7.150    lm32_cpu/load_store_unit/netsoc_interface0_wb_sdram_ack0
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.274 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_15/O
                         net (fo=4, routed)           0.492     7.767    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_15_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.891 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_10/O
                         net (fo=4, routed)           1.051     8.941    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_10_n_0
    SLICE_X56Y41         LUT4 (Prop_lut4_I1_O)        0.124     9.065 r  lm32_cpu/load_store_unit/data_mem_grain10_reg_i_9/O
                         net (fo=2, routed)           0.738     9.803    netsoc_data_port_we[10]
    RAMB18_X2Y19         RAMB18E1                                     r  data_mem_grain10_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4153, routed)        1.500    11.500    sys_clk
    RAMB18_X2Y19         RAMB18E1                                     r  data_mem_grain10_reg/CLKARDCLK
                         clock pessimism              0.092    11.592    
                         clock uncertainty           -0.057    11.535    
    RAMB18_X2Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.003    data_mem_grain10_reg
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain14_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.110ns  (logic 3.482ns (42.937%)  route 4.628ns (57.063%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[12]
                         net (fo=2, routed)           1.406     5.462    lm32_cpu/load_store_unit/DOADO[12]
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     5.586 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/O
                         net (fo=1, routed)           0.000     5.586    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.118 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/CO[3]
                         net (fo=6, routed)           1.032     7.150    lm32_cpu/load_store_unit/netsoc_interface0_wb_sdram_ack0
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.274 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_15/O
                         net (fo=4, routed)           0.369     7.643    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_15_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.767 r  lm32_cpu/load_store_unit/data_mem_grain12_reg_i_10/O
                         net (fo=4, routed)           1.088     8.855    lm32_cpu/load_store_unit/data_mem_grain12_reg_i_10_n_0
    SLICE_X56Y41         LUT4 (Prop_lut4_I2_O)        0.124     8.979 r  lm32_cpu/load_store_unit/data_mem_grain14_reg_i_9/O
                         net (fo=2, routed)           0.733     9.711    lm32_cpu_n_331
    RAMB18_X2Y18         RAMB18E1                                     r  data_mem_grain14_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4153, routed)        1.500    11.500    sys_clk
    RAMB18_X2Y18         RAMB18E1                                     r  data_mem_grain14_reg/CLKARDCLK
                         clock pessimism              0.092    11.592    
                         clock uncertainty           -0.057    11.535    
    RAMB18_X2Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    11.003    data_mem_grain14_reg
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain14_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.089ns  (logic 3.482ns (43.045%)  route 4.607ns (56.955%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[12]
                         net (fo=2, routed)           1.406     5.462    lm32_cpu/load_store_unit/DOADO[12]
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     5.586 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/O
                         net (fo=1, routed)           0.000     5.586    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.118 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/CO[3]
                         net (fo=6, routed)           1.032     7.150    lm32_cpu/load_store_unit/netsoc_interface0_wb_sdram_ack0
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.274 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_15/O
                         net (fo=4, routed)           0.369     7.643    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_15_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.767 r  lm32_cpu/load_store_unit/data_mem_grain12_reg_i_10/O
                         net (fo=4, routed)           1.088     8.855    lm32_cpu/load_store_unit/data_mem_grain12_reg_i_10_n_0
    SLICE_X56Y41         LUT4 (Prop_lut4_I2_O)        0.124     8.979 r  lm32_cpu/load_store_unit/data_mem_grain14_reg_i_9/O
                         net (fo=2, routed)           0.713     9.691    lm32_cpu_n_331
    RAMB18_X2Y18         RAMB18E1                                     r  data_mem_grain14_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4153, routed)        1.500    11.500    sys_clk
    RAMB18_X2Y18         RAMB18E1                                     r  data_mem_grain14_reg/CLKARDCLK
                         clock pessimism              0.092    11.592    
                         clock uncertainty           -0.057    11.535    
    RAMB18_X2Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.003    data_mem_grain14_reg
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.379ns  (logic 2.245ns (26.793%)  route 6.134ns (73.207%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        1.571     1.571    sys_clk
    SLICE_X48Y7          FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.456     2.027 r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[17]/Q
                         net (fo=4, routed)           1.217     3.244    p_0_in6_in[10]
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.124     3.368 r  bankmachine3_state[1]_i_6/O
                         net (fo=1, routed)           0.000     3.368    bankmachine3_state[1]_i_6_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.769 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.769    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.040 f  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.869     4.909    netsoc_sdram_bankmachine3_row_hit
    SLICE_X50Y5          LUT6 (Prop_lut6_I3_O)        0.373     5.282 r  netsoc_sdram_bankmachine3_twtpcon_count[0]_i_2/O
                         net (fo=7, routed)           0.645     5.927    netsoc_sdram_bankmachine3_twtpcon_count[0]_i_2_n_0
    SLICE_X55Y5          LUT5 (Prop_lut5_I2_O)        0.124     6.051 r  netsoc_sdram_choose_req_grant[2]_i_11/O
                         net (fo=11, routed)          0.830     6.881    netsoc_sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.005 f  netsoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=7, routed)           0.446     7.451    netsoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I0_O)        0.124     7.575 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=39, routed)          1.082     8.657    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X45Y9          LUT5 (Prop_lut5_I2_O)        0.124     8.781 r  netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.465     9.246    lm32_cpu/instruction_unit/netsoc_sdram_bankmachine2_cmd_buffer_valid_n_reg
    SLICE_X40Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.370 r  lm32_cpu/instruction_unit/netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.580     9.950    lm32_cpu_n_140
    SLICE_X40Y9          FDRE                                         r  netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4153, routed)        1.448    11.448    sys_clk
    SLICE_X40Y9          FDRE                                         r  netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.079    11.527    
                         clock uncertainty           -0.057    11.471    
    SLICE_X40Y9          FDRE (Setup_fdre_C_CE)      -0.205    11.266    netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.266    
                         arrival time                          -9.950    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain12_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.061ns  (logic 3.482ns (43.195%)  route 4.579ns (56.805%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        1.602     1.602    sys_clk
    RAMB18_X2Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.056 r  tag_mem_reg/DOADO[12]
                         net (fo=2, routed)           1.406     5.462    lm32_cpu/load_store_unit/DOADO[12]
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     5.586 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/O
                         net (fo=1, routed)           0.000     5.586    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.118 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/CO[3]
                         net (fo=6, routed)           1.032     7.150    lm32_cpu/load_store_unit/netsoc_interface0_wb_sdram_ack0
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.274 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_15/O
                         net (fo=4, routed)           0.369     7.643    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_15_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.767 r  lm32_cpu/load_store_unit/data_mem_grain12_reg_i_10/O
                         net (fo=4, routed)           0.925     8.691    lm32_cpu/load_store_unit/data_mem_grain12_reg_i_10_n_0
    SLICE_X56Y38         LUT4 (Prop_lut4_I2_O)        0.124     8.815 r  lm32_cpu/load_store_unit/data_mem_grain12_reg_i_9/O
                         net (fo=2, routed)           0.848     9.663    lm32_cpu_n_329
    RAMB18_X2Y16         RAMB18E1                                     r  data_mem_grain12_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4153, routed)        1.499    11.499    sys_clk
    RAMB18_X2Y16         RAMB18E1                                     r  data_mem_grain12_reg/CLKARDCLK
                         clock pessimism              0.092    11.591    
                         clock uncertainty           -0.057    11.534    
    RAMB18_X2Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    11.002    data_mem_grain12_reg
  -------------------------------------------------------------------
                         required time                         11.002    
                         arrival time                          -9.663    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 2.245ns (26.791%)  route 6.135ns (73.209%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        1.571     1.571    sys_clk
    SLICE_X48Y7          FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.456     2.027 r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[17]/Q
                         net (fo=4, routed)           1.217     3.244    p_0_in6_in[10]
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.124     3.368 r  bankmachine3_state[1]_i_6/O
                         net (fo=1, routed)           0.000     3.368    bankmachine3_state[1]_i_6_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.769 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.769    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.040 f  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.869     4.909    netsoc_sdram_bankmachine3_row_hit
    SLICE_X50Y5          LUT6 (Prop_lut6_I3_O)        0.373     5.282 r  netsoc_sdram_bankmachine3_twtpcon_count[0]_i_2/O
                         net (fo=7, routed)           0.645     5.927    netsoc_sdram_bankmachine3_twtpcon_count[0]_i_2_n_0
    SLICE_X55Y5          LUT5 (Prop_lut5_I2_O)        0.124     6.051 f  netsoc_sdram_choose_req_grant[2]_i_11/O
                         net (fo=11, routed)          0.830     6.881    netsoc_sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.005 r  netsoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=7, routed)           0.446     7.451    netsoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I0_O)        0.124     7.575 f  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=39, routed)          0.962     8.537    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X53Y13         LUT5 (Prop_lut5_I0_O)        0.124     8.661 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_1/O
                         net (fo=27, routed)          0.787     9.448    lm32_cpu/load_store_unit/netsoc_sdram_choose_req_grant_reg[2]
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.572 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.379     9.951    lm32_cpu_n_121
    SLICE_X46Y14         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4153, routed)        1.446    11.446    sys_clk
    SLICE_X46Y14         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X46Y14         FDRE (Setup_fdre_C_CE)      -0.169    11.300    netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.300    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 2.245ns (26.791%)  route 6.135ns (73.209%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        1.571     1.571    sys_clk
    SLICE_X48Y7          FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.456     2.027 r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[17]/Q
                         net (fo=4, routed)           1.217     3.244    p_0_in6_in[10]
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.124     3.368 r  bankmachine3_state[1]_i_6/O
                         net (fo=1, routed)           0.000     3.368    bankmachine3_state[1]_i_6_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.769 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.769    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.040 f  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.869     4.909    netsoc_sdram_bankmachine3_row_hit
    SLICE_X50Y5          LUT6 (Prop_lut6_I3_O)        0.373     5.282 r  netsoc_sdram_bankmachine3_twtpcon_count[0]_i_2/O
                         net (fo=7, routed)           0.645     5.927    netsoc_sdram_bankmachine3_twtpcon_count[0]_i_2_n_0
    SLICE_X55Y5          LUT5 (Prop_lut5_I2_O)        0.124     6.051 f  netsoc_sdram_choose_req_grant[2]_i_11/O
                         net (fo=11, routed)          0.830     6.881    netsoc_sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.005 r  netsoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=7, routed)           0.446     7.451    netsoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I0_O)        0.124     7.575 f  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=39, routed)          0.962     8.537    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X53Y13         LUT5 (Prop_lut5_I0_O)        0.124     8.661 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_1/O
                         net (fo=27, routed)          0.787     9.448    lm32_cpu/load_store_unit/netsoc_sdram_choose_req_grant_reg[2]
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.572 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.379     9.951    lm32_cpu_n_121
    SLICE_X46Y14         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4153, routed)        1.446    11.446    sys_clk
    SLICE_X46Y14         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X46Y14         FDRE (Setup_fdre_C_CE)      -0.169    11.300    netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.300    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                  1.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.563     0.563    sys_clk
    SLICE_X31Y39         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.922    storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X30Y39         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.832     0.832    storage_2_reg_0_15_0_5/WCLK
    SLICE_X30Y39         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X30Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_2_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.563     0.563    sys_clk
    SLICE_X31Y39         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.922    storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X30Y39         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.832     0.832    storage_2_reg_0_15_0_5/WCLK
    SLICE_X30Y39         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X30Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_2_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.563     0.563    sys_clk
    SLICE_X31Y39         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.922    storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X30Y39         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.832     0.832    storage_2_reg_0_15_0_5/WCLK
    SLICE_X30Y39         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X30Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_2_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.563     0.563    sys_clk
    SLICE_X31Y39         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.922    storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X30Y39         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.832     0.832    storage_2_reg_0_15_0_5/WCLK
    SLICE_X30Y39         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X30Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_2_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.563     0.563    sys_clk
    SLICE_X31Y39         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.922    storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X30Y39         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.832     0.832    storage_2_reg_0_15_0_5/WCLK
    SLICE_X30Y39         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X30Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_2_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.563     0.563    sys_clk
    SLICE_X31Y39         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.922    storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X30Y39         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.832     0.832    storage_2_reg_0_15_0_5/WCLK
    SLICE_X30Y39         RAMD32                                       r  storage_2_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X30Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    storage_2_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.563     0.563    sys_clk
    SLICE_X31Y39         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.922    storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X30Y39         RAMS32                                       r  storage_2_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.832     0.832    storage_2_reg_0_15_0_5/WCLK
    SLICE_X30Y39         RAMS32                                       r  storage_2_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X30Y39         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.886    storage_2_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.563     0.563    sys_clk
    SLICE_X31Y39         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.922    storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X30Y39         RAMS32                                       r  storage_2_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.832     0.832    storage_2_reg_0_15_0_5/WCLK
    SLICE_X30Y39         RAMS32                                       r  storage_2_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X30Y39         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.886    storage_2_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 netsoc_csrbankarray_interface5_bank_bus_dat_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_bus_wishbone_dat_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.252%)  route 0.244ns (56.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.564     0.564    sys_clk
    SLICE_X31Y40         FDRE                                         r  netsoc_csrbankarray_interface5_bank_bus_dat_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  netsoc_csrbankarray_interface5_bank_bus_dat_r_reg[4]/Q
                         net (fo=1, routed)           0.244     0.949    netsoc_csrbankarray_interface5_bank_bus_dat_r_reg_n_0_[4]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.994 r  netsoc_bus_wishbone_dat_r[4]_i_1/O
                         net (fo=1, routed)           0.000     0.994    netsoc_csrcon_dat_r[4]
    SLICE_X46Y40         FDRE                                         r  netsoc_bus_wishbone_dat_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.835     0.835    sys_clk
    SLICE_X46Y40         FDRE                                         r  netsoc_bus_wishbone_dat_r_reg[4]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.120     0.950    netsoc_bus_wishbone_dat_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.227%)  route 0.259ns (64.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.567     0.567    sys_clk
    SLICE_X55Y7          FDRE                                         r  netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.259     0.967    storage_9_reg_0_7_12_17/ADDRD1
    SLICE_X56Y6          RAMD32                                       r  storage_9_reg_0_7_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.839     0.839    storage_9_reg_0_7_12_17/WCLK
    SLICE_X56Y6          RAMD32                                       r  storage_9_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -0.234     0.605    
    SLICE_X56Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.914    storage_9_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y9   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y9   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y8   data_mem_grain13_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1   mem_grain3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1   mem_grain3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y18  data_mem_grain14_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   mem_1_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y32  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y32  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y32  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y32  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y32  lm32_cpu/registers_reg_r1_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y32  lm32_cpu/registers_reg_r1_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y39  storage_2_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y39  storage_2_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y39  storage_2_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y39  storage_2_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y39  storage_2_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y39  storage_2_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y39  storage_2_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y39  storage_2_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y39  storage_2_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y39  storage_2_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y39  storage_2_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y39  storage_2_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y40  storage_2_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y40  storage_2_reg_0_15_6_9/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.639ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y53         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.591     3.864    clk200_clk
    SLICE_X64Y53         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.864    
                         clock uncertainty           -0.125     3.740    
    SLICE_X64Y53         FDPE (Setup_fdpe_C_D)       -0.035     3.705    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.705    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.639    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.427ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X30Y23         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.553     2.553    eth_rx_clk
    SLICE_X30Y23         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.553    
                         clock uncertainty           -0.025     2.528    
    SLICE_X30Y23         FDPE (Setup_fdpe_C_D)       -0.035     2.493    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.493    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.427    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.433ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X30Y17         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.559     2.559    eth_tx_clk
    SLICE_X30Y17         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.559    
                         clock uncertainty           -0.025     2.534    
    SLICE_X30Y17         FDPE (Setup_fdpe_C_D)       -0.035     2.499    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.499    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.433    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.361ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y54         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4153, routed)        0.591     2.591    sys_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.591    
                         clock uncertainty           -0.129     2.461    
    SLICE_X64Y54         FDPE (Setup_fdpe_C_D)       -0.035     2.426    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.426    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.361    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.283 (r) | FAST    |     2.776 (r) | SLOW    | pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.726 (r) | SLOW    |    -0.575 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     3.263 (r) | SLOW    |    -0.811 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.869 (r) | SLOW    |    -0.638 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     3.174 (r) | SLOW    |    -0.738 (r) | FAST    |            |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     4.602 (r) | SLOW    |    -0.969 (r) | FAST    |            |
sys_clk    | cpu_reset        | FDPE           | -        |     2.403 (r) | SLOW    |    -0.263 (r) | FAST    |            |
sys_clk    | eth_mdio         | FDRE           | -        |     2.155 (r) | SLOW    |    -0.233 (r) | FAST    |            |
sys_clk    | serial_rx        | FDRE           | -        |     4.081 (r) | SLOW    |    -1.108 (r) | FAST    |            |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.327 (r) | SLOW    |    -0.240 (r) | FAST    |            |
sys_clk    | user_btn0        | FDRE           | -        |     6.441 (r) | SLOW    |    -1.733 (r) | FAST    |            |
sys_clk    | user_btn1        | FDRE           | -        |     6.203 (r) | SLOW    |    -1.603 (r) | FAST    |            |
sys_clk    | user_btn2        | FDRE           | -        |     6.139 (r) | SLOW    |    -1.647 (r) | FAST    |            |
sys_clk    | user_btn3        | FDRE           | -        |     5.723 (r) | SLOW    |    -1.480 (r) | FAST    |            |
sys_clk    | user_sw0         | FDRE           | -        |     4.730 (r) | SLOW    |    -1.298 (r) | FAST    |            |
sys_clk    | user_sw1         | FDRE           | -        |     4.872 (r) | SLOW    |    -1.325 (r) | FAST    |            |
sys_clk    | user_sw2         | FDRE           | -        |     4.787 (r) | SLOW    |    -1.284 (r) | FAST    |            |
sys_clk    | user_sw3         | FDRE           | -        |     4.498 (r) | SLOW    |    -1.254 (r) | FAST    |            |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.653 (r) | SLOW    |      3.401 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.383 (r) | SLOW    |      3.253 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.649 (r) | SLOW    |      3.398 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.654 (r) | SLOW    |      3.413 (r) | FAST    |               |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.625 (r) | SLOW    |      2.891 (r) | FAST    |               |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.897 (r) | SLOW    |      1.732 (r) | FAST    |               |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.352 (r) | SLOW    |      1.941 (r) | FAST    |               |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.364 (r) | SLOW    |      1.954 (r) | FAST    |               |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      7.172 (r) | SLOW    |      1.825 (r) | FAST    |               |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.050 (r) | SLOW    |      1.804 (r) | FAST    |               |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.504 (r) | SLOW    |      2.025 (r) | FAST    |               |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.885 (r) | SLOW    |      1.720 (r) | FAST    |               |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      7.037 (r) | SLOW    |      1.790 (r) | FAST    |               |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.209 (r) | SLOW    |      1.461 (r) | FAST    |               |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.522 (r) | SLOW    |      1.565 (r) | FAST    |               |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.823 (r) | SLOW    |      1.746 (r) | FAST    |               |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.359 (r) | SLOW    |      1.520 (r) | FAST    |               |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.825 (r) | SLOW    |      1.737 (r) | FAST    |               |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.369 (r) | SLOW    |      1.513 (r) | FAST    |               |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.683 (r) | SLOW    |      1.690 (r) | FAST    |               |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.509 (r) | SLOW    |      1.566 (r) | FAST    |               |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.211 (r) | SLOW    |      1.866 (r) | FAST    |               |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.522 (r) | SLOW    |      1.571 (r) | FAST    |               |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.212 (r) | SLOW    |      1.873 (r) | FAST    |               |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.523 (r) | SLOW    |      1.567 (r) | FAST    |               |
sys_clk    | eth_mdc          | FDRE           | -     |      8.991 (r) | SLOW    |      2.896 (r) | FAST    |               |
sys_clk    | eth_mdio         | FDRE           | -     |      9.351 (r) | SLOW    |      2.709 (r) | FAST    |               |
sys_clk    | eth_rst_n        | FDRE           | -     |     11.028 (r) | SLOW    |      3.160 (r) | FAST    |               |
sys_clk    | serial_tx        | FDSE           | -     |      9.889 (r) | SLOW    |      3.260 (r) | FAST    |               |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.575 (r) | SLOW    |      2.852 (r) | FAST    |               |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.545 (r) | SLOW    |      3.107 (r) | FAST    |               |
sys_clk    | user_led0        | FDRE           | -     |      8.543 (r) | SLOW    |      2.722 (r) | FAST    |               |
sys_clk    | user_led1        | FDRE           | -     |      8.276 (r) | SLOW    |      2.611 (r) | FAST    |               |
sys_clk    | user_led2        | FDRE           | -     |      9.663 (r) | SLOW    |      3.302 (r) | FAST    |               |
sys_clk    | user_led3        | FDRE           | -     |      9.611 (r) | SLOW    |      3.260 (r) | FAST    |               |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.659 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         7.676 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.597 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.259 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.793 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.763 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.645 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.064 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.689 ns
Ideal Clock Offset to Actual Clock: -1.919 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.726 (r) | SLOW    | -0.575 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   3.263 (r) | SLOW    | -0.811 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.869 (r) | SLOW    | -0.638 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   3.174 (r) | SLOW    | -0.738 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.263 (r) | SLOW    | -0.575 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.296 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.897 (r) | SLOW    |   1.732 (r) | FAST    |    0.689 |
ddram_dq[1]        |   7.352 (r) | SLOW    |   1.941 (r) | FAST    |    1.143 |
ddram_dq[2]        |   7.364 (r) | SLOW    |   1.954 (r) | FAST    |    1.156 |
ddram_dq[3]        |   7.172 (r) | SLOW    |   1.825 (r) | FAST    |    0.964 |
ddram_dq[4]        |   7.050 (r) | SLOW    |   1.804 (r) | FAST    |    0.841 |
ddram_dq[5]        |   7.504 (r) | SLOW    |   2.025 (r) | FAST    |    1.296 |
ddram_dq[6]        |   6.885 (r) | SLOW    |   1.720 (r) | FAST    |    0.676 |
ddram_dq[7]        |   7.037 (r) | SLOW    |   1.790 (r) | FAST    |    0.829 |
ddram_dq[8]        |   6.209 (r) | SLOW    |   1.461 (r) | FAST    |    0.000 |
ddram_dq[9]        |   6.522 (r) | SLOW    |   1.565 (r) | FAST    |    0.313 |
ddram_dq[10]       |   6.823 (r) | SLOW    |   1.746 (r) | FAST    |    0.614 |
ddram_dq[11]       |   6.359 (r) | SLOW    |   1.520 (r) | FAST    |    0.150 |
ddram_dq[12]       |   6.825 (r) | SLOW    |   1.737 (r) | FAST    |    0.616 |
ddram_dq[13]       |   6.369 (r) | SLOW    |   1.513 (r) | FAST    |    0.160 |
ddram_dq[14]       |   6.683 (r) | SLOW    |   1.690 (r) | FAST    |    0.474 |
ddram_dq[15]       |   6.509 (r) | SLOW    |   1.566 (r) | FAST    |    0.300 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.504 (r) | SLOW    |   1.461 (r) | FAST    |    1.296 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.690 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.211 (r) | SLOW    |   1.866 (r) | FAST    |    0.689 |
ddram_dqs_n[1]     |   6.522 (r) | SLOW    |   1.571 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.212 (r) | SLOW    |   1.873 (r) | FAST    |    0.690 |
ddram_dqs_p[1]     |   6.523 (r) | SLOW    |   1.567 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.212 (r) | SLOW    |   1.567 (r) | FAST    |    0.690 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.271 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.653 (r) | SLOW    |   3.401 (r) | FAST    |    0.270 |
eth_tx_data[1]     |   9.383 (r) | SLOW    |   3.253 (r) | FAST    |    0.000 |
eth_tx_data[2]     |   9.649 (r) | SLOW    |   3.398 (r) | FAST    |    0.266 |
eth_tx_data[3]     |   9.654 (r) | SLOW    |   3.413 (r) | FAST    |    0.271 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.654 (r) | SLOW    |   3.253 (r) | FAST    |    0.271 |
-------------------+-------------+---------+-------------+---------+----------+




