// Seed: 149756762
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri1 id_3
);
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    inout supply1 id_4,
    input tri1 id_5,
    output tri1 id_6,
    input tri0 id_7,
    inout wand id_8,
    input uwire id_9
);
  module_0(
      id_2, id_0, id_5, id_9
  );
  wire id_11;
  id_12 :
  assert property (@(posedge 1) id_4)
  else;
endmodule
