

================================================================
== Vivado HLS Report for 'offload'
================================================================
* Date:           Thu Mar  2 19:23:22 2017

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        hls.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.71|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+----------+
    |    Latency    |    Interval   | Pipeline |
    |  min  |  max  |  min  |  max  |   Type   |
    +-------+-------+-------+-------+----------+
    |  10401|  10401|  10402|  10402| dataflow |
    +-------+-------+-------+-------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: p_p0_to_offload_s0_stream_V [1/1] 0.00ns
codeRepl:4  %p_p0_to_offload_s0_stream_V = alloca i8, align 1

ST_1: stg_6 [2/2] 0.00ns
codeRepl:7  call fastcc void @offload_Loop__distributor_p0_1_proc([10000 x i8]* %p_p0, i8* %p_p0_to_offload_s0_stream_V) nounwind


 <State 2>: 0.00ns
ST_2: stg_7 [1/2] 0.00ns
codeRepl:7  call fastcc void @offload_Loop__distributor_p0_1_proc([10000 x i8]* %p_p0, i8* %p_p0_to_offload_s0_stream_V) nounwind


 <State 3>: 0.00ns
ST_3: stg_8 [2/2] 0.00ns
codeRepl:8  call fastcc void @offload_Loop__offload_s0_y_yi_proc(i8* %p_p0_to_offload_s0_stream_V, [10000 x i8]* %p_offload) nounwind


 <State 4>: 0.00ns
ST_4: stg_9 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1805) nounwind

ST_4: stg_10 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i8]* %p_p0) nounwind, !map !68

ST_4: stg_11 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i8]* %p_offload) nounwind, !map !74

ST_4: stg_12 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @offload_str) nounwind

ST_4: empty [1/1] 0.00ns
codeRepl:5  %empty = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @p_p0_to_offload_s0_stream_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %p_p0_to_offload_s0_stream_V, i8* %p_p0_to_offload_s0_stream_V) nounwind

ST_4: empty_4 [1/1] 0.00ns
codeRepl:6  %empty_4 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %p_p0_to_offload_s0_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str) nounwind

ST_4: stg_15 [1/2] 0.00ns
codeRepl:8  call fastcc void @offload_Loop__offload_s0_y_yi_proc(i8* %p_p0_to_offload_s0_stream_V, [10000 x i8]* %p_offload) nounwind

ST_4: stg_16 [1/1] 0.00ns
codeRepl:9  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
