<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="stack.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_5"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="stack.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="stack.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="stack.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="stack.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="stack.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="stack.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="stack.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="stack.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="stack.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="stack.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="stack.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="stack.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="stack.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stack.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="stack.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="stack.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="stack.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="stack.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="stack.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="stack.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="stack.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="stack.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="stack.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="stack_envsettings.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="stack_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="stack_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="stack_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="stack_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="stack_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="stack_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="stack_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_PSR" xil_pn:name="stack_map.psr"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="stack_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="stack_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="stack_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="stack_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="stack_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="stack_preroute.twr" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="stack_preroute.twx" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="stack_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="stack_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stack_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="stack_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="stack_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="stack_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stack_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="stack_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1692988910" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1692988910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692988910" xil_pn:in_ck="8085512803476884225" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1692988910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="stack.vhd"/>
      <outfile xil_pn:name="stack_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1692988910" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1498570210694442576" xil_pn:start_ts="1692988910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692988910" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2790518977863397294" xil_pn:start_ts="1692988910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692988910" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="782753267862194861" xil_pn:start_ts="1692988910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692988910" xil_pn:in_ck="8085512803476884225" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1692988910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="stack.vhd"/>
      <outfile xil_pn:name="stack_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1692988914" xil_pn:in_ck="8085512803476884225" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5704944680204119533" xil_pn:start_ts="1692988910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="stack_tb_beh.prj"/>
      <outfile xil_pn:name="stack_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1692988914" xil_pn:in_ck="-6091009582678153894" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2587339761512151776" xil_pn:start_ts="1692988914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="stack_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1692988790" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1692988790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692988790" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2475472802894908369" xil_pn:start_ts="1692988790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692988790" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="782753267862194861" xil_pn:start_ts="1692988790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692988790" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1692988790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692988790" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6936946968303141327" xil_pn:start_ts="1692988790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692988790" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297138737980" xil_pn:start_ts="1692988790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692988790" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-372979570736140937" xil_pn:start_ts="1692988790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692988796" xil_pn:in_ck="166810005958630" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1666232946768021703" xil_pn:start_ts="1692988790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="stack.lso"/>
      <outfile xil_pn:name="stack.ngc"/>
      <outfile xil_pn:name="stack.ngr"/>
      <outfile xil_pn:name="stack.prj"/>
      <outfile xil_pn:name="stack.stx"/>
      <outfile xil_pn:name="stack.syr"/>
      <outfile xil_pn:name="stack.xst"/>
      <outfile xil_pn:name="stack_tb_beh.prj"/>
      <outfile xil_pn:name="stack_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1692988796" xil_pn:in_ck="166810005957378" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5312092918191470372" xil_pn:start_ts="1692988796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692988799" xil_pn:in_ck="6909973574685420606" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3014506950927505190" xil_pn:start_ts="1692988796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="stack.bld"/>
      <outfile xil_pn:name="stack.ngd"/>
      <outfile xil_pn:name="stack_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1692988807" xil_pn:in_ck="6910019986169822559" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1756573375764797945" xil_pn:start_ts="1692988799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="stack.pcf"/>
      <outfile xil_pn:name="stack_map.map"/>
      <outfile xil_pn:name="stack_map.mrp"/>
      <outfile xil_pn:name="stack_map.ncd"/>
      <outfile xil_pn:name="stack_map.ngm"/>
      <outfile xil_pn:name="stack_map.psr"/>
      <outfile xil_pn:name="stack_map.xrpt"/>
      <outfile xil_pn:name="stack_summary.xml"/>
      <outfile xil_pn:name="stack_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1692988814" xil_pn:in_ck="-3366579018551627368" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="2109159449320573919" xil_pn:start_ts="1692988807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="stack.ncd"/>
      <outfile xil_pn:name="stack.pad"/>
      <outfile xil_pn:name="stack.par"/>
      <outfile xil_pn:name="stack.ptwx"/>
      <outfile xil_pn:name="stack.unroutes"/>
      <outfile xil_pn:name="stack.xpi"/>
      <outfile xil_pn:name="stack_pad.csv"/>
      <outfile xil_pn:name="stack_pad.txt"/>
      <outfile xil_pn:name="stack_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1692988819" xil_pn:in_ck="166810005949753" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1692988814">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="stack.bgn"/>
      <outfile xil_pn:name="stack.bit"/>
      <outfile xil_pn:name="stack.drc"/>
      <outfile xil_pn:name="stack.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1692988819" xil_pn:in_ck="166810005936899" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-3014506950927505190" xil_pn:start_ts="1692988819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692986634" xil_pn:in_ck="6903893670228764763" xil_pn:name="TRAN_fpgaFloorplanPostPAR" xil_pn:start_ts="1692986632">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1692984640" xil_pn:in_ck="166810005949753" xil_pn:name="TRAN_XPower" xil_pn:prop_ck="-8418309457391499013" xil_pn:start_ts="1692984640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1692988814" xil_pn:in_ck="6903893670228764763" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1692988813">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="stack.twr"/>
      <outfile xil_pn:name="stack.twx"/>
    </transform>
    <transform xil_pn:end_ts="1692986731" xil_pn:in_ck="-3366579018551627368" xil_pn:name="TRAN_preRouteTrce" xil_pn:prop_ck="722859607460791354" xil_pn:start_ts="1692986728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1692988760" xil_pn:in_ck="6910019986169822559" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1692988758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
