<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_iopll_1931/sim/sync_sampling_pll_0_altera_iopll_1931_hnon5py.vo"
   type="VERILOG"
   library="altera_iopll_1931" />
 <file
   path="sim/sync_sampling_pll_0.v"
   type="VERILOG"
   library="sync_sampling_pll_0"
   hasInlineConfiguration="true" />
 <topLevel name="sync_sampling_pll_0.sync_sampling_pll_0" />
 <deviceFamily name="agilex7" />
 <device name="AGFB027R24C2E2VR2" />
</simPackage>
