# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../src/my_FIR_filter.vhd" \
"../../../../06_demo_all.srcs/sim_1/imports/filter_test/filter_test_tb.vhd" \

# Do not sort compile order
nosort
