<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Shared IO 48 Q1 4 Mux Selection Register - pinmux_shared_io_q1_4</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Shared IO 48 Q1 4 Mux Selection Register - pinmux_shared_io_q1_4</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">Component : ALT_PINMUX_SHARED_3V_IO_GRP</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register is used to control the peripherals connected to shared IO48 pin Q1 4</p>
<p>Only reset by a cold reset (ignores warm reset).</p>
<p>NOTE: These registers should not be modified after IO configuration.There is no support for dynamically changing the Pin Mux selections.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[3:0] </td><td align="left">RW </td><td align="left">0xf </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL">Shared IO48 Q1 4 Mux Selection Field</a> </td></tr>
<tr>
<td align="left">[31:4] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD">ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Shared IO48 Q1 4 Mux Selection Field - sel </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbaa7e7165b5caade259b29ff651ad186"></a><a class="anchor" id="ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL"></a></p>
<p>Select peripheral signals connected shared IO48 Q1 4</p>
<p>0000 (0) Pin is connected to Peripheral signal i2c1.scl</p>
<p>0001 (1) Pin is connected to Peripheral signal not applicable</p>
<p>0010 (2) Pin is connected to Peripheral signal spis0.miso</p>
<p>0011 (3) Pin is connected to Peripheral signal not applicable</p>
<p>0100 (4) Pin is connected to Peripheral signal sdmmc.data1</p>
<p>0101 (5) Pin is connected to Peripheral signal not applicable</p>
<p>0110 (6) Pin is connected to Peripheral signal not applicable</p>
<p>0111 (7) Pin is connected to Peripheral signal not applicable</p>
<p>1000 (8) Pin is connected to Peripheral signal usb0.data0</p>
<p>1001 (9) Pin is connected to Peripheral signal not applicable</p>
<p>1010 (10) Pin is connected to Peripheral signal not applicable</p>
<p>1011 (11) Pin is connected to Peripheral signal not applicable</p>
<p>1100 (12) Pin is connected to Peripheral signal not applicable</p>
<p>1101 (13) Pin is connected to Peripheral signal uart0.rx</p>
<p>1110 (14) Pin is connected to Peripheral signal nand.re_n</p>
<p>1111 (15) Pin is connected to Peripheral signal gpio0.io3</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1eeaf6a00da7f6ed8d5c3c4bd1a1df81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ga1eeaf6a00da7f6ed8d5c3c4bd1a1df81">ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1eeaf6a00da7f6ed8d5c3c4bd1a1df81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8206ccb550636a190221cd0b6d6e8653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ga8206ccb550636a190221cd0b6d6e8653">ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga8206ccb550636a190221cd0b6d6e8653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef0f33471ae33fd887f27598eac40c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#gaef0f33471ae33fd887f27598eac40c57">ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL_WIDTH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaef0f33471ae33fd887f27598eac40c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2cfd061d17a2117fb59c149fe7c2c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#gaf2cfd061d17a2117fb59c149fe7c2c36">ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL_SET_MSK</a>&#160;&#160;&#160;0x0000000f</td></tr>
<tr class="separator:gaf2cfd061d17a2117fb59c149fe7c2c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8aaaa936ab43726d7420b4fbff9751e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#gac8aaaa936ab43726d7420b4fbff9751e">ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL_CLR_MSK</a>&#160;&#160;&#160;0xfffffff0</td></tr>
<tr class="separator:gac8aaaa936ab43726d7420b4fbff9751e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd272dd3d57c13a1ac07483160eca86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ga2dd272dd3d57c13a1ac07483160eca86">ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL_RESET</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:ga2dd272dd3d57c13a1ac07483160eca86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97d5356609f9952df47696c69cb6e8f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ga97d5356609f9952df47696c69cb6e8f0">ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000000f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga97d5356609f9952df47696c69cb6e8f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43f936c6a49797aef56009266044f7f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ga43f936c6a49797aef56009266044f7f5">ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000000f)</td></tr>
<tr class="separator:ga43f936c6a49797aef56009266044f7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp668051f6c835d5dd3c8bb0f1cc1b0800"></a><a class="anchor" id="ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa0806c7a1e0df3b6f1c92fba5fc92f44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#gaa0806c7a1e0df3b6f1c92fba5fc92f44">ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaa0806c7a1e0df3b6f1c92fba5fc92f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabee26f1a31c6bd7c111b17472a94d8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#gabee26f1a31c6bd7c111b17472a94d8dd">ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:gabee26f1a31c6bd7c111b17472a94d8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab492cee068c5589e328a69c146a9a60e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#gab492cee068c5589e328a69c146a9a60e">ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD_WIDTH</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:gab492cee068c5589e328a69c146a9a60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca857642981e0f7503c27f1b40ba813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ga5ca857642981e0f7503c27f1b40ba813">ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD_SET_MSK</a>&#160;&#160;&#160;0xfffffff0</td></tr>
<tr class="separator:ga5ca857642981e0f7503c27f1b40ba813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac589c981e305bdb343efb637976c5e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#gac589c981e305bdb343efb637976c5e47">ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD_CLR_MSK</a>&#160;&#160;&#160;0x0000000f</td></tr>
<tr class="separator:gac589c981e305bdb343efb637976c5e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5f78a601b4040e5c1b67a6c0d9b81cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#gaa5f78a601b4040e5c1b67a6c0d9b81cf">ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa5f78a601b4040e5c1b67a6c0d9b81cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ddd836701d2a9839ea5aff4957657c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ga9ddd836701d2a9839ea5aff4957657c0">ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xfffffff0) &gt;&gt; 4)</td></tr>
<tr class="separator:ga9ddd836701d2a9839ea5aff4957657c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43081adf673fbee9384659e26c293688"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ga43081adf673fbee9384659e26c293688">ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0xfffffff0)</td></tr>
<tr class="separator:ga43081adf673fbee9384659e26c293688"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#struct_a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4__s">ALT_PINMUX_SHARED_3V_IO_Q1_4_s</a></td></tr>
<tr class="separator:struct_a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga4558238e99b595ce57a892ece0e2ebe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ga4558238e99b595ce57a892ece0e2ebe4">ALT_PINMUX_SHARED_3V_IO_Q1_4_RESET</a>&#160;&#160;&#160;0x0000000f</td></tr>
<tr class="separator:ga4558238e99b595ce57a892ece0e2ebe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77bcfc4d41276754adcff1db911f87f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#gaa77bcfc4d41276754adcff1db911f87f">ALT_PINMUX_SHARED_3V_IO_Q1_4_OFST</a>&#160;&#160;&#160;0xc</td></tr>
<tr class="separator:gaa77bcfc4d41276754adcff1db911f87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaff6c97ed69f6eb0a43a35b73a135c971"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#struct_a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4__s">ALT_PINMUX_SHARED_3V_IO_Q1_4_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#gaff6c97ed69f6eb0a43a35b73a135c971">ALT_PINMUX_SHARED_3V_IO_Q1_4_t</a></td></tr>
<tr class="separator:gaff6c97ed69f6eb0a43a35b73a135c971"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4__s" id="struct_a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_PINMUX_SHARED_3V_IO_Q1_4_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html">ALT_PINMUX_SHARED_3V_IO_Q1_4</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aef60798adbc3773258a656b20f438071"></a>uint32_t</td>
<td class="fieldname">
sel: 4</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL">Shared IO48 Q1 4 Mux Selection Field</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab877dbcc5b3d0bd5bf13bfa80b46dd95"></a>const uint32_t</td>
<td class="fieldname">
Reserved: 28</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD">ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga1eeaf6a00da7f6ed8d5c3c4bd1a1df81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL">ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8206ccb550636a190221cd0b6d6e8653"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL">ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaef0f33471ae33fd887f27598eac40c57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL_WIDTH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL">ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf2cfd061d17a2117fb59c149fe7c2c36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL_SET_MSK&#160;&#160;&#160;0x0000000f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL">ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac8aaaa936ab43726d7420b4fbff9751e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL_CLR_MSK&#160;&#160;&#160;0xfffffff0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL">ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2dd272dd3d57c13a1ac07483160eca86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL_RESET&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL">ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga97d5356609f9952df47696c69cb6e8f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000000f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL">ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga43f936c6a49797aef56009266044f7f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL">ALT_PINMUX_SHARED_3V_IO_Q1_4_SEL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa0806c7a1e0df3b6f1c92fba5fc92f44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD">ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabee26f1a31c6bd7c111b17472a94d8dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD">ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab492cee068c5589e328a69c146a9a60e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD_WIDTH&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD">ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5ca857642981e0f7503c27f1b40ba813"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD_SET_MSK&#160;&#160;&#160;0xfffffff0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD">ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac589c981e305bdb343efb637976c5e47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD_CLR_MSK&#160;&#160;&#160;0x0000000f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD">ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa5f78a601b4040e5c1b67a6c0d9b81cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD">ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9ddd836701d2a9839ea5aff4957657c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xfffffff0) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD">ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga43081adf673fbee9384659e26c293688"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0xfffffff0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD">ALT_PINMUX_SHARED_3V_IO_Q1_4_RSVD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4558238e99b595ce57a892ece0e2ebe4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_4_RESET&#160;&#160;&#160;0x0000000f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html">ALT_PINMUX_SHARED_3V_IO_Q1_4</a> register. </p>

</div>
</div>
<a class="anchor" id="gaa77bcfc4d41276754adcff1db911f87f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_4_OFST&#160;&#160;&#160;0xc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html">ALT_PINMUX_SHARED_3V_IO_Q1_4</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gaff6c97ed69f6eb0a43a35b73a135c971"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#struct_a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4__s">ALT_PINMUX_SHARED_3V_IO_Q1_4_s</a> <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#gaff6c97ed69f6eb0a43a35b73a135c971">ALT_PINMUX_SHARED_3V_IO_Q1_4_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html">ALT_PINMUX_SHARED_3V_IO_Q1_4</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:46 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
