// Seed: 3872367871
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  final $display(1'b0 - 1, id_3, id_3, 1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_18, id_19;
  assign id_14 = 1;
  module_0 modCall_1 (
      id_2,
      id_11,
      id_6,
      id_9,
      id_3
  );
  assign id_12 = id_11;
  wire id_20;
  assign id_4 = (id_20);
  id_21(
      .id_0(id_8),
      .id_1(1),
      .id_2(),
      .id_3(1'b0),
      .id_4(id_8),
      .id_5(1),
      .id_6(id_6),
      .id_7(id_11),
      .id_8(id_10),
      .id_9(),
      .id_10(id_8),
      .id_11(1)
  );
  assign id_21 = id_21;
  wire id_22;
  wire id_23;
  or primCall (
      id_3,
      id_18,
      id_7,
      id_12,
      id_5,
      id_6,
      id_16,
      id_14,
      id_15,
      id_8,
      id_13,
      id_2,
      id_17,
      id_11,
      id_19
  );
endmodule
