<profile>

<section name = "Vitis HLS Report for 'huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy'" level="0">
<item name = "Date">Tue Oct  8 21:19:32 2024
</item>
<item name = "Version">2022.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">DecompressorProject</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.199 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 65538, 30.000 ns, 0.655 ms, 3, 65538, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- strd_blk_cpy">1, 65536, 3, 1, 1, 0 ~ 65535, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 219, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 109, -</column>
<column name="Register">-, -, 69, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1041_fu_245_p2">+, 0, 0, 13, 6, 5</column>
<column name="add_ln1046_fu_273_p2">+, 0, 0, 13, 6, 4</column>
<column name="i_2_fu_227_p2">+, 0, 0, 23, 16, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_319">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_322">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op34_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op47_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1035_fu_221_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="icmp_ln1042_fu_261_p2">icmp, 0, 0, 9, 2, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1042_fu_267_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1044_fu_332_p2">or, 0, 0, 24, 24, 24</column>
<column name="shl_ln1044_fu_322_p2">shl, 0, 0, 96, 31, 31</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_bitbuffer_7339_phi_fu_183_p4">14, 3, 31, 93</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 16, 32</column>
<column name="bitbuffer_6338_fu_108">9, 2, 32, 64</column>
<column name="bits_cntr_fu_104">14, 3, 6, 18</column>
<column name="done_6_fu_112">9, 2, 1, 2</column>
<column name="huffman_eos_stream_blk_n">9, 2, 1, 2</column>
<column name="huffman_input_stream_blk_n">9, 2, 1, 2</column>
<column name="i_fu_100">9, 2, 16, 32</column>
<column name="lz77_output_stream_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln1041_reg_414">6, 0, 6, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="bitbuffer_6338_fu_108">32, 0, 32, 0</column>
<column name="bits_cntr_fu_104">6, 0, 6, 0</column>
<column name="done_6_fu_112">1, 0, 1, 0</column>
<column name="i_fu_100">16, 0, 16, 0</column>
<column name="icmp_ln1035_reg_410">1, 0, 1, 0</column>
<column name="icmp_ln1035_reg_410_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="or_ln1042_reg_419">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, huffmanDecoderLL&lt;2, 0&gt;_Pipeline_strd_blk_cpy, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, huffmanDecoderLL&lt;2, 0&gt;_Pipeline_strd_blk_cpy, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, huffmanDecoderLL&lt;2, 0&gt;_Pipeline_strd_blk_cpy, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, huffmanDecoderLL&lt;2, 0&gt;_Pipeline_strd_blk_cpy, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, huffmanDecoderLL&lt;2, 0&gt;_Pipeline_strd_blk_cpy, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, huffmanDecoderLL&lt;2, 0&gt;_Pipeline_strd_blk_cpy, return value</column>
<column name="huffman_eos_stream_dout">in, 1, ap_fifo, huffman_eos_stream, pointer</column>
<column name="huffman_eos_stream_empty_n">in, 1, ap_fifo, huffman_eos_stream, pointer</column>
<column name="huffman_eos_stream_read">out, 1, ap_fifo, huffman_eos_stream, pointer</column>
<column name="lz77_output_stream_din">out, 16, ap_fifo, lz77_output_stream, pointer</column>
<column name="lz77_output_stream_full_n">in, 1, ap_fifo, lz77_output_stream, pointer</column>
<column name="lz77_output_stream_write">out, 1, ap_fifo, lz77_output_stream, pointer</column>
<column name="huffman_input_stream_dout">in, 16, ap_fifo, huffman_input_stream, pointer</column>
<column name="huffman_input_stream_empty_n">in, 1, ap_fifo, huffman_input_stream, pointer</column>
<column name="huffman_input_stream_read">out, 1, ap_fifo, huffman_input_stream, pointer</column>
<column name="done_25">in, 1, ap_none, done_25, scalar</column>
<column name="bitbuffer_33">in, 32, ap_none, bitbuffer_33, scalar</column>
<column name="bits_cntr_35">in, 6, ap_none, bits_cntr_35, scalar</column>
<column name="empty">in, 16, ap_none, empty, scalar</column>
<column name="done_6_out">out, 1, ap_vld, done_6_out, pointer</column>
<column name="done_6_out_ap_vld">out, 1, ap_vld, done_6_out, pointer</column>
<column name="bitbuffer_6338_out">out, 32, ap_vld, bitbuffer_6338_out, pointer</column>
<column name="bitbuffer_6338_out_ap_vld">out, 1, ap_vld, bitbuffer_6338_out, pointer</column>
<column name="bits_cntr_5_out">out, 6, ap_vld, bits_cntr_5_out, pointer</column>
<column name="bits_cntr_5_out_ap_vld">out, 1, ap_vld, bits_cntr_5_out, pointer</column>
</table>
</item>
</section>
</profile>
