<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC</name><vendor/><library/><version/><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>cordic.mon</name><logicalName>CORECORDIC_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="1"><name>testVect.mon</name><logicalName>CORECORDIC_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="2"><name>coreparameters.v</name><logicalName>CORECORDIC_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="3"><name>CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_word.v</name><logicalName>CORECORDIC_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="4"><name>round.txt</name><logicalName>CORECORDIC_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="5"><name>rtl/vlog/core/CORECORDIC.v</name><logicalName>CORECORDIC_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><IncludeInRunDo/><requireUniquify/></vendorExtensions></file><file fileid="6"><name>rtl/vlog/core/cordic_word.v</name><logicalName>CORECORDIC_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><IncludeInRunDo/><requireUniquify/></vendorExtensions></file></fileSet><fileSet fileSetId="STIMULUS_FILESET"><file fileid="7"><name>inpTestVect.v</name><logicalName>CORECORDIC_LIB</logicalName><userFileType>Verilog</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file><file fileid="8"><name>outpTestVect.v</name><logicalName>CORECORDIC_LIB</logicalName><userFileType>Verilog</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file><file fileid="9"><name>../../../Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/test/user/bhvKit.v</name><fileType>verilogSource</fileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file><file fileid="10"><name>../../../Actel/DirectCore/CORECORDIC/4.1.100/coreparameters.v</name><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/></vendorExtensions></file><file fileid="11"><name>rtl/vlog/test/user/coreCordic_tb.v</name><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>Simulation</name></view></views></hwModel></Component>