// Seed: 3897968749
module module_0;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output supply0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    output logic id_5
);
  initial begin
    id_5 <= #1 "" !== 1;
  end
  module_0();
endmodule
module module_2;
  assign id_1 = 1;
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  module_0();
endmodule
