
Hung_DTG01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a80  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000314  08004b40  08004b40  00014b40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e54  08004e54  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004e54  08004e54  00014e54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e5c  08004e5c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e5c  08004e5c  00014e5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004e60  08004e60  00014e60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004e64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c4  20000070  08004ed4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000334  08004ed4  00020334  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012224  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b53  00000000  00000000  000322bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009f0  00000000  00000000  00034e10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008e0  00000000  00000000  00035800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000144af  00000000  00000000  000360e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f5fb  00000000  00000000  0004a58f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000729bd  00000000  00000000  00059b8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cc547  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000022f0  00000000  00000000  000cc59c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004b28 	.word	0x08004b28

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08004b28 	.word	0x08004b28

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	; 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	; 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_uldivmod>:
 8000404:	2b00      	cmp	r3, #0
 8000406:	d111      	bne.n	800042c <__aeabi_uldivmod+0x28>
 8000408:	2a00      	cmp	r2, #0
 800040a:	d10f      	bne.n	800042c <__aeabi_uldivmod+0x28>
 800040c:	2900      	cmp	r1, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_uldivmod+0xe>
 8000410:	2800      	cmp	r0, #0
 8000412:	d002      	beq.n	800041a <__aeabi_uldivmod+0x16>
 8000414:	2100      	movs	r1, #0
 8000416:	43c9      	mvns	r1, r1
 8000418:	1c08      	adds	r0, r1, #0
 800041a:	b407      	push	{r0, r1, r2}
 800041c:	4802      	ldr	r0, [pc, #8]	; (8000428 <__aeabi_uldivmod+0x24>)
 800041e:	a102      	add	r1, pc, #8	; (adr r1, 8000428 <__aeabi_uldivmod+0x24>)
 8000420:	1840      	adds	r0, r0, r1
 8000422:	9002      	str	r0, [sp, #8]
 8000424:	bd03      	pop	{r0, r1, pc}
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	ffffffd9 	.word	0xffffffd9
 800042c:	b403      	push	{r0, r1}
 800042e:	4668      	mov	r0, sp
 8000430:	b501      	push	{r0, lr}
 8000432:	9802      	ldr	r0, [sp, #8]
 8000434:	f000 f82e 	bl	8000494 <__udivmoddi4>
 8000438:	9b01      	ldr	r3, [sp, #4]
 800043a:	469e      	mov	lr, r3
 800043c:	b002      	add	sp, #8
 800043e:	bc0c      	pop	{r2, r3}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			; (mov r8, r8)

08000444 <__aeabi_lmul>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	0415      	lsls	r5, r2, #16
 8000448:	0c2d      	lsrs	r5, r5, #16
 800044a:	000f      	movs	r7, r1
 800044c:	0001      	movs	r1, r0
 800044e:	002e      	movs	r6, r5
 8000450:	46c6      	mov	lr, r8
 8000452:	4684      	mov	ip, r0
 8000454:	0400      	lsls	r0, r0, #16
 8000456:	0c14      	lsrs	r4, r2, #16
 8000458:	0c00      	lsrs	r0, r0, #16
 800045a:	0c09      	lsrs	r1, r1, #16
 800045c:	4346      	muls	r6, r0
 800045e:	434d      	muls	r5, r1
 8000460:	4360      	muls	r0, r4
 8000462:	4361      	muls	r1, r4
 8000464:	1940      	adds	r0, r0, r5
 8000466:	0c34      	lsrs	r4, r6, #16
 8000468:	1824      	adds	r4, r4, r0
 800046a:	b500      	push	{lr}
 800046c:	42a5      	cmp	r5, r4
 800046e:	d903      	bls.n	8000478 <__aeabi_lmul+0x34>
 8000470:	2080      	movs	r0, #128	; 0x80
 8000472:	0240      	lsls	r0, r0, #9
 8000474:	4680      	mov	r8, r0
 8000476:	4441      	add	r1, r8
 8000478:	0c25      	lsrs	r5, r4, #16
 800047a:	186d      	adds	r5, r5, r1
 800047c:	4661      	mov	r1, ip
 800047e:	4359      	muls	r1, r3
 8000480:	437a      	muls	r2, r7
 8000482:	0430      	lsls	r0, r6, #16
 8000484:	1949      	adds	r1, r1, r5
 8000486:	0424      	lsls	r4, r4, #16
 8000488:	0c00      	lsrs	r0, r0, #16
 800048a:	1820      	adds	r0, r4, r0
 800048c:	1889      	adds	r1, r1, r2
 800048e:	bc80      	pop	{r7}
 8000490:	46b8      	mov	r8, r7
 8000492:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000494 <__udivmoddi4>:
 8000494:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000496:	4657      	mov	r7, sl
 8000498:	464e      	mov	r6, r9
 800049a:	4645      	mov	r5, r8
 800049c:	46de      	mov	lr, fp
 800049e:	b5e0      	push	{r5, r6, r7, lr}
 80004a0:	0004      	movs	r4, r0
 80004a2:	000d      	movs	r5, r1
 80004a4:	4692      	mov	sl, r2
 80004a6:	4699      	mov	r9, r3
 80004a8:	b083      	sub	sp, #12
 80004aa:	428b      	cmp	r3, r1
 80004ac:	d830      	bhi.n	8000510 <__udivmoddi4+0x7c>
 80004ae:	d02d      	beq.n	800050c <__udivmoddi4+0x78>
 80004b0:	4649      	mov	r1, r9
 80004b2:	4650      	mov	r0, sl
 80004b4:	f000 f8ba 	bl	800062c <__clzdi2>
 80004b8:	0029      	movs	r1, r5
 80004ba:	0006      	movs	r6, r0
 80004bc:	0020      	movs	r0, r4
 80004be:	f000 f8b5 	bl	800062c <__clzdi2>
 80004c2:	1a33      	subs	r3, r6, r0
 80004c4:	4698      	mov	r8, r3
 80004c6:	3b20      	subs	r3, #32
 80004c8:	469b      	mov	fp, r3
 80004ca:	d433      	bmi.n	8000534 <__udivmoddi4+0xa0>
 80004cc:	465a      	mov	r2, fp
 80004ce:	4653      	mov	r3, sl
 80004d0:	4093      	lsls	r3, r2
 80004d2:	4642      	mov	r2, r8
 80004d4:	001f      	movs	r7, r3
 80004d6:	4653      	mov	r3, sl
 80004d8:	4093      	lsls	r3, r2
 80004da:	001e      	movs	r6, r3
 80004dc:	42af      	cmp	r7, r5
 80004de:	d83a      	bhi.n	8000556 <__udivmoddi4+0xc2>
 80004e0:	42af      	cmp	r7, r5
 80004e2:	d100      	bne.n	80004e6 <__udivmoddi4+0x52>
 80004e4:	e078      	b.n	80005d8 <__udivmoddi4+0x144>
 80004e6:	465b      	mov	r3, fp
 80004e8:	1ba4      	subs	r4, r4, r6
 80004ea:	41bd      	sbcs	r5, r7
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	da00      	bge.n	80004f2 <__udivmoddi4+0x5e>
 80004f0:	e075      	b.n	80005de <__udivmoddi4+0x14a>
 80004f2:	2200      	movs	r2, #0
 80004f4:	2300      	movs	r3, #0
 80004f6:	9200      	str	r2, [sp, #0]
 80004f8:	9301      	str	r3, [sp, #4]
 80004fa:	2301      	movs	r3, #1
 80004fc:	465a      	mov	r2, fp
 80004fe:	4093      	lsls	r3, r2
 8000500:	9301      	str	r3, [sp, #4]
 8000502:	2301      	movs	r3, #1
 8000504:	4642      	mov	r2, r8
 8000506:	4093      	lsls	r3, r2
 8000508:	9300      	str	r3, [sp, #0]
 800050a:	e028      	b.n	800055e <__udivmoddi4+0xca>
 800050c:	4282      	cmp	r2, r0
 800050e:	d9cf      	bls.n	80004b0 <__udivmoddi4+0x1c>
 8000510:	2200      	movs	r2, #0
 8000512:	2300      	movs	r3, #0
 8000514:	9200      	str	r2, [sp, #0]
 8000516:	9301      	str	r3, [sp, #4]
 8000518:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800051a:	2b00      	cmp	r3, #0
 800051c:	d001      	beq.n	8000522 <__udivmoddi4+0x8e>
 800051e:	601c      	str	r4, [r3, #0]
 8000520:	605d      	str	r5, [r3, #4]
 8000522:	9800      	ldr	r0, [sp, #0]
 8000524:	9901      	ldr	r1, [sp, #4]
 8000526:	b003      	add	sp, #12
 8000528:	bcf0      	pop	{r4, r5, r6, r7}
 800052a:	46bb      	mov	fp, r7
 800052c:	46b2      	mov	sl, r6
 800052e:	46a9      	mov	r9, r5
 8000530:	46a0      	mov	r8, r4
 8000532:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000534:	4642      	mov	r2, r8
 8000536:	2320      	movs	r3, #32
 8000538:	1a9b      	subs	r3, r3, r2
 800053a:	4652      	mov	r2, sl
 800053c:	40da      	lsrs	r2, r3
 800053e:	4641      	mov	r1, r8
 8000540:	0013      	movs	r3, r2
 8000542:	464a      	mov	r2, r9
 8000544:	408a      	lsls	r2, r1
 8000546:	0017      	movs	r7, r2
 8000548:	4642      	mov	r2, r8
 800054a:	431f      	orrs	r7, r3
 800054c:	4653      	mov	r3, sl
 800054e:	4093      	lsls	r3, r2
 8000550:	001e      	movs	r6, r3
 8000552:	42af      	cmp	r7, r5
 8000554:	d9c4      	bls.n	80004e0 <__udivmoddi4+0x4c>
 8000556:	2200      	movs	r2, #0
 8000558:	2300      	movs	r3, #0
 800055a:	9200      	str	r2, [sp, #0]
 800055c:	9301      	str	r3, [sp, #4]
 800055e:	4643      	mov	r3, r8
 8000560:	2b00      	cmp	r3, #0
 8000562:	d0d9      	beq.n	8000518 <__udivmoddi4+0x84>
 8000564:	07fb      	lsls	r3, r7, #31
 8000566:	0872      	lsrs	r2, r6, #1
 8000568:	431a      	orrs	r2, r3
 800056a:	4646      	mov	r6, r8
 800056c:	087b      	lsrs	r3, r7, #1
 800056e:	e00e      	b.n	800058e <__udivmoddi4+0xfa>
 8000570:	42ab      	cmp	r3, r5
 8000572:	d101      	bne.n	8000578 <__udivmoddi4+0xe4>
 8000574:	42a2      	cmp	r2, r4
 8000576:	d80c      	bhi.n	8000592 <__udivmoddi4+0xfe>
 8000578:	1aa4      	subs	r4, r4, r2
 800057a:	419d      	sbcs	r5, r3
 800057c:	2001      	movs	r0, #1
 800057e:	1924      	adds	r4, r4, r4
 8000580:	416d      	adcs	r5, r5
 8000582:	2100      	movs	r1, #0
 8000584:	3e01      	subs	r6, #1
 8000586:	1824      	adds	r4, r4, r0
 8000588:	414d      	adcs	r5, r1
 800058a:	2e00      	cmp	r6, #0
 800058c:	d006      	beq.n	800059c <__udivmoddi4+0x108>
 800058e:	42ab      	cmp	r3, r5
 8000590:	d9ee      	bls.n	8000570 <__udivmoddi4+0xdc>
 8000592:	3e01      	subs	r6, #1
 8000594:	1924      	adds	r4, r4, r4
 8000596:	416d      	adcs	r5, r5
 8000598:	2e00      	cmp	r6, #0
 800059a:	d1f8      	bne.n	800058e <__udivmoddi4+0xfa>
 800059c:	9800      	ldr	r0, [sp, #0]
 800059e:	9901      	ldr	r1, [sp, #4]
 80005a0:	465b      	mov	r3, fp
 80005a2:	1900      	adds	r0, r0, r4
 80005a4:	4169      	adcs	r1, r5
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	db24      	blt.n	80005f4 <__udivmoddi4+0x160>
 80005aa:	002b      	movs	r3, r5
 80005ac:	465a      	mov	r2, fp
 80005ae:	4644      	mov	r4, r8
 80005b0:	40d3      	lsrs	r3, r2
 80005b2:	002a      	movs	r2, r5
 80005b4:	40e2      	lsrs	r2, r4
 80005b6:	001c      	movs	r4, r3
 80005b8:	465b      	mov	r3, fp
 80005ba:	0015      	movs	r5, r2
 80005bc:	2b00      	cmp	r3, #0
 80005be:	db2a      	blt.n	8000616 <__udivmoddi4+0x182>
 80005c0:	0026      	movs	r6, r4
 80005c2:	409e      	lsls	r6, r3
 80005c4:	0033      	movs	r3, r6
 80005c6:	0026      	movs	r6, r4
 80005c8:	4647      	mov	r7, r8
 80005ca:	40be      	lsls	r6, r7
 80005cc:	0032      	movs	r2, r6
 80005ce:	1a80      	subs	r0, r0, r2
 80005d0:	4199      	sbcs	r1, r3
 80005d2:	9000      	str	r0, [sp, #0]
 80005d4:	9101      	str	r1, [sp, #4]
 80005d6:	e79f      	b.n	8000518 <__udivmoddi4+0x84>
 80005d8:	42a3      	cmp	r3, r4
 80005da:	d8bc      	bhi.n	8000556 <__udivmoddi4+0xc2>
 80005dc:	e783      	b.n	80004e6 <__udivmoddi4+0x52>
 80005de:	4642      	mov	r2, r8
 80005e0:	2320      	movs	r3, #32
 80005e2:	2100      	movs	r1, #0
 80005e4:	1a9b      	subs	r3, r3, r2
 80005e6:	2200      	movs	r2, #0
 80005e8:	9100      	str	r1, [sp, #0]
 80005ea:	9201      	str	r2, [sp, #4]
 80005ec:	2201      	movs	r2, #1
 80005ee:	40da      	lsrs	r2, r3
 80005f0:	9201      	str	r2, [sp, #4]
 80005f2:	e786      	b.n	8000502 <__udivmoddi4+0x6e>
 80005f4:	4642      	mov	r2, r8
 80005f6:	2320      	movs	r3, #32
 80005f8:	1a9b      	subs	r3, r3, r2
 80005fa:	002a      	movs	r2, r5
 80005fc:	4646      	mov	r6, r8
 80005fe:	409a      	lsls	r2, r3
 8000600:	0023      	movs	r3, r4
 8000602:	40f3      	lsrs	r3, r6
 8000604:	4644      	mov	r4, r8
 8000606:	4313      	orrs	r3, r2
 8000608:	002a      	movs	r2, r5
 800060a:	40e2      	lsrs	r2, r4
 800060c:	001c      	movs	r4, r3
 800060e:	465b      	mov	r3, fp
 8000610:	0015      	movs	r5, r2
 8000612:	2b00      	cmp	r3, #0
 8000614:	dad4      	bge.n	80005c0 <__udivmoddi4+0x12c>
 8000616:	4642      	mov	r2, r8
 8000618:	002f      	movs	r7, r5
 800061a:	2320      	movs	r3, #32
 800061c:	0026      	movs	r6, r4
 800061e:	4097      	lsls	r7, r2
 8000620:	1a9b      	subs	r3, r3, r2
 8000622:	40de      	lsrs	r6, r3
 8000624:	003b      	movs	r3, r7
 8000626:	4333      	orrs	r3, r6
 8000628:	e7cd      	b.n	80005c6 <__udivmoddi4+0x132>
 800062a:	46c0      	nop			; (mov r8, r8)

0800062c <__clzdi2>:
 800062c:	b510      	push	{r4, lr}
 800062e:	2900      	cmp	r1, #0
 8000630:	d103      	bne.n	800063a <__clzdi2+0xe>
 8000632:	f000 f807 	bl	8000644 <__clzsi2>
 8000636:	3020      	adds	r0, #32
 8000638:	e002      	b.n	8000640 <__clzdi2+0x14>
 800063a:	1c08      	adds	r0, r1, #0
 800063c:	f000 f802 	bl	8000644 <__clzsi2>
 8000640:	bd10      	pop	{r4, pc}
 8000642:	46c0      	nop			; (mov r8, r8)

08000644 <__clzsi2>:
 8000644:	211c      	movs	r1, #28
 8000646:	2301      	movs	r3, #1
 8000648:	041b      	lsls	r3, r3, #16
 800064a:	4298      	cmp	r0, r3
 800064c:	d301      	bcc.n	8000652 <__clzsi2+0xe>
 800064e:	0c00      	lsrs	r0, r0, #16
 8000650:	3910      	subs	r1, #16
 8000652:	0a1b      	lsrs	r3, r3, #8
 8000654:	4298      	cmp	r0, r3
 8000656:	d301      	bcc.n	800065c <__clzsi2+0x18>
 8000658:	0a00      	lsrs	r0, r0, #8
 800065a:	3908      	subs	r1, #8
 800065c:	091b      	lsrs	r3, r3, #4
 800065e:	4298      	cmp	r0, r3
 8000660:	d301      	bcc.n	8000666 <__clzsi2+0x22>
 8000662:	0900      	lsrs	r0, r0, #4
 8000664:	3904      	subs	r1, #4
 8000666:	a202      	add	r2, pc, #8	; (adr r2, 8000670 <__clzsi2+0x2c>)
 8000668:	5c10      	ldrb	r0, [r2, r0]
 800066a:	1840      	adds	r0, r0, r1
 800066c:	4770      	bx	lr
 800066e:	46c0      	nop			; (mov r8, r8)
 8000670:	02020304 	.word	0x02020304
 8000674:	01010101 	.word	0x01010101
	...

08000680 <HAL_UART_RxCpltCallback>:
extern UART_HandleTypeDef huart1;
uint8_t data = 0;
extern RingBuffer_Types Rx_Buffer;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
//	m_rx_buff.data[m_rx_buff.index] = data ;
//	m_rx_buff.index++;
	RingBuffer_Push(&Rx_Buffer, data);
 8000688:	4b08      	ldr	r3, [pc, #32]	; (80006ac <HAL_UART_RxCpltCallback+0x2c>)
 800068a:	781a      	ldrb	r2, [r3, #0]
 800068c:	4b08      	ldr	r3, [pc, #32]	; (80006b0 <HAL_UART_RxCpltCallback+0x30>)
 800068e:	0011      	movs	r1, r2
 8000690:	0018      	movs	r0, r3
 8000692:	f001 faa4 	bl	8001bde <RingBuffer_Push>
	HAL_UART_Receive_IT(&huart1, &data, 1);
 8000696:	4905      	ldr	r1, [pc, #20]	; (80006ac <HAL_UART_RxCpltCallback+0x2c>)
 8000698:	4b06      	ldr	r3, [pc, #24]	; (80006b4 <HAL_UART_RxCpltCallback+0x34>)
 800069a:	2201      	movs	r2, #1
 800069c:	0018      	movs	r0, r3
 800069e:	f002 fedb 	bl	8003458 <HAL_UART_Receive_IT>
}
 80006a2:	46c0      	nop			; (mov r8, r8)
 80006a4:	46bd      	mov	sp, r7
 80006a6:	b002      	add	sp, #8
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	46c0      	nop			; (mov r8, r8)
 80006ac:	2000008c 	.word	0x2000008c
 80006b0:	200002c8 	.word	0x200002c8
 80006b4:	200001dc 	.word	0x200001dc

080006b8 <App_Main>:
		pRxBuffer++;
		//m_rx_buff.index++;
	}
}
void App_Main ()
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
	//Init SEGGER RTT Debug
	SEGGER_RTT_Init();
 80006bc:	f000 fed2 	bl	8001464 <SEGGER_RTT_Init>
	// Cap phat bo nho cho RxRingBuffer
	RingBuffer_Init(&Rx_Buffer, 100);
 80006c0:	4b0a      	ldr	r3, [pc, #40]	; (80006ec <App_Main+0x34>)
 80006c2:	2164      	movs	r1, #100	; 0x64
 80006c4:	0018      	movs	r0, r3
 80006c6:	f001 fa70 	bl	8001baa <RingBuffer_Init>
	//Turn on power EC200
	EC200_Turn_on_Power();
 80006ca:	f000 fb77 	bl	8000dbc <EC200_Turn_on_Power>
	//EC200_Turn_off_Power();

	HAL_UART_Receive_IT(&huart1, &data, 1);
 80006ce:	4908      	ldr	r1, [pc, #32]	; (80006f0 <App_Main+0x38>)
 80006d0:	4b08      	ldr	r3, [pc, #32]	; (80006f4 <App_Main+0x3c>)
 80006d2:	2201      	movs	r2, #1
 80006d4:	0018      	movs	r0, r3
 80006d6:	f002 febf 	bl	8003458 <HAL_UART_Receive_IT>

	EC200_Config_Module();
 80006da:	f000 fa43 	bl	8000b64 <EC200_Config_Module>
	//UART_SendData(USART1, bf_send, sizeof(bf_send));
	while(1)
	{
		HAL_Delay(2000);
 80006de:	23fa      	movs	r3, #250	; 0xfa
 80006e0:	00db      	lsls	r3, r3, #3
 80006e2:	0018      	movs	r0, r3
 80006e4:	f001 fbb0 	bl	8001e48 <HAL_Delay>
 80006e8:	e7f9      	b.n	80006de <App_Main+0x26>
 80006ea:	46c0      	nop			; (mov r8, r8)
 80006ec:	200002c8 	.word	0x200002c8
 80006f0:	2000008c 	.word	0x2000008c
 80006f4:	200001dc 	.word	0x200001dc

080006f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006f8:	b590      	push	{r4, r7, lr}
 80006fa:	b08b      	sub	sp, #44	; 0x2c
 80006fc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006fe:	2414      	movs	r4, #20
 8000700:	193b      	adds	r3, r7, r4
 8000702:	0018      	movs	r0, r3
 8000704:	2314      	movs	r3, #20
 8000706:	001a      	movs	r2, r3
 8000708:	2100      	movs	r1, #0
 800070a:	f004 f982 	bl	8004a12 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800070e:	4b42      	ldr	r3, [pc, #264]	; (8000818 <MX_GPIO_Init+0x120>)
 8000710:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000712:	4b41      	ldr	r3, [pc, #260]	; (8000818 <MX_GPIO_Init+0x120>)
 8000714:	2180      	movs	r1, #128	; 0x80
 8000716:	430a      	orrs	r2, r1
 8000718:	62da      	str	r2, [r3, #44]	; 0x2c
 800071a:	4b3f      	ldr	r3, [pc, #252]	; (8000818 <MX_GPIO_Init+0x120>)
 800071c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800071e:	2280      	movs	r2, #128	; 0x80
 8000720:	4013      	ands	r3, r2
 8000722:	613b      	str	r3, [r7, #16]
 8000724:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000726:	4b3c      	ldr	r3, [pc, #240]	; (8000818 <MX_GPIO_Init+0x120>)
 8000728:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800072a:	4b3b      	ldr	r3, [pc, #236]	; (8000818 <MX_GPIO_Init+0x120>)
 800072c:	2104      	movs	r1, #4
 800072e:	430a      	orrs	r2, r1
 8000730:	62da      	str	r2, [r3, #44]	; 0x2c
 8000732:	4b39      	ldr	r3, [pc, #228]	; (8000818 <MX_GPIO_Init+0x120>)
 8000734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000736:	2204      	movs	r2, #4
 8000738:	4013      	ands	r3, r2
 800073a:	60fb      	str	r3, [r7, #12]
 800073c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800073e:	4b36      	ldr	r3, [pc, #216]	; (8000818 <MX_GPIO_Init+0x120>)
 8000740:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000742:	4b35      	ldr	r3, [pc, #212]	; (8000818 <MX_GPIO_Init+0x120>)
 8000744:	2101      	movs	r1, #1
 8000746:	430a      	orrs	r2, r1
 8000748:	62da      	str	r2, [r3, #44]	; 0x2c
 800074a:	4b33      	ldr	r3, [pc, #204]	; (8000818 <MX_GPIO_Init+0x120>)
 800074c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800074e:	2201      	movs	r2, #1
 8000750:	4013      	ands	r3, r2
 8000752:	60bb      	str	r3, [r7, #8]
 8000754:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000756:	4b30      	ldr	r3, [pc, #192]	; (8000818 <MX_GPIO_Init+0x120>)
 8000758:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800075a:	4b2f      	ldr	r3, [pc, #188]	; (8000818 <MX_GPIO_Init+0x120>)
 800075c:	2102      	movs	r1, #2
 800075e:	430a      	orrs	r2, r1
 8000760:	62da      	str	r2, [r3, #44]	; 0x2c
 8000762:	4b2d      	ldr	r3, [pc, #180]	; (8000818 <MX_GPIO_Init+0x120>)
 8000764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000766:	2202      	movs	r2, #2
 8000768:	4013      	ands	r3, r2
 800076a:	607b      	str	r3, [r7, #4]
 800076c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN_GSM_GPIO_Port, EN_GSM_Pin, GPIO_PIN_RESET);
 800076e:	4b2b      	ldr	r3, [pc, #172]	; (800081c <MX_GPIO_Init+0x124>)
 8000770:	2200      	movs	r2, #0
 8000772:	2140      	movs	r1, #64	; 0x40
 8000774:	0018      	movs	r0, r3
 8000776:	f001 fe6f 	bl	8002458 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GSM_PWKEY_Pin|GSM_EN_Pin, GPIO_PIN_RESET);
 800077a:	2381      	movs	r3, #129	; 0x81
 800077c:	0219      	lsls	r1, r3, #8
 800077e:	23a0      	movs	r3, #160	; 0xa0
 8000780:	05db      	lsls	r3, r3, #23
 8000782:	2200      	movs	r2, #0
 8000784:	0018      	movs	r0, r3
 8000786:	f001 fe67 	bl	8002458 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GSM_RESET_GPIO_Port, GSM_RESET_Pin, GPIO_PIN_RESET);
 800078a:	2380      	movs	r3, #128	; 0x80
 800078c:	009b      	lsls	r3, r3, #2
 800078e:	4824      	ldr	r0, [pc, #144]	; (8000820 <MX_GPIO_Init+0x128>)
 8000790:	2200      	movs	r2, #0
 8000792:	0019      	movs	r1, r3
 8000794:	f001 fe60 	bl	8002458 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EN_GSM_Pin;
 8000798:	193b      	adds	r3, r7, r4
 800079a:	2240      	movs	r2, #64	; 0x40
 800079c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800079e:	193b      	adds	r3, r7, r4
 80007a0:	2201      	movs	r2, #1
 80007a2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a4:	193b      	adds	r3, r7, r4
 80007a6:	2200      	movs	r2, #0
 80007a8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007aa:	193b      	adds	r3, r7, r4
 80007ac:	2200      	movs	r2, #0
 80007ae:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(EN_GSM_GPIO_Port, &GPIO_InitStruct);
 80007b0:	193b      	adds	r3, r7, r4
 80007b2:	4a1a      	ldr	r2, [pc, #104]	; (800081c <MX_GPIO_Init+0x124>)
 80007b4:	0019      	movs	r1, r3
 80007b6:	0010      	movs	r0, r2
 80007b8:	f001 fcd0 	bl	800215c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = GSM_PWKEY_Pin|GSM_EN_Pin;
 80007bc:	0021      	movs	r1, r4
 80007be:	187b      	adds	r3, r7, r1
 80007c0:	2281      	movs	r2, #129	; 0x81
 80007c2:	0212      	lsls	r2, r2, #8
 80007c4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c6:	000c      	movs	r4, r1
 80007c8:	193b      	adds	r3, r7, r4
 80007ca:	2201      	movs	r2, #1
 80007cc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ce:	193b      	adds	r3, r7, r4
 80007d0:	2200      	movs	r2, #0
 80007d2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d4:	193b      	adds	r3, r7, r4
 80007d6:	2200      	movs	r2, #0
 80007d8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007da:	193a      	adds	r2, r7, r4
 80007dc:	23a0      	movs	r3, #160	; 0xa0
 80007de:	05db      	lsls	r3, r3, #23
 80007e0:	0011      	movs	r1, r2
 80007e2:	0018      	movs	r0, r3
 80007e4:	f001 fcba 	bl	800215c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GSM_RESET_Pin;
 80007e8:	0021      	movs	r1, r4
 80007ea:	187b      	adds	r3, r7, r1
 80007ec:	2280      	movs	r2, #128	; 0x80
 80007ee:	0092      	lsls	r2, r2, #2
 80007f0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f2:	187b      	adds	r3, r7, r1
 80007f4:	2201      	movs	r2, #1
 80007f6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f8:	187b      	adds	r3, r7, r1
 80007fa:	2200      	movs	r2, #0
 80007fc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007fe:	187b      	adds	r3, r7, r1
 8000800:	2200      	movs	r2, #0
 8000802:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GSM_RESET_GPIO_Port, &GPIO_InitStruct);
 8000804:	187b      	adds	r3, r7, r1
 8000806:	4a06      	ldr	r2, [pc, #24]	; (8000820 <MX_GPIO_Init+0x128>)
 8000808:	0019      	movs	r1, r3
 800080a:	0010      	movs	r0, r2
 800080c:	f001 fca6 	bl	800215c <HAL_GPIO_Init>

}
 8000810:	46c0      	nop			; (mov r8, r8)
 8000812:	46bd      	mov	sp, r7
 8000814:	b00b      	add	sp, #44	; 0x2c
 8000816:	bd90      	pop	{r4, r7, pc}
 8000818:	40021000 	.word	0x40021000
 800081c:	50000800 	.word	0x50000800
 8000820:	50000400 	.word	0x50000400

08000824 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000828:	f001 fa9e 	bl	8001d68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800082c:	f000 f808 	bl	8000840 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000830:	f7ff ff62 	bl	80006f8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000834:	f000 f8f0 	bl	8000a18 <MX_USART1_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  App_Main();
 8000838:	f7ff ff3e 	bl	80006b8 <App_Main>
 800083c:	e7fc      	b.n	8000838 <main+0x14>
	...

08000840 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000840:	b590      	push	{r4, r7, lr}
 8000842:	b09b      	sub	sp, #108	; 0x6c
 8000844:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000846:	2434      	movs	r4, #52	; 0x34
 8000848:	193b      	adds	r3, r7, r4
 800084a:	0018      	movs	r0, r3
 800084c:	2334      	movs	r3, #52	; 0x34
 800084e:	001a      	movs	r2, r3
 8000850:	2100      	movs	r1, #0
 8000852:	f004 f8de 	bl	8004a12 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000856:	2320      	movs	r3, #32
 8000858:	18fb      	adds	r3, r7, r3
 800085a:	0018      	movs	r0, r3
 800085c:	2314      	movs	r3, #20
 800085e:	001a      	movs	r2, r3
 8000860:	2100      	movs	r1, #0
 8000862:	f004 f8d6 	bl	8004a12 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000866:	003b      	movs	r3, r7
 8000868:	0018      	movs	r0, r3
 800086a:	2320      	movs	r3, #32
 800086c:	001a      	movs	r2, r3
 800086e:	2100      	movs	r1, #0
 8000870:	f004 f8cf 	bl	8004a12 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000874:	4b29      	ldr	r3, [pc, #164]	; (800091c <SystemClock_Config+0xdc>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a29      	ldr	r2, [pc, #164]	; (8000920 <SystemClock_Config+0xe0>)
 800087a:	401a      	ands	r2, r3
 800087c:	4b27      	ldr	r3, [pc, #156]	; (800091c <SystemClock_Config+0xdc>)
 800087e:	2180      	movs	r1, #128	; 0x80
 8000880:	0109      	lsls	r1, r1, #4
 8000882:	430a      	orrs	r2, r1
 8000884:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000886:	0021      	movs	r1, r4
 8000888:	187b      	adds	r3, r7, r1
 800088a:	2202      	movs	r2, #2
 800088c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800088e:	187b      	adds	r3, r7, r1
 8000890:	2201      	movs	r2, #1
 8000892:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000894:	187b      	adds	r3, r7, r1
 8000896:	2210      	movs	r2, #16
 8000898:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800089a:	187b      	adds	r3, r7, r1
 800089c:	2202      	movs	r2, #2
 800089e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008a0:	187b      	adds	r3, r7, r1
 80008a2:	2200      	movs	r2, #0
 80008a4:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_3;
 80008a6:	187b      	adds	r3, r7, r1
 80008a8:	2200      	movs	r2, #0
 80008aa:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 80008ac:	187b      	adds	r3, r7, r1
 80008ae:	2280      	movs	r2, #128	; 0x80
 80008b0:	0412      	lsls	r2, r2, #16
 80008b2:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008b4:	187b      	adds	r3, r7, r1
 80008b6:	0018      	movs	r0, r3
 80008b8:	f001 fdec 	bl	8002494 <HAL_RCC_OscConfig>
 80008bc:	1e03      	subs	r3, r0, #0
 80008be:	d001      	beq.n	80008c4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80008c0:	f000 f830 	bl	8000924 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008c4:	2120      	movs	r1, #32
 80008c6:	187b      	adds	r3, r7, r1
 80008c8:	220f      	movs	r2, #15
 80008ca:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008cc:	187b      	adds	r3, r7, r1
 80008ce:	2203      	movs	r2, #3
 80008d0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008d2:	187b      	adds	r3, r7, r1
 80008d4:	2200      	movs	r2, #0
 80008d6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008d8:	187b      	adds	r3, r7, r1
 80008da:	2200      	movs	r2, #0
 80008dc:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008de:	187b      	adds	r3, r7, r1
 80008e0:	2200      	movs	r2, #0
 80008e2:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008e4:	187b      	adds	r3, r7, r1
 80008e6:	2100      	movs	r1, #0
 80008e8:	0018      	movs	r0, r3
 80008ea:	f002 f94f 	bl	8002b8c <HAL_RCC_ClockConfig>
 80008ee:	1e03      	subs	r3, r0, #0
 80008f0:	d001      	beq.n	80008f6 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80008f2:	f000 f817 	bl	8000924 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80008f6:	003b      	movs	r3, r7
 80008f8:	2201      	movs	r2, #1
 80008fa:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80008fc:	003b      	movs	r3, r7
 80008fe:	2200      	movs	r2, #0
 8000900:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000902:	003b      	movs	r3, r7
 8000904:	0018      	movs	r0, r3
 8000906:	f002 fb65 	bl	8002fd4 <HAL_RCCEx_PeriphCLKConfig>
 800090a:	1e03      	subs	r3, r0, #0
 800090c:	d001      	beq.n	8000912 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800090e:	f000 f809 	bl	8000924 <Error_Handler>
  }
}
 8000912:	46c0      	nop			; (mov r8, r8)
 8000914:	46bd      	mov	sp, r7
 8000916:	b01b      	add	sp, #108	; 0x6c
 8000918:	bd90      	pop	{r4, r7, pc}
 800091a:	46c0      	nop			; (mov r8, r8)
 800091c:	40007000 	.word	0x40007000
 8000920:	ffffe7ff 	.word	0xffffe7ff

08000924 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000928:	b672      	cpsid	i
}
 800092a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800092c:	e7fe      	b.n	800092c <Error_Handler+0x8>
	...

08000930 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000934:	4b07      	ldr	r3, [pc, #28]	; (8000954 <HAL_MspInit+0x24>)
 8000936:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000938:	4b06      	ldr	r3, [pc, #24]	; (8000954 <HAL_MspInit+0x24>)
 800093a:	2101      	movs	r1, #1
 800093c:	430a      	orrs	r2, r1
 800093e:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000940:	4b04      	ldr	r3, [pc, #16]	; (8000954 <HAL_MspInit+0x24>)
 8000942:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000944:	4b03      	ldr	r3, [pc, #12]	; (8000954 <HAL_MspInit+0x24>)
 8000946:	2180      	movs	r1, #128	; 0x80
 8000948:	0549      	lsls	r1, r1, #21
 800094a:	430a      	orrs	r2, r1
 800094c:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800094e:	46c0      	nop			; (mov r8, r8)
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}
 8000954:	40021000 	.word	0x40021000

08000958 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800095c:	e7fe      	b.n	800095c <NMI_Handler+0x4>

0800095e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800095e:	b580      	push	{r7, lr}
 8000960:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000962:	e7fe      	b.n	8000962 <HardFault_Handler+0x4>

08000964 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000968:	46c0      	nop			; (mov r8, r8)
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}

0800096e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800096e:	b580      	push	{r7, lr}
 8000970:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000972:	46c0      	nop			; (mov r8, r8)
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}

08000978 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800097c:	f001 fa48 	bl	8001e10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000980:	46c0      	nop			; (mov r8, r8)
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
	...

08000988 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	/* Check RXNE flag value in ISR register */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800098c:	4b03      	ldr	r3, [pc, #12]	; (800099c <USART1_IRQHandler+0x14>)
 800098e:	0018      	movs	r0, r3
 8000990:	f002 fdca 	bl	8003528 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000994:	46c0      	nop			; (mov r8, r8)
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	46c0      	nop			; (mov r8, r8)
 800099c:	200001dc 	.word	0x200001dc

080009a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b086      	sub	sp, #24
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009a8:	4a14      	ldr	r2, [pc, #80]	; (80009fc <_sbrk+0x5c>)
 80009aa:	4b15      	ldr	r3, [pc, #84]	; (8000a00 <_sbrk+0x60>)
 80009ac:	1ad3      	subs	r3, r2, r3
 80009ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009b4:	4b13      	ldr	r3, [pc, #76]	; (8000a04 <_sbrk+0x64>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d102      	bne.n	80009c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009bc:	4b11      	ldr	r3, [pc, #68]	; (8000a04 <_sbrk+0x64>)
 80009be:	4a12      	ldr	r2, [pc, #72]	; (8000a08 <_sbrk+0x68>)
 80009c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009c2:	4b10      	ldr	r3, [pc, #64]	; (8000a04 <_sbrk+0x64>)
 80009c4:	681a      	ldr	r2, [r3, #0]
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	18d3      	adds	r3, r2, r3
 80009ca:	693a      	ldr	r2, [r7, #16]
 80009cc:	429a      	cmp	r2, r3
 80009ce:	d207      	bcs.n	80009e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009d0:	f003 ffe2 	bl	8004998 <__errno>
 80009d4:	0003      	movs	r3, r0
 80009d6:	220c      	movs	r2, #12
 80009d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009da:	2301      	movs	r3, #1
 80009dc:	425b      	negs	r3, r3
 80009de:	e009      	b.n	80009f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009e0:	4b08      	ldr	r3, [pc, #32]	; (8000a04 <_sbrk+0x64>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009e6:	4b07      	ldr	r3, [pc, #28]	; (8000a04 <_sbrk+0x64>)
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	18d2      	adds	r2, r2, r3
 80009ee:	4b05      	ldr	r3, [pc, #20]	; (8000a04 <_sbrk+0x64>)
 80009f0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80009f2:	68fb      	ldr	r3, [r7, #12]
}
 80009f4:	0018      	movs	r0, r3
 80009f6:	46bd      	mov	sp, r7
 80009f8:	b006      	add	sp, #24
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	20005000 	.word	0x20005000
 8000a00:	00000400 	.word	0x00000400
 8000a04:	20000090 	.word	0x20000090
 8000a08:	20000338 	.word	0x20000338

08000a0c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a10:	46c0      	nop			; (mov r8, r8)
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
	...

08000a18 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a1c:	4b14      	ldr	r3, [pc, #80]	; (8000a70 <MX_USART1_UART_Init+0x58>)
 8000a1e:	4a15      	ldr	r2, [pc, #84]	; (8000a74 <MX_USART1_UART_Init+0x5c>)
 8000a20:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a22:	4b13      	ldr	r3, [pc, #76]	; (8000a70 <MX_USART1_UART_Init+0x58>)
 8000a24:	22e1      	movs	r2, #225	; 0xe1
 8000a26:	0252      	lsls	r2, r2, #9
 8000a28:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a2a:	4b11      	ldr	r3, [pc, #68]	; (8000a70 <MX_USART1_UART_Init+0x58>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a30:	4b0f      	ldr	r3, [pc, #60]	; (8000a70 <MX_USART1_UART_Init+0x58>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a36:	4b0e      	ldr	r3, [pc, #56]	; (8000a70 <MX_USART1_UART_Init+0x58>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a3c:	4b0c      	ldr	r3, [pc, #48]	; (8000a70 <MX_USART1_UART_Init+0x58>)
 8000a3e:	220c      	movs	r2, #12
 8000a40:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a42:	4b0b      	ldr	r3, [pc, #44]	; (8000a70 <MX_USART1_UART_Init+0x58>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a48:	4b09      	ldr	r3, [pc, #36]	; (8000a70 <MX_USART1_UART_Init+0x58>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a4e:	4b08      	ldr	r3, [pc, #32]	; (8000a70 <MX_USART1_UART_Init+0x58>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a54:	4b06      	ldr	r3, [pc, #24]	; (8000a70 <MX_USART1_UART_Init+0x58>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a5a:	4b05      	ldr	r3, [pc, #20]	; (8000a70 <MX_USART1_UART_Init+0x58>)
 8000a5c:	0018      	movs	r0, r3
 8000a5e:	f002 fbff 	bl	8003260 <HAL_UART_Init>
 8000a62:	1e03      	subs	r3, r0, #0
 8000a64:	d001      	beq.n	8000a6a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000a66:	f7ff ff5d 	bl	8000924 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a6a:	46c0      	nop			; (mov r8, r8)
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	200001dc 	.word	0x200001dc
 8000a74:	40013800 	.word	0x40013800

08000a78 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a78:	b590      	push	{r4, r7, lr}
 8000a7a:	b089      	sub	sp, #36	; 0x24
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a80:	240c      	movs	r4, #12
 8000a82:	193b      	adds	r3, r7, r4
 8000a84:	0018      	movs	r0, r3
 8000a86:	2314      	movs	r3, #20
 8000a88:	001a      	movs	r2, r3
 8000a8a:	2100      	movs	r1, #0
 8000a8c:	f003 ffc1 	bl	8004a12 <memset>
  if(uartHandle->Instance==USART1)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a1c      	ldr	r2, [pc, #112]	; (8000b08 <HAL_UART_MspInit+0x90>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d132      	bne.n	8000b00 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a9a:	4b1c      	ldr	r3, [pc, #112]	; (8000b0c <HAL_UART_MspInit+0x94>)
 8000a9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a9e:	4b1b      	ldr	r3, [pc, #108]	; (8000b0c <HAL_UART_MspInit+0x94>)
 8000aa0:	2180      	movs	r1, #128	; 0x80
 8000aa2:	01c9      	lsls	r1, r1, #7
 8000aa4:	430a      	orrs	r2, r1
 8000aa6:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa8:	4b18      	ldr	r3, [pc, #96]	; (8000b0c <HAL_UART_MspInit+0x94>)
 8000aaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000aac:	4b17      	ldr	r3, [pc, #92]	; (8000b0c <HAL_UART_MspInit+0x94>)
 8000aae:	2101      	movs	r1, #1
 8000ab0:	430a      	orrs	r2, r1
 8000ab2:	62da      	str	r2, [r3, #44]	; 0x2c
 8000ab4:	4b15      	ldr	r3, [pc, #84]	; (8000b0c <HAL_UART_MspInit+0x94>)
 8000ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ab8:	2201      	movs	r2, #1
 8000aba:	4013      	ands	r3, r2
 8000abc:	60bb      	str	r3, [r7, #8]
 8000abe:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = MCU_TX0_Pin|MCU_RX0_Pin;
 8000ac0:	193b      	adds	r3, r7, r4
 8000ac2:	22c0      	movs	r2, #192	; 0xc0
 8000ac4:	00d2      	lsls	r2, r2, #3
 8000ac6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac8:	0021      	movs	r1, r4
 8000aca:	187b      	adds	r3, r7, r1
 8000acc:	2202      	movs	r2, #2
 8000ace:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad0:	187b      	adds	r3, r7, r1
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ad6:	187b      	adds	r3, r7, r1
 8000ad8:	2203      	movs	r2, #3
 8000ada:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000adc:	187b      	adds	r3, r7, r1
 8000ade:	2204      	movs	r2, #4
 8000ae0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae2:	187a      	adds	r2, r7, r1
 8000ae4:	23a0      	movs	r3, #160	; 0xa0
 8000ae6:	05db      	lsls	r3, r3, #23
 8000ae8:	0011      	movs	r1, r2
 8000aea:	0018      	movs	r0, r3
 8000aec:	f001 fb36 	bl	800215c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8000af0:	2200      	movs	r2, #0
 8000af2:	2101      	movs	r1, #1
 8000af4:	201b      	movs	r0, #27
 8000af6:	f001 fa77 	bl	8001fe8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000afa:	201b      	movs	r0, #27
 8000afc:	f001 fa89 	bl	8002012 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000b00:	46c0      	nop			; (mov r8, r8)
 8000b02:	46bd      	mov	sp, r7
 8000b04:	b009      	add	sp, #36	; 0x24
 8000b06:	bd90      	pop	{r4, r7, pc}
 8000b08:	40013800 	.word	0x40013800
 8000b0c:	40021000 	.word	0x40021000

08000b10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000b10:	480d      	ldr	r0, [pc, #52]	; (8000b48 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000b12:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b14:	480d      	ldr	r0, [pc, #52]	; (8000b4c <LoopForever+0x6>)
  ldr r1, =_edata
 8000b16:	490e      	ldr	r1, [pc, #56]	; (8000b50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b18:	4a0e      	ldr	r2, [pc, #56]	; (8000b54 <LoopForever+0xe>)
  movs r3, #0
 8000b1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b1c:	e002      	b.n	8000b24 <LoopCopyDataInit>

08000b1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b22:	3304      	adds	r3, #4

08000b24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b28:	d3f9      	bcc.n	8000b1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b2a:	4a0b      	ldr	r2, [pc, #44]	; (8000b58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b2c:	4c0b      	ldr	r4, [pc, #44]	; (8000b5c <LoopForever+0x16>)
  movs r3, #0
 8000b2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b30:	e001      	b.n	8000b36 <LoopFillZerobss>

08000b32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b34:	3204      	adds	r2, #4

08000b36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b38:	d3fb      	bcc.n	8000b32 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000b3a:	f7ff ff67 	bl	8000a0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b3e:	f003 ff31 	bl	80049a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b42:	f7ff fe6f 	bl	8000824 <main>

08000b46 <LoopForever>:

LoopForever:
    b LoopForever
 8000b46:	e7fe      	b.n	8000b46 <LoopForever>
   ldr   r0, =_estack
 8000b48:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000b4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b50:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000b54:	08004e64 	.word	0x08004e64
  ldr r2, =_sbss
 8000b58:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000b5c:	20000334 	.word	0x20000334

08000b60 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b60:	e7fe      	b.n	8000b60 <ADC1_COMP_IRQHandler>
	...

08000b64 <EC200_Config_Module>:
# include "ec200_data_layer.h"

void EC200_Config_Module (void)
{
 8000b64:	b590      	push	{r4, r7, lr}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
    uint8_t Result = E_NOT_OK;
 8000b6a:	1dfb      	adds	r3, r7, #7
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	701a      	strb	r2, [r3, #0]
    SEGGER_RTT_WriteString(0,"Start config for Module...\r\n");
 8000b70:	4b7c      	ldr	r3, [pc, #496]	; (8000d64 <EC200_Config_Module+0x200>)
 8000b72:	0019      	movs	r1, r3
 8000b74:	2000      	movs	r0, #0
 8000b76:	f000 fc5f 	bl	8001438 <SEGGER_RTT_WriteString>
    Result = EC200_SendCommand_AT((uint8_t *)"ATE0\r\n", (uint8_t *)"OK\r\n");
 8000b7a:	1dfc      	adds	r4, r7, #7
 8000b7c:	4a7a      	ldr	r2, [pc, #488]	; (8000d68 <EC200_Config_Module+0x204>)
 8000b7e:	4b7b      	ldr	r3, [pc, #492]	; (8000d6c <EC200_Config_Module+0x208>)
 8000b80:	0011      	movs	r1, r2
 8000b82:	0018      	movs	r0, r3
 8000b84:	f000 f9fe 	bl	8000f84 <EC200_SendCommand_AT>
 8000b88:	0003      	movs	r3, r0
 8000b8a:	7023      	strb	r3, [r4, #0]
    SEGGER_RTT_printf(0,"Disable ECHO %s.\r\n",(Result == E_OK)?"OK":"FAIL");
 8000b8c:	1dfb      	adds	r3, r7, #7
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	2b01      	cmp	r3, #1
 8000b92:	d101      	bne.n	8000b98 <EC200_Config_Module+0x34>
 8000b94:	4b76      	ldr	r3, [pc, #472]	; (8000d70 <EC200_Config_Module+0x20c>)
 8000b96:	e000      	b.n	8000b9a <EC200_Config_Module+0x36>
 8000b98:	4b76      	ldr	r3, [pc, #472]	; (8000d74 <EC200_Config_Module+0x210>)
 8000b9a:	4977      	ldr	r1, [pc, #476]	; (8000d78 <EC200_Config_Module+0x214>)
 8000b9c:	001a      	movs	r2, r3
 8000b9e:	2000      	movs	r0, #0
 8000ba0:	f000 ffea 	bl	8001b78 <SEGGER_RTT_printf>
    HAL_Delay(100);
 8000ba4:	2064      	movs	r0, #100	; 0x64
 8000ba6:	f001 f94f 	bl	8001e48 <HAL_Delay>
    Result = EC200_SendCommand_AT((uint8_t *)"AT+CMEE=2\r\n", (uint8_t *)"OK\r\n");
 8000baa:	1dfc      	adds	r4, r7, #7
 8000bac:	4a6e      	ldr	r2, [pc, #440]	; (8000d68 <EC200_Config_Module+0x204>)
 8000bae:	4b73      	ldr	r3, [pc, #460]	; (8000d7c <EC200_Config_Module+0x218>)
 8000bb0:	0011      	movs	r1, r2
 8000bb2:	0018      	movs	r0, r3
 8000bb4:	f000 f9e6 	bl	8000f84 <EC200_SendCommand_AT>
 8000bb8:	0003      	movs	r3, r0
 8000bba:	7023      	strb	r3, [r4, #0]
    SEGGER_RTT_printf(0,"Set up ERROR Message Format %s.\r\n",(Result == E_OK)?"OK":"FAIL");
 8000bbc:	1dfb      	adds	r3, r7, #7
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	2b01      	cmp	r3, #1
 8000bc2:	d101      	bne.n	8000bc8 <EC200_Config_Module+0x64>
 8000bc4:	4b6a      	ldr	r3, [pc, #424]	; (8000d70 <EC200_Config_Module+0x20c>)
 8000bc6:	e000      	b.n	8000bca <EC200_Config_Module+0x66>
 8000bc8:	4b6a      	ldr	r3, [pc, #424]	; (8000d74 <EC200_Config_Module+0x210>)
 8000bca:	496d      	ldr	r1, [pc, #436]	; (8000d80 <EC200_Config_Module+0x21c>)
 8000bcc:	001a      	movs	r2, r3
 8000bce:	2000      	movs	r0, #0
 8000bd0:	f000 ffd2 	bl	8001b78 <SEGGER_RTT_printf>
    HAL_Delay(100);
 8000bd4:	2064      	movs	r0, #100	; 0x64
 8000bd6:	f001 f937 	bl	8001e48 <HAL_Delay>
    Result = EC200_SendCommand_AT((uint8_t *)"ATI\r\n", (uint8_t *)"OK\r\n");
 8000bda:	1dfc      	adds	r4, r7, #7
 8000bdc:	4a62      	ldr	r2, [pc, #392]	; (8000d68 <EC200_Config_Module+0x204>)
 8000bde:	4b69      	ldr	r3, [pc, #420]	; (8000d84 <EC200_Config_Module+0x220>)
 8000be0:	0011      	movs	r1, r2
 8000be2:	0018      	movs	r0, r3
 8000be4:	f000 f9ce 	bl	8000f84 <EC200_SendCommand_AT>
 8000be8:	0003      	movs	r3, r0
 8000bea:	7023      	strb	r3, [r4, #0]
    SEGGER_RTT_printf(0,"Get Info Module %s.\r\n",(Result == E_OK)?"OK":"FAIL");
 8000bec:	1dfb      	adds	r3, r7, #7
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	2b01      	cmp	r3, #1
 8000bf2:	d101      	bne.n	8000bf8 <EC200_Config_Module+0x94>
 8000bf4:	4b5e      	ldr	r3, [pc, #376]	; (8000d70 <EC200_Config_Module+0x20c>)
 8000bf6:	e000      	b.n	8000bfa <EC200_Config_Module+0x96>
 8000bf8:	4b5e      	ldr	r3, [pc, #376]	; (8000d74 <EC200_Config_Module+0x210>)
 8000bfa:	4963      	ldr	r1, [pc, #396]	; (8000d88 <EC200_Config_Module+0x224>)
 8000bfc:	001a      	movs	r2, r3
 8000bfe:	2000      	movs	r0, #0
 8000c00:	f000 ffba 	bl	8001b78 <SEGGER_RTT_printf>
    HAL_Delay(100);
 8000c04:	2064      	movs	r0, #100	; 0x64
 8000c06:	f001 f91f 	bl	8001e48 <HAL_Delay>
    Result = EC200_SendCommand_AT((uint8_t *)"AT\r\n", (uint8_t *)"OK\r\n");
 8000c0a:	1dfc      	adds	r4, r7, #7
 8000c0c:	4a56      	ldr	r2, [pc, #344]	; (8000d68 <EC200_Config_Module+0x204>)
 8000c0e:	4b5f      	ldr	r3, [pc, #380]	; (8000d8c <EC200_Config_Module+0x228>)
 8000c10:	0011      	movs	r1, r2
 8000c12:	0018      	movs	r0, r3
 8000c14:	f000 f9b6 	bl	8000f84 <EC200_SendCommand_AT>
 8000c18:	0003      	movs	r3, r0
 8000c1a:	7023      	strb	r3, [r4, #0]
    SEGGER_RTT_printf(0,"AT Test 1 %s.\r\n",(Result == E_OK)?"OK":"FAIL");
 8000c1c:	1dfb      	adds	r3, r7, #7
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	2b01      	cmp	r3, #1
 8000c22:	d101      	bne.n	8000c28 <EC200_Config_Module+0xc4>
 8000c24:	4b52      	ldr	r3, [pc, #328]	; (8000d70 <EC200_Config_Module+0x20c>)
 8000c26:	e000      	b.n	8000c2a <EC200_Config_Module+0xc6>
 8000c28:	4b52      	ldr	r3, [pc, #328]	; (8000d74 <EC200_Config_Module+0x210>)
 8000c2a:	4959      	ldr	r1, [pc, #356]	; (8000d90 <EC200_Config_Module+0x22c>)
 8000c2c:	001a      	movs	r2, r3
 8000c2e:	2000      	movs	r0, #0
 8000c30:	f000 ffa2 	bl	8001b78 <SEGGER_RTT_printf>
    HAL_Delay(100);
 8000c34:	2064      	movs	r0, #100	; 0x64
 8000c36:	f001 f907 	bl	8001e48 <HAL_Delay>
    Result = EC200_SendCommand_AT((uint8_t *)"AT\r\n", (uint8_t *)"OK\r\n");
 8000c3a:	1dfc      	adds	r4, r7, #7
 8000c3c:	4a4a      	ldr	r2, [pc, #296]	; (8000d68 <EC200_Config_Module+0x204>)
 8000c3e:	4b53      	ldr	r3, [pc, #332]	; (8000d8c <EC200_Config_Module+0x228>)
 8000c40:	0011      	movs	r1, r2
 8000c42:	0018      	movs	r0, r3
 8000c44:	f000 f99e 	bl	8000f84 <EC200_SendCommand_AT>
 8000c48:	0003      	movs	r3, r0
 8000c4a:	7023      	strb	r3, [r4, #0]
    SEGGER_RTT_printf(0,"AT Test 2 %s.\r\n",(Result == E_OK)?"OK":"FAIL");
 8000c4c:	1dfb      	adds	r3, r7, #7
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	2b01      	cmp	r3, #1
 8000c52:	d101      	bne.n	8000c58 <EC200_Config_Module+0xf4>
 8000c54:	4b46      	ldr	r3, [pc, #280]	; (8000d70 <EC200_Config_Module+0x20c>)
 8000c56:	e000      	b.n	8000c5a <EC200_Config_Module+0xf6>
 8000c58:	4b46      	ldr	r3, [pc, #280]	; (8000d74 <EC200_Config_Module+0x210>)
 8000c5a:	494e      	ldr	r1, [pc, #312]	; (8000d94 <EC200_Config_Module+0x230>)
 8000c5c:	001a      	movs	r2, r3
 8000c5e:	2000      	movs	r0, #0
 8000c60:	f000 ff8a 	bl	8001b78 <SEGGER_RTT_printf>
    HAL_Delay(100);
 8000c64:	2064      	movs	r0, #100	; 0x64
 8000c66:	f001 f8ef 	bl	8001e48 <HAL_Delay>
    Result = EC200_SendCommand_AT((uint8_t *)"AT+QCFG=\"urc/ri/smsincoming\",\"pulse\",2000\r\n", (uint8_t *)"OK\r\n");
 8000c6a:	1dfc      	adds	r4, r7, #7
 8000c6c:	4a3e      	ldr	r2, [pc, #248]	; (8000d68 <EC200_Config_Module+0x204>)
 8000c6e:	4b4a      	ldr	r3, [pc, #296]	; (8000d98 <EC200_Config_Module+0x234>)
 8000c70:	0011      	movs	r1, r2
 8000c72:	0018      	movs	r0, r3
 8000c74:	f000 f986 	bl	8000f84 <EC200_SendCommand_AT>
 8000c78:	0003      	movs	r3, r0
 8000c7a:	7023      	strb	r3, [r4, #0]
    SEGGER_RTT_printf(0,"Set URC Ringtype %s.\r\n",(Result == E_OK)?"OK":"FAIL");
 8000c7c:	1dfb      	adds	r3, r7, #7
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	2b01      	cmp	r3, #1
 8000c82:	d101      	bne.n	8000c88 <EC200_Config_Module+0x124>
 8000c84:	4b3a      	ldr	r3, [pc, #232]	; (8000d70 <EC200_Config_Module+0x20c>)
 8000c86:	e000      	b.n	8000c8a <EC200_Config_Module+0x126>
 8000c88:	4b3a      	ldr	r3, [pc, #232]	; (8000d74 <EC200_Config_Module+0x210>)
 8000c8a:	4944      	ldr	r1, [pc, #272]	; (8000d9c <EC200_Config_Module+0x238>)
 8000c8c:	001a      	movs	r2, r3
 8000c8e:	2000      	movs	r0, #0
 8000c90:	f000 ff72 	bl	8001b78 <SEGGER_RTT_printf>
    HAL_Delay(100);
 8000c94:	2064      	movs	r0, #100	; 0x64
 8000c96:	f001 f8d7 	bl	8001e48 <HAL_Delay>
    Result = EC200_SendCommand_AT((uint8_t *)"AT+CNMI=2,1,0,0,0\r\n", (uint8_t *)"OK\r\n");
 8000c9a:	1dfc      	adds	r4, r7, #7
 8000c9c:	4a32      	ldr	r2, [pc, #200]	; (8000d68 <EC200_Config_Module+0x204>)
 8000c9e:	4b40      	ldr	r3, [pc, #256]	; (8000da0 <EC200_Config_Module+0x23c>)
 8000ca0:	0011      	movs	r1, r2
 8000ca2:	0018      	movs	r0, r3
 8000ca4:	f000 f96e 	bl	8000f84 <EC200_SendCommand_AT>
 8000ca8:	0003      	movs	r3, r0
 8000caa:	7023      	strb	r3, [r4, #0]
    SEGGER_RTT_printf(0,"Config SMS event report %s.\r\n",(Result == E_OK)?"OK":"FAIL");
 8000cac:	1dfb      	adds	r3, r7, #7
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	2b01      	cmp	r3, #1
 8000cb2:	d101      	bne.n	8000cb8 <EC200_Config_Module+0x154>
 8000cb4:	4b2e      	ldr	r3, [pc, #184]	; (8000d70 <EC200_Config_Module+0x20c>)
 8000cb6:	e000      	b.n	8000cba <EC200_Config_Module+0x156>
 8000cb8:	4b2e      	ldr	r3, [pc, #184]	; (8000d74 <EC200_Config_Module+0x210>)
 8000cba:	493a      	ldr	r1, [pc, #232]	; (8000da4 <EC200_Config_Module+0x240>)
 8000cbc:	001a      	movs	r2, r3
 8000cbe:	2000      	movs	r0, #0
 8000cc0:	f000 ff5a 	bl	8001b78 <SEGGER_RTT_printf>
    HAL_Delay(100);
 8000cc4:	2064      	movs	r0, #100	; 0x64
 8000cc6:	f001 f8bf 	bl	8001e48 <HAL_Delay>
    Result = EC200_SendCommand_AT((uint8_t *)"AT+CMGF=1\r\n", (uint8_t *)"OK\r\n");
 8000cca:	1dfc      	adds	r4, r7, #7
 8000ccc:	4a26      	ldr	r2, [pc, #152]	; (8000d68 <EC200_Config_Module+0x204>)
 8000cce:	4b36      	ldr	r3, [pc, #216]	; (8000da8 <EC200_Config_Module+0x244>)
 8000cd0:	0011      	movs	r1, r2
 8000cd2:	0018      	movs	r0, r3
 8000cd4:	f000 f956 	bl	8000f84 <EC200_SendCommand_AT>
 8000cd8:	0003      	movs	r3, r0
 8000cda:	7023      	strb	r3, [r4, #0]
    SEGGER_RTT_printf(0,"Set SMS Format to Text mode %s.\r\n",(Result == E_OK)?"OK":"FAIL");
 8000cdc:	1dfb      	adds	r3, r7, #7
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	2b01      	cmp	r3, #1
 8000ce2:	d101      	bne.n	8000ce8 <EC200_Config_Module+0x184>
 8000ce4:	4b22      	ldr	r3, [pc, #136]	; (8000d70 <EC200_Config_Module+0x20c>)
 8000ce6:	e000      	b.n	8000cea <EC200_Config_Module+0x186>
 8000ce8:	4b22      	ldr	r3, [pc, #136]	; (8000d74 <EC200_Config_Module+0x210>)
 8000cea:	4930      	ldr	r1, [pc, #192]	; (8000dac <EC200_Config_Module+0x248>)
 8000cec:	001a      	movs	r2, r3
 8000cee:	2000      	movs	r0, #0
 8000cf0:	f000 ff42 	bl	8001b78 <SEGGER_RTT_printf>
    HAL_Delay(100);
 8000cf4:	2064      	movs	r0, #100	; 0x64
 8000cf6:	f001 f8a7 	bl	8001e48 <HAL_Delay>
    Result = EC200_SendCommand_AT((uint8_t *)"AT\r\n", (uint8_t *)"OK\r\n");
 8000cfa:	1dfc      	adds	r4, r7, #7
 8000cfc:	4a1a      	ldr	r2, [pc, #104]	; (8000d68 <EC200_Config_Module+0x204>)
 8000cfe:	4b23      	ldr	r3, [pc, #140]	; (8000d8c <EC200_Config_Module+0x228>)
 8000d00:	0011      	movs	r1, r2
 8000d02:	0018      	movs	r0, r3
 8000d04:	f000 f93e 	bl	8000f84 <EC200_SendCommand_AT>
 8000d08:	0003      	movs	r3, r0
 8000d0a:	7023      	strb	r3, [r4, #0]
    SEGGER_RTT_printf(0,"AT Test %s.\r\n",(Result == E_OK)?"OK":"FAIL");
 8000d0c:	1dfb      	adds	r3, r7, #7
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	2b01      	cmp	r3, #1
 8000d12:	d101      	bne.n	8000d18 <EC200_Config_Module+0x1b4>
 8000d14:	4b16      	ldr	r3, [pc, #88]	; (8000d70 <EC200_Config_Module+0x20c>)
 8000d16:	e000      	b.n	8000d1a <EC200_Config_Module+0x1b6>
 8000d18:	4b16      	ldr	r3, [pc, #88]	; (8000d74 <EC200_Config_Module+0x210>)
 8000d1a:	4925      	ldr	r1, [pc, #148]	; (8000db0 <EC200_Config_Module+0x24c>)
 8000d1c:	001a      	movs	r2, r3
 8000d1e:	2000      	movs	r0, #0
 8000d20:	f000 ff2a 	bl	8001b78 <SEGGER_RTT_printf>
    HAL_Delay(100);
 8000d24:	2064      	movs	r0, #100	; 0x64
 8000d26:	f001 f88f 	bl	8001e48 <HAL_Delay>
    Result = EC200_SendCommand_AT((uint8_t *)"AT+CGSN\r\n", (uint8_t *)"OK\r\n");
 8000d2a:	1dfc      	adds	r4, r7, #7
 8000d2c:	4a0e      	ldr	r2, [pc, #56]	; (8000d68 <EC200_Config_Module+0x204>)
 8000d2e:	4b21      	ldr	r3, [pc, #132]	; (8000db4 <EC200_Config_Module+0x250>)
 8000d30:	0011      	movs	r1, r2
 8000d32:	0018      	movs	r0, r3
 8000d34:	f000 f926 	bl	8000f84 <EC200_SendCommand_AT>
 8000d38:	0003      	movs	r3, r0
 8000d3a:	7023      	strb	r3, [r4, #0]
    SEGGER_RTT_printf(0,"Get IMEI %s.\r\n",(Result == E_OK)?"OK":"FAIL");
 8000d3c:	1dfb      	adds	r3, r7, #7
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	2b01      	cmp	r3, #1
 8000d42:	d101      	bne.n	8000d48 <EC200_Config_Module+0x1e4>
 8000d44:	4b0a      	ldr	r3, [pc, #40]	; (8000d70 <EC200_Config_Module+0x20c>)
 8000d46:	e000      	b.n	8000d4a <EC200_Config_Module+0x1e6>
 8000d48:	4b0a      	ldr	r3, [pc, #40]	; (8000d74 <EC200_Config_Module+0x210>)
 8000d4a:	491b      	ldr	r1, [pc, #108]	; (8000db8 <EC200_Config_Module+0x254>)
 8000d4c:	001a      	movs	r2, r3
 8000d4e:	2000      	movs	r0, #0
 8000d50:	f000 ff12 	bl	8001b78 <SEGGER_RTT_printf>
    HAL_Delay(100);
 8000d54:	2064      	movs	r0, #100	; 0x64
 8000d56:	f001 f877 	bl	8001e48 <HAL_Delay>
}
 8000d5a:	46c0      	nop			; (mov r8, r8)
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	b003      	add	sp, #12
 8000d60:	bd90      	pop	{r4, r7, pc}
 8000d62:	46c0      	nop			; (mov r8, r8)
 8000d64:	08004b40 	.word	0x08004b40
 8000d68:	08004b60 	.word	0x08004b60
 8000d6c:	08004b68 	.word	0x08004b68
 8000d70:	08004b70 	.word	0x08004b70
 8000d74:	08004b74 	.word	0x08004b74
 8000d78:	08004b7c 	.word	0x08004b7c
 8000d7c:	08004b90 	.word	0x08004b90
 8000d80:	08004b9c 	.word	0x08004b9c
 8000d84:	08004bc0 	.word	0x08004bc0
 8000d88:	08004bc8 	.word	0x08004bc8
 8000d8c:	08004be0 	.word	0x08004be0
 8000d90:	08004be8 	.word	0x08004be8
 8000d94:	08004bf8 	.word	0x08004bf8
 8000d98:	08004c08 	.word	0x08004c08
 8000d9c:	08004c34 	.word	0x08004c34
 8000da0:	08004c4c 	.word	0x08004c4c
 8000da4:	08004c60 	.word	0x08004c60
 8000da8:	08004c80 	.word	0x08004c80
 8000dac:	08004c8c 	.word	0x08004c8c
 8000db0:	08004cb0 	.word	0x08004cb0
 8000db4:	08004cc0 	.word	0x08004cc0
 8000db8:	08004ccc 	.word	0x08004ccc

08000dbc <EC200_Turn_on_Power>:

extern UART_HandleTypeDef huart1;
SuperBuffer_t m_rx_buff;
RingBuffer_Types Rx_Buffer;
void EC200_Turn_on_Power(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
	SEGGER_RTT_WriteString(0,"Turning on Power ...\r\n");
 8000dc0:	4b31      	ldr	r3, [pc, #196]	; (8000e88 <EC200_Turn_on_Power+0xcc>)
 8000dc2:	0019      	movs	r1, r3
 8000dc4:	2000      	movs	r0, #0
 8000dc6:	f000 fb37 	bl	8001438 <SEGGER_RTT_WriteString>
	// Enable nguon 4.2V
	HAL_GPIO_WritePin(GSM_EN_GPIO_Port,GSM_EN_Pin,1);
 8000dca:	2380      	movs	r3, #128	; 0x80
 8000dcc:	0219      	lsls	r1, r3, #8
 8000dce:	23a0      	movs	r3, #160	; 0xa0
 8000dd0:	05db      	lsls	r3, r3, #23
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	0018      	movs	r0, r3
 8000dd6:	f001 fb3f 	bl	8002458 <HAL_GPIO_WritePin>
	// Enable nguon GSM
	HAL_GPIO_WritePin(EN_GSM_GPIO_Port,EN_GSM_Pin,0);
 8000dda:	4b2c      	ldr	r3, [pc, #176]	; (8000e8c <EC200_Turn_on_Power+0xd0>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	2140      	movs	r1, #64	; 0x40
 8000de0:	0018      	movs	r0, r3
 8000de2:	f001 fb39 	bl	8002458 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GSM_RESET_GPIO_Port,GSM_RESET_Pin,1);
 8000de6:	2380      	movs	r3, #128	; 0x80
 8000de8:	009b      	lsls	r3, r3, #2
 8000dea:	4829      	ldr	r0, [pc, #164]	; (8000e90 <EC200_Turn_on_Power+0xd4>)
 8000dec:	2201      	movs	r2, #1
 8000dee:	0019      	movs	r1, r3
 8000df0:	f001 fb32 	bl	8002458 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 8000df4:	23fa      	movs	r3, #250	; 0xfa
 8000df6:	009b      	lsls	r3, r3, #2
 8000df8:	0018      	movs	r0, r3
 8000dfa:	f001 f825 	bl	8001e48 <HAL_Delay>
	HAL_GPIO_WritePin(EN_GSM_GPIO_Port,EN_GSM_Pin,1);
 8000dfe:	4b23      	ldr	r3, [pc, #140]	; (8000e8c <EC200_Turn_on_Power+0xd0>)
 8000e00:	2201      	movs	r2, #1
 8000e02:	2140      	movs	r1, #64	; 0x40
 8000e04:	0018      	movs	r0, r3
 8000e06:	f001 fb27 	bl	8002458 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 8000e0a:	23fa      	movs	r3, #250	; 0xfa
 8000e0c:	009b      	lsls	r3, r3, #2
 8000e0e:	0018      	movs	r0, r3
 8000e10:	f001 f81a 	bl	8001e48 <HAL_Delay>
	HAL_GPIO_WritePin(GSM_PWKEY_GPIO_Port,GSM_PWKEY_Pin,0);
 8000e14:	2380      	movs	r3, #128	; 0x80
 8000e16:	0059      	lsls	r1, r3, #1
 8000e18:	23a0      	movs	r3, #160	; 0xa0
 8000e1a:	05db      	lsls	r3, r3, #23
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	0018      	movs	r0, r3
 8000e20:	f001 fb1a 	bl	8002458 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 8000e24:	23fa      	movs	r3, #250	; 0xfa
 8000e26:	009b      	lsls	r3, r3, #2
 8000e28:	0018      	movs	r0, r3
 8000e2a:	f001 f80d 	bl	8001e48 <HAL_Delay>
	HAL_GPIO_WritePin(GSM_PWKEY_GPIO_Port,GSM_PWKEY_Pin,1);
 8000e2e:	2380      	movs	r3, #128	; 0x80
 8000e30:	0059      	lsls	r1, r3, #1
 8000e32:	23a0      	movs	r3, #160	; 0xa0
 8000e34:	05db      	lsls	r3, r3, #23
 8000e36:	2201      	movs	r2, #1
 8000e38:	0018      	movs	r0, r3
 8000e3a:	f001 fb0d 	bl	8002458 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8000e3e:	20c8      	movs	r0, #200	; 0xc8
 8000e40:	f001 f802 	bl	8001e48 <HAL_Delay>
	HAL_GPIO_WritePin(GSM_RESET_GPIO_Port,GSM_RESET_Pin,0);
 8000e44:	2380      	movs	r3, #128	; 0x80
 8000e46:	009b      	lsls	r3, r3, #2
 8000e48:	4811      	ldr	r0, [pc, #68]	; (8000e90 <EC200_Turn_on_Power+0xd4>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	0019      	movs	r1, r3
 8000e4e:	f001 fb03 	bl	8002458 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 8000e52:	23fa      	movs	r3, #250	; 0xfa
 8000e54:	009b      	lsls	r3, r3, #2
 8000e56:	0018      	movs	r0, r3
 8000e58:	f000 fff6 	bl	8001e48 <HAL_Delay>
	HAL_GPIO_WritePin(GSM_PWKEY_GPIO_Port,GSM_PWKEY_Pin,0);
 8000e5c:	2380      	movs	r3, #128	; 0x80
 8000e5e:	0059      	lsls	r1, r3, #1
 8000e60:	23a0      	movs	r3, #160	; 0xa0
 8000e62:	05db      	lsls	r3, r3, #23
 8000e64:	2200      	movs	r2, #0
 8000e66:	0018      	movs	r0, r3
 8000e68:	f001 faf6 	bl	8002458 <HAL_GPIO_WritePin>
	HAL_Delay(4000);
 8000e6c:	23fa      	movs	r3, #250	; 0xfa
 8000e6e:	011b      	lsls	r3, r3, #4
 8000e70:	0018      	movs	r0, r3
 8000e72:	f000 ffe9 	bl	8001e48 <HAL_Delay>

	SEGGER_RTT_WriteString(0,"Turn Module's Power on DONE.\r\n");
 8000e76:	4b07      	ldr	r3, [pc, #28]	; (8000e94 <EC200_Turn_on_Power+0xd8>)
 8000e78:	0019      	movs	r1, r3
 8000e7a:	2000      	movs	r0, #0
 8000e7c:	f000 fadc 	bl	8001438 <SEGGER_RTT_WriteString>

}
 8000e80:	46c0      	nop			; (mov r8, r8)
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	46c0      	nop			; (mov r8, r8)
 8000e88:	08004cdc 	.word	0x08004cdc
 8000e8c:	50000800 	.word	0x50000800
 8000e90:	50000400 	.word	0x50000400
 8000e94:	08004cf4 	.word	0x08004cf4

08000e98 <EC200_CompareByteData>:
	HAL_Delay(1000);

	SEGGER_RTT_WriteString(0,"Turn off Power done.\r\n");
}
uint8_t EC200_CompareByteData(const uint8_t * src, uint16_t len_src, const uint8_t * des, uint16_t len_des)
{
 8000e98:	b590      	push	{r4, r7, lr}
 8000e9a:	b087      	sub	sp, #28
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	60f8      	str	r0, [r7, #12]
 8000ea0:	0008      	movs	r0, r1
 8000ea2:	607a      	str	r2, [r7, #4]
 8000ea4:	0019      	movs	r1, r3
 8000ea6:	240a      	movs	r4, #10
 8000ea8:	193b      	adds	r3, r7, r4
 8000eaa:	1c02      	adds	r2, r0, #0
 8000eac:	801a      	strh	r2, [r3, #0]
 8000eae:	2008      	movs	r0, #8
 8000eb0:	183b      	adds	r3, r7, r0
 8000eb2:	1c0a      	adds	r2, r1, #0
 8000eb4:	801a      	strh	r2, [r3, #0]
	uint8_t result = E_NOT_OK;
 8000eb6:	2317      	movs	r3, #23
 8000eb8:	18fb      	adds	r3, r7, r3
 8000eba:	2200      	movs	r2, #0
 8000ebc:	701a      	strb	r2, [r3, #0]
	uint16_t CountPos = 0;
 8000ebe:	2314      	movs	r3, #20
 8000ec0:	18fb      	adds	r3, r7, r3
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	801a      	strh	r2, [r3, #0]
	uint16_t CountByte = 0;
 8000ec6:	2312      	movs	r3, #18
 8000ec8:	18fb      	adds	r3, r7, r3
 8000eca:	2200      	movs	r2, #0
 8000ecc:	801a      	strh	r2, [r3, #0]

	if(len_src < len_des)
 8000ece:	193a      	adds	r2, r7, r4
 8000ed0:	183b      	adds	r3, r7, r0
 8000ed2:	8812      	ldrh	r2, [r2, #0]
 8000ed4:	881b      	ldrh	r3, [r3, #0]
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	d201      	bcs.n	8000ede <EC200_CompareByteData+0x46>
	{
		return E_NOT_OK;
 8000eda:	2300      	movs	r3, #0
 8000edc:	e04d      	b.n	8000f7a <EC200_CompareByteData+0xe2>
	}

	for(CountPos = 0; CountPos <= (len_src - len_des); CountPos++)
 8000ede:	2314      	movs	r3, #20
 8000ee0:	18fb      	adds	r3, r7, r3
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	801a      	strh	r2, [r3, #0]
 8000ee6:	e039      	b.n	8000f5c <EC200_CompareByteData+0xc4>
	{
		for(CountByte = 0; CountByte < len_des; CountByte++)
 8000ee8:	2312      	movs	r3, #18
 8000eea:	18fb      	adds	r3, r7, r3
 8000eec:	2200      	movs	r2, #0
 8000eee:	801a      	strh	r2, [r3, #0]
 8000ef0:	e017      	b.n	8000f22 <EC200_CompareByteData+0x8a>
		{
			if(src[CountPos + CountByte] != des[CountByte])
 8000ef2:	2314      	movs	r3, #20
 8000ef4:	18fb      	adds	r3, r7, r3
 8000ef6:	881a      	ldrh	r2, [r3, #0]
 8000ef8:	2112      	movs	r1, #18
 8000efa:	187b      	adds	r3, r7, r1
 8000efc:	881b      	ldrh	r3, [r3, #0]
 8000efe:	18d3      	adds	r3, r2, r3
 8000f00:	001a      	movs	r2, r3
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	189b      	adds	r3, r3, r2
 8000f06:	781a      	ldrb	r2, [r3, #0]
 8000f08:	0008      	movs	r0, r1
 8000f0a:	187b      	adds	r3, r7, r1
 8000f0c:	881b      	ldrh	r3, [r3, #0]
 8000f0e:	6879      	ldr	r1, [r7, #4]
 8000f10:	18cb      	adds	r3, r1, r3
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	429a      	cmp	r2, r3
 8000f16:	d10d      	bne.n	8000f34 <EC200_CompareByteData+0x9c>
		for(CountByte = 0; CountByte < len_des; CountByte++)
 8000f18:	183b      	adds	r3, r7, r0
 8000f1a:	881a      	ldrh	r2, [r3, #0]
 8000f1c:	183b      	adds	r3, r7, r0
 8000f1e:	3201      	adds	r2, #1
 8000f20:	801a      	strh	r2, [r3, #0]
 8000f22:	2312      	movs	r3, #18
 8000f24:	18fa      	adds	r2, r7, r3
 8000f26:	2308      	movs	r3, #8
 8000f28:	18fb      	adds	r3, r7, r3
 8000f2a:	8812      	ldrh	r2, [r2, #0]
 8000f2c:	881b      	ldrh	r3, [r3, #0]
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	d3df      	bcc.n	8000ef2 <EC200_CompareByteData+0x5a>
 8000f32:	e000      	b.n	8000f36 <EC200_CompareByteData+0x9e>
			{
				break;
 8000f34:	46c0      	nop			; (mov r8, r8)
			}
		}

		if(CountByte == len_des)
 8000f36:	2312      	movs	r3, #18
 8000f38:	18fa      	adds	r2, r7, r3
 8000f3a:	2308      	movs	r3, #8
 8000f3c:	18fb      	adds	r3, r7, r3
 8000f3e:	8812      	ldrh	r2, [r2, #0]
 8000f40:	881b      	ldrh	r3, [r3, #0]
 8000f42:	429a      	cmp	r2, r3
 8000f44:	d104      	bne.n	8000f50 <EC200_CompareByteData+0xb8>
		{
			result = E_OK;
 8000f46:	2317      	movs	r3, #23
 8000f48:	18fb      	adds	r3, r7, r3
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	701a      	strb	r2, [r3, #0]
			break;
 8000f4e:	e011      	b.n	8000f74 <EC200_CompareByteData+0xdc>
	for(CountPos = 0; CountPos <= (len_src - len_des); CountPos++)
 8000f50:	2114      	movs	r1, #20
 8000f52:	187b      	adds	r3, r7, r1
 8000f54:	881a      	ldrh	r2, [r3, #0]
 8000f56:	187b      	adds	r3, r7, r1
 8000f58:	3201      	adds	r2, #1
 8000f5a:	801a      	strh	r2, [r3, #0]
 8000f5c:	2314      	movs	r3, #20
 8000f5e:	18fb      	adds	r3, r7, r3
 8000f60:	881a      	ldrh	r2, [r3, #0]
 8000f62:	230a      	movs	r3, #10
 8000f64:	18fb      	adds	r3, r7, r3
 8000f66:	8819      	ldrh	r1, [r3, #0]
 8000f68:	2308      	movs	r3, #8
 8000f6a:	18fb      	adds	r3, r7, r3
 8000f6c:	881b      	ldrh	r3, [r3, #0]
 8000f6e:	1acb      	subs	r3, r1, r3
 8000f70:	429a      	cmp	r2, r3
 8000f72:	ddb9      	ble.n	8000ee8 <EC200_CompareByteData+0x50>
		}
	}

	return result;
 8000f74:	2317      	movs	r3, #23
 8000f76:	18fb      	adds	r3, r7, r3
 8000f78:	781b      	ldrb	r3, [r3, #0]
}
 8000f7a:	0018      	movs	r0, r3
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	b007      	add	sp, #28
 8000f80:	bd90      	pop	{r4, r7, pc}
	...

08000f84 <EC200_SendCommand_AT>:
uint8_t EC200_SendCommand_AT(uint8_t* cmd, uint8_t* Keyword )
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	6039      	str	r1, [r7, #0]
    uint8_t result = E_NOT_OK;
 8000f8e:	230f      	movs	r3, #15
 8000f90:	18fb      	adds	r3, r7, r3
 8000f92:	2200      	movs	r2, #0
 8000f94:	701a      	strb	r2, [r3, #0]
	uint8_t CountTimeRetry = EC200_COUNT_TIME_RETRY_SEND;
 8000f96:	230e      	movs	r3, #14
 8000f98:	18fb      	adds	r3, r7, r3
 8000f9a:	2203      	movs	r2, #3
 8000f9c:	701a      	strb	r2, [r3, #0]
	while(CountTimeRetry > 0)
 8000f9e:	e01d      	b.n	8000fdc <EC200_SendCommand_AT+0x58>
	{
		HAL_UART_Transmit(&huart1,cmd,strlen((char*)cmd),200);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	0018      	movs	r0, r3
 8000fa4:	f7ff f8b0 	bl	8000108 <strlen>
 8000fa8:	0003      	movs	r3, r0
 8000faa:	b29a      	uxth	r2, r3
 8000fac:	6879      	ldr	r1, [r7, #4]
 8000fae:	4811      	ldr	r0, [pc, #68]	; (8000ff4 <EC200_SendCommand_AT+0x70>)
 8000fb0:	23c8      	movs	r3, #200	; 0xc8
 8000fb2:	f002 f9a9 	bl	8003308 <HAL_UART_Transmit>
		if(EC200_WaitResponse(Keyword, EC200_MAX_TIMEOUT_WAIT_REPS) == E_OK)
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	2132      	movs	r1, #50	; 0x32
 8000fba:	0018      	movs	r0, r3
 8000fbc:	f000 f81c 	bl	8000ff8 <EC200_WaitResponse>
 8000fc0:	0003      	movs	r3, r0
 8000fc2:	2b01      	cmp	r3, #1
 8000fc4:	d104      	bne.n	8000fd0 <EC200_SendCommand_AT+0x4c>
		{
			result = E_OK;
 8000fc6:	230f      	movs	r3, #15
 8000fc8:	18fb      	adds	r3, r7, r3
 8000fca:	2201      	movs	r2, #1
 8000fcc:	701a      	strb	r2, [r3, #0]
			break;
 8000fce:	e00a      	b.n	8000fe6 <EC200_SendCommand_AT+0x62>
		}
		else
		{
			CountTimeRetry--;
 8000fd0:	210e      	movs	r1, #14
 8000fd2:	187b      	adds	r3, r7, r1
 8000fd4:	781a      	ldrb	r2, [r3, #0]
 8000fd6:	187b      	adds	r3, r7, r1
 8000fd8:	3a01      	subs	r2, #1
 8000fda:	701a      	strb	r2, [r3, #0]
	while(CountTimeRetry > 0)
 8000fdc:	230e      	movs	r3, #14
 8000fde:	18fb      	adds	r3, r7, r3
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d1dc      	bne.n	8000fa0 <EC200_SendCommand_AT+0x1c>
		}
	}
    return result;
 8000fe6:	230f      	movs	r3, #15
 8000fe8:	18fb      	adds	r3, r7, r3
 8000fea:	781b      	ldrb	r3, [r3, #0]
}
 8000fec:	0018      	movs	r0, r3
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	b004      	add	sp, #16
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	200001dc 	.word	0x200001dc

08000ff8 <EC200_WaitResponse>:

uint8_t EC200_WaitResponse(uint8_t* Keyword, uint16_t Timeout)
{
 8000ff8:	b590      	push	{r4, r7, lr}
 8000ffa:	b085      	sub	sp, #20
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	000a      	movs	r2, r1
 8001002:	1cbb      	adds	r3, r7, #2
 8001004:	801a      	strh	r2, [r3, #0]
    uint8_t result = E_NOT_OK;
 8001006:	230f      	movs	r3, #15
 8001008:	18fb      	adds	r3, r7, r3
 800100a:	2200      	movs	r2, #0
 800100c:	701a      	strb	r2, [r3, #0]
    uint16_t CountTime = 0;
 800100e:	230c      	movs	r3, #12
 8001010:	18fb      	adds	r3, r7, r3
 8001012:	2200      	movs	r2, #0
 8001014:	801a      	strh	r2, [r3, #0]
    while(++CountTime < Timeout)
 8001016:	e02d      	b.n	8001074 <EC200_WaitResponse+0x7c>
    {
        if((CountTime > 0) && (CountTime % EC200_TIME_TO_CHECK_REPS == 0))
 8001018:	220c      	movs	r2, #12
 800101a:	18bb      	adds	r3, r7, r2
 800101c:	881b      	ldrh	r3, [r3, #0]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d025      	beq.n	800106e <EC200_WaitResponse+0x76>
 8001022:	18bb      	adds	r3, r7, r2
 8001024:	881b      	ldrh	r3, [r3, #0]
 8001026:	210a      	movs	r1, #10
 8001028:	0018      	movs	r0, r3
 800102a:	f7ff f8fb 	bl	8000224 <__aeabi_uidivmod>
 800102e:	000b      	movs	r3, r1
 8001030:	b29b      	uxth	r3, r3
 8001032:	2b00      	cmp	r3, #0
 8001034:	d11b      	bne.n	800106e <EC200_WaitResponse+0x76>
        {
        	RingBuffer_GetBuffer(&m_rx_buff,&Rx_Buffer);
 8001036:	4a2f      	ldr	r2, [pc, #188]	; (80010f4 <EC200_WaitResponse+0xfc>)
 8001038:	4b2f      	ldr	r3, [pc, #188]	; (80010f8 <EC200_WaitResponse+0x100>)
 800103a:	0011      	movs	r1, r2
 800103c:	0018      	movs	r0, r3
 800103e:	f000 fe39 	bl	8001cb4 <RingBuffer_GetBuffer>
            if(EC200_CompareByteData(m_rx_buff.data, m_rx_buff.index, Keyword, strlen((char*)Keyword)) == E_OK)
 8001042:	4b2d      	ldr	r3, [pc, #180]	; (80010f8 <EC200_WaitResponse+0x100>)
 8001044:	2264      	movs	r2, #100	; 0x64
 8001046:	5a9c      	ldrh	r4, [r3, r2]
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	0018      	movs	r0, r3
 800104c:	f7ff f85c 	bl	8000108 <strlen>
 8001050:	0003      	movs	r3, r0
 8001052:	b29b      	uxth	r3, r3
 8001054:	687a      	ldr	r2, [r7, #4]
 8001056:	4828      	ldr	r0, [pc, #160]	; (80010f8 <EC200_WaitResponse+0x100>)
 8001058:	0021      	movs	r1, r4
 800105a:	f7ff ff1d 	bl	8000e98 <EC200_CompareByteData>
 800105e:	0003      	movs	r3, r0
 8001060:	2b01      	cmp	r3, #1
 8001062:	d104      	bne.n	800106e <EC200_WaitResponse+0x76>
            {
                result = E_OK;
 8001064:	230f      	movs	r3, #15
 8001066:	18fb      	adds	r3, r7, r3
 8001068:	2201      	movs	r2, #1
 800106a:	701a      	strb	r2, [r3, #0]
                break;
 800106c:	e00e      	b.n	800108c <EC200_WaitResponse+0x94>
            }
        }
        HAL_Delay(1);
 800106e:	2001      	movs	r0, #1
 8001070:	f000 feea 	bl	8001e48 <HAL_Delay>
    while(++CountTime < Timeout)
 8001074:	210c      	movs	r1, #12
 8001076:	187b      	adds	r3, r7, r1
 8001078:	187a      	adds	r2, r7, r1
 800107a:	8812      	ldrh	r2, [r2, #0]
 800107c:	3201      	adds	r2, #1
 800107e:	801a      	strh	r2, [r3, #0]
 8001080:	187a      	adds	r2, r7, r1
 8001082:	1cbb      	adds	r3, r7, #2
 8001084:	8812      	ldrh	r2, [r2, #0]
 8001086:	881b      	ldrh	r3, [r3, #0]
 8001088:	429a      	cmp	r2, r3
 800108a:	d3c5      	bcc.n	8001018 <EC200_WaitResponse+0x20>
    }
    SEGGER_RTT_printf(0,"%d,%d\r\n",m_rx_buff.index, result);
 800108c:	4b1a      	ldr	r3, [pc, #104]	; (80010f8 <EC200_WaitResponse+0x100>)
 800108e:	2264      	movs	r2, #100	; 0x64
 8001090:	5a9b      	ldrh	r3, [r3, r2]
 8001092:	001a      	movs	r2, r3
 8001094:	230f      	movs	r3, #15
 8001096:	18fb      	adds	r3, r7, r3
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	4918      	ldr	r1, [pc, #96]	; (80010fc <EC200_WaitResponse+0x104>)
 800109c:	2000      	movs	r0, #0
 800109e:	f000 fd6b 	bl	8001b78 <SEGGER_RTT_printf>
	for(int Count=1; Count < m_rx_buff.index; Count++)
 80010a2:	2301      	movs	r3, #1
 80010a4:	60bb      	str	r3, [r7, #8]
 80010a6:	e00c      	b.n	80010c2 <EC200_WaitResponse+0xca>
	{
		SEGGER_RTT_printf(0,"%c",(char)m_rx_buff.data[Count]);
 80010a8:	4a13      	ldr	r2, [pc, #76]	; (80010f8 <EC200_WaitResponse+0x100>)
 80010aa:	68bb      	ldr	r3, [r7, #8]
 80010ac:	18d3      	adds	r3, r2, r3
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	001a      	movs	r2, r3
 80010b2:	4b13      	ldr	r3, [pc, #76]	; (8001100 <EC200_WaitResponse+0x108>)
 80010b4:	0019      	movs	r1, r3
 80010b6:	2000      	movs	r0, #0
 80010b8:	f000 fd5e 	bl	8001b78 <SEGGER_RTT_printf>
	for(int Count=1; Count < m_rx_buff.index; Count++)
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	3301      	adds	r3, #1
 80010c0:	60bb      	str	r3, [r7, #8]
 80010c2:	4b0d      	ldr	r3, [pc, #52]	; (80010f8 <EC200_WaitResponse+0x100>)
 80010c4:	2264      	movs	r2, #100	; 0x64
 80010c6:	5a9b      	ldrh	r3, [r3, r2]
 80010c8:	001a      	movs	r2, r3
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	4293      	cmp	r3, r2
 80010ce:	dbeb      	blt.n	80010a8 <EC200_WaitResponse+0xb0>
	}
	SEGGER_RTT_printf(0,"\r\n");
 80010d0:	4b0c      	ldr	r3, [pc, #48]	; (8001104 <EC200_WaitResponse+0x10c>)
 80010d2:	0019      	movs	r1, r3
 80010d4:	2000      	movs	r0, #0
 80010d6:	f000 fd4f 	bl	8001b78 <SEGGER_RTT_printf>
	memset(&m_rx_buff, 0, sizeof(m_rx_buff));
 80010da:	4b07      	ldr	r3, [pc, #28]	; (80010f8 <EC200_WaitResponse+0x100>)
 80010dc:	2266      	movs	r2, #102	; 0x66
 80010de:	2100      	movs	r1, #0
 80010e0:	0018      	movs	r0, r3
 80010e2:	f003 fc96 	bl	8004a12 <memset>
    return result;
 80010e6:	230f      	movs	r3, #15
 80010e8:	18fb      	adds	r3, r7, r3
 80010ea:	781b      	ldrb	r3, [r3, #0]
}
 80010ec:	0018      	movs	r0, r3
 80010ee:	46bd      	mov	sp, r7
 80010f0:	b005      	add	sp, #20
 80010f2:	bd90      	pop	{r4, r7, pc}
 80010f4:	200002c8 	.word	0x200002c8
 80010f8:	20000260 	.word	0x20000260
 80010fc:	08004d2c 	.word	0x08004d2c
 8001100:	08004d34 	.word	0x08004d34
 8001104:	08004d38 	.word	0x08004d38

08001108 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800110e:	4b22      	ldr	r3, [pc, #136]	; (8001198 <_DoInit+0x90>)
 8001110:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2201      	movs	r2, #1
 8001116:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2201      	movs	r2, #1
 800111c:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4a1e      	ldr	r2, [pc, #120]	; (800119c <_DoInit+0x94>)
 8001122:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	4a1e      	ldr	r2, [pc, #120]	; (80011a0 <_DoInit+0x98>)
 8001128:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2280      	movs	r2, #128	; 0x80
 800112e:	0052      	lsls	r2, r2, #1
 8001130:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2200      	movs	r2, #0
 8001136:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	2200      	movs	r2, #0
 800113c:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2200      	movs	r2, #0
 8001142:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	4a15      	ldr	r2, [pc, #84]	; (800119c <_DoInit+0x94>)
 8001148:	631a      	str	r2, [r3, #48]	; 0x30
  p->aDown[0].pBuffer       = _acDownBuffer;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4a15      	ldr	r2, [pc, #84]	; (80011a4 <_DoInit+0x9c>)
 800114e:	635a      	str	r2, [r3, #52]	; 0x34
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	2240      	movs	r2, #64	; 0x40
 8001154:	639a      	str	r2, [r3, #56]	; 0x38
  p->aDown[0].RdOff         = 0u;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2200      	movs	r2, #0
 800115a:	641a      	str	r2, [r3, #64]	; 0x40
  p->aDown[0].WrOff         = 0u;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2200      	movs	r2, #0
 8001160:	63da      	str	r2, [r3, #60]	; 0x3c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2200      	movs	r2, #0
 8001166:	645a      	str	r2, [r3, #68]	; 0x44
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	1dda      	adds	r2, r3, #7
 800116c:	4b0e      	ldr	r3, [pc, #56]	; (80011a8 <_DoInit+0xa0>)
 800116e:	0010      	movs	r0, r2
 8001170:	0019      	movs	r1, r3
 8001172:	2304      	movs	r3, #4
 8001174:	001a      	movs	r2, r3
 8001176:	f003 fc43 	bl	8004a00 <memcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  STRCPY((char*)&p->acID[0], "SEGGER");
 800117a:	687a      	ldr	r2, [r7, #4]
 800117c:	4b0b      	ldr	r3, [pc, #44]	; (80011ac <_DoInit+0xa4>)
 800117e:	0010      	movs	r0, r2
 8001180:	0019      	movs	r1, r3
 8001182:	2307      	movs	r3, #7
 8001184:	001a      	movs	r2, r3
 8001186:	f003 fc3b 	bl	8004a00 <memcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  p->acID[6] = ' ';
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2220      	movs	r2, #32
 800118e:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
}
 8001190:	46c0      	nop			; (mov r8, r8)
 8001192:	46bd      	mov	sp, r7
 8001194:	b002      	add	sp, #8
 8001196:	bd80      	pop	{r7, pc}
 8001198:	200002d8 	.word	0x200002d8
 800119c:	08004d3c 	.word	0x08004d3c
 80011a0:	20000094 	.word	0x20000094
 80011a4:	20000194 	.word	0x20000194
 80011a8:	08004d48 	.word	0x08004d48
 80011ac:	08004d4c 	.word	0x08004d4c

080011b0 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b08a      	sub	sp, #40	; 0x28
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	60f8      	str	r0, [r7, #12]
 80011b8:	60b9      	str	r1, [r7, #8]
 80011ba:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 80011bc:	2300      	movs	r3, #0
 80011be:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	68db      	ldr	r3, [r3, #12]
 80011c4:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	691b      	ldr	r3, [r3, #16]
 80011ca:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 80011cc:	69ba      	ldr	r2, [r7, #24]
 80011ce:	69fb      	ldr	r3, [r7, #28]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d905      	bls.n	80011e0 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 80011d4:	69ba      	ldr	r2, [r7, #24]
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	1ad3      	subs	r3, r2, r3
 80011da:	3b01      	subs	r3, #1
 80011dc:	627b      	str	r3, [r7, #36]	; 0x24
 80011de:	e007      	b.n	80011f0 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	689a      	ldr	r2, [r3, #8]
 80011e4:	69b9      	ldr	r1, [r7, #24]
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	1acb      	subs	r3, r1, r3
 80011ea:	18d3      	adds	r3, r2, r3
 80011ec:	3b01      	subs	r3, #1
 80011ee:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	689a      	ldr	r2, [r3, #8]
 80011f4:	69fb      	ldr	r3, [r7, #28]
 80011f6:	1ad2      	subs	r2, r2, r3
 80011f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d900      	bls.n	8001200 <_WriteBlocking+0x50>
 80011fe:	0013      	movs	r3, r2
 8001200:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8001202:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	4293      	cmp	r3, r2
 8001208:	d900      	bls.n	800120c <_WriteBlocking+0x5c>
 800120a:	0013      	movs	r3, r2
 800120c:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	685a      	ldr	r2, [r3, #4]
 8001212:	69fb      	ldr	r3, [r7, #28]
 8001214:	18d3      	adds	r3, r2, r3
 8001216:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8001218:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800121a:	68b9      	ldr	r1, [r7, #8]
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	0018      	movs	r0, r3
 8001220:	f003 fbee 	bl	8004a00 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8001224:	6a3a      	ldr	r2, [r7, #32]
 8001226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001228:	18d3      	adds	r3, r2, r3
 800122a:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 800122c:	68ba      	ldr	r2, [r7, #8]
 800122e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001230:	18d3      	adds	r3, r2, r3
 8001232:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8001234:	687a      	ldr	r2, [r7, #4]
 8001236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001238:	1ad3      	subs	r3, r2, r3
 800123a:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 800123c:	69fa      	ldr	r2, [r7, #28]
 800123e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001240:	18d3      	adds	r3, r2, r3
 8001242:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	69fa      	ldr	r2, [r7, #28]
 800124a:	429a      	cmp	r2, r3
 800124c:	d101      	bne.n	8001252 <_WriteBlocking+0xa2>
      WrOff = 0u;
 800124e:	2300      	movs	r3, #0
 8001250:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	69fa      	ldr	r2, [r7, #28]
 8001256:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d1b3      	bne.n	80011c6 <_WriteBlocking+0x16>
  return NumBytesWritten;
 800125e:	6a3b      	ldr	r3, [r7, #32]
}
 8001260:	0018      	movs	r0, r3
 8001262:	46bd      	mov	sp, r7
 8001264:	b00a      	add	sp, #40	; 0x28
 8001266:	bd80      	pop	{r7, pc}

08001268 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8001268:	b580      	push	{r7, lr}
 800126a:	b088      	sub	sp, #32
 800126c:	af00      	add	r7, sp, #0
 800126e:	60f8      	str	r0, [r7, #12]
 8001270:	60b9      	str	r1, [r7, #8]
 8001272:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	68db      	ldr	r3, [r3, #12]
 8001278:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	689a      	ldr	r2, [r3, #8]
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8001284:	69ba      	ldr	r2, [r7, #24]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	429a      	cmp	r2, r3
 800128a:	d910      	bls.n	80012ae <_WriteNoCheck+0x46>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	685a      	ldr	r2, [r3, #4]
 8001290:	69fb      	ldr	r3, [r7, #28]
 8001292:	18d3      	adds	r3, r2, r3
 8001294:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8001296:	687a      	ldr	r2, [r7, #4]
 8001298:	68b9      	ldr	r1, [r7, #8]
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	0018      	movs	r0, r3
 800129e:	f003 fbaf 	bl	8004a00 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff + NumBytes;
 80012a2:	69fa      	ldr	r2, [r7, #28]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	18d2      	adds	r2, r2, r3
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 80012ac:	e01e      	b.n	80012ec <_WriteNoCheck+0x84>
    NumBytesAtOnce = Rem;
 80012ae:	69bb      	ldr	r3, [r7, #24]
 80012b0:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	685a      	ldr	r2, [r3, #4]
 80012b6:	69fb      	ldr	r3, [r7, #28]
 80012b8:	18d3      	adds	r3, r2, r3
 80012ba:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 80012bc:	697a      	ldr	r2, [r7, #20]
 80012be:	68b9      	ldr	r1, [r7, #8]
 80012c0:	693b      	ldr	r3, [r7, #16]
 80012c2:	0018      	movs	r0, r3
 80012c4:	f003 fb9c 	bl	8004a00 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 80012c8:	687a      	ldr	r2, [r7, #4]
 80012ca:	69bb      	ldr	r3, [r7, #24]
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 80012d6:	68ba      	ldr	r2, [r7, #8]
 80012d8:	69bb      	ldr	r3, [r7, #24]
 80012da:	18d1      	adds	r1, r2, r3
 80012dc:	697a      	ldr	r2, [r7, #20]
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	0018      	movs	r0, r3
 80012e2:	f003 fb8d 	bl	8004a00 <memcpy>
    pRing->WrOff = NumBytesAtOnce;
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	697a      	ldr	r2, [r7, #20]
 80012ea:	60da      	str	r2, [r3, #12]
}
 80012ec:	46c0      	nop			; (mov r8, r8)
 80012ee:	46bd      	mov	sp, r7
 80012f0:	b008      	add	sp, #32
 80012f2:	bd80      	pop	{r7, pc}

080012f4 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b086      	sub	sp, #24
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	691b      	ldr	r3, [r3, #16]
 8001300:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	68db      	ldr	r3, [r3, #12]
 8001306:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8001308:	693a      	ldr	r2, [r7, #16]
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	429a      	cmp	r2, r3
 800130e:	d808      	bhi.n	8001322 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	689a      	ldr	r2, [r3, #8]
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	1ad2      	subs	r2, r2, r3
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	18d3      	adds	r3, r2, r3
 800131c:	3b01      	subs	r3, #1
 800131e:	617b      	str	r3, [r7, #20]
 8001320:	e004      	b.n	800132c <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	1ad3      	subs	r3, r2, r3
 8001328:	3b01      	subs	r3, #1
 800132a:	617b      	str	r3, [r7, #20]
  }
  return r;
 800132c:	697b      	ldr	r3, [r7, #20]
}
 800132e:	0018      	movs	r0, r3
 8001330:	46bd      	mov	sp, r7
 8001332:	b006      	add	sp, #24
 8001334:	bd80      	pop	{r7, pc}
	...

08001338 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8001338:	b580      	push	{r7, lr}
 800133a:	b088      	sub	sp, #32
 800133c:	af00      	add	r7, sp, #0
 800133e:	60f8      	str	r0, [r7, #12]
 8001340:	60b9      	str	r1, [r7, #8]
 8001342:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	1c5a      	adds	r2, r3, #1
 800134c:	0013      	movs	r3, r2
 800134e:	005b      	lsls	r3, r3, #1
 8001350:	189b      	adds	r3, r3, r2
 8001352:	00db      	lsls	r3, r3, #3
 8001354:	4a23      	ldr	r2, [pc, #140]	; (80013e4 <SEGGER_RTT_WriteNoLock+0xac>)
 8001356:	189b      	adds	r3, r3, r2
 8001358:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	695b      	ldr	r3, [r3, #20]
 800135e:	2b02      	cmp	r3, #2
 8001360:	d02e      	beq.n	80013c0 <SEGGER_RTT_WriteNoLock+0x88>
 8001362:	d836      	bhi.n	80013d2 <SEGGER_RTT_WriteNoLock+0x9a>
 8001364:	2b00      	cmp	r3, #0
 8001366:	d002      	beq.n	800136e <SEGGER_RTT_WriteNoLock+0x36>
 8001368:	2b01      	cmp	r3, #1
 800136a:	d016      	beq.n	800139a <SEGGER_RTT_WriteNoLock+0x62>
 800136c:	e031      	b.n	80013d2 <SEGGER_RTT_WriteNoLock+0x9a>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	0018      	movs	r0, r3
 8001372:	f7ff ffbf 	bl	80012f4 <_GetAvailWriteSpace>
 8001376:	0003      	movs	r3, r0
 8001378:	613b      	str	r3, [r7, #16]
    if (Avail < NumBytes) {
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	429a      	cmp	r2, r3
 8001380:	d202      	bcs.n	8001388 <SEGGER_RTT_WriteNoLock+0x50>
      Status = 0u;
 8001382:	2300      	movs	r3, #0
 8001384:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8001386:	e027      	b.n	80013d8 <SEGGER_RTT_WriteNoLock+0xa0>
      Status = NumBytes;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	69b9      	ldr	r1, [r7, #24]
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	0018      	movs	r0, r3
 8001394:	f7ff ff68 	bl	8001268 <_WriteNoCheck>
    break;
 8001398:	e01e      	b.n	80013d8 <SEGGER_RTT_WriteNoLock+0xa0>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	0018      	movs	r0, r3
 800139e:	f7ff ffa9 	bl	80012f4 <_GetAvailWriteSpace>
 80013a2:	0003      	movs	r3, r0
 80013a4:	613b      	str	r3, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 80013a6:	693a      	ldr	r2, [r7, #16]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d900      	bls.n	80013b0 <SEGGER_RTT_WriteNoLock+0x78>
 80013ae:	0013      	movs	r3, r2
 80013b0:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 80013b2:	69fa      	ldr	r2, [r7, #28]
 80013b4:	69b9      	ldr	r1, [r7, #24]
 80013b6:	697b      	ldr	r3, [r7, #20]
 80013b8:	0018      	movs	r0, r3
 80013ba:	f7ff ff55 	bl	8001268 <_WriteNoCheck>
    break;
 80013be:	e00b      	b.n	80013d8 <SEGGER_RTT_WriteNoLock+0xa0>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 80013c0:	687a      	ldr	r2, [r7, #4]
 80013c2:	69b9      	ldr	r1, [r7, #24]
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	0018      	movs	r0, r3
 80013c8:	f7ff fef2 	bl	80011b0 <_WriteBlocking>
 80013cc:	0003      	movs	r3, r0
 80013ce:	61fb      	str	r3, [r7, #28]
    break;
 80013d0:	e002      	b.n	80013d8 <SEGGER_RTT_WriteNoLock+0xa0>
  default:
    Status = 0u;
 80013d2:	2300      	movs	r3, #0
 80013d4:	61fb      	str	r3, [r7, #28]
    break;
 80013d6:	46c0      	nop			; (mov r8, r8)
  }
  //
  // Finish up.
  //
  return Status;
 80013d8:	69fb      	ldr	r3, [r7, #28]
}
 80013da:	0018      	movs	r0, r3
 80013dc:	46bd      	mov	sp, r7
 80013de:	b008      	add	sp, #32
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	46c0      	nop			; (mov r8, r8)
 80013e4:	200002d8 	.word	0x200002d8

080013e8 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b088      	sub	sp, #32
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	60f8      	str	r0, [r7, #12]
 80013f0:	60b9      	str	r1, [r7, #8]
 80013f2:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 80013f4:	4b0f      	ldr	r3, [pc, #60]	; (8001434 <SEGGER_RTT_Write+0x4c>)
 80013f6:	61fb      	str	r3, [r7, #28]
 80013f8:	69fb      	ldr	r3, [r7, #28]
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d101      	bne.n	8001406 <SEGGER_RTT_Write+0x1e>
 8001402:	f7ff fe81 	bl	8001108 <_DoInit>
  SEGGER_RTT_LOCK();
 8001406:	f3ef 8310 	mrs	r3, PRIMASK
 800140a:	2101      	movs	r1, #1
 800140c:	f381 8810 	msr	PRIMASK, r1
 8001410:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	68b9      	ldr	r1, [r7, #8]
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	0018      	movs	r0, r3
 800141a:	f7ff ff8d 	bl	8001338 <SEGGER_RTT_WriteNoLock>
 800141e:	0003      	movs	r3, r0
 8001420:	617b      	str	r3, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8001422:	69bb      	ldr	r3, [r7, #24]
 8001424:	f383 8810 	msr	PRIMASK, r3
  return Status;
 8001428:	697b      	ldr	r3, [r7, #20]
}
 800142a:	0018      	movs	r0, r3
 800142c:	46bd      	mov	sp, r7
 800142e:	b008      	add	sp, #32
 8001430:	bd80      	pop	{r7, pc}
 8001432:	46c0      	nop			; (mov r8, r8)
 8001434:	200002d8 	.word	0x200002d8

08001438 <SEGGER_RTT_WriteString>:
*  Notes
*    (1) Data is stored according to buffer flags.
*    (2) String passed to this function has to be \0 terminated
*    (3) \0 termination character is *not* stored in RTT buffer
*/
unsigned SEGGER_RTT_WriteString(unsigned BufferIndex, const char* s) {
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	6039      	str	r1, [r7, #0]
  unsigned Len;

  Len = STRLEN(s);
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	0018      	movs	r0, r3
 8001446:	f7fe fe5f 	bl	8000108 <strlen>
 800144a:	0003      	movs	r3, r0
 800144c:	60fb      	str	r3, [r7, #12]
  return SEGGER_RTT_Write(BufferIndex, s, Len);
 800144e:	68fa      	ldr	r2, [r7, #12]
 8001450:	6839      	ldr	r1, [r7, #0]
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	0018      	movs	r0, r3
 8001456:	f7ff ffc7 	bl	80013e8 <SEGGER_RTT_Write>
 800145a:	0003      	movs	r3, r0
}
 800145c:	0018      	movs	r0, r3
 800145e:	46bd      	mov	sp, r7
 8001460:	b004      	add	sp, #16
 8001462:	bd80      	pop	{r7, pc}

08001464 <SEGGER_RTT_Init>:
*  Function description
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  _DoInit();
 8001468:	f7ff fe4e 	bl	8001108 <_DoInit>
}
 800146c:	46c0      	nop			; (mov r8, r8)
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}

08001472 <_StoreChar>:
*/
/*********************************************************************
*
*       _StoreChar
*/
static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
 8001472:	b580      	push	{r7, lr}
 8001474:	b084      	sub	sp, #16
 8001476:	af00      	add	r7, sp, #0
 8001478:	6078      	str	r0, [r7, #4]
 800147a:	000a      	movs	r2, r1
 800147c:	1cfb      	adds	r3, r7, #3
 800147e:	701a      	strb	r2, [r3, #0]
  unsigned Cnt;

  Cnt = p->Cnt;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	60fb      	str	r3, [r7, #12]
  if ((Cnt + 1u) <= p->BufferSize) {
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	1c5a      	adds	r2, r3, #1
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	429a      	cmp	r2, r3
 8001490:	d80f      	bhi.n	80014b2 <_StoreChar+0x40>
    *(p->pBuffer + Cnt) = c;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	18d3      	adds	r3, r2, r3
 800149a:	1cfa      	adds	r2, r7, #3
 800149c:	7812      	ldrb	r2, [r2, #0]
 800149e:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	1c5a      	adds	r2, r3, #1
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	609a      	str	r2, [r3, #8]
    p->ReturnValue++;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	68db      	ldr	r3, [r3, #12]
 80014ac:	1c5a      	adds	r2, r3, #1
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	60da      	str	r2, [r3, #12]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == p->BufferSize) {
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	689a      	ldr	r2, [r3, #8]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	429a      	cmp	r2, r3
 80014bc:	d115      	bne.n	80014ea <_StoreChar+0x78>
    if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6918      	ldr	r0, [r3, #16]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6819      	ldr	r1, [r3, #0]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	001a      	movs	r2, r3
 80014cc:	f7ff ff8c 	bl	80013e8 <SEGGER_RTT_Write>
 80014d0:	0002      	movs	r2, r0
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	429a      	cmp	r2, r3
 80014d8:	d004      	beq.n	80014e4 <_StoreChar+0x72>
      p->ReturnValue = -1;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2201      	movs	r2, #1
 80014de:	4252      	negs	r2, r2
 80014e0:	60da      	str	r2, [r3, #12]
    } else {
      p->Cnt = 0u;
    }
  }
}
 80014e2:	e002      	b.n	80014ea <_StoreChar+0x78>
      p->Cnt = 0u;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2200      	movs	r2, #0
 80014e8:	609a      	str	r2, [r3, #8]
}
 80014ea:	46c0      	nop			; (mov r8, r8)
 80014ec:	46bd      	mov	sp, r7
 80014ee:	b004      	add	sp, #16
 80014f0:	bd80      	pop	{r7, pc}
	...

080014f4 <_PrintUnsigned>:

/*********************************************************************
*
*       _PrintUnsigned
*/
static void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b08a      	sub	sp, #40	; 0x28
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	60f8      	str	r0, [r7, #12]
 80014fc:	60b9      	str	r1, [r7, #8]
 80014fe:	607a      	str	r2, [r7, #4]
 8001500:	603b      	str	r3, [r7, #0]
  unsigned Digit;
  unsigned Number;
  unsigned Width;
  char c;

  Number = v;
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8001506:	2301      	movs	r3, #1
 8001508:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 800150a:	2301      	movs	r3, #1
 800150c:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800150e:	e008      	b.n	8001522 <_PrintUnsigned+0x2e>
    Number = (Number / Base);
 8001510:	6879      	ldr	r1, [r7, #4]
 8001512:	6a38      	ldr	r0, [r7, #32]
 8001514:	f7fe fe00 	bl	8000118 <__udivsi3>
 8001518:	0003      	movs	r3, r0
 800151a:	623b      	str	r3, [r7, #32]
    Width++;
 800151c:	69fb      	ldr	r3, [r7, #28]
 800151e:	3301      	adds	r3, #1
 8001520:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8001522:	6a3a      	ldr	r2, [r7, #32]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	429a      	cmp	r2, r3
 8001528:	d2f2      	bcs.n	8001510 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 800152a:	683a      	ldr	r2, [r7, #0]
 800152c:	69fb      	ldr	r3, [r7, #28]
 800152e:	429a      	cmp	r2, r3
 8001530:	d901      	bls.n	8001536 <_PrintUnsigned+0x42>
    Width = NumDigits;
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8001536:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001538:	2201      	movs	r2, #1
 800153a:	4013      	ands	r3, r2
 800153c:	d12b      	bne.n	8001596 <_PrintUnsigned+0xa2>
    if (FieldWidth != 0u) {
 800153e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001540:	2b00      	cmp	r3, #0
 8001542:	d028      	beq.n	8001596 <_PrintUnsigned+0xa2>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8001544:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001546:	2202      	movs	r2, #2
 8001548:	4013      	ands	r3, r2
 800154a:	d007      	beq.n	800155c <_PrintUnsigned+0x68>
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d104      	bne.n	800155c <_PrintUnsigned+0x68>
        c = '0';
 8001552:	231b      	movs	r3, #27
 8001554:	18fb      	adds	r3, r7, r3
 8001556:	2230      	movs	r2, #48	; 0x30
 8001558:	701a      	strb	r2, [r3, #0]
 800155a:	e003      	b.n	8001564 <_PrintUnsigned+0x70>
      } else {
        c = ' ';
 800155c:	231b      	movs	r3, #27
 800155e:	18fb      	adds	r3, r7, r3
 8001560:	2220      	movs	r2, #32
 8001562:	701a      	strb	r2, [r3, #0]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8001564:	e00e      	b.n	8001584 <_PrintUnsigned+0x90>
        FieldWidth--;
 8001566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001568:	3b01      	subs	r3, #1
 800156a:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
 800156c:	231b      	movs	r3, #27
 800156e:	18fb      	adds	r3, r7, r3
 8001570:	781a      	ldrb	r2, [r3, #0]
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	0011      	movs	r1, r2
 8001576:	0018      	movs	r0, r3
 8001578:	f7ff ff7b 	bl	8001472 <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	68db      	ldr	r3, [r3, #12]
 8001580:	2b00      	cmp	r3, #0
 8001582:	db07      	blt.n	8001594 <_PrintUnsigned+0xa0>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8001584:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001586:	2b00      	cmp	r3, #0
 8001588:	d005      	beq.n	8001596 <_PrintUnsigned+0xa2>
 800158a:	69fa      	ldr	r2, [r7, #28]
 800158c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800158e:	429a      	cmp	r2, r3
 8001590:	d3e9      	bcc.n	8001566 <_PrintUnsigned+0x72>
 8001592:	e000      	b.n	8001596 <_PrintUnsigned+0xa2>
          break;
 8001594:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  if (pBufferDesc->ReturnValue >= 0) {
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	68db      	ldr	r3, [r3, #12]
 800159a:	2b00      	cmp	r3, #0
 800159c:	db57      	blt.n	800164e <_PrintUnsigned+0x15a>
    // Compute Digit.
    // Loop until Digit has the value of the highest digit required.
    // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
    //
    while (1) {
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d903      	bls.n	80015ac <_PrintUnsigned+0xb8>
        NumDigits--;
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	3b01      	subs	r3, #1
 80015a8:	603b      	str	r3, [r7, #0]
 80015aa:	e00a      	b.n	80015c2 <_PrintUnsigned+0xce>
      } else {
        Div = v / Digit;
 80015ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80015ae:	68b8      	ldr	r0, [r7, #8]
 80015b0:	f7fe fdb2 	bl	8000118 <__udivsi3>
 80015b4:	0003      	movs	r3, r0
 80015b6:	617b      	str	r3, [r7, #20]
        if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 80015b8:	697a      	ldr	r2, [r7, #20]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	429a      	cmp	r2, r3
 80015be:	d200      	bcs.n	80015c2 <_PrintUnsigned+0xce>
          break;
 80015c0:	e004      	b.n	80015cc <_PrintUnsigned+0xd8>
        }
      }
      Digit *= Base;
 80015c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c4:	687a      	ldr	r2, [r7, #4]
 80015c6:	4353      	muls	r3, r2
 80015c8:	627b      	str	r3, [r7, #36]	; 0x24
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80015ca:	e7e8      	b.n	800159e <_PrintUnsigned+0xaa>
    }
    //
    // Output digits
    //
    do {
      Div = v / Digit;
 80015cc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80015ce:	68b8      	ldr	r0, [r7, #8]
 80015d0:	f7fe fda2 	bl	8000118 <__udivsi3>
 80015d4:	0003      	movs	r3, r0
 80015d6:	617b      	str	r3, [r7, #20]
      v -= Div * Digit;
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015dc:	4353      	muls	r3, r2
 80015de:	68ba      	ldr	r2, [r7, #8]
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, _aV2C[Div]);
 80015e4:	4a1c      	ldr	r2, [pc, #112]	; (8001658 <_PrintUnsigned+0x164>)
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	18d3      	adds	r3, r2, r3
 80015ea:	781a      	ldrb	r2, [r3, #0]
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	0011      	movs	r1, r2
 80015f0:	0018      	movs	r0, r3
 80015f2:	f7ff ff3e 	bl	8001472 <_StoreChar>
      if (pBufferDesc->ReturnValue < 0) {
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	68db      	ldr	r3, [r3, #12]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	db09      	blt.n	8001612 <_PrintUnsigned+0x11e>
        break;
      }
      Digit /= Base;
 80015fe:	6879      	ldr	r1, [r7, #4]
 8001600:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001602:	f7fe fd89 	bl	8000118 <__udivsi3>
 8001606:	0003      	movs	r3, r0
 8001608:	627b      	str	r3, [r7, #36]	; 0x24
    } while (Digit);
 800160a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800160c:	2b00      	cmp	r3, #0
 800160e:	d1dd      	bne.n	80015cc <_PrintUnsigned+0xd8>
 8001610:	e000      	b.n	8001614 <_PrintUnsigned+0x120>
        break;
 8001612:	46c0      	nop			; (mov r8, r8)
    //
    // Print trailing spaces if necessary
    //
    if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8001614:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001616:	2201      	movs	r2, #1
 8001618:	4013      	ands	r3, r2
 800161a:	d018      	beq.n	800164e <_PrintUnsigned+0x15a>
      if (FieldWidth != 0u) {
 800161c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800161e:	2b00      	cmp	r3, #0
 8001620:	d015      	beq.n	800164e <_PrintUnsigned+0x15a>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8001622:	e00b      	b.n	800163c <_PrintUnsigned+0x148>
          FieldWidth--;
 8001624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001626:	3b01      	subs	r3, #1
 8001628:	633b      	str	r3, [r7, #48]	; 0x30
          _StoreChar(pBufferDesc, ' ');
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	2120      	movs	r1, #32
 800162e:	0018      	movs	r0, r3
 8001630:	f7ff ff1f 	bl	8001472 <_StoreChar>
          if (pBufferDesc->ReturnValue < 0) {
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	68db      	ldr	r3, [r3, #12]
 8001638:	2b00      	cmp	r3, #0
 800163a:	db07      	blt.n	800164c <_PrintUnsigned+0x158>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800163c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800163e:	2b00      	cmp	r3, #0
 8001640:	d005      	beq.n	800164e <_PrintUnsigned+0x15a>
 8001642:	69fa      	ldr	r2, [r7, #28]
 8001644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001646:	429a      	cmp	r2, r3
 8001648:	d3ec      	bcc.n	8001624 <_PrintUnsigned+0x130>
          }
        }
      }
    }
  }
}
 800164a:	e000      	b.n	800164e <_PrintUnsigned+0x15a>
            break;
 800164c:	46c0      	nop			; (mov r8, r8)
}
 800164e:	46c0      	nop			; (mov r8, r8)
 8001650:	46bd      	mov	sp, r7
 8001652:	b00a      	add	sp, #40	; 0x28
 8001654:	bd80      	pop	{r7, pc}
 8001656:	46c0      	nop			; (mov r8, r8)
 8001658:	08004dfc 	.word	0x08004dfc

0800165c <_PrintInt>:

/*********************************************************************
*
*       _PrintInt
*/
static void _PrintInt(SEGGER_RTT_PRINTF_DESC * pBufferDesc, int v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 800165c:	b590      	push	{r4, r7, lr}
 800165e:	b089      	sub	sp, #36	; 0x24
 8001660:	af02      	add	r7, sp, #8
 8001662:	60f8      	str	r0, [r7, #12]
 8001664:	60b9      	str	r1, [r7, #8]
 8001666:	607a      	str	r2, [r7, #4]
 8001668:	603b      	str	r3, [r7, #0]
  unsigned Width;
  int Number;

  Number = (v < 0) ? -v : v;
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	17da      	asrs	r2, r3, #31
 800166e:	189b      	adds	r3, r3, r2
 8001670:	4053      	eors	r3, r2
 8001672:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8001674:	2301      	movs	r3, #1
 8001676:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8001678:	e009      	b.n	800168e <_PrintInt+0x32>
    Number = (Number / (int)Base);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	0019      	movs	r1, r3
 800167e:	6938      	ldr	r0, [r7, #16]
 8001680:	f7fe fdd4 	bl	800022c <__divsi3>
 8001684:	0003      	movs	r3, r0
 8001686:	613b      	str	r3, [r7, #16]
    Width++;
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	3301      	adds	r3, #1
 800168c:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	693a      	ldr	r2, [r7, #16]
 8001692:	429a      	cmp	r2, r3
 8001694:	daf1      	bge.n	800167a <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8001696:	683a      	ldr	r2, [r7, #0]
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	429a      	cmp	r2, r3
 800169c:	d901      	bls.n	80016a2 <_PrintInt+0x46>
    Width = NumDigits;
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 80016a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d009      	beq.n	80016bc <_PrintInt+0x60>
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	db03      	blt.n	80016b6 <_PrintInt+0x5a>
 80016ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016b0:	2204      	movs	r2, #4
 80016b2:	4013      	ands	r3, r2
 80016b4:	d002      	beq.n	80016bc <_PrintInt+0x60>
    FieldWidth--;
 80016b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016b8:	3b01      	subs	r3, #1
 80016ba:	62bb      	str	r3, [r7, #40]	; 0x28
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 80016bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016be:	2202      	movs	r2, #2
 80016c0:	4013      	ands	r3, r2
 80016c2:	d002      	beq.n	80016ca <_PrintInt+0x6e>
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d01c      	beq.n	8001704 <_PrintInt+0xa8>
 80016ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016cc:	2201      	movs	r2, #1
 80016ce:	4013      	ands	r3, r2
 80016d0:	d118      	bne.n	8001704 <_PrintInt+0xa8>
    if (FieldWidth != 0u) {
 80016d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d015      	beq.n	8001704 <_PrintInt+0xa8>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80016d8:	e00b      	b.n	80016f2 <_PrintInt+0x96>
        FieldWidth--;
 80016da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016dc:	3b01      	subs	r3, #1
 80016de:	62bb      	str	r3, [r7, #40]	; 0x28
        _StoreChar(pBufferDesc, ' ');
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	2120      	movs	r1, #32
 80016e4:	0018      	movs	r0, r3
 80016e6:	f7ff fec4 	bl	8001472 <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	68db      	ldr	r3, [r3, #12]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	db07      	blt.n	8001702 <_PrintInt+0xa6>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80016f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d005      	beq.n	8001704 <_PrintInt+0xa8>
 80016f8:	697a      	ldr	r2, [r7, #20]
 80016fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d3ec      	bcc.n	80016da <_PrintInt+0x7e>
 8001700:	e000      	b.n	8001704 <_PrintInt+0xa8>
          break;
 8001702:	46c0      	nop			; (mov r8, r8)
    }
  }
  //
  // Print sign if necessary
  //
  if (pBufferDesc->ReturnValue >= 0) {
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	68db      	ldr	r3, [r3, #12]
 8001708:	2b00      	cmp	r3, #0
 800170a:	db4b      	blt.n	80017a4 <_PrintInt+0x148>
    if (v < 0) {
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	2b00      	cmp	r3, #0
 8001710:	da08      	bge.n	8001724 <_PrintInt+0xc8>
      v = -v;
 8001712:	68bb      	ldr	r3, [r7, #8]
 8001714:	425b      	negs	r3, r3
 8001716:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, '-');
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	212d      	movs	r1, #45	; 0x2d
 800171c:	0018      	movs	r0, r3
 800171e:	f7ff fea8 	bl	8001472 <_StoreChar>
 8001722:	e008      	b.n	8001736 <_PrintInt+0xda>
    } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8001724:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001726:	2204      	movs	r2, #4
 8001728:	4013      	ands	r3, r2
 800172a:	d004      	beq.n	8001736 <_PrintInt+0xda>
      _StoreChar(pBufferDesc, '+');
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	212b      	movs	r1, #43	; 0x2b
 8001730:	0018      	movs	r0, r3
 8001732:	f7ff fe9e 	bl	8001472 <_StoreChar>
    } else {

    }
    if (pBufferDesc->ReturnValue >= 0) {
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	68db      	ldr	r3, [r3, #12]
 800173a:	2b00      	cmp	r3, #0
 800173c:	db32      	blt.n	80017a4 <_PrintInt+0x148>
      //
      // Print leading zeros if necessary
      //
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 800173e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001740:	2202      	movs	r2, #2
 8001742:	4013      	ands	r3, r2
 8001744:	d01f      	beq.n	8001786 <_PrintInt+0x12a>
 8001746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001748:	2201      	movs	r2, #1
 800174a:	4013      	ands	r3, r2
 800174c:	d11b      	bne.n	8001786 <_PrintInt+0x12a>
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d118      	bne.n	8001786 <_PrintInt+0x12a>
        if (FieldWidth != 0u) {
 8001754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001756:	2b00      	cmp	r3, #0
 8001758:	d015      	beq.n	8001786 <_PrintInt+0x12a>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800175a:	e00b      	b.n	8001774 <_PrintInt+0x118>
            FieldWidth--;
 800175c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800175e:	3b01      	subs	r3, #1
 8001760:	62bb      	str	r3, [r7, #40]	; 0x28
            _StoreChar(pBufferDesc, '0');
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	2130      	movs	r1, #48	; 0x30
 8001766:	0018      	movs	r0, r3
 8001768:	f7ff fe83 	bl	8001472 <_StoreChar>
            if (pBufferDesc->ReturnValue < 0) {
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	2b00      	cmp	r3, #0
 8001772:	db07      	blt.n	8001784 <_PrintInt+0x128>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8001774:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001776:	2b00      	cmp	r3, #0
 8001778:	d005      	beq.n	8001786 <_PrintInt+0x12a>
 800177a:	697a      	ldr	r2, [r7, #20]
 800177c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800177e:	429a      	cmp	r2, r3
 8001780:	d3ec      	bcc.n	800175c <_PrintInt+0x100>
 8001782:	e000      	b.n	8001786 <_PrintInt+0x12a>
              break;
 8001784:	46c0      	nop			; (mov r8, r8)
            }
          }
        }
      }
      if (pBufferDesc->ReturnValue >= 0) {
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	68db      	ldr	r3, [r3, #12]
 800178a:	2b00      	cmp	r3, #0
 800178c:	db0a      	blt.n	80017a4 <_PrintInt+0x148>
        //
        // Print number without sign
        //
        _PrintUnsigned(pBufferDesc, (unsigned)v, Base, NumDigits, FieldWidth, FormatFlags);
 800178e:	68b9      	ldr	r1, [r7, #8]
 8001790:	683c      	ldr	r4, [r7, #0]
 8001792:	687a      	ldr	r2, [r7, #4]
 8001794:	68f8      	ldr	r0, [r7, #12]
 8001796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001798:	9301      	str	r3, [sp, #4]
 800179a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800179c:	9300      	str	r3, [sp, #0]
 800179e:	0023      	movs	r3, r4
 80017a0:	f7ff fea8 	bl	80014f4 <_PrintUnsigned>
      }
    }
  }
}
 80017a4:	46c0      	nop			; (mov r8, r8)
 80017a6:	46bd      	mov	sp, r7
 80017a8:	b007      	add	sp, #28
 80017aa:	bd90      	pop	{r4, r7, pc}

080017ac <SEGGER_RTT_vprintf>:
*
*  Return values
*    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
*     < 0:  Error
*/
int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
 80017ac:	b590      	push	{r4, r7, lr}
 80017ae:	b0b3      	sub	sp, #204	; 0xcc
 80017b0:	af02      	add	r7, sp, #8
 80017b2:	60f8      	str	r0, [r7, #12]
 80017b4:	60b9      	str	r1, [r7, #8]
 80017b6:	607a      	str	r2, [r7, #4]
  unsigned NumDigits;
  unsigned FormatFlags;
  unsigned FieldWidth;
  char acBuffer[SEGGER_RTT_PRINTF_BUFFER_SIZE];

  BufferDesc.pBuffer        = acBuffer;
 80017b8:	2190      	movs	r1, #144	; 0x90
 80017ba:	187b      	adds	r3, r7, r1
 80017bc:	2210      	movs	r2, #16
 80017be:	18ba      	adds	r2, r7, r2
 80017c0:	601a      	str	r2, [r3, #0]
  BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 80017c2:	187b      	adds	r3, r7, r1
 80017c4:	2280      	movs	r2, #128	; 0x80
 80017c6:	605a      	str	r2, [r3, #4]
  BufferDesc.Cnt            = 0u;
 80017c8:	187b      	adds	r3, r7, r1
 80017ca:	2200      	movs	r2, #0
 80017cc:	609a      	str	r2, [r3, #8]
  BufferDesc.RTTBufferIndex = BufferIndex;
 80017ce:	187b      	adds	r3, r7, r1
 80017d0:	68fa      	ldr	r2, [r7, #12]
 80017d2:	611a      	str	r2, [r3, #16]
  BufferDesc.ReturnValue    = 0;
 80017d4:	187b      	adds	r3, r7, r1
 80017d6:	2200      	movs	r2, #0
 80017d8:	60da      	str	r2, [r3, #12]

  do {
    c = *sFormat;
 80017da:	21bf      	movs	r1, #191	; 0xbf
 80017dc:	187b      	adds	r3, r7, r1
 80017de:	68ba      	ldr	r2, [r7, #8]
 80017e0:	7812      	ldrb	r2, [r2, #0]
 80017e2:	701a      	strb	r2, [r3, #0]
    sFormat++;
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	3301      	adds	r3, #1
 80017e8:	60bb      	str	r3, [r7, #8]
    if (c == 0u) {
 80017ea:	187b      	adds	r3, r7, r1
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d100      	bne.n	80017f4 <SEGGER_RTT_vprintf+0x48>
 80017f2:	e19d      	b.n	8001b30 <SEGGER_RTT_vprintf+0x384>
      break;
    }
    if (c == '%') {
 80017f4:	187b      	adds	r3, r7, r1
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	2b25      	cmp	r3, #37	; 0x25
 80017fa:	d000      	beq.n	80017fe <SEGGER_RTT_vprintf+0x52>
 80017fc:	e188      	b.n	8001b10 <SEGGER_RTT_vprintf+0x364>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 80017fe:	2300      	movs	r3, #0
 8001800:	22b0      	movs	r2, #176	; 0xb0
 8001802:	18ba      	adds	r2, r7, r2
 8001804:	6013      	str	r3, [r2, #0]
      v = 1;
 8001806:	2301      	movs	r3, #1
 8001808:	22b8      	movs	r2, #184	; 0xb8
 800180a:	18ba      	adds	r2, r7, r2
 800180c:	6013      	str	r3, [r2, #0]
      do {
        c = *sFormat;
 800180e:	21bf      	movs	r1, #191	; 0xbf
 8001810:	187b      	adds	r3, r7, r1
 8001812:	68ba      	ldr	r2, [r7, #8]
 8001814:	7812      	ldrb	r2, [r2, #0]
 8001816:	701a      	strb	r2, [r3, #0]
        switch (c) {
 8001818:	187b      	adds	r3, r7, r1
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	2b30      	cmp	r3, #48	; 0x30
 800181e:	d013      	beq.n	8001848 <SEGGER_RTT_vprintf+0x9c>
 8001820:	dc33      	bgt.n	800188a <SEGGER_RTT_vprintf+0xde>
 8001822:	2b2d      	cmp	r3, #45	; 0x2d
 8001824:	d005      	beq.n	8001832 <SEGGER_RTT_vprintf+0x86>
 8001826:	dc30      	bgt.n	800188a <SEGGER_RTT_vprintf+0xde>
 8001828:	2b23      	cmp	r3, #35	; 0x23
 800182a:	d023      	beq.n	8001874 <SEGGER_RTT_vprintf+0xc8>
 800182c:	2b2b      	cmp	r3, #43	; 0x2b
 800182e:	d016      	beq.n	800185e <SEGGER_RTT_vprintf+0xb2>
 8001830:	e02b      	b.n	800188a <SEGGER_RTT_vprintf+0xde>
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8001832:	21b0      	movs	r1, #176	; 0xb0
 8001834:	187b      	adds	r3, r7, r1
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2201      	movs	r2, #1
 800183a:	4313      	orrs	r3, r2
 800183c:	187a      	adds	r2, r7, r1
 800183e:	6013      	str	r3, [r2, #0]
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	3301      	adds	r3, #1
 8001844:	60bb      	str	r3, [r7, #8]
 8001846:	e025      	b.n	8001894 <SEGGER_RTT_vprintf+0xe8>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8001848:	21b0      	movs	r1, #176	; 0xb0
 800184a:	187b      	adds	r3, r7, r1
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	2202      	movs	r2, #2
 8001850:	4313      	orrs	r3, r2
 8001852:	187a      	adds	r2, r7, r1
 8001854:	6013      	str	r3, [r2, #0]
 8001856:	68bb      	ldr	r3, [r7, #8]
 8001858:	3301      	adds	r3, #1
 800185a:	60bb      	str	r3, [r7, #8]
 800185c:	e01a      	b.n	8001894 <SEGGER_RTT_vprintf+0xe8>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 800185e:	21b0      	movs	r1, #176	; 0xb0
 8001860:	187b      	adds	r3, r7, r1
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	2204      	movs	r2, #4
 8001866:	4313      	orrs	r3, r2
 8001868:	187a      	adds	r2, r7, r1
 800186a:	6013      	str	r3, [r2, #0]
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	3301      	adds	r3, #1
 8001870:	60bb      	str	r3, [r7, #8]
 8001872:	e00f      	b.n	8001894 <SEGGER_RTT_vprintf+0xe8>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8001874:	21b0      	movs	r1, #176	; 0xb0
 8001876:	187b      	adds	r3, r7, r1
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	2208      	movs	r2, #8
 800187c:	4313      	orrs	r3, r2
 800187e:	187a      	adds	r2, r7, r1
 8001880:	6013      	str	r3, [r2, #0]
 8001882:	68bb      	ldr	r3, [r7, #8]
 8001884:	3301      	adds	r3, #1
 8001886:	60bb      	str	r3, [r7, #8]
 8001888:	e004      	b.n	8001894 <SEGGER_RTT_vprintf+0xe8>
        default:  v = 0; break;
 800188a:	2300      	movs	r3, #0
 800188c:	22b8      	movs	r2, #184	; 0xb8
 800188e:	18ba      	adds	r2, r7, r2
 8001890:	6013      	str	r3, [r2, #0]
 8001892:	46c0      	nop			; (mov r8, r8)
        }
      } while (v);
 8001894:	23b8      	movs	r3, #184	; 0xb8
 8001896:	18fb      	adds	r3, r7, r3
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d1b7      	bne.n	800180e <SEGGER_RTT_vprintf+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 800189e:	2300      	movs	r3, #0
 80018a0:	22ac      	movs	r2, #172	; 0xac
 80018a2:	18ba      	adds	r2, r7, r2
 80018a4:	6013      	str	r3, [r2, #0]
      do {
        c = *sFormat;
 80018a6:	21bf      	movs	r1, #191	; 0xbf
 80018a8:	187b      	adds	r3, r7, r1
 80018aa:	68ba      	ldr	r2, [r7, #8]
 80018ac:	7812      	ldrb	r2, [r2, #0]
 80018ae:	701a      	strb	r2, [r3, #0]
        if ((c < '0') || (c > '9')) {
 80018b0:	187b      	adds	r3, r7, r1
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	2b2f      	cmp	r3, #47	; 0x2f
 80018b6:	d915      	bls.n	80018e4 <SEGGER_RTT_vprintf+0x138>
 80018b8:	187b      	adds	r3, r7, r1
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	2b39      	cmp	r3, #57	; 0x39
 80018be:	d811      	bhi.n	80018e4 <SEGGER_RTT_vprintf+0x138>
          break;
        }
        sFormat++;
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	3301      	adds	r3, #1
 80018c4:	60bb      	str	r3, [r7, #8]
        FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 80018c6:	20ac      	movs	r0, #172	; 0xac
 80018c8:	183b      	adds	r3, r7, r0
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	0013      	movs	r3, r2
 80018ce:	009b      	lsls	r3, r3, #2
 80018d0:	189b      	adds	r3, r3, r2
 80018d2:	005b      	lsls	r3, r3, #1
 80018d4:	001a      	movs	r2, r3
 80018d6:	187b      	adds	r3, r7, r1
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	18d3      	adds	r3, r2, r3
 80018dc:	3b30      	subs	r3, #48	; 0x30
 80018de:	183a      	adds	r2, r7, r0
 80018e0:	6013      	str	r3, [r2, #0]
        c = *sFormat;
 80018e2:	e7e0      	b.n	80018a6 <SEGGER_RTT_vprintf+0xfa>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 80018e4:	2300      	movs	r3, #0
 80018e6:	22b4      	movs	r2, #180	; 0xb4
 80018e8:	18ba      	adds	r2, r7, r2
 80018ea:	6013      	str	r3, [r2, #0]
      c = *sFormat;
 80018ec:	21bf      	movs	r1, #191	; 0xbf
 80018ee:	187b      	adds	r3, r7, r1
 80018f0:	68ba      	ldr	r2, [r7, #8]
 80018f2:	7812      	ldrb	r2, [r2, #0]
 80018f4:	701a      	strb	r2, [r3, #0]
      if (c == '.') {
 80018f6:	187b      	adds	r3, r7, r1
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	2b2e      	cmp	r3, #46	; 0x2e
 80018fc:	d121      	bne.n	8001942 <SEGGER_RTT_vprintf+0x196>
        sFormat++;
 80018fe:	68bb      	ldr	r3, [r7, #8]
 8001900:	3301      	adds	r3, #1
 8001902:	60bb      	str	r3, [r7, #8]
        do {
          c = *sFormat;
 8001904:	21bf      	movs	r1, #191	; 0xbf
 8001906:	187b      	adds	r3, r7, r1
 8001908:	68ba      	ldr	r2, [r7, #8]
 800190a:	7812      	ldrb	r2, [r2, #0]
 800190c:	701a      	strb	r2, [r3, #0]
          if ((c < '0') || (c > '9')) {
 800190e:	187b      	adds	r3, r7, r1
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	2b2f      	cmp	r3, #47	; 0x2f
 8001914:	d915      	bls.n	8001942 <SEGGER_RTT_vprintf+0x196>
 8001916:	187b      	adds	r3, r7, r1
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	2b39      	cmp	r3, #57	; 0x39
 800191c:	d811      	bhi.n	8001942 <SEGGER_RTT_vprintf+0x196>
            break;
          }
          sFormat++;
 800191e:	68bb      	ldr	r3, [r7, #8]
 8001920:	3301      	adds	r3, #1
 8001922:	60bb      	str	r3, [r7, #8]
          NumDigits = NumDigits * 10u + ((unsigned)c - '0');
 8001924:	20b4      	movs	r0, #180	; 0xb4
 8001926:	183b      	adds	r3, r7, r0
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	0013      	movs	r3, r2
 800192c:	009b      	lsls	r3, r3, #2
 800192e:	189b      	adds	r3, r3, r2
 8001930:	005b      	lsls	r3, r3, #1
 8001932:	001a      	movs	r2, r3
 8001934:	187b      	adds	r3, r7, r1
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	18d3      	adds	r3, r2, r3
 800193a:	3b30      	subs	r3, #48	; 0x30
 800193c:	183a      	adds	r2, r7, r0
 800193e:	6013      	str	r3, [r2, #0]
          c = *sFormat;
 8001940:	e7e0      	b.n	8001904 <SEGGER_RTT_vprintf+0x158>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8001942:	23bf      	movs	r3, #191	; 0xbf
 8001944:	18fb      	adds	r3, r7, r3
 8001946:	68ba      	ldr	r2, [r7, #8]
 8001948:	7812      	ldrb	r2, [r2, #0]
 800194a:	701a      	strb	r2, [r3, #0]
      do {
        if ((c == 'l') || (c == 'h')) {
 800194c:	22bf      	movs	r2, #191	; 0xbf
 800194e:	18bb      	adds	r3, r7, r2
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	2b6c      	cmp	r3, #108	; 0x6c
 8001954:	d003      	beq.n	800195e <SEGGER_RTT_vprintf+0x1b2>
 8001956:	18bb      	adds	r3, r7, r2
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	2b68      	cmp	r3, #104	; 0x68
 800195c:	d108      	bne.n	8001970 <SEGGER_RTT_vprintf+0x1c4>
          sFormat++;
 800195e:	68bb      	ldr	r3, [r7, #8]
 8001960:	3301      	adds	r3, #1
 8001962:	60bb      	str	r3, [r7, #8]
          c = *sFormat;
 8001964:	23bf      	movs	r3, #191	; 0xbf
 8001966:	18fb      	adds	r3, r7, r3
 8001968:	68ba      	ldr	r2, [r7, #8]
 800196a:	7812      	ldrb	r2, [r2, #0]
 800196c:	701a      	strb	r2, [r3, #0]
        if ((c == 'l') || (c == 'h')) {
 800196e:	e7ed      	b.n	800194c <SEGGER_RTT_vprintf+0x1a0>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8001970:	23bf      	movs	r3, #191	; 0xbf
 8001972:	18fb      	adds	r3, r7, r3
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	2b25      	cmp	r3, #37	; 0x25
 8001978:	d100      	bne.n	800197c <SEGGER_RTT_vprintf+0x1d0>
 800197a:	e0bd      	b.n	8001af8 <SEGGER_RTT_vprintf+0x34c>
 800197c:	da00      	bge.n	8001980 <SEGGER_RTT_vprintf+0x1d4>
 800197e:	e0c2      	b.n	8001b06 <SEGGER_RTT_vprintf+0x35a>
 8001980:	2b78      	cmp	r3, #120	; 0x78
 8001982:	dd00      	ble.n	8001986 <SEGGER_RTT_vprintf+0x1da>
 8001984:	e0bf      	b.n	8001b06 <SEGGER_RTT_vprintf+0x35a>
 8001986:	2b58      	cmp	r3, #88	; 0x58
 8001988:	da00      	bge.n	800198c <SEGGER_RTT_vprintf+0x1e0>
 800198a:	e0bc      	b.n	8001b06 <SEGGER_RTT_vprintf+0x35a>
 800198c:	3b58      	subs	r3, #88	; 0x58
 800198e:	2b20      	cmp	r3, #32
 8001990:	d900      	bls.n	8001994 <SEGGER_RTT_vprintf+0x1e8>
 8001992:	e0b8      	b.n	8001b06 <SEGGER_RTT_vprintf+0x35a>
 8001994:	009a      	lsls	r2, r3, #2
 8001996:	4b77      	ldr	r3, [pc, #476]	; (8001b74 <SEGGER_RTT_vprintf+0x3c8>)
 8001998:	18d3      	adds	r3, r2, r3
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	469f      	mov	pc, r3
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	1d19      	adds	r1, r3, #4
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	6011      	str	r1, [r2, #0]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	22b8      	movs	r2, #184	; 0xb8
 80019ac:	18b9      	adds	r1, r7, r2
 80019ae:	600b      	str	r3, [r1, #0]
        c0 = (char)v;
 80019b0:	21a7      	movs	r1, #167	; 0xa7
 80019b2:	187b      	adds	r3, r7, r1
 80019b4:	18ba      	adds	r2, r7, r2
 80019b6:	6812      	ldr	r2, [r2, #0]
 80019b8:	701a      	strb	r2, [r3, #0]
        _StoreChar(&BufferDesc, c0);
 80019ba:	187b      	adds	r3, r7, r1
 80019bc:	781a      	ldrb	r2, [r3, #0]
 80019be:	2390      	movs	r3, #144	; 0x90
 80019c0:	18fb      	adds	r3, r7, r3
 80019c2:	0011      	movs	r1, r2
 80019c4:	0018      	movs	r0, r3
 80019c6:	f7ff fd54 	bl	8001472 <_StoreChar>
        break;
 80019ca:	e09d      	b.n	8001b08 <SEGGER_RTT_vprintf+0x35c>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	1d19      	adds	r1, r3, #4
 80019d2:	687a      	ldr	r2, [r7, #4]
 80019d4:	6011      	str	r1, [r2, #0]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	21b8      	movs	r1, #184	; 0xb8
 80019da:	187a      	adds	r2, r7, r1
 80019dc:	6013      	str	r3, [r2, #0]
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 80019de:	23b4      	movs	r3, #180	; 0xb4
 80019e0:	18fb      	adds	r3, r7, r3
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	187b      	adds	r3, r7, r1
 80019e6:	6819      	ldr	r1, [r3, #0]
 80019e8:	2390      	movs	r3, #144	; 0x90
 80019ea:	18f8      	adds	r0, r7, r3
 80019ec:	23b0      	movs	r3, #176	; 0xb0
 80019ee:	18fb      	adds	r3, r7, r3
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	9301      	str	r3, [sp, #4]
 80019f4:	23ac      	movs	r3, #172	; 0xac
 80019f6:	18fb      	adds	r3, r7, r3
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	9300      	str	r3, [sp, #0]
 80019fc:	0013      	movs	r3, r2
 80019fe:	220a      	movs	r2, #10
 8001a00:	f7ff fe2c 	bl	800165c <_PrintInt>
        break;
 8001a04:	e080      	b.n	8001b08 <SEGGER_RTT_vprintf+0x35c>
      case 'u':
        v = va_arg(*pParamList, int);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	1d19      	adds	r1, r3, #4
 8001a0c:	687a      	ldr	r2, [r7, #4]
 8001a0e:	6011      	str	r1, [r2, #0]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	22b8      	movs	r2, #184	; 0xb8
 8001a14:	18b9      	adds	r1, r7, r2
 8001a16:	600b      	str	r3, [r1, #0]
        _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, NumDigits, FieldWidth, FormatFlags);
 8001a18:	18bb      	adds	r3, r7, r2
 8001a1a:	6819      	ldr	r1, [r3, #0]
 8001a1c:	23b4      	movs	r3, #180	; 0xb4
 8001a1e:	18fb      	adds	r3, r7, r3
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	2390      	movs	r3, #144	; 0x90
 8001a24:	18f8      	adds	r0, r7, r3
 8001a26:	23b0      	movs	r3, #176	; 0xb0
 8001a28:	18fb      	adds	r3, r7, r3
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	9301      	str	r3, [sp, #4]
 8001a2e:	23ac      	movs	r3, #172	; 0xac
 8001a30:	18fb      	adds	r3, r7, r3
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	9300      	str	r3, [sp, #0]
 8001a36:	0013      	movs	r3, r2
 8001a38:	220a      	movs	r2, #10
 8001a3a:	f7ff fd5b 	bl	80014f4 <_PrintUnsigned>
        break;
 8001a3e:	e063      	b.n	8001b08 <SEGGER_RTT_vprintf+0x35c>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	1d19      	adds	r1, r3, #4
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	6011      	str	r1, [r2, #0]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	22b8      	movs	r2, #184	; 0xb8
 8001a4e:	18b9      	adds	r1, r7, r2
 8001a50:	600b      	str	r3, [r1, #0]
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
 8001a52:	18bb      	adds	r3, r7, r2
 8001a54:	6819      	ldr	r1, [r3, #0]
 8001a56:	23b4      	movs	r3, #180	; 0xb4
 8001a58:	18fb      	adds	r3, r7, r3
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	2390      	movs	r3, #144	; 0x90
 8001a5e:	18f8      	adds	r0, r7, r3
 8001a60:	23b0      	movs	r3, #176	; 0xb0
 8001a62:	18fb      	adds	r3, r7, r3
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	9301      	str	r3, [sp, #4]
 8001a68:	23ac      	movs	r3, #172	; 0xac
 8001a6a:	18fb      	adds	r3, r7, r3
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	9300      	str	r3, [sp, #0]
 8001a70:	0013      	movs	r3, r2
 8001a72:	2210      	movs	r2, #16
 8001a74:	f7ff fd3e 	bl	80014f4 <_PrintUnsigned>
        break;
 8001a78:	e046      	b.n	8001b08 <SEGGER_RTT_vprintf+0x35c>
      case 's':
        {
          const char * s = va_arg(*pParamList, const char *);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	1d19      	adds	r1, r3, #4
 8001a80:	687a      	ldr	r2, [r7, #4]
 8001a82:	6011      	str	r1, [r2, #0]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	22a8      	movs	r2, #168	; 0xa8
 8001a88:	18ba      	adds	r2, r7, r2
 8001a8a:	6013      	str	r3, [r2, #0]
          do {
            c = *s;
 8001a8c:	21bf      	movs	r1, #191	; 0xbf
 8001a8e:	187b      	adds	r3, r7, r1
 8001a90:	20a8      	movs	r0, #168	; 0xa8
 8001a92:	183a      	adds	r2, r7, r0
 8001a94:	6812      	ldr	r2, [r2, #0]
 8001a96:	7812      	ldrb	r2, [r2, #0]
 8001a98:	701a      	strb	r2, [r3, #0]
            s++;
 8001a9a:	0002      	movs	r2, r0
 8001a9c:	18bb      	adds	r3, r7, r2
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	18ba      	adds	r2, r7, r2
 8001aa4:	6013      	str	r3, [r2, #0]
            if (c == '\0') {
 8001aa6:	187b      	adds	r3, r7, r1
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d00c      	beq.n	8001ac8 <SEGGER_RTT_vprintf+0x31c>
              break;
            }
           _StoreChar(&BufferDesc, c);
 8001aae:	187b      	adds	r3, r7, r1
 8001ab0:	781a      	ldrb	r2, [r3, #0]
 8001ab2:	2490      	movs	r4, #144	; 0x90
 8001ab4:	193b      	adds	r3, r7, r4
 8001ab6:	0011      	movs	r1, r2
 8001ab8:	0018      	movs	r0, r3
 8001aba:	f7ff fcda 	bl	8001472 <_StoreChar>
          } while (BufferDesc.ReturnValue >= 0);
 8001abe:	193b      	adds	r3, r7, r4
 8001ac0:	68db      	ldr	r3, [r3, #12]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	dae2      	bge.n	8001a8c <SEGGER_RTT_vprintf+0x2e0>
        }
        break;
 8001ac6:	e01f      	b.n	8001b08 <SEGGER_RTT_vprintf+0x35c>
              break;
 8001ac8:	46c0      	nop			; (mov r8, r8)
        break;
 8001aca:	e01d      	b.n	8001b08 <SEGGER_RTT_vprintf+0x35c>
      case 'p':
        v = va_arg(*pParamList, int);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	1d19      	adds	r1, r3, #4
 8001ad2:	687a      	ldr	r2, [r7, #4]
 8001ad4:	6011      	str	r1, [r2, #0]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	22b8      	movs	r2, #184	; 0xb8
 8001ada:	18b9      	adds	r1, r7, r2
 8001adc:	600b      	str	r3, [r1, #0]
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 8001ade:	18bb      	adds	r3, r7, r2
 8001ae0:	6819      	ldr	r1, [r3, #0]
 8001ae2:	2390      	movs	r3, #144	; 0x90
 8001ae4:	18f8      	adds	r0, r7, r3
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	9301      	str	r3, [sp, #4]
 8001aea:	2308      	movs	r3, #8
 8001aec:	9300      	str	r3, [sp, #0]
 8001aee:	2308      	movs	r3, #8
 8001af0:	2210      	movs	r2, #16
 8001af2:	f7ff fcff 	bl	80014f4 <_PrintUnsigned>
        break;
 8001af6:	e007      	b.n	8001b08 <SEGGER_RTT_vprintf+0x35c>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8001af8:	2390      	movs	r3, #144	; 0x90
 8001afa:	18fb      	adds	r3, r7, r3
 8001afc:	2125      	movs	r1, #37	; 0x25
 8001afe:	0018      	movs	r0, r3
 8001b00:	f7ff fcb7 	bl	8001472 <_StoreChar>
        break;
 8001b04:	e000      	b.n	8001b08 <SEGGER_RTT_vprintf+0x35c>
      default:
        break;
 8001b06:	46c0      	nop			; (mov r8, r8)
      }
      sFormat++;
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	60bb      	str	r3, [r7, #8]
 8001b0e:	e008      	b.n	8001b22 <SEGGER_RTT_vprintf+0x376>
    } else {
      _StoreChar(&BufferDesc, c);
 8001b10:	23bf      	movs	r3, #191	; 0xbf
 8001b12:	18fb      	adds	r3, r7, r3
 8001b14:	781a      	ldrb	r2, [r3, #0]
 8001b16:	2390      	movs	r3, #144	; 0x90
 8001b18:	18fb      	adds	r3, r7, r3
 8001b1a:	0011      	movs	r1, r2
 8001b1c:	0018      	movs	r0, r3
 8001b1e:	f7ff fca8 	bl	8001472 <_StoreChar>
    }
  } while (BufferDesc.ReturnValue >= 0);
 8001b22:	2390      	movs	r3, #144	; 0x90
 8001b24:	18fb      	adds	r3, r7, r3
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	db00      	blt.n	8001b2e <SEGGER_RTT_vprintf+0x382>
 8001b2c:	e655      	b.n	80017da <SEGGER_RTT_vprintf+0x2e>
 8001b2e:	e000      	b.n	8001b32 <SEGGER_RTT_vprintf+0x386>
      break;
 8001b30:	46c0      	nop			; (mov r8, r8)

  if (BufferDesc.ReturnValue > 0) {
 8001b32:	2290      	movs	r2, #144	; 0x90
 8001b34:	18bb      	adds	r3, r7, r2
 8001b36:	68db      	ldr	r3, [r3, #12]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	dd13      	ble.n	8001b64 <SEGGER_RTT_vprintf+0x3b8>
    //
    // Write remaining data, if any
    //
    if (BufferDesc.Cnt != 0u) {
 8001b3c:	18bb      	adds	r3, r7, r2
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d007      	beq.n	8001b54 <SEGGER_RTT_vprintf+0x3a8>
      SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 8001b44:	18bb      	adds	r3, r7, r2
 8001b46:	689a      	ldr	r2, [r3, #8]
 8001b48:	2310      	movs	r3, #16
 8001b4a:	18f9      	adds	r1, r7, r3
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	0018      	movs	r0, r3
 8001b50:	f7ff fc4a 	bl	80013e8 <SEGGER_RTT_Write>
    }
    BufferDesc.ReturnValue += (int)BufferDesc.Cnt;
 8001b54:	2190      	movs	r1, #144	; 0x90
 8001b56:	187b      	adds	r3, r7, r1
 8001b58:	68da      	ldr	r2, [r3, #12]
 8001b5a:	187b      	adds	r3, r7, r1
 8001b5c:	689b      	ldr	r3, [r3, #8]
 8001b5e:	18d2      	adds	r2, r2, r3
 8001b60:	187b      	adds	r3, r7, r1
 8001b62:	60da      	str	r2, [r3, #12]
  }
  return BufferDesc.ReturnValue;
 8001b64:	2390      	movs	r3, #144	; 0x90
 8001b66:	18fb      	adds	r3, r7, r3
 8001b68:	68db      	ldr	r3, [r3, #12]
}
 8001b6a:	0018      	movs	r0, r3
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	b031      	add	sp, #196	; 0xc4
 8001b70:	bd90      	pop	{r4, r7, pc}
 8001b72:	46c0      	nop			; (mov r8, r8)
 8001b74:	08004d78 	.word	0x08004d78

08001b78 <SEGGER_RTT_printf>:
*          u: Print the argument as an unsigned integer
*          x: Print the argument as an hexadecimal integer
*          s: Print the string pointed to by the argument
*          p: Print the argument as an 8-digit hexadecimal integer. (Argument shall be a pointer to void.)
*/
int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {
 8001b78:	b40e      	push	{r1, r2, r3}
 8001b7a:	b580      	push	{r7, lr}
 8001b7c:	b085      	sub	sp, #20
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	6078      	str	r0, [r7, #4]
  int r;
  va_list ParamList;

  va_start(ParamList, sFormat);
 8001b82:	2320      	movs	r3, #32
 8001b84:	18fb      	adds	r3, r7, r3
 8001b86:	60bb      	str	r3, [r7, #8]
  r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
 8001b88:	2308      	movs	r3, #8
 8001b8a:	18fa      	adds	r2, r7, r3
 8001b8c:	69f9      	ldr	r1, [r7, #28]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	0018      	movs	r0, r3
 8001b92:	f7ff fe0b 	bl	80017ac <SEGGER_RTT_vprintf>
 8001b96:	0003      	movs	r3, r0
 8001b98:	60fb      	str	r3, [r7, #12]
  va_end(ParamList);
  return r;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
}
 8001b9c:	0018      	movs	r0, r3
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	b005      	add	sp, #20
 8001ba2:	bc80      	pop	{r7}
 8001ba4:	bc08      	pop	{r3}
 8001ba6:	b003      	add	sp, #12
 8001ba8:	4718      	bx	r3

08001baa <RingBuffer_Init>:
#include "ringbuffer.h"


void RingBuffer_Init(RingBuffer_Types* ringbuffer, int BufferSize)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b082      	sub	sp, #8
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	6078      	str	r0, [r7, #4]
 8001bb2:	6039      	str	r1, [r7, #0]
    ringbuffer->BufferSize = BufferSize;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	683a      	ldr	r2, [r7, #0]
 8001bb8:	601a      	str	r2, [r3, #0]
    ringbuffer->Head = 0;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	605a      	str	r2, [r3, #4]
    ringbuffer->Tail = 0;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	609a      	str	r2, [r3, #8]
    ringbuffer->u8Buffer = (uint8_t*)malloc(BufferSize*sizeof(uint8_t));
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	0018      	movs	r0, r3
 8001bca:	f002 ff0f 	bl	80049ec <malloc>
 8001bce:	0003      	movs	r3, r0
 8001bd0:	001a      	movs	r2, r3
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	60da      	str	r2, [r3, #12]
}
 8001bd6:	46c0      	nop			; (mov r8, r8)
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	b002      	add	sp, #8
 8001bdc:	bd80      	pop	{r7, pc}

08001bde <RingBuffer_Push>:

// Day 1 Byte vào RingBuffer
uint8_t RingBuffer_Push(RingBuffer_Types* ringbuffer, uint8_t BytePush)
{
 8001bde:	b580      	push	{r7, lr}
 8001be0:	b082      	sub	sp, #8
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	6078      	str	r0, [r7, #4]
 8001be6:	000a      	movs	r2, r1
 8001be8:	1cfb      	adds	r3, r7, #3
 8001bea:	701a      	strb	r2, [r3, #0]
    if((ringbuffer->Head - ringbuffer->Tail == (ringbuffer->BufferSize - 1))
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	685a      	ldr	r2, [r3, #4]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	1ad2      	subs	r2, r2, r3
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	3b01      	subs	r3, #1
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d009      	beq.n	8001c14 <RingBuffer_Push+0x36>
       || (ringbuffer->Tail - ringbuffer->Head == (ringbuffer->BufferSize - 1)))
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	689a      	ldr	r2, [r3, #8]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	1ad2      	subs	r2, r2, r3
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	3b01      	subs	r3, #1
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d101      	bne.n	8001c18 <RingBuffer_Push+0x3a>
       {
        return E_NOT_OK; // return E_NOT_OK khi bo nho Full
 8001c14:	2300      	movs	r3, #0
 8001c16:	e018      	b.n	8001c4a <RingBuffer_Push+0x6c>
       }
    ringbuffer->u8Buffer[ringbuffer->Head] = BytePush;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	68da      	ldr	r2, [r3, #12]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	18d3      	adds	r3, r2, r3
 8001c22:	1cfa      	adds	r2, r7, #3
 8001c24:	7812      	ldrb	r2, [r2, #0]
 8001c26:	701a      	strb	r2, [r3, #0]
    if(ringbuffer->Head == (ringbuffer->BufferSize - 1))
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	685a      	ldr	r2, [r3, #4]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	3b01      	subs	r3, #1
 8001c32:	429a      	cmp	r2, r3
 8001c34:	d103      	bne.n	8001c3e <RingBuffer_Push+0x60>
    {
        ringbuffer->Head = 0;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	605a      	str	r2, [r3, #4]
 8001c3c:	e004      	b.n	8001c48 <RingBuffer_Push+0x6a>
    }
    else
    {
        ringbuffer->Head += 1;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	1c5a      	adds	r2, r3, #1
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	605a      	str	r2, [r3, #4]
    }
    return E_OK;
 8001c48:	2301      	movs	r3, #1
}
 8001c4a:	0018      	movs	r0, r3
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	b002      	add	sp, #8
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <RingBuffer_Pop>:

// Doc 1 byte tư RingBuffer
uint8_t RingBuffer_Pop(RingBuffer_Types* ringbuffer)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b084      	sub	sp, #16
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	6078      	str	r0, [r7, #4]
    uint8_t BytePush = 0;
 8001c5a:	210f      	movs	r1, #15
 8001c5c:	187b      	adds	r3, r7, r1
 8001c5e:	2200      	movs	r2, #0
 8001c60:	701a      	strb	r2, [r3, #0]
    if(ringbuffer->Head == ringbuffer->Tail)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	685a      	ldr	r2, [r3, #4]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	d102      	bne.n	8001c74 <RingBuffer_Pop+0x22>
    {
        return BytePush; // Return Null khi bo nho Empty
 8001c6e:	187b      	adds	r3, r7, r1
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	e01b      	b.n	8001cac <RingBuffer_Pop+0x5a>
    }
    BytePush = ringbuffer->u8Buffer[ringbuffer->Tail];
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	68da      	ldr	r2, [r3, #12]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	18d2      	adds	r2, r2, r3
 8001c7e:	230f      	movs	r3, #15
 8001c80:	18fb      	adds	r3, r7, r3
 8001c82:	7812      	ldrb	r2, [r2, #0]
 8001c84:	701a      	strb	r2, [r3, #0]
    if(ringbuffer->Tail == (ringbuffer->BufferSize - 1))
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	689a      	ldr	r2, [r3, #8]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	3b01      	subs	r3, #1
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d103      	bne.n	8001c9c <RingBuffer_Pop+0x4a>
    {
        ringbuffer->Tail = 0;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2200      	movs	r2, #0
 8001c98:	609a      	str	r2, [r3, #8]
 8001c9a:	e004      	b.n	8001ca6 <RingBuffer_Pop+0x54>
    }
    else
    {
        ringbuffer->Tail += 1;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	1c5a      	adds	r2, r3, #1
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	609a      	str	r2, [r3, #8]
    }
    return BytePush;
 8001ca6:	230f      	movs	r3, #15
 8001ca8:	18fb      	adds	r3, r7, r3
 8001caa:	781b      	ldrb	r3, [r3, #0]
}
 8001cac:	0018      	movs	r0, r3
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	b004      	add	sp, #16
 8001cb2:	bd80      	pop	{r7, pc}

08001cb4 <RingBuffer_GetBuffer>:
// Doc toan bo du lieu trong RingBuffer gán vào return Buffer
void RingBuffer_GetBuffer(SuperBuffer_t* retBuffer, RingBuffer_Types* ringbuffer)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b084      	sub	sp, #16
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	6039      	str	r1, [r7, #0]
    int Num_Elements = RingBuffer_GetNumberElements(ringbuffer);
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	0018      	movs	r0, r3
 8001cc2:	f000 f830 	bl	8001d26 <RingBuffer_GetNumberElements>
 8001cc6:	0003      	movs	r3, r0
 8001cc8:	60bb      	str	r3, [r7, #8]
    if(Num_Elements == 0)
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d026      	beq.n	8001d1e <RingBuffer_GetBuffer+0x6a>
    {
    	return;
    }
    for(int CountByte = retBuffer->index; CountByte < retBuffer->index + Num_Elements; CountByte ++)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2264      	movs	r2, #100	; 0x64
 8001cd4:	5a9b      	ldrh	r3, [r3, r2]
 8001cd6:	60fb      	str	r3, [r7, #12]
 8001cd8:	e00d      	b.n	8001cf6 <RingBuffer_GetBuffer+0x42>
    {
        retBuffer->data[CountByte] = RingBuffer_Pop(ringbuffer);
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	0018      	movs	r0, r3
 8001cde:	f7ff ffb8 	bl	8001c52 <RingBuffer_Pop>
 8001ce2:	0003      	movs	r3, r0
 8001ce4:	0019      	movs	r1, r3
 8001ce6:	687a      	ldr	r2, [r7, #4]
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	18d3      	adds	r3, r2, r3
 8001cec:	1c0a      	adds	r2, r1, #0
 8001cee:	701a      	strb	r2, [r3, #0]
    for(int CountByte = retBuffer->index; CountByte < retBuffer->index + Num_Elements; CountByte ++)
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	60fb      	str	r3, [r7, #12]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2264      	movs	r2, #100	; 0x64
 8001cfa:	5a9b      	ldrh	r3, [r3, r2]
 8001cfc:	001a      	movs	r2, r3
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	18d3      	adds	r3, r2, r3
 8001d02:	68fa      	ldr	r2, [r7, #12]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	dbe8      	blt.n	8001cda <RingBuffer_GetBuffer+0x26>
    }
    retBuffer->index += Num_Elements;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2264      	movs	r2, #100	; 0x64
 8001d0c:	5a9a      	ldrh	r2, [r3, r2]
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	b29b      	uxth	r3, r3
 8001d12:	18d3      	adds	r3, r2, r3
 8001d14:	b299      	uxth	r1, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2264      	movs	r2, #100	; 0x64
 8001d1a:	5299      	strh	r1, [r3, r2]
 8001d1c:	e000      	b.n	8001d20 <RingBuffer_GetBuffer+0x6c>
    	return;
 8001d1e:	46c0      	nop			; (mov r8, r8)
}
 8001d20:	46bd      	mov	sp, r7
 8001d22:	b004      	add	sp, #16
 8001d24:	bd80      	pop	{r7, pc}

08001d26 <RingBuffer_GetNumberElements>:

// Lay tong so byte du lieu trong RingBuffer
int RingBuffer_GetNumberElements(RingBuffer_Types* ringbuffer)
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	b084      	sub	sp, #16
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	6078      	str	r0, [r7, #4]
    int Num_Element = 0;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	60fb      	str	r3, [r7, #12]
    if (ringbuffer->Head >= ringbuffer->Tail)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	685a      	ldr	r2, [r3, #4]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	db06      	blt.n	8001d4c <RingBuffer_GetNumberElements+0x26>
    {
        Num_Element = ringbuffer->Head - ringbuffer->Tail;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	685a      	ldr	r2, [r3, #4]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	1ad3      	subs	r3, r2, r3
 8001d48:	60fb      	str	r3, [r7, #12]
 8001d4a:	e008      	b.n	8001d5e <RingBuffer_GetNumberElements+0x38>
    }
    else
    {
        Num_Element = ringbuffer->BufferSize - ringbuffer->Tail + ringbuffer->Head;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	689b      	ldr	r3, [r3, #8]
 8001d54:	1ad2      	subs	r2, r2, r3
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	18d3      	adds	r3, r2, r3
 8001d5c:	60fb      	str	r3, [r7, #12]
    }
    return Num_Element;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
}
 8001d60:	0018      	movs	r0, r3
 8001d62:	46bd      	mov	sp, r7
 8001d64:	b004      	add	sp, #16
 8001d66:	bd80      	pop	{r7, pc}

08001d68 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d6e:	1dfb      	adds	r3, r7, #7
 8001d70:	2200      	movs	r2, #0
 8001d72:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001d74:	4b0b      	ldr	r3, [pc, #44]	; (8001da4 <HAL_Init+0x3c>)
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	4b0a      	ldr	r3, [pc, #40]	; (8001da4 <HAL_Init+0x3c>)
 8001d7a:	2140      	movs	r1, #64	; 0x40
 8001d7c:	430a      	orrs	r2, r1
 8001d7e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d80:	2003      	movs	r0, #3
 8001d82:	f000 f811 	bl	8001da8 <HAL_InitTick>
 8001d86:	1e03      	subs	r3, r0, #0
 8001d88:	d003      	beq.n	8001d92 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001d8a:	1dfb      	adds	r3, r7, #7
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	701a      	strb	r2, [r3, #0]
 8001d90:	e001      	b.n	8001d96 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d92:	f7fe fdcd 	bl	8000930 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d96:	1dfb      	adds	r3, r7, #7
 8001d98:	781b      	ldrb	r3, [r3, #0]
}
 8001d9a:	0018      	movs	r0, r3
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	b002      	add	sp, #8
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	46c0      	nop			; (mov r8, r8)
 8001da4:	40022000 	.word	0x40022000

08001da8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001da8:	b590      	push	{r4, r7, lr}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001db0:	4b14      	ldr	r3, [pc, #80]	; (8001e04 <HAL_InitTick+0x5c>)
 8001db2:	681c      	ldr	r4, [r3, #0]
 8001db4:	4b14      	ldr	r3, [pc, #80]	; (8001e08 <HAL_InitTick+0x60>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	0019      	movs	r1, r3
 8001dba:	23fa      	movs	r3, #250	; 0xfa
 8001dbc:	0098      	lsls	r0, r3, #2
 8001dbe:	f7fe f9ab 	bl	8000118 <__udivsi3>
 8001dc2:	0003      	movs	r3, r0
 8001dc4:	0019      	movs	r1, r3
 8001dc6:	0020      	movs	r0, r4
 8001dc8:	f7fe f9a6 	bl	8000118 <__udivsi3>
 8001dcc:	0003      	movs	r3, r0
 8001dce:	0018      	movs	r0, r3
 8001dd0:	f000 f92f 	bl	8002032 <HAL_SYSTICK_Config>
 8001dd4:	1e03      	subs	r3, r0, #0
 8001dd6:	d001      	beq.n	8001ddc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	e00f      	b.n	8001dfc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2b03      	cmp	r3, #3
 8001de0:	d80b      	bhi.n	8001dfa <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001de2:	6879      	ldr	r1, [r7, #4]
 8001de4:	2301      	movs	r3, #1
 8001de6:	425b      	negs	r3, r3
 8001de8:	2200      	movs	r2, #0
 8001dea:	0018      	movs	r0, r3
 8001dec:	f000 f8fc 	bl	8001fe8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001df0:	4b06      	ldr	r3, [pc, #24]	; (8001e0c <HAL_InitTick+0x64>)
 8001df2:	687a      	ldr	r2, [r7, #4]
 8001df4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001df6:	2300      	movs	r3, #0
 8001df8:	e000      	b.n	8001dfc <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
}
 8001dfc:	0018      	movs	r0, r3
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	b003      	add	sp, #12
 8001e02:	bd90      	pop	{r4, r7, pc}
 8001e04:	20000000 	.word	0x20000000
 8001e08:	20000008 	.word	0x20000008
 8001e0c:	20000004 	.word	0x20000004

08001e10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e14:	4b05      	ldr	r3, [pc, #20]	; (8001e2c <HAL_IncTick+0x1c>)
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	001a      	movs	r2, r3
 8001e1a:	4b05      	ldr	r3, [pc, #20]	; (8001e30 <HAL_IncTick+0x20>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	18d2      	adds	r2, r2, r3
 8001e20:	4b03      	ldr	r3, [pc, #12]	; (8001e30 <HAL_IncTick+0x20>)
 8001e22:	601a      	str	r2, [r3, #0]
}
 8001e24:	46c0      	nop			; (mov r8, r8)
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	46c0      	nop			; (mov r8, r8)
 8001e2c:	20000008 	.word	0x20000008
 8001e30:	20000320 	.word	0x20000320

08001e34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
  return uwTick;
 8001e38:	4b02      	ldr	r3, [pc, #8]	; (8001e44 <HAL_GetTick+0x10>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
}
 8001e3c:	0018      	movs	r0, r3
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	46c0      	nop			; (mov r8, r8)
 8001e44:	20000320 	.word	0x20000320

08001e48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e50:	f7ff fff0 	bl	8001e34 <HAL_GetTick>
 8001e54:	0003      	movs	r3, r0
 8001e56:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	3301      	adds	r3, #1
 8001e60:	d005      	beq.n	8001e6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e62:	4b0a      	ldr	r3, [pc, #40]	; (8001e8c <HAL_Delay+0x44>)
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	001a      	movs	r2, r3
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	189b      	adds	r3, r3, r2
 8001e6c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e6e:	46c0      	nop			; (mov r8, r8)
 8001e70:	f7ff ffe0 	bl	8001e34 <HAL_GetTick>
 8001e74:	0002      	movs	r2, r0
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	68fa      	ldr	r2, [r7, #12]
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	d8f7      	bhi.n	8001e70 <HAL_Delay+0x28>
  {
  }
}
 8001e80:	46c0      	nop			; (mov r8, r8)
 8001e82:	46c0      	nop			; (mov r8, r8)
 8001e84:	46bd      	mov	sp, r7
 8001e86:	b004      	add	sp, #16
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	46c0      	nop			; (mov r8, r8)
 8001e8c:	20000008 	.word	0x20000008

08001e90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	0002      	movs	r2, r0
 8001e98:	1dfb      	adds	r3, r7, #7
 8001e9a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001e9c:	1dfb      	adds	r3, r7, #7
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	2b7f      	cmp	r3, #127	; 0x7f
 8001ea2:	d809      	bhi.n	8001eb8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ea4:	1dfb      	adds	r3, r7, #7
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	001a      	movs	r2, r3
 8001eaa:	231f      	movs	r3, #31
 8001eac:	401a      	ands	r2, r3
 8001eae:	4b04      	ldr	r3, [pc, #16]	; (8001ec0 <__NVIC_EnableIRQ+0x30>)
 8001eb0:	2101      	movs	r1, #1
 8001eb2:	4091      	lsls	r1, r2
 8001eb4:	000a      	movs	r2, r1
 8001eb6:	601a      	str	r2, [r3, #0]
  }
}
 8001eb8:	46c0      	nop			; (mov r8, r8)
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	b002      	add	sp, #8
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	e000e100 	.word	0xe000e100

08001ec4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ec4:	b590      	push	{r4, r7, lr}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	0002      	movs	r2, r0
 8001ecc:	6039      	str	r1, [r7, #0]
 8001ece:	1dfb      	adds	r3, r7, #7
 8001ed0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001ed2:	1dfb      	adds	r3, r7, #7
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	2b7f      	cmp	r3, #127	; 0x7f
 8001ed8:	d828      	bhi.n	8001f2c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001eda:	4a2f      	ldr	r2, [pc, #188]	; (8001f98 <__NVIC_SetPriority+0xd4>)
 8001edc:	1dfb      	adds	r3, r7, #7
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	b25b      	sxtb	r3, r3
 8001ee2:	089b      	lsrs	r3, r3, #2
 8001ee4:	33c0      	adds	r3, #192	; 0xc0
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	589b      	ldr	r3, [r3, r2]
 8001eea:	1dfa      	adds	r2, r7, #7
 8001eec:	7812      	ldrb	r2, [r2, #0]
 8001eee:	0011      	movs	r1, r2
 8001ef0:	2203      	movs	r2, #3
 8001ef2:	400a      	ands	r2, r1
 8001ef4:	00d2      	lsls	r2, r2, #3
 8001ef6:	21ff      	movs	r1, #255	; 0xff
 8001ef8:	4091      	lsls	r1, r2
 8001efa:	000a      	movs	r2, r1
 8001efc:	43d2      	mvns	r2, r2
 8001efe:	401a      	ands	r2, r3
 8001f00:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	019b      	lsls	r3, r3, #6
 8001f06:	22ff      	movs	r2, #255	; 0xff
 8001f08:	401a      	ands	r2, r3
 8001f0a:	1dfb      	adds	r3, r7, #7
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	0018      	movs	r0, r3
 8001f10:	2303      	movs	r3, #3
 8001f12:	4003      	ands	r3, r0
 8001f14:	00db      	lsls	r3, r3, #3
 8001f16:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f18:	481f      	ldr	r0, [pc, #124]	; (8001f98 <__NVIC_SetPriority+0xd4>)
 8001f1a:	1dfb      	adds	r3, r7, #7
 8001f1c:	781b      	ldrb	r3, [r3, #0]
 8001f1e:	b25b      	sxtb	r3, r3
 8001f20:	089b      	lsrs	r3, r3, #2
 8001f22:	430a      	orrs	r2, r1
 8001f24:	33c0      	adds	r3, #192	; 0xc0
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001f2a:	e031      	b.n	8001f90 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f2c:	4a1b      	ldr	r2, [pc, #108]	; (8001f9c <__NVIC_SetPriority+0xd8>)
 8001f2e:	1dfb      	adds	r3, r7, #7
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	0019      	movs	r1, r3
 8001f34:	230f      	movs	r3, #15
 8001f36:	400b      	ands	r3, r1
 8001f38:	3b08      	subs	r3, #8
 8001f3a:	089b      	lsrs	r3, r3, #2
 8001f3c:	3306      	adds	r3, #6
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	18d3      	adds	r3, r2, r3
 8001f42:	3304      	adds	r3, #4
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	1dfa      	adds	r2, r7, #7
 8001f48:	7812      	ldrb	r2, [r2, #0]
 8001f4a:	0011      	movs	r1, r2
 8001f4c:	2203      	movs	r2, #3
 8001f4e:	400a      	ands	r2, r1
 8001f50:	00d2      	lsls	r2, r2, #3
 8001f52:	21ff      	movs	r1, #255	; 0xff
 8001f54:	4091      	lsls	r1, r2
 8001f56:	000a      	movs	r2, r1
 8001f58:	43d2      	mvns	r2, r2
 8001f5a:	401a      	ands	r2, r3
 8001f5c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	019b      	lsls	r3, r3, #6
 8001f62:	22ff      	movs	r2, #255	; 0xff
 8001f64:	401a      	ands	r2, r3
 8001f66:	1dfb      	adds	r3, r7, #7
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	0018      	movs	r0, r3
 8001f6c:	2303      	movs	r3, #3
 8001f6e:	4003      	ands	r3, r0
 8001f70:	00db      	lsls	r3, r3, #3
 8001f72:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f74:	4809      	ldr	r0, [pc, #36]	; (8001f9c <__NVIC_SetPriority+0xd8>)
 8001f76:	1dfb      	adds	r3, r7, #7
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	001c      	movs	r4, r3
 8001f7c:	230f      	movs	r3, #15
 8001f7e:	4023      	ands	r3, r4
 8001f80:	3b08      	subs	r3, #8
 8001f82:	089b      	lsrs	r3, r3, #2
 8001f84:	430a      	orrs	r2, r1
 8001f86:	3306      	adds	r3, #6
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	18c3      	adds	r3, r0, r3
 8001f8c:	3304      	adds	r3, #4
 8001f8e:	601a      	str	r2, [r3, #0]
}
 8001f90:	46c0      	nop			; (mov r8, r8)
 8001f92:	46bd      	mov	sp, r7
 8001f94:	b003      	add	sp, #12
 8001f96:	bd90      	pop	{r4, r7, pc}
 8001f98:	e000e100 	.word	0xe000e100
 8001f9c:	e000ed00 	.word	0xe000ed00

08001fa0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	1e5a      	subs	r2, r3, #1
 8001fac:	2380      	movs	r3, #128	; 0x80
 8001fae:	045b      	lsls	r3, r3, #17
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	d301      	bcc.n	8001fb8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	e010      	b.n	8001fda <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fb8:	4b0a      	ldr	r3, [pc, #40]	; (8001fe4 <SysTick_Config+0x44>)
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	3a01      	subs	r2, #1
 8001fbe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	425b      	negs	r3, r3
 8001fc4:	2103      	movs	r1, #3
 8001fc6:	0018      	movs	r0, r3
 8001fc8:	f7ff ff7c 	bl	8001ec4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fcc:	4b05      	ldr	r3, [pc, #20]	; (8001fe4 <SysTick_Config+0x44>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fd2:	4b04      	ldr	r3, [pc, #16]	; (8001fe4 <SysTick_Config+0x44>)
 8001fd4:	2207      	movs	r2, #7
 8001fd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fd8:	2300      	movs	r3, #0
}
 8001fda:	0018      	movs	r0, r3
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	b002      	add	sp, #8
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	46c0      	nop			; (mov r8, r8)
 8001fe4:	e000e010 	.word	0xe000e010

08001fe8 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b084      	sub	sp, #16
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	60b9      	str	r1, [r7, #8]
 8001ff0:	607a      	str	r2, [r7, #4]
 8001ff2:	210f      	movs	r1, #15
 8001ff4:	187b      	adds	r3, r7, r1
 8001ff6:	1c02      	adds	r2, r0, #0
 8001ff8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001ffa:	68ba      	ldr	r2, [r7, #8]
 8001ffc:	187b      	adds	r3, r7, r1
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	b25b      	sxtb	r3, r3
 8002002:	0011      	movs	r1, r2
 8002004:	0018      	movs	r0, r3
 8002006:	f7ff ff5d 	bl	8001ec4 <__NVIC_SetPriority>
}
 800200a:	46c0      	nop			; (mov r8, r8)
 800200c:	46bd      	mov	sp, r7
 800200e:	b004      	add	sp, #16
 8002010:	bd80      	pop	{r7, pc}

08002012 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002012:	b580      	push	{r7, lr}
 8002014:	b082      	sub	sp, #8
 8002016:	af00      	add	r7, sp, #0
 8002018:	0002      	movs	r2, r0
 800201a:	1dfb      	adds	r3, r7, #7
 800201c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800201e:	1dfb      	adds	r3, r7, #7
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	b25b      	sxtb	r3, r3
 8002024:	0018      	movs	r0, r3
 8002026:	f7ff ff33 	bl	8001e90 <__NVIC_EnableIRQ>
}
 800202a:	46c0      	nop			; (mov r8, r8)
 800202c:	46bd      	mov	sp, r7
 800202e:	b002      	add	sp, #8
 8002030:	bd80      	pop	{r7, pc}

08002032 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002032:	b580      	push	{r7, lr}
 8002034:	b082      	sub	sp, #8
 8002036:	af00      	add	r7, sp, #0
 8002038:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	0018      	movs	r0, r3
 800203e:	f7ff ffaf 	bl	8001fa0 <SysTick_Config>
 8002042:	0003      	movs	r3, r0
}
 8002044:	0018      	movs	r0, r3
 8002046:	46bd      	mov	sp, r7
 8002048:	b002      	add	sp, #8
 800204a:	bd80      	pop	{r7, pc}

0800204c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b084      	sub	sp, #16
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002054:	230f      	movs	r3, #15
 8002056:	18fb      	adds	r3, r7, r3
 8002058:	2200      	movs	r2, #0
 800205a:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2225      	movs	r2, #37	; 0x25
 8002060:	5c9b      	ldrb	r3, [r3, r2]
 8002062:	b2db      	uxtb	r3, r3
 8002064:	2b02      	cmp	r3, #2
 8002066:	d008      	beq.n	800207a <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2204      	movs	r2, #4
 800206c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2224      	movs	r2, #36	; 0x24
 8002072:	2100      	movs	r1, #0
 8002074:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e024      	b.n	80020c4 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	210e      	movs	r1, #14
 8002086:	438a      	bics	r2, r1
 8002088:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2101      	movs	r1, #1
 8002096:	438a      	bics	r2, r1
 8002098:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800209e:	221c      	movs	r2, #28
 80020a0:	401a      	ands	r2, r3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a6:	2101      	movs	r1, #1
 80020a8:	4091      	lsls	r1, r2
 80020aa:	000a      	movs	r2, r1
 80020ac:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2225      	movs	r2, #37	; 0x25
 80020b2:	2101      	movs	r1, #1
 80020b4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2224      	movs	r2, #36	; 0x24
 80020ba:	2100      	movs	r1, #0
 80020bc:	5499      	strb	r1, [r3, r2]

    return status;
 80020be:	230f      	movs	r3, #15
 80020c0:	18fb      	adds	r3, r7, r3
 80020c2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80020c4:	0018      	movs	r0, r3
 80020c6:	46bd      	mov	sp, r7
 80020c8:	b004      	add	sp, #16
 80020ca:	bd80      	pop	{r7, pc}

080020cc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020d4:	210f      	movs	r1, #15
 80020d6:	187b      	adds	r3, r7, r1
 80020d8:	2200      	movs	r2, #0
 80020da:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2225      	movs	r2, #37	; 0x25
 80020e0:	5c9b      	ldrb	r3, [r3, r2]
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	2b02      	cmp	r3, #2
 80020e6:	d006      	beq.n	80020f6 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2204      	movs	r2, #4
 80020ec:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80020ee:	187b      	adds	r3, r7, r1
 80020f0:	2201      	movs	r2, #1
 80020f2:	701a      	strb	r2, [r3, #0]
 80020f4:	e02a      	b.n	800214c <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	210e      	movs	r1, #14
 8002102:	438a      	bics	r2, r1
 8002104:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	2101      	movs	r1, #1
 8002112:	438a      	bics	r2, r1
 8002114:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800211a:	221c      	movs	r2, #28
 800211c:	401a      	ands	r2, r3
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002122:	2101      	movs	r1, #1
 8002124:	4091      	lsls	r1, r2
 8002126:	000a      	movs	r2, r1
 8002128:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2225      	movs	r2, #37	; 0x25
 800212e:	2101      	movs	r1, #1
 8002130:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2224      	movs	r2, #36	; 0x24
 8002136:	2100      	movs	r1, #0
 8002138:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800213e:	2b00      	cmp	r3, #0
 8002140:	d004      	beq.n	800214c <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002146:	687a      	ldr	r2, [r7, #4]
 8002148:	0010      	movs	r0, r2
 800214a:	4798      	blx	r3
    }
  }
  return status;
 800214c:	230f      	movs	r3, #15
 800214e:	18fb      	adds	r3, r7, r3
 8002150:	781b      	ldrb	r3, [r3, #0]
}
 8002152:	0018      	movs	r0, r3
 8002154:	46bd      	mov	sp, r7
 8002156:	b004      	add	sp, #16
 8002158:	bd80      	pop	{r7, pc}
	...

0800215c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b086      	sub	sp, #24
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002166:	2300      	movs	r3, #0
 8002168:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800216a:	2300      	movs	r3, #0
 800216c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800216e:	2300      	movs	r3, #0
 8002170:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002172:	e155      	b.n	8002420 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2101      	movs	r1, #1
 800217a:	697a      	ldr	r2, [r7, #20]
 800217c:	4091      	lsls	r1, r2
 800217e:	000a      	movs	r2, r1
 8002180:	4013      	ands	r3, r2
 8002182:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d100      	bne.n	800218c <HAL_GPIO_Init+0x30>
 800218a:	e146      	b.n	800241a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	2203      	movs	r2, #3
 8002192:	4013      	ands	r3, r2
 8002194:	2b01      	cmp	r3, #1
 8002196:	d005      	beq.n	80021a4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	2203      	movs	r2, #3
 800219e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80021a0:	2b02      	cmp	r3, #2
 80021a2:	d130      	bne.n	8002206 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	005b      	lsls	r3, r3, #1
 80021ae:	2203      	movs	r2, #3
 80021b0:	409a      	lsls	r2, r3
 80021b2:	0013      	movs	r3, r2
 80021b4:	43da      	mvns	r2, r3
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	4013      	ands	r3, r2
 80021ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	68da      	ldr	r2, [r3, #12]
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	409a      	lsls	r2, r3
 80021c6:	0013      	movs	r3, r2
 80021c8:	693a      	ldr	r2, [r7, #16]
 80021ca:	4313      	orrs	r3, r2
 80021cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	693a      	ldr	r2, [r7, #16]
 80021d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021da:	2201      	movs	r2, #1
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	409a      	lsls	r2, r3
 80021e0:	0013      	movs	r3, r2
 80021e2:	43da      	mvns	r2, r3
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	4013      	ands	r3, r2
 80021e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	091b      	lsrs	r3, r3, #4
 80021f0:	2201      	movs	r2, #1
 80021f2:	401a      	ands	r2, r3
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	409a      	lsls	r2, r3
 80021f8:	0013      	movs	r3, r2
 80021fa:	693a      	ldr	r2, [r7, #16]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	693a      	ldr	r2, [r7, #16]
 8002204:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	2203      	movs	r2, #3
 800220c:	4013      	ands	r3, r2
 800220e:	2b03      	cmp	r3, #3
 8002210:	d017      	beq.n	8002242 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	68db      	ldr	r3, [r3, #12]
 8002216:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	005b      	lsls	r3, r3, #1
 800221c:	2203      	movs	r2, #3
 800221e:	409a      	lsls	r2, r3
 8002220:	0013      	movs	r3, r2
 8002222:	43da      	mvns	r2, r3
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	4013      	ands	r3, r2
 8002228:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	689a      	ldr	r2, [r3, #8]
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	005b      	lsls	r3, r3, #1
 8002232:	409a      	lsls	r2, r3
 8002234:	0013      	movs	r3, r2
 8002236:	693a      	ldr	r2, [r7, #16]
 8002238:	4313      	orrs	r3, r2
 800223a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	693a      	ldr	r2, [r7, #16]
 8002240:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	2203      	movs	r2, #3
 8002248:	4013      	ands	r3, r2
 800224a:	2b02      	cmp	r3, #2
 800224c:	d123      	bne.n	8002296 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	08da      	lsrs	r2, r3, #3
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	3208      	adds	r2, #8
 8002256:	0092      	lsls	r2, r2, #2
 8002258:	58d3      	ldr	r3, [r2, r3]
 800225a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	2207      	movs	r2, #7
 8002260:	4013      	ands	r3, r2
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	220f      	movs	r2, #15
 8002266:	409a      	lsls	r2, r3
 8002268:	0013      	movs	r3, r2
 800226a:	43da      	mvns	r2, r3
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	4013      	ands	r3, r2
 8002270:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	691a      	ldr	r2, [r3, #16]
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	2107      	movs	r1, #7
 800227a:	400b      	ands	r3, r1
 800227c:	009b      	lsls	r3, r3, #2
 800227e:	409a      	lsls	r2, r3
 8002280:	0013      	movs	r3, r2
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	4313      	orrs	r3, r2
 8002286:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	08da      	lsrs	r2, r3, #3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	3208      	adds	r2, #8
 8002290:	0092      	lsls	r2, r2, #2
 8002292:	6939      	ldr	r1, [r7, #16]
 8002294:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	005b      	lsls	r3, r3, #1
 80022a0:	2203      	movs	r2, #3
 80022a2:	409a      	lsls	r2, r3
 80022a4:	0013      	movs	r3, r2
 80022a6:	43da      	mvns	r2, r3
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	4013      	ands	r3, r2
 80022ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	2203      	movs	r2, #3
 80022b4:	401a      	ands	r2, r3
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	005b      	lsls	r3, r3, #1
 80022ba:	409a      	lsls	r2, r3
 80022bc:	0013      	movs	r3, r2
 80022be:	693a      	ldr	r2, [r7, #16]
 80022c0:	4313      	orrs	r3, r2
 80022c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	693a      	ldr	r2, [r7, #16]
 80022c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	685a      	ldr	r2, [r3, #4]
 80022ce:	23c0      	movs	r3, #192	; 0xc0
 80022d0:	029b      	lsls	r3, r3, #10
 80022d2:	4013      	ands	r3, r2
 80022d4:	d100      	bne.n	80022d8 <HAL_GPIO_Init+0x17c>
 80022d6:	e0a0      	b.n	800241a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022d8:	4b57      	ldr	r3, [pc, #348]	; (8002438 <HAL_GPIO_Init+0x2dc>)
 80022da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80022dc:	4b56      	ldr	r3, [pc, #344]	; (8002438 <HAL_GPIO_Init+0x2dc>)
 80022de:	2101      	movs	r1, #1
 80022e0:	430a      	orrs	r2, r1
 80022e2:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80022e4:	4a55      	ldr	r2, [pc, #340]	; (800243c <HAL_GPIO_Init+0x2e0>)
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	089b      	lsrs	r3, r3, #2
 80022ea:	3302      	adds	r3, #2
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	589b      	ldr	r3, [r3, r2]
 80022f0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	2203      	movs	r2, #3
 80022f6:	4013      	ands	r3, r2
 80022f8:	009b      	lsls	r3, r3, #2
 80022fa:	220f      	movs	r2, #15
 80022fc:	409a      	lsls	r2, r3
 80022fe:	0013      	movs	r3, r2
 8002300:	43da      	mvns	r2, r3
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	4013      	ands	r3, r2
 8002306:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002308:	687a      	ldr	r2, [r7, #4]
 800230a:	23a0      	movs	r3, #160	; 0xa0
 800230c:	05db      	lsls	r3, r3, #23
 800230e:	429a      	cmp	r2, r3
 8002310:	d01f      	beq.n	8002352 <HAL_GPIO_Init+0x1f6>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4a4a      	ldr	r2, [pc, #296]	; (8002440 <HAL_GPIO_Init+0x2e4>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d019      	beq.n	800234e <HAL_GPIO_Init+0x1f2>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4a49      	ldr	r2, [pc, #292]	; (8002444 <HAL_GPIO_Init+0x2e8>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d013      	beq.n	800234a <HAL_GPIO_Init+0x1ee>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a48      	ldr	r2, [pc, #288]	; (8002448 <HAL_GPIO_Init+0x2ec>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d00d      	beq.n	8002346 <HAL_GPIO_Init+0x1ea>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4a47      	ldr	r2, [pc, #284]	; (800244c <HAL_GPIO_Init+0x2f0>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d007      	beq.n	8002342 <HAL_GPIO_Init+0x1e6>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a46      	ldr	r2, [pc, #280]	; (8002450 <HAL_GPIO_Init+0x2f4>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d101      	bne.n	800233e <HAL_GPIO_Init+0x1e2>
 800233a:	2305      	movs	r3, #5
 800233c:	e00a      	b.n	8002354 <HAL_GPIO_Init+0x1f8>
 800233e:	2306      	movs	r3, #6
 8002340:	e008      	b.n	8002354 <HAL_GPIO_Init+0x1f8>
 8002342:	2304      	movs	r3, #4
 8002344:	e006      	b.n	8002354 <HAL_GPIO_Init+0x1f8>
 8002346:	2303      	movs	r3, #3
 8002348:	e004      	b.n	8002354 <HAL_GPIO_Init+0x1f8>
 800234a:	2302      	movs	r3, #2
 800234c:	e002      	b.n	8002354 <HAL_GPIO_Init+0x1f8>
 800234e:	2301      	movs	r3, #1
 8002350:	e000      	b.n	8002354 <HAL_GPIO_Init+0x1f8>
 8002352:	2300      	movs	r3, #0
 8002354:	697a      	ldr	r2, [r7, #20]
 8002356:	2103      	movs	r1, #3
 8002358:	400a      	ands	r2, r1
 800235a:	0092      	lsls	r2, r2, #2
 800235c:	4093      	lsls	r3, r2
 800235e:	693a      	ldr	r2, [r7, #16]
 8002360:	4313      	orrs	r3, r2
 8002362:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002364:	4935      	ldr	r1, [pc, #212]	; (800243c <HAL_GPIO_Init+0x2e0>)
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	089b      	lsrs	r3, r3, #2
 800236a:	3302      	adds	r3, #2
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	693a      	ldr	r2, [r7, #16]
 8002370:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002372:	4b38      	ldr	r3, [pc, #224]	; (8002454 <HAL_GPIO_Init+0x2f8>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	43da      	mvns	r2, r3
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	4013      	ands	r3, r2
 8002380:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	685a      	ldr	r2, [r3, #4]
 8002386:	2380      	movs	r3, #128	; 0x80
 8002388:	025b      	lsls	r3, r3, #9
 800238a:	4013      	ands	r3, r2
 800238c:	d003      	beq.n	8002396 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800238e:	693a      	ldr	r2, [r7, #16]
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	4313      	orrs	r3, r2
 8002394:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002396:	4b2f      	ldr	r3, [pc, #188]	; (8002454 <HAL_GPIO_Init+0x2f8>)
 8002398:	693a      	ldr	r2, [r7, #16]
 800239a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800239c:	4b2d      	ldr	r3, [pc, #180]	; (8002454 <HAL_GPIO_Init+0x2f8>)
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	43da      	mvns	r2, r3
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	4013      	ands	r3, r2
 80023aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	685a      	ldr	r2, [r3, #4]
 80023b0:	2380      	movs	r3, #128	; 0x80
 80023b2:	029b      	lsls	r3, r3, #10
 80023b4:	4013      	ands	r3, r2
 80023b6:	d003      	beq.n	80023c0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80023b8:	693a      	ldr	r2, [r7, #16]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	4313      	orrs	r3, r2
 80023be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80023c0:	4b24      	ldr	r3, [pc, #144]	; (8002454 <HAL_GPIO_Init+0x2f8>)
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023c6:	4b23      	ldr	r3, [pc, #140]	; (8002454 <HAL_GPIO_Init+0x2f8>)
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	43da      	mvns	r2, r3
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	4013      	ands	r3, r2
 80023d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	685a      	ldr	r2, [r3, #4]
 80023da:	2380      	movs	r3, #128	; 0x80
 80023dc:	035b      	lsls	r3, r3, #13
 80023de:	4013      	ands	r3, r2
 80023e0:	d003      	beq.n	80023ea <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80023e2:	693a      	ldr	r2, [r7, #16]
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80023ea:	4b1a      	ldr	r3, [pc, #104]	; (8002454 <HAL_GPIO_Init+0x2f8>)
 80023ec:	693a      	ldr	r2, [r7, #16]
 80023ee:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80023f0:	4b18      	ldr	r3, [pc, #96]	; (8002454 <HAL_GPIO_Init+0x2f8>)
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	43da      	mvns	r2, r3
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	4013      	ands	r3, r2
 80023fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685a      	ldr	r2, [r3, #4]
 8002404:	2380      	movs	r3, #128	; 0x80
 8002406:	039b      	lsls	r3, r3, #14
 8002408:	4013      	ands	r3, r2
 800240a:	d003      	beq.n	8002414 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 800240c:	693a      	ldr	r2, [r7, #16]
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	4313      	orrs	r3, r2
 8002412:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002414:	4b0f      	ldr	r3, [pc, #60]	; (8002454 <HAL_GPIO_Init+0x2f8>)
 8002416:	693a      	ldr	r2, [r7, #16]
 8002418:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	3301      	adds	r3, #1
 800241e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	40da      	lsrs	r2, r3
 8002428:	1e13      	subs	r3, r2, #0
 800242a:	d000      	beq.n	800242e <HAL_GPIO_Init+0x2d2>
 800242c:	e6a2      	b.n	8002174 <HAL_GPIO_Init+0x18>
  }
}
 800242e:	46c0      	nop			; (mov r8, r8)
 8002430:	46c0      	nop			; (mov r8, r8)
 8002432:	46bd      	mov	sp, r7
 8002434:	b006      	add	sp, #24
 8002436:	bd80      	pop	{r7, pc}
 8002438:	40021000 	.word	0x40021000
 800243c:	40010000 	.word	0x40010000
 8002440:	50000400 	.word	0x50000400
 8002444:	50000800 	.word	0x50000800
 8002448:	50000c00 	.word	0x50000c00
 800244c:	50001000 	.word	0x50001000
 8002450:	50001c00 	.word	0x50001c00
 8002454:	40010400 	.word	0x40010400

08002458 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
 8002460:	0008      	movs	r0, r1
 8002462:	0011      	movs	r1, r2
 8002464:	1cbb      	adds	r3, r7, #2
 8002466:	1c02      	adds	r2, r0, #0
 8002468:	801a      	strh	r2, [r3, #0]
 800246a:	1c7b      	adds	r3, r7, #1
 800246c:	1c0a      	adds	r2, r1, #0
 800246e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002470:	1c7b      	adds	r3, r7, #1
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d004      	beq.n	8002482 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002478:	1cbb      	adds	r3, r7, #2
 800247a:	881a      	ldrh	r2, [r3, #0]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002480:	e003      	b.n	800248a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002482:	1cbb      	adds	r3, r7, #2
 8002484:	881a      	ldrh	r2, [r3, #0]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	629a      	str	r2, [r3, #40]	; 0x28
}
 800248a:	46c0      	nop			; (mov r8, r8)
 800248c:	46bd      	mov	sp, r7
 800248e:	b002      	add	sp, #8
 8002490:	bd80      	pop	{r7, pc}
	...

08002494 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002494:	b5b0      	push	{r4, r5, r7, lr}
 8002496:	b08a      	sub	sp, #40	; 0x28
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d102      	bne.n	80024a8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	f000 fb6c 	bl	8002b80 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024a8:	4bc8      	ldr	r3, [pc, #800]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	220c      	movs	r2, #12
 80024ae:	4013      	ands	r3, r2
 80024b0:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80024b2:	4bc6      	ldr	r3, [pc, #792]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 80024b4:	68da      	ldr	r2, [r3, #12]
 80024b6:	2380      	movs	r3, #128	; 0x80
 80024b8:	025b      	lsls	r3, r3, #9
 80024ba:	4013      	ands	r3, r2
 80024bc:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	2201      	movs	r2, #1
 80024c4:	4013      	ands	r3, r2
 80024c6:	d100      	bne.n	80024ca <HAL_RCC_OscConfig+0x36>
 80024c8:	e07d      	b.n	80025c6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	2b08      	cmp	r3, #8
 80024ce:	d007      	beq.n	80024e0 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80024d0:	69fb      	ldr	r3, [r7, #28]
 80024d2:	2b0c      	cmp	r3, #12
 80024d4:	d112      	bne.n	80024fc <HAL_RCC_OscConfig+0x68>
 80024d6:	69ba      	ldr	r2, [r7, #24]
 80024d8:	2380      	movs	r3, #128	; 0x80
 80024da:	025b      	lsls	r3, r3, #9
 80024dc:	429a      	cmp	r2, r3
 80024de:	d10d      	bne.n	80024fc <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024e0:	4bba      	ldr	r3, [pc, #744]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	2380      	movs	r3, #128	; 0x80
 80024e6:	029b      	lsls	r3, r3, #10
 80024e8:	4013      	ands	r3, r2
 80024ea:	d100      	bne.n	80024ee <HAL_RCC_OscConfig+0x5a>
 80024ec:	e06a      	b.n	80025c4 <HAL_RCC_OscConfig+0x130>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d166      	bne.n	80025c4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	f000 fb42 	bl	8002b80 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685a      	ldr	r2, [r3, #4]
 8002500:	2380      	movs	r3, #128	; 0x80
 8002502:	025b      	lsls	r3, r3, #9
 8002504:	429a      	cmp	r2, r3
 8002506:	d107      	bne.n	8002518 <HAL_RCC_OscConfig+0x84>
 8002508:	4bb0      	ldr	r3, [pc, #704]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	4baf      	ldr	r3, [pc, #700]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 800250e:	2180      	movs	r1, #128	; 0x80
 8002510:	0249      	lsls	r1, r1, #9
 8002512:	430a      	orrs	r2, r1
 8002514:	601a      	str	r2, [r3, #0]
 8002516:	e027      	b.n	8002568 <HAL_RCC_OscConfig+0xd4>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	685a      	ldr	r2, [r3, #4]
 800251c:	23a0      	movs	r3, #160	; 0xa0
 800251e:	02db      	lsls	r3, r3, #11
 8002520:	429a      	cmp	r2, r3
 8002522:	d10e      	bne.n	8002542 <HAL_RCC_OscConfig+0xae>
 8002524:	4ba9      	ldr	r3, [pc, #676]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	4ba8      	ldr	r3, [pc, #672]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 800252a:	2180      	movs	r1, #128	; 0x80
 800252c:	02c9      	lsls	r1, r1, #11
 800252e:	430a      	orrs	r2, r1
 8002530:	601a      	str	r2, [r3, #0]
 8002532:	4ba6      	ldr	r3, [pc, #664]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	4ba5      	ldr	r3, [pc, #660]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 8002538:	2180      	movs	r1, #128	; 0x80
 800253a:	0249      	lsls	r1, r1, #9
 800253c:	430a      	orrs	r2, r1
 800253e:	601a      	str	r2, [r3, #0]
 8002540:	e012      	b.n	8002568 <HAL_RCC_OscConfig+0xd4>
 8002542:	4ba2      	ldr	r3, [pc, #648]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	4ba1      	ldr	r3, [pc, #644]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 8002548:	49a1      	ldr	r1, [pc, #644]	; (80027d0 <HAL_RCC_OscConfig+0x33c>)
 800254a:	400a      	ands	r2, r1
 800254c:	601a      	str	r2, [r3, #0]
 800254e:	4b9f      	ldr	r3, [pc, #636]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 8002550:	681a      	ldr	r2, [r3, #0]
 8002552:	2380      	movs	r3, #128	; 0x80
 8002554:	025b      	lsls	r3, r3, #9
 8002556:	4013      	ands	r3, r2
 8002558:	60fb      	str	r3, [r7, #12]
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	4b9b      	ldr	r3, [pc, #620]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 800255e:	681a      	ldr	r2, [r3, #0]
 8002560:	4b9a      	ldr	r3, [pc, #616]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 8002562:	499c      	ldr	r1, [pc, #624]	; (80027d4 <HAL_RCC_OscConfig+0x340>)
 8002564:	400a      	ands	r2, r1
 8002566:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d014      	beq.n	800259a <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002570:	f7ff fc60 	bl	8001e34 <HAL_GetTick>
 8002574:	0003      	movs	r3, r0
 8002576:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002578:	e008      	b.n	800258c <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800257a:	f7ff fc5b 	bl	8001e34 <HAL_GetTick>
 800257e:	0002      	movs	r2, r0
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	2b64      	cmp	r3, #100	; 0x64
 8002586:	d901      	bls.n	800258c <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e2f9      	b.n	8002b80 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800258c:	4b8f      	ldr	r3, [pc, #572]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	2380      	movs	r3, #128	; 0x80
 8002592:	029b      	lsls	r3, r3, #10
 8002594:	4013      	ands	r3, r2
 8002596:	d0f0      	beq.n	800257a <HAL_RCC_OscConfig+0xe6>
 8002598:	e015      	b.n	80025c6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800259a:	f7ff fc4b 	bl	8001e34 <HAL_GetTick>
 800259e:	0003      	movs	r3, r0
 80025a0:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80025a2:	e008      	b.n	80025b6 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025a4:	f7ff fc46 	bl	8001e34 <HAL_GetTick>
 80025a8:	0002      	movs	r2, r0
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	2b64      	cmp	r3, #100	; 0x64
 80025b0:	d901      	bls.n	80025b6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80025b2:	2303      	movs	r3, #3
 80025b4:	e2e4      	b.n	8002b80 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80025b6:	4b85      	ldr	r3, [pc, #532]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	2380      	movs	r3, #128	; 0x80
 80025bc:	029b      	lsls	r3, r3, #10
 80025be:	4013      	ands	r3, r2
 80025c0:	d1f0      	bne.n	80025a4 <HAL_RCC_OscConfig+0x110>
 80025c2:	e000      	b.n	80025c6 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025c4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2202      	movs	r2, #2
 80025cc:	4013      	ands	r3, r2
 80025ce:	d100      	bne.n	80025d2 <HAL_RCC_OscConfig+0x13e>
 80025d0:	e099      	b.n	8002706 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	68db      	ldr	r3, [r3, #12]
 80025d6:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80025d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025da:	2220      	movs	r2, #32
 80025dc:	4013      	ands	r3, r2
 80025de:	d009      	beq.n	80025f4 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80025e0:	4b7a      	ldr	r3, [pc, #488]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	4b79      	ldr	r3, [pc, #484]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 80025e6:	2120      	movs	r1, #32
 80025e8:	430a      	orrs	r2, r1
 80025ea:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80025ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ee:	2220      	movs	r2, #32
 80025f0:	4393      	bics	r3, r2
 80025f2:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80025f4:	69fb      	ldr	r3, [r7, #28]
 80025f6:	2b04      	cmp	r3, #4
 80025f8:	d005      	beq.n	8002606 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	2b0c      	cmp	r3, #12
 80025fe:	d13e      	bne.n	800267e <HAL_RCC_OscConfig+0x1ea>
 8002600:	69bb      	ldr	r3, [r7, #24]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d13b      	bne.n	800267e <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002606:	4b71      	ldr	r3, [pc, #452]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	2204      	movs	r2, #4
 800260c:	4013      	ands	r3, r2
 800260e:	d004      	beq.n	800261a <HAL_RCC_OscConfig+0x186>
 8002610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002612:	2b00      	cmp	r3, #0
 8002614:	d101      	bne.n	800261a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e2b2      	b.n	8002b80 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800261a:	4b6c      	ldr	r3, [pc, #432]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	4a6e      	ldr	r2, [pc, #440]	; (80027d8 <HAL_RCC_OscConfig+0x344>)
 8002620:	4013      	ands	r3, r2
 8002622:	0019      	movs	r1, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	691b      	ldr	r3, [r3, #16]
 8002628:	021a      	lsls	r2, r3, #8
 800262a:	4b68      	ldr	r3, [pc, #416]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 800262c:	430a      	orrs	r2, r1
 800262e:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002630:	4b66      	ldr	r3, [pc, #408]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2209      	movs	r2, #9
 8002636:	4393      	bics	r3, r2
 8002638:	0019      	movs	r1, r3
 800263a:	4b64      	ldr	r3, [pc, #400]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 800263c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800263e:	430a      	orrs	r2, r1
 8002640:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002642:	f000 fbeb 	bl	8002e1c <HAL_RCC_GetSysClockFreq>
 8002646:	0001      	movs	r1, r0
 8002648:	4b60      	ldr	r3, [pc, #384]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	091b      	lsrs	r3, r3, #4
 800264e:	220f      	movs	r2, #15
 8002650:	4013      	ands	r3, r2
 8002652:	4a62      	ldr	r2, [pc, #392]	; (80027dc <HAL_RCC_OscConfig+0x348>)
 8002654:	5cd3      	ldrb	r3, [r2, r3]
 8002656:	000a      	movs	r2, r1
 8002658:	40da      	lsrs	r2, r3
 800265a:	4b61      	ldr	r3, [pc, #388]	; (80027e0 <HAL_RCC_OscConfig+0x34c>)
 800265c:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800265e:	4b61      	ldr	r3, [pc, #388]	; (80027e4 <HAL_RCC_OscConfig+0x350>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	2513      	movs	r5, #19
 8002664:	197c      	adds	r4, r7, r5
 8002666:	0018      	movs	r0, r3
 8002668:	f7ff fb9e 	bl	8001da8 <HAL_InitTick>
 800266c:	0003      	movs	r3, r0
 800266e:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8002670:	197b      	adds	r3, r7, r5
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d046      	beq.n	8002706 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8002678:	197b      	adds	r3, r7, r5
 800267a:	781b      	ldrb	r3, [r3, #0]
 800267c:	e280      	b.n	8002b80 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800267e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002680:	2b00      	cmp	r3, #0
 8002682:	d027      	beq.n	80026d4 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002684:	4b51      	ldr	r3, [pc, #324]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	2209      	movs	r2, #9
 800268a:	4393      	bics	r3, r2
 800268c:	0019      	movs	r1, r3
 800268e:	4b4f      	ldr	r3, [pc, #316]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 8002690:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002692:	430a      	orrs	r2, r1
 8002694:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002696:	f7ff fbcd 	bl	8001e34 <HAL_GetTick>
 800269a:	0003      	movs	r3, r0
 800269c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800269e:	e008      	b.n	80026b2 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026a0:	f7ff fbc8 	bl	8001e34 <HAL_GetTick>
 80026a4:	0002      	movs	r2, r0
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d901      	bls.n	80026b2 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	e266      	b.n	8002b80 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80026b2:	4b46      	ldr	r3, [pc, #280]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	2204      	movs	r2, #4
 80026b8:	4013      	ands	r3, r2
 80026ba:	d0f1      	beq.n	80026a0 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026bc:	4b43      	ldr	r3, [pc, #268]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	4a45      	ldr	r2, [pc, #276]	; (80027d8 <HAL_RCC_OscConfig+0x344>)
 80026c2:	4013      	ands	r3, r2
 80026c4:	0019      	movs	r1, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	691b      	ldr	r3, [r3, #16]
 80026ca:	021a      	lsls	r2, r3, #8
 80026cc:	4b3f      	ldr	r3, [pc, #252]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 80026ce:	430a      	orrs	r2, r1
 80026d0:	605a      	str	r2, [r3, #4]
 80026d2:	e018      	b.n	8002706 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026d4:	4b3d      	ldr	r3, [pc, #244]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	4b3c      	ldr	r3, [pc, #240]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 80026da:	2101      	movs	r1, #1
 80026dc:	438a      	bics	r2, r1
 80026de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026e0:	f7ff fba8 	bl	8001e34 <HAL_GetTick>
 80026e4:	0003      	movs	r3, r0
 80026e6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80026e8:	e008      	b.n	80026fc <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026ea:	f7ff fba3 	bl	8001e34 <HAL_GetTick>
 80026ee:	0002      	movs	r2, r0
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	1ad3      	subs	r3, r2, r3
 80026f4:	2b02      	cmp	r3, #2
 80026f6:	d901      	bls.n	80026fc <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80026f8:	2303      	movs	r3, #3
 80026fa:	e241      	b.n	8002b80 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80026fc:	4b33      	ldr	r3, [pc, #204]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2204      	movs	r2, #4
 8002702:	4013      	ands	r3, r2
 8002704:	d1f1      	bne.n	80026ea <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	2210      	movs	r2, #16
 800270c:	4013      	ands	r3, r2
 800270e:	d100      	bne.n	8002712 <HAL_RCC_OscConfig+0x27e>
 8002710:	e0a1      	b.n	8002856 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d140      	bne.n	800279a <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002718:	4b2c      	ldr	r3, [pc, #176]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	2380      	movs	r3, #128	; 0x80
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	4013      	ands	r3, r2
 8002722:	d005      	beq.n	8002730 <HAL_RCC_OscConfig+0x29c>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	699b      	ldr	r3, [r3, #24]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d101      	bne.n	8002730 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e227      	b.n	8002b80 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002730:	4b26      	ldr	r3, [pc, #152]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	4a2c      	ldr	r2, [pc, #176]	; (80027e8 <HAL_RCC_OscConfig+0x354>)
 8002736:	4013      	ands	r3, r2
 8002738:	0019      	movs	r1, r3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6a1a      	ldr	r2, [r3, #32]
 800273e:	4b23      	ldr	r3, [pc, #140]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 8002740:	430a      	orrs	r2, r1
 8002742:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002744:	4b21      	ldr	r3, [pc, #132]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	021b      	lsls	r3, r3, #8
 800274a:	0a19      	lsrs	r1, r3, #8
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	69db      	ldr	r3, [r3, #28]
 8002750:	061a      	lsls	r2, r3, #24
 8002752:	4b1e      	ldr	r3, [pc, #120]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 8002754:	430a      	orrs	r2, r1
 8002756:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6a1b      	ldr	r3, [r3, #32]
 800275c:	0b5b      	lsrs	r3, r3, #13
 800275e:	3301      	adds	r3, #1
 8002760:	2280      	movs	r2, #128	; 0x80
 8002762:	0212      	lsls	r2, r2, #8
 8002764:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002766:	4b19      	ldr	r3, [pc, #100]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	091b      	lsrs	r3, r3, #4
 800276c:	210f      	movs	r1, #15
 800276e:	400b      	ands	r3, r1
 8002770:	491a      	ldr	r1, [pc, #104]	; (80027dc <HAL_RCC_OscConfig+0x348>)
 8002772:	5ccb      	ldrb	r3, [r1, r3]
 8002774:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002776:	4b1a      	ldr	r3, [pc, #104]	; (80027e0 <HAL_RCC_OscConfig+0x34c>)
 8002778:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800277a:	4b1a      	ldr	r3, [pc, #104]	; (80027e4 <HAL_RCC_OscConfig+0x350>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	2513      	movs	r5, #19
 8002780:	197c      	adds	r4, r7, r5
 8002782:	0018      	movs	r0, r3
 8002784:	f7ff fb10 	bl	8001da8 <HAL_InitTick>
 8002788:	0003      	movs	r3, r0
 800278a:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800278c:	197b      	adds	r3, r7, r5
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d060      	beq.n	8002856 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8002794:	197b      	adds	r3, r7, r5
 8002796:	781b      	ldrb	r3, [r3, #0]
 8002798:	e1f2      	b.n	8002b80 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	699b      	ldr	r3, [r3, #24]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d03f      	beq.n	8002822 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80027a2:	4b0a      	ldr	r3, [pc, #40]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	4b09      	ldr	r3, [pc, #36]	; (80027cc <HAL_RCC_OscConfig+0x338>)
 80027a8:	2180      	movs	r1, #128	; 0x80
 80027aa:	0049      	lsls	r1, r1, #1
 80027ac:	430a      	orrs	r2, r1
 80027ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027b0:	f7ff fb40 	bl	8001e34 <HAL_GetTick>
 80027b4:	0003      	movs	r3, r0
 80027b6:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80027b8:	e018      	b.n	80027ec <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80027ba:	f7ff fb3b 	bl	8001e34 <HAL_GetTick>
 80027be:	0002      	movs	r2, r0
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d911      	bls.n	80027ec <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 80027c8:	2303      	movs	r3, #3
 80027ca:	e1d9      	b.n	8002b80 <HAL_RCC_OscConfig+0x6ec>
 80027cc:	40021000 	.word	0x40021000
 80027d0:	fffeffff 	.word	0xfffeffff
 80027d4:	fffbffff 	.word	0xfffbffff
 80027d8:	ffffe0ff 	.word	0xffffe0ff
 80027dc:	08004d54 	.word	0x08004d54
 80027e0:	20000000 	.word	0x20000000
 80027e4:	20000004 	.word	0x20000004
 80027e8:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80027ec:	4bc9      	ldr	r3, [pc, #804]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	2380      	movs	r3, #128	; 0x80
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	4013      	ands	r3, r2
 80027f6:	d0e0      	beq.n	80027ba <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027f8:	4bc6      	ldr	r3, [pc, #792]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	4ac6      	ldr	r2, [pc, #792]	; (8002b18 <HAL_RCC_OscConfig+0x684>)
 80027fe:	4013      	ands	r3, r2
 8002800:	0019      	movs	r1, r3
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6a1a      	ldr	r2, [r3, #32]
 8002806:	4bc3      	ldr	r3, [pc, #780]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 8002808:	430a      	orrs	r2, r1
 800280a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800280c:	4bc1      	ldr	r3, [pc, #772]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	021b      	lsls	r3, r3, #8
 8002812:	0a19      	lsrs	r1, r3, #8
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	69db      	ldr	r3, [r3, #28]
 8002818:	061a      	lsls	r2, r3, #24
 800281a:	4bbe      	ldr	r3, [pc, #760]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 800281c:	430a      	orrs	r2, r1
 800281e:	605a      	str	r2, [r3, #4]
 8002820:	e019      	b.n	8002856 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002822:	4bbc      	ldr	r3, [pc, #752]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	4bbb      	ldr	r3, [pc, #748]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 8002828:	49bc      	ldr	r1, [pc, #752]	; (8002b1c <HAL_RCC_OscConfig+0x688>)
 800282a:	400a      	ands	r2, r1
 800282c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800282e:	f7ff fb01 	bl	8001e34 <HAL_GetTick>
 8002832:	0003      	movs	r3, r0
 8002834:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002836:	e008      	b.n	800284a <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002838:	f7ff fafc 	bl	8001e34 <HAL_GetTick>
 800283c:	0002      	movs	r2, r0
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	2b02      	cmp	r3, #2
 8002844:	d901      	bls.n	800284a <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	e19a      	b.n	8002b80 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800284a:	4bb2      	ldr	r3, [pc, #712]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	2380      	movs	r3, #128	; 0x80
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	4013      	ands	r3, r2
 8002854:	d1f0      	bne.n	8002838 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	2208      	movs	r2, #8
 800285c:	4013      	ands	r3, r2
 800285e:	d036      	beq.n	80028ce <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	695b      	ldr	r3, [r3, #20]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d019      	beq.n	800289c <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002868:	4baa      	ldr	r3, [pc, #680]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 800286a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800286c:	4ba9      	ldr	r3, [pc, #676]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 800286e:	2101      	movs	r1, #1
 8002870:	430a      	orrs	r2, r1
 8002872:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002874:	f7ff fade 	bl	8001e34 <HAL_GetTick>
 8002878:	0003      	movs	r3, r0
 800287a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800287c:	e008      	b.n	8002890 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800287e:	f7ff fad9 	bl	8001e34 <HAL_GetTick>
 8002882:	0002      	movs	r2, r0
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	2b02      	cmp	r3, #2
 800288a:	d901      	bls.n	8002890 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 800288c:	2303      	movs	r3, #3
 800288e:	e177      	b.n	8002b80 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002890:	4ba0      	ldr	r3, [pc, #640]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 8002892:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002894:	2202      	movs	r2, #2
 8002896:	4013      	ands	r3, r2
 8002898:	d0f1      	beq.n	800287e <HAL_RCC_OscConfig+0x3ea>
 800289a:	e018      	b.n	80028ce <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800289c:	4b9d      	ldr	r3, [pc, #628]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 800289e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80028a0:	4b9c      	ldr	r3, [pc, #624]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 80028a2:	2101      	movs	r1, #1
 80028a4:	438a      	bics	r2, r1
 80028a6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028a8:	f7ff fac4 	bl	8001e34 <HAL_GetTick>
 80028ac:	0003      	movs	r3, r0
 80028ae:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80028b0:	e008      	b.n	80028c4 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028b2:	f7ff fabf 	bl	8001e34 <HAL_GetTick>
 80028b6:	0002      	movs	r2, r0
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	1ad3      	subs	r3, r2, r3
 80028bc:	2b02      	cmp	r3, #2
 80028be:	d901      	bls.n	80028c4 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 80028c0:	2303      	movs	r3, #3
 80028c2:	e15d      	b.n	8002b80 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80028c4:	4b93      	ldr	r3, [pc, #588]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 80028c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028c8:	2202      	movs	r2, #2
 80028ca:	4013      	ands	r3, r2
 80028cc:	d1f1      	bne.n	80028b2 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	2204      	movs	r2, #4
 80028d4:	4013      	ands	r3, r2
 80028d6:	d100      	bne.n	80028da <HAL_RCC_OscConfig+0x446>
 80028d8:	e0ae      	b.n	8002a38 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028da:	2023      	movs	r0, #35	; 0x23
 80028dc:	183b      	adds	r3, r7, r0
 80028de:	2200      	movs	r2, #0
 80028e0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028e2:	4b8c      	ldr	r3, [pc, #560]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 80028e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80028e6:	2380      	movs	r3, #128	; 0x80
 80028e8:	055b      	lsls	r3, r3, #21
 80028ea:	4013      	ands	r3, r2
 80028ec:	d109      	bne.n	8002902 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028ee:	4b89      	ldr	r3, [pc, #548]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 80028f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80028f2:	4b88      	ldr	r3, [pc, #544]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 80028f4:	2180      	movs	r1, #128	; 0x80
 80028f6:	0549      	lsls	r1, r1, #21
 80028f8:	430a      	orrs	r2, r1
 80028fa:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80028fc:	183b      	adds	r3, r7, r0
 80028fe:	2201      	movs	r2, #1
 8002900:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002902:	4b87      	ldr	r3, [pc, #540]	; (8002b20 <HAL_RCC_OscConfig+0x68c>)
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	2380      	movs	r3, #128	; 0x80
 8002908:	005b      	lsls	r3, r3, #1
 800290a:	4013      	ands	r3, r2
 800290c:	d11a      	bne.n	8002944 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800290e:	4b84      	ldr	r3, [pc, #528]	; (8002b20 <HAL_RCC_OscConfig+0x68c>)
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	4b83      	ldr	r3, [pc, #524]	; (8002b20 <HAL_RCC_OscConfig+0x68c>)
 8002914:	2180      	movs	r1, #128	; 0x80
 8002916:	0049      	lsls	r1, r1, #1
 8002918:	430a      	orrs	r2, r1
 800291a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800291c:	f7ff fa8a 	bl	8001e34 <HAL_GetTick>
 8002920:	0003      	movs	r3, r0
 8002922:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002924:	e008      	b.n	8002938 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002926:	f7ff fa85 	bl	8001e34 <HAL_GetTick>
 800292a:	0002      	movs	r2, r0
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	2b64      	cmp	r3, #100	; 0x64
 8002932:	d901      	bls.n	8002938 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8002934:	2303      	movs	r3, #3
 8002936:	e123      	b.n	8002b80 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002938:	4b79      	ldr	r3, [pc, #484]	; (8002b20 <HAL_RCC_OscConfig+0x68c>)
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	2380      	movs	r3, #128	; 0x80
 800293e:	005b      	lsls	r3, r3, #1
 8002940:	4013      	ands	r3, r2
 8002942:	d0f0      	beq.n	8002926 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	689a      	ldr	r2, [r3, #8]
 8002948:	2380      	movs	r3, #128	; 0x80
 800294a:	005b      	lsls	r3, r3, #1
 800294c:	429a      	cmp	r2, r3
 800294e:	d107      	bne.n	8002960 <HAL_RCC_OscConfig+0x4cc>
 8002950:	4b70      	ldr	r3, [pc, #448]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 8002952:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002954:	4b6f      	ldr	r3, [pc, #444]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 8002956:	2180      	movs	r1, #128	; 0x80
 8002958:	0049      	lsls	r1, r1, #1
 800295a:	430a      	orrs	r2, r1
 800295c:	651a      	str	r2, [r3, #80]	; 0x50
 800295e:	e031      	b.n	80029c4 <HAL_RCC_OscConfig+0x530>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d10c      	bne.n	8002982 <HAL_RCC_OscConfig+0x4ee>
 8002968:	4b6a      	ldr	r3, [pc, #424]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 800296a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800296c:	4b69      	ldr	r3, [pc, #420]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 800296e:	496b      	ldr	r1, [pc, #428]	; (8002b1c <HAL_RCC_OscConfig+0x688>)
 8002970:	400a      	ands	r2, r1
 8002972:	651a      	str	r2, [r3, #80]	; 0x50
 8002974:	4b67      	ldr	r3, [pc, #412]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 8002976:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002978:	4b66      	ldr	r3, [pc, #408]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 800297a:	496a      	ldr	r1, [pc, #424]	; (8002b24 <HAL_RCC_OscConfig+0x690>)
 800297c:	400a      	ands	r2, r1
 800297e:	651a      	str	r2, [r3, #80]	; 0x50
 8002980:	e020      	b.n	80029c4 <HAL_RCC_OscConfig+0x530>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	689a      	ldr	r2, [r3, #8]
 8002986:	23a0      	movs	r3, #160	; 0xa0
 8002988:	00db      	lsls	r3, r3, #3
 800298a:	429a      	cmp	r2, r3
 800298c:	d10e      	bne.n	80029ac <HAL_RCC_OscConfig+0x518>
 800298e:	4b61      	ldr	r3, [pc, #388]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 8002990:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002992:	4b60      	ldr	r3, [pc, #384]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 8002994:	2180      	movs	r1, #128	; 0x80
 8002996:	00c9      	lsls	r1, r1, #3
 8002998:	430a      	orrs	r2, r1
 800299a:	651a      	str	r2, [r3, #80]	; 0x50
 800299c:	4b5d      	ldr	r3, [pc, #372]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 800299e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80029a0:	4b5c      	ldr	r3, [pc, #368]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 80029a2:	2180      	movs	r1, #128	; 0x80
 80029a4:	0049      	lsls	r1, r1, #1
 80029a6:	430a      	orrs	r2, r1
 80029a8:	651a      	str	r2, [r3, #80]	; 0x50
 80029aa:	e00b      	b.n	80029c4 <HAL_RCC_OscConfig+0x530>
 80029ac:	4b59      	ldr	r3, [pc, #356]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 80029ae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80029b0:	4b58      	ldr	r3, [pc, #352]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 80029b2:	495a      	ldr	r1, [pc, #360]	; (8002b1c <HAL_RCC_OscConfig+0x688>)
 80029b4:	400a      	ands	r2, r1
 80029b6:	651a      	str	r2, [r3, #80]	; 0x50
 80029b8:	4b56      	ldr	r3, [pc, #344]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 80029ba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80029bc:	4b55      	ldr	r3, [pc, #340]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 80029be:	4959      	ldr	r1, [pc, #356]	; (8002b24 <HAL_RCC_OscConfig+0x690>)
 80029c0:	400a      	ands	r2, r1
 80029c2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d015      	beq.n	80029f8 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029cc:	f7ff fa32 	bl	8001e34 <HAL_GetTick>
 80029d0:	0003      	movs	r3, r0
 80029d2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80029d4:	e009      	b.n	80029ea <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029d6:	f7ff fa2d 	bl	8001e34 <HAL_GetTick>
 80029da:	0002      	movs	r2, r0
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	4a51      	ldr	r2, [pc, #324]	; (8002b28 <HAL_RCC_OscConfig+0x694>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d901      	bls.n	80029ea <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 80029e6:	2303      	movs	r3, #3
 80029e8:	e0ca      	b.n	8002b80 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80029ea:	4b4a      	ldr	r3, [pc, #296]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 80029ec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80029ee:	2380      	movs	r3, #128	; 0x80
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	4013      	ands	r3, r2
 80029f4:	d0ef      	beq.n	80029d6 <HAL_RCC_OscConfig+0x542>
 80029f6:	e014      	b.n	8002a22 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029f8:	f7ff fa1c 	bl	8001e34 <HAL_GetTick>
 80029fc:	0003      	movs	r3, r0
 80029fe:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002a00:	e009      	b.n	8002a16 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a02:	f7ff fa17 	bl	8001e34 <HAL_GetTick>
 8002a06:	0002      	movs	r2, r0
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	4a46      	ldr	r2, [pc, #280]	; (8002b28 <HAL_RCC_OscConfig+0x694>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d901      	bls.n	8002a16 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e0b4      	b.n	8002b80 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002a16:	4b3f      	ldr	r3, [pc, #252]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 8002a18:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002a1a:	2380      	movs	r3, #128	; 0x80
 8002a1c:	009b      	lsls	r3, r3, #2
 8002a1e:	4013      	ands	r3, r2
 8002a20:	d1ef      	bne.n	8002a02 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a22:	2323      	movs	r3, #35	; 0x23
 8002a24:	18fb      	adds	r3, r7, r3
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d105      	bne.n	8002a38 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a2c:	4b39      	ldr	r3, [pc, #228]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 8002a2e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a30:	4b38      	ldr	r3, [pc, #224]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 8002a32:	493e      	ldr	r1, [pc, #248]	; (8002b2c <HAL_RCC_OscConfig+0x698>)
 8002a34:	400a      	ands	r2, r1
 8002a36:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d100      	bne.n	8002a42 <HAL_RCC_OscConfig+0x5ae>
 8002a40:	e09d      	b.n	8002b7e <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a42:	69fb      	ldr	r3, [r7, #28]
 8002a44:	2b0c      	cmp	r3, #12
 8002a46:	d100      	bne.n	8002a4a <HAL_RCC_OscConfig+0x5b6>
 8002a48:	e076      	b.n	8002b38 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d145      	bne.n	8002ade <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a52:	4b30      	ldr	r3, [pc, #192]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	4b2f      	ldr	r3, [pc, #188]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 8002a58:	4935      	ldr	r1, [pc, #212]	; (8002b30 <HAL_RCC_OscConfig+0x69c>)
 8002a5a:	400a      	ands	r2, r1
 8002a5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a5e:	f7ff f9e9 	bl	8001e34 <HAL_GetTick>
 8002a62:	0003      	movs	r3, r0
 8002a64:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002a66:	e008      	b.n	8002a7a <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a68:	f7ff f9e4 	bl	8001e34 <HAL_GetTick>
 8002a6c:	0002      	movs	r2, r0
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e082      	b.n	8002b80 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002a7a:	4b26      	ldr	r3, [pc, #152]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	2380      	movs	r3, #128	; 0x80
 8002a80:	049b      	lsls	r3, r3, #18
 8002a82:	4013      	ands	r3, r2
 8002a84:	d1f0      	bne.n	8002a68 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a86:	4b23      	ldr	r3, [pc, #140]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 8002a88:	68db      	ldr	r3, [r3, #12]
 8002a8a:	4a2a      	ldr	r2, [pc, #168]	; (8002b34 <HAL_RCC_OscConfig+0x6a0>)
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	0019      	movs	r1, r3
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a98:	431a      	orrs	r2, r3
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a9e:	431a      	orrs	r2, r3
 8002aa0:	4b1c      	ldr	r3, [pc, #112]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 8002aa2:	430a      	orrs	r2, r1
 8002aa4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002aa6:	4b1b      	ldr	r3, [pc, #108]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	4b1a      	ldr	r3, [pc, #104]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 8002aac:	2180      	movs	r1, #128	; 0x80
 8002aae:	0449      	lsls	r1, r1, #17
 8002ab0:	430a      	orrs	r2, r1
 8002ab2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ab4:	f7ff f9be 	bl	8001e34 <HAL_GetTick>
 8002ab8:	0003      	movs	r3, r0
 8002aba:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002abc:	e008      	b.n	8002ad0 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002abe:	f7ff f9b9 	bl	8001e34 <HAL_GetTick>
 8002ac2:	0002      	movs	r2, r0
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	d901      	bls.n	8002ad0 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8002acc:	2303      	movs	r3, #3
 8002ace:	e057      	b.n	8002b80 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002ad0:	4b10      	ldr	r3, [pc, #64]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	2380      	movs	r3, #128	; 0x80
 8002ad6:	049b      	lsls	r3, r3, #18
 8002ad8:	4013      	ands	r3, r2
 8002ada:	d0f0      	beq.n	8002abe <HAL_RCC_OscConfig+0x62a>
 8002adc:	e04f      	b.n	8002b7e <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ade:	4b0d      	ldr	r3, [pc, #52]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	4b0c      	ldr	r3, [pc, #48]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 8002ae4:	4912      	ldr	r1, [pc, #72]	; (8002b30 <HAL_RCC_OscConfig+0x69c>)
 8002ae6:	400a      	ands	r2, r1
 8002ae8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aea:	f7ff f9a3 	bl	8001e34 <HAL_GetTick>
 8002aee:	0003      	movs	r3, r0
 8002af0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002af2:	e008      	b.n	8002b06 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002af4:	f7ff f99e 	bl	8001e34 <HAL_GetTick>
 8002af8:	0002      	movs	r2, r0
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d901      	bls.n	8002b06 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e03c      	b.n	8002b80 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002b06:	4b03      	ldr	r3, [pc, #12]	; (8002b14 <HAL_RCC_OscConfig+0x680>)
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	2380      	movs	r3, #128	; 0x80
 8002b0c:	049b      	lsls	r3, r3, #18
 8002b0e:	4013      	ands	r3, r2
 8002b10:	d1f0      	bne.n	8002af4 <HAL_RCC_OscConfig+0x660>
 8002b12:	e034      	b.n	8002b7e <HAL_RCC_OscConfig+0x6ea>
 8002b14:	40021000 	.word	0x40021000
 8002b18:	ffff1fff 	.word	0xffff1fff
 8002b1c:	fffffeff 	.word	0xfffffeff
 8002b20:	40007000 	.word	0x40007000
 8002b24:	fffffbff 	.word	0xfffffbff
 8002b28:	00001388 	.word	0x00001388
 8002b2c:	efffffff 	.word	0xefffffff
 8002b30:	feffffff 	.word	0xfeffffff
 8002b34:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d101      	bne.n	8002b44 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e01d      	b.n	8002b80 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b44:	4b10      	ldr	r3, [pc, #64]	; (8002b88 <HAL_RCC_OscConfig+0x6f4>)
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b4a:	69ba      	ldr	r2, [r7, #24]
 8002b4c:	2380      	movs	r3, #128	; 0x80
 8002b4e:	025b      	lsls	r3, r3, #9
 8002b50:	401a      	ands	r2, r3
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d10f      	bne.n	8002b7a <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002b5a:	69ba      	ldr	r2, [r7, #24]
 8002b5c:	23f0      	movs	r3, #240	; 0xf0
 8002b5e:	039b      	lsls	r3, r3, #14
 8002b60:	401a      	ands	r2, r3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b66:	429a      	cmp	r2, r3
 8002b68:	d107      	bne.n	8002b7a <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002b6a:	69ba      	ldr	r2, [r7, #24]
 8002b6c:	23c0      	movs	r3, #192	; 0xc0
 8002b6e:	041b      	lsls	r3, r3, #16
 8002b70:	401a      	ands	r2, r3
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d001      	beq.n	8002b7e <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e000      	b.n	8002b80 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8002b7e:	2300      	movs	r3, #0
}
 8002b80:	0018      	movs	r0, r3
 8002b82:	46bd      	mov	sp, r7
 8002b84:	b00a      	add	sp, #40	; 0x28
 8002b86:	bdb0      	pop	{r4, r5, r7, pc}
 8002b88:	40021000 	.word	0x40021000

08002b8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b8c:	b5b0      	push	{r4, r5, r7, lr}
 8002b8e:	b084      	sub	sp, #16
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d101      	bne.n	8002ba0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e128      	b.n	8002df2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ba0:	4b96      	ldr	r3, [pc, #600]	; (8002dfc <HAL_RCC_ClockConfig+0x270>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	683a      	ldr	r2, [r7, #0]
 8002baa:	429a      	cmp	r2, r3
 8002bac:	d91e      	bls.n	8002bec <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bae:	4b93      	ldr	r3, [pc, #588]	; (8002dfc <HAL_RCC_ClockConfig+0x270>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	4393      	bics	r3, r2
 8002bb6:	0019      	movs	r1, r3
 8002bb8:	4b90      	ldr	r3, [pc, #576]	; (8002dfc <HAL_RCC_ClockConfig+0x270>)
 8002bba:	683a      	ldr	r2, [r7, #0]
 8002bbc:	430a      	orrs	r2, r1
 8002bbe:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002bc0:	f7ff f938 	bl	8001e34 <HAL_GetTick>
 8002bc4:	0003      	movs	r3, r0
 8002bc6:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bc8:	e009      	b.n	8002bde <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bca:	f7ff f933 	bl	8001e34 <HAL_GetTick>
 8002bce:	0002      	movs	r2, r0
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	4a8a      	ldr	r2, [pc, #552]	; (8002e00 <HAL_RCC_ClockConfig+0x274>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e109      	b.n	8002df2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bde:	4b87      	ldr	r3, [pc, #540]	; (8002dfc <HAL_RCC_ClockConfig+0x270>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2201      	movs	r2, #1
 8002be4:	4013      	ands	r3, r2
 8002be6:	683a      	ldr	r2, [r7, #0]
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d1ee      	bne.n	8002bca <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	2202      	movs	r2, #2
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	d009      	beq.n	8002c0a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bf6:	4b83      	ldr	r3, [pc, #524]	; (8002e04 <HAL_RCC_ClockConfig+0x278>)
 8002bf8:	68db      	ldr	r3, [r3, #12]
 8002bfa:	22f0      	movs	r2, #240	; 0xf0
 8002bfc:	4393      	bics	r3, r2
 8002bfe:	0019      	movs	r1, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	689a      	ldr	r2, [r3, #8]
 8002c04:	4b7f      	ldr	r3, [pc, #508]	; (8002e04 <HAL_RCC_ClockConfig+0x278>)
 8002c06:	430a      	orrs	r2, r1
 8002c08:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2201      	movs	r2, #1
 8002c10:	4013      	ands	r3, r2
 8002c12:	d100      	bne.n	8002c16 <HAL_RCC_ClockConfig+0x8a>
 8002c14:	e089      	b.n	8002d2a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	2b02      	cmp	r3, #2
 8002c1c:	d107      	bne.n	8002c2e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002c1e:	4b79      	ldr	r3, [pc, #484]	; (8002e04 <HAL_RCC_ClockConfig+0x278>)
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	2380      	movs	r3, #128	; 0x80
 8002c24:	029b      	lsls	r3, r3, #10
 8002c26:	4013      	ands	r3, r2
 8002c28:	d120      	bne.n	8002c6c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e0e1      	b.n	8002df2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	2b03      	cmp	r3, #3
 8002c34:	d107      	bne.n	8002c46 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c36:	4b73      	ldr	r3, [pc, #460]	; (8002e04 <HAL_RCC_ClockConfig+0x278>)
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	2380      	movs	r3, #128	; 0x80
 8002c3c:	049b      	lsls	r3, r3, #18
 8002c3e:	4013      	ands	r3, r2
 8002c40:	d114      	bne.n	8002c6c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e0d5      	b.n	8002df2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d106      	bne.n	8002c5c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c4e:	4b6d      	ldr	r3, [pc, #436]	; (8002e04 <HAL_RCC_ClockConfig+0x278>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2204      	movs	r2, #4
 8002c54:	4013      	ands	r3, r2
 8002c56:	d109      	bne.n	8002c6c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e0ca      	b.n	8002df2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002c5c:	4b69      	ldr	r3, [pc, #420]	; (8002e04 <HAL_RCC_ClockConfig+0x278>)
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	2380      	movs	r3, #128	; 0x80
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	4013      	ands	r3, r2
 8002c66:	d101      	bne.n	8002c6c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e0c2      	b.n	8002df2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c6c:	4b65      	ldr	r3, [pc, #404]	; (8002e04 <HAL_RCC_ClockConfig+0x278>)
 8002c6e:	68db      	ldr	r3, [r3, #12]
 8002c70:	2203      	movs	r2, #3
 8002c72:	4393      	bics	r3, r2
 8002c74:	0019      	movs	r1, r3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	685a      	ldr	r2, [r3, #4]
 8002c7a:	4b62      	ldr	r3, [pc, #392]	; (8002e04 <HAL_RCC_ClockConfig+0x278>)
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c80:	f7ff f8d8 	bl	8001e34 <HAL_GetTick>
 8002c84:	0003      	movs	r3, r0
 8002c86:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d111      	bne.n	8002cb4 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c90:	e009      	b.n	8002ca6 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c92:	f7ff f8cf 	bl	8001e34 <HAL_GetTick>
 8002c96:	0002      	movs	r2, r0
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	1ad3      	subs	r3, r2, r3
 8002c9c:	4a58      	ldr	r2, [pc, #352]	; (8002e00 <HAL_RCC_ClockConfig+0x274>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d901      	bls.n	8002ca6 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002ca2:	2303      	movs	r3, #3
 8002ca4:	e0a5      	b.n	8002df2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ca6:	4b57      	ldr	r3, [pc, #348]	; (8002e04 <HAL_RCC_ClockConfig+0x278>)
 8002ca8:	68db      	ldr	r3, [r3, #12]
 8002caa:	220c      	movs	r2, #12
 8002cac:	4013      	ands	r3, r2
 8002cae:	2b08      	cmp	r3, #8
 8002cb0:	d1ef      	bne.n	8002c92 <HAL_RCC_ClockConfig+0x106>
 8002cb2:	e03a      	b.n	8002d2a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	2b03      	cmp	r3, #3
 8002cba:	d111      	bne.n	8002ce0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cbc:	e009      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cbe:	f7ff f8b9 	bl	8001e34 <HAL_GetTick>
 8002cc2:	0002      	movs	r2, r0
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	1ad3      	subs	r3, r2, r3
 8002cc8:	4a4d      	ldr	r2, [pc, #308]	; (8002e00 <HAL_RCC_ClockConfig+0x274>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d901      	bls.n	8002cd2 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8002cce:	2303      	movs	r3, #3
 8002cd0:	e08f      	b.n	8002df2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cd2:	4b4c      	ldr	r3, [pc, #304]	; (8002e04 <HAL_RCC_ClockConfig+0x278>)
 8002cd4:	68db      	ldr	r3, [r3, #12]
 8002cd6:	220c      	movs	r2, #12
 8002cd8:	4013      	ands	r3, r2
 8002cda:	2b0c      	cmp	r3, #12
 8002cdc:	d1ef      	bne.n	8002cbe <HAL_RCC_ClockConfig+0x132>
 8002cde:	e024      	b.n	8002d2a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d11b      	bne.n	8002d20 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ce8:	e009      	b.n	8002cfe <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cea:	f7ff f8a3 	bl	8001e34 <HAL_GetTick>
 8002cee:	0002      	movs	r2, r0
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	4a42      	ldr	r2, [pc, #264]	; (8002e00 <HAL_RCC_ClockConfig+0x274>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d901      	bls.n	8002cfe <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e079      	b.n	8002df2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002cfe:	4b41      	ldr	r3, [pc, #260]	; (8002e04 <HAL_RCC_ClockConfig+0x278>)
 8002d00:	68db      	ldr	r3, [r3, #12]
 8002d02:	220c      	movs	r2, #12
 8002d04:	4013      	ands	r3, r2
 8002d06:	2b04      	cmp	r3, #4
 8002d08:	d1ef      	bne.n	8002cea <HAL_RCC_ClockConfig+0x15e>
 8002d0a:	e00e      	b.n	8002d2a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d0c:	f7ff f892 	bl	8001e34 <HAL_GetTick>
 8002d10:	0002      	movs	r2, r0
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	4a3a      	ldr	r2, [pc, #232]	; (8002e00 <HAL_RCC_ClockConfig+0x274>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d901      	bls.n	8002d20 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	e068      	b.n	8002df2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002d20:	4b38      	ldr	r3, [pc, #224]	; (8002e04 <HAL_RCC_ClockConfig+0x278>)
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	220c      	movs	r2, #12
 8002d26:	4013      	ands	r3, r2
 8002d28:	d1f0      	bne.n	8002d0c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d2a:	4b34      	ldr	r3, [pc, #208]	; (8002dfc <HAL_RCC_ClockConfig+0x270>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	4013      	ands	r3, r2
 8002d32:	683a      	ldr	r2, [r7, #0]
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d21e      	bcs.n	8002d76 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d38:	4b30      	ldr	r3, [pc, #192]	; (8002dfc <HAL_RCC_ClockConfig+0x270>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	4393      	bics	r3, r2
 8002d40:	0019      	movs	r1, r3
 8002d42:	4b2e      	ldr	r3, [pc, #184]	; (8002dfc <HAL_RCC_ClockConfig+0x270>)
 8002d44:	683a      	ldr	r2, [r7, #0]
 8002d46:	430a      	orrs	r2, r1
 8002d48:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002d4a:	f7ff f873 	bl	8001e34 <HAL_GetTick>
 8002d4e:	0003      	movs	r3, r0
 8002d50:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d52:	e009      	b.n	8002d68 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d54:	f7ff f86e 	bl	8001e34 <HAL_GetTick>
 8002d58:	0002      	movs	r2, r0
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	4a28      	ldr	r2, [pc, #160]	; (8002e00 <HAL_RCC_ClockConfig+0x274>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d901      	bls.n	8002d68 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002d64:	2303      	movs	r3, #3
 8002d66:	e044      	b.n	8002df2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d68:	4b24      	ldr	r3, [pc, #144]	; (8002dfc <HAL_RCC_ClockConfig+0x270>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	4013      	ands	r3, r2
 8002d70:	683a      	ldr	r2, [r7, #0]
 8002d72:	429a      	cmp	r2, r3
 8002d74:	d1ee      	bne.n	8002d54 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	2204      	movs	r2, #4
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	d009      	beq.n	8002d94 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d80:	4b20      	ldr	r3, [pc, #128]	; (8002e04 <HAL_RCC_ClockConfig+0x278>)
 8002d82:	68db      	ldr	r3, [r3, #12]
 8002d84:	4a20      	ldr	r2, [pc, #128]	; (8002e08 <HAL_RCC_ClockConfig+0x27c>)
 8002d86:	4013      	ands	r3, r2
 8002d88:	0019      	movs	r1, r3
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	68da      	ldr	r2, [r3, #12]
 8002d8e:	4b1d      	ldr	r3, [pc, #116]	; (8002e04 <HAL_RCC_ClockConfig+0x278>)
 8002d90:	430a      	orrs	r2, r1
 8002d92:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	2208      	movs	r2, #8
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	d00a      	beq.n	8002db4 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002d9e:	4b19      	ldr	r3, [pc, #100]	; (8002e04 <HAL_RCC_ClockConfig+0x278>)
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	4a1a      	ldr	r2, [pc, #104]	; (8002e0c <HAL_RCC_ClockConfig+0x280>)
 8002da4:	4013      	ands	r3, r2
 8002da6:	0019      	movs	r1, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	691b      	ldr	r3, [r3, #16]
 8002dac:	00da      	lsls	r2, r3, #3
 8002dae:	4b15      	ldr	r3, [pc, #84]	; (8002e04 <HAL_RCC_ClockConfig+0x278>)
 8002db0:	430a      	orrs	r2, r1
 8002db2:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002db4:	f000 f832 	bl	8002e1c <HAL_RCC_GetSysClockFreq>
 8002db8:	0001      	movs	r1, r0
 8002dba:	4b12      	ldr	r3, [pc, #72]	; (8002e04 <HAL_RCC_ClockConfig+0x278>)
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	091b      	lsrs	r3, r3, #4
 8002dc0:	220f      	movs	r2, #15
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	4a12      	ldr	r2, [pc, #72]	; (8002e10 <HAL_RCC_ClockConfig+0x284>)
 8002dc6:	5cd3      	ldrb	r3, [r2, r3]
 8002dc8:	000a      	movs	r2, r1
 8002dca:	40da      	lsrs	r2, r3
 8002dcc:	4b11      	ldr	r3, [pc, #68]	; (8002e14 <HAL_RCC_ClockConfig+0x288>)
 8002dce:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002dd0:	4b11      	ldr	r3, [pc, #68]	; (8002e18 <HAL_RCC_ClockConfig+0x28c>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	250b      	movs	r5, #11
 8002dd6:	197c      	adds	r4, r7, r5
 8002dd8:	0018      	movs	r0, r3
 8002dda:	f7fe ffe5 	bl	8001da8 <HAL_InitTick>
 8002dde:	0003      	movs	r3, r0
 8002de0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002de2:	197b      	adds	r3, r7, r5
 8002de4:	781b      	ldrb	r3, [r3, #0]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d002      	beq.n	8002df0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002dea:	197b      	adds	r3, r7, r5
 8002dec:	781b      	ldrb	r3, [r3, #0]
 8002dee:	e000      	b.n	8002df2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002df0:	2300      	movs	r3, #0
}
 8002df2:	0018      	movs	r0, r3
 8002df4:	46bd      	mov	sp, r7
 8002df6:	b004      	add	sp, #16
 8002df8:	bdb0      	pop	{r4, r5, r7, pc}
 8002dfa:	46c0      	nop			; (mov r8, r8)
 8002dfc:	40022000 	.word	0x40022000
 8002e00:	00001388 	.word	0x00001388
 8002e04:	40021000 	.word	0x40021000
 8002e08:	fffff8ff 	.word	0xfffff8ff
 8002e0c:	ffffc7ff 	.word	0xffffc7ff
 8002e10:	08004d54 	.word	0x08004d54
 8002e14:	20000000 	.word	0x20000000
 8002e18:	20000004 	.word	0x20000004

08002e1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e1c:	b5b0      	push	{r4, r5, r7, lr}
 8002e1e:	b08e      	sub	sp, #56	; 0x38
 8002e20:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002e22:	4b4c      	ldr	r3, [pc, #304]	; (8002f54 <HAL_RCC_GetSysClockFreq+0x138>)
 8002e24:	68db      	ldr	r3, [r3, #12]
 8002e26:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e2a:	230c      	movs	r3, #12
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	2b0c      	cmp	r3, #12
 8002e30:	d014      	beq.n	8002e5c <HAL_RCC_GetSysClockFreq+0x40>
 8002e32:	d900      	bls.n	8002e36 <HAL_RCC_GetSysClockFreq+0x1a>
 8002e34:	e07b      	b.n	8002f2e <HAL_RCC_GetSysClockFreq+0x112>
 8002e36:	2b04      	cmp	r3, #4
 8002e38:	d002      	beq.n	8002e40 <HAL_RCC_GetSysClockFreq+0x24>
 8002e3a:	2b08      	cmp	r3, #8
 8002e3c:	d00b      	beq.n	8002e56 <HAL_RCC_GetSysClockFreq+0x3a>
 8002e3e:	e076      	b.n	8002f2e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002e40:	4b44      	ldr	r3, [pc, #272]	; (8002f54 <HAL_RCC_GetSysClockFreq+0x138>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	2210      	movs	r2, #16
 8002e46:	4013      	ands	r3, r2
 8002e48:	d002      	beq.n	8002e50 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002e4a:	4b43      	ldr	r3, [pc, #268]	; (8002f58 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002e4c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002e4e:	e07c      	b.n	8002f4a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8002e50:	4b42      	ldr	r3, [pc, #264]	; (8002f5c <HAL_RCC_GetSysClockFreq+0x140>)
 8002e52:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002e54:	e079      	b.n	8002f4a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e56:	4b42      	ldr	r3, [pc, #264]	; (8002f60 <HAL_RCC_GetSysClockFreq+0x144>)
 8002e58:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002e5a:	e076      	b.n	8002f4a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002e5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e5e:	0c9a      	lsrs	r2, r3, #18
 8002e60:	230f      	movs	r3, #15
 8002e62:	401a      	ands	r2, r3
 8002e64:	4b3f      	ldr	r3, [pc, #252]	; (8002f64 <HAL_RCC_GetSysClockFreq+0x148>)
 8002e66:	5c9b      	ldrb	r3, [r3, r2]
 8002e68:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e6c:	0d9a      	lsrs	r2, r3, #22
 8002e6e:	2303      	movs	r3, #3
 8002e70:	4013      	ands	r3, r2
 8002e72:	3301      	adds	r3, #1
 8002e74:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e76:	4b37      	ldr	r3, [pc, #220]	; (8002f54 <HAL_RCC_GetSysClockFreq+0x138>)
 8002e78:	68da      	ldr	r2, [r3, #12]
 8002e7a:	2380      	movs	r3, #128	; 0x80
 8002e7c:	025b      	lsls	r3, r3, #9
 8002e7e:	4013      	ands	r3, r2
 8002e80:	d01a      	beq.n	8002eb8 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e84:	61bb      	str	r3, [r7, #24]
 8002e86:	2300      	movs	r3, #0
 8002e88:	61fb      	str	r3, [r7, #28]
 8002e8a:	4a35      	ldr	r2, [pc, #212]	; (8002f60 <HAL_RCC_GetSysClockFreq+0x144>)
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	69b8      	ldr	r0, [r7, #24]
 8002e90:	69f9      	ldr	r1, [r7, #28]
 8002e92:	f7fd fad7 	bl	8000444 <__aeabi_lmul>
 8002e96:	0002      	movs	r2, r0
 8002e98:	000b      	movs	r3, r1
 8002e9a:	0010      	movs	r0, r2
 8002e9c:	0019      	movs	r1, r3
 8002e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea0:	613b      	str	r3, [r7, #16]
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	617b      	str	r3, [r7, #20]
 8002ea6:	693a      	ldr	r2, [r7, #16]
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	f7fd faab 	bl	8000404 <__aeabi_uldivmod>
 8002eae:	0002      	movs	r2, r0
 8002eb0:	000b      	movs	r3, r1
 8002eb2:	0013      	movs	r3, r2
 8002eb4:	637b      	str	r3, [r7, #52]	; 0x34
 8002eb6:	e037      	b.n	8002f28 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002eb8:	4b26      	ldr	r3, [pc, #152]	; (8002f54 <HAL_RCC_GetSysClockFreq+0x138>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2210      	movs	r2, #16
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	d01a      	beq.n	8002ef8 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8002ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ec4:	60bb      	str	r3, [r7, #8]
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	60fb      	str	r3, [r7, #12]
 8002eca:	4a23      	ldr	r2, [pc, #140]	; (8002f58 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002ecc:	2300      	movs	r3, #0
 8002ece:	68b8      	ldr	r0, [r7, #8]
 8002ed0:	68f9      	ldr	r1, [r7, #12]
 8002ed2:	f7fd fab7 	bl	8000444 <__aeabi_lmul>
 8002ed6:	0002      	movs	r2, r0
 8002ed8:	000b      	movs	r3, r1
 8002eda:	0010      	movs	r0, r2
 8002edc:	0019      	movs	r1, r3
 8002ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee0:	603b      	str	r3, [r7, #0]
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	607b      	str	r3, [r7, #4]
 8002ee6:	683a      	ldr	r2, [r7, #0]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	f7fd fa8b 	bl	8000404 <__aeabi_uldivmod>
 8002eee:	0002      	movs	r2, r0
 8002ef0:	000b      	movs	r3, r1
 8002ef2:	0013      	movs	r3, r2
 8002ef4:	637b      	str	r3, [r7, #52]	; 0x34
 8002ef6:	e017      	b.n	8002f28 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002ef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002efa:	0018      	movs	r0, r3
 8002efc:	2300      	movs	r3, #0
 8002efe:	0019      	movs	r1, r3
 8002f00:	4a16      	ldr	r2, [pc, #88]	; (8002f5c <HAL_RCC_GetSysClockFreq+0x140>)
 8002f02:	2300      	movs	r3, #0
 8002f04:	f7fd fa9e 	bl	8000444 <__aeabi_lmul>
 8002f08:	0002      	movs	r2, r0
 8002f0a:	000b      	movs	r3, r1
 8002f0c:	0010      	movs	r0, r2
 8002f0e:	0019      	movs	r1, r3
 8002f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f12:	001c      	movs	r4, r3
 8002f14:	2300      	movs	r3, #0
 8002f16:	001d      	movs	r5, r3
 8002f18:	0022      	movs	r2, r4
 8002f1a:	002b      	movs	r3, r5
 8002f1c:	f7fd fa72 	bl	8000404 <__aeabi_uldivmod>
 8002f20:	0002      	movs	r2, r0
 8002f22:	000b      	movs	r3, r1
 8002f24:	0013      	movs	r3, r2
 8002f26:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002f28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f2a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002f2c:	e00d      	b.n	8002f4a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002f2e:	4b09      	ldr	r3, [pc, #36]	; (8002f54 <HAL_RCC_GetSysClockFreq+0x138>)
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	0b5b      	lsrs	r3, r3, #13
 8002f34:	2207      	movs	r2, #7
 8002f36:	4013      	ands	r3, r2
 8002f38:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002f3a:	6a3b      	ldr	r3, [r7, #32]
 8002f3c:	3301      	adds	r3, #1
 8002f3e:	2280      	movs	r2, #128	; 0x80
 8002f40:	0212      	lsls	r2, r2, #8
 8002f42:	409a      	lsls	r2, r3
 8002f44:	0013      	movs	r3, r2
 8002f46:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002f48:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002f4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002f4c:	0018      	movs	r0, r3
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	b00e      	add	sp, #56	; 0x38
 8002f52:	bdb0      	pop	{r4, r5, r7, pc}
 8002f54:	40021000 	.word	0x40021000
 8002f58:	003d0900 	.word	0x003d0900
 8002f5c:	00f42400 	.word	0x00f42400
 8002f60:	007a1200 	.word	0x007a1200
 8002f64:	08004d6c 	.word	0x08004d6c

08002f68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f6c:	4b02      	ldr	r3, [pc, #8]	; (8002f78 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
}
 8002f70:	0018      	movs	r0, r3
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	46c0      	nop			; (mov r8, r8)
 8002f78:	20000000 	.word	0x20000000

08002f7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f80:	f7ff fff2 	bl	8002f68 <HAL_RCC_GetHCLKFreq>
 8002f84:	0001      	movs	r1, r0
 8002f86:	4b06      	ldr	r3, [pc, #24]	; (8002fa0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f88:	68db      	ldr	r3, [r3, #12]
 8002f8a:	0a1b      	lsrs	r3, r3, #8
 8002f8c:	2207      	movs	r2, #7
 8002f8e:	4013      	ands	r3, r2
 8002f90:	4a04      	ldr	r2, [pc, #16]	; (8002fa4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002f92:	5cd3      	ldrb	r3, [r2, r3]
 8002f94:	40d9      	lsrs	r1, r3
 8002f96:	000b      	movs	r3, r1
}
 8002f98:	0018      	movs	r0, r3
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	46c0      	nop			; (mov r8, r8)
 8002fa0:	40021000 	.word	0x40021000
 8002fa4:	08004d64 	.word	0x08004d64

08002fa8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002fac:	f7ff ffdc 	bl	8002f68 <HAL_RCC_GetHCLKFreq>
 8002fb0:	0001      	movs	r1, r0
 8002fb2:	4b06      	ldr	r3, [pc, #24]	; (8002fcc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fb4:	68db      	ldr	r3, [r3, #12]
 8002fb6:	0adb      	lsrs	r3, r3, #11
 8002fb8:	2207      	movs	r2, #7
 8002fba:	4013      	ands	r3, r2
 8002fbc:	4a04      	ldr	r2, [pc, #16]	; (8002fd0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002fbe:	5cd3      	ldrb	r3, [r2, r3]
 8002fc0:	40d9      	lsrs	r1, r3
 8002fc2:	000b      	movs	r3, r1
}
 8002fc4:	0018      	movs	r0, r3
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	46c0      	nop			; (mov r8, r8)
 8002fcc:	40021000 	.word	0x40021000
 8002fd0:	08004d64 	.word	0x08004d64

08002fd4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b086      	sub	sp, #24
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002fdc:	2017      	movs	r0, #23
 8002fde:	183b      	adds	r3, r7, r0
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	2220      	movs	r2, #32
 8002fea:	4013      	ands	r3, r2
 8002fec:	d100      	bne.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8002fee:	e0c2      	b.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ff0:	4b91      	ldr	r3, [pc, #580]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002ff2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ff4:	2380      	movs	r3, #128	; 0x80
 8002ff6:	055b      	lsls	r3, r3, #21
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	d109      	bne.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ffc:	4b8e      	ldr	r3, [pc, #568]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002ffe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003000:	4b8d      	ldr	r3, [pc, #564]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003002:	2180      	movs	r1, #128	; 0x80
 8003004:	0549      	lsls	r1, r1, #21
 8003006:	430a      	orrs	r2, r1
 8003008:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800300a:	183b      	adds	r3, r7, r0
 800300c:	2201      	movs	r2, #1
 800300e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003010:	4b8a      	ldr	r3, [pc, #552]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	2380      	movs	r3, #128	; 0x80
 8003016:	005b      	lsls	r3, r3, #1
 8003018:	4013      	ands	r3, r2
 800301a:	d11a      	bne.n	8003052 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800301c:	4b87      	ldr	r3, [pc, #540]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	4b86      	ldr	r3, [pc, #536]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003022:	2180      	movs	r1, #128	; 0x80
 8003024:	0049      	lsls	r1, r1, #1
 8003026:	430a      	orrs	r2, r1
 8003028:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800302a:	f7fe ff03 	bl	8001e34 <HAL_GetTick>
 800302e:	0003      	movs	r3, r0
 8003030:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003032:	e008      	b.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003034:	f7fe fefe 	bl	8001e34 <HAL_GetTick>
 8003038:	0002      	movs	r2, r0
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	2b64      	cmp	r3, #100	; 0x64
 8003040:	d901      	bls.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e0f3      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x25a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003046:	4b7d      	ldr	r3, [pc, #500]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	2380      	movs	r3, #128	; 0x80
 800304c:	005b      	lsls	r3, r3, #1
 800304e:	4013      	ands	r3, r2
 8003050:	d0f0      	beq.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003052:	4b79      	ldr	r3, [pc, #484]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	23c0      	movs	r3, #192	; 0xc0
 8003058:	039b      	lsls	r3, r3, #14
 800305a:	4013      	ands	r3, r2
 800305c:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685a      	ldr	r2, [r3, #4]
 8003062:	23c0      	movs	r3, #192	; 0xc0
 8003064:	039b      	lsls	r3, r3, #14
 8003066:	4013      	ands	r3, r2
 8003068:	68fa      	ldr	r2, [r7, #12]
 800306a:	429a      	cmp	r2, r3
 800306c:	d013      	beq.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	685a      	ldr	r2, [r3, #4]
 8003072:	23c0      	movs	r3, #192	; 0xc0
 8003074:	029b      	lsls	r3, r3, #10
 8003076:	401a      	ands	r2, r3
 8003078:	23c0      	movs	r3, #192	; 0xc0
 800307a:	029b      	lsls	r3, r3, #10
 800307c:	429a      	cmp	r2, r3
 800307e:	d10a      	bne.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003080:	4b6d      	ldr	r3, [pc, #436]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	2380      	movs	r3, #128	; 0x80
 8003086:	029b      	lsls	r3, r3, #10
 8003088:	401a      	ands	r2, r3
 800308a:	2380      	movs	r3, #128	; 0x80
 800308c:	029b      	lsls	r3, r3, #10
 800308e:	429a      	cmp	r2, r3
 8003090:	d101      	bne.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e0cb      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x25a>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003096:	4b68      	ldr	r3, [pc, #416]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003098:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800309a:	23c0      	movs	r3, #192	; 0xc0
 800309c:	029b      	lsls	r3, r3, #10
 800309e:	4013      	ands	r3, r2
 80030a0:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d03b      	beq.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	685a      	ldr	r2, [r3, #4]
 80030ac:	23c0      	movs	r3, #192	; 0xc0
 80030ae:	029b      	lsls	r3, r3, #10
 80030b0:	4013      	ands	r3, r2
 80030b2:	68fa      	ldr	r2, [r7, #12]
 80030b4:	429a      	cmp	r2, r3
 80030b6:	d033      	beq.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	2220      	movs	r2, #32
 80030be:	4013      	ands	r3, r2
 80030c0:	d02e      	beq.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80030c2:	4b5d      	ldr	r3, [pc, #372]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80030c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030c6:	4a5e      	ldr	r2, [pc, #376]	; (8003240 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80030c8:	4013      	ands	r3, r2
 80030ca:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80030cc:	4b5a      	ldr	r3, [pc, #360]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80030ce:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80030d0:	4b59      	ldr	r3, [pc, #356]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80030d2:	2180      	movs	r1, #128	; 0x80
 80030d4:	0309      	lsls	r1, r1, #12
 80030d6:	430a      	orrs	r2, r1
 80030d8:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80030da:	4b57      	ldr	r3, [pc, #348]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80030dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80030de:	4b56      	ldr	r3, [pc, #344]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80030e0:	4958      	ldr	r1, [pc, #352]	; (8003244 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80030e2:	400a      	ands	r2, r1
 80030e4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80030e6:	4b54      	ldr	r3, [pc, #336]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80030e8:	68fa      	ldr	r2, [r7, #12]
 80030ea:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80030ec:	68fa      	ldr	r2, [r7, #12]
 80030ee:	2380      	movs	r3, #128	; 0x80
 80030f0:	005b      	lsls	r3, r3, #1
 80030f2:	4013      	ands	r3, r2
 80030f4:	d014      	beq.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030f6:	f7fe fe9d 	bl	8001e34 <HAL_GetTick>
 80030fa:	0003      	movs	r3, r0
 80030fc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80030fe:	e009      	b.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003100:	f7fe fe98 	bl	8001e34 <HAL_GetTick>
 8003104:	0002      	movs	r2, r0
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	4a4f      	ldr	r2, [pc, #316]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d901      	bls.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8003110:	2303      	movs	r3, #3
 8003112:	e08c      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x25a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003114:	4b48      	ldr	r3, [pc, #288]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003116:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003118:	2380      	movs	r3, #128	; 0x80
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	4013      	ands	r3, r2
 800311e:	d0ef      	beq.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	685a      	ldr	r2, [r3, #4]
 8003124:	23c0      	movs	r3, #192	; 0xc0
 8003126:	029b      	lsls	r3, r3, #10
 8003128:	401a      	ands	r2, r3
 800312a:	23c0      	movs	r3, #192	; 0xc0
 800312c:	029b      	lsls	r3, r3, #10
 800312e:	429a      	cmp	r2, r3
 8003130:	d10c      	bne.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x178>
 8003132:	4b41      	ldr	r3, [pc, #260]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a45      	ldr	r2, [pc, #276]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8003138:	4013      	ands	r3, r2
 800313a:	0019      	movs	r1, r3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685a      	ldr	r2, [r3, #4]
 8003140:	23c0      	movs	r3, #192	; 0xc0
 8003142:	039b      	lsls	r3, r3, #14
 8003144:	401a      	ands	r2, r3
 8003146:	4b3c      	ldr	r3, [pc, #240]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003148:	430a      	orrs	r2, r1
 800314a:	601a      	str	r2, [r3, #0]
 800314c:	4b3a      	ldr	r3, [pc, #232]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800314e:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	685a      	ldr	r2, [r3, #4]
 8003154:	23c0      	movs	r3, #192	; 0xc0
 8003156:	029b      	lsls	r3, r3, #10
 8003158:	401a      	ands	r2, r3
 800315a:	4b37      	ldr	r3, [pc, #220]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800315c:	430a      	orrs	r2, r1
 800315e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003160:	2317      	movs	r3, #23
 8003162:	18fb      	adds	r3, r7, r3
 8003164:	781b      	ldrb	r3, [r3, #0]
 8003166:	2b01      	cmp	r3, #1
 8003168:	d105      	bne.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800316a:	4b33      	ldr	r3, [pc, #204]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800316c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800316e:	4b32      	ldr	r3, [pc, #200]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003170:	4937      	ldr	r1, [pc, #220]	; (8003250 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8003172:	400a      	ands	r2, r1
 8003174:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	2201      	movs	r2, #1
 800317c:	4013      	ands	r3, r2
 800317e:	d009      	beq.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003180:	4b2d      	ldr	r3, [pc, #180]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003182:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003184:	2203      	movs	r2, #3
 8003186:	4393      	bics	r3, r2
 8003188:	0019      	movs	r1, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	689a      	ldr	r2, [r3, #8]
 800318e:	4b2a      	ldr	r3, [pc, #168]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003190:	430a      	orrs	r2, r1
 8003192:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	2202      	movs	r2, #2
 800319a:	4013      	ands	r3, r2
 800319c:	d009      	beq.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800319e:	4b26      	ldr	r3, [pc, #152]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80031a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031a2:	220c      	movs	r2, #12
 80031a4:	4393      	bics	r3, r2
 80031a6:	0019      	movs	r1, r3
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	68da      	ldr	r2, [r3, #12]
 80031ac:	4b22      	ldr	r3, [pc, #136]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80031ae:	430a      	orrs	r2, r1
 80031b0:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	2204      	movs	r2, #4
 80031b8:	4013      	ands	r3, r2
 80031ba:	d009      	beq.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80031bc:	4b1e      	ldr	r3, [pc, #120]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80031be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031c0:	4a24      	ldr	r2, [pc, #144]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80031c2:	4013      	ands	r3, r2
 80031c4:	0019      	movs	r1, r3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	691a      	ldr	r2, [r3, #16]
 80031ca:	4b1b      	ldr	r3, [pc, #108]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80031cc:	430a      	orrs	r2, r1
 80031ce:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	2208      	movs	r2, #8
 80031d6:	4013      	ands	r3, r2
 80031d8:	d009      	beq.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80031da:	4b17      	ldr	r3, [pc, #92]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80031dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031de:	4a1e      	ldr	r2, [pc, #120]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80031e0:	4013      	ands	r3, r2
 80031e2:	0019      	movs	r1, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	695a      	ldr	r2, [r3, #20]
 80031e8:	4b13      	ldr	r3, [pc, #76]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80031ea:	430a      	orrs	r2, r1
 80031ec:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	2380      	movs	r3, #128	; 0x80
 80031f4:	005b      	lsls	r3, r3, #1
 80031f6:	4013      	ands	r3, r2
 80031f8:	d009      	beq.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80031fa:	4b0f      	ldr	r3, [pc, #60]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80031fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031fe:	4a10      	ldr	r2, [pc, #64]	; (8003240 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003200:	4013      	ands	r3, r2
 8003202:	0019      	movs	r1, r3
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	699a      	ldr	r2, [r3, #24]
 8003208:	4b0b      	ldr	r3, [pc, #44]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800320a:	430a      	orrs	r2, r1
 800320c:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	2280      	movs	r2, #128	; 0x80
 8003214:	4013      	ands	r3, r2
 8003216:	d009      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003218:	4b07      	ldr	r3, [pc, #28]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800321a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800321c:	4a0f      	ldr	r2, [pc, #60]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800321e:	4013      	ands	r3, r2
 8003220:	0019      	movs	r1, r3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	69da      	ldr	r2, [r3, #28]
 8003226:	4b04      	ldr	r3, [pc, #16]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003228:	430a      	orrs	r2, r1
 800322a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800322c:	2300      	movs	r3, #0
}
 800322e:	0018      	movs	r0, r3
 8003230:	46bd      	mov	sp, r7
 8003232:	b006      	add	sp, #24
 8003234:	bd80      	pop	{r7, pc}
 8003236:	46c0      	nop			; (mov r8, r8)
 8003238:	40021000 	.word	0x40021000
 800323c:	40007000 	.word	0x40007000
 8003240:	fffcffff 	.word	0xfffcffff
 8003244:	fff7ffff 	.word	0xfff7ffff
 8003248:	00001388 	.word	0x00001388
 800324c:	ffcfffff 	.word	0xffcfffff
 8003250:	efffffff 	.word	0xefffffff
 8003254:	fffff3ff 	.word	0xfffff3ff
 8003258:	ffffcfff 	.word	0xffffcfff
 800325c:	fff3ffff 	.word	0xfff3ffff

08003260 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b082      	sub	sp, #8
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d101      	bne.n	8003272 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e044      	b.n	80032fc <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003276:	2b00      	cmp	r3, #0
 8003278:	d107      	bne.n	800328a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2274      	movs	r2, #116	; 0x74
 800327e:	2100      	movs	r1, #0
 8003280:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	0018      	movs	r0, r3
 8003286:	f7fd fbf7 	bl	8000a78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2224      	movs	r2, #36	; 0x24
 800328e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	2101      	movs	r1, #1
 800329c:	438a      	bics	r2, r1
 800329e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	0018      	movs	r0, r3
 80032a4:	f000 fc36 	bl	8003b14 <UART_SetConfig>
 80032a8:	0003      	movs	r3, r0
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d101      	bne.n	80032b2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e024      	b.n	80032fc <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d003      	beq.n	80032c2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	0018      	movs	r0, r3
 80032be:	f000 fee7 	bl	8004090 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	685a      	ldr	r2, [r3, #4]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	490d      	ldr	r1, [pc, #52]	; (8003304 <HAL_UART_Init+0xa4>)
 80032ce:	400a      	ands	r2, r1
 80032d0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	689a      	ldr	r2, [r3, #8]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	212a      	movs	r1, #42	; 0x2a
 80032de:	438a      	bics	r2, r1
 80032e0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	2101      	movs	r1, #1
 80032ee:	430a      	orrs	r2, r1
 80032f0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	0018      	movs	r0, r3
 80032f6:	f000 ff7f 	bl	80041f8 <UART_CheckIdleState>
 80032fa:	0003      	movs	r3, r0
}
 80032fc:	0018      	movs	r0, r3
 80032fe:	46bd      	mov	sp, r7
 8003300:	b002      	add	sp, #8
 8003302:	bd80      	pop	{r7, pc}
 8003304:	ffffb7ff 	.word	0xffffb7ff

08003308 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b08a      	sub	sp, #40	; 0x28
 800330c:	af02      	add	r7, sp, #8
 800330e:	60f8      	str	r0, [r7, #12]
 8003310:	60b9      	str	r1, [r7, #8]
 8003312:	603b      	str	r3, [r7, #0]
 8003314:	1dbb      	adds	r3, r7, #6
 8003316:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800331c:	2b20      	cmp	r3, #32
 800331e:	d000      	beq.n	8003322 <HAL_UART_Transmit+0x1a>
 8003320:	e095      	b.n	800344e <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d003      	beq.n	8003330 <HAL_UART_Transmit+0x28>
 8003328:	1dbb      	adds	r3, r7, #6
 800332a:	881b      	ldrh	r3, [r3, #0]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d101      	bne.n	8003334 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e08d      	b.n	8003450 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	689a      	ldr	r2, [r3, #8]
 8003338:	2380      	movs	r3, #128	; 0x80
 800333a:	015b      	lsls	r3, r3, #5
 800333c:	429a      	cmp	r2, r3
 800333e:	d109      	bne.n	8003354 <HAL_UART_Transmit+0x4c>
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	691b      	ldr	r3, [r3, #16]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d105      	bne.n	8003354 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	2201      	movs	r2, #1
 800334c:	4013      	ands	r3, r2
 800334e:	d001      	beq.n	8003354 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	e07d      	b.n	8003450 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2274      	movs	r2, #116	; 0x74
 8003358:	5c9b      	ldrb	r3, [r3, r2]
 800335a:	2b01      	cmp	r3, #1
 800335c:	d101      	bne.n	8003362 <HAL_UART_Transmit+0x5a>
 800335e:	2302      	movs	r3, #2
 8003360:	e076      	b.n	8003450 <HAL_UART_Transmit+0x148>
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2274      	movs	r2, #116	; 0x74
 8003366:	2101      	movs	r1, #1
 8003368:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2280      	movs	r2, #128	; 0x80
 800336e:	2100      	movs	r1, #0
 8003370:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2221      	movs	r2, #33	; 0x21
 8003376:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003378:	f7fe fd5c 	bl	8001e34 <HAL_GetTick>
 800337c:	0003      	movs	r3, r0
 800337e:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	1dba      	adds	r2, r7, #6
 8003384:	2150      	movs	r1, #80	; 0x50
 8003386:	8812      	ldrh	r2, [r2, #0]
 8003388:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	1dba      	adds	r2, r7, #6
 800338e:	2152      	movs	r1, #82	; 0x52
 8003390:	8812      	ldrh	r2, [r2, #0]
 8003392:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	689a      	ldr	r2, [r3, #8]
 8003398:	2380      	movs	r3, #128	; 0x80
 800339a:	015b      	lsls	r3, r3, #5
 800339c:	429a      	cmp	r2, r3
 800339e:	d108      	bne.n	80033b2 <HAL_UART_Transmit+0xaa>
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	691b      	ldr	r3, [r3, #16]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d104      	bne.n	80033b2 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 80033a8:	2300      	movs	r3, #0
 80033aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	61bb      	str	r3, [r7, #24]
 80033b0:	e003      	b.n	80033ba <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80033b6:	2300      	movs	r3, #0
 80033b8:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2274      	movs	r2, #116	; 0x74
 80033be:	2100      	movs	r1, #0
 80033c0:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 80033c2:	e02c      	b.n	800341e <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033c4:	697a      	ldr	r2, [r7, #20]
 80033c6:	68f8      	ldr	r0, [r7, #12]
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	9300      	str	r3, [sp, #0]
 80033cc:	0013      	movs	r3, r2
 80033ce:	2200      	movs	r2, #0
 80033d0:	2180      	movs	r1, #128	; 0x80
 80033d2:	f000 ff59 	bl	8004288 <UART_WaitOnFlagUntilTimeout>
 80033d6:	1e03      	subs	r3, r0, #0
 80033d8:	d001      	beq.n	80033de <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	e038      	b.n	8003450 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d10b      	bne.n	80033fc <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80033e4:	69bb      	ldr	r3, [r7, #24]
 80033e6:	881b      	ldrh	r3, [r3, #0]
 80033e8:	001a      	movs	r2, r3
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	05d2      	lsls	r2, r2, #23
 80033f0:	0dd2      	lsrs	r2, r2, #23
 80033f2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80033f4:	69bb      	ldr	r3, [r7, #24]
 80033f6:	3302      	adds	r3, #2
 80033f8:	61bb      	str	r3, [r7, #24]
 80033fa:	e007      	b.n	800340c <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80033fc:	69fb      	ldr	r3, [r7, #28]
 80033fe:	781a      	ldrb	r2, [r3, #0]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003406:	69fb      	ldr	r3, [r7, #28]
 8003408:	3301      	adds	r3, #1
 800340a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2252      	movs	r2, #82	; 0x52
 8003410:	5a9b      	ldrh	r3, [r3, r2]
 8003412:	b29b      	uxth	r3, r3
 8003414:	3b01      	subs	r3, #1
 8003416:	b299      	uxth	r1, r3
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2252      	movs	r2, #82	; 0x52
 800341c:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2252      	movs	r2, #82	; 0x52
 8003422:	5a9b      	ldrh	r3, [r3, r2]
 8003424:	b29b      	uxth	r3, r3
 8003426:	2b00      	cmp	r3, #0
 8003428:	d1cc      	bne.n	80033c4 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800342a:	697a      	ldr	r2, [r7, #20]
 800342c:	68f8      	ldr	r0, [r7, #12]
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	9300      	str	r3, [sp, #0]
 8003432:	0013      	movs	r3, r2
 8003434:	2200      	movs	r2, #0
 8003436:	2140      	movs	r1, #64	; 0x40
 8003438:	f000 ff26 	bl	8004288 <UART_WaitOnFlagUntilTimeout>
 800343c:	1e03      	subs	r3, r0, #0
 800343e:	d001      	beq.n	8003444 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8003440:	2303      	movs	r3, #3
 8003442:	e005      	b.n	8003450 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2220      	movs	r2, #32
 8003448:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800344a:	2300      	movs	r3, #0
 800344c:	e000      	b.n	8003450 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 800344e:	2302      	movs	r3, #2
  }
}
 8003450:	0018      	movs	r0, r3
 8003452:	46bd      	mov	sp, r7
 8003454:	b008      	add	sp, #32
 8003456:	bd80      	pop	{r7, pc}

08003458 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b088      	sub	sp, #32
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	60b9      	str	r1, [r7, #8]
 8003462:	1dbb      	adds	r3, r7, #6
 8003464:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800346a:	2b20      	cmp	r3, #32
 800346c:	d155      	bne.n	800351a <HAL_UART_Receive_IT+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d003      	beq.n	800347c <HAL_UART_Receive_IT+0x24>
 8003474:	1dbb      	adds	r3, r7, #6
 8003476:	881b      	ldrh	r3, [r3, #0]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d101      	bne.n	8003480 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	e04d      	b.n	800351c <HAL_UART_Receive_IT+0xc4>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	689a      	ldr	r2, [r3, #8]
 8003484:	2380      	movs	r3, #128	; 0x80
 8003486:	015b      	lsls	r3, r3, #5
 8003488:	429a      	cmp	r2, r3
 800348a:	d109      	bne.n	80034a0 <HAL_UART_Receive_IT+0x48>
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	691b      	ldr	r3, [r3, #16]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d105      	bne.n	80034a0 <HAL_UART_Receive_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	2201      	movs	r2, #1
 8003498:	4013      	ands	r3, r2
 800349a:	d001      	beq.n	80034a0 <HAL_UART_Receive_IT+0x48>
      {
        return  HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e03d      	b.n	800351c <HAL_UART_Receive_IT+0xc4>
      }
    }

    __HAL_LOCK(huart);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2274      	movs	r2, #116	; 0x74
 80034a4:	5c9b      	ldrb	r3, [r3, r2]
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d101      	bne.n	80034ae <HAL_UART_Receive_IT+0x56>
 80034aa:	2302      	movs	r3, #2
 80034ac:	e036      	b.n	800351c <HAL_UART_Receive_IT+0xc4>
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2274      	movs	r2, #116	; 0x74
 80034b2:	2101      	movs	r1, #1
 80034b4:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2200      	movs	r2, #0
 80034ba:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a18      	ldr	r2, [pc, #96]	; (8003524 <HAL_UART_Receive_IT+0xcc>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d020      	beq.n	8003508 <HAL_UART_Receive_IT+0xb0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	685a      	ldr	r2, [r3, #4]
 80034cc:	2380      	movs	r3, #128	; 0x80
 80034ce:	041b      	lsls	r3, r3, #16
 80034d0:	4013      	ands	r3, r2
 80034d2:	d019      	beq.n	8003508 <HAL_UART_Receive_IT+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034d4:	f3ef 8310 	mrs	r3, PRIMASK
 80034d8:	613b      	str	r3, [r7, #16]
  return(result);
 80034da:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80034dc:	61fb      	str	r3, [r7, #28]
 80034de:	2301      	movs	r3, #1
 80034e0:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	f383 8810 	msr	PRIMASK, r3
}
 80034e8:	46c0      	nop			; (mov r8, r8)
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	2180      	movs	r1, #128	; 0x80
 80034f6:	04c9      	lsls	r1, r1, #19
 80034f8:	430a      	orrs	r2, r1
 80034fa:	601a      	str	r2, [r3, #0]
 80034fc:	69fb      	ldr	r3, [r7, #28]
 80034fe:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003500:	69bb      	ldr	r3, [r7, #24]
 8003502:	f383 8810 	msr	PRIMASK, r3
}
 8003506:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003508:	1dbb      	adds	r3, r7, #6
 800350a:	881a      	ldrh	r2, [r3, #0]
 800350c:	68b9      	ldr	r1, [r7, #8]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	0018      	movs	r0, r3
 8003512:	f000 ff7d 	bl	8004410 <UART_Start_Receive_IT>
 8003516:	0003      	movs	r3, r0
 8003518:	e000      	b.n	800351c <HAL_UART_Receive_IT+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800351a:	2302      	movs	r3, #2
  }
}
 800351c:	0018      	movs	r0, r3
 800351e:	46bd      	mov	sp, r7
 8003520:	b008      	add	sp, #32
 8003522:	bd80      	pop	{r7, pc}
 8003524:	40004800 	.word	0x40004800

08003528 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003528:	b590      	push	{r4, r7, lr}
 800352a:	b0ab      	sub	sp, #172	; 0xac
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	69db      	ldr	r3, [r3, #28]
 8003536:	22a4      	movs	r2, #164	; 0xa4
 8003538:	18b9      	adds	r1, r7, r2
 800353a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	20a0      	movs	r0, #160	; 0xa0
 8003544:	1839      	adds	r1, r7, r0
 8003546:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	219c      	movs	r1, #156	; 0x9c
 8003550:	1879      	adds	r1, r7, r1
 8003552:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003554:	0011      	movs	r1, r2
 8003556:	18bb      	adds	r3, r7, r2
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a99      	ldr	r2, [pc, #612]	; (80037c0 <HAL_UART_IRQHandler+0x298>)
 800355c:	4013      	ands	r3, r2
 800355e:	2298      	movs	r2, #152	; 0x98
 8003560:	18bc      	adds	r4, r7, r2
 8003562:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8003564:	18bb      	adds	r3, r7, r2
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d114      	bne.n	8003596 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800356c:	187b      	adds	r3, r7, r1
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2220      	movs	r2, #32
 8003572:	4013      	ands	r3, r2
 8003574:	d00f      	beq.n	8003596 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003576:	183b      	adds	r3, r7, r0
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	2220      	movs	r2, #32
 800357c:	4013      	ands	r3, r2
 800357e:	d00a      	beq.n	8003596 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003584:	2b00      	cmp	r3, #0
 8003586:	d100      	bne.n	800358a <HAL_UART_IRQHandler+0x62>
 8003588:	e298      	b.n	8003abc <HAL_UART_IRQHandler+0x594>
      {
        huart->RxISR(huart);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	0010      	movs	r0, r2
 8003592:	4798      	blx	r3
      }
      return;
 8003594:	e292      	b.n	8003abc <HAL_UART_IRQHandler+0x594>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003596:	2398      	movs	r3, #152	; 0x98
 8003598:	18fb      	adds	r3, r7, r3
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d100      	bne.n	80035a2 <HAL_UART_IRQHandler+0x7a>
 80035a0:	e114      	b.n	80037cc <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80035a2:	239c      	movs	r3, #156	; 0x9c
 80035a4:	18fb      	adds	r3, r7, r3
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	2201      	movs	r2, #1
 80035aa:	4013      	ands	r3, r2
 80035ac:	d106      	bne.n	80035bc <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80035ae:	23a0      	movs	r3, #160	; 0xa0
 80035b0:	18fb      	adds	r3, r7, r3
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a83      	ldr	r2, [pc, #524]	; (80037c4 <HAL_UART_IRQHandler+0x29c>)
 80035b6:	4013      	ands	r3, r2
 80035b8:	d100      	bne.n	80035bc <HAL_UART_IRQHandler+0x94>
 80035ba:	e107      	b.n	80037cc <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80035bc:	23a4      	movs	r3, #164	; 0xa4
 80035be:	18fb      	adds	r3, r7, r3
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	2201      	movs	r2, #1
 80035c4:	4013      	ands	r3, r2
 80035c6:	d012      	beq.n	80035ee <HAL_UART_IRQHandler+0xc6>
 80035c8:	23a0      	movs	r3, #160	; 0xa0
 80035ca:	18fb      	adds	r3, r7, r3
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	2380      	movs	r3, #128	; 0x80
 80035d0:	005b      	lsls	r3, r3, #1
 80035d2:	4013      	ands	r3, r2
 80035d4:	d00b      	beq.n	80035ee <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	2201      	movs	r2, #1
 80035dc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2280      	movs	r2, #128	; 0x80
 80035e2:	589b      	ldr	r3, [r3, r2]
 80035e4:	2201      	movs	r2, #1
 80035e6:	431a      	orrs	r2, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2180      	movs	r1, #128	; 0x80
 80035ec:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80035ee:	23a4      	movs	r3, #164	; 0xa4
 80035f0:	18fb      	adds	r3, r7, r3
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	2202      	movs	r2, #2
 80035f6:	4013      	ands	r3, r2
 80035f8:	d011      	beq.n	800361e <HAL_UART_IRQHandler+0xf6>
 80035fa:	239c      	movs	r3, #156	; 0x9c
 80035fc:	18fb      	adds	r3, r7, r3
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	2201      	movs	r2, #1
 8003602:	4013      	ands	r3, r2
 8003604:	d00b      	beq.n	800361e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	2202      	movs	r2, #2
 800360c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2280      	movs	r2, #128	; 0x80
 8003612:	589b      	ldr	r3, [r3, r2]
 8003614:	2204      	movs	r2, #4
 8003616:	431a      	orrs	r2, r3
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2180      	movs	r1, #128	; 0x80
 800361c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800361e:	23a4      	movs	r3, #164	; 0xa4
 8003620:	18fb      	adds	r3, r7, r3
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	2204      	movs	r2, #4
 8003626:	4013      	ands	r3, r2
 8003628:	d011      	beq.n	800364e <HAL_UART_IRQHandler+0x126>
 800362a:	239c      	movs	r3, #156	; 0x9c
 800362c:	18fb      	adds	r3, r7, r3
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	2201      	movs	r2, #1
 8003632:	4013      	ands	r3, r2
 8003634:	d00b      	beq.n	800364e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	2204      	movs	r2, #4
 800363c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2280      	movs	r2, #128	; 0x80
 8003642:	589b      	ldr	r3, [r3, r2]
 8003644:	2202      	movs	r2, #2
 8003646:	431a      	orrs	r2, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2180      	movs	r1, #128	; 0x80
 800364c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800364e:	23a4      	movs	r3, #164	; 0xa4
 8003650:	18fb      	adds	r3, r7, r3
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	2208      	movs	r2, #8
 8003656:	4013      	ands	r3, r2
 8003658:	d017      	beq.n	800368a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800365a:	23a0      	movs	r3, #160	; 0xa0
 800365c:	18fb      	adds	r3, r7, r3
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	2220      	movs	r2, #32
 8003662:	4013      	ands	r3, r2
 8003664:	d105      	bne.n	8003672 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003666:	239c      	movs	r3, #156	; 0x9c
 8003668:	18fb      	adds	r3, r7, r3
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	2201      	movs	r2, #1
 800366e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003670:	d00b      	beq.n	800368a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	2208      	movs	r2, #8
 8003678:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2280      	movs	r2, #128	; 0x80
 800367e:	589b      	ldr	r3, [r3, r2]
 8003680:	2208      	movs	r2, #8
 8003682:	431a      	orrs	r2, r3
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2180      	movs	r1, #128	; 0x80
 8003688:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800368a:	23a4      	movs	r3, #164	; 0xa4
 800368c:	18fb      	adds	r3, r7, r3
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	2380      	movs	r3, #128	; 0x80
 8003692:	011b      	lsls	r3, r3, #4
 8003694:	4013      	ands	r3, r2
 8003696:	d013      	beq.n	80036c0 <HAL_UART_IRQHandler+0x198>
 8003698:	23a0      	movs	r3, #160	; 0xa0
 800369a:	18fb      	adds	r3, r7, r3
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	2380      	movs	r3, #128	; 0x80
 80036a0:	04db      	lsls	r3, r3, #19
 80036a2:	4013      	ands	r3, r2
 80036a4:	d00c      	beq.n	80036c0 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	2280      	movs	r2, #128	; 0x80
 80036ac:	0112      	lsls	r2, r2, #4
 80036ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2280      	movs	r2, #128	; 0x80
 80036b4:	589b      	ldr	r3, [r3, r2]
 80036b6:	2220      	movs	r2, #32
 80036b8:	431a      	orrs	r2, r3
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2180      	movs	r1, #128	; 0x80
 80036be:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2280      	movs	r2, #128	; 0x80
 80036c4:	589b      	ldr	r3, [r3, r2]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d100      	bne.n	80036cc <HAL_UART_IRQHandler+0x1a4>
 80036ca:	e1f9      	b.n	8003ac0 <HAL_UART_IRQHandler+0x598>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80036cc:	23a4      	movs	r3, #164	; 0xa4
 80036ce:	18fb      	adds	r3, r7, r3
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2220      	movs	r2, #32
 80036d4:	4013      	ands	r3, r2
 80036d6:	d00e      	beq.n	80036f6 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80036d8:	23a0      	movs	r3, #160	; 0xa0
 80036da:	18fb      	adds	r3, r7, r3
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	2220      	movs	r2, #32
 80036e0:	4013      	ands	r3, r2
 80036e2:	d008      	beq.n	80036f6 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d004      	beq.n	80036f6 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	0010      	movs	r0, r2
 80036f4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2280      	movs	r2, #128	; 0x80
 80036fa:	589b      	ldr	r3, [r3, r2]
 80036fc:	2194      	movs	r1, #148	; 0x94
 80036fe:	187a      	adds	r2, r7, r1
 8003700:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	2240      	movs	r2, #64	; 0x40
 800370a:	4013      	ands	r3, r2
 800370c:	2b40      	cmp	r3, #64	; 0x40
 800370e:	d004      	beq.n	800371a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003710:	187b      	adds	r3, r7, r1
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	2228      	movs	r2, #40	; 0x28
 8003716:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003718:	d047      	beq.n	80037aa <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	0018      	movs	r0, r3
 800371e:	f000 ff27 	bl	8004570 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	2240      	movs	r2, #64	; 0x40
 800372a:	4013      	ands	r3, r2
 800372c:	2b40      	cmp	r3, #64	; 0x40
 800372e:	d137      	bne.n	80037a0 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003730:	f3ef 8310 	mrs	r3, PRIMASK
 8003734:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8003736:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003738:	2090      	movs	r0, #144	; 0x90
 800373a:	183a      	adds	r2, r7, r0
 800373c:	6013      	str	r3, [r2, #0]
 800373e:	2301      	movs	r3, #1
 8003740:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003742:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003744:	f383 8810 	msr	PRIMASK, r3
}
 8003748:	46c0      	nop			; (mov r8, r8)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	689a      	ldr	r2, [r3, #8]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	2140      	movs	r1, #64	; 0x40
 8003756:	438a      	bics	r2, r1
 8003758:	609a      	str	r2, [r3, #8]
 800375a:	183b      	adds	r3, r7, r0
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003760:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003762:	f383 8810 	msr	PRIMASK, r3
}
 8003766:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800376c:	2b00      	cmp	r3, #0
 800376e:	d012      	beq.n	8003796 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003774:	4a14      	ldr	r2, [pc, #80]	; (80037c8 <HAL_UART_IRQHandler+0x2a0>)
 8003776:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800377c:	0018      	movs	r0, r3
 800377e:	f7fe fca5 	bl	80020cc <HAL_DMA_Abort_IT>
 8003782:	1e03      	subs	r3, r0, #0
 8003784:	d01a      	beq.n	80037bc <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800378a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003790:	0018      	movs	r0, r3
 8003792:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003794:	e012      	b.n	80037bc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	0018      	movs	r0, r3
 800379a:	f000 f9a7 	bl	8003aec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800379e:	e00d      	b.n	80037bc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	0018      	movs	r0, r3
 80037a4:	f000 f9a2 	bl	8003aec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037a8:	e008      	b.n	80037bc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	0018      	movs	r0, r3
 80037ae:	f000 f99d 	bl	8003aec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2280      	movs	r2, #128	; 0x80
 80037b6:	2100      	movs	r1, #0
 80037b8:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80037ba:	e181      	b.n	8003ac0 <HAL_UART_IRQHandler+0x598>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037bc:	46c0      	nop			; (mov r8, r8)
    return;
 80037be:	e17f      	b.n	8003ac0 <HAL_UART_IRQHandler+0x598>
 80037c0:	0000080f 	.word	0x0000080f
 80037c4:	04000120 	.word	0x04000120
 80037c8:	08004635 	.word	0x08004635

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d000      	beq.n	80037d6 <HAL_UART_IRQHandler+0x2ae>
 80037d4:	e133      	b.n	8003a3e <HAL_UART_IRQHandler+0x516>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80037d6:	23a4      	movs	r3, #164	; 0xa4
 80037d8:	18fb      	adds	r3, r7, r3
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2210      	movs	r2, #16
 80037de:	4013      	ands	r3, r2
 80037e0:	d100      	bne.n	80037e4 <HAL_UART_IRQHandler+0x2bc>
 80037e2:	e12c      	b.n	8003a3e <HAL_UART_IRQHandler+0x516>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80037e4:	23a0      	movs	r3, #160	; 0xa0
 80037e6:	18fb      	adds	r3, r7, r3
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	2210      	movs	r2, #16
 80037ec:	4013      	ands	r3, r2
 80037ee:	d100      	bne.n	80037f2 <HAL_UART_IRQHandler+0x2ca>
 80037f0:	e125      	b.n	8003a3e <HAL_UART_IRQHandler+0x516>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	2210      	movs	r2, #16
 80037f8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	2240      	movs	r2, #64	; 0x40
 8003802:	4013      	ands	r3, r2
 8003804:	2b40      	cmp	r3, #64	; 0x40
 8003806:	d000      	beq.n	800380a <HAL_UART_IRQHandler+0x2e2>
 8003808:	e09d      	b.n	8003946 <HAL_UART_IRQHandler+0x41e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	685a      	ldr	r2, [r3, #4]
 8003812:	217e      	movs	r1, #126	; 0x7e
 8003814:	187b      	adds	r3, r7, r1
 8003816:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003818:	187b      	adds	r3, r7, r1
 800381a:	881b      	ldrh	r3, [r3, #0]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d100      	bne.n	8003822 <HAL_UART_IRQHandler+0x2fa>
 8003820:	e150      	b.n	8003ac4 <HAL_UART_IRQHandler+0x59c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2258      	movs	r2, #88	; 0x58
 8003826:	5a9b      	ldrh	r3, [r3, r2]
 8003828:	187a      	adds	r2, r7, r1
 800382a:	8812      	ldrh	r2, [r2, #0]
 800382c:	429a      	cmp	r2, r3
 800382e:	d300      	bcc.n	8003832 <HAL_UART_IRQHandler+0x30a>
 8003830:	e148      	b.n	8003ac4 <HAL_UART_IRQHandler+0x59c>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	187a      	adds	r2, r7, r1
 8003836:	215a      	movs	r1, #90	; 0x5a
 8003838:	8812      	ldrh	r2, [r2, #0]
 800383a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2220      	movs	r2, #32
 8003846:	4013      	ands	r3, r2
 8003848:	d16e      	bne.n	8003928 <HAL_UART_IRQHandler+0x400>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800384a:	f3ef 8310 	mrs	r3, PRIMASK
 800384e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003850:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003852:	67bb      	str	r3, [r7, #120]	; 0x78
 8003854:	2301      	movs	r3, #1
 8003856:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003858:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800385a:	f383 8810 	msr	PRIMASK, r3
}
 800385e:	46c0      	nop			; (mov r8, r8)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	499a      	ldr	r1, [pc, #616]	; (8003ad4 <HAL_UART_IRQHandler+0x5ac>)
 800386c:	400a      	ands	r2, r1
 800386e:	601a      	str	r2, [r3, #0]
 8003870:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003872:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003876:	f383 8810 	msr	PRIMASK, r3
}
 800387a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800387c:	f3ef 8310 	mrs	r3, PRIMASK
 8003880:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8003882:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003884:	677b      	str	r3, [r7, #116]	; 0x74
 8003886:	2301      	movs	r3, #1
 8003888:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800388a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800388c:	f383 8810 	msr	PRIMASK, r3
}
 8003890:	46c0      	nop			; (mov r8, r8)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	689a      	ldr	r2, [r3, #8]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	2101      	movs	r1, #1
 800389e:	438a      	bics	r2, r1
 80038a0:	609a      	str	r2, [r3, #8]
 80038a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80038a4:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80038a8:	f383 8810 	msr	PRIMASK, r3
}
 80038ac:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038ae:	f3ef 8310 	mrs	r3, PRIMASK
 80038b2:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 80038b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80038b6:	673b      	str	r3, [r7, #112]	; 0x70
 80038b8:	2301      	movs	r3, #1
 80038ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80038be:	f383 8810 	msr	PRIMASK, r3
}
 80038c2:	46c0      	nop			; (mov r8, r8)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	689a      	ldr	r2, [r3, #8]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2140      	movs	r1, #64	; 0x40
 80038d0:	438a      	bics	r2, r1
 80038d2:	609a      	str	r2, [r3, #8]
 80038d4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80038d6:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80038da:	f383 8810 	msr	PRIMASK, r3
}
 80038de:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2220      	movs	r2, #32
 80038e4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2200      	movs	r2, #0
 80038ea:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038ec:	f3ef 8310 	mrs	r3, PRIMASK
 80038f0:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80038f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038f4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80038f6:	2301      	movs	r3, #1
 80038f8:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80038fc:	f383 8810 	msr	PRIMASK, r3
}
 8003900:	46c0      	nop			; (mov r8, r8)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	2110      	movs	r1, #16
 800390e:	438a      	bics	r2, r1
 8003910:	601a      	str	r2, [r3, #0]
 8003912:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003914:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003916:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003918:	f383 8810 	msr	PRIMASK, r3
}
 800391c:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003922:	0018      	movs	r0, r3
 8003924:	f7fe fb92 	bl	800204c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2258      	movs	r2, #88	; 0x58
 800392c:	5a9a      	ldrh	r2, [r3, r2]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	215a      	movs	r1, #90	; 0x5a
 8003932:	5a5b      	ldrh	r3, [r3, r1]
 8003934:	b29b      	uxth	r3, r3
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	b29a      	uxth	r2, r3
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	0011      	movs	r1, r2
 800393e:	0018      	movs	r0, r3
 8003940:	f000 f8dc 	bl	8003afc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003944:	e0be      	b.n	8003ac4 <HAL_UART_IRQHandler+0x59c>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2258      	movs	r2, #88	; 0x58
 800394a:	5a99      	ldrh	r1, [r3, r2]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	225a      	movs	r2, #90	; 0x5a
 8003950:	5a9b      	ldrh	r3, [r3, r2]
 8003952:	b29a      	uxth	r2, r3
 8003954:	208e      	movs	r0, #142	; 0x8e
 8003956:	183b      	adds	r3, r7, r0
 8003958:	1a8a      	subs	r2, r1, r2
 800395a:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	225a      	movs	r2, #90	; 0x5a
 8003960:	5a9b      	ldrh	r3, [r3, r2]
 8003962:	b29b      	uxth	r3, r3
 8003964:	2b00      	cmp	r3, #0
 8003966:	d100      	bne.n	800396a <HAL_UART_IRQHandler+0x442>
 8003968:	e0ae      	b.n	8003ac8 <HAL_UART_IRQHandler+0x5a0>
          && (nb_rx_data > 0U))
 800396a:	183b      	adds	r3, r7, r0
 800396c:	881b      	ldrh	r3, [r3, #0]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d100      	bne.n	8003974 <HAL_UART_IRQHandler+0x44c>
 8003972:	e0a9      	b.n	8003ac8 <HAL_UART_IRQHandler+0x5a0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003974:	f3ef 8310 	mrs	r3, PRIMASK
 8003978:	60fb      	str	r3, [r7, #12]
  return(result);
 800397a:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800397c:	2488      	movs	r4, #136	; 0x88
 800397e:	193a      	adds	r2, r7, r4
 8003980:	6013      	str	r3, [r2, #0]
 8003982:	2301      	movs	r3, #1
 8003984:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	f383 8810 	msr	PRIMASK, r3
}
 800398c:	46c0      	nop			; (mov r8, r8)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	494f      	ldr	r1, [pc, #316]	; (8003ad8 <HAL_UART_IRQHandler+0x5b0>)
 800399a:	400a      	ands	r2, r1
 800399c:	601a      	str	r2, [r3, #0]
 800399e:	193b      	adds	r3, r7, r4
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	f383 8810 	msr	PRIMASK, r3
}
 80039aa:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039ac:	f3ef 8310 	mrs	r3, PRIMASK
 80039b0:	61bb      	str	r3, [r7, #24]
  return(result);
 80039b2:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039b4:	2484      	movs	r4, #132	; 0x84
 80039b6:	193a      	adds	r2, r7, r4
 80039b8:	6013      	str	r3, [r2, #0]
 80039ba:	2301      	movs	r3, #1
 80039bc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	f383 8810 	msr	PRIMASK, r3
}
 80039c4:	46c0      	nop			; (mov r8, r8)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	689a      	ldr	r2, [r3, #8]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	2101      	movs	r1, #1
 80039d2:	438a      	bics	r2, r1
 80039d4:	609a      	str	r2, [r3, #8]
 80039d6:	193b      	adds	r3, r7, r4
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039dc:	6a3b      	ldr	r3, [r7, #32]
 80039de:	f383 8810 	msr	PRIMASK, r3
}
 80039e2:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2220      	movs	r2, #32
 80039e8:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2200      	movs	r2, #0
 80039f4:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039f6:	f3ef 8310 	mrs	r3, PRIMASK
 80039fa:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80039fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039fe:	2480      	movs	r4, #128	; 0x80
 8003a00:	193a      	adds	r2, r7, r4
 8003a02:	6013      	str	r3, [r2, #0]
 8003a04:	2301      	movs	r3, #1
 8003a06:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a0a:	f383 8810 	msr	PRIMASK, r3
}
 8003a0e:	46c0      	nop			; (mov r8, r8)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	2110      	movs	r1, #16
 8003a1c:	438a      	bics	r2, r1
 8003a1e:	601a      	str	r2, [r3, #0]
 8003a20:	193b      	adds	r3, r7, r4
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a28:	f383 8810 	msr	PRIMASK, r3
}
 8003a2c:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003a2e:	183b      	adds	r3, r7, r0
 8003a30:	881a      	ldrh	r2, [r3, #0]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	0011      	movs	r1, r2
 8003a36:	0018      	movs	r0, r3
 8003a38:	f000 f860 	bl	8003afc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003a3c:	e044      	b.n	8003ac8 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003a3e:	23a4      	movs	r3, #164	; 0xa4
 8003a40:	18fb      	adds	r3, r7, r3
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	2380      	movs	r3, #128	; 0x80
 8003a46:	035b      	lsls	r3, r3, #13
 8003a48:	4013      	ands	r3, r2
 8003a4a:	d010      	beq.n	8003a6e <HAL_UART_IRQHandler+0x546>
 8003a4c:	239c      	movs	r3, #156	; 0x9c
 8003a4e:	18fb      	adds	r3, r7, r3
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	2380      	movs	r3, #128	; 0x80
 8003a54:	03db      	lsls	r3, r3, #15
 8003a56:	4013      	ands	r3, r2
 8003a58:	d009      	beq.n	8003a6e <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	2280      	movs	r2, #128	; 0x80
 8003a60:	0352      	lsls	r2, r2, #13
 8003a62:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	0018      	movs	r0, r3
 8003a68:	f000 ff8e 	bl	8004988 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003a6c:	e02f      	b.n	8003ace <HAL_UART_IRQHandler+0x5a6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003a6e:	23a4      	movs	r3, #164	; 0xa4
 8003a70:	18fb      	adds	r3, r7, r3
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	2280      	movs	r2, #128	; 0x80
 8003a76:	4013      	ands	r3, r2
 8003a78:	d00f      	beq.n	8003a9a <HAL_UART_IRQHandler+0x572>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003a7a:	23a0      	movs	r3, #160	; 0xa0
 8003a7c:	18fb      	adds	r3, r7, r3
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	2280      	movs	r2, #128	; 0x80
 8003a82:	4013      	ands	r3, r2
 8003a84:	d009      	beq.n	8003a9a <HAL_UART_IRQHandler+0x572>
  {
    if (huart->TxISR != NULL)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d01e      	beq.n	8003acc <HAL_UART_IRQHandler+0x5a4>
    {
      huart->TxISR(huart);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	0010      	movs	r0, r2
 8003a96:	4798      	blx	r3
    }
    return;
 8003a98:	e018      	b.n	8003acc <HAL_UART_IRQHandler+0x5a4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003a9a:	23a4      	movs	r3, #164	; 0xa4
 8003a9c:	18fb      	adds	r3, r7, r3
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	2240      	movs	r2, #64	; 0x40
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	d013      	beq.n	8003ace <HAL_UART_IRQHandler+0x5a6>
 8003aa6:	23a0      	movs	r3, #160	; 0xa0
 8003aa8:	18fb      	adds	r3, r7, r3
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	2240      	movs	r2, #64	; 0x40
 8003aae:	4013      	ands	r3, r2
 8003ab0:	d00d      	beq.n	8003ace <HAL_UART_IRQHandler+0x5a6>
  {
    UART_EndTransmit_IT(huart);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	0018      	movs	r0, r3
 8003ab6:	f000 fdd4 	bl	8004662 <UART_EndTransmit_IT>
    return;
 8003aba:	e008      	b.n	8003ace <HAL_UART_IRQHandler+0x5a6>
      return;
 8003abc:	46c0      	nop			; (mov r8, r8)
 8003abe:	e006      	b.n	8003ace <HAL_UART_IRQHandler+0x5a6>
    return;
 8003ac0:	46c0      	nop			; (mov r8, r8)
 8003ac2:	e004      	b.n	8003ace <HAL_UART_IRQHandler+0x5a6>
      return;
 8003ac4:	46c0      	nop			; (mov r8, r8)
 8003ac6:	e002      	b.n	8003ace <HAL_UART_IRQHandler+0x5a6>
      return;
 8003ac8:	46c0      	nop			; (mov r8, r8)
 8003aca:	e000      	b.n	8003ace <HAL_UART_IRQHandler+0x5a6>
    return;
 8003acc:	46c0      	nop			; (mov r8, r8)
  }

}
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	b02b      	add	sp, #172	; 0xac
 8003ad2:	bd90      	pop	{r4, r7, pc}
 8003ad4:	fffffeff 	.word	0xfffffeff
 8003ad8:	fffffedf 	.word	0xfffffedf

08003adc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b082      	sub	sp, #8
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003ae4:	46c0      	nop			; (mov r8, r8)
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	b002      	add	sp, #8
 8003aea:	bd80      	pop	{r7, pc}

08003aec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b082      	sub	sp, #8
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003af4:	46c0      	nop			; (mov r8, r8)
 8003af6:	46bd      	mov	sp, r7
 8003af8:	b002      	add	sp, #8
 8003afa:	bd80      	pop	{r7, pc}

08003afc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b082      	sub	sp, #8
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
 8003b04:	000a      	movs	r2, r1
 8003b06:	1cbb      	adds	r3, r7, #2
 8003b08:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003b0a:	46c0      	nop			; (mov r8, r8)
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	b002      	add	sp, #8
 8003b10:	bd80      	pop	{r7, pc}
	...

08003b14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b14:	b5b0      	push	{r4, r5, r7, lr}
 8003b16:	b08e      	sub	sp, #56	; 0x38
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b1c:	231a      	movs	r3, #26
 8003b1e:	2218      	movs	r2, #24
 8003b20:	4694      	mov	ip, r2
 8003b22:	44bc      	add	ip, r7
 8003b24:	4463      	add	r3, ip
 8003b26:	2200      	movs	r2, #0
 8003b28:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	689a      	ldr	r2, [r3, #8]
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	691b      	ldr	r3, [r3, #16]
 8003b32:	431a      	orrs	r2, r3
 8003b34:	69fb      	ldr	r3, [r7, #28]
 8003b36:	695b      	ldr	r3, [r3, #20]
 8003b38:	431a      	orrs	r2, r3
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	69db      	ldr	r3, [r3, #28]
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b42:	69fb      	ldr	r3, [r7, #28]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4ab0      	ldr	r2, [pc, #704]	; (8003e0c <UART_SetConfig+0x2f8>)
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	0019      	movs	r1, r3
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003b54:	430a      	orrs	r2, r1
 8003b56:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	4aac      	ldr	r2, [pc, #688]	; (8003e10 <UART_SetConfig+0x2fc>)
 8003b60:	4013      	ands	r3, r2
 8003b62:	0019      	movs	r1, r3
 8003b64:	69fb      	ldr	r3, [r7, #28]
 8003b66:	68da      	ldr	r2, [r3, #12]
 8003b68:	69fb      	ldr	r3, [r7, #28]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	430a      	orrs	r2, r1
 8003b6e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	699b      	ldr	r3, [r3, #24]
 8003b74:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003b76:	69fb      	ldr	r3, [r7, #28]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4aa6      	ldr	r2, [pc, #664]	; (8003e14 <UART_SetConfig+0x300>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d004      	beq.n	8003b8a <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003b80:	69fb      	ldr	r3, [r7, #28]
 8003b82:	6a1b      	ldr	r3, [r3, #32]
 8003b84:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003b86:	4313      	orrs	r3, r2
 8003b88:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b8a:	69fb      	ldr	r3, [r7, #28]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	4aa1      	ldr	r2, [pc, #644]	; (8003e18 <UART_SetConfig+0x304>)
 8003b92:	4013      	ands	r3, r2
 8003b94:	0019      	movs	r1, r3
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003b9c:	430a      	orrs	r2, r1
 8003b9e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ba0:	69fb      	ldr	r3, [r7, #28]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a9d      	ldr	r2, [pc, #628]	; (8003e1c <UART_SetConfig+0x308>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d136      	bne.n	8003c18 <UART_SetConfig+0x104>
 8003baa:	4b9d      	ldr	r3, [pc, #628]	; (8003e20 <UART_SetConfig+0x30c>)
 8003bac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bae:	2203      	movs	r2, #3
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	2b03      	cmp	r3, #3
 8003bb4:	d020      	beq.n	8003bf8 <UART_SetConfig+0xe4>
 8003bb6:	d827      	bhi.n	8003c08 <UART_SetConfig+0xf4>
 8003bb8:	2b02      	cmp	r3, #2
 8003bba:	d00d      	beq.n	8003bd8 <UART_SetConfig+0xc4>
 8003bbc:	d824      	bhi.n	8003c08 <UART_SetConfig+0xf4>
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d002      	beq.n	8003bc8 <UART_SetConfig+0xb4>
 8003bc2:	2b01      	cmp	r3, #1
 8003bc4:	d010      	beq.n	8003be8 <UART_SetConfig+0xd4>
 8003bc6:	e01f      	b.n	8003c08 <UART_SetConfig+0xf4>
 8003bc8:	231b      	movs	r3, #27
 8003bca:	2218      	movs	r2, #24
 8003bcc:	4694      	mov	ip, r2
 8003bce:	44bc      	add	ip, r7
 8003bd0:	4463      	add	r3, ip
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	701a      	strb	r2, [r3, #0]
 8003bd6:	e0c5      	b.n	8003d64 <UART_SetConfig+0x250>
 8003bd8:	231b      	movs	r3, #27
 8003bda:	2218      	movs	r2, #24
 8003bdc:	4694      	mov	ip, r2
 8003bde:	44bc      	add	ip, r7
 8003be0:	4463      	add	r3, ip
 8003be2:	2202      	movs	r2, #2
 8003be4:	701a      	strb	r2, [r3, #0]
 8003be6:	e0bd      	b.n	8003d64 <UART_SetConfig+0x250>
 8003be8:	231b      	movs	r3, #27
 8003bea:	2218      	movs	r2, #24
 8003bec:	4694      	mov	ip, r2
 8003bee:	44bc      	add	ip, r7
 8003bf0:	4463      	add	r3, ip
 8003bf2:	2204      	movs	r2, #4
 8003bf4:	701a      	strb	r2, [r3, #0]
 8003bf6:	e0b5      	b.n	8003d64 <UART_SetConfig+0x250>
 8003bf8:	231b      	movs	r3, #27
 8003bfa:	2218      	movs	r2, #24
 8003bfc:	4694      	mov	ip, r2
 8003bfe:	44bc      	add	ip, r7
 8003c00:	4463      	add	r3, ip
 8003c02:	2208      	movs	r2, #8
 8003c04:	701a      	strb	r2, [r3, #0]
 8003c06:	e0ad      	b.n	8003d64 <UART_SetConfig+0x250>
 8003c08:	231b      	movs	r3, #27
 8003c0a:	2218      	movs	r2, #24
 8003c0c:	4694      	mov	ip, r2
 8003c0e:	44bc      	add	ip, r7
 8003c10:	4463      	add	r3, ip
 8003c12:	2210      	movs	r2, #16
 8003c14:	701a      	strb	r2, [r3, #0]
 8003c16:	e0a5      	b.n	8003d64 <UART_SetConfig+0x250>
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a81      	ldr	r2, [pc, #516]	; (8003e24 <UART_SetConfig+0x310>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d136      	bne.n	8003c90 <UART_SetConfig+0x17c>
 8003c22:	4b7f      	ldr	r3, [pc, #508]	; (8003e20 <UART_SetConfig+0x30c>)
 8003c24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c26:	220c      	movs	r2, #12
 8003c28:	4013      	ands	r3, r2
 8003c2a:	2b0c      	cmp	r3, #12
 8003c2c:	d020      	beq.n	8003c70 <UART_SetConfig+0x15c>
 8003c2e:	d827      	bhi.n	8003c80 <UART_SetConfig+0x16c>
 8003c30:	2b08      	cmp	r3, #8
 8003c32:	d00d      	beq.n	8003c50 <UART_SetConfig+0x13c>
 8003c34:	d824      	bhi.n	8003c80 <UART_SetConfig+0x16c>
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d002      	beq.n	8003c40 <UART_SetConfig+0x12c>
 8003c3a:	2b04      	cmp	r3, #4
 8003c3c:	d010      	beq.n	8003c60 <UART_SetConfig+0x14c>
 8003c3e:	e01f      	b.n	8003c80 <UART_SetConfig+0x16c>
 8003c40:	231b      	movs	r3, #27
 8003c42:	2218      	movs	r2, #24
 8003c44:	4694      	mov	ip, r2
 8003c46:	44bc      	add	ip, r7
 8003c48:	4463      	add	r3, ip
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	701a      	strb	r2, [r3, #0]
 8003c4e:	e089      	b.n	8003d64 <UART_SetConfig+0x250>
 8003c50:	231b      	movs	r3, #27
 8003c52:	2218      	movs	r2, #24
 8003c54:	4694      	mov	ip, r2
 8003c56:	44bc      	add	ip, r7
 8003c58:	4463      	add	r3, ip
 8003c5a:	2202      	movs	r2, #2
 8003c5c:	701a      	strb	r2, [r3, #0]
 8003c5e:	e081      	b.n	8003d64 <UART_SetConfig+0x250>
 8003c60:	231b      	movs	r3, #27
 8003c62:	2218      	movs	r2, #24
 8003c64:	4694      	mov	ip, r2
 8003c66:	44bc      	add	ip, r7
 8003c68:	4463      	add	r3, ip
 8003c6a:	2204      	movs	r2, #4
 8003c6c:	701a      	strb	r2, [r3, #0]
 8003c6e:	e079      	b.n	8003d64 <UART_SetConfig+0x250>
 8003c70:	231b      	movs	r3, #27
 8003c72:	2218      	movs	r2, #24
 8003c74:	4694      	mov	ip, r2
 8003c76:	44bc      	add	ip, r7
 8003c78:	4463      	add	r3, ip
 8003c7a:	2208      	movs	r2, #8
 8003c7c:	701a      	strb	r2, [r3, #0]
 8003c7e:	e071      	b.n	8003d64 <UART_SetConfig+0x250>
 8003c80:	231b      	movs	r3, #27
 8003c82:	2218      	movs	r2, #24
 8003c84:	4694      	mov	ip, r2
 8003c86:	44bc      	add	ip, r7
 8003c88:	4463      	add	r3, ip
 8003c8a:	2210      	movs	r2, #16
 8003c8c:	701a      	strb	r2, [r3, #0]
 8003c8e:	e069      	b.n	8003d64 <UART_SetConfig+0x250>
 8003c90:	69fb      	ldr	r3, [r7, #28]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a64      	ldr	r2, [pc, #400]	; (8003e28 <UART_SetConfig+0x314>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d107      	bne.n	8003caa <UART_SetConfig+0x196>
 8003c9a:	231b      	movs	r3, #27
 8003c9c:	2218      	movs	r2, #24
 8003c9e:	4694      	mov	ip, r2
 8003ca0:	44bc      	add	ip, r7
 8003ca2:	4463      	add	r3, ip
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	701a      	strb	r2, [r3, #0]
 8003ca8:	e05c      	b.n	8003d64 <UART_SetConfig+0x250>
 8003caa:	69fb      	ldr	r3, [r7, #28]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a5f      	ldr	r2, [pc, #380]	; (8003e2c <UART_SetConfig+0x318>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d107      	bne.n	8003cc4 <UART_SetConfig+0x1b0>
 8003cb4:	231b      	movs	r3, #27
 8003cb6:	2218      	movs	r2, #24
 8003cb8:	4694      	mov	ip, r2
 8003cba:	44bc      	add	ip, r7
 8003cbc:	4463      	add	r3, ip
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	701a      	strb	r2, [r3, #0]
 8003cc2:	e04f      	b.n	8003d64 <UART_SetConfig+0x250>
 8003cc4:	69fb      	ldr	r3, [r7, #28]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a52      	ldr	r2, [pc, #328]	; (8003e14 <UART_SetConfig+0x300>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d143      	bne.n	8003d56 <UART_SetConfig+0x242>
 8003cce:	4b54      	ldr	r3, [pc, #336]	; (8003e20 <UART_SetConfig+0x30c>)
 8003cd0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003cd2:	23c0      	movs	r3, #192	; 0xc0
 8003cd4:	011b      	lsls	r3, r3, #4
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	22c0      	movs	r2, #192	; 0xc0
 8003cda:	0112      	lsls	r2, r2, #4
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d02a      	beq.n	8003d36 <UART_SetConfig+0x222>
 8003ce0:	22c0      	movs	r2, #192	; 0xc0
 8003ce2:	0112      	lsls	r2, r2, #4
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d82e      	bhi.n	8003d46 <UART_SetConfig+0x232>
 8003ce8:	2280      	movs	r2, #128	; 0x80
 8003cea:	0112      	lsls	r2, r2, #4
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d012      	beq.n	8003d16 <UART_SetConfig+0x202>
 8003cf0:	2280      	movs	r2, #128	; 0x80
 8003cf2:	0112      	lsls	r2, r2, #4
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d826      	bhi.n	8003d46 <UART_SetConfig+0x232>
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d004      	beq.n	8003d06 <UART_SetConfig+0x1f2>
 8003cfc:	2280      	movs	r2, #128	; 0x80
 8003cfe:	00d2      	lsls	r2, r2, #3
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d010      	beq.n	8003d26 <UART_SetConfig+0x212>
 8003d04:	e01f      	b.n	8003d46 <UART_SetConfig+0x232>
 8003d06:	231b      	movs	r3, #27
 8003d08:	2218      	movs	r2, #24
 8003d0a:	4694      	mov	ip, r2
 8003d0c:	44bc      	add	ip, r7
 8003d0e:	4463      	add	r3, ip
 8003d10:	2200      	movs	r2, #0
 8003d12:	701a      	strb	r2, [r3, #0]
 8003d14:	e026      	b.n	8003d64 <UART_SetConfig+0x250>
 8003d16:	231b      	movs	r3, #27
 8003d18:	2218      	movs	r2, #24
 8003d1a:	4694      	mov	ip, r2
 8003d1c:	44bc      	add	ip, r7
 8003d1e:	4463      	add	r3, ip
 8003d20:	2202      	movs	r2, #2
 8003d22:	701a      	strb	r2, [r3, #0]
 8003d24:	e01e      	b.n	8003d64 <UART_SetConfig+0x250>
 8003d26:	231b      	movs	r3, #27
 8003d28:	2218      	movs	r2, #24
 8003d2a:	4694      	mov	ip, r2
 8003d2c:	44bc      	add	ip, r7
 8003d2e:	4463      	add	r3, ip
 8003d30:	2204      	movs	r2, #4
 8003d32:	701a      	strb	r2, [r3, #0]
 8003d34:	e016      	b.n	8003d64 <UART_SetConfig+0x250>
 8003d36:	231b      	movs	r3, #27
 8003d38:	2218      	movs	r2, #24
 8003d3a:	4694      	mov	ip, r2
 8003d3c:	44bc      	add	ip, r7
 8003d3e:	4463      	add	r3, ip
 8003d40:	2208      	movs	r2, #8
 8003d42:	701a      	strb	r2, [r3, #0]
 8003d44:	e00e      	b.n	8003d64 <UART_SetConfig+0x250>
 8003d46:	231b      	movs	r3, #27
 8003d48:	2218      	movs	r2, #24
 8003d4a:	4694      	mov	ip, r2
 8003d4c:	44bc      	add	ip, r7
 8003d4e:	4463      	add	r3, ip
 8003d50:	2210      	movs	r2, #16
 8003d52:	701a      	strb	r2, [r3, #0]
 8003d54:	e006      	b.n	8003d64 <UART_SetConfig+0x250>
 8003d56:	231b      	movs	r3, #27
 8003d58:	2218      	movs	r2, #24
 8003d5a:	4694      	mov	ip, r2
 8003d5c:	44bc      	add	ip, r7
 8003d5e:	4463      	add	r3, ip
 8003d60:	2210      	movs	r2, #16
 8003d62:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a2a      	ldr	r2, [pc, #168]	; (8003e14 <UART_SetConfig+0x300>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d000      	beq.n	8003d70 <UART_SetConfig+0x25c>
 8003d6e:	e09e      	b.n	8003eae <UART_SetConfig+0x39a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003d70:	231b      	movs	r3, #27
 8003d72:	2218      	movs	r2, #24
 8003d74:	4694      	mov	ip, r2
 8003d76:	44bc      	add	ip, r7
 8003d78:	4463      	add	r3, ip
 8003d7a:	781b      	ldrb	r3, [r3, #0]
 8003d7c:	2b08      	cmp	r3, #8
 8003d7e:	d01d      	beq.n	8003dbc <UART_SetConfig+0x2a8>
 8003d80:	dc20      	bgt.n	8003dc4 <UART_SetConfig+0x2b0>
 8003d82:	2b04      	cmp	r3, #4
 8003d84:	d015      	beq.n	8003db2 <UART_SetConfig+0x29e>
 8003d86:	dc1d      	bgt.n	8003dc4 <UART_SetConfig+0x2b0>
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d002      	beq.n	8003d92 <UART_SetConfig+0x27e>
 8003d8c:	2b02      	cmp	r3, #2
 8003d8e:	d005      	beq.n	8003d9c <UART_SetConfig+0x288>
 8003d90:	e018      	b.n	8003dc4 <UART_SetConfig+0x2b0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d92:	f7ff f8f3 	bl	8002f7c <HAL_RCC_GetPCLK1Freq>
 8003d96:	0003      	movs	r3, r0
 8003d98:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003d9a:	e01d      	b.n	8003dd8 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003d9c:	4b20      	ldr	r3, [pc, #128]	; (8003e20 <UART_SetConfig+0x30c>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2210      	movs	r2, #16
 8003da2:	4013      	ands	r3, r2
 8003da4:	d002      	beq.n	8003dac <UART_SetConfig+0x298>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003da6:	4b22      	ldr	r3, [pc, #136]	; (8003e30 <UART_SetConfig+0x31c>)
 8003da8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003daa:	e015      	b.n	8003dd8 <UART_SetConfig+0x2c4>
          pclk = (uint32_t) HSI_VALUE;
 8003dac:	4b21      	ldr	r3, [pc, #132]	; (8003e34 <UART_SetConfig+0x320>)
 8003dae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003db0:	e012      	b.n	8003dd8 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003db2:	f7ff f833 	bl	8002e1c <HAL_RCC_GetSysClockFreq>
 8003db6:	0003      	movs	r3, r0
 8003db8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003dba:	e00d      	b.n	8003dd8 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003dbc:	2380      	movs	r3, #128	; 0x80
 8003dbe:	021b      	lsls	r3, r3, #8
 8003dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003dc2:	e009      	b.n	8003dd8 <UART_SetConfig+0x2c4>
      default:
        pclk = 0U;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003dc8:	231a      	movs	r3, #26
 8003dca:	2218      	movs	r2, #24
 8003dcc:	4694      	mov	ip, r2
 8003dce:	44bc      	add	ip, r7
 8003dd0:	4463      	add	r3, ip
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	701a      	strb	r2, [r3, #0]
        break;
 8003dd6:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003dd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d100      	bne.n	8003de0 <UART_SetConfig+0x2cc>
 8003dde:	e13c      	b.n	800405a <UART_SetConfig+0x546>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003de0:	69fb      	ldr	r3, [r7, #28]
 8003de2:	685a      	ldr	r2, [r3, #4]
 8003de4:	0013      	movs	r3, r2
 8003de6:	005b      	lsls	r3, r3, #1
 8003de8:	189b      	adds	r3, r3, r2
 8003dea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d305      	bcc.n	8003dfc <UART_SetConfig+0x2e8>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003df0:	69fb      	ldr	r3, [r7, #28]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003df6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d91d      	bls.n	8003e38 <UART_SetConfig+0x324>
      {
        ret = HAL_ERROR;
 8003dfc:	231a      	movs	r3, #26
 8003dfe:	2218      	movs	r2, #24
 8003e00:	4694      	mov	ip, r2
 8003e02:	44bc      	add	ip, r7
 8003e04:	4463      	add	r3, ip
 8003e06:	2201      	movs	r2, #1
 8003e08:	701a      	strb	r2, [r3, #0]
 8003e0a:	e126      	b.n	800405a <UART_SetConfig+0x546>
 8003e0c:	efff69f3 	.word	0xefff69f3
 8003e10:	ffffcfff 	.word	0xffffcfff
 8003e14:	40004800 	.word	0x40004800
 8003e18:	fffff4ff 	.word	0xfffff4ff
 8003e1c:	40013800 	.word	0x40013800
 8003e20:	40021000 	.word	0x40021000
 8003e24:	40004400 	.word	0x40004400
 8003e28:	40004c00 	.word	0x40004c00
 8003e2c:	40005000 	.word	0x40005000
 8003e30:	003d0900 	.word	0x003d0900
 8003e34:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003e38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e3a:	613b      	str	r3, [r7, #16]
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	617b      	str	r3, [r7, #20]
 8003e40:	6939      	ldr	r1, [r7, #16]
 8003e42:	697a      	ldr	r2, [r7, #20]
 8003e44:	000b      	movs	r3, r1
 8003e46:	0e1b      	lsrs	r3, r3, #24
 8003e48:	0010      	movs	r0, r2
 8003e4a:	0205      	lsls	r5, r0, #8
 8003e4c:	431d      	orrs	r5, r3
 8003e4e:	000b      	movs	r3, r1
 8003e50:	021c      	lsls	r4, r3, #8
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	085b      	lsrs	r3, r3, #1
 8003e58:	60bb      	str	r3, [r7, #8]
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	60fb      	str	r3, [r7, #12]
 8003e5e:	68b8      	ldr	r0, [r7, #8]
 8003e60:	68f9      	ldr	r1, [r7, #12]
 8003e62:	1900      	adds	r0, r0, r4
 8003e64:	4169      	adcs	r1, r5
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	603b      	str	r3, [r7, #0]
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	607b      	str	r3, [r7, #4]
 8003e70:	683a      	ldr	r2, [r7, #0]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	f7fc fac6 	bl	8000404 <__aeabi_uldivmod>
 8003e78:	0002      	movs	r2, r0
 8003e7a:	000b      	movs	r3, r1
 8003e7c:	0013      	movs	r3, r2
 8003e7e:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003e80:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e82:	23c0      	movs	r3, #192	; 0xc0
 8003e84:	009b      	lsls	r3, r3, #2
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d309      	bcc.n	8003e9e <UART_SetConfig+0x38a>
 8003e8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e8c:	2380      	movs	r3, #128	; 0x80
 8003e8e:	035b      	lsls	r3, r3, #13
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d204      	bcs.n	8003e9e <UART_SetConfig+0x38a>
        {
          huart->Instance->BRR = usartdiv;
 8003e94:	69fb      	ldr	r3, [r7, #28]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e9a:	60da      	str	r2, [r3, #12]
 8003e9c:	e0dd      	b.n	800405a <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8003e9e:	231a      	movs	r3, #26
 8003ea0:	2218      	movs	r2, #24
 8003ea2:	4694      	mov	ip, r2
 8003ea4:	44bc      	add	ip, r7
 8003ea6:	4463      	add	r3, ip
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	701a      	strb	r2, [r3, #0]
 8003eac:	e0d5      	b.n	800405a <UART_SetConfig+0x546>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003eae:	69fb      	ldr	r3, [r7, #28]
 8003eb0:	69da      	ldr	r2, [r3, #28]
 8003eb2:	2380      	movs	r3, #128	; 0x80
 8003eb4:	021b      	lsls	r3, r3, #8
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d000      	beq.n	8003ebc <UART_SetConfig+0x3a8>
 8003eba:	e074      	b.n	8003fa6 <UART_SetConfig+0x492>
  {
    switch (clocksource)
 8003ebc:	231b      	movs	r3, #27
 8003ebe:	2218      	movs	r2, #24
 8003ec0:	4694      	mov	ip, r2
 8003ec2:	44bc      	add	ip, r7
 8003ec4:	4463      	add	r3, ip
 8003ec6:	781b      	ldrb	r3, [r3, #0]
 8003ec8:	2b08      	cmp	r3, #8
 8003eca:	d822      	bhi.n	8003f12 <UART_SetConfig+0x3fe>
 8003ecc:	009a      	lsls	r2, r3, #2
 8003ece:	4b6b      	ldr	r3, [pc, #428]	; (800407c <UART_SetConfig+0x568>)
 8003ed0:	18d3      	adds	r3, r2, r3
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ed6:	f7ff f851 	bl	8002f7c <HAL_RCC_GetPCLK1Freq>
 8003eda:	0003      	movs	r3, r0
 8003edc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003ede:	e022      	b.n	8003f26 <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ee0:	f7ff f862 	bl	8002fa8 <HAL_RCC_GetPCLK2Freq>
 8003ee4:	0003      	movs	r3, r0
 8003ee6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003ee8:	e01d      	b.n	8003f26 <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003eea:	4b65      	ldr	r3, [pc, #404]	; (8004080 <UART_SetConfig+0x56c>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	2210      	movs	r2, #16
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	d002      	beq.n	8003efa <UART_SetConfig+0x3e6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003ef4:	4b63      	ldr	r3, [pc, #396]	; (8004084 <UART_SetConfig+0x570>)
 8003ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003ef8:	e015      	b.n	8003f26 <UART_SetConfig+0x412>
          pclk = (uint32_t) HSI_VALUE;
 8003efa:	4b63      	ldr	r3, [pc, #396]	; (8004088 <UART_SetConfig+0x574>)
 8003efc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003efe:	e012      	b.n	8003f26 <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f00:	f7fe ff8c 	bl	8002e1c <HAL_RCC_GetSysClockFreq>
 8003f04:	0003      	movs	r3, r0
 8003f06:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003f08:	e00d      	b.n	8003f26 <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f0a:	2380      	movs	r3, #128	; 0x80
 8003f0c:	021b      	lsls	r3, r3, #8
 8003f0e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003f10:	e009      	b.n	8003f26 <UART_SetConfig+0x412>
      default:
        pclk = 0U;
 8003f12:	2300      	movs	r3, #0
 8003f14:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003f16:	231a      	movs	r3, #26
 8003f18:	2218      	movs	r2, #24
 8003f1a:	4694      	mov	ip, r2
 8003f1c:	44bc      	add	ip, r7
 8003f1e:	4463      	add	r3, ip
 8003f20:	2201      	movs	r2, #1
 8003f22:	701a      	strb	r2, [r3, #0]
        break;
 8003f24:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003f26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d100      	bne.n	8003f2e <UART_SetConfig+0x41a>
 8003f2c:	e095      	b.n	800405a <UART_SetConfig+0x546>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003f2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f30:	005a      	lsls	r2, r3, #1
 8003f32:	69fb      	ldr	r3, [r7, #28]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	085b      	lsrs	r3, r3, #1
 8003f38:	18d2      	adds	r2, r2, r3
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	0019      	movs	r1, r3
 8003f40:	0010      	movs	r0, r2
 8003f42:	f7fc f8e9 	bl	8000118 <__udivsi3>
 8003f46:	0003      	movs	r3, r0
 8003f48:	b29b      	uxth	r3, r3
 8003f4a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f4e:	2b0f      	cmp	r3, #15
 8003f50:	d921      	bls.n	8003f96 <UART_SetConfig+0x482>
 8003f52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f54:	2380      	movs	r3, #128	; 0x80
 8003f56:	025b      	lsls	r3, r3, #9
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d21c      	bcs.n	8003f96 <UART_SetConfig+0x482>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f5e:	b29a      	uxth	r2, r3
 8003f60:	200e      	movs	r0, #14
 8003f62:	2418      	movs	r4, #24
 8003f64:	193b      	adds	r3, r7, r4
 8003f66:	181b      	adds	r3, r3, r0
 8003f68:	210f      	movs	r1, #15
 8003f6a:	438a      	bics	r2, r1
 8003f6c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f70:	085b      	lsrs	r3, r3, #1
 8003f72:	b29b      	uxth	r3, r3
 8003f74:	2207      	movs	r2, #7
 8003f76:	4013      	ands	r3, r2
 8003f78:	b299      	uxth	r1, r3
 8003f7a:	193b      	adds	r3, r7, r4
 8003f7c:	181b      	adds	r3, r3, r0
 8003f7e:	193a      	adds	r2, r7, r4
 8003f80:	1812      	adds	r2, r2, r0
 8003f82:	8812      	ldrh	r2, [r2, #0]
 8003f84:	430a      	orrs	r2, r1
 8003f86:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	193a      	adds	r2, r7, r4
 8003f8e:	1812      	adds	r2, r2, r0
 8003f90:	8812      	ldrh	r2, [r2, #0]
 8003f92:	60da      	str	r2, [r3, #12]
 8003f94:	e061      	b.n	800405a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003f96:	231a      	movs	r3, #26
 8003f98:	2218      	movs	r2, #24
 8003f9a:	4694      	mov	ip, r2
 8003f9c:	44bc      	add	ip, r7
 8003f9e:	4463      	add	r3, ip
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	701a      	strb	r2, [r3, #0]
 8003fa4:	e059      	b.n	800405a <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003fa6:	231b      	movs	r3, #27
 8003fa8:	2218      	movs	r2, #24
 8003faa:	4694      	mov	ip, r2
 8003fac:	44bc      	add	ip, r7
 8003fae:	4463      	add	r3, ip
 8003fb0:	781b      	ldrb	r3, [r3, #0]
 8003fb2:	2b08      	cmp	r3, #8
 8003fb4:	d822      	bhi.n	8003ffc <UART_SetConfig+0x4e8>
 8003fb6:	009a      	lsls	r2, r3, #2
 8003fb8:	4b34      	ldr	r3, [pc, #208]	; (800408c <UART_SetConfig+0x578>)
 8003fba:	18d3      	adds	r3, r2, r3
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fc0:	f7fe ffdc 	bl	8002f7c <HAL_RCC_GetPCLK1Freq>
 8003fc4:	0003      	movs	r3, r0
 8003fc6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003fc8:	e022      	b.n	8004010 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003fca:	f7fe ffed 	bl	8002fa8 <HAL_RCC_GetPCLK2Freq>
 8003fce:	0003      	movs	r3, r0
 8003fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003fd2:	e01d      	b.n	8004010 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003fd4:	4b2a      	ldr	r3, [pc, #168]	; (8004080 <UART_SetConfig+0x56c>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	2210      	movs	r2, #16
 8003fda:	4013      	ands	r3, r2
 8003fdc:	d002      	beq.n	8003fe4 <UART_SetConfig+0x4d0>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003fde:	4b29      	ldr	r3, [pc, #164]	; (8004084 <UART_SetConfig+0x570>)
 8003fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003fe2:	e015      	b.n	8004010 <UART_SetConfig+0x4fc>
          pclk = (uint32_t) HSI_VALUE;
 8003fe4:	4b28      	ldr	r3, [pc, #160]	; (8004088 <UART_SetConfig+0x574>)
 8003fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003fe8:	e012      	b.n	8004010 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fea:	f7fe ff17 	bl	8002e1c <HAL_RCC_GetSysClockFreq>
 8003fee:	0003      	movs	r3, r0
 8003ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003ff2:	e00d      	b.n	8004010 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ff4:	2380      	movs	r3, #128	; 0x80
 8003ff6:	021b      	lsls	r3, r3, #8
 8003ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003ffa:	e009      	b.n	8004010 <UART_SetConfig+0x4fc>
      default:
        pclk = 0U;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004000:	231a      	movs	r3, #26
 8004002:	2218      	movs	r2, #24
 8004004:	4694      	mov	ip, r2
 8004006:	44bc      	add	ip, r7
 8004008:	4463      	add	r3, ip
 800400a:	2201      	movs	r2, #1
 800400c:	701a      	strb	r2, [r3, #0]
        break;
 800400e:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004012:	2b00      	cmp	r3, #0
 8004014:	d021      	beq.n	800405a <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004016:	69fb      	ldr	r3, [r7, #28]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	085a      	lsrs	r2, r3, #1
 800401c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800401e:	18d2      	adds	r2, r2, r3
 8004020:	69fb      	ldr	r3, [r7, #28]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	0019      	movs	r1, r3
 8004026:	0010      	movs	r0, r2
 8004028:	f7fc f876 	bl	8000118 <__udivsi3>
 800402c:	0003      	movs	r3, r0
 800402e:	b29b      	uxth	r3, r3
 8004030:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004034:	2b0f      	cmp	r3, #15
 8004036:	d909      	bls.n	800404c <UART_SetConfig+0x538>
 8004038:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800403a:	2380      	movs	r3, #128	; 0x80
 800403c:	025b      	lsls	r3, r3, #9
 800403e:	429a      	cmp	r2, r3
 8004040:	d204      	bcs.n	800404c <UART_SetConfig+0x538>
      {
        huart->Instance->BRR = usartdiv;
 8004042:	69fb      	ldr	r3, [r7, #28]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004048:	60da      	str	r2, [r3, #12]
 800404a:	e006      	b.n	800405a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800404c:	231a      	movs	r3, #26
 800404e:	2218      	movs	r2, #24
 8004050:	4694      	mov	ip, r2
 8004052:	44bc      	add	ip, r7
 8004054:	4463      	add	r3, ip
 8004056:	2201      	movs	r2, #1
 8004058:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800405a:	69fb      	ldr	r3, [r7, #28]
 800405c:	2200      	movs	r2, #0
 800405e:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	2200      	movs	r2, #0
 8004064:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004066:	231a      	movs	r3, #26
 8004068:	2218      	movs	r2, #24
 800406a:	4694      	mov	ip, r2
 800406c:	44bc      	add	ip, r7
 800406e:	4463      	add	r3, ip
 8004070:	781b      	ldrb	r3, [r3, #0]
}
 8004072:	0018      	movs	r0, r3
 8004074:	46bd      	mov	sp, r7
 8004076:	b00e      	add	sp, #56	; 0x38
 8004078:	bdb0      	pop	{r4, r5, r7, pc}
 800407a:	46c0      	nop			; (mov r8, r8)
 800407c:	08004e0c 	.word	0x08004e0c
 8004080:	40021000 	.word	0x40021000
 8004084:	003d0900 	.word	0x003d0900
 8004088:	00f42400 	.word	0x00f42400
 800408c:	08004e30 	.word	0x08004e30

08004090 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b082      	sub	sp, #8
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800409c:	2201      	movs	r2, #1
 800409e:	4013      	ands	r3, r2
 80040a0:	d00b      	beq.n	80040ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	4a4a      	ldr	r2, [pc, #296]	; (80041d4 <UART_AdvFeatureConfig+0x144>)
 80040aa:	4013      	ands	r3, r2
 80040ac:	0019      	movs	r1, r3
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	430a      	orrs	r2, r1
 80040b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040be:	2202      	movs	r2, #2
 80040c0:	4013      	ands	r3, r2
 80040c2:	d00b      	beq.n	80040dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	4a43      	ldr	r2, [pc, #268]	; (80041d8 <UART_AdvFeatureConfig+0x148>)
 80040cc:	4013      	ands	r3, r2
 80040ce:	0019      	movs	r1, r3
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	430a      	orrs	r2, r1
 80040da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e0:	2204      	movs	r2, #4
 80040e2:	4013      	ands	r3, r2
 80040e4:	d00b      	beq.n	80040fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	4a3b      	ldr	r2, [pc, #236]	; (80041dc <UART_AdvFeatureConfig+0x14c>)
 80040ee:	4013      	ands	r3, r2
 80040f0:	0019      	movs	r1, r3
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	430a      	orrs	r2, r1
 80040fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004102:	2208      	movs	r2, #8
 8004104:	4013      	ands	r3, r2
 8004106:	d00b      	beq.n	8004120 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	4a34      	ldr	r2, [pc, #208]	; (80041e0 <UART_AdvFeatureConfig+0x150>)
 8004110:	4013      	ands	r3, r2
 8004112:	0019      	movs	r1, r3
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	430a      	orrs	r2, r1
 800411e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004124:	2210      	movs	r2, #16
 8004126:	4013      	ands	r3, r2
 8004128:	d00b      	beq.n	8004142 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	4a2c      	ldr	r2, [pc, #176]	; (80041e4 <UART_AdvFeatureConfig+0x154>)
 8004132:	4013      	ands	r3, r2
 8004134:	0019      	movs	r1, r3
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	430a      	orrs	r2, r1
 8004140:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004146:	2220      	movs	r2, #32
 8004148:	4013      	ands	r3, r2
 800414a:	d00b      	beq.n	8004164 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	4a25      	ldr	r2, [pc, #148]	; (80041e8 <UART_AdvFeatureConfig+0x158>)
 8004154:	4013      	ands	r3, r2
 8004156:	0019      	movs	r1, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	430a      	orrs	r2, r1
 8004162:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004168:	2240      	movs	r2, #64	; 0x40
 800416a:	4013      	ands	r3, r2
 800416c:	d01d      	beq.n	80041aa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	4a1d      	ldr	r2, [pc, #116]	; (80041ec <UART_AdvFeatureConfig+0x15c>)
 8004176:	4013      	ands	r3, r2
 8004178:	0019      	movs	r1, r3
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	430a      	orrs	r2, r1
 8004184:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800418a:	2380      	movs	r3, #128	; 0x80
 800418c:	035b      	lsls	r3, r3, #13
 800418e:	429a      	cmp	r2, r3
 8004190:	d10b      	bne.n	80041aa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	4a15      	ldr	r2, [pc, #84]	; (80041f0 <UART_AdvFeatureConfig+0x160>)
 800419a:	4013      	ands	r3, r2
 800419c:	0019      	movs	r1, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	430a      	orrs	r2, r1
 80041a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ae:	2280      	movs	r2, #128	; 0x80
 80041b0:	4013      	ands	r3, r2
 80041b2:	d00b      	beq.n	80041cc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	4a0e      	ldr	r2, [pc, #56]	; (80041f4 <UART_AdvFeatureConfig+0x164>)
 80041bc:	4013      	ands	r3, r2
 80041be:	0019      	movs	r1, r3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	430a      	orrs	r2, r1
 80041ca:	605a      	str	r2, [r3, #4]
  }
}
 80041cc:	46c0      	nop			; (mov r8, r8)
 80041ce:	46bd      	mov	sp, r7
 80041d0:	b002      	add	sp, #8
 80041d2:	bd80      	pop	{r7, pc}
 80041d4:	fffdffff 	.word	0xfffdffff
 80041d8:	fffeffff 	.word	0xfffeffff
 80041dc:	fffbffff 	.word	0xfffbffff
 80041e0:	ffff7fff 	.word	0xffff7fff
 80041e4:	ffffefff 	.word	0xffffefff
 80041e8:	ffffdfff 	.word	0xffffdfff
 80041ec:	ffefffff 	.word	0xffefffff
 80041f0:	ff9fffff 	.word	0xff9fffff
 80041f4:	fff7ffff 	.word	0xfff7ffff

080041f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b086      	sub	sp, #24
 80041fc:	af02      	add	r7, sp, #8
 80041fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2280      	movs	r2, #128	; 0x80
 8004204:	2100      	movs	r1, #0
 8004206:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004208:	f7fd fe14 	bl	8001e34 <HAL_GetTick>
 800420c:	0003      	movs	r3, r0
 800420e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	2208      	movs	r2, #8
 8004218:	4013      	ands	r3, r2
 800421a:	2b08      	cmp	r3, #8
 800421c:	d10c      	bne.n	8004238 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2280      	movs	r2, #128	; 0x80
 8004222:	0391      	lsls	r1, r2, #14
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	4a17      	ldr	r2, [pc, #92]	; (8004284 <UART_CheckIdleState+0x8c>)
 8004228:	9200      	str	r2, [sp, #0]
 800422a:	2200      	movs	r2, #0
 800422c:	f000 f82c 	bl	8004288 <UART_WaitOnFlagUntilTimeout>
 8004230:	1e03      	subs	r3, r0, #0
 8004232:	d001      	beq.n	8004238 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	e021      	b.n	800427c <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	2204      	movs	r2, #4
 8004240:	4013      	ands	r3, r2
 8004242:	2b04      	cmp	r3, #4
 8004244:	d10c      	bne.n	8004260 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2280      	movs	r2, #128	; 0x80
 800424a:	03d1      	lsls	r1, r2, #15
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	4a0d      	ldr	r2, [pc, #52]	; (8004284 <UART_CheckIdleState+0x8c>)
 8004250:	9200      	str	r2, [sp, #0]
 8004252:	2200      	movs	r2, #0
 8004254:	f000 f818 	bl	8004288 <UART_WaitOnFlagUntilTimeout>
 8004258:	1e03      	subs	r3, r0, #0
 800425a:	d001      	beq.n	8004260 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800425c:	2303      	movs	r3, #3
 800425e:	e00d      	b.n	800427c <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2220      	movs	r2, #32
 8004264:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2220      	movs	r2, #32
 800426a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2200      	movs	r2, #0
 8004270:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2274      	movs	r2, #116	; 0x74
 8004276:	2100      	movs	r1, #0
 8004278:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800427a:	2300      	movs	r3, #0
}
 800427c:	0018      	movs	r0, r3
 800427e:	46bd      	mov	sp, r7
 8004280:	b004      	add	sp, #16
 8004282:	bd80      	pop	{r7, pc}
 8004284:	01ffffff 	.word	0x01ffffff

08004288 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b094      	sub	sp, #80	; 0x50
 800428c:	af00      	add	r7, sp, #0
 800428e:	60f8      	str	r0, [r7, #12]
 8004290:	60b9      	str	r1, [r7, #8]
 8004292:	603b      	str	r3, [r7, #0]
 8004294:	1dfb      	adds	r3, r7, #7
 8004296:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004298:	e0a3      	b.n	80043e2 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800429a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800429c:	3301      	adds	r3, #1
 800429e:	d100      	bne.n	80042a2 <UART_WaitOnFlagUntilTimeout+0x1a>
 80042a0:	e09f      	b.n	80043e2 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042a2:	f7fd fdc7 	bl	8001e34 <HAL_GetTick>
 80042a6:	0002      	movs	r2, r0
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	1ad3      	subs	r3, r2, r3
 80042ac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80042ae:	429a      	cmp	r2, r3
 80042b0:	d302      	bcc.n	80042b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80042b2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d13d      	bne.n	8004334 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042b8:	f3ef 8310 	mrs	r3, PRIMASK
 80042bc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80042be:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80042c0:	647b      	str	r3, [r7, #68]	; 0x44
 80042c2:	2301      	movs	r3, #1
 80042c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042c8:	f383 8810 	msr	PRIMASK, r3
}
 80042cc:	46c0      	nop			; (mov r8, r8)
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	494c      	ldr	r1, [pc, #304]	; (800440c <UART_WaitOnFlagUntilTimeout+0x184>)
 80042da:	400a      	ands	r2, r1
 80042dc:	601a      	str	r2, [r3, #0]
 80042de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042e0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042e4:	f383 8810 	msr	PRIMASK, r3
}
 80042e8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042ea:	f3ef 8310 	mrs	r3, PRIMASK
 80042ee:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80042f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042f2:	643b      	str	r3, [r7, #64]	; 0x40
 80042f4:	2301      	movs	r3, #1
 80042f6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042fa:	f383 8810 	msr	PRIMASK, r3
}
 80042fe:	46c0      	nop			; (mov r8, r8)
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	689a      	ldr	r2, [r3, #8]
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	2101      	movs	r1, #1
 800430c:	438a      	bics	r2, r1
 800430e:	609a      	str	r2, [r3, #8]
 8004310:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004312:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004314:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004316:	f383 8810 	msr	PRIMASK, r3
}
 800431a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2220      	movs	r2, #32
 8004320:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2220      	movs	r2, #32
 8004326:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2274      	movs	r2, #116	; 0x74
 800432c:	2100      	movs	r1, #0
 800432e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004330:	2303      	movs	r3, #3
 8004332:	e067      	b.n	8004404 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	2204      	movs	r2, #4
 800433c:	4013      	ands	r3, r2
 800433e:	d050      	beq.n	80043e2 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	69da      	ldr	r2, [r3, #28]
 8004346:	2380      	movs	r3, #128	; 0x80
 8004348:	011b      	lsls	r3, r3, #4
 800434a:	401a      	ands	r2, r3
 800434c:	2380      	movs	r3, #128	; 0x80
 800434e:	011b      	lsls	r3, r3, #4
 8004350:	429a      	cmp	r2, r3
 8004352:	d146      	bne.n	80043e2 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	2280      	movs	r2, #128	; 0x80
 800435a:	0112      	lsls	r2, r2, #4
 800435c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800435e:	f3ef 8310 	mrs	r3, PRIMASK
 8004362:	613b      	str	r3, [r7, #16]
  return(result);
 8004364:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004366:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004368:	2301      	movs	r3, #1
 800436a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	f383 8810 	msr	PRIMASK, r3
}
 8004372:	46c0      	nop			; (mov r8, r8)
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4923      	ldr	r1, [pc, #140]	; (800440c <UART_WaitOnFlagUntilTimeout+0x184>)
 8004380:	400a      	ands	r2, r1
 8004382:	601a      	str	r2, [r3, #0]
 8004384:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004386:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004388:	69bb      	ldr	r3, [r7, #24]
 800438a:	f383 8810 	msr	PRIMASK, r3
}
 800438e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004390:	f3ef 8310 	mrs	r3, PRIMASK
 8004394:	61fb      	str	r3, [r7, #28]
  return(result);
 8004396:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004398:	64bb      	str	r3, [r7, #72]	; 0x48
 800439a:	2301      	movs	r3, #1
 800439c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800439e:	6a3b      	ldr	r3, [r7, #32]
 80043a0:	f383 8810 	msr	PRIMASK, r3
}
 80043a4:	46c0      	nop			; (mov r8, r8)
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	689a      	ldr	r2, [r3, #8]
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	2101      	movs	r1, #1
 80043b2:	438a      	bics	r2, r1
 80043b4:	609a      	str	r2, [r3, #8]
 80043b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80043b8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043bc:	f383 8810 	msr	PRIMASK, r3
}
 80043c0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2220      	movs	r2, #32
 80043c6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2220      	movs	r2, #32
 80043cc:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2280      	movs	r2, #128	; 0x80
 80043d2:	2120      	movs	r1, #32
 80043d4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2274      	movs	r2, #116	; 0x74
 80043da:	2100      	movs	r1, #0
 80043dc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80043de:	2303      	movs	r3, #3
 80043e0:	e010      	b.n	8004404 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	69db      	ldr	r3, [r3, #28]
 80043e8:	68ba      	ldr	r2, [r7, #8]
 80043ea:	4013      	ands	r3, r2
 80043ec:	68ba      	ldr	r2, [r7, #8]
 80043ee:	1ad3      	subs	r3, r2, r3
 80043f0:	425a      	negs	r2, r3
 80043f2:	4153      	adcs	r3, r2
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	001a      	movs	r2, r3
 80043f8:	1dfb      	adds	r3, r7, #7
 80043fa:	781b      	ldrb	r3, [r3, #0]
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d100      	bne.n	8004402 <UART_WaitOnFlagUntilTimeout+0x17a>
 8004400:	e74b      	b.n	800429a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004402:	2300      	movs	r3, #0
}
 8004404:	0018      	movs	r0, r3
 8004406:	46bd      	mov	sp, r7
 8004408:	b014      	add	sp, #80	; 0x50
 800440a:	bd80      	pop	{r7, pc}
 800440c:	fffffe5f 	.word	0xfffffe5f

08004410 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b08c      	sub	sp, #48	; 0x30
 8004414:	af00      	add	r7, sp, #0
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	1dbb      	adds	r3, r7, #6
 800441c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	68ba      	ldr	r2, [r7, #8]
 8004422:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	1dba      	adds	r2, r7, #6
 8004428:	2158      	movs	r1, #88	; 0x58
 800442a:	8812      	ldrh	r2, [r2, #0]
 800442c:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	1dba      	adds	r2, r7, #6
 8004432:	215a      	movs	r1, #90	; 0x5a
 8004434:	8812      	ldrh	r2, [r2, #0]
 8004436:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2200      	movs	r2, #0
 800443c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	689a      	ldr	r2, [r3, #8]
 8004442:	2380      	movs	r3, #128	; 0x80
 8004444:	015b      	lsls	r3, r3, #5
 8004446:	429a      	cmp	r2, r3
 8004448:	d10d      	bne.n	8004466 <UART_Start_Receive_IT+0x56>
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	691b      	ldr	r3, [r3, #16]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d104      	bne.n	800445c <UART_Start_Receive_IT+0x4c>
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	225c      	movs	r2, #92	; 0x5c
 8004456:	4943      	ldr	r1, [pc, #268]	; (8004564 <UART_Start_Receive_IT+0x154>)
 8004458:	5299      	strh	r1, [r3, r2]
 800445a:	e02e      	b.n	80044ba <UART_Start_Receive_IT+0xaa>
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	225c      	movs	r2, #92	; 0x5c
 8004460:	21ff      	movs	r1, #255	; 0xff
 8004462:	5299      	strh	r1, [r3, r2]
 8004464:	e029      	b.n	80044ba <UART_Start_Receive_IT+0xaa>
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d10d      	bne.n	800448a <UART_Start_Receive_IT+0x7a>
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	691b      	ldr	r3, [r3, #16]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d104      	bne.n	8004480 <UART_Start_Receive_IT+0x70>
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	225c      	movs	r2, #92	; 0x5c
 800447a:	21ff      	movs	r1, #255	; 0xff
 800447c:	5299      	strh	r1, [r3, r2]
 800447e:	e01c      	b.n	80044ba <UART_Start_Receive_IT+0xaa>
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	225c      	movs	r2, #92	; 0x5c
 8004484:	217f      	movs	r1, #127	; 0x7f
 8004486:	5299      	strh	r1, [r3, r2]
 8004488:	e017      	b.n	80044ba <UART_Start_Receive_IT+0xaa>
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	689a      	ldr	r2, [r3, #8]
 800448e:	2380      	movs	r3, #128	; 0x80
 8004490:	055b      	lsls	r3, r3, #21
 8004492:	429a      	cmp	r2, r3
 8004494:	d10d      	bne.n	80044b2 <UART_Start_Receive_IT+0xa2>
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	691b      	ldr	r3, [r3, #16]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d104      	bne.n	80044a8 <UART_Start_Receive_IT+0x98>
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	225c      	movs	r2, #92	; 0x5c
 80044a2:	217f      	movs	r1, #127	; 0x7f
 80044a4:	5299      	strh	r1, [r3, r2]
 80044a6:	e008      	b.n	80044ba <UART_Start_Receive_IT+0xaa>
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	225c      	movs	r2, #92	; 0x5c
 80044ac:	213f      	movs	r1, #63	; 0x3f
 80044ae:	5299      	strh	r1, [r3, r2]
 80044b0:	e003      	b.n	80044ba <UART_Start_Receive_IT+0xaa>
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	225c      	movs	r2, #92	; 0x5c
 80044b6:	2100      	movs	r1, #0
 80044b8:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2280      	movs	r2, #128	; 0x80
 80044be:	2100      	movs	r1, #0
 80044c0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2222      	movs	r2, #34	; 0x22
 80044c6:	67da      	str	r2, [r3, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044c8:	f3ef 8310 	mrs	r3, PRIMASK
 80044cc:	61fb      	str	r3, [r7, #28]
  return(result);
 80044ce:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80044d2:	2301      	movs	r3, #1
 80044d4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044d6:	6a3b      	ldr	r3, [r7, #32]
 80044d8:	f383 8810 	msr	PRIMASK, r3
}
 80044dc:	46c0      	nop			; (mov r8, r8)
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	689a      	ldr	r2, [r3, #8]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	2101      	movs	r1, #1
 80044ea:	430a      	orrs	r2, r1
 80044ec:	609a      	str	r2, [r3, #8]
 80044ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044f0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f4:	f383 8810 	msr	PRIMASK, r3
}
 80044f8:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	689a      	ldr	r2, [r3, #8]
 80044fe:	2380      	movs	r3, #128	; 0x80
 8004500:	015b      	lsls	r3, r3, #5
 8004502:	429a      	cmp	r2, r3
 8004504:	d107      	bne.n	8004516 <UART_Start_Receive_IT+0x106>
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d103      	bne.n	8004516 <UART_Start_Receive_IT+0x106>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	4a15      	ldr	r2, [pc, #84]	; (8004568 <UART_Start_Receive_IT+0x158>)
 8004512:	665a      	str	r2, [r3, #100]	; 0x64
 8004514:	e002      	b.n	800451c <UART_Start_Receive_IT+0x10c>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	4a14      	ldr	r2, [pc, #80]	; (800456c <UART_Start_Receive_IT+0x15c>)
 800451a:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2274      	movs	r2, #116	; 0x74
 8004520:	2100      	movs	r1, #0
 8004522:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004524:	f3ef 8310 	mrs	r3, PRIMASK
 8004528:	613b      	str	r3, [r7, #16]
  return(result);
 800452a:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800452c:	62bb      	str	r3, [r7, #40]	; 0x28
 800452e:	2301      	movs	r3, #1
 8004530:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	f383 8810 	msr	PRIMASK, r3
}
 8004538:	46c0      	nop			; (mov r8, r8)
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	2190      	movs	r1, #144	; 0x90
 8004546:	0049      	lsls	r1, r1, #1
 8004548:	430a      	orrs	r2, r1
 800454a:	601a      	str	r2, [r3, #0]
 800454c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800454e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004550:	69bb      	ldr	r3, [r7, #24]
 8004552:	f383 8810 	msr	PRIMASK, r3
}
 8004556:	46c0      	nop			; (mov r8, r8)
  return HAL_OK;
 8004558:	2300      	movs	r3, #0
}
 800455a:	0018      	movs	r0, r3
 800455c:	46bd      	mov	sp, r7
 800455e:	b00c      	add	sp, #48	; 0x30
 8004560:	bd80      	pop	{r7, pc}
 8004562:	46c0      	nop			; (mov r8, r8)
 8004564:	000001ff 	.word	0x000001ff
 8004568:	08004821 	.word	0x08004821
 800456c:	080046b9 	.word	0x080046b9

08004570 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b08e      	sub	sp, #56	; 0x38
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004578:	f3ef 8310 	mrs	r3, PRIMASK
 800457c:	617b      	str	r3, [r7, #20]
  return(result);
 800457e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004580:	637b      	str	r3, [r7, #52]	; 0x34
 8004582:	2301      	movs	r3, #1
 8004584:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004586:	69bb      	ldr	r3, [r7, #24]
 8004588:	f383 8810 	msr	PRIMASK, r3
}
 800458c:	46c0      	nop			; (mov r8, r8)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4925      	ldr	r1, [pc, #148]	; (8004630 <UART_EndRxTransfer+0xc0>)
 800459a:	400a      	ands	r2, r1
 800459c:	601a      	str	r2, [r3, #0]
 800459e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045a0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045a2:	69fb      	ldr	r3, [r7, #28]
 80045a4:	f383 8810 	msr	PRIMASK, r3
}
 80045a8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045aa:	f3ef 8310 	mrs	r3, PRIMASK
 80045ae:	623b      	str	r3, [r7, #32]
  return(result);
 80045b0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045b2:	633b      	str	r3, [r7, #48]	; 0x30
 80045b4:	2301      	movs	r3, #1
 80045b6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ba:	f383 8810 	msr	PRIMASK, r3
}
 80045be:	46c0      	nop			; (mov r8, r8)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	689a      	ldr	r2, [r3, #8]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	2101      	movs	r1, #1
 80045cc:	438a      	bics	r2, r1
 80045ce:	609a      	str	r2, [r3, #8]
 80045d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045d2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045d6:	f383 8810 	msr	PRIMASK, r3
}
 80045da:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d118      	bne.n	8004616 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045e4:	f3ef 8310 	mrs	r3, PRIMASK
 80045e8:	60bb      	str	r3, [r7, #8]
  return(result);
 80045ea:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045ee:	2301      	movs	r3, #1
 80045f0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	f383 8810 	msr	PRIMASK, r3
}
 80045f8:	46c0      	nop			; (mov r8, r8)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	2110      	movs	r1, #16
 8004606:	438a      	bics	r2, r1
 8004608:	601a      	str	r2, [r3, #0]
 800460a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800460c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	f383 8810 	msr	PRIMASK, r3
}
 8004614:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2220      	movs	r2, #32
 800461a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2200      	movs	r2, #0
 8004620:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2200      	movs	r2, #0
 8004626:	665a      	str	r2, [r3, #100]	; 0x64
}
 8004628:	46c0      	nop			; (mov r8, r8)
 800462a:	46bd      	mov	sp, r7
 800462c:	b00e      	add	sp, #56	; 0x38
 800462e:	bd80      	pop	{r7, pc}
 8004630:	fffffedf 	.word	0xfffffedf

08004634 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b084      	sub	sp, #16
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004640:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	225a      	movs	r2, #90	; 0x5a
 8004646:	2100      	movs	r1, #0
 8004648:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2252      	movs	r2, #82	; 0x52
 800464e:	2100      	movs	r1, #0
 8004650:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	0018      	movs	r0, r3
 8004656:	f7ff fa49 	bl	8003aec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800465a:	46c0      	nop			; (mov r8, r8)
 800465c:	46bd      	mov	sp, r7
 800465e:	b004      	add	sp, #16
 8004660:	bd80      	pop	{r7, pc}

08004662 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004662:	b580      	push	{r7, lr}
 8004664:	b086      	sub	sp, #24
 8004666:	af00      	add	r7, sp, #0
 8004668:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800466a:	f3ef 8310 	mrs	r3, PRIMASK
 800466e:	60bb      	str	r3, [r7, #8]
  return(result);
 8004670:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004672:	617b      	str	r3, [r7, #20]
 8004674:	2301      	movs	r3, #1
 8004676:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	f383 8810 	msr	PRIMASK, r3
}
 800467e:	46c0      	nop			; (mov r8, r8)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	2140      	movs	r1, #64	; 0x40
 800468c:	438a      	bics	r2, r1
 800468e:	601a      	str	r2, [r3, #0]
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	f383 8810 	msr	PRIMASK, r3
}
 800469a:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2220      	movs	r2, #32
 80046a0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2200      	movs	r2, #0
 80046a6:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	0018      	movs	r0, r3
 80046ac:	f7ff fa16 	bl	8003adc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80046b0:	46c0      	nop			; (mov r8, r8)
 80046b2:	46bd      	mov	sp, r7
 80046b4:	b006      	add	sp, #24
 80046b6:	bd80      	pop	{r7, pc}

080046b8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b090      	sub	sp, #64	; 0x40
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80046c0:	203e      	movs	r0, #62	; 0x3e
 80046c2:	183b      	adds	r3, r7, r0
 80046c4:	687a      	ldr	r2, [r7, #4]
 80046c6:	215c      	movs	r1, #92	; 0x5c
 80046c8:	5a52      	ldrh	r2, [r2, r1]
 80046ca:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80046d0:	2b22      	cmp	r3, #34	; 0x22
 80046d2:	d000      	beq.n	80046d6 <UART_RxISR_8BIT+0x1e>
 80046d4:	e095      	b.n	8004802 <UART_RxISR_8BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80046dc:	213c      	movs	r1, #60	; 0x3c
 80046de:	187b      	adds	r3, r7, r1
 80046e0:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80046e2:	187b      	adds	r3, r7, r1
 80046e4:	881b      	ldrh	r3, [r3, #0]
 80046e6:	b2da      	uxtb	r2, r3
 80046e8:	183b      	adds	r3, r7, r0
 80046ea:	881b      	ldrh	r3, [r3, #0]
 80046ec:	b2d9      	uxtb	r1, r3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046f2:	400a      	ands	r2, r1
 80046f4:	b2d2      	uxtb	r2, r2
 80046f6:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046fc:	1c5a      	adds	r2, r3, #1
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	225a      	movs	r2, #90	; 0x5a
 8004706:	5a9b      	ldrh	r3, [r3, r2]
 8004708:	b29b      	uxth	r3, r3
 800470a:	3b01      	subs	r3, #1
 800470c:	b299      	uxth	r1, r3
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	225a      	movs	r2, #90	; 0x5a
 8004712:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	225a      	movs	r2, #90	; 0x5a
 8004718:	5a9b      	ldrh	r3, [r3, r2]
 800471a:	b29b      	uxth	r3, r3
 800471c:	2b00      	cmp	r3, #0
 800471e:	d178      	bne.n	8004812 <UART_RxISR_8BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004720:	f3ef 8310 	mrs	r3, PRIMASK
 8004724:	61bb      	str	r3, [r7, #24]
  return(result);
 8004726:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004728:	63bb      	str	r3, [r7, #56]	; 0x38
 800472a:	2301      	movs	r3, #1
 800472c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	f383 8810 	msr	PRIMASK, r3
}
 8004734:	46c0      	nop			; (mov r8, r8)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4936      	ldr	r1, [pc, #216]	; (800481c <UART_RxISR_8BIT+0x164>)
 8004742:	400a      	ands	r2, r1
 8004744:	601a      	str	r2, [r3, #0]
 8004746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004748:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800474a:	6a3b      	ldr	r3, [r7, #32]
 800474c:	f383 8810 	msr	PRIMASK, r3
}
 8004750:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004752:	f3ef 8310 	mrs	r3, PRIMASK
 8004756:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004758:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800475a:	637b      	str	r3, [r7, #52]	; 0x34
 800475c:	2301      	movs	r3, #1
 800475e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004762:	f383 8810 	msr	PRIMASK, r3
}
 8004766:	46c0      	nop			; (mov r8, r8)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	689a      	ldr	r2, [r3, #8]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	2101      	movs	r1, #1
 8004774:	438a      	bics	r2, r1
 8004776:	609a      	str	r2, [r3, #8]
 8004778:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800477a:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800477c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800477e:	f383 8810 	msr	PRIMASK, r3
}
 8004782:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2220      	movs	r2, #32
 8004788:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2200      	movs	r2, #0
 800478e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004794:	2b01      	cmp	r3, #1
 8004796:	d12f      	bne.n	80047f8 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2200      	movs	r2, #0
 800479c:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800479e:	f3ef 8310 	mrs	r3, PRIMASK
 80047a2:	60fb      	str	r3, [r7, #12]
  return(result);
 80047a4:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047a6:	633b      	str	r3, [r7, #48]	; 0x30
 80047a8:	2301      	movs	r3, #1
 80047aa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	f383 8810 	msr	PRIMASK, r3
}
 80047b2:	46c0      	nop			; (mov r8, r8)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	2110      	movs	r1, #16
 80047c0:	438a      	bics	r2, r1
 80047c2:	601a      	str	r2, [r3, #0]
 80047c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047c6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	f383 8810 	msr	PRIMASK, r3
}
 80047ce:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	69db      	ldr	r3, [r3, #28]
 80047d6:	2210      	movs	r2, #16
 80047d8:	4013      	ands	r3, r2
 80047da:	2b10      	cmp	r3, #16
 80047dc:	d103      	bne.n	80047e6 <UART_RxISR_8BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	2210      	movs	r2, #16
 80047e4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2258      	movs	r2, #88	; 0x58
 80047ea:	5a9a      	ldrh	r2, [r3, r2]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	0011      	movs	r1, r2
 80047f0:	0018      	movs	r0, r3
 80047f2:	f7ff f983 	bl	8003afc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80047f6:	e00c      	b.n	8004812 <UART_RxISR_8BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	0018      	movs	r0, r3
 80047fc:	f7fb ff40 	bl	8000680 <HAL_UART_RxCpltCallback>
}
 8004800:	e007      	b.n	8004812 <UART_RxISR_8BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	699a      	ldr	r2, [r3, #24]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	2108      	movs	r1, #8
 800480e:	430a      	orrs	r2, r1
 8004810:	619a      	str	r2, [r3, #24]
}
 8004812:	46c0      	nop			; (mov r8, r8)
 8004814:	46bd      	mov	sp, r7
 8004816:	b010      	add	sp, #64	; 0x40
 8004818:	bd80      	pop	{r7, pc}
 800481a:	46c0      	nop			; (mov r8, r8)
 800481c:	fffffedf 	.word	0xfffffedf

08004820 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b090      	sub	sp, #64	; 0x40
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004828:	203e      	movs	r0, #62	; 0x3e
 800482a:	183b      	adds	r3, r7, r0
 800482c:	687a      	ldr	r2, [r7, #4]
 800482e:	215c      	movs	r1, #92	; 0x5c
 8004830:	5a52      	ldrh	r2, [r2, r1]
 8004832:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004838:	2b22      	cmp	r3, #34	; 0x22
 800483a:	d000      	beq.n	800483e <UART_RxISR_16BIT+0x1e>
 800483c:	e095      	b.n	800496a <UART_RxISR_16BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004844:	213c      	movs	r1, #60	; 0x3c
 8004846:	187b      	adds	r3, r7, r1
 8004848:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800484e:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 8004850:	187b      	adds	r3, r7, r1
 8004852:	183a      	adds	r2, r7, r0
 8004854:	881b      	ldrh	r3, [r3, #0]
 8004856:	8812      	ldrh	r2, [r2, #0]
 8004858:	4013      	ands	r3, r2
 800485a:	b29a      	uxth	r2, r3
 800485c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800485e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004864:	1c9a      	adds	r2, r3, #2
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	225a      	movs	r2, #90	; 0x5a
 800486e:	5a9b      	ldrh	r3, [r3, r2]
 8004870:	b29b      	uxth	r3, r3
 8004872:	3b01      	subs	r3, #1
 8004874:	b299      	uxth	r1, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	225a      	movs	r2, #90	; 0x5a
 800487a:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	225a      	movs	r2, #90	; 0x5a
 8004880:	5a9b      	ldrh	r3, [r3, r2]
 8004882:	b29b      	uxth	r3, r3
 8004884:	2b00      	cmp	r3, #0
 8004886:	d178      	bne.n	800497a <UART_RxISR_16BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004888:	f3ef 8310 	mrs	r3, PRIMASK
 800488c:	617b      	str	r3, [r7, #20]
  return(result);
 800488e:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004890:	637b      	str	r3, [r7, #52]	; 0x34
 8004892:	2301      	movs	r3, #1
 8004894:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004896:	69bb      	ldr	r3, [r7, #24]
 8004898:	f383 8810 	msr	PRIMASK, r3
}
 800489c:	46c0      	nop			; (mov r8, r8)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4936      	ldr	r1, [pc, #216]	; (8004984 <UART_RxISR_16BIT+0x164>)
 80048aa:	400a      	ands	r2, r1
 80048ac:	601a      	str	r2, [r3, #0]
 80048ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048b0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048b2:	69fb      	ldr	r3, [r7, #28]
 80048b4:	f383 8810 	msr	PRIMASK, r3
}
 80048b8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048ba:	f3ef 8310 	mrs	r3, PRIMASK
 80048be:	623b      	str	r3, [r7, #32]
  return(result);
 80048c0:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048c2:	633b      	str	r3, [r7, #48]	; 0x30
 80048c4:	2301      	movs	r3, #1
 80048c6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ca:	f383 8810 	msr	PRIMASK, r3
}
 80048ce:	46c0      	nop			; (mov r8, r8)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	689a      	ldr	r2, [r3, #8]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	2101      	movs	r1, #1
 80048dc:	438a      	bics	r2, r1
 80048de:	609a      	str	r2, [r3, #8]
 80048e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048e2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048e6:	f383 8810 	msr	PRIMASK, r3
}
 80048ea:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2220      	movs	r2, #32
 80048f0:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048fc:	2b01      	cmp	r3, #1
 80048fe:	d12f      	bne.n	8004960 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2200      	movs	r2, #0
 8004904:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004906:	f3ef 8310 	mrs	r3, PRIMASK
 800490a:	60bb      	str	r3, [r7, #8]
  return(result);
 800490c:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800490e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004910:	2301      	movs	r3, #1
 8004912:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	f383 8810 	msr	PRIMASK, r3
}
 800491a:	46c0      	nop			; (mov r8, r8)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	2110      	movs	r1, #16
 8004928:	438a      	bics	r2, r1
 800492a:	601a      	str	r2, [r3, #0]
 800492c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800492e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	f383 8810 	msr	PRIMASK, r3
}
 8004936:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	69db      	ldr	r3, [r3, #28]
 800493e:	2210      	movs	r2, #16
 8004940:	4013      	ands	r3, r2
 8004942:	2b10      	cmp	r3, #16
 8004944:	d103      	bne.n	800494e <UART_RxISR_16BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	2210      	movs	r2, #16
 800494c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2258      	movs	r2, #88	; 0x58
 8004952:	5a9a      	ldrh	r2, [r3, r2]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	0011      	movs	r1, r2
 8004958:	0018      	movs	r0, r3
 800495a:	f7ff f8cf 	bl	8003afc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800495e:	e00c      	b.n	800497a <UART_RxISR_16BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	0018      	movs	r0, r3
 8004964:	f7fb fe8c 	bl	8000680 <HAL_UART_RxCpltCallback>
}
 8004968:	e007      	b.n	800497a <UART_RxISR_16BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	699a      	ldr	r2, [r3, #24]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	2108      	movs	r1, #8
 8004976:	430a      	orrs	r2, r1
 8004978:	619a      	str	r2, [r3, #24]
}
 800497a:	46c0      	nop			; (mov r8, r8)
 800497c:	46bd      	mov	sp, r7
 800497e:	b010      	add	sp, #64	; 0x40
 8004980:	bd80      	pop	{r7, pc}
 8004982:	46c0      	nop			; (mov r8, r8)
 8004984:	fffffedf 	.word	0xfffffedf

08004988 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b082      	sub	sp, #8
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004990:	46c0      	nop			; (mov r8, r8)
 8004992:	46bd      	mov	sp, r7
 8004994:	b002      	add	sp, #8
 8004996:	bd80      	pop	{r7, pc}

08004998 <__errno>:
 8004998:	4b01      	ldr	r3, [pc, #4]	; (80049a0 <__errno+0x8>)
 800499a:	6818      	ldr	r0, [r3, #0]
 800499c:	4770      	bx	lr
 800499e:	46c0      	nop			; (mov r8, r8)
 80049a0:	2000000c 	.word	0x2000000c

080049a4 <__libc_init_array>:
 80049a4:	b570      	push	{r4, r5, r6, lr}
 80049a6:	2600      	movs	r6, #0
 80049a8:	4d0c      	ldr	r5, [pc, #48]	; (80049dc <__libc_init_array+0x38>)
 80049aa:	4c0d      	ldr	r4, [pc, #52]	; (80049e0 <__libc_init_array+0x3c>)
 80049ac:	1b64      	subs	r4, r4, r5
 80049ae:	10a4      	asrs	r4, r4, #2
 80049b0:	42a6      	cmp	r6, r4
 80049b2:	d109      	bne.n	80049c8 <__libc_init_array+0x24>
 80049b4:	2600      	movs	r6, #0
 80049b6:	f000 f8b7 	bl	8004b28 <_init>
 80049ba:	4d0a      	ldr	r5, [pc, #40]	; (80049e4 <__libc_init_array+0x40>)
 80049bc:	4c0a      	ldr	r4, [pc, #40]	; (80049e8 <__libc_init_array+0x44>)
 80049be:	1b64      	subs	r4, r4, r5
 80049c0:	10a4      	asrs	r4, r4, #2
 80049c2:	42a6      	cmp	r6, r4
 80049c4:	d105      	bne.n	80049d2 <__libc_init_array+0x2e>
 80049c6:	bd70      	pop	{r4, r5, r6, pc}
 80049c8:	00b3      	lsls	r3, r6, #2
 80049ca:	58eb      	ldr	r3, [r5, r3]
 80049cc:	4798      	blx	r3
 80049ce:	3601      	adds	r6, #1
 80049d0:	e7ee      	b.n	80049b0 <__libc_init_array+0xc>
 80049d2:	00b3      	lsls	r3, r6, #2
 80049d4:	58eb      	ldr	r3, [r5, r3]
 80049d6:	4798      	blx	r3
 80049d8:	3601      	adds	r6, #1
 80049da:	e7f2      	b.n	80049c2 <__libc_init_array+0x1e>
 80049dc:	08004e5c 	.word	0x08004e5c
 80049e0:	08004e5c 	.word	0x08004e5c
 80049e4:	08004e5c 	.word	0x08004e5c
 80049e8:	08004e60 	.word	0x08004e60

080049ec <malloc>:
 80049ec:	b510      	push	{r4, lr}
 80049ee:	4b03      	ldr	r3, [pc, #12]	; (80049fc <malloc+0x10>)
 80049f0:	0001      	movs	r1, r0
 80049f2:	6818      	ldr	r0, [r3, #0]
 80049f4:	f000 f816 	bl	8004a24 <_malloc_r>
 80049f8:	bd10      	pop	{r4, pc}
 80049fa:	46c0      	nop			; (mov r8, r8)
 80049fc:	2000000c 	.word	0x2000000c

08004a00 <memcpy>:
 8004a00:	2300      	movs	r3, #0
 8004a02:	b510      	push	{r4, lr}
 8004a04:	429a      	cmp	r2, r3
 8004a06:	d100      	bne.n	8004a0a <memcpy+0xa>
 8004a08:	bd10      	pop	{r4, pc}
 8004a0a:	5ccc      	ldrb	r4, [r1, r3]
 8004a0c:	54c4      	strb	r4, [r0, r3]
 8004a0e:	3301      	adds	r3, #1
 8004a10:	e7f8      	b.n	8004a04 <memcpy+0x4>

08004a12 <memset>:
 8004a12:	0003      	movs	r3, r0
 8004a14:	1882      	adds	r2, r0, r2
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d100      	bne.n	8004a1c <memset+0xa>
 8004a1a:	4770      	bx	lr
 8004a1c:	7019      	strb	r1, [r3, #0]
 8004a1e:	3301      	adds	r3, #1
 8004a20:	e7f9      	b.n	8004a16 <memset+0x4>
	...

08004a24 <_malloc_r>:
 8004a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a26:	2303      	movs	r3, #3
 8004a28:	1ccd      	adds	r5, r1, #3
 8004a2a:	439d      	bics	r5, r3
 8004a2c:	3508      	adds	r5, #8
 8004a2e:	0006      	movs	r6, r0
 8004a30:	2d0c      	cmp	r5, #12
 8004a32:	d21f      	bcs.n	8004a74 <_malloc_r+0x50>
 8004a34:	250c      	movs	r5, #12
 8004a36:	42a9      	cmp	r1, r5
 8004a38:	d81e      	bhi.n	8004a78 <_malloc_r+0x54>
 8004a3a:	0030      	movs	r0, r6
 8004a3c:	f000 f862 	bl	8004b04 <__malloc_lock>
 8004a40:	4925      	ldr	r1, [pc, #148]	; (8004ad8 <_malloc_r+0xb4>)
 8004a42:	680a      	ldr	r2, [r1, #0]
 8004a44:	0014      	movs	r4, r2
 8004a46:	2c00      	cmp	r4, #0
 8004a48:	d11a      	bne.n	8004a80 <_malloc_r+0x5c>
 8004a4a:	4f24      	ldr	r7, [pc, #144]	; (8004adc <_malloc_r+0xb8>)
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d104      	bne.n	8004a5c <_malloc_r+0x38>
 8004a52:	0021      	movs	r1, r4
 8004a54:	0030      	movs	r0, r6
 8004a56:	f000 f843 	bl	8004ae0 <_sbrk_r>
 8004a5a:	6038      	str	r0, [r7, #0]
 8004a5c:	0029      	movs	r1, r5
 8004a5e:	0030      	movs	r0, r6
 8004a60:	f000 f83e 	bl	8004ae0 <_sbrk_r>
 8004a64:	1c43      	adds	r3, r0, #1
 8004a66:	d12b      	bne.n	8004ac0 <_malloc_r+0x9c>
 8004a68:	230c      	movs	r3, #12
 8004a6a:	0030      	movs	r0, r6
 8004a6c:	6033      	str	r3, [r6, #0]
 8004a6e:	f000 f851 	bl	8004b14 <__malloc_unlock>
 8004a72:	e003      	b.n	8004a7c <_malloc_r+0x58>
 8004a74:	2d00      	cmp	r5, #0
 8004a76:	dade      	bge.n	8004a36 <_malloc_r+0x12>
 8004a78:	230c      	movs	r3, #12
 8004a7a:	6033      	str	r3, [r6, #0]
 8004a7c:	2000      	movs	r0, #0
 8004a7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a80:	6823      	ldr	r3, [r4, #0]
 8004a82:	1b5b      	subs	r3, r3, r5
 8004a84:	d419      	bmi.n	8004aba <_malloc_r+0x96>
 8004a86:	2b0b      	cmp	r3, #11
 8004a88:	d903      	bls.n	8004a92 <_malloc_r+0x6e>
 8004a8a:	6023      	str	r3, [r4, #0]
 8004a8c:	18e4      	adds	r4, r4, r3
 8004a8e:	6025      	str	r5, [r4, #0]
 8004a90:	e003      	b.n	8004a9a <_malloc_r+0x76>
 8004a92:	6863      	ldr	r3, [r4, #4]
 8004a94:	42a2      	cmp	r2, r4
 8004a96:	d10e      	bne.n	8004ab6 <_malloc_r+0x92>
 8004a98:	600b      	str	r3, [r1, #0]
 8004a9a:	0030      	movs	r0, r6
 8004a9c:	f000 f83a 	bl	8004b14 <__malloc_unlock>
 8004aa0:	0020      	movs	r0, r4
 8004aa2:	2207      	movs	r2, #7
 8004aa4:	300b      	adds	r0, #11
 8004aa6:	1d23      	adds	r3, r4, #4
 8004aa8:	4390      	bics	r0, r2
 8004aaa:	1ac2      	subs	r2, r0, r3
 8004aac:	4298      	cmp	r0, r3
 8004aae:	d0e6      	beq.n	8004a7e <_malloc_r+0x5a>
 8004ab0:	1a1b      	subs	r3, r3, r0
 8004ab2:	50a3      	str	r3, [r4, r2]
 8004ab4:	e7e3      	b.n	8004a7e <_malloc_r+0x5a>
 8004ab6:	6053      	str	r3, [r2, #4]
 8004ab8:	e7ef      	b.n	8004a9a <_malloc_r+0x76>
 8004aba:	0022      	movs	r2, r4
 8004abc:	6864      	ldr	r4, [r4, #4]
 8004abe:	e7c2      	b.n	8004a46 <_malloc_r+0x22>
 8004ac0:	2303      	movs	r3, #3
 8004ac2:	1cc4      	adds	r4, r0, #3
 8004ac4:	439c      	bics	r4, r3
 8004ac6:	42a0      	cmp	r0, r4
 8004ac8:	d0e1      	beq.n	8004a8e <_malloc_r+0x6a>
 8004aca:	1a21      	subs	r1, r4, r0
 8004acc:	0030      	movs	r0, r6
 8004ace:	f000 f807 	bl	8004ae0 <_sbrk_r>
 8004ad2:	1c43      	adds	r3, r0, #1
 8004ad4:	d1db      	bne.n	8004a8e <_malloc_r+0x6a>
 8004ad6:	e7c7      	b.n	8004a68 <_malloc_r+0x44>
 8004ad8:	200001d4 	.word	0x200001d4
 8004adc:	200001d8 	.word	0x200001d8

08004ae0 <_sbrk_r>:
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	b570      	push	{r4, r5, r6, lr}
 8004ae4:	4d06      	ldr	r5, [pc, #24]	; (8004b00 <_sbrk_r+0x20>)
 8004ae6:	0004      	movs	r4, r0
 8004ae8:	0008      	movs	r0, r1
 8004aea:	602b      	str	r3, [r5, #0]
 8004aec:	f7fb ff58 	bl	80009a0 <_sbrk>
 8004af0:	1c43      	adds	r3, r0, #1
 8004af2:	d103      	bne.n	8004afc <_sbrk_r+0x1c>
 8004af4:	682b      	ldr	r3, [r5, #0]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d000      	beq.n	8004afc <_sbrk_r+0x1c>
 8004afa:	6023      	str	r3, [r4, #0]
 8004afc:	bd70      	pop	{r4, r5, r6, pc}
 8004afe:	46c0      	nop			; (mov r8, r8)
 8004b00:	20000324 	.word	0x20000324

08004b04 <__malloc_lock>:
 8004b04:	b510      	push	{r4, lr}
 8004b06:	4802      	ldr	r0, [pc, #8]	; (8004b10 <__malloc_lock+0xc>)
 8004b08:	f000 f80c 	bl	8004b24 <__retarget_lock_acquire_recursive>
 8004b0c:	bd10      	pop	{r4, pc}
 8004b0e:	46c0      	nop			; (mov r8, r8)
 8004b10:	2000032c 	.word	0x2000032c

08004b14 <__malloc_unlock>:
 8004b14:	b510      	push	{r4, lr}
 8004b16:	4802      	ldr	r0, [pc, #8]	; (8004b20 <__malloc_unlock+0xc>)
 8004b18:	f000 f805 	bl	8004b26 <__retarget_lock_release_recursive>
 8004b1c:	bd10      	pop	{r4, pc}
 8004b1e:	46c0      	nop			; (mov r8, r8)
 8004b20:	2000032c 	.word	0x2000032c

08004b24 <__retarget_lock_acquire_recursive>:
 8004b24:	4770      	bx	lr

08004b26 <__retarget_lock_release_recursive>:
 8004b26:	4770      	bx	lr

08004b28 <_init>:
 8004b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b2a:	46c0      	nop			; (mov r8, r8)
 8004b2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b2e:	bc08      	pop	{r3}
 8004b30:	469e      	mov	lr, r3
 8004b32:	4770      	bx	lr

08004b34 <_fini>:
 8004b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b36:	46c0      	nop			; (mov r8, r8)
 8004b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b3a:	bc08      	pop	{r3}
 8004b3c:	469e      	mov	lr, r3
 8004b3e:	4770      	bx	lr
