Reading OpenROAD database at '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/41-openroad-repairantennas/1-diodeinsertion/mult.odb'…
Reading library file at '/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.25
[INFO] Setting input delay to: 1.25
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mult
Die area:                 ( 0 0 ) ( 109880 120600 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     733
Number of terminals:      36
Number of snets:          2
Number of nets:           539

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 147.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 17999.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 2450.
[INFO DRT-0033] via shape region query size = 185.
[INFO DRT-0033] met2 shape region query size = 121.
[INFO DRT-0033] via2 shape region query size = 148.
[INFO DRT-0033] met3 shape region query size = 135.
[INFO DRT-0033] via3 shape region query size = 148.
[INFO DRT-0033] met4 shape region query size = 41.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 506 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 141 unique inst patterns.
[INFO DRT-0084]   Complete 313 groups.
#scanned instances     = 733
#unique  instances     = 147
#stdCellGenAp          = 4034
#stdCellValidPlanarAp  = 15
#stdCellValidViaAp     = 3137
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1687
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:32, elapsed time = 00:00:10, memory = 140.31 (MB), peak = 140.31 (MB)

[INFO DRT-0157] Number of guides:     3177

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 15 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 17 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1194.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 876.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 399.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 29.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1594 vertical wires in 1 frboxes and 905 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 95 vertical wires in 1 frboxes and 231 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 148.34 (MB), peak = 148.34 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 148.34 (MB), peak = 148.34 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 154.45 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 170.79 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 168.60 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:04, memory = 157.33 (MB).
    Completing 50% with 56 violations.
    elapsed time = 00:00:04, memory = 186.45 (MB).
    Completing 60% with 56 violations.
    elapsed time = 00:00:09, memory = 169.53 (MB).
    Completing 70% with 119 violations.
    elapsed time = 00:00:09, memory = 182.41 (MB).
    Completing 80% with 119 violations.
    elapsed time = 00:00:10, memory = 183.16 (MB).
    Completing 90% with 157 violations.
    elapsed time = 00:00:11, memory = 189.78 (MB).
    Completing 100% with 205 violations.
    elapsed time = 00:00:11, memory = 189.78 (MB).
[INFO DRT-0199]   Number of violations = 217.
Viol/Layer         li1   mcon   met1    via   met2   met3
Metal Spacing       16      0     59      0      9     14
Recheck              0      0      9      0      3      0
Short                0      1    103      1      2      0
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:11, memory = 518.91 (MB), peak = 518.91 (MB)
Total wire length = 8508 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4571 um.
Total wire length on LAYER met2 = 3720 um.
Total wire length on LAYER met3 = 154 um.
Total wire length on LAYER met4 = 61 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3177.
Up-via summary (total 3177):

-----------------------
 FR_MASTERSLICE       0
            li1    1625
           met1    1516
           met2      34
           met3       2
           met4       0
-----------------------
                   3177


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 217 violations.
    elapsed time = 00:00:00, memory = 528.41 (MB).
    Completing 20% with 217 violations.
    elapsed time = 00:00:00, memory = 528.78 (MB).
    Completing 30% with 217 violations.
    elapsed time = 00:00:00, memory = 532.03 (MB).
    Completing 40% with 217 violations.
    elapsed time = 00:00:00, memory = 532.03 (MB).
    Completing 50% with 209 violations.
    elapsed time = 00:00:00, memory = 545.53 (MB).
    Completing 60% with 209 violations.
    elapsed time = 00:00:02, memory = 545.53 (MB).
    Completing 70% with 186 violations.
    elapsed time = 00:00:03, memory = 545.53 (MB).
    Completing 80% with 186 violations.
    elapsed time = 00:00:03, memory = 545.53 (MB).
    Completing 90% with 108 violations.
    elapsed time = 00:00:05, memory = 545.53 (MB).
    Completing 100% with 54 violations.
    elapsed time = 00:00:05, memory = 545.53 (MB).
[INFO DRT-0199]   Number of violations = 54.
Viol/Layer        met1   met2   met3
Metal Spacing       19      4      8
Short               23      0      0
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:06, memory = 548.53 (MB), peak = 548.53 (MB)
Total wire length = 8371 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4467 um.
Total wire length on LAYER met2 = 3681 um.
Total wire length on LAYER met3 = 161 um.
Total wire length on LAYER met4 = 61 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3165.
Up-via summary (total 3165):

-----------------------
 FR_MASTERSLICE       0
            li1    1622
           met1    1507
           met2      34
           met3       2
           met4       0
-----------------------
                   3165


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 54 violations.
    elapsed time = 00:00:00, memory = 548.53 (MB).
    Completing 20% with 54 violations.
    elapsed time = 00:00:00, memory = 562.66 (MB).
    Completing 30% with 54 violations.
    elapsed time = 00:00:00, memory = 565.16 (MB).
    Completing 40% with 49 violations.
    elapsed time = 00:00:00, memory = 565.16 (MB).
    Completing 50% with 49 violations.
    elapsed time = 00:00:00, memory = 565.16 (MB).
    Completing 60% with 49 violations.
    elapsed time = 00:00:01, memory = 581.16 (MB).
    Completing 70% with 47 violations.
    elapsed time = 00:00:01, memory = 581.16 (MB).
    Completing 80% with 47 violations.
    elapsed time = 00:00:04, memory = 581.16 (MB).
    Completing 90% with 57 violations.
    elapsed time = 00:00:04, memory = 581.16 (MB).
    Completing 100% with 72 violations.
    elapsed time = 00:00:11, memory = 581.16 (MB).
[INFO DRT-0199]   Number of violations = 72.
Viol/Layer        met1   met2   met3
Metal Spacing       16      0      3
Short               46      7      0
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:11, memory = 581.16 (MB), peak = 581.16 (MB)
Total wire length = 8343 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4456 um.
Total wire length on LAYER met2 = 3655 um.
Total wire length on LAYER met3 = 169 um.
Total wire length on LAYER met4 = 61 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3152.
Up-via summary (total 3152):

-----------------------
 FR_MASTERSLICE       0
            li1    1622
           met1    1491
           met2      37
           met3       2
           met4       0
-----------------------
                   3152


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 72 violations.
    elapsed time = 00:00:00, memory = 581.34 (MB).
    Completing 20% with 72 violations.
    elapsed time = 00:00:00, memory = 581.34 (MB).
    Completing 30% with 72 violations.
    elapsed time = 00:00:00, memory = 581.34 (MB).
    Completing 40% with 72 violations.
    elapsed time = 00:00:02, memory = 581.34 (MB).
    Completing 50% with 42 violations.
    elapsed time = 00:00:02, memory = 581.34 (MB).
    Completing 60% with 42 violations.
    elapsed time = 00:00:06, memory = 581.34 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:06, memory = 581.34 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:06, memory = 581.34 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:06, memory = 581.34 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:06, memory = 581.34 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:07, memory = 581.34 (MB), peak = 581.34 (MB)
Total wire length = 8355 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4351 um.
Total wire length on LAYER met2 = 3688 um.
Total wire length on LAYER met3 = 251 um.
Total wire length on LAYER met4 = 63 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3201.
Up-via summary (total 3201):

-----------------------
 FR_MASTERSLICE       0
            li1    1622
           met1    1514
           met2      61
           met3       4
           met4       0
-----------------------
                   3201


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 581.34 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 581.34 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 581.34 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 581.34 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 581.34 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 603.84 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 603.84 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 603.84 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 603.84 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 603.84 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 603.84 (MB), peak = 603.84 (MB)
Total wire length = 8352 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4339 um.
Total wire length on LAYER met2 = 3688 um.
Total wire length on LAYER met3 = 261 um.
Total wire length on LAYER met4 = 63 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3202.
Up-via summary (total 3202):

-----------------------
 FR_MASTERSLICE       0
            li1    1622
           met1    1513
           met2      63
           met3       4
           met4       0
-----------------------
                   3202


[INFO DRT-0198] Complete detail routing.
Total wire length = 8352 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4339 um.
Total wire length on LAYER met2 = 3688 um.
Total wire length on LAYER met3 = 261 um.
Total wire length on LAYER met4 = 63 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3202.
Up-via summary (total 3202):

-----------------------
 FR_MASTERSLICE       0
            li1    1622
           met1    1513
           met2      63
           met3       4
           met4       0
-----------------------
                   3202


[INFO DRT-0267] cpu time = 00:00:49, elapsed time = 00:00:37, memory = 603.84 (MB), peak = 603.84 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                72     270.26
  Tap cell                                133     166.41
  Clock buffer                             10     238.98
  Timing Repair Buffer                     71     409.14
  Inverter                                 71     266.51
  Clock inverter                            6      92.59
  Sequential cell                          64    1601.54
  Multi-Input combinational cell          306    2103.27
  Total                                   733    5148.69
Writing OpenROAD database to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/43-openroad-detailedrouting/mult.odb'…
Writing netlist to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/43-openroad-detailedrouting/mult.nl.v'…
Writing powered netlist to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/43-openroad-detailedrouting/mult.pnl.v'…
Writing layout to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/43-openroad-detailedrouting/mult.def'…
Writing timing constraints to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/43-openroad-detailedrouting/mult.sdc'…
