INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
ERROR: [VRFC 10-2987] 'read_package' is not compiled in library 'read' [/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd:29]
INFO: [VRFC 10-3107] analyzing entity 'counter'
ERROR: [VRFC 10-2989] 'storage_array_pixels' is not declared [/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd:43]
ERROR: [VRFC 10-3782] unit 'counter' ignored due to previous errors [/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd:40]
INFO: [VRFC 10-3070] VHDL file '/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
ERROR: [VRFC 10-2989] 'nbr_of_file_element' is not declared [/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd:51]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd:48]
INFO: [VRFC 10-3070] VHDL file '/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read
WARNING: [VRFC 10-3607] overwriting existing primary unit 'read_package' [/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd:6]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read
WARNING: [VRFC 10-3607] overwriting existing primary unit 'read_package' [/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd:6]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
ERROR: [VRFC 10-3760] type 'std_logic_vector' does not match with the integer literal [/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd:48]
ERROR: [VRFC 10-3760] type 'std_logic_vector' does not match with the integer literal [/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd:63]
ERROR: [VRFC 10-3782] unit 'architecture_neuro' ignored due to previous errors [/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd:16]
INFO: [VRFC 10-3070] VHDL file '/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
ERROR: [VRFC 10-3760] type 'std_logic_vector' does not match with the integer literal [/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd:48]
ERROR: [VRFC 10-3760] type 'std_logic_vector' does not match with the integer literal [/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd:63]
ERROR: [VRFC 10-3782] unit 'architecture_neuro' ignored due to previous errors [/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd:16]
INFO: [VRFC 10-3070] VHDL file '/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
ERROR: [VRFC 10-1478] type of aggregate cannot be determined without context ; 0 visible types match here [/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd:48]
ERROR: [VRFC 10-1478] type of aggregate cannot be determined without context ; 0 visible types match here [/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd:63]
ERROR: [VRFC 10-3782] unit 'architecture_neuro' ignored due to previous errors [/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd:16]
INFO: [VRFC 10-3070] VHDL file '/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/fixed_float_types_c.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/fixed_pkg_c.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/float_pkg_c.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
ERROR: [VRFC 10-3761] type 'integer' does not match with the real literal [/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd:63]
ERROR: [VRFC 10-3782] unit 'architecture_neuro' ignored due to previous errors [/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd:20]
INFO: [VRFC 10-3070] VHDL file '/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
ERROR: [VRFC 10-2966] 'read' is not a subprogram [/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd:152]
ERROR: [VRFC 10-3782] unit 'architecture_neuro' ignored due to previous errors [/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd:131]
INFO: [VRFC 10-3070] VHDL file '/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/fixed_float_types_c.vhd" into library read_package_library
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/fixed_pkg_c.vhd" into library read_package_library
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/float_pkg_c.vhd" into library read_package_library
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read_package_library
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read_package_library
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read_package_library
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/package_type.vhd" into library read_package_library
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/package_type.vhd" into library read_package_library
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read_package_library
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read_package_library
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read_package_library
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read_package_library
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read_package_library
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read_package_library
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read_package_library
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read_package_library
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read_package_library
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
