
ubuntu-preinstalled/preconv:     file format elf32-littlearm


Disassembly of section .init:

000013c8 <.init>:
    13c8:	push	{r3, lr}
    13cc:	bl	1a90 <__printf_chk@plt+0x348>
    13d0:	pop	{r3, pc}

Disassembly of section .plt:

000013d4 <__memcpy_chk@plt-0x14>:
    13d4:	push	{lr}		; (str lr, [sp, #-4]!)
    13d8:	ldr	lr, [pc, #4]	; 13e4 <__memcpy_chk@plt-0x4>
    13dc:	add	lr, pc, lr
    13e0:	ldr	pc, [lr, #8]!
    13e4:	andeq	r6, r1, r4, lsr #21

000013e8 <__memcpy_chk@plt>:
    13e8:	add	ip, pc, #0, 12
    13ec:	add	ip, ip, #90112	; 0x16000
    13f0:	ldr	pc, [ip, #2724]!	; 0xaa4

000013f4 <strcasecmp@plt>:
    13f4:	add	ip, pc, #0, 12
    13f8:	add	ip, ip, #90112	; 0x16000
    13fc:	ldr	pc, [ip, #2716]!	; 0xa9c

00001400 <fdopen@plt>:
    1400:	add	ip, pc, #0, 12
    1404:	add	ip, ip, #90112	; 0x16000
    1408:	ldr	pc, [ip, #2708]!	; 0xa94

0000140c <free@plt>:
    140c:	add	ip, pc, #0, 12
    1410:	add	ip, ip, #90112	; 0x16000
    1414:	ldr	pc, [ip, #2700]!	; 0xa8c

00001418 <fseek@plt>:
    1418:	add	ip, pc, #0, 12
    141c:	add	ip, ip, #90112	; 0x16000
    1420:	ldr	pc, [ip, #2692]!	; 0xa84

00001424 <strncmp@plt>:
    1424:	add	ip, pc, #0, 12
    1428:	add	ip, ip, #90112	; 0x16000
    142c:	ldr	pc, [ip, #2684]!	; 0xa7c

00001430 <exit@plt>:
    1430:	add	ip, pc, #0, 12
    1434:	add	ip, ip, #90112	; 0x16000
    1438:	ldr	pc, [ip, #2676]!	; 0xa74

0000143c <strerror@plt>:
    143c:	add	ip, pc, #0, 12
    1440:	add	ip, ip, #90112	; 0x16000
    1444:	ldr	pc, [ip, #2668]!	; 0xa6c

00001448 <stpcpy@plt>:
    1448:	add	ip, pc, #0, 12
    144c:	add	ip, ip, #90112	; 0x16000
    1450:	ldr	pc, [ip, #2660]!	; 0xa64

00001454 <realpath@plt>:
    1454:			; <UNDEFINED> instruction: 0xe7fd4778
    1458:	add	ip, pc, #0, 12
    145c:	add	ip, ip, #90112	; 0x16000
    1460:	ldr	pc, [ip, #2648]!	; 0xa58

00001464 <strtok@plt>:
    1464:	add	ip, pc, #0, 12
    1468:	add	ip, ip, #90112	; 0x16000
    146c:	ldr	pc, [ip, #2640]!	; 0xa50

00001470 <nl_langinfo@plt>:
    1470:	add	ip, pc, #0, 12
    1474:	add	ip, ip, #90112	; 0x16000
    1478:	ldr	pc, [ip, #2632]!	; 0xa48

0000147c <uchardet_new@plt>:
    147c:	add	ip, pc, #0, 12
    1480:	add	ip, ip, #90112	; 0x16000
    1484:	ldr	pc, [ip, #2624]!	; 0xa40

00001488 <__fxstat64@plt>:
    1488:	add	ip, pc, #0, 12
    148c:	add	ip, ip, #90112	; 0x16000
    1490:	ldr	pc, [ip, #2616]!	; 0xa38

00001494 <uchardet_delete@plt>:
    1494:	add	ip, pc, #0, 12
    1498:	add	ip, ip, #90112	; 0x16000
    149c:	ldr	pc, [ip, #2608]!	; 0xa30

000014a0 <close@plt>:
    14a0:	add	ip, pc, #0, 12
    14a4:	add	ip, ip, #90112	; 0x16000
    14a8:	ldr	pc, [ip, #2600]!	; 0xa28

000014ac <_Znaj@plt>:
    14ac:			; <UNDEFINED> instruction: 0xe7fd4778
    14b0:	add	ip, pc, #0, 12
    14b4:	add	ip, ip, #90112	; 0x16000
    14b8:	ldr	pc, [ip, #2588]!	; 0xa1c

000014bc <abort@plt>:
    14bc:	add	ip, pc, #0, 12
    14c0:	add	ip, ip, #90112	; 0x16000
    14c4:	ldr	pc, [ip, #2580]!	; 0xa14

000014c8 <realloc@plt>:
    14c8:	add	ip, pc, #0, 12
    14cc:	add	ip, ip, #90112	; 0x16000
    14d0:	ldr	pc, [ip, #2572]!	; 0xa0c

000014d4 <strcpy@plt>:
    14d4:	add	ip, pc, #0, 12
    14d8:	add	ip, ip, #90112	; 0x16000
    14dc:	ldr	pc, [ip, #2564]!	; 0xa04

000014e0 <open64@plt>:
    14e0:	add	ip, pc, #0, 12
    14e4:	add	ip, ip, #90112	; 0x16000
    14e8:	ldr	pc, [ip, #2556]!	; 0x9fc

000014ec <rewind@plt>:
    14ec:	add	ip, pc, #0, 12
    14f0:	add	ip, ip, #90112	; 0x16000
    14f4:	ldr	pc, [ip, #2548]!	; 0x9f4

000014f8 <fread@plt>:
    14f8:	add	ip, pc, #0, 12
    14fc:	add	ip, ip, #90112	; 0x16000
    1500:	ldr	pc, [ip, #2540]!	; 0x9ec

00001504 <ungetc@plt>:
    1504:	add	ip, pc, #0, 12
    1508:	add	ip, ip, #90112	; 0x16000
    150c:	ldr	pc, [ip, #2532]!	; 0x9e4

00001510 <fileno@plt>:
    1510:	add	ip, pc, #0, 12
    1514:	add	ip, ip, #90112	; 0x16000
    1518:	ldr	pc, [ip, #2524]!	; 0x9dc

0000151c <__stack_chk_fail@plt>:
    151c:	add	ip, pc, #0, 12
    1520:	add	ip, ip, #90112	; 0x16000
    1524:	ldr	pc, [ip, #2516]!	; 0x9d4

00001528 <__cxa_end_cleanup@plt>:
    1528:	add	ip, pc, #0, 12
    152c:	add	ip, ip, #90112	; 0x16000
    1530:	ldr	pc, [ip, #2508]!	; 0x9cc

00001534 <access@plt>:
    1534:	add	ip, pc, #0, 12
    1538:	add	ip, ip, #90112	; 0x16000
    153c:	ldr	pc, [ip, #2500]!	; 0x9c4

00001540 <putc@plt>:
    1540:			; <UNDEFINED> instruction: 0xe7fd4778
    1544:	add	ip, pc, #0, 12
    1548:	add	ip, ip, #90112	; 0x16000
    154c:	ldr	pc, [ip, #2488]!	; 0x9b8

00001550 <getc@plt>:
    1550:	add	ip, pc, #0, 12
    1554:	add	ip, ip, #90112	; 0x16000
    1558:	ldr	pc, [ip, #2480]!	; 0x9b0

0000155c <strstr@plt>:
    155c:	add	ip, pc, #0, 12
    1560:	add	ip, ip, #90112	; 0x16000
    1564:	ldr	pc, [ip, #2472]!	; 0x9a8

00001568 <_ZdaPv@plt>:
    1568:	add	ip, pc, #0, 12
    156c:	add	ip, ip, #90112	; 0x16000
    1570:	ldr	pc, [ip, #2464]!	; 0x9a0

00001574 <__ctype_b_loc@plt>:
    1574:	add	ip, pc, #0, 12
    1578:	add	ip, ip, #90112	; 0x16000
    157c:	ldr	pc, [ip, #2456]!	; 0x998

00001580 <calloc@plt>:
    1580:	add	ip, pc, #0, 12
    1584:	add	ip, ip, #90112	; 0x16000
    1588:	ldr	pc, [ip, #2448]!	; 0x990

0000158c <ftell@plt>:
    158c:	add	ip, pc, #0, 12
    1590:	add	ip, ip, #90112	; 0x16000
    1594:	ldr	pc, [ip, #2440]!	; 0x988

00001598 <setlocale@plt>:
    1598:	add	ip, pc, #0, 12
    159c:	add	ip, ip, #90112	; 0x16000
    15a0:	ldr	pc, [ip, #2432]!	; 0x980

000015a4 <ferror@plt>:
    15a4:	add	ip, pc, #0, 12
    15a8:	add	ip, ip, #90112	; 0x16000
    15ac:	ldr	pc, [ip, #2424]!	; 0x978

000015b0 <iconv_close@plt>:
    15b0:	add	ip, pc, #0, 12
    15b4:	add	ip, ip, #90112	; 0x16000
    15b8:	ldr	pc, [ip, #2416]!	; 0x970

000015bc <fputc@plt>:
    15bc:	add	ip, pc, #0, 12
    15c0:	add	ip, ip, #90112	; 0x16000
    15c4:	ldr	pc, [ip, #2408]!	; 0x968

000015c8 <fwrite@plt>:
    15c8:	add	ip, pc, #0, 12
    15cc:	add	ip, ip, #90112	; 0x16000
    15d0:	ldr	pc, [ip, #2400]!	; 0x960

000015d4 <pathconf@plt>:
    15d4:			; <UNDEFINED> instruction: 0xe7fd4778
    15d8:	add	ip, pc, #0, 12
    15dc:	add	ip, ip, #90112	; 0x16000
    15e0:	ldr	pc, [ip, #2388]!	; 0x954

000015e4 <memcpy@plt>:
    15e4:	add	ip, pc, #0, 12
    15e8:	add	ip, ip, #90112	; 0x16000
    15ec:	ldr	pc, [ip, #2380]!	; 0x94c

000015f0 <malloc@plt>:
    15f0:	add	ip, pc, #0, 12
    15f4:	add	ip, ip, #90112	; 0x16000
    15f8:	ldr	pc, [ip, #2372]!	; 0x944

000015fc <strlen@plt>:
    15fc:	add	ip, pc, #0, 12
    1600:	add	ip, ip, #90112	; 0x16000
    1604:	ldr	pc, [ip, #2364]!	; 0x93c

00001608 <__snprintf_chk@plt>:
    1608:	add	ip, pc, #0, 12
    160c:	add	ip, ip, #90112	; 0x16000
    1610:	ldr	pc, [ip, #2356]!	; 0x934

00001614 <__memmove_chk@plt>:
    1614:	add	ip, pc, #0, 12
    1618:	add	ip, ip, #90112	; 0x16000
    161c:	ldr	pc, [ip, #2348]!	; 0x92c

00001620 <fclose@plt>:
    1620:	add	ip, pc, #0, 12
    1624:	add	ip, ip, #90112	; 0x16000
    1628:	ldr	pc, [ip, #2340]!	; 0x924

0000162c <uchardet_data_end@plt>:
    162c:	add	ip, pc, #0, 12
    1630:	add	ip, ip, #90112	; 0x16000
    1634:	ldr	pc, [ip, #2332]!	; 0x91c

00001638 <uchardet_handle_data@plt>:
    1638:	add	ip, pc, #0, 12
    163c:	add	ip, ip, #90112	; 0x16000
    1640:	ldr	pc, [ip, #2324]!	; 0x914

00001644 <__gxx_personality_v0@plt>:
    1644:	add	ip, pc, #0, 12
    1648:	add	ip, ip, #90112	; 0x16000
    164c:	ldr	pc, [ip, #2316]!	; 0x90c

00001650 <iconv_open@plt>:
    1650:	add	ip, pc, #0, 12
    1654:	add	ip, ip, #90112	; 0x16000
    1658:	ldr	pc, [ip, #2308]!	; 0x904

0000165c <__uflow@plt>:
    165c:	add	ip, pc, #0, 12
    1660:	add	ip, ip, #90112	; 0x16000
    1664:	ldr	pc, [ip, #2300]!	; 0x8fc

00001668 <strcmp@plt>:
    1668:	add	ip, pc, #0, 12
    166c:	add	ip, ip, #90112	; 0x16000
    1670:	ldr	pc, [ip, #2292]!	; 0x8f4

00001674 <iconv@plt>:
    1674:	add	ip, pc, #0, 12
    1678:	add	ip, ip, #90112	; 0x16000
    167c:	ldr	pc, [ip, #2284]!	; 0x8ec

00001680 <__errno_location@plt>:
    1680:	add	ip, pc, #0, 12
    1684:	add	ip, ip, #90112	; 0x16000
    1688:	ldr	pc, [ip, #2276]!	; 0x8e4

0000168c <memchr@plt>:
    168c:	add	ip, pc, #0, 12
    1690:	add	ip, ip, #90112	; 0x16000
    1694:	ldr	pc, [ip, #2268]!	; 0x8dc

00001698 <strncpy@plt>:
    1698:	add	ip, pc, #0, 12
    169c:	add	ip, ip, #90112	; 0x16000
    16a0:	ldr	pc, [ip, #2260]!	; 0x8d4

000016a4 <fflush@plt>:
    16a4:			; <UNDEFINED> instruction: 0xe7fd4778
    16a8:	add	ip, pc, #0, 12
    16ac:	add	ip, ip, #90112	; 0x16000
    16b0:	ldr	pc, [ip, #2248]!	; 0x8c8

000016b4 <fopen64@plt>:
    16b4:	add	ip, pc, #0, 12
    16b8:	add	ip, ip, #90112	; 0x16000
    16bc:	ldr	pc, [ip, #2240]!	; 0x8c0

000016c0 <memcmp@plt>:
    16c0:	add	ip, pc, #0, 12
    16c4:	add	ip, ip, #90112	; 0x16000
    16c8:	ldr	pc, [ip, #2232]!	; 0x8b8

000016cc <__sprintf_chk@plt>:
    16cc:	add	ip, pc, #0, 12
    16d0:	add	ip, ip, #90112	; 0x16000
    16d4:	ldr	pc, [ip, #2224]!	; 0x8b0

000016d8 <strrchr@plt>:
    16d8:	add	ip, pc, #0, 12
    16dc:	add	ip, ip, #90112	; 0x16000
    16e0:	ldr	pc, [ip, #2216]!	; 0x8a8

000016e4 <uchardet_get_charset@plt>:
    16e4:	add	ip, pc, #0, 12
    16e8:	add	ip, ip, #90112	; 0x16000
    16ec:	ldr	pc, [ip, #2208]!	; 0x8a0

000016f0 <__isoc99_fscanf@plt>:
    16f0:	add	ip, pc, #0, 12
    16f4:	add	ip, ip, #90112	; 0x16000
    16f8:	ldr	pc, [ip, #2200]!	; 0x898

000016fc <fputs@plt>:
    16fc:			; <UNDEFINED> instruction: 0xe7fd4778
    1700:	add	ip, pc, #0, 12
    1704:	add	ip, ip, #90112	; 0x16000
    1708:	ldr	pc, [ip, #2188]!	; 0x88c

0000170c <getenv@plt>:
    170c:	add	ip, pc, #0, 12
    1710:	add	ip, ip, #90112	; 0x16000
    1714:	ldr	pc, [ip, #2180]!	; 0x884

00001718 <__libc_start_main@plt>:
    1718:	add	ip, pc, #0, 12
    171c:	add	ip, ip, #90112	; 0x16000
    1720:	ldr	pc, [ip, #2172]!	; 0x87c

00001724 <__gmon_start__@plt>:
    1724:	add	ip, pc, #0, 12
    1728:	add	ip, ip, #90112	; 0x16000
    172c:	ldr	pc, [ip, #2164]!	; 0x874

00001730 <strchr@plt>:
    1730:	add	ip, pc, #0, 12
    1734:	add	ip, ip, #90112	; 0x16000
    1738:	ldr	pc, [ip, #2156]!	; 0x86c

0000173c <__cxa_finalize@plt>:
    173c:	add	ip, pc, #0, 12
    1740:	add	ip, ip, #90112	; 0x16000
    1744:	ldr	pc, [ip, #2148]!	; 0x864

00001748 <__printf_chk@plt>:
    1748:	add	ip, pc, #0, 12
    174c:	add	ip, ip, #90112	; 0x16000
    1750:	ldr	pc, [ip, #2140]!	; 0x85c

Disassembly of section .text:

00001754 <.text>:
    1754:	svcmi	0x00f0e92d
    1758:	cdpmi	6, 9, cr4, cr0, cr12, {0}
    175c:	blmi	fe42d978 <__printf_chk@plt+0xfe42c230>
    1760:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
    1764:	stmibmi	pc, {r1, r3, fp, sp, lr}	; <UNPREDICTABLE>
    1768:	ldmpl	r3!, {r1, r2, sp}^
    176c:	movwls	r4, #9337	; 0x2479
    1770:			; <UNDEFINED> instruction: 0xf7ff601a
    1774:	tstcs	r0, r2, lsl pc
    1778:			; <UNDEFINED> instruction: 0xf7ff4608
    177c:	cmplt	r0, lr, lsl #30
    1780:	blcs	10df794 <__printf_chk@plt+0x10de04c>
    1784:	addshi	pc, sp, r0
    1788:	ldrbtmi	r4, [r9], #-2439	; 0xfffff679
    178c:	svc	0x006cf7ff
    1790:			; <UNDEFINED> instruction: 0xf0402800
    1794:	bmi	fe161a1c <__printf_chk@plt+0xfe1602d4>
    1798:	ldrbtmi	r4, [sl], #-2949	; 0xfffff47b
    179c:	ldm	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    17a0:	stceq	0, cr0, [sl], {3}
    17a4:	orrseq	pc, r4, r3, asr #17
    17a8:	orrsne	pc, r8, r3, lsr #17
    17ac:	orrscs	pc, sl, r3, lsl #17
    17b0:			; <UNDEFINED> instruction: 0xf8df4b80
    17b4:			; <UNDEFINED> instruction: 0xf8df9204
    17b8:	ldrbtmi	sl, [fp], #-516	; 0xfffffdfc
    17bc:	ldrbtmi	r4, [r9], #3968	; 0xf80
    17c0:	ldrbtmi	r6, [sl], #2082	; 0x822
    17c4:	ldmdavc	pc, {r0, r1, r8, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    17c8:	biceq	pc, ip, #1073741826	; 0x40000002
    17cc:			; <UNDEFINED> instruction: 0xf50a9303
    17d0:	blls	a0700 <__printf_chk@plt+0x9efb8>
    17d4:	andsvs	r4, sl, pc, ror r4
    17d8:	strbmi	r2, [r3], -r0, lsl #4
    17dc:	strtmi	r9, [r1], -r0, lsl #4
    17e0:			; <UNDEFINED> instruction: 0x4628463a
    17e4:	stc2	0, cr15, [sl], {2}
    17e8:			; <UNDEFINED> instruction: 0xf0001c43
    17ec:	ldmdacc	pc!, {r1, r7, pc}	; <UNPREDICTABLE>
    17f0:	ldmdale	pc, {r0, r1, r2, r4, r5, fp, sp}^	; <UNPREDICTABLE>
    17f4:			; <UNDEFINED> instruction: 0xf000e8df
    17f8:	cdppl	14, 5, cr5, cr14, cr9, {5}
    17fc:	mrcpl	1, 2, r5, cr14, cr14, {2}
    1800:	mrcpl	14, 2, r5, cr14, cr14, {2}
    1804:	mrcpl	14, 2, r5, cr14, cr14, {2}
    1808:	mrcpl	14, 2, r5, cr14, cr14, {2}
    180c:	mrcpl	14, 2, r5, cr14, cr14, {2}
    1810:	mrcpl	14, 2, r5, cr14, cr14, {2}
    1814:	mrcpl	14, 2, r5, cr14, cr14, {2}
    1818:	mrcpl	14, 2, r5, cr14, cr14, {2}
    181c:	mcrpl	12, 2, r4, cr0, cr14, {2}
    1820:	mrcpl	0, 2, r3, cr14, cr14, {2}
    1824:	mrcpl	14, 2, r5, cr14, cr14, {2}
    1828:	bcs	17991a8 <__printf_chk@plt+0x1797a60>
    182c:	mrrcne	14, 5, r5, lr, cr14
    1830:	andcs	r4, r1, r4, ror #20
    1834:	stmdbmi	r5!, {r2, r5, r6, r8, r9, fp, lr}^
    1838:	ldrbtmi	r5, [fp], #-2226	; 0xfffff74e
    183c:	movwls	r4, #1145	; 0x479
    1840:			; <UNDEFINED> instruction: 0xf7ff6812
    1844:	andcs	lr, r0, r2, lsl #31
    1848:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
    184c:	andcs	r4, r1, #96, 22	; 0x18000
    1850:			; <UNDEFINED> instruction: 0xf8c3447b
    1854:			; <UNDEFINED> instruction: 0xe7bf21f8
    1858:	bls	93dd8 <__printf_chk@plt+0x92690>
    185c:	ldmdapl	r0!, {r1, r2, r3, r4, r6, r8, r9, fp, lr}^
    1860:	ldrbtmi	r4, [fp], #-2398	; 0xfffff6a2
    1864:			; <UNDEFINED> instruction: 0xf5036812
    1868:	stmdavs	r0, {r1, r3, r6, r7, r8, r9, ip, sp, lr}
    186c:			; <UNDEFINED> instruction: 0xf0034479
    1870:			; <UNDEFINED> instruction: 0x2000fcb7
    1874:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
    1878:	ldmpl	r3!, {r0, r3, r4, r6, r8, r9, fp, lr}^
    187c:			; <UNDEFINED> instruction: 0xb3296819
    1880:	rsbcs	r9, r3, #196608	; 0x30000
    1884:	svc	0x0008f7ff
    1888:			; <UNDEFINED> instruction: 0xf8892300
    188c:	str	r3, [r3, pc, lsr #2]!
    1890:	andcs	r4, r1, #84, 22	; 0x15000
    1894:	andsvs	r4, sl, fp, ror r4
    1898:	blmi	147b718 <__printf_chk@plt+0x1479fd0>
    189c:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    18a0:	addsle	r2, r9, r0, lsl #18
    18a4:	ldrbmi	r2, [r8], -r3, ror #4
    18a8:	mrc	7, 7, APSR_nzcv, cr6, cr15, {7}
    18ac:			; <UNDEFINED> instruction: 0xf88a2300
    18b0:			; <UNDEFINED> instruction: 0xe79131f7
    18b4:	vmla.i8	q10, q0, q6
    18b8:	ldrbtmi	r4, [r9], #-249	; 0xffffff07
    18bc:	ldc2l	0, cr15, [r2], {1}
    18c0:	stmdavc	r3, {r1, r3, r7, r8, r9, sl, sp, lr, pc}^
    18c4:			; <UNDEFINED> instruction: 0xf43f2b00
    18c8:	ldrb	sl, [sp, -r6, ror #30]
    18cc:	ldrbtmi	r4, [fp], #-2887	; 0xfffff4b9
    18d0:	sbcne	pc, ip, r3, lsl #17
    18d4:			; <UNDEFINED> instruction: 0xf002e780
    18d8:	svcmi	0x0045fcc1
    18dc:	ldrbtmi	r2, [pc], #-611	; 18e4 <__printf_chk@plt+0x19c>
    18e0:			; <UNDEFINED> instruction: 0xf5074601
    18e4:			; <UNDEFINED> instruction: 0xf7ff70ca
    18e8:	movwcs	lr, #3800	; 0xed8
    18ec:	mvnscc	pc, r7, lsl #17
    18f0:	bmi	103b670 <__printf_chk@plt+0x1039f28>
    18f4:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    18f8:	cmple	r4, r0, lsl #22
    18fc:	ldmpl	r3!, {r1, r2, r3, r4, r5, r8, r9, fp, lr}^
    1900:	adcmi	r6, pc, #2031616	; 0x1f0000
    1904:	bl	1381e8 <__printf_chk@plt+0x136aa0>
    1908:	bl	10372c <__printf_chk@plt+0x101fe4>
    190c:	strcs	r0, [r0, #-1157]	; 0xfffffb7b
    1910:	bleq	13fa74 <__printf_chk@plt+0x13e32c>
    1914:	blx	1a3d920 <__printf_chk@plt+0x1a3c1d8>
    1918:	svclt	0x00082800
    191c:	adcsmi	r3, ip, #4194304	; 0x400000
    1920:	blmi	b36100 <__printf_chk@plt+0xb349b8>
    1924:	stmdavs	r0!, {r2, r4, r5, r6, r7, fp, ip, lr}
    1928:	mrc	7, 1, APSR_nzcv, cr12, cr15, {7}
    192c:	blmi	cee0d4 <__printf_chk@plt+0xcec98c>
    1930:	ldmpl	r3!, {r0, r1, r4, r5, fp, lr}^
    1934:			; <UNDEFINED> instruction: 0x461a4478
    1938:			; <UNDEFINED> instruction: 0xf0014619
    193c:	cdpne	14, 2, cr15, cr8, cr13, {4}
    1940:	andcs	fp, r1, r8, lsl pc
    1944:	pop	{r0, r2, ip, sp, pc}
    1948:	stmdbmi	lr!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    194c:	blmi	ba815c <__printf_chk@plt+0xba6a14>
    1950:	stmdbmi	lr!, {r4, r5, r6, fp, ip, lr}
    1954:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    1958:	bicvc	pc, sl, #12582912	; 0xc00000
    195c:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
    1960:	ldc2	0, cr15, [lr], #-12
    1964:			; <UNDEFINED> instruction: 0xf7ff2001
    1968:	stmdavs	r0!, {r2, r5, r6, r8, sl, fp, sp, lr, pc}
    196c:	mrc	7, 4, APSR_nzcv, cr12, cr15, {7}
    1970:	ble	ff90b978 <__printf_chk@plt+0xff90a230>
    1974:	stmdami	r6!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1978:			; <UNDEFINED> instruction: 0xf0014478
    197c:	blx	fec40258 <__printf_chk@plt+0xfec3eb10>
    1980:	stmdbeq	sp!, {r7, r8, sl, ip, sp, lr, pc}^
    1984:	blmi	7fb8c0 <__printf_chk@plt+0x7fa178>
    1988:	sbcvc	pc, sl, #8388608	; 0x800000
    198c:	ldmpl	r3!, {r0, r5, r8, fp, lr}^
    1990:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    1994:	stc2	0, cr15, [r4], #-12
    1998:	svclt	0x0000e7b0
    199c:	andeq	r6, r1, r2, lsr #14
    19a0:	andeq	r0, r0, ip, lsr r1
    19a4:	andeq	r5, r0, r8, lsl r0
    19a8:	andeq	r5, r0, lr, asr r3
    19ac:	andeq	r5, r0, r6, asr r3
    19b0:	andeq	r6, r1, r4, lsl #17
    19b4:	andeq	r6, r1, r6, lsl #6
    19b8:	andeq	r6, r1, r2, ror #16
    19bc:	andeq	r6, r1, lr, asr r8
    19c0:	andeq	r5, r0, r4, lsr #6
    19c4:	andeq	r0, r0, r0, asr #2
    19c8:	andeq	r5, r0, sl, asr #5
    19cc:	ldrdeq	r5, [r0], -r0
    19d0:	ldrdeq	r6, [r1], -r0
    19d4:	andeq	r0, r0, ip, asr r1
    19d8:			; <UNDEFINED> instruction: 0x000167be
    19dc:	andeq	r5, r0, r4, ror #2
    19e0:	andeq	r0, r0, r4, lsr r1
    19e4:	andeq	r6, r1, ip, lsl #15
    19e8:	muleq	r0, lr, r2
    19ec:	andeq	r6, r1, r2, asr r7
    19f0:	andeq	r6, r1, r2, asr #14
    19f4:	andeq	r6, r1, ip, lsr #14
    19f8:	andeq	r0, r0, r4, ror r1
    19fc:	andeq	r0, r0, r8, asr #2
    1a00:	andeq	r5, r0, r8, ror #4
    1a04:	andeq	r0, r0, r4, asr #2
    1a08:	andeq	r6, r1, ip, asr #13
    1a0c:	andeq	r5, r0, r2, ror r0
    1a10:	andeq	r5, r0, r0, lsr #4
    1a14:	strdeq	r5, [r0], -r0
    1a18:	andcs	r4, r0, #2048	; 0x800
    1a1c:	andsvs	r4, sl, fp, ror r4
    1a20:	svclt	0x00004770
    1a24:	andeq	r6, r1, r0, lsl #16
    1a28:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    1a2c:	bllt	fed3da40 <__printf_chk@plt+0xfed3c2f8>
    1a30:	andeq	r6, r1, r2, ror #16
    1a34:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    1a38:	stmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    1a3c:	blt	10bda50 <__printf_chk@plt+0x10bc308>
    1a40:	svclt	0x00004770
    1a44:	andeq	r6, r1, sl, ror r8
    1a48:	bleq	3db8c <__printf_chk@plt+0x3c444>
    1a4c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1a50:	strbtmi	fp, [sl], -r2, lsl #24
    1a54:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1a58:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1a5c:	ldrmi	sl, [sl], #776	; 0x308
    1a60:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1a64:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1a68:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1a6c:			; <UNDEFINED> instruction: 0xf85a4b06
    1a70:	stmdami	r6, {r0, r1, ip, sp}
    1a74:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1a78:	mcr	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1a7c:	ldc	7, cr15, [lr, #-1020]	; 0xfffffc04
    1a80:	andeq	r6, r1, r8, lsl #8
    1a84:	andeq	r0, r0, r4, ror #2
    1a88:	andeq	r0, r0, r4, asr r1
    1a8c:	andeq	r0, r0, r0, lsr r1
    1a90:	ldr	r3, [pc, #20]	; 1aac <__printf_chk@plt+0x364>
    1a94:	ldr	r2, [pc, #20]	; 1ab0 <__printf_chk@plt+0x368>
    1a98:	add	r3, pc, r3
    1a9c:	ldr	r2, [r3, r2]
    1aa0:	cmp	r2, #0
    1aa4:	bxeq	lr
    1aa8:	b	1724 <__gmon_start__@plt>
    1aac:	andeq	r6, r1, r8, ror #7
    1ab0:	andeq	r0, r0, r8, ror #2
    1ab4:	blmi	1d3ad4 <__printf_chk@plt+0x1d238c>
    1ab8:	bmi	1d2ca0 <__printf_chk@plt+0x1d1558>
    1abc:	addmi	r4, r3, #2063597568	; 0x7b000000
    1ac0:	andle	r4, r3, sl, ror r4
    1ac4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1ac8:	ldrmi	fp, [r8, -r3, lsl #2]
    1acc:	svclt	0x00004770
    1ad0:	andeq	r6, r1, r4, ror #10
    1ad4:	andeq	r6, r1, r0, ror #10
    1ad8:	andeq	r6, r1, r4, asr #7
    1adc:	andeq	r0, r0, r0, ror #2
    1ae0:	stmdbmi	r9, {r3, fp, lr}
    1ae4:	bmi	252ccc <__printf_chk@plt+0x251584>
    1ae8:	bne	252cd4 <__printf_chk@plt+0x25158c>
    1aec:	svceq	0x00cb447a
    1af0:			; <UNDEFINED> instruction: 0x01a1eb03
    1af4:	andle	r1, r3, r9, asr #32
    1af8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1afc:	ldrmi	fp, [r8, -r3, lsl #2]
    1b00:	svclt	0x00004770
    1b04:	andeq	r6, r1, r8, lsr r5
    1b08:	andeq	r6, r1, r4, lsr r5
    1b0c:	muleq	r1, r8, r3
    1b10:	andeq	r0, r0, ip, ror #2
    1b14:	blmi	2aef3c <__printf_chk@plt+0x2ad7f4>
    1b18:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1b1c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1b20:	blmi	2700d4 <__printf_chk@plt+0x26e98c>
    1b24:	ldrdlt	r5, [r3, -r3]!
    1b28:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1b2c:			; <UNDEFINED> instruction: 0xf7ff6818
    1b30:			; <UNDEFINED> instruction: 0xf7ffee06
    1b34:	blmi	1c1a38 <__printf_chk@plt+0x1c02f0>
    1b38:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1b3c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1b40:	andeq	r6, r1, r2, lsl #10
    1b44:	andeq	r6, r1, r8, ror #6
    1b48:	andeq	r0, r0, r0, ror r1
    1b4c:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    1b50:	andeq	r6, r1, r2, ror #9
    1b54:	svclt	0x0000e7c4
    1b58:			; <UNDEFINED> instruction: 0x4605b5f8
    1b5c:	stcl	7, cr15, [lr, #-1020]	; 0xfffffc04
    1b60:	ldmdble	r8, {r2, fp, sp}
    1b64:	ldmdbmi	r6, {r0, r1, r2, r8, r9, sl, fp, ip}
    1b68:	strmi	r1, [r4], -lr, ror #19
    1b6c:			; <UNDEFINED> instruction: 0x46304479
    1b70:	mcrr	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    1b74:	strbpl	fp, [r8, #2304]!	; 0x900
    1b78:			; <UNDEFINED> instruction: 0x46304912
    1b7c:			; <UNDEFINED> instruction: 0xf7ff4479
    1b80:	biclt	lr, r8, sl, lsr ip
    1b84:	andle	r2, r6, r5, lsl #24
    1b88:			; <UNDEFINED> instruction: 0x3c05490f
    1b8c:	ldrbtmi	r1, [r9], #-2344	; 0xfffff6d8
    1b90:	ldc	7, cr15, [r0], #-1020	; 0xfffffc04
    1b94:	stfmid	f3, [sp], {112}	; 0x70
    1b98:	ldrbtmi	r4, [ip], #-2317	; 0xfffff6f3
    1b9c:	and	r4, r2, r9, ror r4
    1ba0:	svcne	0x0008f854
    1ba4:			; <UNDEFINED> instruction: 0x4628b151
    1ba8:	stc	7, cr15, [r4], #-1020	; 0xfffffc04
    1bac:	mvnsle	r2, r0, lsl #16
    1bb0:	ldcllt	8, cr6, [r8, #384]!	; 0x180
    1bb4:	strb	r5, [lr, r8, lsr #10]!
    1bb8:	strb	r5, [r3, r8, ror #11]!
    1bbc:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    1bc0:	andeq	r4, r0, ip, lsl #21
    1bc4:	andeq	r4, r0, ip, lsl #21
    1bc8:	andeq	r4, r0, r2, ror sl
    1bcc:	andeq	r5, r1, r6, lsr #30
    1bd0:	andeq	r4, r0, r4, asr sl
    1bd4:	mvnsmi	lr, #737280	; 0xb4000
    1bd8:	ldmib	r1, {r1, r2, r9, sl, lr}^
    1bdc:	svcmi	0x002b4500
    1be0:	ldrbtmi	r2, [pc], #-3328	; 1be8 <__printf_chk@plt+0x4a0>
    1be4:			; <UNDEFINED> instruction: 0xf8dfdd1b
    1be8:	strtmi	r8, [r5], #-168	; 0xffffff58
    1bec:	stccc	13, cr3, [r1], {1}
    1bf0:	strd	r4, [r5], -r8
    1bf4:	eorle	r2, sl, sp, lsr #23
    1bf8:	stc	7, cr15, [r6, #1020]!	; 0x3fc
    1bfc:	andle	r4, lr, ip, lsr #5
    1c00:	svccc	0x0001f814
    1c04:	andcs	r4, r1, r1, asr #12
    1c08:			; <UNDEFINED> instruction: 0x461a2b7f
    1c0c:	bmi	878fdc <__printf_chk@plt+0x877894>
    1c10:	ldmpl	fp!, {r3, r4, r9, sl, lr}
    1c14:			; <UNDEFINED> instruction: 0xf7ff6819
    1c18:	adcmi	lr, ip, #38400	; 0x9600
    1c1c:	ldfmid	f5, [lr], {240}	; 0xf0
    1c20:			; <UNDEFINED> instruction: 0x4630447c
    1c24:	ldc	7, cr15, [r4], {255}	; 0xff
    1c28:	andle	r1, lr, r2, asr #24
    1c2c:			; <UNDEFINED> instruction: 0x4602287f
    1c30:	ldcle	6, cr4, [sl, #-132]	; 0xffffff7c
    1c34:			; <UNDEFINED> instruction: 0xf04f28ad
    1c38:	andsle	r0, ip, r1
    1c3c:	stc	7, cr15, [r4, #1020]	; 0x3fc
    1c40:			; <UNDEFINED> instruction: 0xf7ff4630
    1c44:	mcrrne	12, 8, lr, r2, cr6
    1c48:	pop	{r4, r5, r6, r7, r8, ip, lr, pc}
    1c4c:	blmi	462c34 <__printf_chk@plt+0x4614ec>
    1c50:			; <UNDEFINED> instruction: 0xf857205c
    1c54:			; <UNDEFINED> instruction: 0xf8d99003
    1c58:			; <UNDEFINED> instruction: 0xf7ff1000
    1c5c:			; <UNDEFINED> instruction: 0xf8d9ec74
    1c60:	eorcs	r1, r5, r0
    1c64:	stcl	7, cr15, [lr], #-1020	; 0xfffffc04
    1c68:	blmi	2bbb90 <__printf_chk@plt+0x2ba448>
    1c6c:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    1c70:	stcl	7, cr15, [r8], #-1020	; 0xfffffc04
    1c74:	blmi	1fbbd0 <__printf_chk@plt+0x1fa488>
    1c78:	ldmpl	sp!, {r2, r3, r4, r6, sp}^
    1c7c:			; <UNDEFINED> instruction: 0xf7ff6829
    1c80:	stmdavs	r9!, {r1, r5, r6, sl, fp, sp, lr, pc}
    1c84:			; <UNDEFINED> instruction: 0xf7ff2025
    1c88:			; <UNDEFINED> instruction: 0xe7caec5e
    1c8c:	andeq	r6, r1, r2, lsr #5
    1c90:	andeq	r4, r0, r0, lsr #20
    1c94:	andeq	r0, r0, ip, asr r1
    1c98:	strdeq	r4, [r0], -r0
    1c9c:	strcs	fp, [r0], #-1040	; 0xfffffbf0
    1ca0:	andvs	r2, r1, r1, lsl #4
    1ca4:	andmi	lr, r3, #192, 18	; 0x300000
    1ca8:	andcs	lr, r5, #192, 18	; 0x300000
    1cac:	blmi	13fe28 <__printf_chk@plt+0x13e6e0>
    1cb0:	svclt	0x00004770
    1cb4:	bmi	3d48f4 <__printf_chk@plt+0x3d31ac>
    1cb8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    1cbc:	ldrlt	r6, [r0, #-2075]	; 0xfffff7e5
    1cc0:	tstlt	fp, r4, lsl #12
    1cc4:	stmdblt	fp, {r0, r1, r6, r8, fp, sp, lr}^
    1cc8:			; <UNDEFINED> instruction: 0xf64f490b
    1ccc:	strdcs	r7, [r1], -sp
    1cd0:			; <UNDEFINED> instruction: 0xf7ff4479
    1cd4:	movwcs	lr, #3386	; 0xd3a
    1cd8:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
    1cdc:	stmdbmi	r8, {r0, r1, r2, r8, r9, fp, lr}
    1ce0:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    1ce4:			; <UNDEFINED> instruction: 0xf0036818
    1ce8:	movwcs	pc, #2683	; 0xa7b	; <UNPREDICTABLE>
    1cec:	strb	r6, [fp, r3, ror #2]!
    1cf0:	andeq	r6, r1, r8, ror #6
    1cf4:	andeq	r6, r1, sl, asr #3
    1cf8:	andeq	r4, r0, r0, asr #18
    1cfc:	andeq	r0, r0, r4, asr #2
    1d00:	andeq	r4, r0, sl, lsr r9
    1d04:	bmi	3d4944 <__printf_chk@plt+0x3d31fc>
    1d08:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    1d0c:	ldrlt	r6, [r0, #-2075]	; 0xfffff7e5
    1d10:	tstlt	fp, r4, lsl #12
    1d14:	stmdblt	fp, {r0, r1, r7, r8, fp, sp, lr}^
    1d18:			; <UNDEFINED> instruction: 0xf64f490b
    1d1c:	strdcs	r7, [r1], -sp
    1d20:			; <UNDEFINED> instruction: 0xf7ff4479
    1d24:	movwcs	lr, #3346	; 0xd12
    1d28:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
    1d2c:	stmdbmi	r8, {r0, r1, r2, r8, r9, fp, lr}
    1d30:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    1d34:			; <UNDEFINED> instruction: 0xf0036818
    1d38:	movwcs	pc, #2643	; 0xa53	; <UNPREDICTABLE>
    1d3c:	strb	r6, [fp, r3, lsr #3]!
    1d40:	andeq	r6, r1, r8, lsl r3
    1d44:	andeq	r6, r1, sl, ror r1
    1d48:	strdeq	r4, [r0], -r0
    1d4c:	andeq	r0, r0, r4, asr #2
    1d50:	andeq	r4, r0, r2, asr #18
    1d54:	ldrlt	r6, [r0, #-2243]	; 0xfffff73d
    1d58:	stmdblt	fp, {r2, r9, sl, lr}
    1d5c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    1d60:			; <UNDEFINED> instruction: 0xffd0f7ff
    1d64:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    1d68:	ldrbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1d6c:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1d70:	push	{r1, r3, r4, r5, r6, sl, lr}
    1d74:	strdlt	r4, [fp], r0
    1d78:	pkhtbmi	r5, r0, r3, asr #17
    1d7c:	andcs	r6, r1, #5177344	; 0x4f0000
    1d80:	movwls	r6, #38939	; 0x981b
    1d84:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1d88:	ldrbls	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1d8c:	addsmi	r2, pc, #0, 6
    1d90:	stmdavs	sp, {r0, r3, r4, r5, r6, r7, sl, lr}
    1d94:	stmib	sp, {r1, ip, pc}^
    1d98:	stmib	sp, {r0, r2, r9, ip, sp}^
    1d9c:	lfmle	f2, 2, [r5, #-28]	; 0xffffffe4
    1da0:	strbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1da4:			; <UNDEFINED> instruction: 0xf8df442f
    1da8:	cfstrscc	mvf10, [r1, #-288]	; 0xfffffee0
    1dac:	svccc	0x0001447a
    1db0:	ldrbtmi	r9, [sl], #513	; 0x201
    1db4:	ldrtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1db8:	andls	r4, r0, #2046820352	; 0x7a000000
    1dbc:	svcmi	0x0001f815
    1dc0:	bleq	23e1fc <__printf_chk@plt+0x23cab4>
    1dc4:	streq	pc, [r0], r4, lsl #1
    1dc8:	cdpcs	0, 3, cr14, cr15, cr5, {0}
    1dcc:			; <UNDEFINED> instruction: 0x4658d91a
    1dd0:			; <UNDEFINED> instruction: 0xff98f7ff
    1dd4:	bge	2a89f0 <__printf_chk@plt+0x2a72a8>
    1dd8:			; <UNDEFINED> instruction: 0xf802441a
    1ddc:	blcs	14e54 <__printf_chk@plt+0x1370c>
    1de0:			; <UNDEFINED> instruction: 0x0620d1f3
    1de4:	adchi	pc, fp, r0, asr #2
    1de8:	vfma.f32	d18, d16, d31
    1dec:	ldfcsp	f0, [pc], {50}	; 0x32
    1df0:	teqhi	r3, r0, lsl #4	; <UNPREDICTABLE>
    1df4:	tstcs	r2, r1, lsl #6
    1df8:	smlabtcc	r5, sp, r9, lr
    1dfc:	eorle	r4, r5, pc, lsr #5
    1e00:	ldrb	r9, [fp, r5, lsl #22]
    1e04:	blcs	110a10 <__printf_chk@plt+0x10f2c8>
    1e08:	ldm	pc, {r3, r4, r5, r6, r7, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    1e0c:	ldrbpl	pc, [sl, #-3]!	; <UNPREDICTABLE>
    1e10:	andseq	r4, r7, r3, lsl #28
    1e14:	blcs	128a34 <__printf_chk@plt+0x1272ec>
    1e18:	movwcs	fp, #20252	; 0x4f1c
    1e1c:	mvnle	r9, r5, lsl #6
    1e20:	mulcc	ip, sp, r8
    1e24:	vpadd.i8	q9, q8, q8
    1e28:	blcs	ffce2380 <__printf_chk@plt+0xffce0c38>
    1e2c:			; <UNDEFINED> instruction: 0xf89dbf98
    1e30:	vhadd.s8	d17, d0, d13
    1e34:	blcs	ffd22388 <__printf_chk@plt+0xffd20c40>
    1e38:			; <UNDEFINED> instruction: 0x81bef000
    1e3c:			; <UNDEFINED> instruction: 0xf7ffa802
    1e40:	adcmi	pc, pc, #57, 30	; 0xe4
    1e44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1e48:	bicsle	r9, r9, r5, lsl #6
    1e4c:			; <UNDEFINED> instruction: 0xa3a8f8df
    1e50:			; <UNDEFINED> instruction: 0xb3a8f8df
    1e54:	ldrbtmi	r4, [sl], #3050	; 0xbea
    1e58:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
    1e5c:	strbmi	r9, [r0], -r0, lsl #6
    1e60:	bl	1dbfe64 <__printf_chk@plt+0x1dbe71c>
    1e64:	strmi	r1, [r4], -r7, asr #24
    1e68:	rschi	pc, r0, r0
    1e6c:	svcge	0x0002b2c5
    1e70:	streq	pc, [r0], r5, lsl #1
    1e74:	cdpcs	0, 3, cr14, cr15, cr4, {0}
    1e78:	ldrtmi	sp, [r8], -r9, ror #18
    1e7c:			; <UNDEFINED> instruction: 0xff42f7ff
    1e80:	bge	2a8a9c <__printf_chk@plt+0x2a7354>
    1e84:			; <UNDEFINED> instruction: 0xf802441a
    1e88:	blcs	18f00 <__printf_chk@plt+0x177b8>
    1e8c:			; <UNDEFINED> instruction: 0x0626d1f3
    1e90:	rscshi	pc, r6, r0, asr #2
    1e94:	vmla.f32	d18, d16, d31
    1e98:	ldclcs	0, cr8, [pc, #864]	; 2200 <__printf_chk@plt+0xab8>
    1e9c:	rschi	pc, r7, r0, lsl #4
    1ea0:	strcs	r2, [r2, #-769]	; 0xfffffcff
    1ea4:	strcc	lr, [r5, #-2509]	; 0xfffff633
    1ea8:	blls	1bbe14 <__printf_chk@plt+0x1ba6cc>
    1eac:	svclt	0x001c2b05
    1eb0:	movwls	r2, #21253	; 0x5305
    1eb4:	strb	sp, [r1, r2, lsr #3]
    1eb8:	blcs	e8ad8 <__printf_chk@plt+0xe7390>
    1ebc:	movwcs	fp, #16156	; 0x3f1c
    1ec0:	orrsle	r9, fp, r5, lsl #6
    1ec4:	mulcc	ip, sp, r8
    1ec8:	mulne	sp, sp, r8
    1ecc:	stmdale	r1, {r5, r6, r7, r8, r9, fp, sp}
    1ed0:	ldmible	r3!, {r0, r1, r2, r3, r4, r7, r8, fp, sp}
    1ed4:	muleq	lr, sp, r8
    1ed8:			; <UNDEFINED> instruction: 0xf081031a
    1edc:	vst4.32	{d0,d2,d4,d6}, [r2], r0
    1ee0:			; <UNDEFINED> instruction: 0xf08032f8
    1ee4:	b	10820ec <__printf_chk@plt+0x10809a4>
    1ee8:	movwmi	r1, #8833	; 0x2281
    1eec:	vpmin.u8	q9, q0, <illegal reg q15.5>
    1ef0:	bcs	feb62464 <__printf_chk@plt+0xfeb60d1c>
    1ef4:	mrshi	pc, (UNDEF: 68)	; <UNPREDICTABLE>
    1ef8:	andcs	r4, r1, r1, asr r6
    1efc:	stc	7, cr15, [r4], #-1020	; 0xfffffc04
    1f00:	blls	1bbd84 <__printf_chk@plt+0x1ba63c>
    1f04:	svclt	0x001c2b02
    1f08:	movwls	r2, #21250	; 0x5302
    1f0c:	svcge	0x0076f47f
    1f10:	mulcc	ip, sp, r8
    1f14:	ldmible	r1, {r0, r6, r7, r8, r9, fp, sp}
    1f18:	mulne	sp, sp, r8
    1f1c:	vst4.32	{d0,d2,d4,d6}, [r2 :64], sl
    1f20:			; <UNDEFINED> instruction: 0xf08162f8
    1f24:	tstmi	sl, #128, 6
    1f28:	vpmin.u8	q9, q0, <illegal reg q15.5>
    1f2c:	bcs	feb62428 <__printf_chk@plt+0xfeb60ce0>
    1f30:	msrhi	CPSR_sx, r0
    1f34:	andcs	r9, r1, r0, lsl #18
    1f38:	stc	7, cr15, [r6], {255}	; 0xff
    1f3c:	blmi	fec7bd48 <__printf_chk@plt+0xfec7a600>
    1f40:			; <UNDEFINED> instruction: 0xf8594620
    1f44:	ldmdavs	r9, {r0, r1, ip, sp}
    1f48:	b	fff3ff4c <__printf_chk@plt+0xfff3e804>
    1f4c:	blcc	7bcac <__printf_chk@plt+0x7a564>
    1f50:	stmle	r4, {r2, r8, r9, fp, sp}
    1f54:			; <UNDEFINED> instruction: 0xf003e8df
    1f58:	cfmadd32ne	mvax2, mvfx2, mvfx3, mvfx12
    1f5c:	blls	181fc4 <__printf_chk@plt+0x18087c>
    1f60:	svclt	0x001c2b04
    1f64:	movwls	r2, #21252	; 0x5304
    1f68:	svcge	0x0079f47f
    1f6c:	mulcc	ip, sp, r8
    1f70:	vpadd.i8	q9, q8, q8
    1f74:	blcs	ffce22b4 <__printf_chk@plt+0xffce0b6c>
    1f78:			; <UNDEFINED> instruction: 0xf89dbf98
    1f7c:	vhadd.s8	d17, d0, d13
    1f80:	blcs	ffd222bc <__printf_chk@plt+0xffd20b74>
    1f84:	tsthi	sp, r0	; <UNPREDICTABLE>
    1f88:			; <UNDEFINED> instruction: 0xf7ffa802
    1f8c:	movwcs	pc, #3731	; 0xe93	; <UNPREDICTABLE>
    1f90:	strb	r9, [r4, -r5, lsl #6]!
    1f94:	blcs	168bb4 <__printf_chk@plt+0x16746c>
    1f98:	movwcs	fp, #24348	; 0x5f1c
    1f9c:			; <UNDEFINED> instruction: 0xf47f9305
    1fa0:	ubfx	sl, lr, #30, #18
    1fa4:	blcs	e8bc4 <__printf_chk@plt+0xe747c>
    1fa8:	movwcs	fp, #16156	; 0x3f1c
    1fac:			; <UNDEFINED> instruction: 0xf47f9305
    1fb0:			; <UNDEFINED> instruction: 0xf89daf56
    1fb4:			; <UNDEFINED> instruction: 0xf89d300c
    1fb8:	blcs	ff805ff4 <__printf_chk@plt+0xff8048ac>
    1fbc:	ldmibcs	pc, {r0, fp, ip, lr, pc}	; <UNPREDICTABLE>
    1fc0:			; <UNDEFINED> instruction: 0xf89dd9e2
    1fc4:	tsteq	sl, #14
    1fc8:	orreq	pc, r0, r1, lsl #1
    1fcc:	rscscc	pc, r8, #33554432	; 0x2000000
    1fd0:	addeq	pc, r0, r0, lsl #1
    1fd4:	addne	lr, r1, #270336	; 0x42000
    1fd8:	bcs	1fd2be8 <__printf_chk@plt+0x1fd14a0>
    1fdc:	sbcshi	pc, ip, r0, asr #6
    1fe0:			; <UNDEFINED> instruction: 0xf0002aad
    1fe4:	ldrbmi	r8, [r1], -r1, asr #1
    1fe8:			; <UNDEFINED> instruction: 0xf7ff2001
    1fec:	strb	lr, [lr, lr, lsr #23]
    1ff0:	blcs	a8c10 <__printf_chk@plt+0xa74c8>
    1ff4:	movwcs	fp, #12060	; 0x2f1c
    1ff8:			; <UNDEFINED> instruction: 0xf47f9305
    1ffc:			; <UNDEFINED> instruction: 0xf89daf30
    2000:	blcs	ff04e038 <__printf_chk@plt+0xff04c8f0>
    2004:			; <UNDEFINED> instruction: 0xf89dd9c0
    2008:	orrseq	r1, sl, sp
    200c:	rscsvs	pc, r8, #33554432	; 0x2000000
    2010:	orreq	pc, r0, #129	; 0x81
    2014:	bcs	1fd2c84 <__printf_chk@plt+0x1fd153c>
    2018:	adcshi	pc, lr, r0, asr #6
    201c:			; <UNDEFINED> instruction: 0xf0002aad
    2020:	ldrbmi	r8, [r9], -r3, lsr #1
    2024:			; <UNDEFINED> instruction: 0xf7ff2001
    2028:			; <UNDEFINED> instruction: 0xe7b0eb90
    202c:	blcs	28c48 <__printf_chk@plt+0x27500>
    2030:	bmi	1d76518 <__printf_chk@plt+0x1d74dd0>
    2034:	ldrbtmi	r4, [sl], #-2923	; 0xfffff495
    2038:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    203c:	subsmi	r9, sl, r9, lsl #22
    2040:	sbchi	pc, r4, r0, asr #32
    2044:	pop	{r0, r1, r3, ip, sp, pc}
    2048:	stmdage	r2, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    204c:	mrc2	7, 1, pc, cr2, cr15, {7}
    2050:	stmdage	r2, {r0, r2, r8, r9, sl, sp, lr, pc}
    2054:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    2058:	stclcs	6, cr14, [pc], #832	; 23a0 <__printf_chk@plt+0xc58>
    205c:			; <UNDEFINED> instruction: 0x2cf7d91d
    2060:	movwcs	sp, #6189	; 0x182d
    2064:	bleq	13e1a8 <__printf_chk@plt+0x13ca60>
    2068:	blcc	17c7a4 <__printf_chk@plt+0x17b05c>
    206c:	stclcs	6, cr14, [pc, #792]!	; 238c <__printf_chk@plt+0xc44>
    2070:			; <UNDEFINED> instruction: 0x2df7d90e
    2074:	movwcs	sp, #6170	; 0x181a
    2078:	stmib	sp, {r2, sp}^
    207c:	strbt	r3, [lr], r5
    2080:	strtmi	r4, [r8], -r0, ror #22
    2084:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2088:			; <UNDEFINED> instruction: 0xf7ff6819
    208c:	usat	lr, #6, ip, asr #20
    2090:	strcs	r2, [r3], #-769	; 0xfffffcff
    2094:	strcc	lr, [r5], #-2509	; 0xfffff633
    2098:	movwcs	lr, #5857	; 0x16e1
    209c:	stmib	sp, {r0, r1, r9, sp}^
    20a0:	strt	r3, [fp], r5, lsl #4
    20a4:			; <UNDEFINED> instruction: 0xf7ffa802
    20a8:	strb	pc, [r2, sp, lsr #28]	; <UNPREDICTABLE>
    20ac:	ldmdble	r0, {r0, r1, r3, r4, r5, r6, r7, r8, sl, fp, sp}^
    20b0:	stmiale	sl, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp}^
    20b4:	andcs	r2, r6, #67108864	; 0x4000000
    20b8:	andcc	lr, r5, #3358720	; 0x334000
    20bc:	ldclcs	6, cr14, [fp], #828	; 0x33c
    20c0:			; <UNDEFINED> instruction: 0x2cfdd94c
    20c4:	movwcs	sp, #6341	; 0x18c5
    20c8:	stceq	0, cr15, [r6], {79}	; 0x4f
    20cc:			; <UNDEFINED> instruction: 0x3c05e9cd
    20d0:			; <UNDEFINED> instruction: 0xf89de694
    20d4:	stmibcs	pc, {r0, r2, r3, ip}	; <UNPREDICTABLE>
    20d8:	mrcge	6, 5, APSR_nzcv, cr0, cr15, {3}
    20dc:	muleq	lr, sp, r8
    20e0:			; <UNDEFINED> instruction: 0xf89d049a
    20e4:	vst4.8	{d3-d6}, [r2]
    20e8:			; <UNDEFINED> instruction: 0xf08012e0
    20ec:			; <UNDEFINED> instruction: 0xf0810080
    20f0:			; <UNDEFINED> instruction: 0xf0830180
    20f4:	b	1082efc <__printf_chk@plt+0x10817b4>
    20f8:	tstmi	sl, #128, 4
    20fc:	andcc	lr, r1, #270336	; 0x42000
    2100:	vldrle	s5, [r1, #-508]	; 0xfffffe04
    2104:	eorsle	r2, fp, sp, lsr #21
    2108:	andcs	r9, r1, r1, lsl #18
    210c:	bl	740110 <__printf_chk@plt+0x73e9c8>
    2110:			; <UNDEFINED> instruction: 0xf89de697
    2114:	stmibcs	pc, {r0, r2, r3, ip}	; <UNPREDICTABLE>
    2118:	svcge	0x0036f67f
    211c:	muleq	lr, sp, r8
    2120:			; <UNDEFINED> instruction: 0xf89d049a
    2124:	vst4.8	{d3-d6}, [r2]
    2128:			; <UNDEFINED> instruction: 0xf08012e0
    212c:			; <UNDEFINED> instruction: 0xf0810080
    2130:			; <UNDEFINED> instruction: 0xf0830180
    2134:	b	1082f3c <__printf_chk@plt+0x10817f4>
    2138:	tstmi	sl, #128, 4
    213c:	andcc	lr, r1, #270336	; 0x42000
    2140:	vstmdble	r9!, {s4-s130}
    2144:	andle	r2, pc, sp, lsr #21
    2148:	andcs	r9, r1, r0, lsl #18
    214c:	b	fff40150 <__printf_chk@plt+0xfff3ea08>
    2150:	movwcs	lr, #5917	; 0x171d
    2154:	stmib	sp, {r0, r2, r8, sp}^
    2158:	str	r3, [r0], r5, lsl #2
    215c:			; <UNDEFINED> instruction: 0xf04f2301
    2160:	stmib	sp, {r0, r2, r9, sl, fp}^
    2164:	strb	r3, [r9], -r5, lsl #28
    2168:	subscs	r4, ip, r6, lsr #22
    216c:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2170:			; <UNDEFINED> instruction: 0xf7ff6821
    2174:	stmdavs	r1!, {r3, r5, r6, r7, r8, fp, sp, lr, pc}
    2178:			; <UNDEFINED> instruction: 0xf7ff2025
    217c:	str	lr, [r6, -r4, ror #19]
    2180:	subscs	r4, ip, r0, lsr #22
    2184:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2188:			; <UNDEFINED> instruction: 0xf7ff6821
    218c:	stmdavs	r1!, {r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    2190:			; <UNDEFINED> instruction: 0xf7ff2025
    2194:			; <UNDEFINED> instruction: 0xe654e9d8
    2198:			; <UNDEFINED> instruction: 0x46104b1a
    219c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    21a0:			; <UNDEFINED> instruction: 0xf7ff6819
    21a4:	usat	lr, #18, r0, asr #19
    21a8:			; <UNDEFINED> instruction: 0x46104b16
    21ac:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    21b0:			; <UNDEFINED> instruction: 0xf7ff6819
    21b4:	strb	lr, [r4], -r8, asr #19
    21b8:	mulne	sp, sp, r8
    21bc:	stmible	sp, {r0, r1, r2, r3, r7, r8, fp, sp}
    21c0:			; <UNDEFINED> instruction: 0xf89de63c
    21c4:	stmibcs	pc, {r0, r2, r3, ip}	; <UNPREDICTABLE>
    21c8:	ldrb	sp, [sp], r8, lsr #19
    21cc:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21d0:	tstlt	r3, r5, lsl #22
    21d4:			; <UNDEFINED> instruction: 0xf7ffa802
    21d8:			; <UNDEFINED> instruction: 0xf7fffd95
    21dc:	svclt	0x0000e9a6
    21e0:	andeq	r6, r1, r4, lsl r1
    21e4:	andeq	r0, r0, ip, lsr #2
    21e8:	strdeq	r6, [r1], -r4
    21ec:	andeq	r4, r0, r4, ror #16
    21f0:	andeq	r4, r0, lr, asr r8
    21f4:	andeq	r4, r0, r8, asr r8
    21f8:			; <UNDEFINED> instruction: 0x000047ba
    21fc:			; <UNDEFINED> instruction: 0x000047b8
    2200:			; <UNDEFINED> instruction: 0x000047b6
    2204:	andeq	r0, r0, ip, asr r1
    2208:	andeq	r5, r1, lr, asr #28
    220c:	ldrbmi	lr, [r0, sp, lsr #18]!
    2210:	ldmib	r1, {r0, r2, r9, sl, lr}^
    2214:	cdpmi	7, 3, cr4, cr1, cr0, {0}
    2218:	ldrbtmi	r2, [lr], #-3840	; 0xfffff100
    221c:			; <UNDEFINED> instruction: 0xf8dfdd20
    2220:	strtmi	r9, [r7], #-192	; 0xffffff40
    2224:	ldrsbthi	pc, [ip], pc	; <UNPREDICTABLE>
    2228:	ldrbtmi	r3, [r9], #3841	; 0xf01
    222c:	ldrbtmi	r3, [r8], #3073	; 0xc01
    2230:	blcs	feb7a24c <__printf_chk@plt+0xfeb78b04>
    2234:			; <UNDEFINED> instruction: 0xf7ffd02e
    2238:	adcmi	lr, r7, #136, 20	; 0x88000
    223c:			; <UNDEFINED> instruction: 0xf814d010
    2240:	strbmi	r3, [r1], -r1, lsl #30
    2244:			; <UNDEFINED> instruction: 0xf8192001
    2248:	blcs	1fce25c <__printf_chk@plt+0x1fccb14>
    224c:	ldclle	6, cr4, [r0], #104	; 0x68
    2250:	ldrmi	r4, [r8], -r5, lsr #20
    2254:	ldmdavs	r9, {r0, r1, r4, r5, r7, fp, ip, lr}
    2258:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    225c:	mvnle	r4, r7, lsr #5
    2260:	stcmi	15, cr4, [r3], #-136	; 0xffffff78
    2264:	ldrbtmi	r4, [ip], #-1151	; 0xfffffb81
    2268:			; <UNDEFINED> instruction: 0xf7ff4628
    226c:	mcrrne	9, 7, lr, r3, cr2	; <UNPREDICTABLE>
    2270:	ldcpl	0, cr13, [fp], #-56	; 0xffffffc8
    2274:	andcs	r4, r1, r1, lsr #12
    2278:			; <UNDEFINED> instruction: 0x461a2b7f
    227c:	blcs	feb796e4 <__printf_chk@plt+0xfeb77f9c>
    2280:			; <UNDEFINED> instruction: 0xf7ffd01d
    2284:	strtmi	lr, [r8], -r2, ror #20
    2288:	stmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    228c:	mvnsle	r1, r3, asr #24
    2290:			; <UNDEFINED> instruction: 0x87f0e8bd
    2294:	subscs	r4, ip, r4, lsl fp
    2298:	andge	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    229c:	ldrdne	pc, [r0], -sl
    22a0:	ldmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    22a4:	ldrdne	pc, [r0], -sl
    22a8:			; <UNDEFINED> instruction: 0xf7ff2025
    22ac:	strb	lr, [r4, ip, asr #18]
    22b0:	ldrmi	r4, [r8], -sp, lsl #20
    22b4:	ldmdavs	r9, {r0, r1, r4, r5, r7, fp, ip, lr}
    22b8:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    22bc:	blmi	2bc214 <__printf_chk@plt+0x2baacc>
    22c0:			; <UNDEFINED> instruction: 0xf856205c
    22c4:			; <UNDEFINED> instruction: 0xf8d88003
    22c8:			; <UNDEFINED> instruction: 0xf7ff1000
    22cc:			; <UNDEFINED> instruction: 0xf8d8e93c
    22d0:	eorcs	r1, r5, r0
    22d4:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    22d8:	svclt	0x0000e7c6
    22dc:	andeq	r5, r1, sl, ror #24
    22e0:	muleq	r0, lr, sp
    22e4:	andeq	r4, r0, r2, ror #7
    22e8:	andeq	r0, r0, ip, asr r1
    22ec:	andeq	r4, r0, r4, ror #26
    22f0:	andeq	r4, r0, sl, lsr #7
    22f4:	svcmi	0x00f0e92d
    22f8:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
    22fc:	strmi	r8, [ip], -r4, lsl #22
    2300:			; <UNDEFINED> instruction: 0x46114edf
    2304:			; <UNDEFINED> instruction: 0x46034adf
    2308:	ldmmi	pc, {r1, r2, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    230c:	cfstr32mi	mvfx15, [r0, #-692]!	; 0xfffffd4c
    2310:	bcc	43db38 <__printf_chk@plt+0x43c3f0>
    2314:	ldmpl	r2!, {r0, r1, r4, r7, ip, sp, pc}
    2318:	msrmi	CPSR_, #54525952	; 0x3400000
    231c:	movtcc	r4, #17528	; 0x4478
    2320:	andsvs	r6, sl, r2, lsl r8
    2324:	andeq	pc, r0, #79	; 0x4f
    2328:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    232c:	cmplt	ip, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    2330:			; <UNDEFINED> instruction: 0x460744fb
    2334:			; <UNDEFINED> instruction: 0xf0003001
    2338:	stmdavs	r3!, {r1, r7, r8, pc}
    233c:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
    2340:	vst2.16	{d22-d23}, [pc :128], r2
    2344:			; <UNDEFINED> instruction: 0xf8494100
    2348:			; <UNDEFINED> instruction: 0xf1a91c20
    234c:	tstls	r5, r4, lsl #2
    2350:	andcc	lr, r7, #1196032	; 0x124000
    2354:	stcne	8, cr15, [r4], #-292	; 0xfffffedc
    2358:	blmi	ff36eac8 <__printf_chk@plt+0xff36d380>
    235c:			; <UNDEFINED> instruction: 0xf10dae09
    2360:			; <UNDEFINED> instruction: 0xac0c0a28
    2364:	cfstrsge	mvf4, [fp, #-492]	; 0xfffffe14
    2368:			; <UNDEFINED> instruction: 0x465646b0
    236c:	bcc	fe43db94 <__printf_chk@plt+0xfe43c44c>
    2370:	andls	pc, ip, sp, asr #17
    2374:	strbmi	r4, [r3], -r2, lsr #12
    2378:	ldrtmi	r4, [r8], -r9, lsr #12
    237c:			; <UNDEFINED> instruction: 0xf7ff9600
    2380:	andcc	lr, r1, sl, ror r9
    2384:	stmdavs	r2!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    2388:	bcs	36484 <__printf_chk@plt+0x34d3c>
    238c:			; <UNDEFINED> instruction: 0xf8ddd1f2
    2390:			; <UNDEFINED> instruction: 0xf50d900c
    2394:	movtcc	r4, #17152	; 0x4300
    2398:	blmi	fefa6fac <__printf_chk@plt+0xfefa5864>
    239c:	andslt	pc, ip, sp, asr #17
    23a0:	mcr	4, 0, r4, cr9, cr11, {3}
    23a4:	blls	d0bec <__printf_chk@plt+0xcf4a4>
    23a8:	mrc	8, 0, r1, cr8, cr8, {4}
    23ac:			; <UNDEFINED> instruction: 0xf5c23a10
    23b0:	mrscs	r5, R9_usr
    23b4:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    23b8:			; <UNDEFINED> instruction: 0xf0002800
    23bc:			; <UNDEFINED> instruction: 0xf85980b2
    23c0:			; <UNDEFINED> instruction: 0xf1a92c18
    23c4:	blls	c383c <__printf_chk@plt+0xc20f4>
    23c8:	ldreq	pc, [r8], #-425	; 0xfffffe57
    23cc:			; <UNDEFINED> instruction: 0xf8494402
    23d0:			; <UNDEFINED> instruction: 0xf8492c18
    23d4:	orrslt	r3, sl, ip, lsl ip
    23d8:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    23dc:			; <UNDEFINED> instruction: 0xf8cdae0a
    23e0:			; <UNDEFINED> instruction: 0x46229010
    23e4:	strtmi	r4, [r9], -r3, asr #12
    23e8:			; <UNDEFINED> instruction: 0x96004638
    23ec:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    23f0:	svclt	0x00183001
    23f4:	andsle	r6, pc, r2, lsr #16
    23f8:	mvnsle	r2, r0, lsl #20
    23fc:			; <UNDEFINED> instruction: 0x9010f8dd
    2400:	ldmne	r8, {r0, r1, r8, r9, fp, ip, pc}
    2404:			; <UNDEFINED> instruction: 0xf7ffe7d1
    2408:	stmdavs	r3, {r2, r3, r4, r5, r8, fp, sp, lr, pc}
    240c:	rsbsle	r2, lr, r4, asr fp
    2410:			; <UNDEFINED> instruction: 0xf0002b07
    2414:	blcs	5a2740 <__printf_chk@plt+0x5a0ff8>
    2418:			; <UNDEFINED> instruction: 0xd1b66822
    241c:	andmi	pc, r0, sp, lsl #10
    2420:	subcc	r6, r4, r9, lsr #16
    2424:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    2428:	ldrdls	pc, [ip], -sp
    242c:	andls	r9, r3, r4, lsl #4
    2430:	svc	0x00daf7fe
    2434:	ldr	r9, [r0, r4, lsl #20]!
    2438:	stmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    243c:	blcs	151c450 <__printf_chk@plt+0x151ad08>
    2440:	blcs	1f6484 <__printf_chk@plt+0x1f4d3c>
    2444:	blcs	5b64a4 <__printf_chk@plt+0x5b4d5c>
    2448:	bicsle	r6, r5, r2, lsr #16
    244c:	vst2.8	{d22-d23}, [pc :128], r9
    2450:	stmdals	r3, {r8, r9, ip, lr}
    2454:			; <UNDEFINED> instruction: 0x9010f8dd
    2458:			; <UNDEFINED> instruction: 0xf7ff9204
    245c:	bls	13c7d4 <__printf_chk@plt+0x13b08c>
    2460:	stmdavs	r2!, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    2464:	bcc	5c518 <__printf_chk@plt+0x5add0>
    2468:	movwcc	r6, #4130	; 0x1022
    246c:	bcs	1a520 <__printf_chk@plt+0x18dd8>
    2470:			; <UNDEFINED> instruction: 0xe7c3d1b7
    2474:	blls	15c544 <__printf_chk@plt+0x15adfc>
    2478:	blmi	3fb88 <__printf_chk@plt+0x3e440>
    247c:	beq	2fd090 <__printf_chk@plt+0x2fb948>
    2480:	stmdble	r3!, {r1, r3, r4, r7, r8, sl, lr}
    2484:	cdp	4, 0, cr9, cr8, cr6, {0}
    2488:	vmov	r5, s19
    248c:			; <UNDEFINED> instruction: 0x469b4a10
    2490:			; <UNDEFINED> instruction: 0x901cf8dd
    2494:	bcs	feb7a4b8 <__printf_chk@plt+0xfeb78d70>
    2498:	strtmi	sp, [r1], -sp, lsr #32
    249c:			; <UNDEFINED> instruction: 0xf7ff2001
    24a0:	ldrbmi	lr, [sl, #2388]	; 0x954
    24a4:			; <UNDEFINED> instruction: 0xf85bd90c
    24a8:	bcs	1fcd0c0 <__printf_chk@plt+0x1fcb978>
    24ac:	blmi	1eb9880 <__printf_chk@plt+0x1eb8138>
    24b0:			; <UNDEFINED> instruction: 0xf8594610
    24b4:	ldmdavs	r9, {r0, r1, ip, sp}
    24b8:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    24bc:	ldmle	r2!, {r1, r3, r4, r6, r7, r8, sl, lr}^
    24c0:	bpl	fe43dd28 <__printf_chk@plt+0xfe43c5e0>
    24c4:	stcls	8, cr6, [r6], {50}	; 0x32
    24c8:	blmi	3fbd8 <__printf_chk@plt+0x3e490>
    24cc:			; <UNDEFINED> instruction: 0x9014f8dd
    24d0:	movwmi	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    24d4:	ldrdne	pc, [r0], -r8
    24d8:	strbmi	r9, [r8], -r6, lsl #4
    24dc:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    24e0:			; <UNDEFINED> instruction: 0xf8c69a06
    24e4:	strbmi	fp, [sl], #-0
    24e8:	andcs	pc, r0, r8, asr #17
    24ec:	bcs	1c57c <__printf_chk@plt+0x1ae34>
    24f0:	svcge	0x0077f47f
    24f4:	blmi	1a3c304 <__printf_chk@plt+0x1a3abbc>
    24f8:			; <UNDEFINED> instruction: 0xf859205c
    24fc:	stmdavs	r9!, {r0, r1, ip, lr}
    2500:	stmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2504:	eorcs	r6, r5, r9, lsr #16
    2508:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    250c:	stmdavs	r2!, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    2510:	bcc	5c5c4 <__printf_chk@plt+0x5ae7c>
    2514:	movwcc	r6, #4130	; 0x1022
    2518:	bcs	1a5cc <__printf_chk@plt+0x18e84>
    251c:	svcge	0x002af47f
    2520:			; <UNDEFINED> instruction: 0x4638e735
    2524:			; <UNDEFINED> instruction: 0xb01cf8dd
    2528:	stmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    252c:	stcpl	8, cr15, [r0], #-356	; 0xfffffe9c
    2530:			; <UNDEFINED> instruction: 0xf5c59c05
    2534:	strtmi	r4, [r5], #-1280	; 0xfffffb00
    2538:	ldmdble	r7, {r0, r2, r5, r7, r9, lr}
    253c:	ldrbtmi	r4, [lr], #-3671	; 0xfffff1a9
    2540:	bcs	feb7a564 <__printf_chk@plt+0xfeb78e1c>
    2544:	ldrtmi	sp, [r1], -r4, lsr #32
    2548:			; <UNDEFINED> instruction: 0xf7ff2001
    254c:	adcmi	lr, r5, #16646144	; 0xfe0000
    2550:			; <UNDEFINED> instruction: 0xf854d90c
    2554:	bcs	1fcd16c <__printf_chk@plt+0x1fcba24>
    2558:	blmi	13f992c <__printf_chk@plt+0x13f81e4>
    255c:			; <UNDEFINED> instruction: 0xf85b4610
    2560:	ldmdavs	r9, {r0, r1, ip, sp}
    2564:	svc	0x00eef7fe
    2568:	ldmle	r2!, {r0, r2, r5, r7, r9, lr}^
    256c:			; <UNDEFINED> instruction: 0xf50d494c
    2570:	bmi	11131f8 <__printf_chk@plt+0x1111ab0>
    2574:	ldrbtmi	r3, [r9], #-836	; 0xfffffcbc
    2578:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    257c:	subsmi	r6, r1, sl, lsl r8
    2580:			; <UNDEFINED> instruction: 0xf50dd17c
    2584:	andslt	r4, r3, r0, lsr #26
    2588:	blhi	13d884 <__printf_chk@plt+0x13c13c>
    258c:	svchi	0x00f0e8bd
    2590:	subscs	r4, ip, r1, asr #22
    2594:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2598:			; <UNDEFINED> instruction: 0xf7fe6839
    259c:	ldmdavs	r9!, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    25a0:			; <UNDEFINED> instruction: 0xf7fe2025
    25a4:			; <UNDEFINED> instruction: 0xe7d2efd0
    25a8:	blls	15c678 <__printf_chk@plt+0x15af30>
    25ac:	bmi	3fcbc <__printf_chk@plt+0x3e574>
    25b0:	stmdbeq	sl, {r0, r1, r8, r9, fp, sp, lr, pc}
    25b4:	stmdble	r1!, {r0, r3, r4, r7, r8, sl, lr}
    25b8:	cdp	4, 0, cr9, cr9, cr4, {0}
    25bc:	vmov	r5, s16
    25c0:			; <UNDEFINED> instruction: 0x469a4a90
    25c4:	bcs	feb7a5e8 <__printf_chk@plt+0xfeb78ea0>
    25c8:	strtmi	sp, [r1], -sp, lsr #32
    25cc:			; <UNDEFINED> instruction: 0xf7ff2001
    25d0:	ldrbmi	lr, [r1, #2236]	; 0x8bc
    25d4:			; <UNDEFINED> instruction: 0xf85ad90c
    25d8:	bcs	1fcd1f0 <__printf_chk@plt+0x1fcbaa8>
    25dc:	blmi	bb99b0 <__printf_chk@plt+0xbb8268>
    25e0:			; <UNDEFINED> instruction: 0xf85b4610
    25e4:	ldmdavs	r9, {r0, r1, ip, sp}
    25e8:	svc	0x00acf7fe
    25ec:	ldmle	r2!, {r0, r4, r6, r7, r8, sl, lr}^
    25f0:	bpl	43de5c <__printf_chk@plt+0x43c714>
    25f4:	stcls	8, cr6, [r4], {50}	; 0x32
    25f8:	bmi	3fd08 <__printf_chk@plt+0x3e5c0>
    25fc:			; <UNDEFINED> instruction: 0x9014f8dd
    2600:	movwmi	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    2604:	ldrdne	pc, [r0], -r8
    2608:	strbmi	r9, [r8], -r4, lsl #4
    260c:	stmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2610:			; <UNDEFINED> instruction: 0xf8c69a04
    2614:	strbmi	sl, [sl], #-0
    2618:	andcs	pc, r0, r8, asr #17
    261c:	bcs	1c6ac <__printf_chk@plt+0x1af64>
    2620:	mcrge	4, 5, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
    2624:	blmi	73c0f8 <__printf_chk@plt+0x73a9b0>
    2628:			; <UNDEFINED> instruction: 0xf85b205c
    262c:	stmdavs	r9!, {r0, r1, ip, lr}
    2630:	svc	0x0088f7fe
    2634:	eorcs	r6, r5, r9, lsr #16
    2638:	svc	0x0084f7fe
    263c:			; <UNDEFINED> instruction: 0xf7ffe7c9
    2640:	stmdavs	r3, {r5, fp, sp, lr, pc}
    2644:	andle	r2, r9, r6, lsl fp
    2648:	ldmdami	r7, {r1, r2, r4, r8, r9, fp, lr}
    264c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2650:			; <UNDEFINED> instruction: 0x461a4478
    2654:			; <UNDEFINED> instruction: 0xf0004619
    2658:	uqsub8	pc, lr, pc	; <UNPREDICTABLE>
    265c:	strtmi	sl, [r9], -ip, lsl #24
    2660:			; <UNDEFINED> instruction: 0xf0004620
    2664:	blmi	401f18 <__printf_chk@plt+0x4007d0>
    2668:			; <UNDEFINED> instruction: 0x46214810
    266c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2670:			; <UNDEFINED> instruction: 0x461a4478
    2674:			; <UNDEFINED> instruction: 0xf0009303
    2678:			; <UNDEFINED> instruction: 0xe777ff9f
    267c:	svc	0x004ef7fe
    2680:	andeq	r5, r1, ip, ror fp
    2684:	andeq	r0, r0, ip, lsr #2
    2688:			; <UNDEFINED> instruction: 0x000043b8
    268c:	andeq	r5, r1, r4, asr fp
    2690:	andeq	r4, r0, ip, lsr #5
    2694:	andeq	r4, r0, r0, ror r2
    2698:	andeq	r0, r0, ip, asr r1
    269c:	ldrdeq	r4, [r0], -r2
    26a0:	andeq	r5, r1, lr, lsl #18
    26a4:	andeq	r0, r0, r8, asr #2
    26a8:	andeq	r4, r0, r0, asr #1
    26ac:	andeq	r4, r0, r0, ror r0
    26b0:	svcmi	0x00f0e92d
    26b4:	bmi	10d3f10 <__printf_chk@plt+0x10d27c8>
    26b8:	blmi	10ee8d4 <__printf_chk@plt+0x10ed18c>
    26bc:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    26c0:	sxtab16mi	r4, r0, sl, ror #8
    26c4:	strbmi	r4, [ip], -lr, lsl #12
    26c8:			; <UNDEFINED> instruction: 0x270058d3
    26cc:	movwls	r6, #14363	; 0x381b
    26d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    26d4:			; <UNDEFINED> instruction: 0xf7fe4640
    26d8:	mcrrne	15, 3, lr, r3, cr12
    26dc:	strcc	sp, [r1, -r4]
    26e0:	bleq	806f8 <__printf_chk@plt+0x7efb0>
    26e4:	mvnsle	r2, r4, lsl #30
    26e8:	ldrdge	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    26ec:	adcmi	r2, r7, #4, 8	; 0x4000000
    26f0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    26f4:			; <UNDEFINED> instruction: 0xf50a44fa
    26f8:	blle	1a0f40 <__printf_chk@plt+0x19f7f8>
    26fc:	ldrdne	pc, [r4], -sl
    2700:	strbmi	r4, [r8], -r2, lsr #12
    2704:	svc	0x00dcf7fe
    2708:			; <UNDEFINED> instruction: 0xf108b180
    270c:			; <UNDEFINED> instruction: 0xf1b80801
    2710:	eorle	r0, r8, r5, lsl #30
    2714:	svcmi	0x000cf85a
    2718:	blle	ffd931bc <__printf_chk@plt+0xffd91a74>
    271c:	ldrdne	pc, [r4], -sl
    2720:	strbmi	r4, [r8], -r2, lsr #12
    2724:	svc	0x00ccf7fe
    2728:	mvnle	r2, r0, lsl #16
    272c:	svclt	0x00d82c00
    2730:	ldcle	6, cr4, [ip, #-16]!
    2734:	andeq	lr, r4, #9216	; 0x2400
    2738:	and	r4, r7, sl, asr #13
    273c:	ldrmi	r6, [r2, #2099]	; 0x833
    2740:	andeq	pc, r1, r1, lsl #2
    2744:			; <UNDEFINED> instruction: 0xf8036070
    2748:	eorsle	fp, r0, r1
    274c:	movwne	lr, #6614	; 0x19d6
    2750:	bllt	807c0 <__printf_chk@plt+0x7f078>
    2754:	blle	ffc531c0 <__printf_chk@plt+0xffc51a78>
    2758:	andls	r4, r1, #48, 12	; 0x3000000
    275c:			; <UNDEFINED> instruction: 0xf994f002
    2760:	bls	5c92c <__printf_chk@plt+0x5b1e4>
    2764:	strcs	lr, [r0], #-2026	; 0xfffff816
    2768:	adcmi	r4, r7, #160, 12	; 0xa000000
    276c:	strbmi	sp, [ip], #-3342	; 0xfffff2f2
    2770:	ldmib	r5, {r0, r1, r2, r3, r6, sl, lr}^
    2774:			; <UNDEFINED> instruction: 0xf8143201
    2778:	addsmi	r6, r3, #1024	; 0x400
    277c:	stmdavs	sl!, {r1, r4, r9, fp, ip, lr, pc}
    2780:			; <UNDEFINED> instruction: 0xf10342a7
    2784:	rsbvs	r0, r9, r1, lsl #2
    2788:	ldrsble	r5, [r2, #70]!	; 0x46
    278c:	blmi	394fd4 <__printf_chk@plt+0x39388c>
    2790:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2794:	blls	dc804 <__printf_chk@plt+0xdb0bc>
    2798:	tstle	r0, sl, asr r0
    279c:	andlt	r4, r5, r0, asr #12
    27a0:	svchi	0x00f0e8bd
    27a4:			; <UNDEFINED> instruction: 0xf0024628
    27a8:	stmdavs	fp!, {r0, r1, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}^
    27ac:	blmi	27c750 <__printf_chk@plt+0x27b008>
    27b0:	ldrbtmi	r2, [fp], #-524	; 0xfffffdf4
    27b4:	stmdacc	r8, {r1, r8, r9, fp, ip, sp, lr, pc}
    27b8:	subhi	pc, r8, #216, 16	; 0xd80000
    27bc:			; <UNDEFINED> instruction: 0xf7fee7d5
    27c0:	svclt	0x0000eeae
    27c4:	andeq	r5, r1, r4, asr #15
    27c8:	andeq	r0, r0, ip, lsr #2
    27cc:	andeq	r5, r1, ip, asr #7
    27d0:	strdeq	r5, [r1], -r4
    27d4:	andeq	r5, r1, lr, lsl #6
    27d8:	svcmi	0x00f0e92d
    27dc:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    27e0:	strmi	r8, [fp], r2, lsl #22
    27e4:	blmi	15dc90c <__printf_chk@plt+0x15db1c4>
    27e8:	addlt	r2, r3, r0, lsl #16
    27ec:	movwls	r4, #5243	; 0x147b
    27f0:	adchi	pc, r2, r0, asr #6
    27f4:			; <UNDEFINED> instruction: 0xf04f6809
    27f8:			; <UNDEFINED> instruction: 0xf04f32ff
    27fc:	strmi	r0, [r8], #-2304	; 0xfffff700
    2800:	stmne	r4, {r0, r4, sl, lr}
    2804:			; <UNDEFINED> instruction: 0xf8114616
    2808:			; <UNDEFINED> instruction: 0xf1a22f01
    280c:	bcs	28283c <__printf_chk@plt+0x2810f4>
    2810:	bcs	372478 <__printf_chk@plt+0x370d30>
    2814:			; <UNDEFINED> instruction: 0xf080fab0
    2818:	subsne	lr, r0, pc, asr #20
    281c:	mvfcse	f5, f7
    2820:	andcs	fp, r0, r4, lsl pc
    2824:	andeq	pc, r1, r0
    2828:			; <UNDEFINED> instruction: 0xf0002800
    282c:	addmi	r8, ip, #136	; 0x88
    2830:			; <UNDEFINED> instruction: 0xf1b9d1e8
    2834:	ldclle	15, cr0, [r9], #-4
    2838:			; <UNDEFINED> instruction: 0xf04f4b43
    283c:	cdpmi	8, 4, cr0, cr3, cr1, {0}
    2840:	ldrbtmi	r4, [lr], #-1147	; 0xfffffb85
    2844:	bcc	43e06c <__printf_chk@plt+0x43c924>
    2848:	strtmi	r2, [r8], -r0, lsl #14
    284c:	mcr	7, 4, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2850:	strmi	r1, [r4], -r3, asr #24
    2854:	blx	17f68b8 <__printf_chk@plt+0x17f5170>
    2858:	ldmiblt	r0, {r7, r9, fp, ip, sp, lr, pc}^
    285c:	tstlt	r1, r1, lsr r8
    2860:	svceq	0x0000f1b8
    2864:	ldmib	fp, {r1, r2, r3, r6, r8, ip, lr, pc}^
    2868:	addmi	r1, r1, #1
    286c:			; <UNDEFINED> instruction: 0xf8dbda44
    2870:	marne	acc0, r2, r8
    2874:	andeq	pc, r4, fp, asr #17
    2878:	ldrbpl	r4, [r7], #-1576	; 0xfffff9d8
    287c:	mcr	7, 3, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2880:	strmi	r1, [r4], -r3, asr #24
    2884:			; <UNDEFINED> instruction: 0xf1b9d1e7
    2888:	eorle	r0, sp, r1, lsl #30
    288c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2890:	ldmib	fp, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    2894:	addmi	r1, r1, #1
    2898:			; <UNDEFINED> instruction: 0xf8dbda2e
    289c:	stccs	0, cr0, [sp], {-0}
    28a0:	stccs	15, cr11, [sl], {24}
    28a4:	movweq	pc, #4353	; 0x1101	; <UNPREDICTABLE>
    28a8:	andcc	pc, r4, fp, asr #17
    28ac:	andge	pc, r1, r0, lsl #16
    28b0:	stfcsd	f5, [sp], {203}	; 0xcb
    28b4:	strtmi	sp, [r8], -r7, ror #3
    28b8:	mcr	7, 2, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    28bc:	svccc	0x00fff1b0
    28c0:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    28c4:			; <UNDEFINED> instruction: 0xf8dbd128
    28c8:	sbclt	r1, r4, #4
    28cc:	ldrdcs	pc, [r8], -fp
    28d0:	ble	95331c <__printf_chk@plt+0x951bd4>
    28d4:	ldrdcs	pc, [r0], -fp
    28d8:	svceq	0x0001f1b9
    28dc:	andeq	pc, r1, r1, lsl #2
    28e0:	andeq	pc, r4, fp, asr #17
    28e4:	bicsle	r5, r1, r4, asr r4
    28e8:	andlt	r4, r3, r8, asr r6
    28ec:	blhi	bdbe8 <__printf_chk@plt+0xbc4a0>
    28f0:	svcmi	0x00f0e8bd
    28f4:	blt	7be904 <__printf_chk@plt+0x7bd1bc>
    28f8:			; <UNDEFINED> instruction: 0xf0024658
    28fc:			; <UNDEFINED> instruction: 0xf8dbf8c5
    2900:	strb	r1, [sl, r4]
    2904:	strtmi	r9, [r0], r1, lsl #22
    2908:	mrc	8, 0, r4, cr8, cr1, {0}
    290c:	ldmdapl	r8, {r4, r9, fp, ip}
    2910:			; <UNDEFINED> instruction: 0xf0026800
    2914:	str	pc, [r6, r5, ror #24]!
    2918:			; <UNDEFINED> instruction: 0xf7fe4629
    291c:			; <UNDEFINED> instruction: 0xe7b2edf4
    2920:			; <UNDEFINED> instruction: 0xf0024658
    2924:			; <UNDEFINED> instruction: 0xf8dbf8b1
    2928:	ldrb	r1, [r3, r4]
    292c:	andlt	r2, r3, r0
    2930:	blhi	bdc2c <__printf_chk@plt+0xbc4e4>
    2934:	svchi	0x00f0e8bd
    2938:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    293c:			; <UNDEFINED> instruction: 0xf109e77c
    2940:	ldrb	r0, [r4, -r1, lsl #18]!
    2944:	muleq	r1, r8, r6
    2948:	andeq	r3, r0, r4, ror #29
    294c:	ldrdeq	r5, [r1], -lr
    2950:	andeq	r0, r0, r4, asr #2
    2954:	stmdavc	r3, {r5, r6, r7, r8, ip, sp, pc}
    2958:	blcs	9eefec <__printf_chk@plt+0x9ed8a4>
    295c:	blcs	bb25c4 <__printf_chk@plt+0xbb0e7c>
    2960:	andcs	fp, r1, #12, 30	; 0x30
    2964:	mrsle	r2, (UNDEF: 47)
    2968:	andcc	r7, r1, r3, asr #16
    296c:	svclt	0x00182b09
    2970:	tstle	r5, r0, lsr #22
    2974:	svccc	0x0001f810
    2978:	svclt	0x00182b20
    297c:	rscsle	r2, r9, r9, lsl #22
    2980:	andle	r2, sp, ip, asr fp
    2984:	ldrbmi	r2, [r0, -r0]!
    2988:	svclt	0x00182b5c
    298c:	andle	r4, r0, r0, lsl r6
    2990:	stmdavc	r0, {r4, r5, r6, r8, r9, sl, lr}^
    2994:	eoreq	pc, r3, r0, lsr #3
    2998:			; <UNDEFINED> instruction: 0xf080fab0
    299c:	ldrbmi	r0, [r0, -r0, asr #18]!
    29a0:	stmdacc	r2!, {r6, fp, ip, sp, lr}
    29a4:	svclt	0x008c2801
    29a8:	andcs	r2, r1, r0
    29ac:	svclt	0x00004770
    29b0:	push	{r3, r6, r8, r9, fp, lr}
    29b4:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    29b8:	ldcne	6, cr4, [r8, #-20]	; 0xffffffec
    29bc:	andvs	r3, r8, r8, ror #6
    29c0:	stmdavc	ip!, {r0, r1, r4, sp, lr}
    29c4:	svclt	0x00182c09
    29c8:	tstle	r5, r0, lsr #24
    29cc:	svcmi	0x0001f815
    29d0:	svclt	0x00182c20
    29d4:	rscsle	r2, r9, r9, lsl #24
    29d8:			; <UNDEFINED> instruction: 0xf8df4f3f
    29dc:	ldrbtmi	r8, [pc], #-256	; 29e4 <__printf_chk@plt+0x129c>
    29e0:	stmdbeq	r4, {r0, r1, r2, r8, ip, sp, lr, pc}
    29e4:			; <UNDEFINED> instruction: 0x376744f8
    29e8:	and	r4, r9, lr, asr #12
    29ec:	mcr	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    29f0:			; <UNDEFINED> instruction: 0xf806b960
    29f4:	adcsmi	r4, lr, #1024	; 0x400
    29f8:	streq	pc, [r1, #-261]	; 0xfffffefb
    29fc:	stmdavc	ip!, {r0, r1, r5, r6, ip, lr, pc}
    2a00:	beq	27d8a0 <__printf_chk@plt+0x27c158>
    2a04:	strbmi	r4, [r0], -r1, lsr #12
    2a08:	mvnle	r2, r0, lsl #24
    2a0c:	andcs	r4, r0, #52, 22	; 0xd000
    2a10:	ldrmi	r4, [sl], #1147	; 0x47b
    2a14:	andcs	pc, r4, sl, lsl #17
    2a18:			; <UNDEFINED> instruction: 0xf1a3782b
    2a1c:	blcs	330c <__printf_chk@plt+0x1bc4>
    2a20:	bcs	72688 <__printf_chk@plt+0x70f40>
    2a24:			; <UNDEFINED> instruction: 0xf815d907
    2a28:			; <UNDEFINED> instruction: 0xf1a33f01
    2a2c:	blcs	331c <__printf_chk@plt+0x1bd4>
    2a30:	bcs	72698 <__printf_chk@plt+0x70f50>
    2a34:	blmi	af8e18 <__printf_chk@plt+0xaf76d0>
    2a38:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    2a3c:	rsbcs	pc, r8, r3, lsl #17
    2a40:	blcs	20af4 <__printf_chk@plt+0x1f3ac>
    2a44:	blcs	ef6b38 <__printf_chk@plt+0xef53f0>
    2a48:	streq	pc, [r1], -r5, lsl #2
    2a4c:	stmdavc	ip!, {r2, r4, r5, ip, lr, pc}^
    2a50:	svclt	0x00182c20
    2a54:	tstle	r5, r9, lsl #24
    2a58:	svcmi	0x0001f816
    2a5c:	svclt	0x00182c20
    2a60:	rscsle	r2, r9, r9, lsl #24
    2a64:			; <UNDEFINED> instruction: 0xf8df4f20
    2a68:	ldrbtmi	r8, [pc], #-132	; 2a70 <__printf_chk@plt+0x1328>
    2a6c:	stmdbeq	r8!, {r0, r1, r2, r8, ip, sp, lr, pc}^
    2a70:			; <UNDEFINED> instruction: 0x37cb44f8
    2a74:	and	r4, r9, sp, asr #12
    2a78:	mrc	7, 2, APSR_nzcv, cr10, cr14, {7}
    2a7c:			; <UNDEFINED> instruction: 0xf805b960
    2a80:	adcsmi	r4, sp, #1024	; 0x400
    2a84:	streq	pc, [r1], -r6, lsl #2
    2a88:	ldmdavc	r4!, {r5, ip, lr, pc}
    2a8c:	beq	27d928 <__printf_chk@plt+0x27c1e0>
    2a90:	strbmi	r4, [r0], -r1, lsr #12
    2a94:	mvnle	r2, r0, lsl #24
    2a98:	andcs	r4, r0, #21504	; 0x5400
    2a9c:	ldrmi	r4, [sl], #1147	; 0x47b
    2aa0:	rsbcs	pc, r8, sl, lsl #17
    2aa4:	cmplt	r3, r3, lsr r8
    2aa8:	and	r1, r2, r2, ror ip
    2aac:	blcc	80afc <__printf_chk@plt+0x7f3b4>
    2ab0:	blcs	eeef64 <__printf_chk@plt+0xeed81c>
    2ab4:	mvnsle	r4, r6, lsl r6
    2ab8:	pop	{r4, r5, r9, sl, lr}
    2abc:			; <UNDEFINED> instruction: 0x260087f0
    2ac0:	pop	{r4, r5, r9, sl, lr}
    2ac4:			; <UNDEFINED> instruction: 0xf04f87f0
    2ac8:	ldr	r0, [pc, r3, ror #20]
    2acc:	beq	18fec10 <__printf_chk@plt+0x18fd4c8>
    2ad0:	svclt	0x0000e7e2
    2ad4:	andeq	r5, r1, sl, ror #12
    2ad8:	andeq	r5, r1, r2, asr #12
    2adc:	muleq	r0, ip, sp
    2ae0:	andeq	r5, r1, r0, lsl r6
    2ae4:	andeq	r5, r1, r6, ror #11
    2ae8:			; <UNDEFINED> instruction: 0x000155b6
    2aec:	andeq	r3, r0, r8, lsl sp
    2af0:	andeq	r5, r1, r4, lsl #11
    2af4:	blmi	d553cc <__printf_chk@plt+0xd53c84>
    2af8:	push	{r1, r3, r4, r5, r6, sl, lr}
    2afc:	strdlt	r4, [r7], r0
    2b00:			; <UNDEFINED> instruction: 0xf04f58d3
    2b04:			; <UNDEFINED> instruction: 0xf8df0b0a
    2b08:	ldmdavs	fp, {r3, r6, r7, ip, pc}
    2b0c:			; <UNDEFINED> instruction: 0xf04f9305
    2b10:			; <UNDEFINED> instruction: 0xf7ff0300
    2b14:	cdpmi	14, 2, cr15, cr15, cr1, {3}
    2b18:	ldrbtmi	r4, [lr], #-1273	; 0xfffffb07
    2b1c:	andls	r4, r1, r5, lsl #12
    2b20:			; <UNDEFINED> instruction: 0xf7ff4628
    2b24:	orrslt	pc, r0, #23, 30	; 0x5c
    2b28:	strtmi	r2, [r8], -sl, lsl #2
    2b2c:	mcr	7, 0, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2b30:	cmnlt	r0, #4, 12	; 0x400000
    2b34:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2b38:	strbmi	r4, [r9], -r8, lsr #12
    2b3c:	andhi	pc, r0, r4, lsl #17
    2b40:	stc	7, cr15, [ip, #-1016]	; 0xfffffc08
    2b44:	stclne	3, cr11, [r7], {64}	; 0x40
    2b48:	ldrtmi	r4, [r8], -r9, asr #12
    2b4c:	stc	7, cr15, [r6, #-1016]	; 0xfffffc08
    2b50:	andlt	pc, r0, r4, lsl #17
    2b54:	movlt	r9, r0
    2b58:	beq	43ef94 <__printf_chk@plt+0x43d84c>
    2b5c:			; <UNDEFINED> instruction: 0xf880ad03
    2b60:	ldrtmi	r8, [r8], -r0
    2b64:	ldrbmi	r4, [r2], -r9, lsr #12
    2b68:			; <UNDEFINED> instruction: 0xff22f7ff
    2b6c:			; <UNDEFINED> instruction: 0x46074631
    2b70:			; <UNDEFINED> instruction: 0xf7fe9803
    2b74:	orrslt	lr, r0, r0, asr #24
    2b78:	mvnsle	r2, r0, lsl #30
    2b7c:			; <UNDEFINED> instruction: 0x232d9a00
    2b80:	stclne	0, cr7, [r5], #-76	; 0xffffffb4
    2b84:			; <UNDEFINED> instruction: 0xf7ff4628
    2b88:	stmdacs	r0, {r0, r2, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    2b8c:	stmdals	r1, {r2, r3, r6, r7, r8, ip, lr, pc}
    2b90:	ldc	7, cr15, [ip], #-1016	; 0xfffffc08
    2b94:	and	r2, r9, r0
    2b98:	andlt	pc, r0, r4, lsl #17
    2b9c:	bls	3cb68 <__printf_chk@plt+0x3b420>
    2ba0:	stmdals	r1, {r0, r2, r3, r5, r8, r9, sp}
    2ba4:			; <UNDEFINED> instruction: 0xf7fe7013
    2ba8:	stmdals	r4, {r1, r4, r5, sl, fp, sp, lr, pc}
    2bac:	blmi	1d53dc <__printf_chk@plt+0x1d3c94>
    2bb0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2bb4:	blls	15cc24 <__printf_chk@plt+0x15b4dc>
    2bb8:	qaddle	r4, sl, r2
    2bbc:	pop	{r0, r1, r2, ip, sp, pc}
    2bc0:			; <UNDEFINED> instruction: 0xf7fe8ff0
    2bc4:	svclt	0x0000ecac
    2bc8:	andeq	r5, r1, ip, lsl #7
    2bcc:	andeq	r0, r0, ip, lsr #2
    2bd0:	andeq	r3, r0, r4, ror ip
    2bd4:	andeq	r3, r0, r6, ror ip
    2bd8:	ldrdeq	r5, [r1], -r4
    2bdc:	blmi	1cd55ac <__printf_chk@plt+0x1cd3e64>
    2be0:	push	{r1, r3, r4, r5, r6, sl, lr}
    2be4:			; <UNDEFINED> instruction: 0xb09f43f0
    2be8:			; <UNDEFINED> instruction: 0x460458d3
    2bec:	ldmdavs	fp, {r4, r5, r6, r8, r9, sl, fp, lr}
    2bf0:			; <UNDEFINED> instruction: 0xf04f931d
    2bf4:			; <UNDEFINED> instruction: 0xf7fe0300
    2bf8:	ldrbtmi	lr, [pc], #-3274	; 2c00 <__printf_chk@plt+0x14b8>
    2bfc:	strtmi	r4, [r0], -r5, lsl #12
    2c00:	ldcl	7, cr15, [r4], #-1016	; 0xfffffc08
    2c04:			; <UNDEFINED> instruction: 0xf7fe4620
    2c08:	bge	bde20 <__printf_chk@plt+0xbc6d8>
    2c0c:	andcs	r4, r3, r1, lsl #12
    2c10:	ldc	7, cr15, [sl], #-1016	; 0xfffffc08
    2c14:			; <UNDEFINED> instruction: 0xf0402800
    2c18:	blmi	19a2eac <__printf_chk@plt+0x19a1764>
    2c1c:	ldrbtmi	r9, [fp], #-3598	; 0xfffff1f2
    2c20:	blcs	1cc94 <__printf_chk@plt+0x1b54c>
    2c24:	ssatmi	sp, #18, sl, asr #2
    2c28:	suble	r2, fp, r0, lsl #28
    2c2c:	ldrtmi	r2, [r0], -r1, lsl #2
    2c30:	stc	7, cr15, [r6], #1016	; 0x3f8
    2c34:	ldrtmi	r4, [r2], -r3, lsr #12
    2c38:	strmi	r2, [r0], r1, lsl #2
    2c3c:	mrrc	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
    2c40:	stmdacs	r0, {r0, r7, r9, sl, lr}
    2c44:			; <UNDEFINED> instruction: 0x4629d07d
    2c48:	andcs	r4, r0, #32, 12	; 0x2000000
    2c4c:	bl	ff940c4c <__printf_chk@plt+0xff93f504>
    2c50:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2c54:			; <UNDEFINED> instruction: 0xf7fed15b
    2c58:			; <UNDEFINED> instruction: 0x4632ec12
    2c5c:	strmi	r4, [r6], -r1, asr #12
    2c60:	stcl	7, cr15, [sl], #1016	; 0x3f8
    2c64:			; <UNDEFINED> instruction: 0xf0402800
    2c68:	blmi	14e2eb8 <__printf_chk@plt+0x14e1770>
    2c6c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2c70:	cmple	sp, r0, lsl #22
    2c74:			; <UNDEFINED> instruction: 0xf7fe4630
    2c78:			; <UNDEFINED> instruction: 0x4630ecda
    2c7c:	ldc	7, cr15, [r2, #-1016]!	; 0xfffffc08
    2c80:	ldrbtmi	r4, [fp], #-2894	; 0xfffff4b2
    2c84:			; <UNDEFINED> instruction: 0x4605681b
    2c88:	teqle	r0, r0, lsl #22
    2c8c:	eorsle	r2, fp, r0, lsl #16
    2c90:	blcs	20d44 <__printf_chk@plt+0x1f5fc>
    2c94:			; <UNDEFINED> instruction: 0x4628d038
    2c98:	ldc	7, cr15, [r0], #1016	; 0x3f8
    2c9c:	andls	r1, r1, #16896	; 0x4200
    2ca0:			; <UNDEFINED> instruction: 0xf7fe4610
    2ca4:	bls	7df44 <__printf_chk@plt+0x7c7fc>
    2ca8:	strmi	r4, [r1], r9, lsr #12
    2cac:	ldc	7, cr15, [sl], {254}	; 0xfe
    2cb0:			; <UNDEFINED> instruction: 0x4630b116
    2cb4:	bl	ffbc0cb4 <__printf_chk@plt+0xffbbf56c>
    2cb8:	svceq	0x0000f1b8
    2cbc:	strbmi	sp, [r0], -r2
    2cc0:	bl	fe940cc0 <__printf_chk@plt+0xfe93f578>
    2cc4:	blmi	e555c4 <__printf_chk@plt+0xe53e7c>
    2cc8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2ccc:	blls	75cd3c <__printf_chk@plt+0x75b5f4>
    2cd0:	qdsuble	r4, sl, r6
    2cd4:	andslt	r4, pc, r8, asr #12
    2cd8:	mvnshi	lr, #12386304	; 0xbd0000
    2cdc:			; <UNDEFINED> instruction: 0x46324b39
    2ce0:	ldmpl	fp!, {r0, r3, r4, r5, r8, fp, lr}^
    2ce4:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    2ce8:	blx	1ebecf8 <__printf_chk@plt+0x1ebd5b0>
    2cec:	blmi	d7cb60 <__printf_chk@plt+0xd7b418>
    2cf0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2cf4:	suble	r2, r4, r0, lsl #26
    2cf8:			; <UNDEFINED> instruction: 0x462a4934
    2cfc:			; <UNDEFINED> instruction: 0xf0024479
    2d00:	stmdavc	fp!, {r0, r1, r2, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    2d04:	bicle	r2, r6, r0, lsl #22
    2d08:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2d0c:	blmi	b7cc54 <__printf_chk@plt+0xb7b50c>
    2d10:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2d14:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2d18:	ldc	7, cr15, [r2], #1016	; 0x3f8
    2d1c:			; <UNDEFINED> instruction: 0xf7fe6800
    2d20:	stmdbmi	fp!, {r1, r2, r3, r7, r8, r9, fp, sp, lr, pc}
    2d24:			; <UNDEFINED> instruction: 0x46024479
    2d28:			; <UNDEFINED> instruction: 0xf0024628
    2d2c:			; <UNDEFINED> instruction: 0xe7c3fa59
    2d30:	strbmi	r4, [sl], -r4, lsr #22
    2d34:	ldmpl	fp!, {r0, r1, r2, r5, r8, fp, lr}^
    2d38:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    2d3c:	blx	143ed4c <__printf_chk@plt+0x143d604>
    2d40:	blmi	83cba8 <__printf_chk@plt+0x83b460>
    2d44:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2d48:	ldc	7, cr15, [sl], {254}	; 0xfe
    2d4c:			; <UNDEFINED> instruction: 0xf7fe6800
    2d50:	stmdbmi	r1!, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    2d54:			; <UNDEFINED> instruction: 0x46024479
    2d58:			; <UNDEFINED> instruction: 0xf0024628
    2d5c:	str	pc, [fp, r1, asr #20]!
    2d60:			; <UNDEFINED> instruction: 0xf04f4b18
    2d64:	ldmpl	fp!, {r8, fp}^
    2d68:			; <UNDEFINED> instruction: 0xf7fe681d
    2d6c:	stmdavs	r0, {r1, r3, r7, sl, fp, sp, lr, pc}
    2d70:	bl	1940d70 <__printf_chk@plt+0x193f628>
    2d74:	ldrbtmi	r4, [r9], #-2329	; 0xfffff6e7
    2d78:	strtmi	r4, [r8], -r2, lsl #12
    2d7c:	blx	c3ed8c <__printf_chk@plt+0xc3d644>
    2d80:	ldmdbmi	r7, {r5, r7, r8, r9, sl, sp, lr, pc}
    2d84:	ldrbtmi	r4, [r9], #-1705	; 0xfffff957
    2d88:	blx	abed98 <__printf_chk@plt+0xabd650>
    2d8c:	blmi	37cbd4 <__printf_chk@plt+0x37b48c>
    2d90:	ldmdbmi	r4, {r1, r9, sl, lr}
    2d94:	ldmpl	fp!, {r0, r3, r5, r7, r9, sl, lr}^
    2d98:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    2d9c:	blx	83edac <__printf_chk@plt+0x83d664>
    2da0:			; <UNDEFINED> instruction: 0xf7fee786
    2da4:	svclt	0x0000ebbc
    2da8:	andeq	r5, r1, r4, lsr #5
    2dac:	andeq	r0, r0, ip, lsr #2
    2db0:	andeq	r5, r1, sl, lsl #5
    2db4:	andeq	r5, r1, r2, lsl #8
    2db8:			; <UNDEFINED> instruction: 0x000153b4
    2dbc:	muleq	r1, lr, r3
    2dc0:			; <UNDEFINED> instruction: 0x000151bc
    2dc4:	andeq	r0, r0, r4, asr #2
    2dc8:	andeq	r3, r0, r0, asr #21
    2dcc:	andeq	r3, r0, r0, lsl fp
    2dd0:	muleq	r0, r8, sl
    2dd4:			; <UNDEFINED> instruction: 0x00003ab8
    2dd8:	andeq	r3, r0, ip, asr sl
    2ddc:	andeq	r3, r0, r2, lsr #20
    2de0:	muleq	r0, r6, sl
    2de4:	andeq	r3, r0, ip, lsr sl
    2de8:	blmi	ffc159ac <__printf_chk@plt+0xffc14264>
    2dec:	svcmi	0x00f0e92d
    2df0:	addslt	r4, r3, sl, ror r4
    2df4:			; <UNDEFINED> instruction: 0xf10d4605
    2df8:	ldmpl	r3, {r3, r8, fp}^
    2dfc:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    2e00:	strbmi	r4, [r8], -fp, ror #31
    2e04:	tstls	r1, #1769472	; 0x1b0000
    2e08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2e0c:	stc2l	0, cr15, [ip, #-4]!
    2e10:	ldrbtmi	r4, [pc], #-1600	; 2e18 <__printf_chk@plt+0x16d0>
    2e14:	stc2l	0, cr15, [r8, #-4]!
    2e18:	bmi	ff9a0ecc <__printf_chk@plt+0xff99f784>
    2e1c:	ldrbtmi	r3, [sl], #-2861	; 0xfffff4d3
    2e20:	stmdavc	fp!, {r3, r8, r9, sl, fp, ip, sp, pc}^
    2e24:	blcs	1ce74 <__printf_chk@plt+0x1b72c>
    2e28:	bcs	36fc4 <__printf_chk@plt+0x3587c>
    2e2c:	stmibmi	r2!, {r0, r1, r3, r4, r5, r6, r8, ip, lr, pc}^
    2e30:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2e34:	ldc	7, cr15, [lr], #-1016	; 0xfffffc08
    2e38:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2e3c:	mrshi	pc, (UNDEF: 73)	; <UNPREDICTABLE>
    2e40:	strbmi	r4, [r9], -r2, asr #12
    2e44:			; <UNDEFINED> instruction: 0xf7ff4630
    2e48:			; <UNDEFINED> instruction: 0xf8dffc33
    2e4c:			; <UNDEFINED> instruction: 0x4604a370
    2e50:			; <UNDEFINED> instruction: 0xf89a44fa
    2e54:	blcs	f18c <__printf_chk@plt+0xda44>
    2e58:	stmdacs	r0, {r0, r1, r4, r6, r8, ip, lr, pc}
    2e5c:	tsthi	pc, r0	; <UNPREDICTABLE>
    2e60:	ldrdlt	pc, [r0], -sl
    2e64:	svceq	0x0000f1bb
    2e68:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    2e6c:	addsvc	pc, r8, sl, lsl #10
    2e70:	rsbcs	r4, r3, #34603008	; 0x2100000
    2e74:	ldc	7, cr15, [r0], {254}	; 0xfe
    2e78:	orrslt	pc, r3, sl, lsl #17
    2e7c:	movtge	pc, #2271	; 0x8df	; <UNPREDICTABLE>
    2e80:			; <UNDEFINED> instruction: 0xf50a44fa
    2e84:			; <UNDEFINED> instruction: 0x46587b98
    2e88:	mcr2	7, 3, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2e8c:	strmi	r7, [r4], -r3, lsl #16
    2e90:			; <UNDEFINED> instruction: 0xf0002b00
    2e94:			; <UNDEFINED> instruction: 0xf8da80bc
    2e98:	blcs	eea0 <__printf_chk@plt+0xd758>
    2e9c:	addshi	pc, r5, r0, asr #32
    2ea0:	ldrbtmi	r4, [fp], #-3016	; 0xfffff438
    2ea4:	ldrsbcc	pc, [r8, #131]!	; 0x83	; <UNPREDICTABLE>
    2ea8:	rsbsle	r2, r2, r0, lsl #22
    2eac:	strtmi	r4, [r0], -r6, asr #19
    2eb0:			; <UNDEFINED> instruction: 0xf7fe4479
    2eb4:	stmdacs	r0, {r5, r7, r9, fp, sp, lr, pc}
    2eb8:	stmibmi	r4, {r1, r2, r3, r4, r5, ip, lr, pc}^
    2ebc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2ec0:	b	fe640ec0 <__printf_chk@plt+0xfe63f778>
    2ec4:			; <UNDEFINED> instruction: 0xf0002800
    2ec8:	stmibmi	r1, {r1, r4, r5, r7, pc}^
    2ecc:			; <UNDEFINED> instruction: 0xf10d4620
    2ed0:	ldrbtmi	r0, [r9], #-2608	; 0xfffff5d0
    2ed4:	b	fe3c0ed4 <__printf_chk@plt+0xfe3bf78c>
    2ed8:	strcc	lr, [r5, #-2525]	; 0xfffff623
    2edc:	andne	lr, r2, #3620864	; 0x374000
    2ee0:	stmdacs	r0, {r8, sl, ip, pc}
    2ee4:			; <UNDEFINED> instruction: 0x4650d17a
    2ee8:	cdp2	0, 4, cr15, cr6, cr1, {0}
    2eec:			; <UNDEFINED> instruction: 0x46304651
    2ef0:			; <UNDEFINED> instruction: 0xf98cf7ff
    2ef4:	bcs	3afb4 <__printf_chk@plt+0x3986c>
    2ef8:	blmi	fedb74e4 <__printf_chk@plt+0xfedb5d9c>
    2efc:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2f00:			; <UNDEFINED> instruction: 0xf8dae79e
    2f04:	blcs	ef0c <__printf_chk@plt+0xd7c4>
    2f08:	addshi	pc, r6, r0, asr #32
    2f0c:	rsbcs	r4, r3, #45568	; 0xb200
    2f10:			; <UNDEFINED> instruction: 0xf104447c
    2f14:			; <UNDEFINED> instruction: 0xf50401cc
    2f18:			; <UNDEFINED> instruction: 0xf7fe7098
    2f1c:	movwcs	lr, #3006	; 0xbbe
    2f20:	orrscc	pc, r3, r4, lsl #17
    2f24:	blmi	feb7cdd4 <__printf_chk@plt+0xfeb7b68c>
    2f28:	stmibmi	sp!, {r1, r3, r5, r9, sl, lr}
    2f2c:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    2f30:			; <UNDEFINED> instruction: 0xf0026818
    2f34:			; <UNDEFINED> instruction: 0xe77af955
    2f38:			; <UNDEFINED> instruction: 0xf10d9906
    2f3c:	blls	145804 <__printf_chk@plt+0x1440bc>
    2f40:	ldrbmi	r9, [r0], -r3, lsl #20
    2f44:	stmdbls	r2, {r8, ip, pc}
    2f48:	cdp2	0, 1, cr15, cr6, cr1, {0}
    2f4c:			; <UNDEFINED> instruction: 0x46304651
    2f50:	mcr2	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2f54:			; <UNDEFINED> instruction: 0xf0014650
    2f58:	blmi	fe7c2424 <__printf_chk@plt+0xfe7c0cdc>
    2f5c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2f60:			; <UNDEFINED> instruction: 0xd00242b3
    2f64:			; <UNDEFINED> instruction: 0xf7fe4630
    2f68:	strcs	lr, [r1], #-2908	; 0xfffff4a4
    2f6c:			; <UNDEFINED> instruction: 0xf0014640
    2f70:	strbmi	pc, [r8], -r5, lsr #26	; <UNPREDICTABLE>
    2f74:	stc2	0, cr15, [r2, #-4]!
    2f78:	blmi	fe3159e8 <__printf_chk@plt+0xfe3142a0>
    2f7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2f80:	blls	45cff0 <__printf_chk@plt+0x45b8a8>
    2f84:			; <UNDEFINED> instruction: 0xf040405a
    2f88:			; <UNDEFINED> instruction: 0x462080f4
    2f8c:	pop	{r0, r1, r4, ip, sp, pc}
    2f90:			; <UNDEFINED> instruction: 0xf10d8ff0
    2f94:			; <UNDEFINED> instruction: 0x46290a30
    2f98:			; <UNDEFINED> instruction: 0xf0014650
    2f9c:	ldmib	sp, {r0, r3, r6, r7, sl, fp, ip, sp, lr, pc}^
    2fa0:	addsmi	r3, r3, #-805306368	; 0xd0000000
    2fa4:	bls	339864 <__printf_chk@plt+0x33811c>
    2fa8:			; <UNDEFINED> instruction: 0x46501c59
    2fac:	tstcs	r0, sp, lsl #2
    2fb0:			; <UNDEFINED> instruction: 0xf00154d1
    2fb4:	stmibmi	ip, {r0, r4, r6, r8, fp, ip, sp, lr, pc}
    2fb8:	bls	30afc4 <__printf_chk@plt+0x30987c>
    2fbc:			; <UNDEFINED> instruction: 0xf7fe4479
    2fc0:	ldrbmi	lr, [r0], -r4, asr #23
    2fc4:	ldc2l	0, cr15, [sl], #4
    2fc8:	blmi	fe13cd90 <__printf_chk@plt+0xfe13b648>
    2fcc:	stmibmi	r7, {r1, r9, sl, lr}
    2fd0:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    2fd4:			; <UNDEFINED> instruction: 0xf0026818
    2fd8:	strb	pc, [r1, -r3, lsl #18]!	; <UNPREDICTABLE>
    2fdc:			; <UNDEFINED> instruction: 0xf0014650
    2fe0:	strtmi	pc, [r2], -fp, asr #27
    2fe4:			; <UNDEFINED> instruction: 0x46304651
    2fe8:			; <UNDEFINED> instruction: 0xf984f7ff
    2fec:	blmi	1efcebc <__printf_chk@plt+0x1efb774>
    2ff0:	ldmpl	fp!, {r0, r1, r2, r3, r4, r5, r6, r8, fp, lr}^
    2ff4:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    2ff8:			; <UNDEFINED> instruction: 0xf8f2f002
    2ffc:	ldmpl	fp!, {r0, r2, r4, r5, r6, r8, r9, fp, lr}^
    3000:			; <UNDEFINED> instruction: 0xe71d681e
    3004:			; <UNDEFINED> instruction: 0xf0014650
    3008:	blls	38250c <__printf_chk@plt+0x380dc4>
    300c:			; <UNDEFINED> instruction: 0xf10de7cb
    3010:			; <UNDEFINED> instruction: 0x46590a30
    3014:			; <UNDEFINED> instruction: 0xf0004650
    3018:	blmi	1dc1564 <__printf_chk@plt+0x1dbfe1c>
    301c:	ldmdami	r6!, {r0, r4, r6, r9, sl, lr}^
    3020:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    3024:			; <UNDEFINED> instruction: 0xf000461a
    3028:	strcs	pc, [r0], #-2759	; 0xfffff539
    302c:			; <UNDEFINED> instruction: 0x4641e79e
    3030:			; <UNDEFINED> instruction: 0xf7fe4630
    3034:			; <UNDEFINED> instruction: 0xe790fe99
    3038:			; <UNDEFINED> instruction: 0xf10a4b68
    303c:	stmdbmi	pc!, {r2, r3, r6, r7, r9}^	; <UNPREDICTABLE>
    3040:	andge	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    3044:			; <UNDEFINED> instruction: 0xf8da4479
    3048:			; <UNDEFINED> instruction: 0xf0020000
    304c:	stccs	8, cr15, [r0], {201}	; 0xc9
    3050:	svcge	0x005cf43f
    3054:	strtmi	r4, [r0], -sl, ror #18
    3058:	biccc	r4, ip, r9, ror r4
    305c:	bl	14105c <__printf_chk@plt+0x13f914>
    3060:			; <UNDEFINED> instruction: 0xf43f2800
    3064:	stmdbmi	r7!, {r0, r1, r4, r6, r8, r9, sl, fp, sp, pc}^
    3068:			; <UNDEFINED> instruction: 0xf8da4622
    306c:	ldrbtmi	r0, [r9], #-0
    3070:			; <UNDEFINED> instruction: 0xf8b6f002
    3074:	blmi	167cda4 <__printf_chk@plt+0x167b65c>
    3078:	ldmpl	fp!, {r0, r1, r5, r6, r8, fp, lr}^
    307c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    3080:			; <UNDEFINED> instruction: 0xf8aef002
    3084:	ldrbtmi	r4, [fp], #-2913	; 0xfffff49f
    3088:	addsvc	pc, r8, r3, lsl #10
    308c:	rsbcs	r4, r3, #34603008	; 0x2100000
    3090:			; <UNDEFINED> instruction: 0xf7fe461c
    3094:	movwcs	lr, #2818	; 0xb02
    3098:	orrscc	pc, r3, r4, lsl #17
    309c:	strbmi	lr, [r1], -lr, ror #13
    30a0:			; <UNDEFINED> instruction: 0xf7ff4630
    30a4:			; <UNDEFINED> instruction: 0xf8dffd27
    30a8:	strmi	sl, [r4], -r8, ror #2
    30ac:			; <UNDEFINED> instruction: 0xf8da44fa
    30b0:	teqlt	r8, #0
    30b4:	svceq	0x0000f1bb
    30b8:	mrcge	4, 6, APSR_nzcv, cr8, cr15, {1}
    30bc:	strmi	r4, [r2], -r7, asr #22
    30c0:	ldmpl	fp!, {r2, r4, r6, r8, fp, lr}^
    30c4:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    30c8:			; <UNDEFINED> instruction: 0xf88af002
    30cc:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
    30d0:	stcge	7, cr14, [r8], {218}	; 0xda
    30d4:	strtmi	r4, [r0], -r9, lsr #12
    30d8:			; <UNDEFINED> instruction: 0xf8f0f000
    30dc:	b	ff4410dc <__printf_chk@plt+0xff43f994>
    30e0:	beq	c3f51c <__printf_chk@plt+0xc3ddd4>
    30e4:			; <UNDEFINED> instruction: 0xf7fe6800
    30e8:	strmi	lr, [r1], -sl, lsr #19
    30ec:			; <UNDEFINED> instruction: 0xf0004650
    30f0:	blmi	104148c <__printf_chk@plt+0x103fd44>
    30f4:	stmdami	r9, {r1, r4, r6, r9, sl, lr}^
    30f8:	ldmpl	fp!, {r0, r5, r9, sl, lr}^
    30fc:			; <UNDEFINED> instruction: 0xf0004478
    3100:			; <UNDEFINED> instruction: 0xe792fa5b
    3104:	svceq	0x0000f1bb
    3108:	blmi	d37128 <__printf_chk@plt+0xd359e0>
    310c:	ldmpl	fp!, {r2, r6, r8, fp, lr}^
    3110:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    3114:			; <UNDEFINED> instruction: 0xf864f002
    3118:			; <UNDEFINED> instruction: 0xf7ff4630
    311c:	pkhtbmi	pc, r2, pc, asr #26	; <UNPREDICTABLE>
    3120:	stfmip	f3, [r0], {112}	; 0x70
    3124:	rsbcs	r4, r3, #1048576	; 0x100000
    3128:			; <UNDEFINED> instruction: 0xf504447c
    312c:			; <UNDEFINED> instruction: 0xf7fe7098
    3130:			; <UNDEFINED> instruction: 0x4650eab4
    3134:			; <UNDEFINED> instruction: 0xf8842300
    3138:			; <UNDEFINED> instruction: 0xf7fe3193
    313c:	ldr	lr, [sp], r8, ror #18
    3140:	ldrbtmi	r4, [fp], #-2873	; 0xfffff4c7
    3144:	stmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}^
    3148:	rsbcs	r4, r3, #56, 24	; 0x3800
    314c:			; <UNDEFINED> instruction: 0xf504447c
    3150:			; <UNDEFINED> instruction: 0xf50471ca
    3154:			; <UNDEFINED> instruction: 0xf7fe7098
    3158:	movwcs	lr, #2720	; 0xaa0
    315c:	orrscc	pc, r3, r4, lsl #17
    3160:	blmi	7bcb98 <__printf_chk@plt+0x7bb450>
    3164:	ldmpl	fp!, {r1, r4, r5, r8, fp, lr}^
    3168:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    316c:			; <UNDEFINED> instruction: 0xf838f002
    3170:			; <UNDEFINED> instruction: 0xf7fee7ea
    3174:			; <UNDEFINED> instruction: 0x4650e9d4
    3178:	stc2	0, cr15, [r0], #-4
    317c:			; <UNDEFINED> instruction: 0xf0014640
    3180:			; <UNDEFINED> instruction: 0x4648fc1d
    3184:	ldc2	0, cr15, [sl], {1}
    3188:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    318c:			; <UNDEFINED> instruction: 0xf0014650
    3190:			; <UNDEFINED> instruction: 0xe7f3fc15
    3194:			; <UNDEFINED> instruction: 0xf0014650
    3198:			; <UNDEFINED> instruction: 0xe7effc11
    319c:	ldrbmi	lr, [r0], -lr, ror #15
    31a0:	stc2	0, cr15, [ip], {1}
    31a4:	strb	lr, [ip, sl, ror #15]!
    31a8:	muleq	r1, r4, r0
    31ac:	andeq	r0, r0, ip, lsr #2
    31b0:	andeq	r5, r1, r2, ror r0
    31b4:	andeq	r5, r1, r2, lsl #4
    31b8:	strdeq	r3, [r0], -lr
    31bc:	ldrdeq	r5, [r1], -r0
    31c0:	andeq	r5, r1, r0, lsr #3
    31c4:	andeq	r5, r1, lr, ror r1
    31c8:	andeq	r3, r0, r4, lsl #22
    31cc:	andeq	r3, r0, r2, lsl #22
    31d0:	strdeq	r3, [r0], -r6
    31d4:	andeq	r0, r0, r8, lsr #2
    31d8:	andeq	r5, r1, r0, lsl r1
    31dc:	andeq	r0, r0, r4, asr #2
    31e0:	andeq	r3, r0, r6, lsl #18
    31e4:	andeq	r4, r1, r8, lsl #30
    31e8:	andeq	r3, r0, ip, ror #19
    31ec:			; <UNDEFINED> instruction: 0x000039be
    31f0:	andeq	r3, r0, r0, ror #16
    31f4:	andeq	r0, r0, r8, asr #2
    31f8:	andeq	r3, r0, r6, lsr r9
    31fc:	andeq	r3, r0, r4, lsr #16
    3200:	andeq	r4, r1, r8, asr #31
    3204:	andeq	r3, r0, r6, lsr r8
    3208:	andeq	r3, r0, ip, asr r8
    320c:	muleq	r1, sl, pc	; <UNPREDICTABLE>
    3210:	andeq	r4, r1, r4, ror pc
    3214:	andeq	r3, r0, ip, ror r8
    3218:	andeq	r4, r1, r2, asr pc
    321c:	andeq	r3, r0, r4, asr #14
    3220:	strdeq	r3, [r0], -r0
    3224:	strdeq	r4, [r1], -r8
    3228:	ldrdeq	r4, [r1], -lr
    322c:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    3230:	andeq	r3, r0, ip, lsr #15
    3234:	cfstrsmi	mvf11, [r7], {16}
    3238:	ldrbtmi	r4, [ip], #-2567	; 0xfffff5f9
    323c:	stmdbmi	r8, {r0, r1, r2, r8, r9, fp, lr}
    3240:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
    3244:	blmi	1413c0 <__printf_chk@plt+0x13fc78>
    3248:			; <UNDEFINED> instruction: 0xf5034479
    324c:	ldmdavs	r2, {r1, r3, r6, r7, r8, r9, ip, sp, lr}
    3250:	svclt	0x00c6f001
    3254:	andeq	r4, r1, sl, asr #24
    3258:	andeq	r0, r0, ip, lsr r1
    325c:	ldrdeq	r4, [r1], -lr
    3260:	andeq	r3, r0, r8, lsl #15
    3264:			; <UNDEFINED> instruction: 0x460bb530
    3268:	addlt	r4, r3, pc, lsl #26
    326c:	strmi	r4, [r4], -pc, lsl #20
    3270:	stmiapl	sl!, {r0, r2, r3, r4, r5, r6, sl, lr}
    3274:	orrslt	r6, sl, r2, lsl r8
    3278:	tstls	r1, sp, lsl #16
    327c:	stmdapl	sp!, {r0, r2, r3, r8, fp, lr}
    3280:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
    3284:			; <UNDEFINED> instruction: 0xffacf001
    3288:	stmdbmi	fp, {r0, r8, r9, fp, ip, pc}
    328c:	stmdavs	r8!, {r1, r5, r9, sl, lr}
    3290:			; <UNDEFINED> instruction: 0xf0014479
    3294:	stmdavs	r8!, {r0, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3298:	b	1c1298 <__printf_chk@plt+0x1bfb50>
    329c:	stmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32a0:	stmiapl	sp!, {r0, r1, r9, fp, lr}
    32a4:	svclt	0x0000e7f1
    32a8:	andeq	r4, r1, r4, lsl ip
    32ac:	andeq	r0, r0, ip, lsr r1
    32b0:	andeq	r0, r0, r4, asr #2
    32b4:	andeq	r3, r0, r8, asr lr
    32b8:	andeq	r3, r0, r0, asr lr
    32bc:	andvs	r2, r3, r1, lsl #6
    32c0:	addvs	fp, r1, r9, lsl #2
    32c4:	stmdbmi	r2, {r4, r5, r6, r8, r9, sl, lr}
    32c8:	addvs	r4, r1, r9, ror r4
    32cc:	svclt	0x00004770
    32d0:	andeq	r3, r0, r4, asr #28
    32d4:	andvs	r2, r2, r0, lsl #4
    32d8:	svclt	0x00004770
    32dc:	addvs	r2, r1, r3, lsl #4
    32e0:	ldrbmi	r6, [r0, -r2]!
    32e4:	addvs	r2, r1, r4, lsl #4
    32e8:	ldrbmi	r6, [r0, -r2]!
    32ec:	andvc	r2, r1, #536870912	; 0x20000000
    32f0:	ldrbmi	r6, [r0, -r2]!
    32f4:	sfm	f2, 4, [r0, #20]
    32f8:	andvs	r0, r2, r2, lsl #22
    32fc:	svclt	0x00004770
    3300:	blx	fec1d308 <__printf_chk@plt+0xfec1bbc0>
    3304:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    3308:	svclt	0x00004770
    330c:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
    3310:			; <UNDEFINED> instruction: 0x4c193b01
    3314:	blcs	11450c <__printf_chk@plt+0x112dc4>
    3318:	ldm	pc, {r0, r2, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    331c:	strne	pc, [lr], -r3
    3320:	andeq	r2, r3, lr, lsl r8
    3324:	ldmib	r0, {r0, r2, r4, r8, sl, fp, lr}^
    3328:	ldmdbmi	r5, {r1, r8, r9, sp}
    332c:	ldrbtmi	r5, [r9], #-2400	; 0xfffff6a0
    3330:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3334:			; <UNDEFINED> instruction: 0xf0016800
    3338:	blmi	43308c <__printf_chk@plt+0x431944>
    333c:	stmiapl	r3!, {r7, fp, sp, lr}^
    3340:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3344:			; <UNDEFINED> instruction: 0xf7fe6819
    3348:	blmi	331ab4 <__printf_chk@plt+0x33036c>
    334c:	stmiapl	r3!, {r9, fp, ip, sp, lr}^
    3350:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3354:			; <UNDEFINED> instruction: 0xf7fe6819
    3358:	stmvs	r0, {r0, r1, r4, r5, r6, r7, fp, ip, sp, pc}
    335c:	cdp2	0, 8, cr15, cr4, cr0, {0}
    3360:	stmiapl	r3!, {r1, r2, r8, r9, fp, lr}^
    3364:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3368:			; <UNDEFINED> instruction: 0xf7fe6819
    336c:	stmvs	r0, {r0, r1, r2, r6, r7, r8, fp, ip, sp, pc}
    3370:	cdp2	0, 11, cr15, cr4, cr0, {0}
    3374:	ldcllt	7, cr14, [r0, #-976]!	; 0xfffffc30
    3378:	andeq	r4, r1, r0, ror fp
    337c:	andeq	r0, r0, r4, asr #2
    3380:	andeq	r3, r0, r6, ror #27
    3384:	svcmi	0x00f0e92d
    3388:	ldcmi	0, cr11, [r5, #-524]!	; 0xfffffdf4
    338c:	movwls	r4, #5636	; 0x1604
    3390:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    3394:			; <UNDEFINED> instruction: 0x4698d05d
    3398:			; <UNDEFINED> instruction: 0xf8134603
    339c:			; <UNDEFINED> instruction: 0xb3200b01
    33a0:	ldrdls	pc, [r0], #143	; 0x8f
    33a4:			; <UNDEFINED> instruction: 0xf8df460e
    33a8:	ldrmi	fp, [r7], -r0, asr #1
    33ac:	ldrsbtge	pc, [ip], pc	; <UNPREDICTABLE>
    33b0:	ldrbtmi	r4, [fp], #1273	; 0x4f9
    33b4:	stmdacs	r5!, {r1, r3, r4, r5, r6, r7, sl, lr}
    33b8:	stmdavc	r3!, {r2, r4, r5, r8, ip, lr, pc}^
    33bc:	blcc	9503cc <__printf_chk@plt+0x94ec84>
    33c0:	stmdale	r9, {r1, r2, r3, r8, r9, fp, sp}
    33c4:			; <UNDEFINED> instruction: 0xf003e8df
    33c8:	stmdaeq	r8, {r0, r1, r2, r5, fp}
    33cc:	stmdaeq	r8, {r3, fp}
    33d0:	stmdaeq	r8, {r3, fp}
    33d4:	andseq	r1, r4, r1, lsr #22
    33d8:	rsbscs	r4, r8, r9, asr #12
    33dc:			; <UNDEFINED> instruction: 0xff42f7ff
    33e0:			; <UNDEFINED> instruction: 0xf8134623
    33e4:	stmdacs	r0, {r0, r8, r9, fp}
    33e8:	andlt	sp, r3, r5, ror #3
    33ec:	svchi	0x00f0e8bd
    33f0:	ldrdcc	pc, [r0], -r8
    33f4:	strbmi	fp, [r0], -fp, ror #3
    33f8:			; <UNDEFINED> instruction: 0xff88f7ff
    33fc:	ldmdavs	fp!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    3400:			; <UNDEFINED> instruction: 0x4638b313
    3404:			; <UNDEFINED> instruction: 0xff82f7ff
    3408:	ldmdavs	r3!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    340c:			; <UNDEFINED> instruction: 0x4630b1b3
    3410:			; <UNDEFINED> instruction: 0xff7cf7ff
    3414:	blmi	5bd3ac <__printf_chk@plt+0x5bbc64>
    3418:	stmiapl	fp!, {r0, r2, r5, sp}^
    341c:			; <UNDEFINED> instruction: 0xf7fe6819
    3420:	ldrb	lr, [sp, lr, asr #17]
    3424:			; <UNDEFINED> instruction: 0x461c4a12
    3428:	ldmdavs	r9, {r0, r1, r3, r5, r7, fp, ip, lr}
    342c:	stm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3430:			; <UNDEFINED> instruction: 0x4659e7d6
    3434:			; <UNDEFINED> instruction: 0xf7ff2074
    3438:	bfi	pc, r5, (invalid: 30:28)	; <UNPREDICTABLE>
    343c:	rsbcs	r4, ip, sp, lsl #18
    3440:			; <UNDEFINED> instruction: 0xf7ff4479
    3444:	strb	pc, [r2, pc, lsl #30]!	; <UNPREDICTABLE>
    3448:	rsbscs	r4, r0, r1, asr r6
    344c:			; <UNDEFINED> instruction: 0xff0af7ff
    3450:	stmdbmi	r9, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    3454:	ldrbtmi	r2, [r9], #-98	; 0xffffff9e
    3458:			; <UNDEFINED> instruction: 0xff04f7ff
    345c:	cdple	8, 15, cr7, cr15, cr3, {1}
    3460:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    3464:	andeq	r3, r0, r8, ror #26
    3468:	andeq	r3, r0, r6, ror #26
    346c:	andeq	r3, r0, r4, ror #26
    3470:	andeq	r0, r0, r4, asr #2
    3474:	ldrdeq	r3, [r0], -r8
    3478:	andeq	r3, r0, r2, asr #25
    347c:	svcmi	0x00f0e92d
    3480:	mcrrmi	0, 8, fp, r4, cr5
    3484:			; <UNDEFINED> instruction: 0xf8df4617
    3488:	bicsmi	ip, r2, #16, 2
    348c:	svceq	0x00d2447c
    3490:	stmdacs	r0, {r1, r2, r3, r4, r9, sl, lr}
    3494:	sadd16mi	fp, r3, r4
    3498:			; <UNDEFINED> instruction: 0xf8542300
    349c:	ldmib	sp, {r2, r3, ip, lr}^
    34a0:	ldmib	sp, {r1, r2, r3, r8, fp, pc}^
    34a4:	strls	sl, [r2, #-2832]	; 0xfffff4f0
    34a8:	bls	94cc4 <__printf_chk@plt+0x9357c>
    34ac:	ldmdavs	r2, {r0, r1, r8, ip, pc}
    34b0:	subsle	r2, r9, r0, lsl #20
    34b4:	movwls	r4, #10297	; 0x2839
    34b8:	stmdapl	r4!, {r0, r3, r4, r5, r8, fp, lr}
    34bc:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
    34c0:	cdp2	0, 8, cr15, cr14, cr1, {0}
    34c4:	orrlt	r9, r3, r2, lsl #22
    34c8:	blcs	b6157c <__printf_chk@plt+0xb5fe34>
    34cc:	stmdavc	fp!, {r0, r1, r8, ip, lr, pc}^
    34d0:			; <UNDEFINED> instruction: 0x4d34b90b
    34d4:	blls	d46d0 <__printf_chk@plt+0xd2f88>
    34d8:	blcs	1d560 <__printf_chk@plt+0x1be18>
    34dc:	ldmdbmi	r2!, {r1, r2, r3, r6, ip, lr, pc}
    34e0:	strls	r4, [r0, -sl, lsr #12]
    34e4:			; <UNDEFINED> instruction: 0xf0014479
    34e8:	stmdavs	r1!, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    34ec:			; <UNDEFINED> instruction: 0xf7fe2020
    34f0:	mvnslt	lr, r6, ror #16
    34f4:			; <UNDEFINED> instruction: 0xd1272e02
    34f8:	andcs	r4, ip, #44, 16	; 0x2c0000
    34fc:	tstcs	r1, r3, lsr #16
    3500:			; <UNDEFINED> instruction: 0xf7fe4478
    3504:	stmdavs	r1!, {r1, r5, r6, fp, sp, lr, pc}
    3508:			; <UNDEFINED> instruction: 0xf7fe2020
    350c:			; <UNDEFINED> instruction: 0x465be858
    3510:			; <UNDEFINED> instruction: 0x46494652
    3514:			; <UNDEFINED> instruction: 0xf7ff4640
    3518:	stmdavs	r1!, {r0, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    351c:			; <UNDEFINED> instruction: 0xf7fe200a
    3520:	stmdavs	r0!, {r1, r2, r3, r6, fp, sp, lr, pc}
    3524:	stmia	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3528:	pop	{r0, r2, ip, sp, pc}
    352c:			; <UNDEFINED> instruction: 0xf0004ff0
    3530:	ldmdami	pc, {r0, r1, r3, r5, r6, r7, fp, ip, sp, pc}	; <UNPREDICTABLE>
    3534:	stmdavs	r3!, {r0, r8, sp}
    3538:	ldrbtmi	r2, [r8], #-520	; 0xfffffdf8
    353c:	stmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3540:	eorcs	r6, r0, r1, lsr #16
    3544:	ldmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3548:			; <UNDEFINED> instruction: 0x4652465b
    354c:	strbmi	r4, [r0], -r9, asr #12
    3550:			; <UNDEFINED> instruction: 0xff18f7ff
    3554:	andcs	r6, sl, r1, lsr #16
    3558:	ldmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    355c:	andlt	r6, r5, r0, lsr #16
    3560:	svcmi	0x00f0e8bd
    3564:	ldmlt	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3568:	blmi	3319bc <__printf_chk@plt+0x330274>
    356c:	strb	r5, [r0, r4, ror #17]
    3570:	stmiapl	r4!, {r1, r3, r8, r9, fp, lr}^
    3574:	blcs	b61628 <__printf_chk@plt+0xb5fee0>
    3578:	str	sp, [r8, sp, lsr #3]!
    357c:	ldrtmi	r4, [fp], -sp, lsl #18
    3580:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    3584:	cdp2	0, 2, cr15, cr12, cr1, {0}
    3588:	eorcs	r6, r0, r1, lsr #16
    358c:	ldmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3590:	svclt	0x0000e7af
    3594:	strdeq	r4, [r1], -r8
    3598:	andeq	r0, r0, ip, lsr r1
    359c:	andeq	r0, r0, r4, asr #2
    35a0:	muleq	r0, r4, ip
    35a4:	andeq	r3, r0, r8, ror #24
    35a8:	andeq	r3, r0, r0, ror ip
    35ac:	andeq	r3, r0, r8, ror #24
    35b0:	andeq	r3, r0, lr, lsr ip
    35b4:	ldrdeq	r3, [r0], -lr
    35b8:			; <UNDEFINED> instruction: 0x4605b5f0
    35bc:	strmi	r4, [lr], -lr, lsl #24
    35c0:	ldrmi	r4, [r7], -lr, lsl #16
    35c4:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    35c8:	ldrsbt	pc, [r8], -pc	; <UNPREDICTABLE>
    35cc:	strtmi	fp, [r2], -r7, lsl #1
    35d0:	ldmdapl	r0, {r2, r3, r4, r7, r9, sl, lr}
    35d4:	ldmdapl	r2, {r0, r8, r9, sp}^
    35d8:	andmi	pc, lr, r4, asr r8	; <UNPREDICTABLE>
    35dc:	andls	r6, r5, #65536	; 0x10000
    35e0:	stmdavs	r2!, {r0, r2, fp, ip, pc}
    35e4:	stmib	sp, {fp, sp, lr}^
    35e8:	stmib	sp, {r1, sl, fp, ip, sp, lr}^
    35ec:			; <UNDEFINED> instruction: 0xf7ff5600
    35f0:	andlt	pc, r7, r5, asr #30
    35f4:	svclt	0x0000bdf0
    35f8:			; <UNDEFINED> instruction: 0x000148be
    35fc:	andeq	r0, r0, r8, asr r1
    3600:	andeq	r0, r0, r0, asr r1
    3604:	andeq	r0, r0, r8, lsr r1
    3608:			; <UNDEFINED> instruction: 0x4605b5f0
    360c:	strmi	r4, [lr], -lr, lsl #24
    3610:	ldrmi	r4, [r7], -lr, lsl #16
    3614:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    3618:	ldrsbt	pc, [r8], -pc	; <UNPREDICTABLE>
    361c:	strtmi	fp, [r2], -r7, lsl #1
    3620:	ldmdapl	r0, {r2, r3, r4, r7, r9, sl, lr}
    3624:	ldmdapl	r2, {r8, r9, sp}^
    3628:	andmi	pc, lr, r4, asr r8	; <UNPREDICTABLE>
    362c:	andls	r6, r5, #65536	; 0x10000
    3630:	stmdavs	r2!, {r0, r2, fp, ip, pc}
    3634:	stmib	sp, {fp, sp, lr}^
    3638:	stmib	sp, {r1, sl, fp, ip, sp, lr}^
    363c:			; <UNDEFINED> instruction: 0xf7ff5600
    3640:	andlt	pc, r7, sp, lsl pc	; <UNPREDICTABLE>
    3644:	svclt	0x0000bdf0
    3648:	andeq	r4, r1, lr, ror #16
    364c:	andeq	r0, r0, r8, asr r1
    3650:	andeq	r0, r0, r0, asr r1
    3654:	andeq	r0, r0, r8, lsr r1
    3658:			; <UNDEFINED> instruction: 0x4605b5f0
    365c:	strmi	r4, [lr], -lr, lsl #24
    3660:	ldrmi	r4, [r7], -lr, lsl #16
    3664:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    3668:	ldrsbt	pc, [r8], -pc	; <UNPREDICTABLE>
    366c:	strtmi	fp, [r2], -r7, lsl #1
    3670:	ldmdapl	r0, {r2, r3, r4, r7, r9, sl, lr}
    3674:	ldmdapl	r2, {r1, r8, r9, sp}^
    3678:	andmi	pc, lr, r4, asr r8	; <UNPREDICTABLE>
    367c:	andls	r6, r5, #65536	; 0x10000
    3680:	stmdavs	r2!, {r0, r2, fp, ip, pc}
    3684:	stmib	sp, {fp, sp, lr}^
    3688:	stmib	sp, {r1, sl, fp, ip, sp, lr}^
    368c:			; <UNDEFINED> instruction: 0xf7ff5600
    3690:	strdlt	pc, [r7], -r5
    3694:	svclt	0x0000bdf0
    3698:	andeq	r4, r1, lr, lsl r8
    369c:	andeq	r0, r0, r8, asr r1
    36a0:	andeq	r0, r0, r0, asr r1
    36a4:	andeq	r0, r0, r8, lsr r1
    36a8:	addlt	fp, r5, r0, lsr r5
    36ac:	strpl	lr, [r8], #-2525	; 0xfffff623
    36b0:	strmi	r9, [sl], -r0, lsl #4
    36b4:	stmib	sp, {r8, sp}^
    36b8:	movwcs	r3, #5377	; 0x1501
    36bc:			; <UNDEFINED> instruction: 0xf7ff9403
    36c0:	ldrdlt	pc, [r5], -sp
    36c4:	svclt	0x0000bd30
    36c8:	addlt	fp, r5, r0, lsr r5
    36cc:	strpl	lr, [r8], #-2525	; 0xfffff623
    36d0:	movwcs	r9, #769	; 0x301
    36d4:	strmi	r9, [sl], -r0, lsl #4
    36d8:	ldrmi	r9, [r9], -r2, lsl #10
    36dc:			; <UNDEFINED> instruction: 0xf7ff9403
    36e0:	andlt	pc, r5, sp, asr #29
    36e4:	svclt	0x0000bd30
    36e8:	addlt	fp, r5, r0, lsr r5
    36ec:	strpl	lr, [r8], #-2525	; 0xfffff623
    36f0:	strmi	r9, [sl], -r0, lsl #4
    36f4:	stmib	sp, {r8, sp}^
    36f8:	movwcs	r3, #9473	; 0x2501
    36fc:			; <UNDEFINED> instruction: 0xf7ff9403
    3700:			; <UNDEFINED> instruction: 0xb005febd
    3704:	svclt	0x0000bd30
    3708:	strlt	r2, [r8, #-3]
    370c:	mrc	7, 4, APSR_nzcv, cr0, cr13, {7}
    3710:	svcmi	0x00f0e92d
    3714:	ldmib	r1, {r0, r1, r3, r7, r9, sl, lr}^
    3718:			; <UNDEFINED> instruction: 0xf8d18608
    371c:	ldrmi	lr, [r0, #0]!
    3720:	ldrbmi	fp, [r6, #-4024]!	; 0xfffff048
    3724:	bl	33624 <__printf_chk@plt+0x31edc>
    3728:	ldrbtmi	r0, [r7], -r6, lsl #25
    372c:	ble	795040 <__printf_chk@plt+0x7938f8>
    3730:	bl	fe98a620 <__printf_chk@plt+0xfe988ed8>
    3734:	strbmi	r0, [sl, #-2307]	; 0xfffff6fd
    3738:	bl	fe9fabc8 <__printf_chk@plt+0xfe9f9480>
    373c:	ldrmi	r0, [r9], #1801	; 0x709
    3740:	addeq	lr, r3, #0, 22
    3744:	stmibeq	r9, {r8, r9, fp, sp, lr, pc}
    3748:	streq	lr, [r7], #2816	; 0xb00
    374c:	ldmdavs	r5, {r0, r5, fp, sp, lr}
    3750:	blne	141860 <__printf_chk@plt+0x140118>
    3754:			; <UNDEFINED> instruction: 0xf8444591
    3758:	mvnsle	r5, r4, lsl #22
    375c:	svclt	0x00d442b7
    3760:	andcs	r2, r1, #0, 4
    3764:	svclt	0x00a842b3
    3768:	bcs	bf70 <__printf_chk@plt+0xa828>
    376c:	bl	febb7ef4 <__printf_chk@plt+0xfebb67ac>
    3770:			; <UNDEFINED> instruction: 0xf8cb0606
    3774:	strbmi	lr, [r6], #-36	; 0xffffffdc
    3778:	eorvs	pc, r0, fp, asr #17
    377c:	svchi	0x00f0e8bd
    3780:	beq	fe390 <__printf_chk@plt+0xfcc48>
    3784:	orreq	lr, r3, #0, 22
    3788:	bl	15118 <__printf_chk@plt+0x139d0>
    378c:	ldmdavs	r4, {r1, r3, r7, r8, fp}
    3790:			; <UNDEFINED> instruction: 0xf843681d
    3794:	ldrmi	r4, [r9, #2820]	; 0xb04
    3798:	blpl	1418a8 <__printf_chk@plt+0x140160>
    379c:			; <UNDEFINED> instruction: 0x4653d1f7
    37a0:	svclt	0x0000e7dc
    37a4:	svcmi	0x00f0e92d
    37a8:			; <UNDEFINED> instruction: 0x4692b091
    37ac:	ldcls	8, cr7, [sp], {18}
    37b0:	movwls	r2, #14906	; 0x3a3a
    37b4:	stmdavs	r5!, {r1, r8, ip, pc}^
    37b8:	movwcs	fp, #3852	; 0xf0c
    37bc:	cfmadd32ne	mvax1, mvfx4, mvfx6, mvfx11
    37c0:			; <UNDEFINED> instruction: 0xf8df9304
    37c4:	ldrbtmi	r3, [fp], #-1920	; 0xfffff880
    37c8:	vcgt.u8	d25, d0, d5
    37cc:	stmdavs	r3!, {r2, r6, r7, pc}
    37d0:	rscvs	r2, r2, r0, lsl #4
    37d4:	cmple	r5, r0, lsl #22
    37d8:	eorvs	r2, r3, r1, lsl #6
    37dc:	andcs	r6, r0, #805306374	; 0x30000006
    37e0:	blls	71c074 <__printf_chk@plt+0x71a92c>
    37e4:	blcs	1bd74 <__printf_chk@plt+0x1a62c>
    37e8:	addshi	pc, r7, r0
    37ec:	mvnvs	r2, r1, lsl #6
    37f0:	mulne	r0, sl, r8
    37f4:			; <UNDEFINED> instruction: 0xf000292d
    37f8:	stmdbcs	fp!, {r0, r1, r2, r5, r7, r8, pc}
    37fc:			; <UNDEFINED> instruction: 0x61a2bf1c
    3800:	tstle	r3, r3, lsr #2
    3804:	beq	7fc34 <__printf_chk@plt+0x7e4ec>
    3808:			; <UNDEFINED> instruction: 0x612361a2
    380c:	bvs	18dd89c <__printf_chk@plt+0x18dc154>
    3810:	bvs	8d4264 <__printf_chk@plt+0x8d2b1c>
    3814:	rsbvs	fp, r2, #200, 30	; 0x320
    3818:	stmibvs	r3!, {r1, r3, r4, r7, r9, lr}
    381c:	eorvs	fp, r2, #184, 30	; 0x2e0
    3820:			; <UNDEFINED> instruction: 0xf0002b01
    3824:	addsmi	r8, r6, #155	; 0x9b
    3828:	addshi	pc, r0, r0
    382c:			; <UNDEFINED> instruction: 0xf8509802
    3830:	stmdavc	fp!, {r1, r5, ip, lr}
    3834:	cmnle	r2, sp, lsr #22
    3838:	blcs	b619ec <__printf_chk@plt+0xb602a4>
    383c:	stmiavc	fp!, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
    3840:	cmple	ip, r0, lsl #22
    3844:	andcc	r6, r1, #143360	; 0x23000
    3848:	eorvs	r6, r2, r1, ror #20
    384c:			; <UNDEFINED> instruction: 0xf000428b
    3850:	addmi	r8, sl, #0, 4
    3854:	strtmi	sp, [r1], -r3
    3858:			; <UNDEFINED> instruction: 0xff5af7ff
    385c:	rsbvs	r6, r6, #143360	; 0x23000
    3860:	rsbs	r6, r5, r6, lsr #32
    3864:	bcs	1dcf4 <__printf_chk@plt+0x1c5ac>
    3868:	stmdbvs	r5!, {r3, r4, r5, r7, ip, lr, pc}^
    386c:	sbcle	r2, sp, r0, lsl #26
    3870:	blcs	21924 <__printf_chk@plt+0x201dc>
    3874:	blls	f7ba4 <__printf_chk@plt+0xf645c>
    3878:	stmdavs	r3!, {r0, r1, r4, r6, r7, r8, ip, sp, pc}
    387c:	movwls	r9, #31234	; 0x7a02
    3880:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    3884:	stmib	sp, {r0, r4, r6, fp, ip, sp, lr}^
    3888:	addseq	r3, fp, r9, lsl #4
    388c:	movwls	r2, #59693	; 0xe92d
    3890:	ldrmi	r9, [r3], -r8, lsl #2
    3894:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
    3898:	cmplt	sl, fp, lsl sl
    389c:	blcs	21b10 <__printf_chk@plt+0x203c8>
    38a0:	rscshi	pc, fp, r0, asr #32
    38a4:			; <UNDEFINED> instruction: 0xf7fd4650
    38a8:	stmdacs	r0, {r2, r6, r8, r9, sl, fp, sp, lr, pc}
    38ac:	rscshi	pc, r5, r0
    38b0:	cmnvs	r7, pc, ror #24
    38b4:	mulhi	r0, r5, r8
    38b8:			; <UNDEFINED> instruction: 0x46414650
    38bc:			; <UNDEFINED> instruction: 0xf7fd46c1
    38c0:	stmdavc	fp!, {r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
    38c4:	rsbsle	r2, fp, r0, lsl #22
    38c8:	svceq	0x003af1b8
    38cc:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    38d0:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
    38d4:	stmdavc	r3, {r1, fp, ip, sp, lr}^
    38d8:	rsbsle	r2, r5, r7, asr sl
    38dc:	tstle	r8, sl, lsr fp
    38e0:	stmdavc	sl!, {r0, r1, r7, fp, ip, sp, lr}^
    38e4:			; <UNDEFINED> instruction: 0xf0002b3a
    38e8:	stmdavs	r3!, {r1, r2, r3, r5, r7, r8, pc}
    38ec:			; <UNDEFINED> instruction: 0xf0002a00
    38f0:	movwcc	r8, #4547	; 0x11c3
    38f4:	eorvs	r6, r3, r7, ror #1
    38f8:	cmnvs	r3, r0, lsl #6
    38fc:	stmdavc	fp!, {r0, r3, sp, lr, pc}
    3900:	suble	r2, sp, sp, lsr #22
    3904:	teqlt	r3, #2670592	; 0x28c000
    3908:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    390c:	rscvs	r3, r5, r1, lsl #4
    3910:	strbmi	r6, [r8], -r2, lsr #32
    3914:	pop	{r0, r4, ip, sp, pc}
    3918:			; <UNDEFINED> instruction: 0xf8df8ff0
    391c:	ldrbtmi	r0, [r8], #-1580	; 0xfffff9d4
    3920:	mrc	7, 7, APSR_nzcv, cr4, cr13, {7}
    3924:			; <UNDEFINED> instruction: 0xf0002800
    3928:	movwcs	r8, #4257	; 0x10a1
    392c:			; <UNDEFINED> instruction: 0xf89a61e3
    3930:	stmdbvs	r5!, {ip, sp}^
    3934:			; <UNDEFINED> instruction: 0xf0002b2d
    3938:	blcs	ae3bec <__printf_chk@plt+0xae24a4>
    393c:	blls	7335b4 <__printf_chk@plt+0x731e6c>
    3940:			; <UNDEFINED> instruction: 0xf00061a3
    3944:	movwcs	r8, #4256	; 0x10a0
    3948:	str	r6, [pc, r3, lsr #2]
    394c:			; <UNDEFINED> instruction: 0x3608e9d4
    3950:	svclt	0x001842b3
    3954:			; <UNDEFINED> instruction: 0xf04f6023
    3958:			; <UNDEFINED> instruction: 0xe7da39ff
    395c:	movwne	lr, #35284	; 0x89d4
    3960:			; <UNDEFINED> instruction: 0xd07e4299
    3964:	mulle	r4, sl, r2
    3968:	strtmi	r9, [r1], -r2, lsl #16
    396c:	mrc2	7, 6, pc, cr0, cr15, {7}
    3970:	addsmi	r6, lr, #2293760	; 0x230000
    3974:	rschi	pc, lr, r0, asr #6
    3978:	bl	aa188 <__printf_chk@plt+0xa8a40>
    397c:	and	r0, r4, r3, lsl #3
    3980:	eorvs	r3, r3, r1, lsl #6
    3984:			; <UNDEFINED> instruction: 0xf00042b3
    3988:			; <UNDEFINED> instruction: 0xf85180e5
    398c:	ldmdavc	r0, {r2, r8, r9, fp, sp}
    3990:	mvnsle	r2, sp, lsr #16
    3994:	bcs	21ae4 <__printf_chk@plt+0x2039c>
    3998:	stmdavs	r2!, {r1, r4, r5, r6, r7, ip, lr, pc}
    399c:	strb	r6, [r2, -r3, ror #4]
    39a0:	blcs	21b54 <__printf_chk@plt+0x2040c>
    39a4:			; <UNDEFINED> instruction: 0xf1a3d0ae
    39a8:	bls	c4664 <__printf_chk@plt+0xc2f1c>
    39ac:			; <UNDEFINED> instruction: 0xf383fab3
    39b0:	bcs	5f24 <__printf_chk@plt+0x47dc>
    39b4:	movwcs	fp, #3848	; 0xf08
    39b8:	ldrmi	r3, [sp], #-769	; 0xfffffcff
    39bc:	ldrb	r6, [sl, -r5, ror #2]
    39c0:	movwcc	r6, #6179	; 0x1823
    39c4:	ldrb	r6, [pc, -r3, lsr #32]!
    39c8:	orrle	r2, r7, fp, lsr fp
    39cc:	stmdavs	r3!, {r1, r3, r5, r6, fp, ip, sp, lr}
    39d0:			; <UNDEFINED> instruction: 0xf0002a00
    39d4:	movwcc	r8, #4502	; 0x1196
    39d8:	eorvs	r6, r3, r7, ror #1
    39dc:	ldmdavc	sp!, {r0, r1, r2, r5, r6, r8, sp, lr}
    39e0:	svclt	0x00182d00
    39e4:			; <UNDEFINED> instruction: 0xf0002d3d
    39e8:			; <UNDEFINED> instruction: 0x463b823e
    39ec:	svcpl	0x0001f813
    39f0:	svclt	0x00182d00
    39f4:	mvnsle	r2, sp, lsr sp
    39f8:	stmdbls	r3, {r1, r2, r8, r9, ip, pc}
    39fc:	blcs	1da30 <__printf_chk@plt+0x1c2e8>
    3a00:	eorshi	pc, r3, #0
    3a04:			; <UNDEFINED> instruction: 0xf04f9a06
    3a08:	ldrls	r0, [sp], #-2048	; 0xfffff800
    3a0c:	blne	ff495438 <__printf_chk@plt+0xff493cf0>
    3a10:	strls	r9, [r8], -r7, lsl #10
    3a14:			; <UNDEFINED> instruction: 0xf8cd461d
    3a18:	strbmi	sl, [r6], -r4, lsr #32
    3a1c:	ldrsbtlt	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
    3a20:			; <UNDEFINED> instruction: 0x46444692
    3a24:	andhi	pc, ip, sp, asr #17
    3a28:	strcs	lr, [r1], -r7
    3a2c:	svcpl	0x0010f859
    3a30:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    3a34:			; <UNDEFINED> instruction: 0xf0002d00
    3a38:			; <UNDEFINED> instruction: 0x4639813a
    3a3c:			; <UNDEFINED> instruction: 0x46284652
    3a40:	ldcl	7, cr15, [r0], #1012	; 0x3f4
    3a44:	strtmi	r4, [r8], -r1, lsl #12
    3a48:	mvnle	r2, r0, lsl #18
    3a4c:	ldcl	7, cr15, [r6, #1012]	; 0x3f4
    3a50:			; <UNDEFINED> instruction: 0xf0004550
    3a54:	stfcsd	f0, [r0], {193}	; 0xc1
    3a58:	strbmi	sp, [ip], -r7, ror #3
    3a5c:	andhi	pc, ip, sp, asr #17
    3a60:	addsmi	lr, sl, #228, 14	; 0x3900000
    3a64:	ldrmi	sp, [r3], -r5, lsl #1
    3a68:	str	r6, [r2, r2, lsr #4]
    3a6c:	stmdbvs	r5!, {r2, r3, r4, r8, r9, fp, ip, pc}^
    3a70:			; <UNDEFINED> instruction: 0xf89a61e3
    3a74:	blcs	b4fa7c <__printf_chk@plt+0xb4e334>
    3a78:	blcs	af7aa8 <__printf_chk@plt+0xaf6360>
    3a7c:	movwcs	fp, #7964	; 0x1f1c
    3a80:			; <UNDEFINED> instruction: 0xf47f61a3
    3a84:	movwcs	sl, #3936	; 0xf60
    3a88:	beq	7feb8 <__printf_chk@plt+0x7e770>
    3a8c:	ldrb	r6, [sl, -r3, lsr #3]
    3a90:			; <UNDEFINED> instruction: 0xf10a2302
    3a94:			; <UNDEFINED> instruction: 0x61a30a01
    3a98:	stmdavc	fp!, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}
    3a9c:	blcs	15548 <__printf_chk@plt+0x13e00>
    3aa0:	blcs	f73708 <__printf_chk@plt+0xf71fc0>
    3aa4:	andle	r9, r5, pc, lsl #6
    3aa8:	svccc	0x0001f819
    3aac:	svclt	0x00182b00
    3ab0:	mvnsle	r2, sp, lsr fp
    3ab4:	ldmdavs	pc, {r0, r1, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    3ab8:			; <UNDEFINED> instruction: 0xf0002f00
    3abc:	bl	fea63d28 <__printf_chk@plt+0xfea625e0>
    3ac0:			; <UNDEFINED> instruction: 0xf04f0205
    3ac4:	ldrmi	r0, [fp], r0, lsl #16
    3ac8:	strls	lr, [fp], -sp, asr #19
    3acc:	mvnscc	pc, #79	; 0x4f
    3ad0:	eorsge	pc, r4, sp, asr #17
    3ad4:			; <UNDEFINED> instruction: 0x4646941d
    3ad8:			; <UNDEFINED> instruction: 0x46444692
    3adc:	and	r9, ip, r6, lsl #6
    3ae0:	stmdblt	r3!, {r0, r1, r3, r4, r8, r9, fp, ip, pc}
    3ae4:			; <UNDEFINED> instruction: 0xf8db6860
    3ae8:	addmi	r1, r8, #4
    3aec:			; <UNDEFINED> instruction: 0x2601d034
    3af0:	svcvc	0x0010f85b
    3af4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    3af8:			; <UNDEFINED> instruction: 0x4652b1b7
    3afc:	ldrtmi	r4, [r8], -r9, lsr #12
    3b00:	ldc	7, cr15, [r0], {253}	; 0xfd
    3b04:	mvnsle	r2, r0, lsl #16
    3b08:			; <UNDEFINED> instruction: 0xf7fd4638
    3b0c:	ldrbmi	lr, [r0, #-3448]	; 0xfffff288
    3b10:	stccs	0, cr13, [r0], {68}	; 0x44
    3b14:	ldrbmi	sp, [ip], -r4, ror #3
    3b18:	svcvc	0x0010f85b
    3b1c:	andshi	pc, r8, sp, asr #17
    3b20:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    3b24:	mvnle	r2, r0, lsl #30
    3b28:			; <UNDEFINED> instruction: 0x46224633
    3b2c:			; <UNDEFINED> instruction: 0x960be9dd
    3b30:	ldrsbtge	pc, [r4], -sp	; <UNPREDICTABLE>
    3b34:	blcs	2abb0 <__printf_chk@plt+0x29468>
    3b38:	addhi	pc, lr, r0, asr #32
    3b3c:	subsle	r2, r7, r0, lsl #20
    3b40:			; <UNDEFINED> instruction: 0x8018f8dd
    3b44:	eor	r4, pc, r7, lsl r6	; <UNPREDICTABLE>
    3b48:			; <UNDEFINED> instruction: 0xf10a6123
    3b4c:	movwcs	r0, #10753	; 0x2a01
    3b50:	ldrb	r6, [fp], -r3, lsr #3
    3b54:			; <UNDEFINED> instruction: 0xe721461a
    3b58:			; <UNDEFINED> instruction: 0xf8db68a0
    3b5c:	addmi	r1, r8, #8
    3b60:	stmiavs	r0!, {r0, r2, r6, r7, r8, ip, lr, pc}^
    3b64:	ldrdne	pc, [ip], -fp
    3b68:	svclt	0x00184288
    3b6c:	ldr	r2, [pc, r1, lsl #12]!
    3b70:	cmnlt	r3, r4, lsl #22
    3b74:	blmi	ffd69b90 <__printf_chk@plt+0xffd68448>
    3b78:	stmibvs	r1!, {r1, r9, fp, ip, pc}^
    3b7c:	ldmdavs	r2, {r0, r1, r6, r7, fp, ip, lr}
    3b80:			; <UNDEFINED> instruction: 0x46436818
    3b84:			; <UNDEFINED> instruction: 0xf0002900
    3b88:	ldmibmi	r1!, {r0, r7, pc}^
    3b8c:			; <UNDEFINED> instruction: 0xf0014479
    3b90:			; <UNDEFINED> instruction: 0xf8c4fb27
    3b94:			; <UNDEFINED> instruction: 0xf04f8008
    3b98:			; <UNDEFINED> instruction: 0xe6ba093f
    3b9c:			; <UNDEFINED> instruction: 0x960be9dd
    3ba0:			; <UNDEFINED> instruction: 0xf8dd465f
    3ba4:	ldcls	0, cr10, [sp], {52}	; 0x34
    3ba8:	ldmdavs	sl!, {r0, r1, r2, r8, r9, fp, ip, pc}^
    3bac:	eorvs	r3, r3, r1, lsl #6
    3bb0:	mulne	r0, r9, r8
    3bb4:	bcs	72260 <__printf_chk@plt+0x70b18>
    3bb8:	strtmi	sp, [r8], -sp, rrx
    3bbc:	ldc	7, cr15, [lr, #-1012]	; 0xfffffc0c
    3bc0:	strtmi	r9, [r8], #-2842	; 0xfffff4e6
    3bc4:	tstlt	fp, r0, ror #2
    3bc8:	andhi	pc, r0, r3, asr #17
    3bcc:			; <UNDEFINED> instruction: 0xf8d768bb
    3bd0:	blcs	27c08 <__printf_chk@plt+0x264c0>
    3bd4:	mrcge	4, 4, APSR_nzcv, cr13, cr15, {1}
    3bd8:	andls	pc, r0, r3, asr #17
    3bdc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3be0:	bcs	3d644 <__printf_chk@plt+0x3befc>
    3be4:	adchi	pc, r6, r0
    3be8:	movweq	pc, #4361	; 0x1109	; <UNPREDICTABLE>
    3bec:	strb	r6, [r4, r3, ror #1]!
    3bf0:	blcs	2a864 <__printf_chk@plt+0x2911c>
    3bf4:	adcshi	pc, pc, r0
    3bf8:	blcs	b6a820 <__printf_chk@plt+0xb690d8>
    3bfc:	tsthi	r5, r0	; <UNPREDICTABLE>
    3c00:	ldrbmi	r9, [r0], -pc, lsl #18
    3c04:	ldc	7, cr15, [r4, #1012]	; 0x3f4
    3c08:			; <UNDEFINED> instruction: 0xf47f2800
    3c0c:	blls	12f558 <__printf_chk@plt+0x12de10>
    3c10:	stmibmi	lr, {r0, r1, r4, r5, r6, r8, ip, sp, pc}^
    3c14:	blls	2a9c30 <__printf_chk@plt+0x2a84e8>
    3c18:	stmdapl	r0, {r1, r9, fp, ip, pc}^
    3c1c:	ldmdavc	fp, {r0, r2, r3, r6, r7, r8, fp, lr}
    3c20:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
    3c24:	stmdavs	r0, {r8, sl, ip, pc}
    3c28:	blx	ff6bfc34 <__printf_chk@plt+0xff6be4ec>
    3c2c:	movwls	r6, #38947	; 0x9823
    3c30:	andcs	r4, r0, #205824	; 0x32400
    3c34:			; <UNDEFINED> instruction: 0xf04f9909
    3c38:	ldrbtmi	r0, [fp], #-2367	; 0xfffff6c1
    3c3c:	smlatbcc	r1, r2, r0, r6
    3c40:	eorvs	r6, r1, r3, ror #2
    3c44:	mvnslt	lr, r5, ror #12
    3c48:	rscvs	r6, r7, r3, lsr #16
    3c4c:	eorvs	r3, r3, r1, lsl #6
    3c50:			; <UNDEFINED> instruction: 0x4613e652
    3c54:	str	r6, [r2], -r2, lsr #4
    3c58:	blcs	2a870 <__printf_chk@plt+0x29128>
    3c5c:			; <UNDEFINED> instruction: 0x4628d15b
    3c60:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    3c64:	stcl	7, cr15, [sl], {253}	; 0xfd
    3c68:	movwcc	r9, #6919	; 0x1b07
    3c6c:	movwcs	r6, #35	; 0x23
    3c70:	strtmi	r6, [r8], #-163	; 0xffffff5d
    3c74:	strb	r6, [ip], -r0, ror #2
    3c78:			; <UNDEFINED> instruction: 0xf000429e
    3c7c:	bls	a3f00 <__printf_chk@plt+0xa27b8>
    3c80:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    3c84:	eorvs	r3, r3, r1, lsl #6
    3c88:	ldrt	r6, [r5], -r2, ror #1
    3c8c:	ldrbtmi	r4, [r9], #-2483	; 0xfffff64d
    3c90:	blx	fe9bfc9c <__printf_chk@plt+0xfe9be554>
    3c94:	adcsmi	lr, r3, #32768000	; 0x1f40000
    3c98:	adchi	pc, r7, r0, lsl #5
    3c9c:	blls	aa4dc <__printf_chk@plt+0xa8d94>
    3ca0:	bls	1d4cf4 <__printf_chk@plt+0x1d35ac>
    3ca4:	andcc	r6, r2, #5963776	; 0x5b0000
    3ca8:	rscvs	r6, r3, r2, lsr #32
    3cac:			; <UNDEFINED> instruction: 0xf8cde785
    3cb0:			; <UNDEFINED> instruction: 0x4633b074
    3cb4:	ldmib	sp, {r0, r1, r5, r7, r9, sl, lr}^
    3cb8:			; <UNDEFINED> instruction: 0xf8dd5607
    3cbc:	ldcls	0, cr10, [sp], {36}	; 0x24
    3cc0:			; <UNDEFINED> instruction: 0xf0402b00
    3cc4:			; <UNDEFINED> instruction: 0xf1bb80a4
    3cc8:			; <UNDEFINED> instruction: 0xf0000f00
    3ccc:			; <UNDEFINED> instruction: 0xf8db80ce
    3cd0:	stccs	0, cr3, [r0, #-16]
    3cd4:	blcs	37e70 <__printf_chk@plt+0x36728>
    3cd8:	sbcshi	pc, r3, r0
    3cdc:	movwcc	r9, #6918	; 0x1b06
    3ce0:	ldrtmi	r6, [r8], -r3, ror #1
    3ce4:	stc	7, cr15, [sl], {253}	; 0xfd
    3ce8:	ldrtmi	r9, [r8], #-2842	; 0xfffff4e6
    3cec:	tstlt	r3, r0, ror #2
    3cf0:	blls	d5560 <__printf_chk@plt+0xd3e18>
    3cf4:	ldmib	fp, {r0, r1, r4, sp, lr}^
    3cf8:	blcs	12108 <__printf_chk@plt+0x109c0>
    3cfc:	svcge	0x006cf47f
    3d00:	addsmi	lr, lr, #7340032	; 0x700000
    3d04:	addshi	pc, r5, r0
    3d08:			; <UNDEFINED> instruction: 0xf8529a02
    3d0c:	movwcc	r7, #4131	; 0x1023
    3d10:	rscvs	r6, r7, r3, lsr #32
    3d14:	stcls	6, cr14, [r5, #-392]	; 0xfffffe78
    3d18:	bls	95f50 <__printf_chk@plt+0x94808>
    3d1c:	stmdapl	r8!, {r4, r7, r8, fp, lr}
    3d20:	ldrbtmi	r9, [r9], #-2826	; 0xfffff4f6
    3d24:	stmdavs	r0, {r1, r4, fp, sp, lr}
    3d28:	blx	16bfd34 <__printf_chk@plt+0x16be5ec>
    3d2c:	stmdbvs	r5!, {r0, r1, r5, fp, sp, lr}^
    3d30:	ldr	r9, [r4, r7, lsl #6]
    3d34:			; <UNDEFINED> instruction: 0xb1a39b04
    3d38:	stmdals	r7, {r1, r9, fp, ip, pc}
    3d3c:	stmdbls	r5, {r0, r1, r7, r8, r9, fp, lr}
    3d40:	eorpl	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    3d44:	stmiapl	r8, {r1, r4, fp, sp, lr}^
    3d48:	ldmdavs	r9!, {r0, r1, r3, r5, r6, fp, ip, sp, lr}
    3d4c:	stmdavs	r0, {r0, r2, r3, r5, r8, r9, fp, sp}
    3d50:	addshi	pc, r0, r0
    3d54:	tstls	r0, fp, lsr #16
    3d58:	ldrbtmi	r4, [r9], #-2434	; 0xfffff67e
    3d5c:	blx	103fd68 <__printf_chk@plt+0x103e620>
    3d60:	strtmi	r6, [r8], -r5, ror #18
    3d64:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    3d68:	mcrr	7, 15, pc, r8, cr13	; <UNPREDICTABLE>
    3d6c:	strdvs	r6, [r3], fp	; <UNPREDICTABLE>
    3d70:	cmnvs	r0, r8, lsr #8
    3d74:	blls	13d4b0 <__printf_chk@plt+0x13bd68>
    3d78:			; <UNDEFINED> instruction: 0xf43f2b00
    3d7c:	blls	22fae8 <__printf_chk@plt+0x22e3a0>
    3d80:			; <UNDEFINED> instruction: 0xf47f2b2d
    3d84:	strtmi	sl, [fp], -r6, asr #30
    3d88:	stcls	8, cr4, [r5, #-448]	; 0xfffffe40
    3d8c:	ldmdbmi	r6!, {r1, r9, fp, ip, pc}^
    3d90:	ldmdavs	r2, {r3, r5, fp, ip, lr}
    3d94:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3d98:	blx	8bfda4 <__printf_chk@plt+0x8be65c>
    3d9c:	movwls	r6, #38947	; 0x9823
    3da0:	blcs	7dac0 <__printf_chk@plt+0x7c378>
    3da4:	stmdavs	r3!, {r0, r2, r3, r4, r7, r8, ip, lr, pc}
    3da8:	vrshr.s64	d4, d19, #64
    3dac:	bls	a4000 <__printf_chk@plt+0xa28b8>
    3db0:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    3db4:	eorvs	r3, r3, r1, lsl #6
    3db8:	ldr	r6, [r2, r2, ror #1]
    3dbc:	blcs	2a9d4 <__printf_chk@plt+0x2928c>
    3dc0:			; <UNDEFINED> instruction: 0xf8c4d145
    3dc4:			; <UNDEFINED> instruction: 0xf89a8008
    3dc8:	blcs	e8fdd0 <__printf_chk@plt+0xe8e688>
    3dcc:			; <UNDEFINED> instruction: 0xf04fbf0c
    3dd0:			; <UNDEFINED> instruction: 0xf04f093a
    3dd4:	str	r0, [pc, #2367]	; 471b <__printf_chk@plt+0x2fd3>
    3dd8:	ldmib	sp, {r2, r3, r4, r6, r9, sl, lr}^
    3ddc:			; <UNDEFINED> instruction: 0xf8dd5607
    3de0:	strbmi	sl, [fp], r4, lsr #32
    3de4:	andhi	pc, ip, sp, asr #17
    3de8:	blls	13dbb4 <__printf_chk@plt+0x13c46c>
    3dec:	cmple	r3, r0, lsl #22
    3df0:			; <UNDEFINED> instruction: 0xf7fd4628
    3df4:	ldmvs	fp!, {r2, sl, fp, sp, lr, pc}^
    3df8:	strtmi	r6, [r8], #-163	; 0xffffff5d
    3dfc:			; <UNDEFINED> instruction: 0xf89a6160
    3e00:	blcs	e8fe08 <__printf_chk@plt+0xe8e6c0>
    3e04:	mcrge	4, 6, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    3e08:	ldmdbeq	sl!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3e0c:	blls	13d418 <__printf_chk@plt+0x13bcd0>
    3e10:	cmple	r0, r0, lsl #22
    3e14:			; <UNDEFINED> instruction: 0xf04f4638
    3e18:			; <UNDEFINED> instruction: 0xf7fd093f
    3e1c:	stmdavs	r3!, {r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    3e20:	eorvs	r3, r3, r1, lsl #6
    3e24:	cmnvs	r0, r8, lsr r4
    3e28:	blls	13d3fc <__printf_chk@plt+0x13bcb4>
    3e2c:			; <UNDEFINED> instruction: 0xd1aa2b00
    3e30:	blls	13da30 <__printf_chk@plt+0x13c2e8>
    3e34:	cmple	fp, r0, lsl #22
    3e38:	andhi	pc, r8, r4, asr #17
    3e3c:	mulcc	r0, sl, r8
    3e40:	svclt	0x000c2b3a
    3e44:	ldmdbeq	sl!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3e48:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    3e4c:	cfstr32ls	mvfx14, [r5, #-388]	; 0xfffffe7c
    3e50:	ldmdami	lr!, {r0, r1, r6, r9, sl, lr}
    3e54:	stmdbmi	r5, {r1, r9, fp, ip, pc}^
    3e58:	ldmdavs	r2, {r3, r5, fp, ip, lr}
    3e5c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3e60:			; <UNDEFINED> instruction: 0xf9bef001
    3e64:	strls	lr, [r6, -sp, lsr #15]
    3e68:	movwcs	lr, #1479	; 0x5c7
    3e6c:	ldmdbeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    3e70:	strb	r6, [lr, #-355]	; 0xfffffe9d
    3e74:	ldmdbmi	lr!, {r0, r1, r3, r9, sl, lr}
    3e78:			; <UNDEFINED> instruction: 0xf0014479
    3e7c:	stmdbvs	r5!, {r0, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    3e80:	blls	13dc44 <__printf_chk@plt+0x13c4fc>
    3e84:	teqle	pc, r0, lsl #22
    3e88:			; <UNDEFINED> instruction: 0xf04f4638
    3e8c:			; <UNDEFINED> instruction: 0xf7fd093f
    3e90:	ldrtmi	lr, [r8], #-2998	; 0xfffff44a
    3e94:	ldr	r6, [ip, #-352]!	; 0xfffffea0
    3e98:	stmdals	r7, {r1, r9, fp, ip, pc}
    3e9c:			; <UNDEFINED> instruction: 0xf852492b
    3ea0:	stmdals	r5, {r5, ip, sp}
    3ea4:	stmdapl	r0, {r1, r4, fp, sp, lr}^
    3ea8:	stmdavs	r0, {r1, r4, r5, r8, fp, lr}
    3eac:			; <UNDEFINED> instruction: 0xf0014479
    3eb0:	stmdbvs	r5!, {r0, r1, r2, r4, r7, r8, fp, ip, sp, lr, pc}^
    3eb4:	blmi	97dd2c <__printf_chk@plt+0x97c5e4>
    3eb8:	stmdavs	r1!, {r0, r2, fp, ip, pc}
    3ebc:	stmiapl	r0, {r1, r8, sl, fp, ip, pc}^
    3ec0:	eorcc	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    3ec4:	stmdavs	sl!, {r2, r3, r5, r8, fp, lr}
    3ec8:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
    3ecc:			; <UNDEFINED> instruction: 0xf988f001
    3ed0:	ldr	r6, [pc, r7, ror #18]
    3ed4:	bllt	aaa6ec <__printf_chk@plt+0xaa8fa4>
    3ed8:	strtmi	r6, [r8], -r5, ror #18
    3edc:	bl	fe3c1ed8 <__printf_chk@plt+0xfe3c0790>
    3ee0:	cmnvs	r0, r8, lsr #8
    3ee4:	mulcc	r0, sl, r8
    3ee8:			; <UNDEFINED> instruction: 0xf47f2b3a
    3eec:			; <UNDEFINED> instruction: 0xe78bae54
    3ef0:	strbmi	r9, [r3], -r5, lsl #26
    3ef4:	bls	95f50 <__printf_chk@plt+0x94808>
    3ef8:	stmdapl	r8!, {r5, r8, fp, lr}
    3efc:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
    3f00:			; <UNDEFINED> instruction: 0xf0016800
    3f04:	ldr	pc, [r7, sp, ror #18]
    3f08:	stmdals	r5, {r4, r8, fp, lr}
    3f0c:			; <UNDEFINED> instruction: 0xf8db9a02
    3f10:	stmdapl	r0, {ip, sp}^
    3f14:	ldmdavs	r2, {r1, r3, r4, r8, fp, lr}
    3f18:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
    3f1c:			; <UNDEFINED> instruction: 0xf960f001
    3f20:	ldr	r6, [r1, r7, ror #18]!
    3f24:			; <UNDEFINED> instruction: 0xf1034909
    3f28:	stmdals	r5, {r7, r8, r9, lr}
    3f2c:	vstrls	d3, [r2, #-4]
    3f30:	ldmdbmi	r4, {r6, fp, ip, lr}
    3f34:			; <UNDEFINED> instruction: 0xf855682a
    3f38:	ldrbtmi	r3, [r9], #-35	; 0xffffffdd
    3f3c:			; <UNDEFINED> instruction: 0xf0016800
    3f40:	strb	pc, [r9, pc, asr #18]	; <UNPREDICTABLE>
    3f44:			; <UNDEFINED> instruction: 0x000146be
    3f48:	andeq	r3, r0, r6, ror #16
    3f4c:	andeq	r0, r0, r4, asr #2
    3f50:	strdeq	r3, [r0], -r0
    3f54:	andeq	r3, r0, sl, lsr r6
    3f58:	andeq	r2, r0, sl, asr #22
    3f5c:	andeq	r3, r0, sl, lsl #12
    3f60:	andeq	r3, r0, r2, ror r4
    3f64:	andeq	r3, r0, sl, lsl #9
    3f68:	andeq	r3, r0, r8, lsr #9
    3f6c:	andeq	r3, r0, r8, asr r4
    3f70:	andeq	r3, r0, ip, lsr r3
    3f74:	andeq	r3, r0, r8, ror #6
    3f78:	andeq	r3, r0, r2, lsl r4
    3f7c:			; <UNDEFINED> instruction: 0x000033b6
    3f80:	andeq	r3, r0, r6, ror #7
    3f84:	ldrdeq	r3, [r0], -sl
    3f88:	mvnsmi	lr, sp, lsr #18
    3f8c:			; <UNDEFINED> instruction: 0xf8dfb084
    3f90:	svcls	0x000a8044
    3f94:	ldrbtmi	r9, [r8], #3339	; 0xd0b
    3f98:			; <UNDEFINED> instruction: 0xf8d84c0f
    3f9c:	ldrbtmi	r6, [ip], #-0
    3fa0:	strls	r9, [r3], #-1792	; 0xfffff900
    3fa4:	svcls	0x000c9501
    3fa8:	ldrdpl	pc, [r4], -r8
    3fac:	stmib	r4, {r1, r8, r9, sl, ip, pc}^
    3fb0:			; <UNDEFINED> instruction: 0xf7ff6500
    3fb4:	bmi	282f98 <__printf_chk@plt+0x281850>
    3fb8:	blmi	25e044 <__printf_chk@plt+0x25c8fc>
    3fbc:	stmiavs	r5!, {r1, r3, r4, r5, r6, sl, lr}
    3fc0:	andne	pc, r0, r8, asr #17
    3fc4:	ldmpl	r3, {r0, r5, r6, r7, fp, sp, lr}^
    3fc8:	andpl	pc, r8, r8, asr #17
    3fcc:	andlt	r6, r4, r9, lsl r0
    3fd0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3fd4:	andeq	r4, r1, lr, rrx
    3fd8:	muleq	r1, r6, r2
    3fdc:	andeq	r3, r1, r8, asr #29
    3fe0:	andeq	r0, r0, r4, lsr r1
    3fe4:	addlt	fp, r4, r0, lsl r5
    3fe8:	strcs	r2, [r1], #-768	; 0xfffffd00
    3fec:	movwcc	lr, #2509	; 0x9cd
    3ff0:			; <UNDEFINED> instruction: 0xf7ff9402
    3ff4:	andlt	pc, r4, r9, asr #31
    3ff8:	svclt	0x0000bd10
    3ffc:	addlt	fp, r5, r0, lsr r5
    4000:	cfstrsls	mvf2, [r8, #-0]
    4004:	strmi	lr, [r1], #-2509	; 0xfffff633
    4008:			; <UNDEFINED> instruction: 0xf7ff9500
    400c:			; <UNDEFINED> instruction: 0xb005ffbd
    4010:	svclt	0x0000bd30
    4014:	addlt	fp, r4, r0, ror r5
    4018:	cfcpysls	mvf2, mvf8
    401c:	strls	r9, [r2], #-3337	; 0xfffff2f7
    4020:	strls	r9, [r3, #-1536]	; 0xfffffa00
    4024:			; <UNDEFINED> instruction: 0xf7ff9401
    4028:			; <UNDEFINED> instruction: 0xb004fbbd
    402c:	svclt	0x0000bd70
    4030:	addlt	fp, r5, r0, lsr r5
    4034:	stceq	0, cr15, [r0], {79}	; 0x4f
    4038:	cfstr32ls	mvfx2, [r8], {1}
    403c:			; <UNDEFINED> instruction: 0x5c01e9cd
    4040:			; <UNDEFINED> instruction: 0xf7ff9400
    4044:	andlt	pc, r5, r1, lsr #31
    4048:	svclt	0x0000bd30
    404c:	addlt	fp, r4, r0, ror r5
    4050:	stcls	6, cr2, [r8], {-0}
    4054:	strls	r9, [r2], -r9, lsl #26
    4058:	strcs	r9, [r1], #-1024	; 0xfffffc00
    405c:	strls	r9, [r1], #-1283	; 0xfffffafd
    4060:	blx	fe842066 <__printf_chk@plt+0xfe84091e>
    4064:	ldcllt	0, cr11, [r0, #-16]!
    4068:	ldrbtlt	r1, [r0], #-3587	; 0xfffff1fd
    406c:			; <UNDEFINED> instruction: 0x4c19da1c
    4070:	strbvs	pc, [r7, #-582]!	; 0xfffffdba	; <UNPREDICTABLE>
    4074:	strbvs	pc, [r6, #-710]!	; 0xfffffd3a	; <UNPREDICTABLE>
    4078:	ldrbtmi	r2, [ip], #-1546	; 0xfffff9f6
    407c:	blx	fe1510d6 <__printf_chk@plt+0xfe14f98e>
    4080:	ldrbne	r2, [sl, r3, lsl #2]
    4084:	bl	ff09590c <__printf_chk@plt+0xff0941c4>
    4088:	blx	184b16 <__printf_chk@plt+0x1833ce>
    408c:			; <UNDEFINED> instruction: 0x46133112
    4090:	eorseq	pc, r0, #1073741872	; 0x40000030
    4094:	stccs	8, cr15, [r1, #-16]
    4098:	mvnsle	r2, r0, lsl #22
    409c:			; <UNDEFINED> instruction: 0x232d3802
    40a0:	stccc	8, cr15, [r1], {4}
    40a4:			; <UNDEFINED> instruction: 0x4770bc70
    40a8:			; <UNDEFINED> instruction: 0xf64c480b
    40ac:			; <UNDEFINED> instruction: 0xf6cc44cd
    40b0:	strcs	r4, [sl, #-1228]	; 0xfffffb34
    40b4:	andscc	r4, r4, r8, ror r4
    40b8:	andne	pc, r3, #164, 22	; 0x29000
    40bc:	blx	14640e <__printf_chk@plt+0x144cc6>
    40c0:			; <UNDEFINED> instruction: 0x46133112
    40c4:	eorseq	pc, r0, #1073741824	; 0x40000000
    40c8:	stccs	8, cr15, [r1, #-0]
    40cc:	mvnsle	r2, r0, lsl #22
    40d0:			; <UNDEFINED> instruction: 0x4770bc70
    40d4:	andeq	r4, r1, r2, ror #3
    40d8:	andeq	r4, r1, r8, lsr #3
    40dc:	ldrbtlt	r4, [r0], #-2316	; 0xfffff6f4
    40e0:			; <UNDEFINED> instruction: 0xf64c4479
    40e4:	smlawtcc	ip, sp, r5, r4
    40e8:	strbmi	pc, [ip, #1740]	; 0x6cc	; <UNPREDICTABLE>
    40ec:	blx	fe94d91e <__printf_chk@plt+0xfe94c1d6>
    40f0:	strmi	r2, [r4], -r0, lsl #6
    40f4:	b	13cf120 <__printf_chk@plt+0x13cd9d8>
    40f8:	blx	18504e <__printf_chk@plt+0x183906>
    40fc:			; <UNDEFINED> instruction: 0x46180213
    4100:	teqeq	r0, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
    4104:	stccc	8, cr15, [r1, #-4]
    4108:			; <UNDEFINED> instruction: 0x4608d8f1
    410c:			; <UNDEFINED> instruction: 0x4770bc70
    4110:	andeq	r4, r1, ip, ror r1
    4114:	blmi	1316a48 <__printf_chk@plt+0x1315300>
    4118:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    411c:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    4120:	ldmdavs	fp, {r1, r3, r6, r9, fp, lr}
    4124:			; <UNDEFINED> instruction: 0xf04f9303
    4128:	stmdavc	r3, {r8, r9}
    412c:	blcs	81531c <__printf_chk@plt+0x813bd4>
    4130:			; <UNDEFINED> instruction: 0xf810d103
    4134:	blcs	813d40 <__printf_chk@plt+0x8125f8>
    4138:	stmdbmi	r5, {r0, r1, r3, r4, r5, r6, r7, ip, lr, pc}^
    413c:	stclpl	8, cr5, [ip], {81}	; 0x51
    4140:	subsle	r2, pc, r0, lsl #24
    4144:	strcs	r7, [r0], #-2051	; 0xfffff7fd
    4148:			; <UNDEFINED> instruction: 0xf1a3250a
    414c:			; <UNDEFINED> instruction: 0xf8100230
    4150:	blx	153d5e <__printf_chk@plt+0x152616>
    4154:	cfstrdpl	mvd2, [sl], {4}
    4158:	mvnsle	r2, r0, lsl #20
    415c:	bicseq	pc, pc, r3
    4160:	svclt	0x00182b0a
    4164:	andle	r2, r2, r0, lsl #18
    4168:			; <UNDEFINED> instruction: 0xf810e061
    416c:	blcs	813d78 <__printf_chk@plt+0x812630>
    4170:			; <UNDEFINED> instruction: 0xf1a3d0fb
    4174:	blx	fec849a4 <__printf_chk@plt+0xfec8325c>
    4178:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    417c:	svclt	0x00082b00
    4180:	bcs	c98c <__printf_chk@plt+0xb244>
    4184:	stmdavc	r1, {r0, r3, r6, r8, ip, lr, pc}
    4188:	ldmdbcs	ip, {r0, r2, r9, sl, lr}^
    418c:	stmdbcs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    4190:	movwcs	fp, #7948	; 0x1f0c
    4194:			; <UNDEFINED> instruction: 0xf0112300
    4198:	svclt	0x00080fdf
    419c:	ldmdblt	r3!, {r0, r8, r9, sp}^
    41a0:	svccs	0x0001f815
    41a4:	svclt	0x00182a5c
    41a8:	svclt	0x000c2a0a
    41ac:	movwcs	r2, #769	; 0x301
    41b0:	svceq	0x00dff012
    41b4:	movwcs	fp, #7944	; 0x1f08
    41b8:	rscsle	r2, r1, r0, lsl #22
    41bc:	strbtmi	r1, [lr], -sl, lsr #20
    41c0:	ldrtmi	r4, [r0], -r1, lsl #12
    41c4:	blx	fe5c01ce <__printf_chk@plt+0xfe5bea86>
    41c8:	blcs	82227c <__printf_chk@plt+0x820b34>
    41cc:			; <UNDEFINED> instruction: 0xf815d103
    41d0:	blcs	813ddc <__printf_chk@plt+0x812694>
    41d4:	blcs	385c8 <__printf_chk@plt+0x36e80>
    41d8:	blcs	2b3e40 <__printf_chk@plt+0x2b26f8>
    41dc:	ldmib	sp, {r0, r3, r5, r8, ip, lr, pc}^
    41e0:	addsmi	r3, r3, #268435456	; 0x10000000
    41e4:	bls	3aa64 <__printf_chk@plt+0x3931c>
    41e8:	tstls	r1, r9, asr ip
    41ec:	ldrbpl	r2, [r1], #256	; 0x100
    41f0:			; <UNDEFINED> instruction: 0xf0009800
    41f4:	strtmi	pc, [r0], -r7, asr #28
    41f8:	cdp2	0, 5, cr15, cr10, cr0, {0}
    41fc:	ldrtmi	r2, [r0], -r1, lsl #8
    4200:	blx	ff74020a <__printf_chk@plt+0xff73eac2>
    4204:	blmi	416a58 <__printf_chk@plt+0x415310>
    4208:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    420c:	blls	de27c <__printf_chk@plt+0xdcb34>
    4210:	tstle	r0, sl, asr r0
    4214:	andlt	r4, r4, r0, lsr #12
    4218:			; <UNDEFINED> instruction: 0x4620bd70
    421c:			; <UNDEFINED> instruction: 0xf0002401
    4220:	strb	pc, [pc, r7, asr #28]!	; <UNPREDICTABLE>
    4224:			; <UNDEFINED> instruction: 0xf0004630
    4228:	blls	832ec <__printf_chk@plt+0x81ba4>
    422c:			; <UNDEFINED> instruction: 0x4614e7db
    4230:	strcs	lr, [r0], #-2024	; 0xfffff818
    4234:			; <UNDEFINED> instruction: 0xf7fde7e3
    4238:			; <UNDEFINED> instruction: 0x4630e972
    423c:	blx	fefc0246 <__printf_chk@plt+0xfefbeafe>
    4240:	ldmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4244:	andeq	r3, r1, ip, ror #26
    4248:	andeq	r0, r0, ip, lsr #2
    424c:	andeq	r3, r1, r8, asr sp
    4250:	andeq	r0, r0, ip, asr #2
    4254:	andeq	r3, r1, ip, ror ip
    4258:	svclt	0x00004770
    425c:	svcmi	0x00f0e92d
    4260:	stc	0, cr2, [sp, #-56]!	; 0xffffffc8
    4264:	bmi	fe8a6e74 <__printf_chk@plt+0xfe8a572c>
    4268:	ldrbtmi	r4, [sl], #-2978	; 0xfffff45e
    426c:	ldmpl	r3, {r0, r1, r2, r3, r4, r7, ip, sp, pc}^
    4270:	tstls	sp, #1769472	; 0x1b0000
    4274:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4278:	ldm	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    427c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4280:	blmi	fe77835c <__printf_chk@plt+0xfe776c14>
    4284:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    4288:	eorsle	r2, r3, r0, lsl #24
    428c:	stmdblt	r6!, {r1, r2, r5, fp, ip, sp, lr}^
    4290:			; <UNDEFINED> instruction: 0x4620e01a
    4294:	ldmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4298:	stmdane	r6!, {r0, ip, sp}
    429c:			; <UNDEFINED> instruction: 0xf7fd4630
    42a0:	andcc	lr, r1, lr, lsr #19
    42a4:	ldcpl	8, cr1, [r6], #-208	; 0xffffff30
    42a8:			; <UNDEFINED> instruction: 0x4621b176
    42ac:			; <UNDEFINED> instruction: 0xf7fd4628
    42b0:	ldrdlt	lr, [r0, -ip]!
    42b4:	mvnle	r2, sl, lsr #28
    42b8:	blcs	2244c <__printf_chk@plt+0x20d04>
    42bc:	strtmi	sp, [r0], -r9, ror #3
    42c0:	ldmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    42c4:	stmdane	r5!, {r0, ip, sp}
    42c8:	stmdblt	fp, {r0, r1, r3, r5, fp, ip, sp, lr}
    42cc:	ldrbtmi	r4, [sp], #-3467	; 0xfffff275
    42d0:	blmi	fe216d04 <__printf_chk@plt+0xfe2155bc>
    42d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    42d8:	blls	75e348 <__printf_chk@plt+0x75cc00>
    42dc:			; <UNDEFINED> instruction: 0xf040405a
    42e0:			; <UNDEFINED> instruction: 0x462880f8
    42e4:	ldc	0, cr11, [sp], #124	; 0x7c
    42e8:	pop	{r1, r8, r9, fp, pc}
    42ec:	stcmi	15, cr8, [r5, #960]	; 0x3c0
    42f0:			; <UNDEFINED> instruction: 0xe7c6447d
    42f4:	ldrbtmi	r4, [r8], #-2180	; 0xfffff77c
    42f8:	b	2422f4 <__printf_chk@plt+0x240bac>
    42fc:	smlabblt	r8, r0, r6, r4
    4300:	stmdblt	r3!, {r0, r1, fp, ip, sp, lr}
    4304:	ldrbtmi	r4, [r8], #-2177	; 0xfffff77f
    4308:	blx	1bc0310 <__printf_chk@plt+0x1bbebc8>
    430c:	strbmi	r4, [r0], -r0, lsl #13
    4310:	ldmdb	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4314:	orrslt	r4, r8, #6291456	; 0x600000
    4318:	movweq	lr, #2824	; 0xb08
    431c:	stccc	8, cr15, [r1], {19}
    4320:	eorle	r2, sp, pc, lsr #22
    4324:			; <UNDEFINED> instruction: 0xf106300f
    4328:			; <UNDEFINED> instruction: 0xf7fd0901
    432c:	strmi	lr, [r7], -r2, ror #18
    4330:			; <UNDEFINED> instruction: 0xf0002800
    4334:	ldrtmi	r8, [r2], -r5, asr #1
    4338:			; <UNDEFINED> instruction: 0xf7fd4641
    433c:			; <UNDEFINED> instruction: 0x232fe954
    4340:			; <UNDEFINED> instruction: 0x464e55bb
    4344:	bl	1d7114 <__printf_chk@plt+0x1d59cc>
    4348:	ldrbtmi	r0, [fp], #-3078	; 0xfffff3fa
    434c:	ldmdahi	fp, {r0, r1, r2, r8, r9, fp, lr, pc}
    4350:			; <UNDEFINED> instruction: 0x463851b8
    4354:	andne	pc, r4, ip, asr #17
    4358:	tstmi	r0, pc, asr #8	; <UNPREDICTABLE>
    435c:	andcc	pc, ip, ip, lsr #17
    4360:	andcs	pc, r8, ip, asr #17
    4364:	ldm	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4368:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    436c:			; <UNDEFINED> instruction: 0x4c69da15
    4370:			; <UNDEFINED> instruction: 0x4638447c
    4374:	stmda	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4378:	ldrbtmi	r4, [fp], #-2919	; 0xfffff499
    437c:	usada8	r5, ip, r0, r6
    4380:	andeq	pc, lr, r6, lsl #2
    4384:	ldmdb	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4388:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    438c:	addshi	pc, r8, r0
    4390:	ldrtmi	r4, [r2], -r1, asr #12
    4394:	stmdb	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4398:	stmdbmi	r0!, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    439c:			; <UNDEFINED> instruction: 0xf7fd4479
    43a0:			; <UNDEFINED> instruction: 0x4606e830
    43a4:			; <UNDEFINED> instruction: 0xf0002800
    43a8:	blmi	17645e8 <__printf_chk@plt+0x1762ea0>
    43ac:	bpl	fe43fbd4 <__printf_chk@plt+0xfe43e48c>
    43b0:	mcr	4, 0, r4, cr8, cr11, {3}
    43b4:	movwcs	r3, #2576	; 0xa10
    43b8:	strcc	lr, [r0, -sp, asr #19]
    43bc:	andcc	lr, r1, #3506176	; 0x358000
    43c0:	svclt	0x003e4293
    43c4:	rsbsvs	r1, r2, sl, asr ip
    43c8:	rsbsle	r7, r3, #24, 16	; 0x180000
    43cc:	movweq	pc, #37280	; 0x91a0	; <UNPREDICTABLE>
    43d0:	svclt	0x00182820
    43d4:	ldmible	r1!, {r0, r8, r9, fp, sp}^
    43d8:	eorsle	r2, fp, r3, lsr #16
    43dc:	beq	1040818 <__printf_chk@plt+0x103f0d0>
    43e0:	bleq	34081c <__printf_chk@plt+0x33f0d4>
    43e4:			; <UNDEFINED> instruction: 0xf7fd4631
    43e8:	cdp	8, 1, cr14, cr8, cr14, {4}
    43ec:			; <UNDEFINED> instruction: 0x46531a10
    43f0:			; <UNDEFINED> instruction: 0x4630465a
    43f4:	ldmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    43f8:	ldcle	8, cr2, [ip, #-4]!
    43fc:			; <UNDEFINED> instruction: 0xf7fd4658
    4400:			; <UNDEFINED> instruction: 0x4607e8fe
    4404:			; <UNDEFINED> instruction: 0xf7fd4650
    4408:	blls	3e7f8 <__printf_chk@plt+0x3d0b0>
    440c:	blcs	15c28 <__printf_chk@plt+0x144e0>
    4410:	bl	1f8910 <__printf_chk@plt+0x1f71c8>
    4414:			; <UNDEFINED> instruction: 0xf1080800
    4418:	cps	#3
    441c:	movwls	r0, #770	; 0x302
    4420:	stmia	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4424:			; <UNDEFINED> instruction: 0xf1b94681
    4428:	subsle	r0, r4, r0, lsl #30
    442c:			; <UNDEFINED> instruction: 0x1c7a9b00
    4430:			; <UNDEFINED> instruction: 0x464c4659
    4434:	stmdaeq	r5, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
    4438:	andeq	lr, r7, r8, lsr #23
    443c:	strbmi	r3, [r8], #-2050	; 0xfffff7fe
    4440:	ldm	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4444:	rscscc	pc, pc, r8, lsl #2
    4448:	cfstrdne	mvd4, [sl], #-288	; 0xfffffee0
    444c:			; <UNDEFINED> instruction: 0xf7fd4651
    4450:	ldr	lr, [r3, sl, asr #17]!
    4454:	andcc	lr, r1, #3506176	; 0x358000
    4458:	eorle	r4, r4, #805306377	; 0x30000009
    445c:	rsbsvs	r1, r2, sl, asr ip
    4460:	movwcs	r7, #6168	; 0x1818
    4464:	svclt	0x000c280a
    4468:			; <UNDEFINED> instruction: 0xf0032300
    446c:	blcs	5078 <__printf_chk@plt+0x3930>
    4470:	strdcc	sp, [r1], -r0
    4474:	ldrtmi	sp, [r0], -r2, lsr #3
    4478:			; <UNDEFINED> instruction: 0xf7fd9f01
    447c:	bls	3e7cc <__printf_chk@plt+0x3d084>
    4480:	bpl	fe43fce8 <__printf_chk@plt+0xfe43e5a0>
    4484:			; <UNDEFINED> instruction: 0xf43f2a00
    4488:	movwcs	sl, #3954	; 0xf72
    448c:	ldrb	r5, [r0, -r3, lsr #9]!
    4490:	ldmdane	r9!, {r8, r9, fp, ip, pc}
    4494:	strmi	r4, [fp], #-1568	; 0xfffff9e0
    4498:	movwcc	r1, #11481	; 0x2cd9
    449c:			; <UNDEFINED> instruction: 0xf7fd9300
    44a0:	pkhbtmi	lr, r1, r4, lsl #16
    44a4:			; <UNDEFINED> instruction: 0x4630e7bf
    44a8:	ldm	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    44ac:	svclt	0x00181c43
    44b0:	ldrb	r2, [r7, r1, lsl #6]
    44b4:			; <UNDEFINED> instruction: 0xf7fd4630
    44b8:	mcrrne	8, 13, lr, r3, cr2
    44bc:	ldrb	sp, [sl, r6, lsl #3]
    44c0:	ldrbtmi	r4, [ip], #-3096	; 0xfffff3e8
    44c4:	ldcmi	7, cr14, [r8], {88}	; 0x58
    44c8:	ldrbtmi	r4, [ip], #-1600	; 0xfffff9c0
    44cc:	svc	0x00e8f7fc
    44d0:			; <UNDEFINED> instruction: 0xf7fde74f
    44d4:	strtmi	lr, [r0], -r4, lsr #16
    44d8:	svcls	0x00014c14
    44dc:	svc	0x0096f7fc
    44e0:	mrc	6, 0, r4, cr8, cr0, {1}
    44e4:	ldrbtmi	r5, [ip], #-2704	; 0xfffff570
    44e8:	ldm	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    44ec:	svclt	0x0000e741
    44f0:	andeq	r3, r1, sl, lsl ip
    44f4:	andeq	r0, r0, ip, lsr #2
    44f8:	andeq	r4, r1, r0, lsl r0
    44fc:	andeq	r3, r0, r2, rrx
    4500:			; <UNDEFINED> instruction: 0x00013bb0
    4504:	muleq	r0, r4, r4
    4508:	andeq	r3, r0, r2, asr #32
    450c:	andeq	r3, r0, r2, asr #32
    4510:	andeq	r3, r0, sl
    4514:	andeq	r2, r0, r4, lsl r4
    4518:	andeq	r3, r1, sl, lsl pc
    451c:	muleq	r0, r4, r4
    4520:			; <UNDEFINED> instruction: 0x00002fb4
    4524:	andeq	r2, r0, r2, asr #5
    4528:			; <UNDEFINED> instruction: 0x000022ba
    452c:	muleq	r0, lr, r2
    4530:			; <UNDEFINED> instruction: 0x4604b510
    4534:			; <UNDEFINED> instruction: 0x212fb138
    4538:	stmia	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    453c:	tstlt	r8, r3, lsl #12
    4540:	andcs	r4, r0, #32, 12	; 0x2000000
    4544:	ldclt	0, cr7, [r0, #-104]	; 0xffffff98
    4548:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    454c:	svclt	0x0000bd10
    4550:	andeq	r2, r0, r6, asr #28
    4554:	svcmi	0x00f8e92d
    4558:	subsle	r2, r1, r0, lsl #16
    455c:	strmi	r7, [r0], r3, lsl #16
    4560:	suble	r2, sp, r0, lsl #22
    4564:	tstcs	r0, lr, lsl #12
    4568:	svc	0x00e4f7fc
    456c:	suble	r2, fp, r0, lsl #16
    4570:			; <UNDEFINED> instruction: 0xf8df4640
    4574:			; <UNDEFINED> instruction: 0xf7fda0a8
    4578:	ldrbtmi	lr, [sl], #2114	; 0x842
    457c:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    4580:	adcmi	lr, r6, #34	; 0x22
    4584:	streq	lr, [r6, -r4, lsr #23]
    4588:	andle	r4, r4, #80, 12	; 0x5000000
    458c:	stcne	8, cr15, [r1], {20}
    4590:	stmia	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4594:	bl	27121c <__printf_chk@plt+0x26fad4>
    4598:			; <UNDEFINED> instruction: 0xf7fc0007
    459c:	ldrtmi	lr, [r1], -sl, lsl #31
    45a0:			; <UNDEFINED> instruction: 0x4605463a
    45a4:	ldmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    45a8:	stmibne	r8!, {r0, r6, r9, sl, lr}^
    45ac:	svc	0x0092f7fc
    45b0:	strtmi	r2, [r8], -r0, lsl #2
    45b4:			; <UNDEFINED> instruction: 0xf7fc1c66
    45b8:			; <UNDEFINED> instruction: 0x4603efbe
    45bc:	movwlt	r4, #13864	; 0x3628
    45c0:	svc	0x00d2f7fc
    45c4:	bicslt	r7, fp, r3, lsr #16
    45c8:			; <UNDEFINED> instruction: 0x4630213a
    45cc:	ldm	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    45d0:	stmdacs	r0, {r2, r9, sl, lr}
    45d4:			; <UNDEFINED> instruction: 0x4630d1d5
    45d8:	ldmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    45dc:			; <UNDEFINED> instruction: 0xe7d01834
    45e0:	bleq	80a04 <__printf_chk@plt+0x7f2bc>
    45e4:	andeq	lr, r9, fp, lsl #22
    45e8:	svc	0x0062f7fc
    45ec:			; <UNDEFINED> instruction: 0x4631463a
    45f0:			; <UNDEFINED> instruction: 0xf7fc4605
    45f4:			; <UNDEFINED> instruction: 0xf04feff8
    45f8:	strbpl	r0, [fp, #815]!	; 0x32f
    45fc:			; <UNDEFINED> instruction: 0xe7d3465f
    4600:	strtmi	r2, [r8], -r0, lsl #10
    4604:	svchi	0x00f8e8bd
    4608:	ldc2l	0, cr15, [r6]
    460c:	svc	0x0050f7fc
    4610:	strbmi	r4, [r0], -r1, lsl #12
    4614:	svcmi	0x00f8e8bd
    4618:	svclt	0x001cf7fc
    461c:	strdeq	r2, [r0], -r6
    4620:	mvnsmi	lr, #737280	; 0xb4000
    4624:	strmi	r4, [r8], -r6, lsl #12
    4628:			; <UNDEFINED> instruction: 0xf0004617
    462c:	ldmdbmi	ip, {r0, r1, r2, r4, sl, fp, ip, sp, lr, pc}
    4630:	sxtab16mi	r4, r1, r9, ror #8
    4634:	svc	0x0016f7fc
    4638:			; <UNDEFINED> instruction: 0xf8dfb378
    463c:	strmi	r8, [r4], -r8, rrx
    4640:	strd	r4, [r3], -r8
    4644:	svc	0x000ef7fc
    4648:	teqlt	r0, #4, 12	; 0x400000
    464c:			; <UNDEFINED> instruction: 0xf7fc4630
    4650:			; <UNDEFINED> instruction: 0x4605efd6
    4654:			; <UNDEFINED> instruction: 0xf7fc4620
    4658:	strtmi	lr, [r8], #-4050	; 0xfffff02e
    465c:			; <UNDEFINED> instruction: 0xf7fc3001
    4660:	ldrtmi	lr, [r1], -r8, lsr #30
    4664:			; <UNDEFINED> instruction: 0xf7fc4605
    4668:			; <UNDEFINED> instruction: 0x4621eef0
    466c:	svc	0x0032f7fc
    4670:			; <UNDEFINED> instruction: 0x46284639
    4674:			; <UNDEFINED> instruction: 0xff6ef7ff
    4678:	strtmi	r4, [r8], -r4, lsl #12
    467c:	svc	0x0074f7fc
    4680:	strtmi	r4, [r0], -r1, asr #12
    4684:	sbcsle	r2, sp, r0, lsl #24
    4688:	svceq	0x0000f1b9
    468c:	strbmi	sp, [r8], -r2
    4690:	svc	0x006af7fc
    4694:	pop	{r5, r9, sl, lr}
    4698:	strcs	r8, [r0], #-1016	; 0xfffffc08
    469c:	svclt	0x0000e7f4
    46a0:	andeq	r2, r0, r4, asr #26
    46a4:	andeq	r2, r0, r4, lsr sp
    46a8:	cmplt	r3, r3, lsl #16
    46ac:			; <UNDEFINED> instruction: 0x212f4602
    46b0:	svclt	0x00082b5c
    46b4:			; <UNDEFINED> instruction: 0xf8127011
    46b8:	blcs	142c4 <__printf_chk@plt+0x12b7c>
    46bc:			; <UNDEFINED> instruction: 0x4770d1f8
    46c0:			; <UNDEFINED> instruction: 0xf000b5f8
    46c4:			; <UNDEFINED> instruction: 0xf7fcfd79
    46c8:	ldcmi	14, cr14, [fp], #-976	; 0xfffffc30
    46cc:	blmi	f16fc0 <__printf_chk@plt+0xf15878>
    46d0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    46d4:	ldrbtmi	r4, [lr], #-3643	; 0xfffff1c5
    46d8:	ldrtmi	r6, [r0], -r0, lsr #32
    46dc:	stmdavs	pc!, {r0, r2, r4, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
    46e0:	ldmda	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    46e4:	ldrtmi	r4, [r8], -r1, lsl #12
    46e8:			; <UNDEFINED> instruction: 0xff34f7ff
    46ec:	teqlt	r8, #32
    46f0:	blcs	22704 <__printf_chk@plt+0x20fbc>
    46f4:	eorcs	sp, pc, #72	; 0x48
    46f8:	svclt	0x00082b5c
    46fc:			; <UNDEFINED> instruction: 0xf8107002
    4700:	blcs	1430c <__printf_chk@plt+0x12bc4>
    4704:	blmi	c38eec <__printf_chk@plt+0xc377a4>
    4708:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    470c:	smlawbcs	pc, r4, r1, fp	; <UNPREDICTABLE>
    4710:			; <UNDEFINED> instruction: 0xf7fc4620
    4714:	stmdacs	r0, {r1, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4718:	blmi	b387ec <__printf_chk@plt+0xb370a4>
    471c:			; <UNDEFINED> instruction: 0x212f2500
    4720:	ldrbtmi	r7, [fp], #-5
    4724:	andsvs	r4, ip, r0, lsr #12
    4728:	svc	0x00d6f7fc
    472c:	andvc	fp, r5, r8, asr #6
    4730:	strtmi	r4, [r0], -r7, lsr #26
    4734:	eorvs	r4, ip, sp, ror r4
    4738:	svc	0x0060f7fc
    473c:	ldcllt	0, cr6, [r8, #416]!	; 0x1a0
    4740:			; <UNDEFINED> instruction: 0x212e6828
    4744:	svc	0x00f4f7fc
    4748:	mvnsle	r2, r0, lsl #16
    474c:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
    4750:	svc	0x00dcf7fc
    4754:	blx	fe0c075e <__printf_chk@plt+0xfe0bf016>
    4758:	biclt	r4, r8, r7, lsl #12
    475c:	stmdavs	sp!, {r4, r5, r9, sl, lr}
    4760:	svc	0x00d4f7fc
    4764:			; <UNDEFINED> instruction: 0x46024639
    4768:			; <UNDEFINED> instruction: 0xf7ff4628
    476c:	eorvs	pc, r0, r9, asr pc	; <UNPREDICTABLE>
    4770:			; <UNDEFINED> instruction: 0xf7fc4638
    4774:	blmi	640364 <__printf_chk@plt+0x63ec1c>
    4778:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    477c:			; <UNDEFINED> instruction: 0xd1b72800
    4780:	ldcmi	13, cr11, [r6], {248}	; 0xf8
    4784:			; <UNDEFINED> instruction: 0xe7d3447c
    4788:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    478c:			; <UNDEFINED> instruction: 0xe7be681c
    4790:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    4794:	blx	18c079e <__printf_chk@plt+0x18bf056>
    4798:	strmi	r6, [r7], -sp, lsr #16
    479c:			; <UNDEFINED> instruction: 0xf7fc4630
    47a0:			; <UNDEFINED> instruction: 0x4639efb6
    47a4:	strtmi	r4, [r8], -r2, lsl #12
    47a8:			; <UNDEFINED> instruction: 0xff3af7ff
    47ac:	svccs	0x00006020
    47b0:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    47b4:			; <UNDEFINED> instruction: 0xe7e3d19c
    47b8:	andeq	r3, r1, ip, asr #23
    47bc:			; <UNDEFINED> instruction: 0x000137b2
    47c0:	andeq	r0, r0, ip, lsr r1
    47c4:	andeq	r2, r0, r2, lsr #25
    47c8:	muleq	r1, r4, fp
    47cc:	andeq	r3, r1, sl, ror fp
    47d0:	andeq	r3, r1, r8, ror #22
    47d4:	andeq	r2, r0, r2, lsr ip
    47d8:	andeq	r3, r1, r4, lsr #22
    47dc:	andeq	r2, r0, ip, lsl #24
    47e0:	andeq	r3, r1, r2, lsl fp
    47e4:	strdeq	r1, [r0], -r2
    47e8:			; <UNDEFINED> instruction: 0x4604b538
    47ec:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    47f0:	mvnslt	r6, fp, lsl r8
    47f4:	andcs	r4, r4, #1179648	; 0x120000
    47f8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    47fc:	mrc	7, 0, APSR_nzcv, cr2, cr12, {7}
    4800:	strtmi	fp, [r0], -r0, lsr #2
    4804:	ldrhtmi	lr, [r8], -sp
    4808:	bllt	a40810 <__printf_chk@plt+0xa3f0c8>
    480c:	cfstrsmi	mvf3, [sp, #-16]
    4810:	ldrbtmi	r4, [sp], #-1568	; 0xfffff9e0
    4814:	mrc	7, 7, APSR_nzcv, cr2, cr12, {7}
    4818:	movwcc	r6, #6251	; 0x186b
    481c:			; <UNDEFINED> instruction: 0xf7fc4418
    4820:	stmdavs	r9!, {r3, r6, r9, sl, fp, sp, lr, pc}
    4824:			; <UNDEFINED> instruction: 0xf7fc4605
    4828:			; <UNDEFINED> instruction: 0x4621ee10
    482c:	mrc	7, 2, APSR_nzcv, cr2, cr12, {7}
    4830:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    4834:			; <UNDEFINED> instruction: 0xff44f7ff
    4838:	svclt	0x0000e7dc
    483c:	andeq	r3, r1, lr, lsr #21
    4840:	andeq	r2, r0, lr, lsl #23
    4844:	andeq	r3, r1, sl, lsl #21
    4848:	tstcs	r0, r0, lsl r5
    484c:			; <UNDEFINED> instruction: 0xf7fc4604
    4850:			; <UNDEFINED> instruction: 0xb120ee72
    4854:	pop	{r5, r9, sl, lr}
    4858:			; <UNDEFINED> instruction: 0xf7ff4010
    485c:	strtmi	fp, [r0], -r5, asr #31
    4860:			; <UNDEFINED> instruction: 0x4010e8bd
    4864:	blt	ffec086c <__printf_chk@plt+0xffebf124>
    4868:			; <UNDEFINED> instruction: 0x4614b538
    486c:	ldrmi	r4, [sp], -r1, lsr #5
    4870:	svclt	0x00a84602
    4874:	ble	2dc8e0 <__printf_chk@plt+0x2db198>
    4878:			; <UNDEFINED> instruction: 0xf7fcb10a
    487c:			; <UNDEFINED> instruction: 0xb12cee76
    4880:	eorvs	r0, r8, r0, rrx
    4884:	ldrhtmi	lr, [r8], -sp
    4888:	mrclt	7, 0, APSR_nzcv, cr0, cr12, {7}
    488c:	eorvs	r4, ip, r0, lsr #12
    4890:	svclt	0x0000bd38
    4894:	ldrblt	r4, [r8, #665]!	; 0x299
    4898:	ble	5d60b4 <__printf_chk@plt+0x5d496c>
    489c:	cmnlt	fp, ip, lsl r6
    48a0:	blls	184a08 <__printf_chk@plt+0x1832c0>
    48a4:	andsvs	r4, r8, r6, lsl r6
    48a8:	mcr	7, 0, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    48ac:	svclt	0x00182e00
    48b0:			; <UNDEFINED> instruction: 0x460742b4
    48b4:	ldmiblt	r5, {r0, r1, r2, r3, sl, fp, ip, lr, pc}
    48b8:	ldcllt	6, cr4, [r8, #224]!	; 0xe0
    48bc:			; <UNDEFINED> instruction: 0xf7fcb108
    48c0:	blls	1c0218 <__printf_chk@plt+0x1bead0>
    48c4:	ldrtmi	r2, [r8], -r0, lsl #14
    48c8:	ldcllt	0, cr6, [r8, #124]!	; 0x7c
    48cc:	strmi	r9, [r7], -r6, lsl #22
    48d0:	andsvs	r4, r9, r8, lsr r6
    48d4:			; <UNDEFINED> instruction: 0x4632bdf8
    48d8:			; <UNDEFINED> instruction: 0xf7fc4629
    48dc:	strtmi	lr, [r8], -r4, lsl #29
    48e0:	mcr	7, 2, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    48e4:	ldcllt	6, cr4, [r8, #224]!	; 0xe0
    48e8:	stmib	r0, {r9, sp}^
    48ec:	addvs	r2, r2, r0, lsl #4
    48f0:	svclt	0x00004770
    48f4:	ldrblt	r2, [r0, #-2560]!	; 0xfffff600
    48f8:	ldrmi	r4, [r5], -r4, lsl #12
    48fc:	subvs	r4, r2, lr, lsl #12
    4900:	svclt	0x0004db0e
    4904:	andvs	r6, r2, r2, lsl #1
    4908:	rsbeq	sp, r8, r8
    490c:			; <UNDEFINED> instruction: 0xf7fc60a0
    4910:			; <UNDEFINED> instruction: 0x462aedd0
    4914:	eorvs	r4, r0, r1, lsr r6
    4918:	mcr	7, 3, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    491c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    4920:	subscs	r4, r7, r2, lsl #18
    4924:			; <UNDEFINED> instruction: 0xf7fe4479
    4928:			; <UNDEFINED> instruction: 0xe7eefc9d
    492c:	andeq	r2, r0, r0, ror sl
    4930:			; <UNDEFINED> instruction: 0x4604b538
    4934:			; <UNDEFINED> instruction: 0xb1a1460d
    4938:			; <UNDEFINED> instruction: 0xf7fc4608
    493c:	rsbvs	lr, r0, r0, ror #28
    4940:	subeq	fp, r0, r8, asr r1
    4944:			; <UNDEFINED> instruction: 0xf7fc60a0
    4948:	stmdavs	r2!, {r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
    494c:	tstlt	r2, r0, lsr #32
    4950:			; <UNDEFINED> instruction: 0xf7fc4629
    4954:	strtmi	lr, [r0], -r8, asr #28
    4958:	adcvs	fp, r0, r8, lsr sp
    495c:	strtmi	r6, [r0], -r0, lsr #32
    4960:	stmib	r0, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    4964:	strtmi	r1, [r0], -r0, lsl #2
    4968:	ldclt	0, cr6, [r8, #-644]!	; 0xfffffd7c
    496c:	movwcs	fp, #9528	; 0x2538
    4970:	andcs	r4, r1, #4, 12	; 0x400000
    4974:	movwcs	lr, #6592	; 0x19c0
    4978:			; <UNDEFINED> instruction: 0x460d4618
    497c:	ldc	7, cr15, [r8, #1008]	; 0x3f0
    4980:	strtmi	r4, [r0], -r3, lsl #12
    4984:	andsvc	r6, sp, r3, lsr #32
    4988:	svclt	0x0000bd38
    498c:			; <UNDEFINED> instruction: 0x4604b538
    4990:	rsbvs	r6, r0, r8, asr #16
    4994:	subeq	fp, r0, r0, ror r1
    4998:	strmi	r6, [sp], -r0, lsr #1
    499c:	stc	7, cr15, [r8, #1008]	; 0x3f0
    49a0:	eorvs	r6, r0, r2, ror #16
    49a4:	strtmi	fp, [r0], -sl, lsl #18
    49a8:	stmdavs	r9!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    49ac:	mrc	7, 0, APSR_nzcv, cr10, cr12, {7}
    49b0:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    49b4:	eorvs	r6, r0, r0, lsr #1
    49b8:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    49bc:			; <UNDEFINED> instruction: 0x4604b510
    49c0:	tstlt	r8, r0, lsl #16
    49c4:	ldcl	7, cr15, [r0, #1008]	; 0x3f0
    49c8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    49cc:			; <UNDEFINED> instruction: 0xf100b538
    49d0:	stmdavs	sl, {r3, r8, r9}^
    49d4:	strmi	r4, [sp], -r4, lsl #12
    49d8:	stmdavs	r0, {r0, r7, fp, sp, lr}
    49dc:			; <UNDEFINED> instruction: 0xff44f7ff
    49e0:	stmib	r4, {r1, r3, r5, r6, fp, sp, lr}^
    49e4:	stmdblt	sl, {r9}
    49e8:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    49ec:			; <UNDEFINED> instruction: 0xf7fc6829
    49f0:			; <UNDEFINED> instruction: 0x4620edfa
    49f4:	svclt	0x0000bd38
    49f8:			; <UNDEFINED> instruction: 0x4604b570
    49fc:	strmi	fp, [r8], -r1, lsl #3
    4a00:			; <UNDEFINED> instruction: 0xf7fc460d
    4a04:	stmiavs	r1!, {r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    4a08:	movweq	pc, #33028	; 0x8104	; <UNPREDICTABLE>
    4a0c:	strmi	r4, [r2], -r6, lsl #12
    4a10:			; <UNDEFINED> instruction: 0xf7ff6820
    4a14:	stmib	r4, {r0, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    4a18:	ldmdblt	lr, {r9, sl}^
    4a1c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    4a20:	tstlt	r8, r0, lsl #16
    4a24:	stc	7, cr15, [r0, #1008]!	; 0x3f0
    4a28:	strtmi	r2, [r0], -r0, lsl #6
    4a2c:	movwcc	lr, #2500	; 0x9c4
    4a30:	ldcllt	0, cr6, [r0, #-652]!	; 0xfffffd74
    4a34:			; <UNDEFINED> instruction: 0x46294632
    4a38:	ldcl	7, cr15, [r4, #1008]	; 0x3f0
    4a3c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    4a40:	andcs	fp, r1, #56, 10	; 0xe000000
    4a44:			; <UNDEFINED> instruction: 0xf1004604
    4a48:	strmi	r0, [sp], -r8, lsl #6
    4a4c:	stmdavs	r0, {r0, r7, fp, sp, lr}
    4a50:			; <UNDEFINED> instruction: 0xff0af7ff
    4a54:	rsbvs	r2, r2, r1, lsl #4
    4a58:	eorvs	r4, r0, r3, lsl #12
    4a5c:	andsvc	r4, sp, r0, lsr #12
    4a60:	svclt	0x0000bd38
    4a64:			; <UNDEFINED> instruction: 0x4605b538
    4a68:	strmi	r6, [ip], -r0, lsl #16
    4a6c:			; <UNDEFINED> instruction: 0xf7fcb108
    4a70:	ldmib	r4, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
    4a74:	movwcs	r1, #513	; 0x201
    4a78:	adcvs	r6, sl, r0, lsr #16
    4a7c:	smlabteq	r0, r5, r9, lr
    4a80:	movwcc	lr, #2500	; 0x9c4
    4a84:	ldclt	0, cr6, [r8, #-652]!	; 0xfffffd74
    4a88:			; <UNDEFINED> instruction: 0x4605b530
    4a8c:	strmi	r6, [r4], -r2, asr #16
    4a90:	bleq	242bec <__printf_chk@plt+0x2414a4>
    4a94:	stmiavs	r1!, {r0, r1, r7, ip, sp, pc}
    4a98:	strls	r1, [r0, #-3155]	; 0xfffff3ad
    4a9c:	mrc2	7, 7, pc, cr10, cr15, {7}
    4aa0:	andlt	r6, r3, r0, lsr #32
    4aa4:	svclt	0x0000bd30
    4aa8:	mvnsmi	lr, sp, lsr #18
    4aac:	addlt	r4, r2, r4, lsl #12
    4ab0:			; <UNDEFINED> instruction: 0x4608b191
    4ab4:			; <UNDEFINED> instruction: 0xf7fc460d
    4ab8:	stmdavs	r7!, {r1, r5, r7, r8, sl, fp, sp, lr, pc}^
    4abc:	bl	1ed48 <__printf_chk@plt+0x1d600>
    4ac0:	strmi	r0, [r6], -r7, lsl #16
    4ac4:	stmdavs	r0!, {r0, r6, r8, sl, lr}
    4ac8:	ldrtmi	sp, [r8], #-2826	; 0xfffff4f6
    4acc:			; <UNDEFINED> instruction: 0x46294632
    4ad0:	stc	7, cr15, [r8, #1008]	; 0x3f0
    4ad4:	andhi	pc, r4, r4, asr #17
    4ad8:	andlt	r4, r2, r0, lsr #12
    4adc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4ae0:	movweq	pc, #33028	; 0x8104	; <UNPREDICTABLE>
    4ae4:	movwls	r4, #1594	; 0x63a
    4ae8:			; <UNDEFINED> instruction: 0xf7ff4643
    4aec:	stmdavs	r7!, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    4af0:	strb	r6, [sl, r0, lsr #32]!
    4af4:	ldrblt	r6, [r0, #2122]!	; 0x84a
    4af8:	addlt	r4, r3, r4, lsl #12
    4afc:			; <UNDEFINED> instruction: 0x460db15a
    4b00:	ldrdvs	lr, [r1, -r0]
    4b04:	ldmibne	r7, {fp, sp, lr}
    4b08:	blle	1d55f4 <__printf_chk@plt+0x1d3eac>
    4b0c:	ldrtmi	r6, [r0], #-2089	; 0xfffff7d7
    4b10:	stcl	7, cr15, [r8, #-1008]!	; 0xfffffc10
    4b14:	strtmi	r6, [r0], -r7, rrx
    4b18:	ldcllt	0, cr11, [r0, #12]!
    4b1c:			; <UNDEFINED> instruction: 0xf1044632
    4b20:	movwls	r0, #776	; 0x308
    4b24:			; <UNDEFINED> instruction: 0xf7ff463b
    4b28:	stmdavs	sl!, {r0, r2, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    4b2c:	eorvs	r6, r0, r6, ror #16
    4b30:	svclt	0x0000e7ec
    4b34:	mvnsmi	lr, sp, lsr #18
    4b38:	addlt	r1, r2, r5, lsl lr
    4b3c:	strmi	sp, [pc], -pc, lsl #26
    4b40:	ldrdvs	lr, [r1, -r0]
    4b44:	stmdavs	r0, {r2, r9, sl, lr}
    4b48:	stmdaeq	r5, {r1, r2, r8, r9, fp, sp, lr, pc}
    4b4c:	blle	256058 <__printf_chk@plt+0x254910>
    4b50:			; <UNDEFINED> instruction: 0x462a4430
    4b54:			; <UNDEFINED> instruction: 0xf7fc4639
    4b58:			; <UNDEFINED> instruction: 0xf8c4ed46
    4b5c:	andlt	r8, r2, r4
    4b60:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4b64:	movweq	pc, #33028	; 0x8104	; <UNPREDICTABLE>
    4b68:	movwls	r4, #1586	; 0x632
    4b6c:			; <UNDEFINED> instruction: 0xf7ff4643
    4b70:	stmdavs	r6!, {r0, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
    4b74:	strb	r6, [fp, r0, lsr #32]!
    4b78:	mvnsmi	lr, #737280	; 0xb4000
    4b7c:	cfmadd32ls	mvax0, mvfx4, mvfx8, mvfx4
    4b80:	ldrmi	r4, [r5], -r8, lsl #13
    4b84:	mcrcs	6, 0, r4, cr0, cr15, {0}
    4b88:	bcs	34a30 <__printf_chk@plt+0x332e8>
    4b8c:	stmibne	r8!, {r0, r1, r2, r8, r9, fp, ip, lr, pc}
    4b90:	stmdblt	r8!, {r5, r6, sp, lr}^
    4b94:	eorvs	r6, r0, r0, lsr #1
    4b98:	pop	{r5, r9, sl, lr}
    4b9c:	ldmdbmi	r2, {r3, r4, r5, r6, r7, r8, r9, pc}
    4ba0:	ldrbtmi	r2, [r9], #-215	; 0xffffff29
    4ba4:	blx	17c2ba6 <__printf_chk@plt+0x17c145e>
    4ba8:	rsbvs	r1, r0, r8, lsr #19
    4bac:	rscsle	r2, r1, r0, lsl #16
    4bb0:	adcvs	r0, r0, r0, asr #32
    4bb4:	ldcl	7, cr15, [ip], #-1008	; 0xfffffc10
    4bb8:	eorvs	r4, r0, r1, lsl #13
    4bbc:	strbmi	fp, [r1], -r5, ror #2
    4bc0:			; <UNDEFINED> instruction: 0xf7fc462a
    4bc4:	mcrcs	13, 0, lr, cr0, cr0, {0}
    4bc8:	bl	278f68 <__printf_chk@plt+0x277820>
    4bcc:	ldrtmi	r0, [r2], -r5
    4bd0:			; <UNDEFINED> instruction: 0xf7fc4639
    4bd4:	ldrb	lr, [pc, r8, lsl #26]
    4bd8:			; <UNDEFINED> instruction: 0x46394632
    4bdc:	stc	7, cr15, [r2, #-1008]	; 0xfffffc10
    4be0:	pop	{r5, r9, sl, lr}
    4be4:	svclt	0x000083f8
    4be8:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    4bec:	strlt	r6, [r8, #-2114]	; 0xfffff7be
    4bf0:	stmdavs	r8, {r0, r1, r9, sl, lr}^
    4bf4:	sfmle	f4, 4, [r2], {130}	; 0x82
    4bf8:	stmdblt	sl, {r0, sp}^
    4bfc:	stmdacs	r0, {r3, r8, sl, fp, ip, sp, pc}
    4c00:			; <UNDEFINED> instruction: 0x4602d0fc
    4c04:	ldmdavs	r8, {r0, r3, fp, sp, lr}
    4c08:	ldcl	7, cr15, [sl, #-1008]	; 0xfffffc10
    4c0c:	stclt	15, cr0, [r8, #-768]	; 0xfffffd00
    4c10:	ldmdavs	r8, {r0, r3, fp, sp, lr}
    4c14:	ldcl	7, cr15, [r4, #-1008]	; 0xfffffc10
    4c18:	svclt	0x00cc2800
    4c1c:	andcs	r2, r1, r0
    4c20:	svclt	0x0000bd08
    4c24:	strlt	r6, [r8, #-2114]	; 0xfffff7be
    4c28:	stmdavs	r8, {r0, r1, r9, sl, lr}^
    4c2c:	ble	9563c <__printf_chk@plt+0x93ef4>
    4c30:	stmdblt	sl, {r0, sp}^
    4c34:	stmdacs	r0, {r3, r8, sl, fp, ip, sp, pc}
    4c38:			; <UNDEFINED> instruction: 0x4602d0fc
    4c3c:	ldmdavs	r8, {r0, r3, fp, sp, lr}
    4c40:	ldc	7, cr15, [lr, #-1008]!	; 0xfffffc10
    4c44:	stclt	15, cr0, [r8, #-768]	; 0xfffffd00
    4c48:	ldmdavs	r8, {r0, r3, fp, sp, lr}
    4c4c:	ldc	7, cr15, [r8, #-1008]!	; 0xfffffc10
    4c50:	svclt	0x00cc2800
    4c54:	andcs	r2, r1, r0
    4c58:	svclt	0x0000bd08
    4c5c:	strlt	r6, [r8, #-2122]	; 0xfffff7b6
    4c60:	stmdavs	r0, {r0, r1, r9, sl, lr}^
    4c64:	blle	956ac <__printf_chk@plt+0x93f64>
    4c68:	stmdblt	r2!, {r0, sp}^
    4c6c:	stmdacs	r0, {r3, r8, sl, fp, ip, sp, pc}
    4c70:			; <UNDEFINED> instruction: 0x4602d0fc
    4c74:	ldmdavs	r8, {r0, r3, fp, sp, lr}
    4c78:	stc	7, cr15, [r2, #-1008]!	; 0xfffffc10
    4c7c:	svclt	0x00d42800
    4c80:	andcs	r2, r1, r0
    4c84:	stmdavs	r9, {r3, r8, sl, fp, ip, sp, pc}
    4c88:			; <UNDEFINED> instruction: 0xf7fc6818
    4c8c:	bicmi	lr, r0, #1664	; 0x680
    4c90:	stclt	15, cr0, [r8, #-768]	; 0xfffffd00
    4c94:	strlt	r6, [r8, #-2122]	; 0xfffff7b6
    4c98:	stmdavs	r0, {r0, r1, r9, sl, lr}^
    4c9c:	sfmle	f4, 4, [r2, #-576]	; 0xfffffdc0
    4ca0:	stmdblt	r2!, {r0, sp}^
    4ca4:	stmdacs	r0, {r3, r8, sl, fp, ip, sp, pc}
    4ca8:			; <UNDEFINED> instruction: 0x4602d0fc
    4cac:	ldmdavs	r8, {r0, r3, fp, sp, lr}
    4cb0:	stc	7, cr15, [r6, #-1008]	; 0xfffffc10
    4cb4:	svclt	0x00d42800
    4cb8:	andcs	r2, r1, r0
    4cbc:	stmdavs	r9, {r3, r8, sl, fp, ip, sp, pc}
    4cc0:			; <UNDEFINED> instruction: 0xf7fc6818
    4cc4:	bicmi	lr, r0, #65024	; 0xfe00
    4cc8:	stclt	15, cr0, [r8, #-768]	; 0xfffffd00
    4ccc:	cfrshl64ne	mvdx12, mvdx0, fp
    4cd0:	strmi	fp, [r5], -r2, lsl #1
    4cd4:	stmiavs	r9!, {r0, r2, r8, r9, fp, ip, lr, pc}
    4cd8:	blle	2d5764 <__printf_chk@plt+0x2d401c>
    4cdc:	andlt	r6, r2, ip, rrx
    4ce0:	stmdbmi	sl, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    4ce4:	andne	pc, r7, r0, asr #4
    4ce8:			; <UNDEFINED> instruction: 0xf7fe4479
    4cec:	stmiavs	r9!, {r0, r1, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    4cf0:	ble	ffcd577c <__printf_chk@plt+0xffcd4034>
    4cf4:	stmdavs	sl!, {r1, r2, r3, r5, r9, sl, lr}^
    4cf8:	bleq	242e58 <__printf_chk@plt+0x241710>
    4cfc:	strls	r4, [r0], -r3, lsr #12
    4d00:	stc2l	7, cr15, [r8, #1020]	; 0x3fc
    4d04:	eorvs	r6, r8, ip, rrx
    4d08:	ldcllt	0, cr11, [r0, #-8]!
    4d0c:	andeq	r2, r0, ip, lsr #13
    4d10:	subvs	r2, r3, r0, lsl #6
    4d14:	svclt	0x00004770
    4d18:	stmdavs	r4, {r4, r8, sl, ip, sp, pc}
    4d1c:	stmdavs	r2, {r2, r4, r5, r8, ip, sp, pc}^
    4d20:			; <UNDEFINED> instruction: 0xf7fc4620
    4d24:			; <UNDEFINED> instruction: 0xb108ecb4
    4d28:	vldrlt	d1, [r0, #-0]
    4d2c:	rscscc	pc, pc, pc, asr #32
    4d30:	svclt	0x0000bd10
    4d34:	ldmib	r0, {r3, r4, r5, r8, sl, ip, sp, pc}^
    4d38:	cfstr32cs	mvfx4, [r0, #-0]
    4d3c:	andeq	pc, r1, r5, lsl #2
    4d40:	strtmi	sp, [r5], #-3354	; 0xfffff2e6
    4d44:	stccc	12, cr3, [r1, #-4]
    4d48:	strtmi	r2, [r3], -r0, lsl #2
    4d4c:	svccs	0x0001f813
    4d50:	tstcc	r1, r2, lsl #18
    4d54:	mvnsle	r4, fp, lsr #5
    4d58:			; <UNDEFINED> instruction: 0xf7fc1a40
    4d5c:	strmi	lr, [r1], -sl, asr #24
    4d60:	svccs	0x0001f814
    4d64:	tstlt	r2, fp, lsl #12
    4d68:	blcs	82d7c <__printf_chk@plt+0x81634>
    4d6c:	adcmi	r4, ip, #26214400	; 0x1900000
    4d70:	movwcs	sp, #502	; 0x1f6
    4d74:	ldclt	0, cr7, [r8, #-44]!	; 0xffffffd4
    4d78:	ldc	7, cr15, [sl], #-1008	; 0xfffffc10
    4d7c:	strmi	r2, [r1], -r0, lsl #6
    4d80:	ldclt	0, cr7, [r8, #-44]!	; 0xffffffd4
    4d84:			; <UNDEFINED> instruction: 0x4605b5f8
    4d88:	andeq	lr, r0, #208, 18	; 0x340000
    4d8c:	ldrle	r1, [r6], #-3671	; 0xfffff1a9
    4d90:	ldrtmi	r4, [fp], -r2, lsl #8
    4d94:	blcc	7cda0 <__printf_chk@plt+0x7b658>
    4d98:			; <UNDEFINED> instruction: 0xf812d324
    4d9c:	stmdbcs	r0!, {r0, r8, sl, fp, ip}
    4da0:	cmnlt	fp, #249	; 0xf9
    4da4:	bcs	822db4 <__printf_chk@plt+0x82166c>
    4da8:	strmi	sp, [r3], #-293	; 0xfffffedb
    4dac:	bne	fe78bebc <__printf_chk@plt+0xfe78a774>
    4db0:			; <UNDEFINED> instruction: 0xf8124614
    4db4:	stmdbcs	r0!, {r0, r8, r9, fp, ip}
    4db8:	adcsmi	sp, r7, #249	; 0xf9
    4dbc:	ldfltp	f5, [r8]
    4dc0:	blle	3d05c8 <__printf_chk@plt+0x3cee80>
    4dc4:	strcc	r6, [r1], -r8, lsr #17
    4dc8:			; <UNDEFINED> instruction: 0xf7fc606e
    4dcc:			; <UNDEFINED> instruction: 0x4621eb72
    4dd0:	strmi	r6, [r4], -sl, ror #16
    4dd4:	stc	7, cr15, [r6], {252}	; 0xfc
    4dd8:	tstlt	r8, r8, lsr #16
    4ddc:	bl	ff142dd4 <__printf_chk@plt+0xff14168c>
    4de0:	ldcllt	0, cr6, [r8, #176]!	; 0xb0
    4de4:	rsbvs	r2, ip, r0, lsl #8
    4de8:	rscle	r2, r8, r0, lsl #16
    4dec:	bl	fef42de4 <__printf_chk@plt+0xfef4169c>
    4df0:	adcvs	r6, ip, ip, lsr #32
    4df4:	addsmi	fp, pc, #248, 26	; 0x3e00
    4df8:	strmi	sp, [r4], -r1, ror #1
    4dfc:			; <UNDEFINED> instruction: 0xe7e1461e
    4e00:	mvnsle	r2, r0, lsl #30
    4e04:	svclt	0x0000bdf8
    4e08:	ldmib	r0, {r4, r5, r6, r8, sl, ip, sp, pc}^
    4e0c:	cfstr32cs	mvfx4, [r0, #-0]
    4e10:	strtmi	sp, [r5], #-3338	; 0xfffff2f6
    4e14:	stccc	12, cr3, [r1, #-4]
    4e18:			; <UNDEFINED> instruction: 0xf814460e
    4e1c:	ldrtmi	r0, [r1], -r1, lsl #30
    4e20:	bl	fe442e18 <__printf_chk@plt+0xfe4416d0>
    4e24:	mvnsle	r4, ip, lsr #5
    4e28:	svclt	0x0000bd70
    4e2c:	addlt	fp, r3, r0, lsr r5
    4e30:	strmi	r4, [r4], -r8, lsl #26
    4e34:	andcs	r4, ip, #8, 22	; 0x2000
    4e38:	tstls	r0, sp, ror r4
    4e3c:	tstcs	r1, fp, ror r4
    4e40:			; <UNDEFINED> instruction: 0xf7fc4628
    4e44:	strtmi	lr, [r9], -r4, asr #24
    4e48:			; <UNDEFINED> instruction: 0xf7ff4620
    4e4c:			; <UNDEFINED> instruction: 0x4620fd71
    4e50:	ldclt	0, cr11, [r0, #-12]!
    4e54:	andeq	r3, r1, ip, ror #8
    4e58:	andeq	r2, r0, ip, ror r5
    4e5c:			; <UNDEFINED> instruction: 0x4604b510
    4e60:	cmplt	r8, r2, lsl #1
    4e64:	bl	ff2c2e5c <__printf_chk@plt+0xff2c1714>
    4e68:	andls	r1, r1, #16896	; 0x4200
    4e6c:			; <UNDEFINED> instruction: 0xf7fc4610
    4e70:	strtmi	lr, [r1], -r0, asr #23
    4e74:	strmi	r9, [r4], -r1, lsl #20
    4e78:	bl	fed42e70 <__printf_chk@plt+0xfed41728>
    4e7c:	andlt	r4, r2, r0, lsr #12
    4e80:	svclt	0x0000bd10
    4e84:			; <UNDEFINED> instruction: 0x4604b538
    4e88:	bmi	217aac <__printf_chk@plt+0x216364>
    4e8c:	ldmpl	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4e90:	tstlt	r8, r8, lsr #16
    4e94:			; <UNDEFINED> instruction: 0xf7fc4621
    4e98:	tstlt	r8, r8, ror #23
    4e9c:			; <UNDEFINED> instruction: 0xf7ff4620
    4ea0:	ldrdvs	pc, [r8], -sp	; <UNPREDICTABLE>
    4ea4:	svclt	0x0000bd38
    4ea8:	strdeq	r2, [r1], -r8
    4eac:	andeq	r0, r0, r0, asr r1
    4eb0:	bmi	d7ac0 <__printf_chk@plt+0xd6378>
    4eb4:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4eb8:			; <UNDEFINED> instruction: 0x47706018
    4ebc:	ldrdeq	r2, [r1], -r0
    4ec0:	andeq	r0, r0, r8, lsr r1
    4ec4:	svcmi	0x00f0e92d
    4ec8:	stmibmi	r3, {r0, r3, r7, ip, sp, pc}
    4ecc:	stmmi	r3, {sl, sp}
    4ed0:	stceq	0, cr15, [r1], {79}	; 0x4f
    4ed4:	ldrbtmi	r4, [r9], #-2946	; 0xfffff47e
    4ed8:	ldrbtmi	r4, [r8], #-3458	; 0xfffff27e
    4edc:	andlt	pc, r8, #14614528	; 0xdf0000
    4ee0:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
    4ee4:	ldrbtmi	r9, [fp], #1287	; 0x507
    4ee8:	andvc	pc, r4, #268435456	; 0x10000000
    4eec:			; <UNDEFINED> instruction: 0xf50b4f7f
    4ef0:	andls	r7, r2, #532480	; 0x82000
    4ef4:	andvc	pc, r4, #0, 4
    4ef8:			; <UNDEFINED> instruction: 0xf6039203
    4efc:	blls	1c5714 <__printf_chk@plt+0x1c3fcc>
    4f00:			; <UNDEFINED> instruction: 0xf50b447f
    4f04:			; <UNDEFINED> instruction: 0xf50b7601
    4f08:	vmla.i8	<illegal reg q3.5>, <illegal reg q5.5>, <illegal reg q0.5>
    4f0c:	vrshl.s8	d4, d4, d11
    4f10:			; <UNDEFINED> instruction: 0xf6035804
    4f14:	strls	r1, [r6, -r4, lsl #6]
    4f18:	vhsub.s8	d9, d11, d4
    4f1c:	movwls	r6, #22276	; 0x5704
    4f20:	blgt	103054 <__printf_chk@plt+0x10190c>
    4f24:			; <UNDEFINED> instruction: 0xf0349700
    4f28:	cmnle	ip, pc, ror r3
    4f2c:			; <UNDEFINED> instruction: 0xf7fc9101
    4f30:	stmdbls	r1, {r1, r5, r8, r9, fp, sp, lr, pc}
    4f34:	stmdavs	r2, {r0, r1, r5, r6}
    4f38:	andscs	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    4f3c:	addvs	pc, r0, #301989888	; 0x12000000
    4f40:	andcs	fp, r1, #28, 30	; 0x70
    4f44:	andcs	pc, r0, sl, lsl #17
    4f48:			; <UNDEFINED> instruction: 0xf88ad101
    4f4c:	stmdavs	r2, {sp}
    4f50:			; <UNDEFINED> instruction: 0xf4125ad2
    4f54:	svclt	0x000e7280
    4f58:	andcs	r7, r1, #50	; 0x32
    4f5c:	stmdavs	r2, {r1, r4, r5, ip, sp, lr}
    4f60:			; <UNDEFINED> instruction: 0xf4125ad2
    4f64:	svclt	0x000e7200
    4f68:	andcs	pc, r0, r9, lsl #17
    4f6c:			; <UNDEFINED> instruction: 0xf8892201
    4f70:			; <UNDEFINED> instruction: 0xf1a42000
    4f74:	bcs	24583c <__printf_chk@plt+0x2440f4>
    4f78:	adchi	pc, sl, r0, asr #4
    4f7c:	eorvc	r2, sl, r0, lsl #4
    4f80:	bpl	ff49ef90 <__printf_chk@plt+0xff49d848>
    4f84:	addpl	pc, r0, #301989888	; 0x12000000
    4f88:	addhi	pc, sp, r0, asr #32
    4f8c:	ldrdgt	pc, [r0, #-143]!	; 0xffffff71
    4f90:	vqshl.s8	q2, q14, q14
    4f94:			; <UNDEFINED> instruction: 0xf80c7c04
    4f98:	stmdavs	r2, {r2, sp}
    4f9c:			; <UNDEFINED> instruction: 0xf4125ad2
    4fa0:			; <UNDEFINED> instruction: 0xf0405200
    4fa4:			; <UNDEFINED> instruction: 0xf8888089
    4fa8:	stmdavs	r2, {sp}
    4fac:			; <UNDEFINED> instruction: 0xf0125ad2
    4fb0:	cmnle	ip, r4, lsl #4
    4fb4:	teqgt	ip, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    4fb8:			; <UNDEFINED> instruction: 0xf60c44fc
    4fbc:			; <UNDEFINED> instruction: 0xf80c0c04
    4fc0:	stmdavs	r2, {r2, sp}
    4fc4:			; <UNDEFINED> instruction: 0xf0125ad2
    4fc8:	cmnle	r8, r8, lsl #4
    4fcc:	eorsvc	r9, sl, r0, lsl #30
    4fd0:	bpl	ff49efe0 <__printf_chk@plt+0xff49d898>
    4fd4:	cfstrsmi	mvf15, [r0], {18}
    4fd8:			; <UNDEFINED> instruction: 0xf8dfd14a
    4fdc:	ldrbtmi	lr, [lr], #284	; 0x11c
    4fe0:	andne	pc, r4, #14680064	; 0xe00000
    4fe4:	andgt	pc, r4, r2, lsl #16
    4fe8:	cdppl	8, 13, cr6, cr2, cr2, {0}
    4fec:	svclt	0x00a42a00
    4ff0:	cfmadd32cs	mvax0, mvfx15, mvfx4, mvfx14
    4ff4:	andgt	pc, r4, lr, lsl #16
    4ff8:	stmdavs	r2, {r1, r5, r6, r8, r9, fp, ip, lr, pc}
    4ffc:			; <UNDEFINED> instruction: 0xf10a3401
    5000:	strcc	r0, [r1], -r1, lsl #20
    5004:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    5008:	bpl	ff4d2414 <__printf_chk@plt+0xff4d0ccc>
    500c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    5010:	vmlsl.u8	<illegal reg q12.5>, d3, d0
    5014:			; <UNDEFINED> instruction: 0xf80b0340
    5018:			; <UNDEFINED> instruction: 0xf0343f01
    501c:			; <UNDEFINED> instruction: 0xf102037f
    5020:	andls	r0, r0, #268435456	; 0x10000000
    5024:	svcls	0x0002d082
    5028:	andcs	pc, r4, #1048576	; 0x100000
    502c:	stceq	6, cr15, [r4], {1}
    5030:	andne	pc, r4, r1, lsl #12
    5034:	strtpl	r2, [r3], #768	; 0x300
    5038:	andcc	pc, ip, r4, lsl #16
    503c:	strbpl	r9, [r3, #2560]!	; 0xa00
    5040:	strcc	r5, [r1], #-1059	; 0xfffffbdd
    5044:	svcvc	0x0080f5b4
    5048:	blcc	83058 <__printf_chk@plt+0x81910>
    504c:	blcc	8307c <__printf_chk@plt+0x81934>
    5050:	blcc	83070 <__printf_chk@plt+0x81928>
    5054:	blcc	83080 <__printf_chk@plt+0x81938>
    5058:	blcc	83074 <__printf_chk@plt+0x8192c>
    505c:	blcc	83084 <__printf_chk@plt+0x8193c>
    5060:			; <UNDEFINED> instruction: 0xf80b9200
    5064:			; <UNDEFINED> instruction: 0xf47f3f01
    5068:	andlt	sl, r9, lr, asr pc
    506c:	svchi	0x00f0e8bd
    5070:	andcs	r9, r1, #5, 30
    5074:	stmdavs	r2, {r1, r3, r4, r5, r8, sl, ip, lr}
    5078:	bcs	1cbc8 <__printf_chk@plt+0x1b480>
    507c:	bls	1fbd04 <__printf_chk@plt+0x1fa5bc>
    5080:	stceq	0, cr15, [r0], {79}	; 0x4f
    5084:	andcs	pc, r4, #2097152	; 0x200000
    5088:	andgt	pc, r4, r2, lsl #16
    508c:	svcls	0x0004e7b5
    5090:	ldrpl	r2, [sl, #-513]!	; 0xfffffdff
    5094:	bpl	ff49f0a4 <__printf_chk@plt+0xff49d95c>
    5098:	andeq	pc, r8, #18
    509c:	svcls	0x0000d096
    50a0:	eorsvc	r2, sl, r1, lsl #4
    50a4:	svcls	0x0003e794
    50a8:	ldrpl	r2, [sl, #-513]!	; 0xfffffdff
    50ac:	bpl	ff49f0bc <__printf_chk@plt+0xff49d974>
    50b0:	andpl	pc, r0, #301989888	; 0x12000000
    50b4:	svcge	0x0077f43f
    50b8:			; <UNDEFINED> instruction: 0xf8882201
    50bc:	ldrb	r2, [r4, -r0]!
    50c0:			; <UNDEFINED> instruction: 0xf04f9a06
    50c4:			; <UNDEFINED> instruction: 0xf6020c01
    50c8:			; <UNDEFINED> instruction: 0xf8022204
    50cc:	ldr	ip, [r4, r4]
    50d0:	eorvc	r2, sl, r1, lsl #4
    50d4:	svclt	0x0000e754
    50d8:	ldrdeq	r3, [r1], -sl
    50dc:	ldrdeq	r3, [r1], -r6
    50e0:	ldrdeq	r3, [r1], -r0
    50e4:	andeq	r3, r1, lr, asr #7
    50e8:	andeq	r3, r1, sl, asr #7
    50ec:			; <UNDEFINED> instruction: 0x000133b0
    50f0:	andeq	r3, r1, r0, lsr #6
    50f4:	strdeq	r3, [r1], -r8
    50f8:	ldrdeq	r3, [r1], -r2
    50fc:			; <UNDEFINED> instruction: 0xf1001e43
    5100:	strdcs	r0, [r0, -pc]
    5104:	svcne	0x0001f803
    5108:			; <UNDEFINED> instruction: 0xd1fb4293
    510c:	svclt	0x00004770
    5110:			; <UNDEFINED> instruction: 0xf1001e43
    5114:	strdcs	r0, [r0, -pc]
    5118:	svcne	0x0001f803
    511c:			; <UNDEFINED> instruction: 0xd1fb4293
    5120:	svclt	0x00004770
    5124:	mcrne	4, 2, fp, cr3, cr0, {0}
    5128:	ldrbteq	pc, [pc], #256	; 5130 <__printf_chk@plt+0x39e8>	; <UNPREDICTABLE>
    512c:			; <UNDEFINED> instruction: 0xf8032200
    5130:	adcmi	r2, r3, #1, 30
    5134:	stmdavc	fp, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    5138:	andcs	fp, r1, #-1073741814	; 0xc000000a
    513c:			; <UNDEFINED> instruction: 0xf81154c2
    5140:	blcs	14d4c <__printf_chk@plt+0x13604>
    5144:			; <UNDEFINED> instruction: 0xf85dd1fa
    5148:	ldrbmi	r4, [r0, -r4, lsl #22]!
    514c:	mcrne	4, 2, fp, cr3, cr0, {0}
    5150:	ldrbteq	pc, [pc], #256	; 5158 <__printf_chk@plt+0x3a10>	; <UNPREDICTABLE>
    5154:			; <UNDEFINED> instruction: 0xf8032200
    5158:	adcmi	r2, r3, #1, 30
    515c:	stmdavc	fp, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    5160:	andcs	fp, r1, #-1073741814	; 0xc000000a
    5164:			; <UNDEFINED> instruction: 0xf81154c2
    5168:	blcs	14d74 <__printf_chk@plt+0x1362c>
    516c:			; <UNDEFINED> instruction: 0xf85dd1fa
    5170:	ldrbmi	r4, [r0, -r4, lsl #22]!
    5174:	svclt	0x00004770
    5178:	stmdbcc	r1, {r4, r5, sl, ip, sp, pc}
    517c:	strvc	pc, [r0], #1280	; 0x500
    5180:	strcs	r4, [r1, #-1539]	; 0xfffff9fd
    5184:	svccs	0x0001f811
    5188:	andsvc	fp, sp, r2, lsl #2
    518c:	adcmi	r3, r3, #67108864	; 0x4000000
    5190:	ldfltd	f5, [r0], #-992	; 0xfffffc20
    5194:	svclt	0x00004770
    5198:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    519c:	stmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}^
    51a0:	addlt	fp, r3, r0, lsl #10
    51a4:			; <UNDEFINED> instruction: 0xf7ff9001
    51a8:	stmdals	r1, {r0, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    51ac:			; <UNDEFINED> instruction: 0xf85db003
    51b0:	ldrbmi	pc, [r0, -r4, lsl #22]!	; <UNPREDICTABLE>
    51b4:	andeq	r3, r1, r6, lsl r1
    51b8:	tstcs	r4, r0, lsl r5
    51bc:	ldrbtmi	r4, [ip], #-3079	; 0xfffff3f9
    51c0:			; <UNDEFINED> instruction: 0xf7fc4620
    51c4:	stmdacs	r0, {r1, r3, r9, fp, sp, lr, pc}
    51c8:	strtmi	sp, [r0], -r5, lsl #26
    51cc:	pop	{r2, r8, sp}
    51d0:			; <UNDEFINED> instruction: 0xf7fc4010
    51d4:	vst2.<illegal width 64>	{d27,d29}, [pc :256]
    51d8:	ldclt	0, cr6, [r0, #-512]	; 0xfffffe00
    51dc:			; <UNDEFINED> instruction: 0x000021b2
    51e0:			; <UNDEFINED> instruction: 0xf8dfb40e
    51e4:	ldrblt	ip, [r0, #192]!	; 0xc0
    51e8:	cfldr64vs	mvdx15, [ip, #692]!	; 0x2b4
    51ec:	mvnsvc	pc, #-805306368	; 0xd0000000
    51f0:	ldrbtmi	r4, [ip], #3373	; 0xd2d
    51f4:			; <UNDEFINED> instruction: 0xf853ac01
    51f8:	svcge	0x00032b04
    51fc:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    5200:	strmi	r4, [r6], -r1, lsr #12
    5204:	stmdavs	sp!, {r3, r4, r5, r9, sl, lr}
    5208:	ldrbpl	pc, [ip, sp, asr #17]	; <UNPREDICTABLE>
    520c:	streq	pc, [r0, #-79]	; 0xffffffb1
    5210:	ldrbvs	pc, [sl, #1103]!	; 0x44f	; <UNPREDICTABLE>
    5214:	strls	r9, [r1, #-770]	; 0xfffffcfe
    5218:			; <UNDEFINED> instruction: 0xf850f000
    521c:	cmnlt	r8, #36, 16	; 0x240000
    5220:			; <UNDEFINED> instruction: 0x46224633
    5224:	strmi	r2, [r5], -r1, lsl #2
    5228:	stmib	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    522c:	tstle	r5, #160, 4
    5230:			; <UNDEFINED> instruction: 0xd00242bd
    5234:			; <UNDEFINED> instruction: 0xf7fc4628
    5238:	cdpne	8, 2, cr14, cr0, cr10, {7}
    523c:	bmi	6fbed4 <__printf_chk@plt+0x6fa78c>
    5240:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    5244:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5248:			; <UNDEFINED> instruction: 0x37dcf8dd
    524c:	qsuble	r4, sl, r6
    5250:	cfldr64vs	mvdx15, [ip, #52]!	; 0x34
    5254:	ldrhtmi	lr, [r0], #141	; 0x8d
    5258:	ldrbmi	fp, [r0, -r3]!
    525c:	svclt	0x000842bd
    5260:	rscscc	pc, pc, pc, asr #32
    5264:			; <UNDEFINED> instruction: 0xf7fcd0eb
    5268:	strmi	lr, [r4], -ip, lsl #20
    526c:	stmdavs	r5!, {r3, r5, r9, sl, lr}
    5270:	stmia	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5274:	rscscc	pc, pc, pc, asr #32
    5278:	strb	r6, [r0, r5, lsr #32]!
    527c:			; <UNDEFINED> instruction: 0xf0004630
    5280:			; <UNDEFINED> instruction: 0xf04ff817
    5284:			; <UNDEFINED> instruction: 0xe7da30ff
    5288:	ldmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    528c:	strmi	r2, [r3], -fp, asr #4
    5290:	andsvs	r4, sl, r0, lsr r6
    5294:			; <UNDEFINED> instruction: 0xf80cf000
    5298:	rscscc	pc, pc, pc, asr #32
    529c:			; <UNDEFINED> instruction: 0xf7fce7cf
    52a0:	svclt	0x0000e93e
    52a4:	muleq	r1, r2, ip
    52a8:	andeq	r0, r0, ip, lsr #2
    52ac:	andeq	r2, r1, r2, asr #24
    52b0:			; <UNDEFINED> instruction: 0xf0436803
    52b4:	andvs	r0, r3, r0, lsr #6
    52b8:	svclt	0x00004770
    52bc:	svcmi	0x00f0e92d
    52c0:	cfstr32vc	mvfx15, [pc, #-692]	; 5014 <__printf_chk@plt+0x38cc>
    52c4:	ldrmi	sl, [r6], -r8, lsl #30
    52c8:	ldrbeq	pc, [r0, #263]	; 0x107	; <UNPREDICTABLE>
    52cc:	ldrbeq	pc, [r8], #-263	; 0xfffffef9	; <UNPREDICTABLE>
    52d0:			; <UNDEFINED> instruction: 0x460561fd
    52d4:			; <UNDEFINED> instruction: 0x461062bd
    52d8:	ldmibpl	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    52dc:			; <UNDEFINED> instruction: 0x460c63fc
    52e0:			; <UNDEFINED> instruction: 0x461c617c
    52e4:	ldmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    52e8:			; <UNDEFINED> instruction: 0xf8d7447d
    52ec:	ldmibvs	r9!, {r2, r3, r4, r5, pc}^
    52f0:	strbmi	r5, [r2], -fp, ror #17
    52f4:			; <UNDEFINED> instruction: 0xf8c7681b
    52f8:			; <UNDEFINED> instruction: 0xf04f3214
    52fc:			; <UNDEFINED> instruction: 0xf0000300
    5300:	stmdacs	r0, {r0, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    5304:	eorshi	pc, r0, #192, 4
    5308:	strbmi	r4, [r1], -r0, lsr #12
    530c:	stc2l	0, cr15, [sl]
    5310:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}
    5314:	ldrbhi	pc, [r1], #-704	; 0xfffffd40	; <UNPREDICTABLE>
    5318:	ldmvs	fp, {r1, r3, r4, r7, fp, sp, lr}^
    531c:	svclt	0x00283207
    5320:	rscscc	pc, pc, #79	; 0x4f
    5324:			; <UNDEFINED> instruction: 0xf080189b
    5328:	andcs	r8, r6, r2, lsl r2
    532c:			; <UNDEFINED> instruction: 0xf0801818
    5330:			; <UNDEFINED> instruction: 0xf5b0820e
    5334:			; <UNDEFINED> instruction: 0xf0c06f7a
    5338:	mcrrne	0, 12, r8, r5, cr15
    533c:	andhi	pc, r7, #0
    5340:	ldmdb	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5344:	stmdacs	r0, {r3, r4, r5, r6, r8, r9, sp, lr}
    5348:	andhi	pc, r1, #0
    534c:	teqvs	r8, fp	; <illegal shifter operand>
    5350:			; <UNDEFINED> instruction: 0xf0002b00
    5354:	ldmdbvs	fp!, {r1, r2, r3, r6, r7, pc}^
    5358:	ldrdls	pc, [r0], -r3
    535c:	strcs	r6, [r0], #-2555	; 0xfffff605
    5360:			; <UNDEFINED> instruction: 0x61bc6abd
    5364:	ldrdlt	pc, [r4], -r3
    5368:	ldrdcc	pc, [r0], -fp
    536c:			; <UNDEFINED> instruction: 0xf00042b3
    5370:	bl	fe8e5a18 <__printf_chk@plt+0xfe8e42d0>
    5374:	bl	507394 <__printf_chk@plt+0x505c4c>
    5378:	svclt	0x00280a08
    537c:	bcc	14c0 <abort@plt+0x4>
    5380:	eorle	r4, ip, #876609536	; 0x34400000
    5384:	svceq	0x0000f1b9
    5388:	bicshi	pc, r5, r0
    538c:	orrshi	pc, pc, r0, asr #5
    5390:	stmdbeq	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    5394:	svclt	0x003845d1
    5398:			; <UNDEFINED> instruction: 0xf1b946d1
    539c:			; <UNDEFINED> instruction: 0xf0003fff
    53a0:	bvs	feea5a00 <__printf_chk@plt+0xfeea42b8>
    53a4:	addsmi	r1, r5, #700416	; 0xab000
    53a8:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
    53ac:			; <UNDEFINED> instruction: 0xf383fab3
    53b0:	cmpne	r3, #323584	; 0x4f000
    53b4:			; <UNDEFINED> instruction: 0xf040647b
    53b8:	strbmi	r8, [r8], -r1, asr #3
    53bc:	ldmdb	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    53c0:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, fp, sp, lr}
    53c4:	orrhi	pc, r3, r0
    53c8:	svclt	0x00082c00
    53cc:	blcs	dfd4 <__printf_chk@plt+0xc88c>
    53d0:	mvnshi	pc, #0
    53d4:	strtmi	r4, [r2], -r9, lsr #12
    53d8:			; <UNDEFINED> instruction: 0xf7fc4605
    53dc:	stmdbne	r8!, {r2, r8, fp, sp, lr, pc}
    53e0:	ldrtmi	r4, [r1], -r2, asr #12
    53e4:	ldm	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    53e8:	ldmibvs	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}
    53ec:	addsmi	r6, r3, #1769472	; 0x1b0000
    53f0:	strhi	pc, [r2], #-0
    53f4:	mlacs	r4, fp, r8, pc	; <UNPREDICTABLE>
    53f8:	ldrdcc	pc, [r8], -fp	; <UNPREDICTABLE>
    53fc:			; <UNDEFINED> instruction: 0xf0002a25
    5400:	ldfnep	f0, [ip], {31}
    5404:	strbthi	pc, [r6], #-0	; <UNPREDICTABLE>
    5408:			; <UNDEFINED> instruction: 0x011b6bf9
    540c:	stmdavs	lr, {r1, r2, r3, r5, r6, r9, fp, sp}^
    5410:	tsteq	r3, r6, lsl #22
    5414:			; <UNDEFINED> instruction: 0xf00058f4
    5418:			; <UNDEFINED> instruction: 0xf8db810a
    541c:	eorcs	r3, r5, #8
    5420:			; <UNDEFINED> instruction: 0x07d86b79
    5424:	svclt	0x0055700a
    5428:	blvs	1e4c558 <__printf_chk@plt+0x1e4ae10>
    542c:	cfstrsne	mvf6, [sl], {58}	; 0x3a
    5430:	ldrtvs	fp, [sl], #-3906	; 0xfffff0be
    5434:	subvc	r2, sl, r7, lsr #4
    5438:	svclt	0x00410799
    543c:			; <UNDEFINED> instruction: 0x212d6c3a
    5440:	blne	83450 <__printf_chk@plt+0x81d08>
    5444:	smmlareq	sl, sl, r4, r6
    5448:	ldcvs	15, cr11, [sl], #-260	; 0xfffffefc
    544c:			; <UNDEFINED> instruction: 0xf802212b
    5450:	ldrtvs	r1, [sl], #-2817	; 0xfffff4ff
    5454:	svclt	0x00410718
    5458:			; <UNDEFINED> instruction: 0x21206c3a
    545c:	blne	8346c <__printf_chk@plt+0x81d24>
    5460:			; <UNDEFINED> instruction: 0x06d9643a
    5464:	ldcvs	15, cr11, [sl], #-260	; 0xfffffefc
    5468:			; <UNDEFINED> instruction: 0xf8022123
    546c:	ldrtvs	r1, [sl], #-2817	; 0xfffff4ff
    5470:	svclt	0x0041065a
    5474:	cmpcs	r9, sl, lsr ip
    5478:	blne	83488 <__printf_chk@plt+0x81d40>
    547c:			; <UNDEFINED> instruction: 0x0698643a
    5480:	ldcvs	15, cr11, [fp], #-264	; 0xfffffef8
    5484:			; <UNDEFINED> instruction: 0xf8032230
    5488:	ldmib	fp, {r0, r8, r9, fp, sp}^
    548c:	svclt	0x00481203
    5490:	addsmi	r6, r1, #989855744	; 0x3b000000
    5494:	ldcvs	0, cr13, [fp], #-24	; 0xffffffe8
    5498:			; <UNDEFINED> instruction: 0x46181a52
    549c:	ldrtvs	r4, [fp], #-1043	; 0xfffffbed
    54a0:	stmia	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    54a4:	andne	lr, r6, #3588096	; 0x36c000
    54a8:	mulle	r6, r1, r2
    54ac:	bne	14a05a0 <__printf_chk@plt+0x149ee58>
    54b0:	ldrmi	r4, [r3], #-1560	; 0xfffff9e8
    54b4:			; <UNDEFINED> instruction: 0xf7fc643b
    54b8:	svcne	0x00e3e896
    54bc:	stmdale	r5!, {r0, r3, r8, r9, fp, sp}
    54c0:			; <UNDEFINED> instruction: 0xf013e8df
    54c4:	andseq	r0, pc, pc, lsl r0	; <UNPREDICTABLE>
    54c8:	andseq	r0, sl, sl, lsl r0
    54cc:	sbceq	r0, r6, #36	; 0x24
    54d0:	andseq	r0, pc, r4, lsr #32
    54d4:	andseq	r0, pc, r4, lsr #32
    54d8:	andcs	r3, r0, #872415232	; 0x34000000
    54dc:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    54e0:	bl	feb5d9d0 <__printf_chk@plt+0xfeb5c288>
    54e4:	blge	2088f8 <__printf_chk@plt+0x2071b0>
    54e8:	bvs	feede2dc <__printf_chk@plt+0xfeedcb94>
    54ec:			; <UNDEFINED> instruction: 0xf47f2b00
    54f0:			; <UNDEFINED> instruction: 0xf8d7af32
    54f4:	ldr	r9, [r1, -r8, lsr #32]!
    54f8:	rsbcs	r6, ip, #15104	; 0x3b00
    54fc:	blcs	83510 <__printf_chk@plt+0x81dc8>
    5500:	cfldrsvs	mvf6, [fp], #-236	; 0xffffff14
    5504:			; <UNDEFINED> instruction: 0xf803226c
    5508:	ldrtvs	r2, [fp], #-2817	; 0xfffff4ff
    550c:	mlacc	r4, fp, r8, pc	; <UNPREDICTABLE>
    5510:	andeq	pc, r0, pc, asr #32
    5514:	subsvc	r6, r0, sl, lsr ip
    5518:			; <UNDEFINED> instruction: 0xf8db7013
    551c:	mrrcne	0, 1, r3, r9, cr4
    5520:	tsthi	pc, r0	; <UNPREDICTABLE>
    5524:	ldmne	r2!, {r0, r1, r3, r4, r8}^
    5528:	blcs	15b8fc <__printf_chk@plt+0x15a1b4>
    552c:	bicshi	pc, r2, #64	; 0x40
    5530:			; <UNDEFINED> instruction: 0xf04f6892
    5534:	ldrvs	r0, [sl, #-2049]!	; 0xfffff7ff
    5538:	ldrdcc	pc, [r0], -fp	; <UNPREDICTABLE>
    553c:	andle	r1, ip, sl, asr ip
    5540:	ldmne	r2!, {r0, r1, r3, r4, r8}^
    5544:	blcs	15b918 <__printf_chk@plt+0x15a1d0>
    5548:	bichi	pc, r4, #64	; 0x40
    554c:			; <UNDEFINED> instruction: 0xf1076892
    5550:			; <UNDEFINED> instruction: 0xf8430350
    5554:			; <UNDEFINED> instruction: 0xf1082028
    5558:	movwcs	r0, #10241	; 0x2801
    555c:	movweq	lr, #15130	; 0x3b1a
    5560:			; <UNDEFINED> instruction: 0xf080627b
    5564:	ldrmi	r8, [r9, #176]	; 0xb0
    5568:	rscshi	pc, r1, #128	; 0x80
    556c:	svceq	0x0000f1b9
    5570:	subshi	pc, sl, #64	; 0x40
    5574:	blcs	31ff68 <__printf_chk@plt+0x31e820>
    5578:			; <UNDEFINED> instruction: 0xf04fbf98
    557c:	vmla.i8	d0, d0, d12
    5580:	bvs	feea5ef4 <__printf_chk@plt+0xfeea47ac>
    5584:	addsmi	r1, r5, #700416	; 0xab000
    5588:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
    558c:			; <UNDEFINED> instruction: 0xf383fab3
    5590:	cmpne	r3, #323584	; 0x4f000
    5594:			; <UNDEFINED> instruction: 0xf040647b
    5598:			; <UNDEFINED> instruction: 0x464882d1
    559c:	stmda	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    55a0:			; <UNDEFINED> instruction: 0x46066c7b
    55a4:			; <UNDEFINED> instruction: 0xf0002800
    55a8:			; <UNDEFINED> instruction: 0xf1ba8092
    55ac:	svclt	0x00080f00
    55b0:	tstlt	fp, r0, lsl #6
    55b4:	ldrbmi	r4, [r2], -r9, lsr #12
    55b8:	ldmda	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    55bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    55c0:	andcc	pc, sl, r6, lsl #16
    55c4:	rscsvs	r1, fp, #1584	; 0x630
    55c8:	ldmda	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    55cc:	strbeq	pc, [ip], #-263	; 0xfffffef9	; <UNPREDICTABLE>
    55d0:	streq	lr, [sl, #-2985]	; 0xfffff457
    55d4:	eorslt	pc, r0, r7, asr #17
    55d8:	stmdavs	r3, {r0, r2, r3, r4, r5, r6, sl, sp, lr}
    55dc:	ldrhtvs	r6, [fp], #56	; 0x38
    55e0:	cmpeq	r0, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    55e4:			; <UNDEFINED> instruction: 0xf04f623b
    55e8:	strdvs	r3, [r3], -pc	; <UNPREDICTABLE>
    55ec:			; <UNDEFINED> instruction: 0x6c796bbb
    55f0:	stmdbcs	r0, {r1, r3, r4, r9, sl, lr}
    55f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    55f8:	bvs	ffedd64c <__printf_chk@plt+0xffedbf04>
    55fc:			; <UNDEFINED> instruction: 0xf06fbfb8
    5600:	blcs	415a08 <__printf_chk@plt+0x4142c0>
    5604:	msrhi	SPSR_sx, #0, 4
    5608:			; <UNDEFINED> instruction: 0xf013e8df
    560c:	ldrsheq	r0, [r1, #31]!
    5610:			; <UNDEFINED> instruction: 0x01ad01cb
    5614:	sbceq	r0, r6, r6, asr #1
    5618:	sbceq	r0, r6, r6, asr #1
    561c:	teqeq	r8, r8, lsr r1
    5620:	orreq	r0, lr, lr, lsl #3
    5624:	sbceq	r0, r6, r6, asr #1
    5628:	sbceq	r0, r6, r6, asr #1
    562c:	ldccc	0, cr0, [r2], {198}	; 0xc6
    5630:			; <UNDEFINED> instruction: 0xf2002c04
    5634:	ldm	pc, {r0, r1, r2, r3, r6, r8, r9, pc}^	; <UNPREDICTABLE>
    5638:	strge	pc, [sl, #4]!
    563c:	umullseq	r9, lr, r9, r9
    5640:			; <UNDEFINED> instruction: 0xf0403301
    5644:	strcs	r8, [r1], #-839	; 0xfffffcb9
    5648:	streq	lr, [r4], #-2842	; 0xfffff4e6
    564c:			; <UNDEFINED> instruction: 0xf04fbf28
    5650:	strmi	r3, [r1, #1279]!	; 0x4ff
    5654:			; <UNDEFINED> instruction: 0xf1b9d226
    5658:			; <UNDEFINED> instruction: 0xf0400f00
    565c:			; <UNDEFINED> instruction: 0xf04f81f4
    5660:	strmi	r0, [r1, #2316]!	; 0x90c
    5664:	ssat16mi	fp, #2, r8
    5668:	svccc	0x00fff1b9
    566c:	bvs	feef9730 <__printf_chk@plt+0xfeef7fe8>
    5670:	addsmi	r1, sp, #974848	; 0xee000
    5674:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
    5678:			; <UNDEFINED> instruction: 0xf686fab6
    567c:	ldrbne	lr, [r6], -pc, asr #20
    5680:	addshi	pc, r0, #64	; 0x40
    5684:			; <UNDEFINED> instruction: 0xf7fb4648
    5688:	movwlt	lr, #4020	; 0xfb4
    568c:	svceq	0x0000f1ba
    5690:	strcs	fp, [r0], -r8, lsl #30
    5694:			; <UNDEFINED> instruction: 0xf0002e00
    5698:	strtmi	r8, [r9], -sp, lsr #5
    569c:			; <UNDEFINED> instruction: 0x46054652
    56a0:	svc	0x00a0f7fb
    56a4:			; <UNDEFINED> instruction: 0xf8052325
    56a8:			; <UNDEFINED> instruction: 0xf8db300a
    56ac:			; <UNDEFINED> instruction: 0xf10b6004
    56b0:	ldmibvs	fp!, {r2, r3, r5, r8, r9, fp}
    56b4:			; <UNDEFINED> instruction: 0x61bb3301
    56b8:	ldrdcc	pc, [r0], -fp
    56bc:			; <UNDEFINED> instruction: 0xf47f42b3
    56c0:	ssatmi	sl, #3, r8, asr #28
    56c4:			; <UNDEFINED> instruction: 0xf1b9e690
    56c8:			; <UNDEFINED> instruction: 0xf0003fff
    56cc:			; <UNDEFINED> instruction: 0xf7fb8240
    56d0:			; <UNDEFINED> instruction: 0x63b8efd8
    56d4:	addsmi	r6, sp, #765952	; 0xbb000
    56d8:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
    56dc:	bichi	pc, r1, r0, asr #32
    56e0:	tstlt	r3, fp, lsr r9
    56e4:			; <UNDEFINED> instruction: 0xf7fb4618
    56e8:	ldmibvs	fp!, {r1, r4, r7, r9, sl, fp, sp, lr, pc}^
    56ec:			; <UNDEFINED> instruction: 0xf1076858
    56f0:	addsmi	r0, r8, #224, 6	; 0x80000003
    56f4:			; <UNDEFINED> instruction: 0xf7fbd001
    56f8:	blvs	fff01128 <__printf_chk@plt+0xffeff9e0>
    56fc:			; <UNDEFINED> instruction: 0xf1076858
    5700:	addsmi	r0, r8, #96, 6	; 0x80000001
    5704:			; <UNDEFINED> instruction: 0xf7fbd001
    5708:	blvs	feec1118 <__printf_chk@plt+0xfeebf9d0>
    570c:	movwcs	r2, #50432	; 0xc500
    5710:			; <UNDEFINED> instruction: 0xf8df6013
    5714:			; <UNDEFINED> instruction: 0xf8df25cc
    5718:	ldrbtmi	r3, [sl], #-1476	; 0xfffffa3c
    571c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5720:	andscc	pc, r4, #14090240	; 0xd70000
    5724:			; <UNDEFINED> instruction: 0xf040405a
    5728:			; <UNDEFINED> instruction: 0x462882d3
    572c:	strvc	pc, [r7, -r7, lsl #10]
    5730:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    5734:			; <UNDEFINED> instruction: 0xf04f8ff0
    5738:	strt	r0, [fp], -ip, lsl #18
    573c:	strtmi	r4, [r8], -r9, asr #12
    5740:	mcr	7, 6, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    5744:			; <UNDEFINED> instruction: 0xf0002800
    5748:	strmi	r8, [r5], -r9, lsl #3
    574c:			; <UNDEFINED> instruction: 0xf7fbe647
    5750:	ldmibvs	fp!, {r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
    5754:	ldmdavs	r8, {r3, r4, r5, r7, r8, r9, sp, lr}^
    5758:	mvneq	pc, #-1073741823	; 0xc0000001
    575c:			; <UNDEFINED> instruction: 0xd1ca4298
    5760:			; <UNDEFINED> instruction: 0xf04fe7cb
    5764:	strbt	r0, [r7], r0, lsl #16
    5768:	ldrb	r2, [r2, r0, lsl #10]
    576c:	ldrbmi	r6, [r4], -fp, lsl #17
    5770:	andge	pc, r0, r3, asr #17
    5774:	stmvs	fp, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    5778:	ldrbmi	r2, [r4], -r0, lsl #4
    577c:	andge	pc, r0, r3, asr #17
    5780:			; <UNDEFINED> instruction: 0xe792605a
    5784:	ldrbmi	r6, [r4], -fp, lsl #17
    5788:	andge	pc, r0, r3, lsr #17
    578c:	stmvs	fp, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    5790:			; <UNDEFINED> instruction: 0xf8834654
    5794:	str	sl, [r8, r0]
    5798:			; <UNDEFINED> instruction: 0xf1b86b3b
    579c:	bl	1893a8 <__printf_chk@plt+0x187c60>
    57a0:	bvs	fe6857d0 <__printf_chk@plt+0xfe684088>
    57a4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr}^
    57a8:	movwne	lr, #11011	; 0x2b03
    57ac:			; <UNDEFINED> instruction: 0xf000689a
    57b0:			; <UNDEFINED> instruction: 0xf1b880e7
    57b4:			; <UNDEFINED> instruction: 0xf0000f02
    57b8:	stmib	sp, {r0, r2, r8, pc}^
    57bc:			; <UNDEFINED> instruction: 0xf04f2401
    57c0:	blvs	1e927c4 <__printf_chk@plt+0x1e9107c>
    57c4:	andls	r6, r0, #185	; 0xb9
    57c8:			; <UNDEFINED> instruction: 0xf7fb2201
    57cc:	ldmvs	r9!, {r1, r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    57d0:	bcs	1f860 <__printf_chk@plt+0x1e118>
    57d4:	addmi	sp, sl, #119808	; 0x1d400
    57d8:	andle	r4, r7, #19922944	; 0x1300000
    57dc:			; <UNDEFINED> instruction: 0x0c02eb06
    57e0:	andgt	pc, sl, ip, lsl r8	; <UNPREDICTABLE>
    57e4:	svceq	0x0000f1bc
    57e8:	rsbshi	pc, r4, #64	; 0x40
    57ec:	ble	561fc <__printf_chk@plt+0x54ab4>
    57f0:	eorvs	r4, r0, r3, lsl #12
    57f4:	addmi	r1, sl, #23040	; 0x5a00
    57f8:			; <UNDEFINED> instruction: 0x81abf0c0
    57fc:	andmi	pc, r0, #111	; 0x6f
    5800:			; <UNDEFINED> instruction: 0xf0004291
    5804:	bvs	1ea5ecc <__printf_chk@plt+0x1ea4784>
    5808:	ldrmi	r4, [sl, #1043]	; 0x413
    580c:			; <UNDEFINED> instruction: 0xf04fbf88
    5810:			; <UNDEFINED> instruction: 0xf1b933ff
    5814:			; <UNDEFINED> instruction: 0xf2c00f00
    5818:	b	13e5cc0 <__printf_chk@plt+0x13e4578>
    581c:	addsmi	r0, r3, #-1879048188	; 0x90000004
    5820:	sasxmi	fp, r3, r8
    5824:			; <UNDEFINED> instruction: 0xf4bf4599
    5828:	addsmi	sl, sl, #3552	; 0xde0
    582c:	sasxmi	fp, sl, r8
    5830:	svccc	0x00fff1b2
    5834:			; <UNDEFINED> instruction: 0xf0004691
    5838:	bvs	feee5cb0 <__printf_chk@plt+0xfeee4568>
    583c:	addsmi	r1, lr, #1003520	; 0xf5000
    5840:	mcrcs	15, 0, fp, cr0, cr8, {0}
    5844:			; <UNDEFINED> instruction: 0xf585fab5
    5848:	ldrbne	lr, [r5, #-2639]	; 0xfffff5b1
    584c:	tsthi	r3, r0, asr #32	; <UNPREDICTABLE>
    5850:			; <UNDEFINED> instruction: 0xf7fb4610
    5854:	stmdacs	r0, {r1, r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    5858:	mrshi	pc, (UNDEF: 11)	; <UNPREDICTABLE>
    585c:	svceq	0x0000f1ba
    5860:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
    5864:			; <UNDEFINED> instruction: 0xf0002d00
    5868:			; <UNDEFINED> instruction: 0x46318116
    586c:			; <UNDEFINED> instruction: 0x46064652
    5870:	mrc	7, 5, APSR_nzcv, cr8, cr11, {7}
    5874:	movweq	lr, #43945	; 0xaba9
    5878:	sxtah	r6, r4, fp, ror #8
    587c:			; <UNDEFINED> instruction: 0xf1b86b3b
    5880:	bl	18948c <__printf_chk@plt+0x187d44>
    5884:	bvs	fe6858b4 <__printf_chk@plt+0xfe68416c>
    5888:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr}^
    588c:	movwne	lr, #11011	; 0x2b03
    5890:	movwcs	lr, #10707	; 0x29d3
    5894:			; <UNDEFINED> instruction: 0x469c4693
    5898:	teqhi	lr, r0	; <UNPREDICTABLE>
    589c:	svceq	0x0002f1b8
    58a0:	msrhi	CPSR_s, r0
    58a4:	movwcs	lr, #10701	; 0x29cd
    58a8:	mvnscc	pc, #79	; 0x4f
    58ac:	strls	r6, [r4], #-2938	; 0xfffff486
    58b0:	andls	r6, r0, #185	; 0xb9
    58b4:			; <UNDEFINED> instruction: 0xf7fb2201
    58b8:	stmdavs	r2!, {r3, r5, r7, r9, sl, fp, sp, lr, pc}
    58bc:	bcs	1fba8 <__printf_chk@plt+0x1e460>
    58c0:			; <UNDEFINED> instruction: 0x6c3bda89
    58c4:	blcs	23a38 <__printf_chk@plt+0x222f0>
    58c8:	rschi	pc, r0, r0, asr #32
    58cc:	ble	fe3cf8d4 <__printf_chk@plt+0xfe3ce18c>
    58d0:			; <UNDEFINED> instruction: 0xf8d76bbb
    58d4:	ldmdavs	ip, {r4, r5, ip, sp, pc}
    58d8:			; <UNDEFINED> instruction: 0xf89bb93c
    58dc:			; <UNDEFINED> instruction: 0xf0033024
    58e0:	blcs	18c68a4 <__printf_chk@plt+0x18c515c>
    58e4:	ldrbcs	fp, [r4], #-3852	; 0xfffff0f4
    58e8:	bvs	feece948 <__printf_chk@plt+0xfeecd200>
    58ec:	svclt	0x0018429e
    58f0:			; <UNDEFINED> instruction: 0xf0402e00
    58f4:	ldmdbvs	fp!, {r0, r1, r2, r4, r5, r6, r8, pc}
    58f8:			; <UNDEFINED> instruction: 0x4618b113
    58fc:	stc	7, cr15, [r6, #1004]	; 0x3ec
    5900:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}^
    5904:	mvneq	pc, #-1073741823	; 0xc0000001
    5908:	mulle	r1, r8, r2
    590c:	ldcl	7, cr15, [lr, #-1004]!	; 0xfffffc14
    5910:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr}^
    5914:	msreq	SPSR_, #-1073741823	; 0xc0000001
    5918:	mulle	r1, r8, r2
    591c:	ldcl	7, cr15, [r6, #-1004]!	; 0xfffffc14
    5920:	strcs	r6, [r0, #-3003]	; 0xfffff445
    5924:	usat	r6, #20, ip
    5928:			; <UNDEFINED> instruction: 0xf1b86b3b
    592c:	bl	189538 <__printf_chk@plt+0x187df0>
    5930:	bvs	fe685960 <__printf_chk@plt+0xfe684218>
    5934:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr}^
    5938:	movwne	lr, #11011	; 0x2b03
    593c:	blvc	c0f90 <__printf_chk@plt+0xbf848>
    5940:	sbchi	pc, r2, r0
    5944:	svceq	0x0002f1b8
    5948:	adchi	pc, sl, r0
    594c:			; <UNDEFINED> instruction: 0xf04f6b7a
    5950:	stc	3, cr3, [sp, #1020]	; 0x3fc
    5954:	strls	r7, [r4], #-2818	; 0xfffff4fe
    5958:	andcs	r9, r1, #0, 4
    595c:			; <UNDEFINED> instruction: 0xf7fb60b9
    5960:	ldmvs	r9!, {r2, r4, r6, r9, sl, fp, sp, lr, pc}
    5964:	blvs	eff63c <__printf_chk@plt+0xefdef4>
    5968:	svceq	0x0001f1b8
    596c:	andeq	lr, sl, r6, lsl #22
    5970:	blvs	ffee03e0 <__printf_chk@plt+0xffedec98>
    5974:	bl	dfae8 <__printf_chk@plt+0xde3a0>
    5978:	ldmdbhi	sl, {r1, r8, r9, ip}
    597c:	svcge	0x0019f47f
    5980:	rsbsvs	r6, r9, fp, lsr sl
    5984:			; <UNDEFINED> instruction: 0xf04f681d
    5988:	andls	r3, r2, #-67108861	; 0xfc000003
    598c:	strls	r4, [r3], #-1602	; 0xfffff9be
    5990:	blvs	1f5dc8c <__printf_chk@plt+0x1f5c544>
    5994:	popvs	{r8, sl, ip, pc}
    5998:			; <UNDEFINED> instruction: 0xf7fb9501
    599c:	ldmdavs	r9!, {r1, r2, r4, r5, r9, sl, fp, sp, lr, pc}^
    59a0:	blvs	eff600 <__printf_chk@plt+0xefdeb8>
    59a4:	svceq	0x0001f1b8
    59a8:	andeq	lr, sl, r6, lsl #22
    59ac:	blvs	ffee041c <__printf_chk@plt+0xffedecd4>
    59b0:	bl	dfb24 <__printf_chk@plt+0xde3dc>
    59b4:			; <UNDEFINED> instruction: 0xf9b31302
    59b8:	rscle	r2, r1, r8
    59bc:	svceq	0x0002f1b8
    59c0:	mrcge	4, 7, APSR_nzcv, cr11, cr15, {3}
    59c4:	ldmdavs	sp, {r0, r1, r3, r4, r5, r9, fp, sp, lr}^
    59c8:	stmib	sp, {r0, r1, r3, r4, fp, sp, lr}^
    59cc:	andcs	r2, r1, #50331648	; 0x3000000
    59d0:	blvs	1f5dccc <__printf_chk@plt+0x1f5c584>
    59d4:			; <UNDEFINED> instruction: 0xf04f607b
    59d8:	strls	r3, [r0, #-1023]	; 0xfffffc01
    59dc:	ldrhtvs	r6, [r9], sp
    59e0:	ldmdavs	sp!, {r1, r8, sl, ip, pc}^
    59e4:			; <UNDEFINED> instruction: 0xf7fb9501
    59e8:	ldmvs	r9!, {r4, r9, sl, fp, sp, lr, pc}
    59ec:	blvs	eff5b4 <__printf_chk@plt+0xefde6c>
    59f0:	svceq	0x0001f1b8
    59f4:	andeq	lr, sl, r6, lsl #22
    59f8:	blvs	ffee0468 <__printf_chk@plt+0xffeded20>
    59fc:	bl	dfb70 <__printf_chk@plt+0xde428>
    5a00:	bvc	68a610 <__printf_chk@plt+0x688ec8>
    5a04:	mrcge	4, 6, APSR_nzcv, cr5, cr15, {3}
    5a08:	blvs	eff8f8 <__printf_chk@plt+0xefe1b0>
    5a0c:	svceq	0x0001f1b8
    5a10:	andeq	lr, sl, r6, lsl #22
    5a14:	blvs	ffee0484 <__printf_chk@plt+0xffeded3c>
    5a18:	bl	dfb8c <__printf_chk@plt+0xde444>
    5a1c:			; <UNDEFINED> instruction: 0xf9931302
    5a20:			; <UNDEFINED> instruction: 0xf47f2008
    5a24:	str	sl, [fp, r6, asr #29]!
    5a28:	mrcge	6, 2, APSR_nzcv, cr1, cr15, {7}
    5a2c:	b	13e0420 <__printf_chk@plt+0x13decd8>
    5a30:	ldrmi	r0, [r9, #2377]	; 0x949
    5a34:	cfstrsge	mvf15, [r5, #764]!	; 0x2fc
    5a38:	movwcc	r6, #6779	; 0x1a7b
    5a3c:	mcrge	4, 2, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    5a40:	ldrdls	pc, [r4], -r7	; <UNPREDICTABLE>
    5a44:			; <UNDEFINED> instruction: 0xf6ffe59d
    5a48:	b	13f1358 <__printf_chk@plt+0x13efc10>
    5a4c:	str	r0, [r8], -r9, asr #18
    5a50:	subcs	r6, ip, #15104	; 0x3b00
    5a54:	blcs	83a68 <__printf_chk@plt+0x82320>
    5a58:	ldrb	r6, [r7, #-1083]	; 0xfffffbc5
    5a5c:	mrc	7, 0, APSR_nzcv, cr0, cr11, {7}
    5a60:			; <UNDEFINED> instruction: 0x462863b8
    5a64:	ldcl	7, cr15, [r2], {251}	; 0xfb
    5a68:			; <UNDEFINED> instruction: 0xf1b9e63a
    5a6c:			; <UNDEFINED> instruction: 0xf43f3fff
    5a70:			; <UNDEFINED> instruction: 0x4635adba
    5a74:	strbmi	lr, [r9], -lr, lsr #12
    5a78:			; <UNDEFINED> instruction: 0xf7fb4630
    5a7c:	stmdacs	r0, {r1, r2, r5, r8, sl, fp, sp, lr, pc}
    5a80:	bl	fea79e64 <__printf_chk@plt+0xfea7871c>
    5a84:	strmi	r0, [r6], -sl, lsl #6
    5a88:	str	r6, [ip, #1147]!	; 0x47b
    5a8c:			; <UNDEFINED> instruction: 0xf04f6c3b
    5a90:	subsvc	r0, sl, r0, lsl #4
    5a94:	bl	fea7f138 <__printf_chk@plt+0xfea7d9f0>
    5a98:	strmi	r0, [r6], -sl, lsl #6
    5a9c:	str	r6, [r2, #1147]!	; 0x47b
    5aa0:	blvs	1ea0394 <__printf_chk@plt+0x1e9ec4c>
    5aa4:	ldmdavs	sp, {r0, r3, r4, r5, r6, sp, lr}^
    5aa8:	andls	r6, r0, #1769472	; 0x1b0000
    5aac:	strls	r2, [r2, #-513]	; 0xfffffdff
    5ab0:			; <UNDEFINED> instruction: 0xf04f60bb
    5ab4:	popvs	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    5ab8:	blvc	1410f4 <__printf_chk@plt+0x13f9ac>
    5abc:	strls	r9, [r1, #-1030]	; 0xfffffbfa
    5ac0:	stc	7, cr15, [r2, #1004]!	; 0x3ec
    5ac4:	sxtab16	r6, r3, r9, ror #16
    5ac8:			; <UNDEFINED> instruction: 0x46426a3b
    5acc:	ldmdavs	sp, {r0, r3, r4, r5, r6, sp, lr}
    5ad0:	mvnscc	pc, #79	; 0x4f
    5ad4:	blvc	c1110 <__printf_chk@plt+0xbf9c8>
    5ad8:	adcsvs	r9, sp, r4, lsl #8
    5adc:	strls	r6, [r0, #-2941]	; 0xfffff483
    5ae0:	strls	r6, [r1, #-2237]	; 0xfffff743
    5ae4:	ldc	7, cr15, [r0, #1004]	; 0x3ec
    5ae8:			; <UNDEFINED> instruction: 0xe6716879
    5aec:			; <UNDEFINED> instruction: 0x465a6a3b
    5af0:	ldmdavs	sp, {r0, r3, r4, r5, r6, sp, lr}^
    5af4:	strls	r6, [r6], #-2075	; 0xfffff7e5
    5af8:	adcsvs	r9, fp, r2, lsl #10
    5afc:	popvs	{r0, r1, r5, r6, r9, sl, lr}
    5b00:	movwcs	lr, #18893	; 0x49cd
    5b04:	mvnscc	pc, #79	; 0x4f
    5b08:	strls	r6, [r1, #-2938]	; 0xfffff486
    5b0c:	andcs	r9, r1, #0, 4
    5b10:	ldcl	7, cr15, [sl, #-1004]!	; 0xfffffc14
    5b14:			; <UNDEFINED> instruction: 0xe65b6879
    5b18:			; <UNDEFINED> instruction: 0x46426a3b
    5b1c:	ldmdavs	sp, {r0, r3, r4, r5, r6, sp, lr}
    5b20:	mvnscc	pc, #79	; 0x4f
    5b24:	stmib	sp, {r2, sl, ip, pc}^
    5b28:	adcsvs	fp, sp, r2, lsl #24
    5b2c:	strls	r6, [r0, #-2941]	; 0xfffff483
    5b30:	strls	r6, [r1, #-2237]	; 0xfffff743
    5b34:	stcl	7, cr15, [r8, #-1004]!	; 0xfffffc14
    5b38:			; <UNDEFINED> instruction: 0xe6496879
    5b3c:	strtmi	r4, [r8], -r9, asr #12
    5b40:	stcl	7, cr15, [r2], {251}	; 0xfb
    5b44:	stmdacs	r0, {r1, r2, r9, sl, lr}
    5b48:	cfldrsge	mvf15, [r8, #-508]!	; 0xfffffe04
    5b4c:			; <UNDEFINED> instruction: 0x462ee5bf
    5b50:	bl	2bf028 <__printf_chk@plt+0x2bd8e0>
    5b54:	blvs	feec6b68 <__printf_chk@plt+0xfeec5420>
    5b58:	ldrsbtlt	pc, [r0], -r7	; <UNPREDICTABLE>
    5b5c:			; <UNDEFINED> instruction: 0x461a4635
    5b60:			; <UNDEFINED> instruction: 0x601368fb
    5b64:	bvs	feeff1f0 <__printf_chk@plt+0xfeefdaa8>
    5b68:	svclt	0x0018429e
    5b6c:	teqle	sp, r0, lsl #28
    5b70:	tstlt	r3, fp, lsr r9
    5b74:			; <UNDEFINED> instruction: 0xf7fb4618
    5b78:	ldmibvs	fp!, {r1, r3, r6, sl, fp, sp, lr, pc}^
    5b7c:			; <UNDEFINED> instruction: 0xf1076858
    5b80:	addsmi	r0, r8, #224, 6	; 0x80000003
    5b84:			; <UNDEFINED> instruction: 0xf7fbd001
    5b88:	blvs	fff00c98 <__printf_chk@plt+0xffeff550>
    5b8c:			; <UNDEFINED> instruction: 0xf1076858
    5b90:	addsmi	r0, r8, #96, 6	; 0x80000001
    5b94:			; <UNDEFINED> instruction: 0xf7fbd001
    5b98:	blvs	feec0c88 <__printf_chk@plt+0xfeebf540>
    5b9c:	strcs	r2, [r0, #-843]	; 0xfffffcb5
    5ba0:	ldr	r6, [r6, #19]!
    5ba4:	strtmi	r4, [r8], -r9, asr #12
    5ba8:	stc	7, cr15, [lr], {251}	; 0xfb
    5bac:			; <UNDEFINED> instruction: 0xf43f2800
    5bb0:			; <UNDEFINED> instruction: 0x4605af55
    5bb4:			; <UNDEFINED> instruction: 0x4605e576
    5bb8:	ldmdavs	r8, {r0, r4, sl, sp, lr, pc}^
    5bbc:	mvneq	pc, #-1073741823	; 0xc0000001
    5bc0:	mulle	r1, r8, r2
    5bc4:	stc	7, cr15, [r2], #-1004	; 0xfffffc14
    5bc8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr}^
    5bcc:	msreq	SPSR_, #-1073741823	; 0xc0000001
    5bd0:	mulle	r1, r8, r2
    5bd4:	ldc	7, cr15, [sl], {251}	; 0xfb
    5bd8:	ldcl	7, cr15, [r2, #-1004]	; 0xfffffc14
    5bdc:	tstcs	r6, #0, 10
    5be0:	ldr	r6, [r6, #3]
    5be4:			; <UNDEFINED> instruction: 0xf7fb4630
    5be8:	pkhbt	lr, r4, r2, lsl #24
    5bec:			; <UNDEFINED> instruction: 0xf7fb4630
    5bf0:	ldr	lr, [sp, lr, lsl #24]!
    5bf4:	ldrb	r4, [r5, #-1541]	; 0xfffff9fb
    5bf8:	bl	68ec04 <__printf_chk@plt+0x68d4bc>
    5bfc:	rsble	r0, r3, #4, 8	; 0x4000000
    5c00:	eorle	r4, r2, #675282944	; 0x28400000
    5c04:	svceq	0x0000f1b9
    5c08:	stfcsd	f5, [ip], {81}	; 0x51
    5c0c:			; <UNDEFINED> instruction: 0xf04fbf98
    5c10:	ldmdale	r2, {r2, r3, r8, fp}^
    5c14:	bne	ffba0708 <__printf_chk@plt+0xffb9efc0>
    5c18:	svclt	0x0018429d
    5c1c:	blx	fed91024 <__printf_chk@plt+0xfed8f8dc>
    5c20:	b	1403640 <__printf_chk@plt+0x1401ef8>
    5c24:	teqle	r9, r6, asr r6
    5c28:			; <UNDEFINED> instruction: 0xf7fb4648
    5c2c:	stmdacs	r0, {r1, r5, r6, r7, sl, fp, sp, lr, pc}
    5c30:	cfstrdge	mvd15, [sp, #-252]	; 0xffffff04
    5c34:	svceq	0x0000f1ba
    5c38:	strcs	fp, [r0], -r8, lsl #30
    5c3c:	suble	r2, r1, r0, lsl #28
    5c40:	ldrbmi	r4, [r2], -r9, lsr #12
    5c44:			; <UNDEFINED> instruction: 0xf7fb4605
    5c48:	movwcs	lr, #3278	; 0xcce
    5c4c:	andcc	pc, sl, r5, lsl #16
    5c50:	addsmi	r6, sp, #765952	; 0xbb000
    5c54:	strmi	fp, [r1, #3864]!	; 0xf18
    5c58:	ldmdbvs	fp!, {r3, r4, fp, ip, lr, pc}
    5c5c:			; <UNDEFINED> instruction: 0x4618b113
    5c60:	bl	ff543c54 <__printf_chk@plt+0xff54250c>
    5c64:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}^
    5c68:	mvneq	pc, #-1073741823	; 0xc0000001
    5c6c:	mulle	r1, r8, r2
    5c70:	bl	ff343c64 <__printf_chk@plt+0xff34251c>
    5c74:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr}^
    5c78:	msreq	SPSR_, #-1073741823	; 0xc0000001
    5c7c:	mulle	r1, r8, r2
    5c80:	bl	ff143c74 <__printf_chk@plt+0xff14252c>
    5c84:			; <UNDEFINED> instruction: 0xf8c3697b
    5c88:	strb	sl, [r2, #-0]
    5c8c:	strtmi	r4, [r1], -r8, lsr #12
    5c90:	ldc	7, cr15, [sl], {251}	; 0xfb
    5c94:	svclt	0x00182800
    5c98:	ldrb	r4, [lr, r5, lsl #12]
    5c9c:	strtmi	r4, [r8], -r9, asr #12
    5ca0:	ldc	7, cr15, [r2], {251}	; 0xfb
    5ca4:			; <UNDEFINED> instruction: 0xf43f2800
    5ca8:			; <UNDEFINED> instruction: 0x4605aed9
    5cac:			; <UNDEFINED> instruction: 0xf6ffe7cd
    5cb0:	b	13f10f0 <__printf_chk@plt+0x13ef9a8>
    5cb4:	strmi	r0, [r1, #2377]!	; 0x949
    5cb8:	sfmne	f5, 3, [r3], #-688	; 0xfffffd50
    5cbc:	ssatmi	fp, #2, r8, lsl #30
    5cc0:	str	sp, [r4, #-424]	; 0xfffffe58
    5cc4:	strb	r4, [r0, r5, lsl #12]
    5cc8:	svccc	0x00fff1b9
    5ccc:	ldrbt	sp, [lr], #189	; 0xbd
    5cd0:	stc	7, cr15, [r4], #-1004	; 0xfffffc14
    5cd4:	bl	ffcc3cc8 <__printf_chk@plt+0xffcc2580>
    5cd8:	muleq	r1, ip, fp
    5cdc:	andeq	r0, r0, ip, lsr #2
    5ce0:	andeq	r2, r1, sl, ror #14
    5ce4:	andcc	lr, r0, #3424256	; 0x344000
    5ce8:	suble	r2, r9, r0, lsl #22
    5cec:	andcc	fp, r8, #240, 8	; 0xf0000000
    5cf0:	strcs	r4, [r0], #-3366	; 0xfffff2da
    5cf4:			; <UNDEFINED> instruction: 0xc098f8df
    5cf8:	ldrbtmi	r4, [ip], #1149	; 0x47d
    5cfc:	stccc	8, cr15, [r8], {82}	; 0x52
    5d00:	blcs	55490c <__printf_chk@plt+0x5531c4>
    5d04:	ldm	pc, {r1, r2, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5d08:	eorcs	pc, r2, #3
    5d0c:	bleq	2cd58c <__printf_chk@plt+0x2cbe44>
    5d10:	ldrne	r0, [r6], -fp, lsl #22
    5d14:	bleq	2cf5b4 <__printf_chk@plt+0x2cde6c>
    5d18:	bleq	2d31d8 <__printf_chk@plt+0x2d1a90>
    5d1c:	bleq	2c8950 <__printf_chk@plt+0x2c7208>
    5d20:	blcc	143e68 <__printf_chk@plt+0x142720>
    5d24:	stmdavs	fp, {r0, r1, r4, sp, lr}
    5d28:	andscc	r3, r0, #16777216	; 0x1000000
    5d2c:	stmiale	r5!, {r0, r1, r5, r7, r9, lr}^
    5d30:	ldcllt	0, cr2, [r0]
    5d34:	andcc	r4, r7, r0, ror r7
    5d38:	andeq	pc, r7, r0, lsr #32
    5d3c:			; <UNDEFINED> instruction: 0x6702e8f0
    5d40:	strvs	lr, [r0, -r2, asr #19]
    5d44:			; <UNDEFINED> instruction: 0xf850e7ef
    5d48:	andshi	r3, r3, r4, lsl #22
    5d4c:			; <UNDEFINED> instruction: 0xf850e7eb
    5d50:	andsvc	r3, r3, r4, lsl #22
    5d54:	andcc	lr, r7, r7, ror #15
    5d58:	andeq	pc, r7, r0, lsr #32
    5d5c:			; <UNDEFINED> instruction: 0x6702e8f0
    5d60:	strvs	lr, [r0, -r2, asr #19]
    5d64:			; <UNDEFINED> instruction: 0xf850e7df
    5d68:	blcs	14980 <__printf_chk@plt+0x13238>
    5d6c:			; <UNDEFINED> instruction: 0xf8c2d1da
    5d70:	ldrb	ip, [r8, r0]
    5d74:	blcc	143ebc <__printf_chk@plt+0x142774>
    5d78:	bicsle	r2, r3, r0, lsl #22
    5d7c:	bfi	r6, r5, #0, #19
    5d80:	ldrbmi	r2, [r0, -r0]!
    5d84:	rscscc	pc, pc, pc, asr #32
    5d88:	svclt	0x0000e7d3
    5d8c:	andeq	r1, r0, r0, ror #13
    5d90:	ldrdeq	r1, [r0], -r6
    5d94:	svcmi	0x00f0e92d
    5d98:	umulllt	r4, sp, r3, r6
    5d9c:	strmi	r2, [fp], -r0, lsl #4
    5da0:	strmi	r4, [r0], pc, lsl #12
    5da4:			; <UNDEFINED> instruction: 0xf8434658
    5da8:	tstcs	r7, r0, lsl fp
    5dac:			; <UNDEFINED> instruction: 0x4616607b
    5db0:	blcs	243eb8 <__printf_chk@plt+0x242770>
    5db4:			; <UNDEFINED> instruction: 0x91014692
    5db8:	stmib	sp, {r1, r2, r9, ip, pc}^
    5dbc:	andls	r0, r7, #536870912	; 0x20000000
    5dc0:	addsne	pc, r9, #76546048	; 0x4900000
    5dc4:			; <UNDEFINED> instruction: 0xf6c19105
    5dc8:	vqsub.s8	d17, d23, d9
    5dcc:	movwls	r4, #33117	; 0x815d
    5dd0:	bicspl	pc, r1, r0, asr #5
    5dd4:	andeq	pc, r4, fp, asr #17
    5dd8:	tstls	sl, r9, lsl #4
    5ddc:	stmdacs	r5!, {r0, sp, lr, pc}
    5de0:			; <UNDEFINED> instruction: 0x4642d010
    5de4:	bleq	83e4c <__printf_chk@plt+0x82704>
    5de8:	stmdacs	r0, {r0, r2, r6, r9, sl, lr}
    5dec:	strdcs	sp, [ip, -r7]!
    5df0:			; <UNDEFINED> instruction: 0xf106fb01
    5df4:	blls	d9f64 <__printf_chk@plt+0xd881c>
    5df8:	blls	19e0ec <__printf_chk@plt+0x19c9a4>
    5dfc:	strdlt	r6, [sp], -fp
    5e00:	svchi	0x00f0e8bd
    5e04:	blx	4e2be <__printf_chk@plt+0x4cb76>
    5e08:			; <UNDEFINED> instruction: 0xf04ff006
    5e0c:	ldmdane	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}
    5e10:	stmib	r6, {r1, r3, r4, ip, lr}^
    5e14:			; <UNDEFINED> instruction: 0xf8c6aa02
    5e18:	stmib	r6, {r4, sp, pc}^
    5e1c:	cmnvs	r1, r6, lsl #20
    5e20:	adcsvs	r6, r1, #268435459	; 0x10000003
    5e24:	mulmi	r0, r8, r8
    5e28:	eorseq	pc, r0, r4, lsr #3
    5e2c:	blcs	272940 <__printf_chk@plt+0x2711f8>
    5e30:			; <UNDEFINED> instruction: 0x81b7f240
    5e34:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    5e38:	stccs	0, cr14, [sp], #-68	; 0xffffffbc
    5e3c:	stccs	0, cr13, [fp], #-96	; 0xffffffa0
    5e40:	stccs	0, cr13, [r0], #-108	; 0xffffff94
    5e44:	stccs	0, cr13, [r3], #-120	; 0xffffff88
    5e48:	ldccs	0, cr13, [r0], #-132	; 0xffffff7c
    5e4c:	mcrrcs	0, 2, sp, r9, cr4
    5e50:	ldmvs	r3!, {r0, r1, r2, r5, r8, ip, lr, pc}
    5e54:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    5e58:	stmdavc	ip, {r0, r1, r4, r5, r7, sp, lr}
    5e5c:	stccs	6, cr4, [r7], #-52	; 0xffffffcc
    5e60:	tsteq	r1, r5, lsl #2	; <UNPREDICTABLE>
    5e64:	ldmvs	r3!, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
    5e68:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    5e6c:			; <UNDEFINED> instruction: 0xe7f460b3
    5e70:			; <UNDEFINED> instruction: 0xf04368b3
    5e74:	adcsvs	r0, r3, r2, lsl #6
    5e78:	ldmvs	r3!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5e7c:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    5e80:			; <UNDEFINED> instruction: 0xe7ea60b3
    5e84:			; <UNDEFINED> instruction: 0xf04368b3
    5e88:	adcsvs	r0, r3, r8, lsl #6
    5e8c:	ldmvs	r3!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5e90:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    5e94:			; <UNDEFINED> instruction: 0xe7e060b3
    5e98:			; <UNDEFINED> instruction: 0xf04368b3
    5e9c:	adcsvs	r0, r3, r0, lsr #6
    5ea0:	stccs	7, cr14, [sl], #-876	; 0xfffffc94
    5ea4:	addhi	pc, r5, r0
    5ea8:	teqeq	r0, #164, 2	; 0x29	; <UNPREDICTABLE>
    5eac:	vqdmulh.s<illegal width 8>	d18, d0, d9
    5eb0:	sfmcs	f0, 1, [lr], #-528	; 0xfffffdf0
    5eb4:	sbcshi	pc, r5, r0
    5eb8:	movwcs	r3, #1281	; 0x501
    5ebc:	and	r2, r1, r1, lsl #2
    5ec0:	blmi	83f1c <__printf_chk@plt+0x827d4>
    5ec4:	strtmi	r2, [r8], r8, ror #24
    5ec8:			; <UNDEFINED> instruction: 0xf003bf02
    5ecc:	blx	466d8 <__printf_chk@plt+0x44f90>
    5ed0:	tstmi	r3, #536870912	; 0x20000000	; <UNPREDICTABLE>
    5ed4:	mcrrcs	0, 15, sp, ip, cr4
    5ed8:			; <UNDEFINED> instruction: 0xf043bf08
    5edc:	rscle	r0, pc, r4, lsl #6
    5ee0:	svclt	0x00082c6c
    5ee4:	rscle	r3, fp, r8, lsl #6
    5ee8:	svclt	0x00082c6a
    5eec:	rscle	r3, r7, r0, lsl r3
    5ef0:	sbcseq	pc, pc, #4
    5ef4:	rscle	r2, r3, sl, asr sl
    5ef8:	rscle	r2, r1, r4, ror ip
    5efc:	eoreq	pc, r5, #164, 2	; 0x29
    5f00:	vpmin.s8	q1, q0, <illegal reg q1.5>
    5f04:	ldm	pc, {r1, r2, r4, r5, r6, r8, pc}^	; <UNPREDICTABLE>
    5f08:	tsteq	lr, r2, lsl r0	; <UNPREDICTABLE>
    5f0c:	cmneq	r4, r4, ror r1
    5f10:	cmneq	r4, r4, ror r1
    5f14:	cmneq	r4, r4, ror r1
    5f18:	cmneq	r4, r4, ror r1
    5f1c:	cmneq	r4, r4, ror r1
    5f20:	cmneq	r4, r4, ror r1
    5f24:	cmneq	r4, r4, ror r1
    5f28:	cmneq	r4, r4, ror r1
    5f2c:	cmneq	r4, r4, ror r1
    5f30:	cmneq	r4, r4, ror r1
    5f34:	cmneq	r4, r4, ror r1
    5f38:	cmneq	r4, r4, ror r1
    5f3c:	cmneq	r4, r4, ror r1
    5f40:	orrseq	r0, lr, r4, ror r1
    5f44:	andseq	r0, lr, #116, 2
    5f48:	orrseq	r0, lr, r4, ror r1
    5f4c:			; <UNDEFINED> instruction: 0x019e019e
    5f50:	cmneq	r4, r4, ror r1
    5f54:	cmneq	r4, r4, ror r1
    5f58:	cmneq	r4, r4, ror r1
    5f5c:	cmneq	r4, r4, ror r1
    5f60:	cmneq	r4, r4, ror r1
    5f64:	rsceq	r0, r1, #116, 2
    5f68:	cmneq	r4, r4, ror r1
    5f6c:	cmneq	r4, r4, ror r1
    5f70:	cmneq	r4, r6, ror #3
    5f74:	cmneq	r4, r4, ror r1
    5f78:	cmneq	r4, r4, ror r1
    5f7c:	cmneq	r4, r4, ror r1
    5f80:	orrseq	r0, lr, r4, ror r1
    5f84:	andseq	r0, r8, #116, 2
    5f88:			; <UNDEFINED> instruction: 0x019e01ff
    5f8c:			; <UNDEFINED> instruction: 0x019e019e
    5f90:	mvnseq	r0, r4, ror r1
    5f94:	cmneq	r4, r4, ror r1
    5f98:	cmneq	r4, r4, ror r1
    5f9c:	mvneq	r0, r3, ror #1
    5fa0:	ldrsbeq	r0, [r4, #-46]!	; 0xffffffd2
    5fa4:	eoreq	r0, r2, #116, 2
    5fa8:	mvneq	r0, r4, ror r1
    5fac:	cmneq	r4, r4, ror r1
    5fb0:	blls	c6750 <__printf_chk@plt+0xc5008>
    5fb4:	ldrshvs	r6, [r1, -r5]!
    5fb8:	stmdavc	sl!, {r0, r8, r9, fp, sp}^
    5fbc:	movwcs	fp, #7992	; 0x1f38
    5fc0:	bcc	c2abd4 <__printf_chk@plt+0xc2948c>
    5fc4:	blcs	272b18 <__printf_chk@plt+0x2713d0>
    5fc8:	cmphi	fp, r0, asr #4	; <UNPREDICTABLE>
    5fcc:	mrrcne	10, 0, r9, r3, cr7
    5fd0:	andcc	r6, r1, #-2147483620	; 0x8000001c
    5fd4:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
    5fd8:	stcls	6, cr4, [r7], {13}
    5fdc:	bls	6ac00 <__printf_chk@plt+0x694b8>
    5fe0:	ldrdcc	pc, [r4], -fp
    5fe4:	vhsub.s8	d4, d16, d18
    5fe8:	bls	66934 <__printf_chk@plt+0x651ec>
    5fec:	andls	r0, r1, #82	; 0x52
    5ff0:	svclt	0x009c42a2
    5ff4:	andls	r1, r1, #25088	; 0x6200
    5ff8:			; <UNDEFINED> instruction: 0xf1b29a01
    5ffc:			; <UNDEFINED> instruction: 0xf0805f80
    6000:	tsteq	r1, r2, lsr #5
    6004:	addsmi	r9, sl, #8192	; 0x2000
    6008:	subhi	pc, r3, #0
    600c:			; <UNDEFINED> instruction: 0xf7fb4618
    6010:			; <UNDEFINED> instruction: 0xf8dbea5c
    6014:	strmi	r1, [r3], -r4
    6018:			; <UNDEFINED> instruction: 0xf0002800
    601c:	stmdals	r2, {r0, r1, r4, r7, r9, pc}
    6020:	ldrdcs	pc, [r0], -fp
    6024:			; <UNDEFINED> instruction: 0xf0004288
    6028:			; <UNDEFINED> instruction: 0xf8cb823d
    602c:	adcmi	r3, r2, #4
    6030:			; <UNDEFINED> instruction: 0xf1a3d80a
    6034:	andcc	r0, r1, #16
    6038:	b	13d6ac8 <__printf_chk@plt+0x13d5380>
    603c:			; <UNDEFINED> instruction: 0xf8401102
    6040:	ldmible	r8!, {r0, sp, pc}^
    6044:	andcs	pc, r0, fp, asr #17
    6048:	ldmdbpl	sl, {r2, r5, r8}
    604c:			; <UNDEFINED> instruction: 0xf0402a00
    6050:	strtmi	r8, [r9], -fp, asr #3
    6054:	tstpl	sl, r5, lsl #4
    6058:	blmi	840a4 <__printf_chk@plt+0x8295c>
    605c:			; <UNDEFINED> instruction: 0xf47f2c2e
    6060:	stmdavc	fp!, {r0, r1, r3, r5, r8, r9, sl, fp, sp, pc}^
    6064:	blcs	a9e740 <__printf_chk@plt+0xa9cff8>
    6068:	sbcshi	pc, r9, r0, asr #32
    606c:	vstmiane	r9!, {d9-d11}
    6070:	blcs	9e83c <__printf_chk@plt+0x9d0f4>
    6074:	svclt	0x00384688
    6078:	movwls	r2, #25346	; 0x6302
    607c:	blcc	c24330 <__printf_chk@plt+0xc22be8>
    6080:	bcs	272bf0 <__printf_chk@plt+0x2714a8>
    6084:	eorhi	pc, pc, #64, 4
    6088:			; <UNDEFINED> instruction: 0x1c656a34
    608c:	eorhi	pc, r2, #0
    6090:			; <UNDEFINED> instruction: 0xf8db9a01
    6094:	adcmi	r3, r2, #4
    6098:	bicshi	pc, sl, r0, asr #4
    609c:	ldrdcs	pc, [r0], -fp
    60a0:	stmdale	sl, {r1, r5, r7, r9, lr}
    60a4:	andseq	pc, r0, r3, lsr #3
    60a8:	adcmi	r3, r2, #268435456	; 0x10000000
    60ac:	tstne	r2, pc, asr #20
    60b0:	andge	pc, r1, r0, asr #16
    60b4:			; <UNDEFINED> instruction: 0xf8cbd9f8
    60b8:			; <UNDEFINED> instruction: 0x01242000
    60bc:	bcs	1c52c <__printf_chk@plt+0x1ade4>
    60c0:			; <UNDEFINED> instruction: 0x81bff040
    60c4:	strbmi	r2, [r5], -r5, lsl #4
    60c8:			; <UNDEFINED> instruction: 0xf898511a
    60cc:	ldrbt	r4, [r3], r0
    60d0:	vqrdmulh.s<illegal width 8>	d2, d0, d15
    60d4:	smmlsreq	r9, r2, r1, r8
    60d8:	mvnhi	pc, r0, lsl #2
    60dc:	svclt	0x00c42b07
    60e0:	movwls	r2, #17173	; 0x4315
    60e4:	ldreq	sp, [sl, r9, lsl #24]
    60e8:	tstcs	r2, #68, 30	; 0x110
    60ec:	strle	r9, [r4], #-772	; 0xfffffcfc
    60f0:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    60f4:	tsteq	r4, #-1073741776	; 0xc0000030	; <UNPREDICTABLE>
    60f8:			; <UNDEFINED> instruction: 0xf1b99304
    60fc:	svclt	0x00183fff
    6100:	eorls	pc, r8, r6, asr #17
    6104:	mrshi	pc, SPSR	; <UNPREDICTABLE>
    6108:			; <UNDEFINED> instruction: 0xf8db9a01
    610c:	strbmi	r3, [sl, #-4]
    6110:	msrhi	R11_usr, r0
    6114:	ldrdcs	pc, [r0], -fp
    6118:	stmdale	sl, {r1, r3, r6, r8, sl, lr}
    611c:	andseq	pc, r0, r3, lsr #3
    6120:	strbmi	r3, [sl, #-513]	; 0xfffffdff
    6124:	tstne	r2, pc, asr #20
    6128:	andge	pc, r1, r0, asr #16
    612c:			; <UNDEFINED> instruction: 0xf8cbd9f8
    6130:	b	13ce138 <__printf_chk@plt+0x13cc9f0>
    6134:			; <UNDEFINED> instruction: 0xf8531909
    6138:	bcs	e164 <__printf_chk@plt+0xca1c>
    613c:	msrhi	CPSR_fsx, r0, asr #32
    6140:			; <UNDEFINED> instruction: 0xf8439a04
    6144:			; <UNDEFINED> instruction: 0xf8862009
    6148:	ldmdavs	fp!, {r2, r5, lr}
    614c:	mrrcne	0, 7, r6, lr, cr5
    6150:	eorsvs	r9, lr, r5, lsl #22
    6154:	svclt	0x008842b3
    6158:			; <UNDEFINED> instruction: 0xf63f687b
    615c:	blls	171a6c <__printf_chk@plt+0x170324>
    6160:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    6164:	blls	166980 <__printf_chk@plt+0x165238>
    6168:	bl	fecac998 <__printf_chk@plt+0xfecab250>
    616c:	b	13c9e80 <__printf_chk@plt+0x13c8738>
    6170:			; <UNDEFINED> instruction: 0xf0c00443
    6174:	ldrshcs	r8, [r8, #-29]	; 0xffffffe3
    6178:	blx	60376 <__printf_chk@plt+0x5ec2e>
    617c:	blls	242590 <__printf_chk@plt+0x240e48>
    6180:	rsble	r4, sp, fp, lsr #5
    6184:			; <UNDEFINED> instruction: 0xf7fb4628
    6188:	strmi	lr, [r3], -r0, lsr #19
    618c:			; <UNDEFINED> instruction: 0xf0002800
    6190:	ldmib	r7, {r0, r1, r2, r3, r5, r6, r7, r8, pc}^
    6194:	bls	21f59c <__printf_chk@plt+0x21de54>
    6198:	rsble	r4, r8, sl, lsr #5
    619c:	rsbsvs	r9, fp, r5, lsl #8
    61a0:			; <UNDEFINED> instruction: 0x4642e61f
    61a4:	svccc	0x0001f812
    61a8:	teqeq	r0, r3, lsr #3	; <UNPREDICTABLE>
    61ac:	ldmible	r9!, {r0, r3, r8, fp, sp}^
    61b0:			; <UNDEFINED> instruction: 0xf47f2b24
    61b4:	stcls	14, cr10, [r9, #-252]	; 0xffffff04
    61b8:	mrscs	r2, (UNDEF: 58)
    61bc:	sbclt	lr, r4, #3
    61c0:			; <UNDEFINED> instruction: 0xf2002c09
    61c4:	adcmi	r8, fp, #-2147483603	; 0x8000002d
    61c8:	svclt	0x00944642
    61cc:			; <UNDEFINED> instruction: 0xf04f434b
    61d0:	bl	4131d4 <__printf_chk@plt+0x411a8c>
    61d4:			; <UNDEFINED> instruction: 0xf8980903
    61d8:	cps	#1
    61dc:			; <UNDEFINED> instruction: 0xf1a00801
    61e0:			; <UNDEFINED> instruction: 0x464b0030
    61e4:	sbclt	sp, r4, #-1409286141	; 0xac000003
    61e8:	mvnscc	pc, #79	; 0x4f
    61ec:	strbmi	r2, [r2], -r9, lsl #24
    61f0:			; <UNDEFINED> instruction: 0xf8dbd9ef
    61f4:	bls	9220c <__printf_chk@plt+0x90ac4>
    61f8:	mulle	r2, sl, r2
    61fc:			; <UNDEFINED> instruction: 0xf7fb4618
    6200:	ldmdavs	r8!, {r1, r2, r8, fp, sp, lr, pc}^
    6204:	addmi	r9, r3, #8, 22	; 0x2000
    6208:			; <UNDEFINED> instruction: 0xf7fbd001
    620c:			; <UNDEFINED> instruction: 0xf7fbe900
    6210:	andscs	lr, r6, #56, 20	; 0x38000
    6214:			; <UNDEFINED> instruction: 0xf04f4603
    6218:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
    621c:	stmdavc	fp!, {r0, r1, r2, r3, r5, r6, r7, r8, sl, sp, lr, pc}^
    6220:	blcs	254ee8 <__printf_chk@plt+0x2537a0>
    6224:			; <UNDEFINED> instruction: 0x81aef200
    6228:	svccc	0x0001f811
    622c:	blcs	254ef4 <__printf_chk@plt+0x2537ac>
    6230:	blne	12fca20 <__printf_chk@plt+0x12fb2d8>
    6234:	bls	197a70 <__printf_chk@plt+0x196328>
    6238:	addsmi	r6, sl, #1073741884	; 0x4000003c
    623c:	svclt	0x0038780c
    6240:	andls	r4, r6, #27262976	; 0x1a00000
    6244:	blcs	3ffb2c <__printf_chk@plt+0x3fe3e4>
    6248:	movwcs	fp, #53188	; 0xcfc4
    624c:			; <UNDEFINED> instruction: 0xf73f9304
    6250:			; <UNDEFINED> instruction: 0xf013af54
    6254:	svclt	0x00140f04
    6258:	movwcs	r2, #45836	; 0xb30c
    625c:	strb	r9, [ip, -r4, lsl #6]
    6260:			; <UNDEFINED> instruction: 0xf7fb4608
    6264:	strmi	lr, [r3], -r6, asr #19
    6268:			; <UNDEFINED> instruction: 0xf0002800
    626c:	eorcs	r8, ip, #210	; 0xd2
    6270:	blx	97ada <__printf_chk@plt+0x96392>
    6274:	strtmi	pc, [r9], -r6, lsl #4
    6278:	ldmib	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    627c:			; <UNDEFINED> instruction: 0x4603683e
    6280:	strmi	lr, [r8], -ip, lsl #15
    6284:	svccc	0x0001f810
    6288:	ldrteq	pc, [r0], #-419	; 0xfffffe5d	; <UNPREDICTABLE>
    628c:	ldmible	r9!, {r0, r3, sl, fp, sp}^
    6290:			; <UNDEFINED> instruction: 0xf47f2b24
    6294:			; <UNDEFINED> instruction: 0x460bae9b
    6298:	tstcs	r0, sl
    629c:	blx	17fe2b8 <__printf_chk@plt+0x17fcb70>
    62a0:			; <UNDEFINED> instruction: 0xf1bcfc82
    62a4:	vmax.f32	d0, d0, d9
    62a8:	stflsd	f0, [r9], {102}	; 0x66
    62ac:	adcmi	r4, r1, #30408704	; 0x1d00000
    62b0:	movtmi	fp, #8084	; 0x1f94
    62b4:	mvnscc	pc, pc, asr #32
    62b8:	ldmdavc	sl, {r2, r4, r6, fp, ip}^
    62bc:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    62c0:	eorseq	pc, r0, #-2147483608	; 0x80000028
    62c4:	mvnle	r4, #34603008	; 0x2100000
    62c8:			; <UNDEFINED> instruction: 0xf04fb2d4
    62cc:	stfcss	f3, [r9], {255}	; 0xff
    62d0:	ldmible	r1!, {r0, r2, r3, r4, r9, sl, lr}^
    62d4:	blcs	400110 <__printf_chk@plt+0x3fe9c8>
    62d8:	rschi	pc, ip, r0, lsl #6
    62dc:			; <UNDEFINED> instruction: 0xf100075a
    62e0:	blcs	1e668c <__printf_chk@plt+0x1e4f44>
    62e4:	movwcs	fp, #36804	; 0x8fc4
    62e8:			; <UNDEFINED> instruction: 0xf73f9304
    62ec:	ldreq	sl, [r8, r6, lsl #30]
    62f0:	movwcs	fp, #12100	; 0x2f44
    62f4:			; <UNDEFINED> instruction: 0xf53f9304
    62f8:			; <UNDEFINED> instruction: 0xf013af00
    62fc:	svclt	0x00140f01
    6300:	movwcs	r2, #25348	; 0x6304
    6304:	ldrbt	r9, [r8], r4, lsl #6
    6308:	vqrdmulh.s<illegal width 8>	d2, d0, d15
    630c:	smmlseq	r8, r9, r0, r8
    6310:	sbcshi	pc, r6, r0, lsl #2
    6314:	svclt	0x00c42b07
    6318:	movwls	r2, #17159	; 0x4307
    631c:	mcrge	7, 7, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    6320:	svclt	0x00440799
    6324:	movwls	r2, #17153	; 0x4301
    6328:	mcrge	5, 7, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    632c:	svceq	0x0001f013
    6330:	movwcs	fp, #16148	; 0x3f14
    6334:	movwls	r2, #17157	; 0x4305
    6338:	blcs	1ffebc <__printf_chk@plt+0x1fe774>
    633c:	movwcs	fp, #61388	; 0xefcc
    6340:	movwls	r2, #17165	; 0x430d
    6344:	movwcs	lr, #59097	; 0xe6d9
    6348:	movwls	r2, #17507	; 0x4463
    634c:	blcs	1ffea8 <__printf_chk@plt+0x1fe760>
    6350:	tstcs	r0, #204, 30	; 0x330
    6354:	movwls	r2, #17167	; 0x430f
    6358:	bls	7fe9c <__printf_chk@plt+0x7e754>
    635c:	andls	r0, r1, #82	; 0x52
    6360:	svclt	0x009c454a
    6364:	andeq	pc, r1, #1073741826	; 0x40000002
    6368:	bls	6ab74 <__printf_chk@plt+0x6942c>
    636c:	svcpl	0x0080f1b2
    6370:	rschi	pc, r9, r0, lsl #1
    6374:	bls	867c0 <__printf_chk@plt+0x85078>
    6378:	mlasle	ip, sl, r2, r4
    637c:			; <UNDEFINED> instruction: 0xf7fb4618
    6380:	strmi	lr, [r3], -r4, lsr #17
    6384:			; <UNDEFINED> instruction: 0xf0002800
    6388:			; <UNDEFINED> instruction: 0xf8db80f3
    638c:	stmdbls	r2, {r2, sp}
    6390:			; <UNDEFINED> instruction: 0xf0004291
    6394:			; <UNDEFINED> instruction: 0xf8cb8104
    6398:	ldrt	r3, [fp], r4
    639c:	addmi	r9, sl, #4, 18	; 0x10000
    63a0:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {1}
    63a4:	bls	200048 <__printf_chk@plt+0x1fe900>
    63a8:	adcsvs	r1, r2, #21248	; 0x5300
    63ac:			; <UNDEFINED> instruction: 0xf43f3201
    63b0:			; <UNDEFINED> instruction: 0xf8ddaf20
    63b4:	movwls	r9, #28700	; 0x701c
    63b8:	rscsvs	lr, r5, r6, lsr #13
    63bc:	stmdavc	fp!, {r3, r5, r9, sl, lr}
    63c0:	blcs	255088 <__printf_chk@plt+0x253940>
    63c4:	strmi	sp, [r3], -r6, lsl #16
    63c8:	svccs	0x0001f810
    63cc:	bcs	254c94 <__printf_chk@plt+0x25354c>
    63d0:			; <UNDEFINED> instruction: 0x1c99d9f9
    63d4:	blne	116cfe8 <__printf_chk@plt+0x116b8a0>
    63d8:	adcmi	r6, fp, #48, 2
    63dc:	svclt	0x00387804
    63e0:	strmi	r4, [r5], -fp, lsr #12
    63e4:	strb	r9, [r4, #-771]!	; 0xfffffcfd
    63e8:			; <UNDEFINED> instruction: 0xf47f2a05
    63ec:	strtmi	sl, [r9], -r4, lsl #30
    63f0:	blmi	8443c <__printf_chk@plt+0x82cf4>
    63f4:			; <UNDEFINED> instruction: 0x4608e55d
    63f8:			; <UNDEFINED> instruction: 0xf7fb930b
    63fc:	blls	3007ec <__printf_chk@plt+0x2ff0a4>
    6400:			; <UNDEFINED> instruction: 0xf8dbb178
    6404:	ldrmi	r2, [r9], -r0
    6408:			; <UNDEFINED> instruction: 0xf7fb0112
    640c:	strmi	lr, [r3], -ip, ror #17
    6410:			; <UNDEFINED> instruction: 0xf8dbe7c1
    6414:	bls	9242c <__printf_chk@plt+0x90ce4>
    6418:	mulle	r8, sl, r2
    641c:			; <UNDEFINED> instruction: 0xf7fa4618
    6420:	ldmdavs	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    6424:	addmi	r9, r3, #8, 22	; 0x2000
    6428:			; <UNDEFINED> instruction: 0xf7fad001
    642c:			; <UNDEFINED> instruction: 0xf7fbeff0
    6430:	andcs	lr, ip, #40, 18	; 0xa0000
    6434:			; <UNDEFINED> instruction: 0xf04f4603
    6438:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
    643c:	pop	{r0, r2, r3, ip, sp, pc}
    6440:	bcs	16a408 <__printf_chk@plt+0x168cc0>
    6444:	mrcge	4, 6, APSR_nzcv, cr7, cr15, {3}
    6448:	mulmi	r0, r8, r8
    644c:	ldr	r4, [r3, #-1605]!	; 0xfffff9bb
    6450:	subseq	r9, r2, r1, lsl #20
    6454:	adcmi	r9, r2, #268435456	; 0x10000000
    6458:	stclne	15, cr11, [r2], #-624	; 0xfffffd90
    645c:	bls	6ac68 <__printf_chk@plt+0x69520>
    6460:	svcpl	0x0080f1b2
    6464:	tsteq	r1, pc, ror #4
    6468:	addsmi	r9, sl, #8192	; 0x2000
    646c:			; <UNDEFINED> instruction: 0x4618d070
    6470:	stmda	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6474:	stmdacs	r0, {r0, r1, r9, sl, lr}
    6478:			; <UNDEFINED> instruction: 0xf8dbd07a
    647c:	stmdbls	r2, {r2, sp}
    6480:			; <UNDEFINED> instruction: 0xf0004291
    6484:			; <UNDEFINED> instruction: 0xf8cb808a
    6488:	str	r3, [r7], -r4
    648c:	ldrdcs	pc, [r0], -fp
    6490:	strmi	lr, [r8], -sp, asr #11
    6494:	stmia	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6498:	sbcle	r2, r2, r0, lsl #16
    649c:	ldrdcs	pc, [r0], -fp
    64a0:	stmdbls	r2, {r0, r1, r9, sl, lr}
    64a4:			; <UNDEFINED> instruction: 0x46180112
    64a8:	ldm	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    64ac:	ldrdcs	pc, [r0], -fp
    64b0:	ldr	r4, [sl, #1539]!	; 0x603
    64b4:	movwls	r2, #17162	; 0x430a
    64b8:	tstcs	r6, #32505856	; 0x1f00000
    64bc:	ldr	r9, [ip], -r4, lsl #6
    64c0:	movwls	r2, #17161	; 0x4309
    64c4:	tstcs	r1, #26214400	; 0x1900000
    64c8:	ldr	r9, [r6], -r4, lsl #6
    64cc:	ldrbtcs	r2, [r3], #-784	; 0xfffffcf0
    64d0:	ldr	r9, [r2], -r4, lsl #6
    64d4:	mrrcne	10, 0, r9, r3, cr7
    64d8:	andcc	r6, r1, #536870915	; 0x20000003
    64dc:	mcrge	4, 4, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    64e0:	movwls	r9, #31751	; 0x7c07
    64e4:			; <UNDEFINED> instruction: 0x4608e5d4
    64e8:	svccs	0x0001f810
    64ec:	ldrteq	pc, [r0], #-418	; 0xfffffe5e	; <UNPREDICTABLE>
    64f0:	ldmible	r9!, {r0, r3, sl, fp, sp}^
    64f4:			; <UNDEFINED> instruction: 0xf47f2a24
    64f8:	andcs	sl, r0, #12736	; 0x31c0
    64fc:	and	r2, r2, sl
    6500:	sfmcs	f3, 1, [r9, #-884]	; 0xfffffc8c
    6504:	stcls	8, cr13, [r9], {65}	; 0x41
    6508:	adcmi	r4, r2, #140, 12	; 0x8c00000
    650c:	movtmi	fp, #12180	; 0x2f94
    6510:	rscscc	pc, pc, #79	; 0x4f
    6514:	stmdavc	fp, {r2, r3, r4, r7, fp, ip}^
    6518:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    651c:	teqeq	r0, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
    6520:	mvnle	r4, #35651584	; 0x2200000
    6524:			; <UNDEFINED> instruction: 0xf04fb2dc
    6528:	sfmcs	f3, 4, [r9], {255}	; 0xff
    652c:	ldmible	r1!, {r2, r3, r7, r9, sl, lr}^
    6530:			; <UNDEFINED> instruction: 0xf109e65f
    6534:			; <UNDEFINED> instruction: 0xf11939ff
    6538:			; <UNDEFINED> instruction: 0xf63f0f03
    653c:	ldmvc	r4, {r1, r3, r4, r6, r9, sl, fp, sp, pc}
    6540:	str	r1, [ip], #3221	; 0xc95
    6544:	bls	97d78 <__printf_chk@plt+0x96630>
    6548:			; <UNDEFINED> instruction: 0xf47f429a
    654c:	strb	sl, [r8, -r7, ror #30]!
    6550:	movwls	r4, #17928	; 0x4608
    6554:	stmda	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6558:	stmdacs	r0, {r2, r8, r9, fp, ip, pc}
    655c:	svcge	0x0061f43f
    6560:	ldrdcs	pc, [r0], -fp
    6564:	tsteq	r2, r9, lsl r6
    6568:	ldmda	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    656c:	str	r4, [sl, r3, lsl #12]
    6570:	ldrdcc	pc, [r4], -fp
    6574:	stccc	7, cr14, [r1], {231}	; 0xe7
    6578:			; <UNDEFINED> instruction: 0xf63f1ce2
    657c:	strcc	sl, [r2, #-3642]	; 0xfffff1c6
    6580:	str	r6, [ip, #-372]!	; 0xfffffe8c
    6584:	movwcs	r4, #5645	; 0x160d
    6588:	stccc	6, cr14, [r1], {85}	; 0x55
    658c:			; <UNDEFINED> instruction: 0xf63f1ce3
    6590:			; <UNDEFINED> instruction: 0xf10cae30
    6594:	eorsvs	r0, r4, #131072	; 0x20000
    6598:			; <UNDEFINED> instruction: 0x460be57a
    659c:	strmi	lr, [fp], -r0, ror #15
    65a0:	svclt	0x0000e72f
    65a4:	mvnsmi	lr, #737280	; 0xb4000
    65a8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    65ac:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    65b0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    65b4:	svc	0x0008f7fa
    65b8:	blne	1d977b4 <__printf_chk@plt+0x1d9606c>
    65bc:	strhle	r1, [sl], -r6
    65c0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    65c4:	svccc	0x0004f855
    65c8:	strbmi	r3, [sl], -r1, lsl #8
    65cc:	ldrtmi	r4, [r8], -r1, asr #12
    65d0:	adcmi	r4, r6, #152, 14	; 0x2600000
    65d4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    65d8:	svclt	0x000083f8
    65dc:	andeq	r1, r1, sl, lsl #10
    65e0:	strdeq	r1, [r1], -r4
    65e4:	svclt	0x00004770

Disassembly of section .fini:

000065e8 <.fini>:
    65e8:	push	{r3, lr}
    65ec:	pop	{r3, pc}
