Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  3 09:54:48 2024
| Host         : TRON running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file audio_read_playback_top_timing_summary_routed.rpt -pb audio_read_playback_top_timing_summary_routed.pb -rpx audio_read_playback_top_timing_summary_routed.rpx -warn_on_violation
| Design       : audio_read_playback_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                130         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (130)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (271)
5. checking no_input_delay (2)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (130)
--------------------------
 There are 130 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (271)
--------------------------------------------------
 There are 271 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.675        0.000                      0                  407        0.049        0.000                      0                  407        3.000        0.000                       0                   191  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       13.675        0.000                      0                  407        0.049        0.000                      0                  407        9.500        0.000                       0                   187  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.675ns  (required time - arrival time)
  Source:                 SD_card/m_sdcard/state_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/bitCnt_v_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 1.090ns (18.136%)  route 4.920ns (81.864%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 21.519 - 20.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.639     1.639    SD_card/m_sdcard/clk_out1
    SLICE_X3Y47          FDRE                                         r  SD_card/m_sdcard/state_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.419     2.058 f  SD_card/m_sdcard/state_v_reg[3]/Q
                         net (fo=128, routed)         1.316     3.374    SD_card/m_sdcard/state_v_reg_n_0_[3]
    SLICE_X7Y47          LUT5 (Prop_lut5_I2_O)        0.299     3.673 f  SD_card/m_sdcard/bitCnt_v[7]_i_7/O
                         net (fo=11, routed)          0.562     4.236    SD_card/m_sdcard/bitCnt_v[7]_i_7_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I1_O)        0.124     4.360 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=12, routed)          1.588     5.948    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.072 r  SD_card/m_sdcard/bitCnt_v[7]_i_3/O
                         net (fo=1, routed)           0.784     6.856    SD_card/m_sdcard/bitCnt_v[7]_i_3_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.124     6.980 r  SD_card/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.669     7.649    SD_card/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X0Y45          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.519    21.519    SD_card/m_sdcard/clk_out1
    SLICE_X0Y45          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[1]/C
                         clock pessimism              0.094    21.613    
                         clock uncertainty           -0.084    21.530    
    SLICE_X0Y45          FDRE (Setup_fdre_C_CE)      -0.205    21.325    SD_card/m_sdcard/bitCnt_v_reg[1]
  -------------------------------------------------------------------
                         required time                         21.325    
                         arrival time                          -7.649    
  -------------------------------------------------------------------
                         slack                                 13.675    

Slack (MET) :             13.675ns  (required time - arrival time)
  Source:                 SD_card/m_sdcard/state_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/bitCnt_v_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 1.090ns (18.136%)  route 4.920ns (81.864%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 21.519 - 20.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.639     1.639    SD_card/m_sdcard/clk_out1
    SLICE_X3Y47          FDRE                                         r  SD_card/m_sdcard/state_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.419     2.058 f  SD_card/m_sdcard/state_v_reg[3]/Q
                         net (fo=128, routed)         1.316     3.374    SD_card/m_sdcard/state_v_reg_n_0_[3]
    SLICE_X7Y47          LUT5 (Prop_lut5_I2_O)        0.299     3.673 f  SD_card/m_sdcard/bitCnt_v[7]_i_7/O
                         net (fo=11, routed)          0.562     4.236    SD_card/m_sdcard/bitCnt_v[7]_i_7_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I1_O)        0.124     4.360 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=12, routed)          1.588     5.948    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.072 r  SD_card/m_sdcard/bitCnt_v[7]_i_3/O
                         net (fo=1, routed)           0.784     6.856    SD_card/m_sdcard/bitCnt_v[7]_i_3_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.124     6.980 r  SD_card/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.669     7.649    SD_card/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X1Y45          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.519    21.519    SD_card/m_sdcard/clk_out1
    SLICE_X1Y45          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[2]/C
                         clock pessimism              0.094    21.613    
                         clock uncertainty           -0.084    21.530    
    SLICE_X1Y45          FDRE (Setup_fdre_C_CE)      -0.205    21.325    SD_card/m_sdcard/bitCnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                         21.325    
                         arrival time                          -7.649    
  -------------------------------------------------------------------
                         slack                                 13.675    

Slack (MET) :             13.675ns  (required time - arrival time)
  Source:                 SD_card/m_sdcard/state_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/bitCnt_v_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 1.090ns (18.136%)  route 4.920ns (81.864%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 21.519 - 20.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.639     1.639    SD_card/m_sdcard/clk_out1
    SLICE_X3Y47          FDRE                                         r  SD_card/m_sdcard/state_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.419     2.058 f  SD_card/m_sdcard/state_v_reg[3]/Q
                         net (fo=128, routed)         1.316     3.374    SD_card/m_sdcard/state_v_reg_n_0_[3]
    SLICE_X7Y47          LUT5 (Prop_lut5_I2_O)        0.299     3.673 f  SD_card/m_sdcard/bitCnt_v[7]_i_7/O
                         net (fo=11, routed)          0.562     4.236    SD_card/m_sdcard/bitCnt_v[7]_i_7_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I1_O)        0.124     4.360 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=12, routed)          1.588     5.948    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.072 r  SD_card/m_sdcard/bitCnt_v[7]_i_3/O
                         net (fo=1, routed)           0.784     6.856    SD_card/m_sdcard/bitCnt_v[7]_i_3_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.124     6.980 r  SD_card/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.669     7.649    SD_card/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X1Y45          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.519    21.519    SD_card/m_sdcard/clk_out1
    SLICE_X1Y45          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[3]/C
                         clock pessimism              0.094    21.613    
                         clock uncertainty           -0.084    21.530    
    SLICE_X1Y45          FDRE (Setup_fdre_C_CE)      -0.205    21.325    SD_card/m_sdcard/bitCnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         21.325    
                         arrival time                          -7.649    
  -------------------------------------------------------------------
                         slack                                 13.675    

Slack (MET) :             13.705ns  (required time - arrival time)
  Source:                 SD_card/ram_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/addr_v_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 0.952ns (15.918%)  route 5.029ns (84.082%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 21.449 - 20.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.569     1.569    SD_card/clk_out1
    SLICE_X9Y44          FDRE                                         r  SD_card/ram_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     2.025 f  SD_card/ram_addr_r_reg[9]/Q
                         net (fo=12, routed)          1.610     3.635    SD_card/m_sdcard/out[9]
    SLICE_X13Y45         LUT4 (Prop_lut4_I1_O)        0.124     3.759 r  SD_card/m_sdcard/byteCnt_v[9]_i_11/O
                         net (fo=1, routed)           0.834     4.593    SD_card/m_sdcard/byteCnt_v[9]_i_11_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.717 f  SD_card/m_sdcard/byteCnt_v[9]_i_4/O
                         net (fo=7, routed)           0.926     5.644    SD_card/m_sdcard/ram_addr_r_reg[24]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.124     5.768 f  SD_card/m_sdcard/byteCnt_v[2]_i_3/O
                         net (fo=10, routed)          0.441     6.209    SD_card/m_sdcard/FSM_onehot_state_r_reg[1]
    SLICE_X6Y46          LUT6 (Prop_lut6_I5_O)        0.124     6.333 r  SD_card/m_sdcard/addr_v[31]_i_1/O
                         net (fo=31, routed)          1.218     7.550    SD_card/m_sdcard/addr_v_0
    SLICE_X9Y41          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.449    21.449    SD_card/m_sdcard/clk_out1
    SLICE_X9Y41          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[11]/C
                         clock pessimism              0.094    21.543    
                         clock uncertainty           -0.084    21.460    
    SLICE_X9Y41          FDRE (Setup_fdre_C_CE)      -0.205    21.255    SD_card/m_sdcard/addr_v_reg[11]
  -------------------------------------------------------------------
                         required time                         21.255    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                 13.705    

Slack (MET) :             13.705ns  (required time - arrival time)
  Source:                 SD_card/ram_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/addr_v_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 0.952ns (15.918%)  route 5.029ns (84.082%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 21.449 - 20.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.569     1.569    SD_card/clk_out1
    SLICE_X9Y44          FDRE                                         r  SD_card/ram_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     2.025 f  SD_card/ram_addr_r_reg[9]/Q
                         net (fo=12, routed)          1.610     3.635    SD_card/m_sdcard/out[9]
    SLICE_X13Y45         LUT4 (Prop_lut4_I1_O)        0.124     3.759 r  SD_card/m_sdcard/byteCnt_v[9]_i_11/O
                         net (fo=1, routed)           0.834     4.593    SD_card/m_sdcard/byteCnt_v[9]_i_11_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.717 f  SD_card/m_sdcard/byteCnt_v[9]_i_4/O
                         net (fo=7, routed)           0.926     5.644    SD_card/m_sdcard/ram_addr_r_reg[24]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.124     5.768 f  SD_card/m_sdcard/byteCnt_v[2]_i_3/O
                         net (fo=10, routed)          0.441     6.209    SD_card/m_sdcard/FSM_onehot_state_r_reg[1]
    SLICE_X6Y46          LUT6 (Prop_lut6_I5_O)        0.124     6.333 r  SD_card/m_sdcard/addr_v[31]_i_1/O
                         net (fo=31, routed)          1.218     7.550    SD_card/m_sdcard/addr_v_0
    SLICE_X9Y41          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.449    21.449    SD_card/m_sdcard/clk_out1
    SLICE_X9Y41          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[12]/C
                         clock pessimism              0.094    21.543    
                         clock uncertainty           -0.084    21.460    
    SLICE_X9Y41          FDRE (Setup_fdre_C_CE)      -0.205    21.255    SD_card/m_sdcard/addr_v_reg[12]
  -------------------------------------------------------------------
                         required time                         21.255    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                 13.705    

Slack (MET) :             13.705ns  (required time - arrival time)
  Source:                 SD_card/ram_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/addr_v_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 0.952ns (15.918%)  route 5.029ns (84.082%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 21.449 - 20.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.569     1.569    SD_card/clk_out1
    SLICE_X9Y44          FDRE                                         r  SD_card/ram_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     2.025 f  SD_card/ram_addr_r_reg[9]/Q
                         net (fo=12, routed)          1.610     3.635    SD_card/m_sdcard/out[9]
    SLICE_X13Y45         LUT4 (Prop_lut4_I1_O)        0.124     3.759 r  SD_card/m_sdcard/byteCnt_v[9]_i_11/O
                         net (fo=1, routed)           0.834     4.593    SD_card/m_sdcard/byteCnt_v[9]_i_11_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.717 f  SD_card/m_sdcard/byteCnt_v[9]_i_4/O
                         net (fo=7, routed)           0.926     5.644    SD_card/m_sdcard/ram_addr_r_reg[24]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.124     5.768 f  SD_card/m_sdcard/byteCnt_v[2]_i_3/O
                         net (fo=10, routed)          0.441     6.209    SD_card/m_sdcard/FSM_onehot_state_r_reg[1]
    SLICE_X6Y46          LUT6 (Prop_lut6_I5_O)        0.124     6.333 r  SD_card/m_sdcard/addr_v[31]_i_1/O
                         net (fo=31, routed)          1.218     7.550    SD_card/m_sdcard/addr_v_0
    SLICE_X9Y41          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.449    21.449    SD_card/m_sdcard/clk_out1
    SLICE_X9Y41          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[13]/C
                         clock pessimism              0.094    21.543    
                         clock uncertainty           -0.084    21.460    
    SLICE_X9Y41          FDRE (Setup_fdre_C_CE)      -0.205    21.255    SD_card/m_sdcard/addr_v_reg[13]
  -------------------------------------------------------------------
                         required time                         21.255    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                 13.705    

Slack (MET) :             13.705ns  (required time - arrival time)
  Source:                 SD_card/ram_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/addr_v_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 0.952ns (15.918%)  route 5.029ns (84.082%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 21.449 - 20.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.569     1.569    SD_card/clk_out1
    SLICE_X9Y44          FDRE                                         r  SD_card/ram_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     2.025 f  SD_card/ram_addr_r_reg[9]/Q
                         net (fo=12, routed)          1.610     3.635    SD_card/m_sdcard/out[9]
    SLICE_X13Y45         LUT4 (Prop_lut4_I1_O)        0.124     3.759 r  SD_card/m_sdcard/byteCnt_v[9]_i_11/O
                         net (fo=1, routed)           0.834     4.593    SD_card/m_sdcard/byteCnt_v[9]_i_11_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.717 f  SD_card/m_sdcard/byteCnt_v[9]_i_4/O
                         net (fo=7, routed)           0.926     5.644    SD_card/m_sdcard/ram_addr_r_reg[24]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.124     5.768 f  SD_card/m_sdcard/byteCnt_v[2]_i_3/O
                         net (fo=10, routed)          0.441     6.209    SD_card/m_sdcard/FSM_onehot_state_r_reg[1]
    SLICE_X6Y46          LUT6 (Prop_lut6_I5_O)        0.124     6.333 r  SD_card/m_sdcard/addr_v[31]_i_1/O
                         net (fo=31, routed)          1.218     7.550    SD_card/m_sdcard/addr_v_0
    SLICE_X9Y41          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.449    21.449    SD_card/m_sdcard/clk_out1
    SLICE_X9Y41          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[15]/C
                         clock pessimism              0.094    21.543    
                         clock uncertainty           -0.084    21.460    
    SLICE_X9Y41          FDRE (Setup_fdre_C_CE)      -0.205    21.255    SD_card/m_sdcard/addr_v_reg[15]
  -------------------------------------------------------------------
                         required time                         21.255    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                 13.705    

Slack (MET) :             13.705ns  (required time - arrival time)
  Source:                 SD_card/ram_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/addr_v_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 0.952ns (15.918%)  route 5.029ns (84.082%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 21.449 - 20.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.569     1.569    SD_card/clk_out1
    SLICE_X9Y44          FDRE                                         r  SD_card/ram_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     2.025 f  SD_card/ram_addr_r_reg[9]/Q
                         net (fo=12, routed)          1.610     3.635    SD_card/m_sdcard/out[9]
    SLICE_X13Y45         LUT4 (Prop_lut4_I1_O)        0.124     3.759 r  SD_card/m_sdcard/byteCnt_v[9]_i_11/O
                         net (fo=1, routed)           0.834     4.593    SD_card/m_sdcard/byteCnt_v[9]_i_11_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.717 f  SD_card/m_sdcard/byteCnt_v[9]_i_4/O
                         net (fo=7, routed)           0.926     5.644    SD_card/m_sdcard/ram_addr_r_reg[24]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.124     5.768 f  SD_card/m_sdcard/byteCnt_v[2]_i_3/O
                         net (fo=10, routed)          0.441     6.209    SD_card/m_sdcard/FSM_onehot_state_r_reg[1]
    SLICE_X6Y46          LUT6 (Prop_lut6_I5_O)        0.124     6.333 r  SD_card/m_sdcard/addr_v[31]_i_1/O
                         net (fo=31, routed)          1.218     7.550    SD_card/m_sdcard/addr_v_0
    SLICE_X9Y41          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.449    21.449    SD_card/m_sdcard/clk_out1
    SLICE_X9Y41          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[16]/C
                         clock pessimism              0.094    21.543    
                         clock uncertainty           -0.084    21.460    
    SLICE_X9Y41          FDRE (Setup_fdre_C_CE)      -0.205    21.255    SD_card/m_sdcard/addr_v_reg[16]
  -------------------------------------------------------------------
                         required time                         21.255    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                 13.705    

Slack (MET) :             13.705ns  (required time - arrival time)
  Source:                 SD_card/ram_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/addr_v_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 0.952ns (15.918%)  route 5.029ns (84.082%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 21.449 - 20.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.569     1.569    SD_card/clk_out1
    SLICE_X9Y44          FDRE                                         r  SD_card/ram_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     2.025 f  SD_card/ram_addr_r_reg[9]/Q
                         net (fo=12, routed)          1.610     3.635    SD_card/m_sdcard/out[9]
    SLICE_X13Y45         LUT4 (Prop_lut4_I1_O)        0.124     3.759 r  SD_card/m_sdcard/byteCnt_v[9]_i_11/O
                         net (fo=1, routed)           0.834     4.593    SD_card/m_sdcard/byteCnt_v[9]_i_11_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.717 f  SD_card/m_sdcard/byteCnt_v[9]_i_4/O
                         net (fo=7, routed)           0.926     5.644    SD_card/m_sdcard/ram_addr_r_reg[24]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.124     5.768 f  SD_card/m_sdcard/byteCnt_v[2]_i_3/O
                         net (fo=10, routed)          0.441     6.209    SD_card/m_sdcard/FSM_onehot_state_r_reg[1]
    SLICE_X6Y46          LUT6 (Prop_lut6_I5_O)        0.124     6.333 r  SD_card/m_sdcard/addr_v[31]_i_1/O
                         net (fo=31, routed)          1.218     7.550    SD_card/m_sdcard/addr_v_0
    SLICE_X9Y41          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.449    21.449    SD_card/m_sdcard/clk_out1
    SLICE_X9Y41          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[2]/C
                         clock pessimism              0.094    21.543    
                         clock uncertainty           -0.084    21.460    
    SLICE_X9Y41          FDRE (Setup_fdre_C_CE)      -0.205    21.255    SD_card/m_sdcard/addr_v_reg[2]
  -------------------------------------------------------------------
                         required time                         21.255    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                 13.705    

Slack (MET) :             13.705ns  (required time - arrival time)
  Source:                 SD_card/ram_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/addr_v_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 0.952ns (15.918%)  route 5.029ns (84.082%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 21.449 - 20.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.569     1.569    SD_card/clk_out1
    SLICE_X9Y44          FDRE                                         r  SD_card/ram_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     2.025 f  SD_card/ram_addr_r_reg[9]/Q
                         net (fo=12, routed)          1.610     3.635    SD_card/m_sdcard/out[9]
    SLICE_X13Y45         LUT4 (Prop_lut4_I1_O)        0.124     3.759 r  SD_card/m_sdcard/byteCnt_v[9]_i_11/O
                         net (fo=1, routed)           0.834     4.593    SD_card/m_sdcard/byteCnt_v[9]_i_11_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.717 f  SD_card/m_sdcard/byteCnt_v[9]_i_4/O
                         net (fo=7, routed)           0.926     5.644    SD_card/m_sdcard/ram_addr_r_reg[24]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.124     5.768 f  SD_card/m_sdcard/byteCnt_v[2]_i_3/O
                         net (fo=10, routed)          0.441     6.209    SD_card/m_sdcard/FSM_onehot_state_r_reg[1]
    SLICE_X6Y46          LUT6 (Prop_lut6_I5_O)        0.124     6.333 r  SD_card/m_sdcard/addr_v[31]_i_1/O
                         net (fo=31, routed)          1.218     7.550    SD_card/m_sdcard/addr_v_0
    SLICE_X9Y41          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.449    21.449    SD_card/m_sdcard/clk_out1
    SLICE_X9Y41          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[4]/C
                         clock pessimism              0.094    21.543    
                         clock uncertainty           -0.084    21.460    
    SLICE_X9Y41          FDRE (Setup_fdre_C_CE)      -0.205    21.255    SD_card/m_sdcard/addr_v_reg[4]
  -------------------------------------------------------------------
                         required time                         21.255    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                 13.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/rx_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/error_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.731%)  route 0.243ns (63.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.594     0.594    SD_card/m_sdcard/clk_out1
    SLICE_X4Y49          FDRE                                         r  SD_card/m_sdcard/rx_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  SD_card/m_sdcard/rx_v_reg[1]/Q
                         net (fo=7, routed)           0.243     0.977    SD_card/m_sdcard/rx_v_reg_n_0_[1]
    SLICE_X5Y50          FDRE                                         r  SD_card/m_sdcard/error_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.863     0.863    SD_card/m_sdcard/clk_out1
    SLICE_X5Y50          FDRE                                         r  SD_card/m_sdcard/error_o_reg[9]/C
                         clock pessimism              0.000     0.863    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.066     0.928    SD_card/m_sdcard/error_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/byteCnt_v_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/byteCnt_v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.463%)  route 0.232ns (55.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.596     0.596    SD_card/m_sdcard/clk_out1
    SLICE_X0Y49          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     0.737 r  SD_card/m_sdcard/byteCnt_v_reg[6]/Q
                         net (fo=5, routed)           0.232     0.969    SD_card/m_sdcard/byteCnt_v[6]
    SLICE_X1Y50          LUT6 (Prop_lut6_I5_O)        0.045     1.014 r  SD_card/m_sdcard/byteCnt_v[7]_i_1/O
                         net (fo=1, routed)           0.000     1.014    SD_card/m_sdcard/byteCnt_v[7]_i_1_n_0
    SLICE_X1Y50          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.864     0.864    SD_card/m_sdcard/clk_out1
    SLICE_X1Y50          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[7]/C
                         clock pessimism              0.000     0.864    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.091     0.956    SD_card/m_sdcard/byteCnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/tx_v_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/tx_v_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.593     0.593    SD_card/m_sdcard/clk_out1
    SLICE_X7Y46          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  SD_card/m_sdcard/tx_v_reg[36]/Q
                         net (fo=1, routed)           0.087     0.821    SD_card/m_sdcard/tx_v_reg_n_0_[36]
    SLICE_X6Y46          LUT5 (Prop_lut5_I0_O)        0.048     0.869 r  SD_card/m_sdcard/tx_v[37]_i_1/O
                         net (fo=1, routed)           0.000     0.869    SD_card/m_sdcard/tx_v[37]_i_1_n_0
    SLICE_X6Y46          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.864     0.864    SD_card/m_sdcard/clk_out1
    SLICE_X6Y46          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[37]/C
                         clock pessimism             -0.258     0.606    
    SLICE_X6Y46          FDRE (Hold_fdre_C_D)         0.133     0.739    SD_card/m_sdcard/tx_v_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/tx_v_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/tx_v_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.505%)  route 0.116ns (38.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.594     0.594    SD_card/m_sdcard/clk_out1
    SLICE_X7Y47          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  SD_card/m_sdcard/tx_v_reg[46]/Q
                         net (fo=1, routed)           0.116     0.851    SD_card/m_sdcard/tx_v_reg_n_0_[46]
    SLICE_X2Y47          LUT5 (Prop_lut5_I2_O)        0.045     0.896 r  SD_card/m_sdcard/tx_v[47]_i_2/O
                         net (fo=1, routed)           0.000     0.896    SD_card/m_sdcard/tx_v[47]_i_2_n_0
    SLICE_X2Y47          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.867     0.867    SD_card/m_sdcard/clk_out1
    SLICE_X2Y47          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[47]/C
                         clock pessimism             -0.234     0.633    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.121     0.754    SD_card/m_sdcard/tx_v_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/tx_v_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/tx_v_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.565     0.565    SD_card/m_sdcard/clk_out1
    SLICE_X10Y41         FDRE                                         r  SD_card/m_sdcard/tx_v_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  SD_card/m_sdcard/tx_v_reg[20]/Q
                         net (fo=1, routed)           0.051     0.780    SD_card/m_sdcard/tx_v_reg_n_0_[20]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.045     0.825 r  SD_card/m_sdcard/tx_v[21]_i_1/O
                         net (fo=1, routed)           0.000     0.825    SD_card/m_sdcard/tx_v[21]_i_1_n_0
    SLICE_X11Y41         FDRE                                         r  SD_card/m_sdcard/tx_v_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.835     0.835    SD_card/m_sdcard/clk_out1
    SLICE_X11Y41         FDRE                                         r  SD_card/m_sdcard/tx_v_reg[21]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X11Y41         FDRE (Hold_fdre_C_D)         0.091     0.669    SD_card/m_sdcard/tx_v_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/rx_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/data_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.128%)  route 0.327ns (69.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.594     0.594    SD_card/m_sdcard/clk_out1
    SLICE_X4Y49          FDRE                                         r  SD_card/m_sdcard/rx_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  SD_card/m_sdcard/rx_v_reg[3]/Q
                         net (fo=8, routed)           0.327     1.062    SD_card/m_sdcard/rx_v_reg_n_0_[3]
    SLICE_X9Y50          FDRE                                         r  SD_card/m_sdcard/data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.834     0.834    SD_card/m_sdcard/clk_out1
    SLICE_X9Y50          FDRE                                         r  SD_card/m_sdcard/data_o_reg[4]/C
                         clock pessimism              0.000     0.834    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.070     0.904    SD_card/m_sdcard/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/byteCnt_v_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/byteCnt_v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.854%)  route 0.348ns (65.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.596     0.596    SD_card/m_sdcard/clk_out1
    SLICE_X0Y49          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     0.737 r  SD_card/m_sdcard/byteCnt_v_reg[6]/Q
                         net (fo=5, routed)           0.348     1.084    SD_card/m_sdcard/byteCnt_v[6]
    SLICE_X0Y50          LUT4 (Prop_lut4_I1_O)        0.045     1.129 r  SD_card/m_sdcard/byteCnt_v[8]_i_2/O
                         net (fo=1, routed)           0.000     1.129    SD_card/m_sdcard/byteCnt_v[8]_i_2_n_0
    SLICE_X0Y50          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.864     0.864    SD_card/m_sdcard/clk_out1
    SLICE_X0Y50          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[8]/C
                         clock pessimism              0.000     0.864    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.092     0.956    SD_card/m_sdcard/byteCnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/byteCnt_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/byteCnt_v_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.231ns (40.733%)  route 0.336ns (59.267%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.594     0.594    SD_card/m_sdcard/clk_out1
    SLICE_X3Y50          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  SD_card/m_sdcard/byteCnt_v_reg[0]/Q
                         net (fo=25, routed)          0.196     0.931    SD_card/m_sdcard/byteCnt_v[0]
    SLICE_X2Y49          LUT6 (Prop_lut6_I2_O)        0.045     0.976 r  SD_card/m_sdcard/byteCnt_v[2]_i_2/O
                         net (fo=1, routed)           0.140     1.116    SD_card/m_sdcard/byteCnt_v[2]_i_2_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I3_O)        0.045     1.161 r  SD_card/m_sdcard/byteCnt_v[2]_i_1/O
                         net (fo=1, routed)           0.000     1.161    SD_card/m_sdcard/byteCnt_v[2]_i_1_n_0
    SLICE_X2Y49          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.867     0.867    SD_card/m_sdcard/clk_out1
    SLICE_X2Y49          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[2]/C
                         clock pessimism              0.000     0.867    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.120     0.987    SD_card/m_sdcard/byteCnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 SD_card/ram_addr_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/addr_v_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.095%)  route 0.124ns (39.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.567     0.567    SD_card/clk_out1
    SLICE_X9Y47          FDRE                                         r  SD_card/ram_addr_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  SD_card/ram_addr_r_reg[20]/Q
                         net (fo=12, routed)          0.124     0.831    SD_card/m_sdcard/out[20]
    SLICE_X8Y47          LUT3 (Prop_lut3_I2_O)        0.045     0.876 r  SD_card/m_sdcard/addr_v[21]_i_1/O
                         net (fo=1, routed)           0.000     0.876    SD_card/m_sdcard/addr_v[21]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.837     0.837    SD_card/m_sdcard/clk_out1
    SLICE_X8Y47          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[21]/C
                         clock pessimism             -0.257     0.580    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.120     0.700    SD_card/m_sdcard/addr_v_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 SD_card/ram_addr_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/tx_v_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.141%)  route 0.129ns (40.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.567     0.567    SD_card/clk_out1
    SLICE_X9Y47          FDRE                                         r  SD_card/ram_addr_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  SD_card/ram_addr_r_reg[21]/Q
                         net (fo=12, routed)          0.129     0.836    SD_card/m_sdcard/out[21]
    SLICE_X11Y46         LUT6 (Prop_lut6_I1_O)        0.045     0.881 r  SD_card/m_sdcard/tx_v[30]_i_1/O
                         net (fo=1, routed)           0.000     0.881    SD_card/m_sdcard/tx_v[30]_i_1_n_0
    SLICE_X11Y46         FDRE                                         r  SD_card/m_sdcard/tx_v_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.836     0.836    SD_card/m_sdcard/clk_out1
    SLICE_X11Y46         FDRE                                         r  SD_card/m_sdcard/tx_v_reg[30]/C
                         clock pessimism             -0.234     0.602    
    SLICE_X11Y46         FDRE (Hold_fdre_C_D)         0.092     0.694    SD_card/m_sdcard/tx_v_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X7Y49      SD_card/FSM_onehot_state_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y49      SD_card/FSM_onehot_state_r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y49      SD_card/FSM_onehot_state_r_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y49      SD_card/FSM_onehot_state_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y49      SD_card/FSM_onehot_state_r_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y48      SD_card/FSM_onehot_state_r_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y48      SD_card/FSM_onehot_state_r_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y48      SD_card/FSM_onehot_state_r_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y49      SD_card/FSM_onehot_state_r_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y49      SD_card/FSM_onehot_state_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y49      SD_card/FSM_onehot_state_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y49      SD_card/FSM_onehot_state_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y49      SD_card/FSM_onehot_state_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y49      SD_card/FSM_onehot_state_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y49      SD_card/FSM_onehot_state_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y49      SD_card/FSM_onehot_state_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y49      SD_card/FSM_onehot_state_r_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y49      SD_card/FSM_onehot_state_r_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y49      SD_card/FSM_onehot_state_r_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y49      SD_card/FSM_onehot_state_r_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y49      SD_card/FSM_onehot_state_r_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y49      SD_card/FSM_onehot_state_r_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y49      SD_card/FSM_onehot_state_r_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y49      SD_card/FSM_onehot_state_r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y49      SD_card/FSM_onehot_state_r_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y49      SD_card/FSM_onehot_state_r_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y49      SD_card/FSM_onehot_state_r_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y49      SD_card/FSM_onehot_state_r_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           295 Endpoints
Min Delay           295 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.376ns  (logic 4.030ns (32.567%)  route 8.345ns (67.433%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[0]/q_reg/Q
                         net (fo=116, routed)         2.696     3.214    HexA/counter_reg[16]_0
    SLICE_X12Y51         LUT3 (Prop_lut3_I2_O)        0.146     3.360 r  HexA/hex_gridA_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.813     4.173    SD_card/hex_gridA_OBUF[1]
    SLICE_X11Y51         LUT6 (Prop_lut6_I1_O)        0.328     4.501 f  SD_card/hex_segA_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.797     5.298    SD_card/hex_segA_OBUF[6]_inst_i_2_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.422 r  SD_card/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.039     9.461    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    12.376 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.376    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.128ns  (logic 4.025ns (33.184%)  route 8.104ns (66.816%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[0]/q_reg/Q
                         net (fo=116, routed)         2.836     3.354    button_sync[0]/q_reg_0
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.152     3.506 f  button_sync[0]/hex_segA_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.806     4.313    SD_card/hex_segA_OBUF[5]_inst_i_1_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I0_O)        0.326     4.639 r  SD_card/hex_segA_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.298     4.937    SD_card/hex_segA_OBUF[5]_inst_i_3_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.061 r  SD_card/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.163     9.224    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    12.128 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.128    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.713ns  (logic 3.682ns (34.366%)  route 7.031ns (65.634%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[0]/q_reg/Q
                         net (fo=116, routed)         2.696     3.214    HexA/counter_reg[16]_0
    SLICE_X12Y51         LUT4 (Prop_lut4_I0_O)        0.124     3.338 r  HexA/hex_segA_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.286     3.625    SD_card/hex_segA[4]
    SLICE_X12Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.749 r  SD_card/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.049     7.797    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    10.713 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.713    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.683ns  (logic 3.550ns (33.227%)  route 7.134ns (66.773%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[0]/q_reg/Q
                         net (fo=116, routed)         2.886     3.404    SD_card/state_v_reg[4]
    SLICE_X10Y51         LUT6 (Prop_lut6_I2_O)        0.124     3.528 r  SD_card/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.248     7.776    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    10.683 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.683    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_gridA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.481ns  (logic 3.779ns (36.059%)  route 6.702ns (63.941%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[0]/q_reg/Q
                         net (fo=116, routed)         2.696     3.214    HexA/counter_reg[16]_0
    SLICE_X12Y51         LUT3 (Prop_lut3_I2_O)        0.146     3.360 r  HexA/hex_gridA_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.006     7.366    hex_gridA_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         3.115    10.481 r  hex_gridA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.481    hex_gridA[2]
    C3                                                                r  hex_gridA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.432ns  (logic 3.796ns (36.384%)  route 6.636ns (63.616%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE                         0.000     0.000 r  HexB/counter_reg[16]/C
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  HexB/counter_reg[16]/Q
                         net (fo=27, routed)          0.970     1.488    SD_card/p_0_in[1]
    SLICE_X13Y43         LUT5 (Prop_lut5_I0_O)        0.124     1.612 r  SD_card/hex_segB_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.670     2.282    SD_card/hex_segB_OBUF[6]_inst_i_4_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.406 r  SD_card/hex_segB_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.675     3.081    SD_card/hex_segB_OBUF[6]_inst_i_2_n_0
    SLICE_X14Y44         LUT4 (Prop_lut4_I1_O)        0.124     3.205 r  SD_card/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.321     7.526    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    10.432 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.432    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.368ns  (logic 3.542ns (34.159%)  route 6.827ns (65.841%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[0]/q_reg/Q
                         net (fo=116, routed)         2.663     3.181    SD_card/state_v_reg[4]
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124     3.305 r  SD_card/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.164     7.469    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    10.368 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.368    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.150ns  (logic 3.560ns (35.078%)  route 6.590ns (64.922%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[0]/q_reg/Q
                         net (fo=116, routed)         2.896     3.414    SD_card/state_v_reg[4]
    SLICE_X13Y46         LUT5 (Prop_lut5_I2_O)        0.124     3.538 r  SD_card/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.693     7.232    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    10.150 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.150    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.142ns  (logic 3.551ns (35.014%)  route 6.591ns (64.986%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[0]/q_reg/Q
                         net (fo=116, routed)         2.699     3.217    SD_card/state_v_reg[4]
    SLICE_X10Y51         LUT4 (Prop_lut4_I3_O)        0.124     3.341 r  SD_card/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.892     7.233    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    10.142 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.142    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.089ns  (logic 3.557ns (35.253%)  route 6.532ns (64.747%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[0]/q_reg/Q
                         net (fo=116, routed)         2.673     3.191    SD_card/state_v_reg[4]
    SLICE_X15Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.315 r  SD_card/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.859     7.174    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    10.089 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.089    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 old_clk2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            take_sample_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE                         0.000     0.000 r  old_clk2_reg/C
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  old_clk2_reg/Q
                         net (fo=1, routed)           0.054     0.182    button_sync[0]/old_clk2
    SLICE_X13Y50         LUT3 (Prop_lut3_I2_O)        0.099     0.281 r  button_sync[0]/take_sample_i_1/O
                         net (fo=1, routed)           0.000     0.281    button_sync_n_3_[0]
    SLICE_X13Y50         FDRE                                         r  take_sample_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            old_clk2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.141ns (41.401%)  route 0.200ns (58.599%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE                         0.000     0.000 r  clk2_reg/C
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk2_reg/Q
                         net (fo=3, routed)           0.200     0.341    clk2
    SLICE_X13Y50         FDRE                                         r  old_clk2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_left/new_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_left/new_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE                         0.000     0.000 r  pwm_left/new_clk_reg/C
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwm_left/new_clk_reg/Q
                         net (fo=9, routed)           0.168     0.309    pwm_left/new_clk_reg_n_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  pwm_left/new_clk_i_1/O
                         net (fo=1, routed)           0.000     0.354    pwm_left/new_clk_i_1_n_0
    SLICE_X9Y53          FDRE                                         r  pwm_left/new_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_left/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_left/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.543%)  route 0.174ns (45.457%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE                         0.000     0.000 r  pwm_left/counter_reg[3]/C
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pwm_left/counter_reg[3]/Q
                         net (fo=7, routed)           0.174     0.338    pwm_left/counter_reg[3]
    SLICE_X12Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.383 r  pwm_left/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.383    pwm_left/p_0_in[6]
    SLICE_X12Y53         FDRE                                         r  pwm_left/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_left/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_left/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE                         0.000     0.000 r  pwm_left/counter_reg[4]/C
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  pwm_left/counter_reg[4]/Q
                         net (fo=6, routed)           0.138     0.286    pwm_left/counter_reg[4]
    SLICE_X12Y52         LUT6 (Prop_lut6_I5_O)        0.099     0.385 r  pwm_left/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.385    pwm_left/p_0_in[5]
    SLICE_X12Y52         FDRE                                         r  pwm_left/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HexA/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE                         0.000     0.000 r  HexA/counter_reg[10]/C
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  HexA/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    HexA/counter_reg_n_0_[10]
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  HexA/counter_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     0.388    HexA/counter_reg[8]_i_1__1_n_5
    SLICE_X10Y45         FDRE                                         r  HexA/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HexA/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE                         0.000     0.000 r  HexA/counter_reg[6]/C
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  HexA/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    HexA/counter_reg_n_0_[6]
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  HexA/counter_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     0.388    HexA/counter_reg[4]_i_1__1_n_5
    SLICE_X10Y44         FDRE                                         r  HexA/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexB/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HexB/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE                         0.000     0.000 r  HexB/counter_reg[10]/C
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  HexB/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    HexB/counter_reg_n_0_[10]
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  HexB/counter_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.388    HexB/counter_reg[8]_i_1__2_n_5
    SLICE_X8Y38          FDRE                                         r  HexB/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexB/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HexB/counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE                         0.000     0.000 r  HexB/counter_reg[14]/C
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  HexB/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    HexB/counter_reg_n_0_[14]
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  HexB/counter_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.388    HexB/counter_reg[12]_i_1__2_n_5
    SLICE_X8Y39          FDRE                                         r  HexB/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexB/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HexB/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE                         0.000     0.000 r  HexB/counter_reg[2]/C
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  HexB/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    HexB/counter_reg_n_0_[2]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  HexB/counter_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.388    HexB/counter_reg[0]_i_1__0_n_5
    SLICE_X8Y36          FDRE                                         r  HexB/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.031ns  (logic 3.742ns (33.926%)  route 7.288ns (66.074%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.569     1.569    SD_card/clk_out1
    SLICE_X9Y46          FDRE                                         r  SD_card/ram_addr_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  SD_card/ram_addr_r_reg[19]/Q
                         net (fo=12, routed)          2.189     4.215    SD_card/ram_address[19]
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.339 f  SD_card/hex_segA_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.263     4.602    SD_card/hex_segA_OBUF[6]_inst_i_3_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.726 f  SD_card/hex_segA_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.797     5.523    SD_card/hex_segA_OBUF[6]_inst_i_2_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.647 r  SD_card/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.039     9.686    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    12.600 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.600    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.810ns  (logic 3.962ns (36.646%)  route 6.849ns (63.354%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.569     1.569    SD_card/clk_out1
    SLICE_X9Y44          FDRE                                         r  SD_card/ram_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  SD_card/ram_addr_r_reg[9]/Q
                         net (fo=12, routed)          1.610     3.635    SD_card/ram_address[9]
    SLICE_X14Y44         LUT4 (Prop_lut4_I2_O)        0.148     3.783 r  SD_card/hex_segB_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.452     4.235    SD_card/hex_segB_OBUF[6]_inst_i_5_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I5_O)        0.328     4.563 r  SD_card/hex_segB_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.466     5.029    SD_card/hex_segB_OBUF[6]_inst_i_3_n_0
    SLICE_X14Y44         LUT4 (Prop_lut4_I3_O)        0.124     5.153 r  SD_card/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.321     9.474    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    12.380 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.380    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.700ns  (logic 3.974ns (37.144%)  route 6.726ns (62.856%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.569     1.569    SD_card/clk_out1
    SLICE_X9Y45          FDRE                                         r  SD_card/ram_addr_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  SD_card/ram_addr_r_reg[15]/Q
                         net (fo=12, routed)          1.454     3.479    SD_card/ram_address[15]
    SLICE_X14Y43         LUT4 (Prop_lut4_I0_O)        0.148     3.627 f  SD_card/hex_segB_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.804     4.431    SD_card/hex_segB_OBUF[0]_inst_i_5_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.328     4.759 f  SD_card/hex_segB_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.775     5.534    SD_card/hex_segB_OBUF[0]_inst_i_2_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I0_O)        0.124     5.658 r  SD_card/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.693     9.351    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    12.270 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.270    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.542ns  (logic 3.733ns (35.408%)  route 6.809ns (64.592%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.570     1.570    SD_card/clk_out1
    SLICE_X9Y47          FDRE                                         r  SD_card/ram_addr_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456     2.026 r  SD_card/ram_addr_r_reg[23]/Q
                         net (fo=11, routed)          1.613     3.640    SD_card/ram_address[23]
    SLICE_X10Y50         LUT6 (Prop_lut6_I1_O)        0.124     3.764 f  SD_card/hex_segA_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.282     4.046    SD_card/hex_segA_OBUF[5]_inst_i_4_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.170 r  SD_card/hex_segA_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.751     4.920    SD_card/hex_segA_OBUF[5]_inst_i_2_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.044 r  SD_card/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.163     9.208    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    12.112 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.112    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.485ns  (logic 3.958ns (37.746%)  route 6.527ns (62.254%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.569     1.569    SD_card/clk_out1
    SLICE_X9Y45          FDRE                                         r  SD_card/ram_addr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  SD_card/ram_addr_r_reg[12]/Q
                         net (fo=12, routed)          1.334     3.359    SD_card/ram_address[12]
    SLICE_X13Y42         LUT4 (Prop_lut4_I3_O)        0.152     3.511 f  SD_card/hex_segB_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.575     4.086    SD_card/hex_segB_OBUF[1]_inst_i_5_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.326     4.412 f  SD_card/hex_segB_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.994     5.406    SD_card/hex_segB_OBUF[1]_inst_i_2_n_0
    SLICE_X15Y44         LUT5 (Prop_lut5_I0_O)        0.124     5.530 r  SD_card/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.625     9.155    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    12.054 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.054    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.265ns  (logic 3.612ns (35.184%)  route 6.653ns (64.816%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.570     1.570    SD_card/clk_out1
    SLICE_X9Y47          FDRE                                         r  SD_card/ram_addr_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456     2.026 r  SD_card/ram_addr_r_reg[23]/Q
                         net (fo=11, routed)          1.728     3.754    SD_card/ram_address[23]
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.878 f  SD_card/hex_segA_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.678     4.556    SD_card/hex_segA_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.680 r  SD_card/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.248     8.928    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    11.836 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.836    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.140ns  (logic 3.621ns (35.712%)  route 6.519ns (64.288%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.569     1.569    SD_card/clk_out1
    SLICE_X9Y46          FDRE                                         r  SD_card/ram_addr_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  SD_card/ram_addr_r_reg[16]/Q
                         net (fo=12, routed)          1.828     3.854    SD_card/ram_address[16]
    SLICE_X13Y49         LUT6 (Prop_lut6_I3_O)        0.124     3.978 r  SD_card/hex_segA_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.670     4.648    SD_card/hex_segA_OBUF[1]_inst_i_4_n_0
    SLICE_X13Y49         LUT4 (Prop_lut4_I2_O)        0.124     4.772 r  SD_card/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.020     8.792    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    11.710 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.710    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.966ns  (logic 3.958ns (39.721%)  route 6.007ns (60.279%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.569     1.569    SD_card/clk_out1
    SLICE_X9Y44          FDRE                                         r  SD_card/ram_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  SD_card/ram_addr_r_reg[9]/Q
                         net (fo=12, routed)          1.610     3.635    SD_card/ram_address[9]
    SLICE_X14Y44         LUT4 (Prop_lut4_I2_O)        0.124     3.759 r  SD_card/hex_segB_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.286     4.045    SD_card/hex_segB_OBUF[2]_inst_i_5_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I5_O)        0.124     4.169 r  SD_card/hex_segB_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.794     4.963    SD_card/hex_segB_OBUF[2]_inst_i_3_n_0
    SLICE_X14Y43         LUT4 (Prop_lut4_I3_O)        0.152     5.115 r  SD_card/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.317     8.433    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.102    11.535 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.535    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.945ns  (logic 3.619ns (36.387%)  route 6.326ns (63.613%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.569     1.569    SD_card/clk_out1
    SLICE_X9Y44          FDRE                                         r  SD_card/ram_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     2.025 f  SD_card/ram_addr_r_reg[9]/Q
                         net (fo=12, routed)          2.059     4.085    SD_card/ram_address[9]
    SLICE_X14Y42         LUT6 (Prop_lut6_I4_O)        0.124     4.209 r  SD_card/hex_segB_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.407     4.616    SD_card/hex_segB_OBUF[4]_inst_i_5_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.740 r  SD_card/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.859     8.600    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    11.514 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.514    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.891ns  (logic 3.613ns (36.529%)  route 6.278ns (63.471%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.569     1.569    SD_card/clk_out1
    SLICE_X9Y46          FDRE                                         r  SD_card/ram_addr_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  SD_card/ram_addr_r_reg[19]/Q
                         net (fo=12, routed)          1.696     3.722    SD_card/ram_address[19]
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.846 r  SD_card/hex_segA_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.689     4.535    SD_card/hex_segA_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y51         LUT4 (Prop_lut4_I2_O)        0.124     4.659 r  SD_card/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.892     8.551    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    11.460 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.460    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SD_card/m_sdcard/cs_bo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.349ns (73.372%)  route 0.489ns (26.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.595     0.595    SD_card/m_sdcard/clk_out1
    SLICE_X3Y44          FDRE                                         r  SD_card/m_sdcard/cs_bo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  SD_card/m_sdcard/cs_bo_reg/Q
                         net (fo=1, routed)           0.489     1.225    SD_CS_OBUF
    N18                  OBUF (Prop_obuf_I_O)         1.208     2.433 r  SD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     2.433    SD_CS
    N18                                                               r  SD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/m_sdcard/mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_DI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.363ns (73.576%)  route 0.489ns (26.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.595     0.595    SD_card/m_sdcard/clk_out1
    SLICE_X2Y43          FDRE                                         r  SD_card/m_sdcard/mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     0.759 r  SD_card/m_sdcard/mosi_o_reg/Q
                         net (fo=1, routed)           0.489     1.248    SD_DI_OBUF
    P17                  OBUF (Prop_obuf_I_O)         1.199     2.447 r  SD_DI_OBUF_inst/O
                         net (fo=0)                   0.000     2.447    SD_DI
    P17                                                               r  SD_DI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/m_sdcard/sclk_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.342ns (57.613%)  route 0.987ns (42.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.596     0.596    SD_card/m_sdcard/clk_out1
    SLICE_X1Y48          FDRE                                         r  SD_card/m_sdcard/sclk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     0.737 r  SD_card/m_sdcard/sclk_r_reg/Q
                         net (fo=18, routed)          0.987     1.724    SD_CLK_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.201     2.925 r  SD_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     2.925    SD_CLK
    P18                                                               r  SD_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.924ns  (logic 1.396ns (47.753%)  route 1.528ns (52.247%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.565     0.565    SD_card/clk_out1
    SLICE_X9Y42          FDRE                                         r  SD_card/ram_addr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  SD_card/ram_addr_r_reg[2]/Q
                         net (fo=12, routed)          0.384     1.089    SD_card/ram_address[2]
    SLICE_X12Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.134 r  SD_card/hex_segB_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.186    SD_card/hex_segB_OBUF[5]_inst_i_3_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I2_O)        0.045     1.231 r  SD_card/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.092     2.323    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         1.165     3.488 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.488    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/data_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.958ns  (logic 1.387ns (46.906%)  route 1.570ns (53.094%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.565     0.565    SD_card/clk_out1
    SLICE_X10Y50         FDRE                                         r  SD_card/data_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  SD_card/data_r_reg[13]/Q
                         net (fo=7, routed)           0.093     0.822    SD_card/ram_data[13]
    SLICE_X11Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.867 r  SD_card/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.477     2.344    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         1.178     3.522 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.522    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.961ns  (logic 1.393ns (47.032%)  route 1.568ns (52.968%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.566     0.566    SD_card/clk_out1
    SLICE_X9Y45          FDRE                                         r  SD_card/ram_addr_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  SD_card/ram_addr_r_reg[14]/Q
                         net (fo=12, routed)          0.419     1.126    SD_card/ram_address[14]
    SLICE_X13Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.171 r  SD_card/hex_segB_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.095     1.266    SD_card/hex_segB_OBUF[3]_inst_i_2_n_0
    SLICE_X15Y43         LUT3 (Prop_lut3_I0_O)        0.045     1.311 r  SD_card/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.054     2.365    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         1.162     3.527 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.527    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.068ns  (logic 1.395ns (45.464%)  route 1.673ns (54.536%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.565     0.565    SD_card/clk_out1
    SLICE_X9Y42          FDRE                                         r  SD_card/ram_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  SD_card/ram_addr_r_reg[0]/Q
                         net (fo=12, routed)          0.282     0.988    SD_card/ram_address[0]
    SLICE_X15Y44         LUT6 (Prop_lut6_I4_O)        0.045     1.033 r  SD_card/hex_segB_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.082     1.115    SD_card/hex_segB_OBUF[1]_inst_i_4_n_0
    SLICE_X15Y44         LUT5 (Prop_lut5_I3_O)        0.045     1.160 r  SD_card/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.309     2.469    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         1.164     3.632 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.632    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.069ns  (logic 1.449ns (47.205%)  route 1.620ns (52.795%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.566     0.566    SD_card/clk_out1
    SLICE_X9Y43          FDRE                                         r  SD_card/ram_addr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     0.707 f  SD_card/ram_addr_r_reg[4]/Q
                         net (fo=12, routed)          0.216     0.922    SD_card/ram_address[4]
    SLICE_X11Y43         LUT6 (Prop_lut6_I2_O)        0.045     0.967 r  SD_card/hex_segB_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.260     1.228    SD_card/hex_segB_OBUF[2]_inst_i_2_n_0
    SLICE_X14Y43         LUT4 (Prop_lut4_I1_O)        0.047     1.275 r  SD_card/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.144     2.419    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.216     3.635 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.635    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.131ns  (logic 1.358ns (43.365%)  route 1.773ns (56.635%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.567     0.567    SD_card/clk_out1
    SLICE_X9Y48          FDRE                                         r  SD_card/ram_addr_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  SD_card/ram_addr_r_reg[24]/Q
                         net (fo=8, routed)           0.233     0.941    SD_card/out[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.986 r  SD_card/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.540     2.526    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         1.172     3.698 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.698    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.180ns  (logic 1.410ns (44.321%)  route 1.771ns (55.679%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.565     0.565    SD_card/clk_out1
    SLICE_X9Y42          FDRE                                         r  SD_card/ram_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  SD_card/ram_addr_r_reg[0]/Q
                         net (fo=12, routed)          0.313     1.019    SD_card/ram_address[0]
    SLICE_X15Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.064 r  SD_card/hex_segB_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.050     1.114    SD_card/hex_segB_OBUF[4]_inst_i_4_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I3_O)        0.045     1.159 r  SD_card/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.407     2.566    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         1.179     3.745 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.745    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.575     6.575    clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.000 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.549     0.549    clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           268 Endpoints
Min Delay           268 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/m_sdcard/bitCnt_v_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.188ns  (logic 0.890ns (10.870%)  route 7.298ns (89.130%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  button_sync[0]/q_reg/Q
                         net (fo=116, routed)         4.256     4.774    SD_card/m_sdcard/state_v_reg[4]_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124     4.898 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=12, routed)          1.588     6.486    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.610 r  SD_card/m_sdcard/bitCnt_v[7]_i_3/O
                         net (fo=1, routed)           0.784     7.395    SD_card/m_sdcard/bitCnt_v[7]_i_3_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.124     7.519 r  SD_card/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.669     8.188    SD_card/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X0Y45          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.519     1.519    SD_card/m_sdcard/clk_out1
    SLICE_X0Y45          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[1]/C

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/m_sdcard/bitCnt_v_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.188ns  (logic 0.890ns (10.870%)  route 7.298ns (89.130%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  button_sync[0]/q_reg/Q
                         net (fo=116, routed)         4.256     4.774    SD_card/m_sdcard/state_v_reg[4]_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124     4.898 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=12, routed)          1.588     6.486    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.610 r  SD_card/m_sdcard/bitCnt_v[7]_i_3/O
                         net (fo=1, routed)           0.784     7.395    SD_card/m_sdcard/bitCnt_v[7]_i_3_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.124     7.519 r  SD_card/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.669     8.188    SD_card/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X1Y45          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.519     1.519    SD_card/m_sdcard/clk_out1
    SLICE_X1Y45          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[2]/C

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/m_sdcard/bitCnt_v_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.188ns  (logic 0.890ns (10.870%)  route 7.298ns (89.130%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  button_sync[0]/q_reg/Q
                         net (fo=116, routed)         4.256     4.774    SD_card/m_sdcard/state_v_reg[4]_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124     4.898 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=12, routed)          1.588     6.486    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.610 r  SD_card/m_sdcard/bitCnt_v[7]_i_3/O
                         net (fo=1, routed)           0.784     7.395    SD_card/m_sdcard/bitCnt_v[7]_i_3_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.124     7.519 r  SD_card/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.669     8.188    SD_card/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X1Y45          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.519     1.519    SD_card/m_sdcard/clk_out1
    SLICE_X1Y45          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[3]/C

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/m_sdcard/bitCnt_v_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.030ns  (logic 0.890ns (11.084%)  route 7.140ns (88.916%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  button_sync[0]/q_reg/Q
                         net (fo=116, routed)         4.256     4.774    SD_card/m_sdcard/state_v_reg[4]_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124     4.898 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=12, routed)          1.588     6.486    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.610 r  SD_card/m_sdcard/bitCnt_v[7]_i_3/O
                         net (fo=1, routed)           0.784     7.395    SD_card/m_sdcard/bitCnt_v[7]_i_3_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.124     7.519 r  SD_card/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.511     8.030    SD_card/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X2Y44          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.519     1.519    SD_card/m_sdcard/clk_out1
    SLICE_X2Y44          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[6]/C

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/m_sdcard/bitCnt_v_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.872ns  (logic 0.890ns (11.306%)  route 6.982ns (88.694%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  button_sync[0]/q_reg/Q
                         net (fo=116, routed)         4.256     4.774    SD_card/m_sdcard/state_v_reg[4]_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124     4.898 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=12, routed)          1.588     6.486    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.610 r  SD_card/m_sdcard/bitCnt_v[7]_i_3/O
                         net (fo=1, routed)           0.784     7.395    SD_card/m_sdcard/bitCnt_v[7]_i_3_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.124     7.519 r  SD_card/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.353     7.872    SD_card/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X4Y44          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.517     1.517    SD_card/m_sdcard/clk_out1
    SLICE_X4Y44          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[7]/C

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/m_sdcard/bitCnt_v_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.870ns  (logic 0.890ns (11.309%)  route 6.980ns (88.691%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  button_sync[0]/q_reg/Q
                         net (fo=116, routed)         4.256     4.774    SD_card/m_sdcard/state_v_reg[4]_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124     4.898 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=12, routed)          1.588     6.486    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.610 r  SD_card/m_sdcard/bitCnt_v[7]_i_3/O
                         net (fo=1, routed)           0.784     7.395    SD_card/m_sdcard/bitCnt_v[7]_i_3_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.124     7.519 r  SD_card/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.351     7.870    SD_card/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.519     1.519    SD_card/m_sdcard/clk_out1
    SLICE_X3Y45          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[0]/C

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/m_sdcard/bitCnt_v_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.870ns  (logic 0.890ns (11.309%)  route 6.980ns (88.691%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  button_sync[0]/q_reg/Q
                         net (fo=116, routed)         4.256     4.774    SD_card/m_sdcard/state_v_reg[4]_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124     4.898 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=12, routed)          1.588     6.486    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.610 r  SD_card/m_sdcard/bitCnt_v[7]_i_3/O
                         net (fo=1, routed)           0.784     7.395    SD_card/m_sdcard/bitCnt_v[7]_i_3_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.124     7.519 r  SD_card/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.351     7.870    SD_card/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.519     1.519    SD_card/m_sdcard/clk_out1
    SLICE_X3Y45          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[4]/C

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/m_sdcard/bitCnt_v_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.870ns  (logic 0.890ns (11.309%)  route 6.980ns (88.691%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  button_sync[0]/q_reg/Q
                         net (fo=116, routed)         4.256     4.774    SD_card/m_sdcard/state_v_reg[4]_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124     4.898 f  SD_card/m_sdcard/g0_b0_i_1/O
                         net (fo=12, routed)          1.588     6.486    SD_card/m_sdcard/g0_b0_i_1_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.610 r  SD_card/m_sdcard/bitCnt_v[7]_i_3/O
                         net (fo=1, routed)           0.784     7.395    SD_card/m_sdcard/bitCnt_v[7]_i_3_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.124     7.519 r  SD_card/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.351     7.870    SD_card/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.519     1.519    SD_card/m_sdcard/clk_out1
    SLICE_X3Y45          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[5]/C

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/m_sdcard/byteCnt_v_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.262ns  (logic 0.890ns (12.256%)  route 6.372ns (87.744%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  button_sync[0]/q_reg/Q
                         net (fo=116, routed)         4.233     4.751    SD_card/m_sdcard/state_v_reg[4]_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I5_O)        0.124     4.875 r  SD_card/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=11, routed)          0.756     5.631    SD_card/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I4_O)        0.124     5.755 r  SD_card/m_sdcard/byteCnt_v[9]_i_1/O
                         net (fo=11, routed)          0.501     6.256    SD_card/m_sdcard/byteCnt_v[9]_i_1_n_0
    SLICE_X0Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.380 r  SD_card/m_sdcard/byteCnt_v[8]_i_1/O
                         net (fo=5, routed)           0.882     7.262    SD_card/m_sdcard/byteCnt_v[8]_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.510     1.510    SD_card/m_sdcard/clk_out1
    SLICE_X0Y50          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[4]/C

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/m_sdcard/byteCnt_v_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.262ns  (logic 0.890ns (12.256%)  route 6.372ns (87.744%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  button_sync[0]/q_reg/Q
                         net (fo=116, routed)         4.233     4.751    SD_card/m_sdcard/state_v_reg[4]_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I5_O)        0.124     4.875 r  SD_card/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=11, routed)          0.756     5.631    SD_card/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I4_O)        0.124     5.755 r  SD_card/m_sdcard/byteCnt_v[9]_i_1/O
                         net (fo=11, routed)          0.501     6.256    SD_card/m_sdcard/byteCnt_v[9]_i_1_n_0
    SLICE_X0Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.380 r  SD_card/m_sdcard/byteCnt_v[8]_i_1/O
                         net (fo=5, routed)           0.882     7.262    SD_card/m_sdcard/byteCnt_v[8]_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.510     1.510    SD_card/m_sdcard/clk_out1
    SLICE_X0Y50          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.297%)  route 0.612ns (76.703%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=1, routed)           0.362     0.503    SD_card/take_sample
    SLICE_X6Y48          LUT2 (Prop_lut2_I1_O)        0.045     0.548 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=26, routed)          0.251     0.798    SD_card/ram_addr_x
    SLICE_X9Y48          FDRE                                         r  SD_card/ram_addr_r_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.837     0.837    SD_card/clk_out1
    SLICE_X9Y48          FDRE                                         r  SD_card/ram_addr_r_reg[24]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.600%)  route 0.675ns (78.400%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=1, routed)           0.362     0.503    SD_card/take_sample
    SLICE_X6Y48          LUT2 (Prop_lut2_I1_O)        0.045     0.548 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=26, routed)          0.314     0.861    SD_card/ram_addr_x
    SLICE_X9Y47          FDRE                                         r  SD_card/ram_addr_r_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.837     0.837    SD_card/clk_out1
    SLICE_X9Y47          FDRE                                         r  SD_card/ram_addr_r_reg[20]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.600%)  route 0.675ns (78.400%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=1, routed)           0.362     0.503    SD_card/take_sample
    SLICE_X6Y48          LUT2 (Prop_lut2_I1_O)        0.045     0.548 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=26, routed)          0.314     0.861    SD_card/ram_addr_x
    SLICE_X9Y47          FDRE                                         r  SD_card/ram_addr_r_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.837     0.837    SD_card/clk_out1
    SLICE_X9Y47          FDRE                                         r  SD_card/ram_addr_r_reg[21]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.600%)  route 0.675ns (78.400%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=1, routed)           0.362     0.503    SD_card/take_sample
    SLICE_X6Y48          LUT2 (Prop_lut2_I1_O)        0.045     0.548 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=26, routed)          0.314     0.861    SD_card/ram_addr_x
    SLICE_X9Y47          FDRE                                         r  SD_card/ram_addr_r_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.837     0.837    SD_card/clk_out1
    SLICE_X9Y47          FDRE                                         r  SD_card/ram_addr_r_reg[22]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.600%)  route 0.675ns (78.400%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=1, routed)           0.362     0.503    SD_card/take_sample
    SLICE_X6Y48          LUT2 (Prop_lut2_I1_O)        0.045     0.548 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=26, routed)          0.314     0.861    SD_card/ram_addr_x
    SLICE_X9Y47          FDRE                                         r  SD_card/ram_addr_r_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.837     0.837    SD_card/clk_out1
    SLICE_X9Y47          FDRE                                         r  SD_card/ram_addr_r_reg[23]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.186ns (20.133%)  route 0.738ns (79.867%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=1, routed)           0.362     0.503    SD_card/take_sample
    SLICE_X6Y48          LUT2 (Prop_lut2_I1_O)        0.045     0.548 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=26, routed)          0.376     0.924    SD_card/ram_addr_x
    SLICE_X9Y46          FDRE                                         r  SD_card/ram_addr_r_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.836     0.836    SD_card/clk_out1
    SLICE_X9Y46          FDRE                                         r  SD_card/ram_addr_r_reg[16]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.186ns (20.133%)  route 0.738ns (79.867%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=1, routed)           0.362     0.503    SD_card/take_sample
    SLICE_X6Y48          LUT2 (Prop_lut2_I1_O)        0.045     0.548 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=26, routed)          0.376     0.924    SD_card/ram_addr_x
    SLICE_X9Y46          FDRE                                         r  SD_card/ram_addr_r_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.836     0.836    SD_card/clk_out1
    SLICE_X9Y46          FDRE                                         r  SD_card/ram_addr_r_reg[17]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.186ns (20.133%)  route 0.738ns (79.867%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=1, routed)           0.362     0.503    SD_card/take_sample
    SLICE_X6Y48          LUT2 (Prop_lut2_I1_O)        0.045     0.548 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=26, routed)          0.376     0.924    SD_card/ram_addr_x
    SLICE_X9Y46          FDRE                                         r  SD_card/ram_addr_r_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.836     0.836    SD_card/clk_out1
    SLICE_X9Y46          FDRE                                         r  SD_card/ram_addr_r_reg[18]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.186ns (20.133%)  route 0.738ns (79.867%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=1, routed)           0.362     0.503    SD_card/take_sample
    SLICE_X6Y48          LUT2 (Prop_lut2_I1_O)        0.045     0.548 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=26, routed)          0.376     0.924    SD_card/ram_addr_x
    SLICE_X9Y46          FDRE                                         r  SD_card/ram_addr_r_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.836     0.836    SD_card/clk_out1
    SLICE_X9Y46          FDRE                                         r  SD_card/ram_addr_r_reg[19]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.186ns (18.852%)  route 0.801ns (81.148%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=1, routed)           0.362     0.503    SD_card/take_sample
    SLICE_X6Y48          LUT2 (Prop_lut2_I1_O)        0.045     0.548 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=26, routed)          0.439     0.987    SD_card/ram_addr_x
    SLICE_X9Y45          FDRE                                         r  SD_card/ram_addr_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.836     0.836    SD_card/clk_out1
    SLICE_X9Y45          FDRE                                         r  SD_card/ram_addr_r_reg[12]/C





