C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\synthesis  -sap  C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\synthesis\axi_lite_tut.sap  -otap  C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\synthesis\axi_lite_tut.tap  -omap  C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\synthesis\axi_lite_tut.map   -part MPFS095T  -package FCVG784  -grade -1    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\synthesis\synlog\report\axi_lite_tut_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  axi_lite_tut  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\synthesis\scratchproject.prs  -multisrs  -ovm  C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\synthesis\axi_lite_tut.vm   -freq 100.000   -tcl  C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\designer\axi_lite_tut\synthesis.fdc  C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\synthesis\synwork\axi_lite_tut_prem.srd  -devicelib  C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\acg5.v  -ologparam  C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\synthesis\syntmp\axi_lite_tut.plg  -osyn  C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\synthesis\axi_lite_tut.srm  -prjdir  C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\synthesis\  -prjname  axi_lite_tut_syn  -log  C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\synthesis\synlog\axi_lite_tut_fpga_mapper.srr  -sn  2023.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\..\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -sap ..\axi_lite_tut.sap -otap ..\axi_lite_tut.tap -omap ..\axi_lite_tut.map -part MPFS095T -package FCVG784 -grade -1 -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\axi_lite_tut_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module axi_lite_tut -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\axi_lite_tut.vm -freq 100.000 -tcl ..\..\designer\axi_lite_tut\synthesis.fdc ..\synwork\axi_lite_tut_prem.srd -devicelib ..\..\..\..\..\..\..\..\..\..\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\acg5.v -ologparam axi_lite_tut.plg -osyn ..\axi_lite_tut.srm -prjdir ..\ -prjname axi_lite_tut_syn -log ..\synlog\axi_lite_tut_fpga_mapper.srr -sn 2023.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:4
file:..\axi_lite_tut.sap|io:o|time:1721920140|size:7459|exec:0|csum:
file:..\axi_lite_tut.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\axi_lite_tut.map|io:o|time:1721920144|size:28|exec:0|csum:
file:..\scratchproject.prs|io:o|time:1721783185|size:21112|exec:0|csum:
file:..\axi_lite_tut.vm|io:o|time:1721920143|size:503149|exec:0|csum:
file:..\..\designer\axi_lite_tut\synthesis.fdc|io:i|time:1721920122|size:64|exec:0|csum:AEE3DF85156EFC83B60E40C598EFE43A
file:..\synwork\axi_lite_tut_prem.srd|io:i|time:1721920139|size:630050|exec:0|csum:9594B4D09BF2592921271128F087AD9D
file:..\..\..\..\..\..\..\..\..\..\microchip\libero_soc_v2024.1\synplifypro\lib\generic\acg5.v|io:i|time:1704384606|size:43686|exec:0|csum:C5B8CD150154D193C7B0D4301122DDFB
file:axi_lite_tut.plg|io:o|time:1721920144|size:3716|exec:0|csum:
file:..\axi_lite_tut.srm|io:o|time:1721920142|size:18532|exec:0|csum:
file:..\synlog\axi_lite_tut_fpga_mapper.srr|io:o|time:1721920144|size:31258|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\microchip\libero_soc_v2024.1\synplifypro\bin64\m_generic.exe|io:i|time:1704388032|size:52654080|exec:1|csum:7120A4CF8F847BC69C75A1CBBA41E49F
