INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.sv" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'VN_NUM' redefined [../../../../../../BSP/Global_Header/define.vh:277]
INFO: [VRFC 10-311] analyzing module tb_mem_subsystem_top_submatrix_1
INFO: [VRFC 10-2458] undeclared symbol iter_termination, assumed default net type wire [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.sv:193]
WARNING: [VRFC 10-3248] data object 'layer_finish' is already declared [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.sv:234]
WARNING: [VRFC 10-3703] second declaration of 'layer_finish' ignored [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.sv:234]
WARNING: [VRFC 10-2938] 'iter_termination' is already implicitly declared on line 193 [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.sv:235]
WARNING: [VRFC 10-3248] data object 'fsm_en' is already declared [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.sv:236]
WARNING: [VRFC 10-3703] second declaration of 'fsm_en' ignored [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.sv:236]
WARNING: [VRFC 10-3248] data object 'vn_iter_update' is already declared [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.sv:307]
WARNING: [VRFC 10-3703] second declaration of 'vn_iter_update' ignored [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.sv:307]
INFO: [VRFC 10-2458] undeclared symbol dn_rom_port_fetch, assumed default net type wire [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.sv:444]
INFO: [VRFC 10-2458] undeclared symbol dn_ram_write_en, assumed default net type wire [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.sv:445]
INFO: [VRFC 10-2458] undeclared symbol dn_ram_mux_en, assumed default net type wire [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.sv:446]
INFO: [VRFC 10-2458] undeclared symbol d3ib_rom_rst, assumed default net type wire [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.sv:448]
INFO: [VRFC 10-2458] undeclared symbol dn_write_busy, assumed default net type wire [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.sv:449]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.rev1.sv" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'VN_NUM' redefined [../../../../../../BSP/Global_Header/define.vh:272]
INFO: [VRFC 10-311] analyzing module tb_mem_subsystem_top_submatrix_1_rev1
INFO: [VRFC 10-2458] undeclared symbol iter_termination, assumed default net type wire [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.rev1.sv:200]
WARNING: [VRFC 10-2938] 'iter_termination' is already implicitly declared on line 200 [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.rev1.sv:248]
WARNING: [VRFC 10-3248] data object 'fsm_en' is already declared [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.rev1.sv:249]
WARNING: [VRFC 10-3703] second declaration of 'fsm_en' ignored [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.rev1.sv:249]
WARNING: [VRFC 10-3248] data object 'vn_iter_update' is already declared [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.rev1.sv:334]
WARNING: [VRFC 10-3703] second declaration of 'vn_iter_update' ignored [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.rev1.sv:334]
INFO: [VRFC 10-2458] undeclared symbol dn_rom_port_fetch, assumed default net type wire [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.rev1.sv:471]
INFO: [VRFC 10-2458] undeclared symbol dn_ram_write_en, assumed default net type wire [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.rev1.sv:472]
INFO: [VRFC 10-2458] undeclared symbol dn_ram_mux_en, assumed default net type wire [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.rev1.sv:473]
INFO: [VRFC 10-2458] undeclared symbol d3ib_rom_rst, assumed default net type wire [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.rev1.sv:475]
INFO: [VRFC 10-2458] undeclared symbol dn_write_busy, assumed default net type wire [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_mem_subsystem_top_submatrix_1.rev1.sv:476]
