// Seed: 3418879497
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    output reg id_5
);
  always @(posedge id_3) begin
    if (id_0) begin
      if (id_0) id_5 <= 1;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output id_22;
  inout id_21;
  input id_20;
  output id_19;
  output id_18;
  inout id_17;
  output id_16;
  input id_15;
  inout id_14;
  inout id_13;
  input id_12;
  input id_11;
  inout id_10;
  inout id_9;
  inout id_8;
  output id_7;
  output id_6;
  input id_5;
  output id_4;
  output id_3;
  output id_2;
  input id_1;
  type_27(
      id_6, (id_6) / id_7, 1
  );
  logic id_23;
  assign id_9 = id_14;
  logic id_24;
  assign id_16 = ~1;
  logic id_25;
  logic id_26;
endmodule
