#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Oct 25 16:46:05 2017
# Process ID: 1368
# Current directory: D:/Documents/ENSEIRB-MATMECA/PR310 - Projet/rtl_uart_nexys_4/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2296 D:\Documents\ENSEIRB-MATMECA\PR310 - Projet\rtl_uart_nexys_4\vivado\rtl_uart_turbo.xpr
# Log file: D:/Documents/ENSEIRB-MATMECA/PR310 - Projet/rtl_uart_nexys_4/vivado/vivado.log
# Journal file: D:/Documents/ENSEIRB-MATMECA/PR310 - Projet/rtl_uart_nexys_4/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Documents/ENSEIRB-MATMECA/PR310 - Projet/rtl_uart_nexys_4/vivado/rtl_uart_turbo.xpr}
INFO: [Project 1-313] Project file moved from '/home/legal/hls/turbo/rtl_uart_nexys_4/vivado' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Documents/ENSEIRB-MATMECA/PR310 - Projet/rtl_uart_nexys_4/vivado/rtl_uart_turbo.srcs/sources_1/ip/sc_turbo_decoder_fixed_simd_0_2/sc_turbo_decoder_fixed_simd_0.xci', nor could it be found using path 'D:/home/legal/hls/turbo/rtl_uart_nexys_4/vivado/rtl_uart_turbo.srcs/sources_1/ip/sc_turbo_decoder_fixed_simd_0_2/sc_turbo_decoder_fixed_simd_0.xci'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'sc_turbo_decoder_fixed_simd_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/Documents/ENSEIRB-MATMECA/PR310 - Projet/hls_turbo_simd/hls_turbo_simd/nexys_4/impl/ip', nor could it be found using path 'D:/home/legal/hls/turbo/hls_turbo_simd/hls_turbo_simd/nexys_4/impl/ip'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/Documents/ENSEIRB-MATMECA/PR310 - Projet/hls_turbo_simd/hls_turbo_simd/nexys_4_200MHz/impl/ip', nor could it be found using path 'D:/home/legal/hls/turbo/hls_turbo_simd/hls_turbo_simd/nexys_4_200MHz/impl/ip'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/Documents/ENSEIRB-MATMECA/PR310 - Projet/rtl_uart_nexys_4/vivado/rtl_uart_turbo.ip_user_files', nor could it be found using path 'D:/home/legal/hls/turbo/rtl_uart_nexys_4/vivado/rtl_uart_turbo.ip_user_files'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'sc_turbo_decoder_fixed_simd_0'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
INFO: [Project 1-230] Project 'rtl_uart_turbo.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Documents/ENSEIRB-MATMECA/PR310 - Projet/hls_turbo_simd/hls_turbo_simd/nexys_4/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Documents/ENSEIRB-MATMECA/PR310 - Projet/hls_turbo_simd/hls_turbo_simd/nexys_4_200MHz/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado_Design_Suite/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 776.180 ; gain = 0.000
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Wed Oct 25 17:12:27 2017] Launched synth_1...
Run output will be captured here: D:/Documents/ENSEIRB-MATMECA/PR310 - Projet/rtl_uart_nexys_4/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 199 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Documents/ENSEIRB-MATMECA/PR310 - Projet/rtl_uart_nexys_4/xdc/Nexys4_Master.xdc]
Finished Parsing XDC File [D:/Documents/ENSEIRB-MATMECA/PR310 - Projet/rtl_uart_nexys_4/xdc/Nexys4_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 64 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 64 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1174.633 ; gain = 308.648
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.3
  **** Build date : Oct  4 2017-20:12:17
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747257A
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Oct 25 17:30:42 2017] Launched synth_1...
Run output will be captured here: D:/Documents/ENSEIRB-MATMECA/PR310 - Projet/rtl_uart_nexys_4/vivado/rtl_uart_turbo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Oct 25 17:32:38 2017] Launched impl_1...
Run output will be captured here: D:/Documents/ENSEIRB-MATMECA/PR310 - Projet/rtl_uart_nexys_4/vivado/rtl_uart_turbo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct 25 17:34:19 2017] Launched impl_1...
Run output will be captured here: D:/Documents/ENSEIRB-MATMECA/PR310 - Projet/rtl_uart_nexys_4/vivado/rtl_uart_turbo.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 199 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Documents/ENSEIRB-MATMECA/PR310 - Projet/rtl_uart_nexys_4/vivado/.Xil/Vivado-1368-DESKTOP-RAH54SO/dcp7/turbo_uart.xdc]
Finished Parsing XDC File [D:/Documents/ENSEIRB-MATMECA/PR310 - Projet/rtl_uart_nexys_4/vivado/.Xil/Vivado-1368-DESKTOP-RAH54SO/dcp7/turbo_uart.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 2192.477 ; gain = 2.004
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 2192.477 ; gain = 2.004
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 64 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 64 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Oct 25 17:42:41 2017] Launched synth_1...
Run output will be captured here: D:/Documents/ENSEIRB-MATMECA/PR310 - Projet/rtl_uart_nexys_4/synth_1/runme.log
[Wed Oct 25 17:42:41 2017] Launched impl_1...
Run output will be captured here: D:/Documents/ENSEIRB-MATMECA/PR310 - Projet/rtl_uart_nexys_4/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{D:/Documents/ENSEIRB-MATMECA/PR310 - Projet/rtl_uart_nexys_4/vivado/rtl_uart_turbo.srcs/sources_1/ip/sc_turbo_decoder_fixed_simd_0_2/sc_turbo_decoder_fixed_simd_0.xci}}] -no_script -reset -force -quiet
remove_files  -fileset sc_turbo_decoder_fixed_simd_0 {{D:/Documents/ENSEIRB-MATMECA/PR310 - Projet/rtl_uart_nexys_4/vivado/rtl_uart_turbo.srcs/sources_1/ip/sc_turbo_decoder_fixed_simd_0_2/sc_turbo_decoder_fixed_simd_0.xci}}
INFO: [Project 1-386] Moving file 'D:/Documents/ENSEIRB-MATMECA/PR310 - Projet/rtl_uart_nexys_4/vivado/rtl_uart_turbo.srcs/sources_1/ip/sc_turbo_decoder_fixed_simd_0_2/sc_turbo_decoder_fixed_simd_0.xci' from fileset 'sc_turbo_decoder_fixed_simd_0' to fileset 'sources_1'.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct 25 17:56:34 2017] Launched impl_1...
Run output will be captured here: D:/Documents/ENSEIRB-MATMECA/PR310 - Projet/rtl_uart_nexys_4/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Documents/ENSEIRB-MATMECA/PR310 - Projet/rtl_uart_nexys_4/impl_1/turbo_uart.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Documents/ENSEIRB-MATMECA/PR310 - Projet/rtl_uart_nexys_4/impl_1/turbo_uart.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 25 18:23:12 2017...
