[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  32115       tick       5832933       1866756       1830976       5832933 
      2  32115       tick       8594250       2797475       2776283       8594250 
      3  32115       tick       8591774       2797300       2772180       8591774 
      4  32115       tick       8611610       2802468       2786083       8611610 
      5  32115       tick       8609299       2801801       2782800       8609299 
      6  32115       tick       8586455       2796484       2774060       8586455 
      7  32115       tick       8570774       2790952       2761252       8570774 
      8  32115       tick       8581889       2793487       2775499       8581889 
      9  32115       tick       8539209       2783047       2740006       8539209 
     10  32115       tick       8570158       2791142       2764149       8570158 
     11  32115       tick       8581772       2794903       2778168       8581772 
     12  32115       tick       8510794       2774275       2718718       8510794 
     13  32115       tick       8550971       2785557       2745881       8550971 
     14  32115       tick       8581140       2794504       2778120       8581140 
     15  32115       tick       8583341       2796271       2774196       8583341 
     16  32115       tick       8588504       2796928       2777291       8588504 
     17  32115       tick       8599993       2798638       2780953       8599993 
     18  32115       tick       8578522       2793650       2767427       8578522 
     19  32115       tick       8524221       2778326       2730284       8524221 
     20  32115       tick       8538472       2780923       2739607       8538472 
     21  32115       tick       8517835       2776361       2726712       8517835 
     22  32115       exit        169111         54713         52361        169111 
