{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543867845838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543867845838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 12:10:45 2018 " "Processing started: Mon Dec 03 12:10:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543867845838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543867845838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543867845838 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543867846199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543867846199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543867852283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543867852283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench " "Found entity 1: test_bench" {  } { { "test_bench.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/test_bench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543867852299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543867852299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.sv 1 1 " "Found 1 design units, including 1 entities, in source file rf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/rf.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543867852299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543867852299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/pc.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543867852299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543867852299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file lut_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lut_pc " "Found entity 1: lut_pc" {  } { { "lut_pc.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/lut_pc.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543867852299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543867852299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_m.sv 1 1 " "Found 1 design units, including 1 entities, in source file lut_m.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lut_m " "Found entity 1: lut_m" {  } { { "lut_m.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/lut_m.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543867852299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543867852299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file ls_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ls_dec " "Found entity 1: ls_dec" {  } { { "ls_dec.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/ls_dec.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543867852299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543867852299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/imem.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543867852314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543867852314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/dmem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543867852314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543867852314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "definitions.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/definitions.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543867852314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543867852314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543867852314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543867852314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_dec " "Found entity 1: ctrl_dec" {  } { { "ctrl_dec.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/ctrl_dec.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543867852314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543867852314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/alu_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543867852330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543867852330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_dec_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_dec_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_dec_tb " "Found entity 1: ctrl_dec_tb" {  } { { "ctrl_dec_tb.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/ctrl_dec_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543867852330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543867852330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sh_d top.sv(32) " "Verilog HDL Implicit Net warning at top.sv(32): created implicit net for \"sh_d\"" {  } { { "top.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/top.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543867852330 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543867852361 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dm_in top.sv(14) " "Verilog HDL or VHDL warning at top.sv(14): object \"dm_in\" assigned a value but never read" {  } { { "top.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/top.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543867852361 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(47) " "Verilog HDL assignment warning at top.sv(47): truncated value with size 32 to match size of target (8)" {  } { { "top.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/top.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543867852361 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"pc:pc1\"" {  } { { "top.sv" "pc1" { Text "C:/Users/Omar/Documents/CSE 141L project/top.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543867852361 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pc.sv(21) " "Verilog HDL assignment warning at pc.sv(21): truncated value with size 32 to match size of target (8)" {  } { { "pc.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/pc.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543867852361 "|top|pc:pc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:im1 " "Elaborating entity \"imem\" for hierarchy \"imem:im1\"" {  } { { "top.sv" "im1" { Text "C:/Users/Omar/Documents/CSE 141L project/top.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543867852377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_dec ctrl_dec:dc1 " "Elaborating entity \"ctrl_dec\" for hierarchy \"ctrl_dec:dc1\"" {  } { { "top.sv" "dc1" { Text "C:/Users/Omar/Documents/CSE 141L project/top.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543867852377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf rf:rf1 " "Elaborating entity \"rf\" for hierarchy \"rf:rf1\"" {  } { { "top.sv" "rf1" { Text "C:/Users/Omar/Documents/CSE 141L project/top.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543867852377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:au1 " "Elaborating entity \"alu\" for hierarchy \"alu:au1\"" {  } { { "top.sv" "au1" { Text "C:/Users/Omar/Documents/CSE 141L project/top.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543867852377 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_mnemonic alu.sv(14) " "Verilog HDL or VHDL warning at alu.sv(14): object \"op_mnemonic\" assigned a value but never read" {  } { { "alu.sv" "" { Text "C:/Users/Omar/Documents/CSE 141L project/alu.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543867852377 "|top|alu:au1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dm1 " "Elaborating entity \"dmem\" for hierarchy \"dmem:dm1\"" {  } { { "top.sv" "dm1" { Text "C:/Users/Omar/Documents/CSE 141L project/top.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543867852377 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:dm1\|guts " "RAM logic \"dmem:dm1\|guts\" is uninferred due to asynchronous read logic" {  } { { "dmem.sv" "guts" { Text "C:/Users/Omar/Documents/CSE 141L project/dmem.sv" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1543867852549 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1543867852549 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543867854104 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543867855330 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543867855330 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3352 " "Implemented 3352 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543867855455 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543867855455 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3349 " "Implemented 3349 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543867855455 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543867855455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543867855471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 12:10:55 2018 " "Processing ended: Mon Dec 03 12:10:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543867855471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543867855471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543867855471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543867855471 ""}
