<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>sky2.h source code [linux/drivers/net/ethernet/marvell/sky2.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="csr_regs,flow_control,led_mode,pci_cfg_reg1,pci_dev_reg_1,pci_dev_reg_2,pci_dev_reg_3,pci_dev_reg_4,pci_dev_reg_5,rx_ring_info,sky2_hw,sky2_port,sky2_rx_le,sky2_stats,sky2_status_le,sky2_tx_le,status_css,tx_ring_info,yukon_ec_rev,yukon_ec_u_rev,yukon_ex_rev,yukon_fe_p_rev,yukon_fe_rev,yukon_prm_rev,yukon_supr_rev,yukon_xl_rev "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux/drivers/net/ethernet/marvell/sky2.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>ethernet</a>/<a href='./'>marvell</a>/<a href='sky2.h.html'>sky2.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><i>/*</i></td></tr>
<tr><th id="3">3</th><td><i> * Definitions for the new Marvell Yukon 2 driver.</i></td></tr>
<tr><th id="4">4</th><td><i> */</i></td></tr>
<tr><th id="5">5</th><td><u>#<span data-ppcond="5">ifndef</span> <span class="macro" data-ref="_M/_SKY2_H">_SKY2_H</span></u></td></tr>
<tr><th id="6">6</th><td><u>#define <dfn class="macro" id="_M/_SKY2_H" data-ref="_M/_SKY2_H">_SKY2_H</dfn></u></td></tr>
<tr><th id="7">7</th><td></td></tr>
<tr><th id="8">8</th><td><u>#define <dfn class="macro" id="_M/ETH_JUMBO_MTU" data-ref="_M/ETH_JUMBO_MTU">ETH_JUMBO_MTU</dfn>		9000	/* Maximum MTU supported */</u></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><i>/* PCI config registers */</i></td></tr>
<tr><th id="11">11</th><td><b>enum</b> {</td></tr>
<tr><th id="12">12</th><td>	<dfn class="enum" id="PCI_DEV_REG1" title='PCI_DEV_REG1' data-ref="PCI_DEV_REG1" data-ref-filename="PCI_DEV_REG1">PCI_DEV_REG1</dfn>	= <var>0x40</var>,</td></tr>
<tr><th id="13">13</th><td>	<dfn class="enum" id="PCI_DEV_REG2" title='PCI_DEV_REG2' data-ref="PCI_DEV_REG2" data-ref-filename="PCI_DEV_REG2">PCI_DEV_REG2</dfn>	= <var>0x44</var>,</td></tr>
<tr><th id="14">14</th><td>	<dfn class="enum" id="PCI_DEV_STATUS" title='PCI_DEV_STATUS' data-ref="PCI_DEV_STATUS" data-ref-filename="PCI_DEV_STATUS">PCI_DEV_STATUS</dfn>  = <var>0x7c</var>,</td></tr>
<tr><th id="15">15</th><td>	<dfn class="enum" id="PCI_DEV_REG3" title='PCI_DEV_REG3' data-ref="PCI_DEV_REG3" data-ref-filename="PCI_DEV_REG3">PCI_DEV_REG3</dfn>	= <var>0x80</var>,</td></tr>
<tr><th id="16">16</th><td>	<dfn class="enum" id="PCI_DEV_REG4" title='PCI_DEV_REG4' data-ref="PCI_DEV_REG4" data-ref-filename="PCI_DEV_REG4">PCI_DEV_REG4</dfn>	= <var>0x84</var>,</td></tr>
<tr><th id="17">17</th><td>	<dfn class="enum" id="PCI_DEV_REG5" title='PCI_DEV_REG5' data-ref="PCI_DEV_REG5" data-ref-filename="PCI_DEV_REG5">PCI_DEV_REG5</dfn>    = <var>0x88</var>,</td></tr>
<tr><th id="18">18</th><td>	<dfn class="enum" id="PCI_CFG_REG_0" title='PCI_CFG_REG_0' data-ref="PCI_CFG_REG_0" data-ref-filename="PCI_CFG_REG_0">PCI_CFG_REG_0</dfn>	= <var>0x90</var>,</td></tr>
<tr><th id="19">19</th><td>	<dfn class="enum" id="PCI_CFG_REG_1" title='PCI_CFG_REG_1' data-ref="PCI_CFG_REG_1" data-ref-filename="PCI_CFG_REG_1">PCI_CFG_REG_1</dfn>	= <var>0x94</var>,</td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td>	<dfn class="enum" id="PSM_CONFIG_REG0" title='PSM_CONFIG_REG0' data-ref="PSM_CONFIG_REG0" data-ref-filename="PSM_CONFIG_REG0">PSM_CONFIG_REG0</dfn>  = <var>0x98</var>,</td></tr>
<tr><th id="22">22</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1" title='PSM_CONFIG_REG1' data-ref="PSM_CONFIG_REG1" data-ref-filename="PSM_CONFIG_REG1">PSM_CONFIG_REG1</dfn>	 = <var>0x9C</var>,</td></tr>
<tr><th id="23">23</th><td>	<dfn class="enum" id="PSM_CONFIG_REG2" title='PSM_CONFIG_REG2' data-ref="PSM_CONFIG_REG2" data-ref-filename="PSM_CONFIG_REG2">PSM_CONFIG_REG2</dfn>  = <var>0x160</var>,</td></tr>
<tr><th id="24">24</th><td>	<dfn class="enum" id="PSM_CONFIG_REG3" title='PSM_CONFIG_REG3' data-ref="PSM_CONFIG_REG3" data-ref-filename="PSM_CONFIG_REG3">PSM_CONFIG_REG3</dfn>  = <var>0x164</var>,</td></tr>
<tr><th id="25">25</th><td>	<dfn class="enum" id="PSM_CONFIG_REG4" title='PSM_CONFIG_REG4' data-ref="PSM_CONFIG_REG4" data-ref-filename="PSM_CONFIG_REG4">PSM_CONFIG_REG4</dfn>  = <var>0x168</var>,</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td>	<dfn class="enum" id="PCI_LDO_CTRL" title='PCI_LDO_CTRL' data-ref="PCI_LDO_CTRL" data-ref-filename="PCI_LDO_CTRL">PCI_LDO_CTRL</dfn>    = <var>0xbc</var>,</td></tr>
<tr><th id="28">28</th><td>};</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><i>/* Yukon-2 */</i></td></tr>
<tr><th id="31">31</th><td><b>enum</b> <dfn class="type def" id="pci_dev_reg_1" title='pci_dev_reg_1' data-ref="pci_dev_reg_1" data-ref-filename="pci_dev_reg_1">pci_dev_reg_1</dfn> {</td></tr>
<tr><th id="32">32</th><td>	<dfn class="enum" id="PCI_Y2_PIG_ENA" title='PCI_Y2_PIG_ENA' data-ref="PCI_Y2_PIG_ENA" data-ref-filename="PCI_Y2_PIG_ENA">PCI_Y2_PIG_ENA</dfn>	 = <var>1</var>&lt;&lt;<var>31</var>, <i>/* Enable Plug-in-Go (YUKON-2) */</i></td></tr>
<tr><th id="33">33</th><td>	<dfn class="enum" id="PCI_Y2_DLL_DIS" title='PCI_Y2_DLL_DIS' data-ref="PCI_Y2_DLL_DIS" data-ref-filename="PCI_Y2_DLL_DIS">PCI_Y2_DLL_DIS</dfn>	 = <var>1</var>&lt;&lt;<var>30</var>, <i>/* Disable PCI DLL (YUKON-2) */</i></td></tr>
<tr><th id="34">34</th><td>	<dfn class="enum" id="PCI_SW_PWR_ON_RST" title='PCI_SW_PWR_ON_RST' data-ref="PCI_SW_PWR_ON_RST" data-ref-filename="PCI_SW_PWR_ON_RST">PCI_SW_PWR_ON_RST</dfn>= <var>1</var>&lt;&lt;<var>30</var>, <i>/* SW Power on Reset (Yukon-EX) */</i></td></tr>
<tr><th id="35">35</th><td>	<dfn class="enum" id="PCI_Y2_PHY2_COMA" title='PCI_Y2_PHY2_COMA' data-ref="PCI_Y2_PHY2_COMA" data-ref-filename="PCI_Y2_PHY2_COMA">PCI_Y2_PHY2_COMA</dfn> = <var>1</var>&lt;&lt;<var>29</var>, <i>/* Set PHY 2 to Coma Mode (YUKON-2) */</i></td></tr>
<tr><th id="36">36</th><td>	<dfn class="enum" id="PCI_Y2_PHY1_COMA" title='PCI_Y2_PHY1_COMA' data-ref="PCI_Y2_PHY1_COMA" data-ref-filename="PCI_Y2_PHY1_COMA">PCI_Y2_PHY1_COMA</dfn> = <var>1</var>&lt;&lt;<var>28</var>, <i>/* Set PHY 1 to Coma Mode (YUKON-2) */</i></td></tr>
<tr><th id="37">37</th><td>	<dfn class="enum" id="PCI_Y2_PHY2_POWD" title='PCI_Y2_PHY2_POWD' data-ref="PCI_Y2_PHY2_POWD" data-ref-filename="PCI_Y2_PHY2_POWD">PCI_Y2_PHY2_POWD</dfn> = <var>1</var>&lt;&lt;<var>27</var>, <i>/* Set PHY 2 to Power Down (YUKON-2) */</i></td></tr>
<tr><th id="38">38</th><td>	<dfn class="enum" id="PCI_Y2_PHY1_POWD" title='PCI_Y2_PHY1_POWD' data-ref="PCI_Y2_PHY1_POWD" data-ref-filename="PCI_Y2_PHY1_POWD">PCI_Y2_PHY1_POWD</dfn> = <var>1</var>&lt;&lt;<var>26</var>, <i>/* Set PHY 1 to Power Down (YUKON-2) */</i></td></tr>
<tr><th id="39">39</th><td>	<dfn class="enum" id="PCI_Y2_PME_LEGACY" title='PCI_Y2_PME_LEGACY' data-ref="PCI_Y2_PME_LEGACY" data-ref-filename="PCI_Y2_PME_LEGACY">PCI_Y2_PME_LEGACY</dfn>= <var>1</var>&lt;&lt;<var>15</var>, <i>/* PCI Express legacy power management mode */</i></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>	<dfn class="enum" id="PCI_PHY_LNK_TIM_MSK" title='PCI_PHY_LNK_TIM_MSK' data-ref="PCI_PHY_LNK_TIM_MSK" data-ref-filename="PCI_PHY_LNK_TIM_MSK">PCI_PHY_LNK_TIM_MSK</dfn>= <var>3L</var>&lt;&lt;<var>8</var>,<i>/* Bit  9.. 8:	GPHY Link Trigger Timer */</i></td></tr>
<tr><th id="42">42</th><td>	<dfn class="enum" id="PCI_ENA_L1_EVENT" title='PCI_ENA_L1_EVENT' data-ref="PCI_ENA_L1_EVENT" data-ref-filename="PCI_ENA_L1_EVENT">PCI_ENA_L1_EVENT</dfn> = <var>1</var>&lt;&lt;<var>7</var>, <i>/* Enable PEX L1 Event */</i></td></tr>
<tr><th id="43">43</th><td>	<dfn class="enum" id="PCI_ENA_GPHY_LNK" title='PCI_ENA_GPHY_LNK' data-ref="PCI_ENA_GPHY_LNK" data-ref-filename="PCI_ENA_GPHY_LNK">PCI_ENA_GPHY_LNK</dfn> = <var>1</var>&lt;&lt;<var>6</var>, <i>/* Enable PEX L1 on GPHY Link down */</i></td></tr>
<tr><th id="44">44</th><td>	<dfn class="enum" id="PCI_FORCE_PEX_L1" title='PCI_FORCE_PEX_L1' data-ref="PCI_FORCE_PEX_L1" data-ref-filename="PCI_FORCE_PEX_L1">PCI_FORCE_PEX_L1</dfn> = <var>1</var>&lt;&lt;<var>5</var>, <i>/* Force to PEX L1 */</i></td></tr>
<tr><th id="45">45</th><td>};</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><b>enum</b> <dfn class="type def" id="pci_dev_reg_2" title='pci_dev_reg_2' data-ref="pci_dev_reg_2" data-ref-filename="pci_dev_reg_2">pci_dev_reg_2</dfn> {</td></tr>
<tr><th id="48">48</th><td>	<dfn class="enum" id="PCI_VPD_WR_THR" title='PCI_VPD_WR_THR' data-ref="PCI_VPD_WR_THR" data-ref-filename="PCI_VPD_WR_THR">PCI_VPD_WR_THR</dfn>	= <var>0xffL</var>&lt;&lt;<var>24</var>,	<i>/* Bit 31..24:	VPD Write Threshold */</i></td></tr>
<tr><th id="49">49</th><td>	<dfn class="enum" id="PCI_DEV_SEL" title='PCI_DEV_SEL' data-ref="PCI_DEV_SEL" data-ref-filename="PCI_DEV_SEL">PCI_DEV_SEL</dfn>	= <var>0x7fL</var>&lt;&lt;<var>17</var>,	<i>/* Bit 23..17:	EEPROM Device Select */</i></td></tr>
<tr><th id="50">50</th><td>	<dfn class="enum" id="PCI_VPD_ROM_SZ" title='PCI_VPD_ROM_SZ' data-ref="PCI_VPD_ROM_SZ" data-ref-filename="PCI_VPD_ROM_SZ">PCI_VPD_ROM_SZ</dfn>	= <var>7L</var>&lt;&lt;<var>14</var>,	<i>/* Bit 16..14:	VPD ROM Size	*/</i></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>	<dfn class="enum" id="PCI_PATCH_DIR" title='PCI_PATCH_DIR' data-ref="PCI_PATCH_DIR" data-ref-filename="PCI_PATCH_DIR">PCI_PATCH_DIR</dfn>	= <var>0xfL</var>&lt;&lt;<var>8</var>,	<i>/* Bit 11.. 8:	Ext Patches dir 3..0 */</i></td></tr>
<tr><th id="53">53</th><td>	<dfn class="enum" id="PCI_EXT_PATCHS" title='PCI_EXT_PATCHS' data-ref="PCI_EXT_PATCHS" data-ref-filename="PCI_EXT_PATCHS">PCI_EXT_PATCHS</dfn>	= <var>0xfL</var>&lt;&lt;<var>4</var>,	<i>/* Bit	7.. 4:	Extended Patches 3..0 */</i></td></tr>
<tr><th id="54">54</th><td>	<dfn class="enum" id="PCI_EN_DUMMY_RD" title='PCI_EN_DUMMY_RD' data-ref="PCI_EN_DUMMY_RD" data-ref-filename="PCI_EN_DUMMY_RD">PCI_EN_DUMMY_RD</dfn>	= <var>1</var>&lt;&lt;<var>3</var>,		<i>/* Enable Dummy Read */</i></td></tr>
<tr><th id="55">55</th><td>	<dfn class="enum" id="PCI_REV_DESC" title='PCI_REV_DESC' data-ref="PCI_REV_DESC" data-ref-filename="PCI_REV_DESC">PCI_REV_DESC</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,		<i>/* Reverse Desc. Bytes */</i></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>	<dfn class="enum" id="PCI_USEDATA64" title='PCI_USEDATA64' data-ref="PCI_USEDATA64" data-ref-filename="PCI_USEDATA64">PCI_USEDATA64</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,		<i>/* Use 64Bit Data bus ext */</i></td></tr>
<tr><th id="58">58</th><td>};</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><i>/*	PCI_OUR_REG_3		32 bit	Our Register 3 (Yukon-ECU only) */</i></td></tr>
<tr><th id="61">61</th><td><b>enum</b> <dfn class="type def" id="pci_dev_reg_3" title='pci_dev_reg_3' data-ref="pci_dev_reg_3" data-ref-filename="pci_dev_reg_3">pci_dev_reg_3</dfn> {</td></tr>
<tr><th id="62">62</th><td>	<dfn class="enum" id="P_CLK_ASF_REGS_DIS" title='P_CLK_ASF_REGS_DIS' data-ref="P_CLK_ASF_REGS_DIS" data-ref-filename="P_CLK_ASF_REGS_DIS">P_CLK_ASF_REGS_DIS</dfn>	= <var>1</var>&lt;&lt;<var>18</var>,<i>/* Disable Clock ASF (Yukon-Ext.) */</i></td></tr>
<tr><th id="63">63</th><td>	<dfn class="enum" id="P_CLK_COR_REGS_D0_DIS" title='P_CLK_COR_REGS_D0_DIS' data-ref="P_CLK_COR_REGS_D0_DIS" data-ref-filename="P_CLK_COR_REGS_D0_DIS">P_CLK_COR_REGS_D0_DIS</dfn>	= <var>1</var>&lt;&lt;<var>17</var>,<i>/* Disable Clock Core Regs D0 */</i></td></tr>
<tr><th id="64">64</th><td>	<dfn class="enum" id="P_CLK_MACSEC_DIS" title='P_CLK_MACSEC_DIS' data-ref="P_CLK_MACSEC_DIS" data-ref-filename="P_CLK_MACSEC_DIS">P_CLK_MACSEC_DIS</dfn>	= <var>1</var>&lt;&lt;<var>17</var>,<i>/* Disable Clock MACSec (Yukon-Ext.) */</i></td></tr>
<tr><th id="65">65</th><td>	<dfn class="enum" id="P_CLK_PCI_REGS_D0_DIS" title='P_CLK_PCI_REGS_D0_DIS' data-ref="P_CLK_PCI_REGS_D0_DIS" data-ref-filename="P_CLK_PCI_REGS_D0_DIS">P_CLK_PCI_REGS_D0_DIS</dfn>	= <var>1</var>&lt;&lt;<var>16</var>,<i>/* Disable Clock PCI  Regs D0 */</i></td></tr>
<tr><th id="66">66</th><td>	<dfn class="enum" id="P_CLK_COR_YTB_ARB_DIS" title='P_CLK_COR_YTB_ARB_DIS' data-ref="P_CLK_COR_YTB_ARB_DIS" data-ref-filename="P_CLK_COR_YTB_ARB_DIS">P_CLK_COR_YTB_ARB_DIS</dfn>	= <var>1</var>&lt;&lt;<var>15</var>,<i>/* Disable Clock YTB  Arbiter */</i></td></tr>
<tr><th id="67">67</th><td>	<dfn class="enum" id="P_CLK_MAC_LNK1_D3_DIS" title='P_CLK_MAC_LNK1_D3_DIS' data-ref="P_CLK_MAC_LNK1_D3_DIS" data-ref-filename="P_CLK_MAC_LNK1_D3_DIS">P_CLK_MAC_LNK1_D3_DIS</dfn>	= <var>1</var>&lt;&lt;<var>14</var>,<i>/* Disable Clock MAC  Link1 D3 */</i></td></tr>
<tr><th id="68">68</th><td>	<dfn class="enum" id="P_CLK_COR_LNK1_D0_DIS" title='P_CLK_COR_LNK1_D0_DIS' data-ref="P_CLK_COR_LNK1_D0_DIS" data-ref-filename="P_CLK_COR_LNK1_D0_DIS">P_CLK_COR_LNK1_D0_DIS</dfn>	= <var>1</var>&lt;&lt;<var>13</var>,<i>/* Disable Clock Core Link1 D0 */</i></td></tr>
<tr><th id="69">69</th><td>	<dfn class="enum" id="P_CLK_MAC_LNK1_D0_DIS" title='P_CLK_MAC_LNK1_D0_DIS' data-ref="P_CLK_MAC_LNK1_D0_DIS" data-ref-filename="P_CLK_MAC_LNK1_D0_DIS">P_CLK_MAC_LNK1_D0_DIS</dfn>	= <var>1</var>&lt;&lt;<var>12</var>,<i>/* Disable Clock MAC  Link1 D0 */</i></td></tr>
<tr><th id="70">70</th><td>	<dfn class="enum" id="P_CLK_COR_LNK1_D3_DIS" title='P_CLK_COR_LNK1_D3_DIS' data-ref="P_CLK_COR_LNK1_D3_DIS" data-ref-filename="P_CLK_COR_LNK1_D3_DIS">P_CLK_COR_LNK1_D3_DIS</dfn>	= <var>1</var>&lt;&lt;<var>11</var>,<i>/* Disable Clock Core Link1 D3 */</i></td></tr>
<tr><th id="71">71</th><td>	<dfn class="enum" id="P_CLK_PCI_MST_ARB_DIS" title='P_CLK_PCI_MST_ARB_DIS' data-ref="P_CLK_PCI_MST_ARB_DIS" data-ref-filename="P_CLK_PCI_MST_ARB_DIS">P_CLK_PCI_MST_ARB_DIS</dfn>	= <var>1</var>&lt;&lt;<var>10</var>,<i>/* Disable Clock PCI  Master Arb. */</i></td></tr>
<tr><th id="72">72</th><td>	<dfn class="enum" id="P_CLK_COR_REGS_D3_DIS" title='P_CLK_COR_REGS_D3_DIS' data-ref="P_CLK_COR_REGS_D3_DIS" data-ref-filename="P_CLK_COR_REGS_D3_DIS">P_CLK_COR_REGS_D3_DIS</dfn>	= <var>1</var>&lt;&lt;<var>9</var>,	<i>/* Disable Clock Core Regs D3 */</i></td></tr>
<tr><th id="73">73</th><td>	<dfn class="enum" id="P_CLK_PCI_REGS_D3_DIS" title='P_CLK_PCI_REGS_D3_DIS' data-ref="P_CLK_PCI_REGS_D3_DIS" data-ref-filename="P_CLK_PCI_REGS_D3_DIS">P_CLK_PCI_REGS_D3_DIS</dfn>	= <var>1</var>&lt;&lt;<var>8</var>,	<i>/* Disable Clock PCI  Regs D3 */</i></td></tr>
<tr><th id="74">74</th><td>	<dfn class="enum" id="P_CLK_REF_LNK1_GM_DIS" title='P_CLK_REF_LNK1_GM_DIS' data-ref="P_CLK_REF_LNK1_GM_DIS" data-ref-filename="P_CLK_REF_LNK1_GM_DIS">P_CLK_REF_LNK1_GM_DIS</dfn>	= <var>1</var>&lt;&lt;<var>7</var>,	<i>/* Disable Clock Ref. Link1 GMAC */</i></td></tr>
<tr><th id="75">75</th><td>	<dfn class="enum" id="P_CLK_COR_LNK1_GM_DIS" title='P_CLK_COR_LNK1_GM_DIS' data-ref="P_CLK_COR_LNK1_GM_DIS" data-ref-filename="P_CLK_COR_LNK1_GM_DIS">P_CLK_COR_LNK1_GM_DIS</dfn>	= <var>1</var>&lt;&lt;<var>6</var>,	<i>/* Disable Clock Core Link1 GMAC */</i></td></tr>
<tr><th id="76">76</th><td>	<dfn class="enum" id="P_CLK_PCI_COMMON_DIS" title='P_CLK_PCI_COMMON_DIS' data-ref="P_CLK_PCI_COMMON_DIS" data-ref-filename="P_CLK_PCI_COMMON_DIS">P_CLK_PCI_COMMON_DIS</dfn>	= <var>1</var>&lt;&lt;<var>5</var>,	<i>/* Disable Clock PCI  Common */</i></td></tr>
<tr><th id="77">77</th><td>	<dfn class="enum" id="P_CLK_COR_COMMON_DIS" title='P_CLK_COR_COMMON_DIS' data-ref="P_CLK_COR_COMMON_DIS" data-ref-filename="P_CLK_COR_COMMON_DIS">P_CLK_COR_COMMON_DIS</dfn>	= <var>1</var>&lt;&lt;<var>4</var>,	<i>/* Disable Clock Core Common */</i></td></tr>
<tr><th id="78">78</th><td>	<dfn class="enum" id="P_CLK_PCI_LNK1_BMU_DIS" title='P_CLK_PCI_LNK1_BMU_DIS' data-ref="P_CLK_PCI_LNK1_BMU_DIS" data-ref-filename="P_CLK_PCI_LNK1_BMU_DIS">P_CLK_PCI_LNK1_BMU_DIS</dfn>	= <var>1</var>&lt;&lt;<var>3</var>,	<i>/* Disable Clock PCI  Link1 BMU */</i></td></tr>
<tr><th id="79">79</th><td>	<dfn class="enum" id="P_CLK_COR_LNK1_BMU_DIS" title='P_CLK_COR_LNK1_BMU_DIS' data-ref="P_CLK_COR_LNK1_BMU_DIS" data-ref-filename="P_CLK_COR_LNK1_BMU_DIS">P_CLK_COR_LNK1_BMU_DIS</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,	<i>/* Disable Clock Core Link1 BMU */</i></td></tr>
<tr><th id="80">80</th><td>	<dfn class="enum" id="P_CLK_PCI_LNK1_BIU_DIS" title='P_CLK_PCI_LNK1_BIU_DIS' data-ref="P_CLK_PCI_LNK1_BIU_DIS" data-ref-filename="P_CLK_PCI_LNK1_BIU_DIS">P_CLK_PCI_LNK1_BIU_DIS</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,	<i>/* Disable Clock PCI  Link1 BIU */</i></td></tr>
<tr><th id="81">81</th><td>	<dfn class="enum" id="P_CLK_COR_LNK1_BIU_DIS" title='P_CLK_COR_LNK1_BIU_DIS' data-ref="P_CLK_COR_LNK1_BIU_DIS" data-ref-filename="P_CLK_COR_LNK1_BIU_DIS">P_CLK_COR_LNK1_BIU_DIS</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,	<i>/* Disable Clock Core Link1 BIU */</i></td></tr>
<tr><th id="82">82</th><td>	<dfn class="enum" id="PCIE_OUR3_WOL_D3_COLD_SET" title='PCIE_OUR3_WOL_D3_COLD_SET' data-ref="PCIE_OUR3_WOL_D3_COLD_SET" data-ref-filename="PCIE_OUR3_WOL_D3_COLD_SET">PCIE_OUR3_WOL_D3_COLD_SET</dfn> = <a class="enum" href="#P_CLK_ASF_REGS_DIS" title='P_CLK_ASF_REGS_DIS' data-ref="P_CLK_ASF_REGS_DIS" data-ref-filename="P_CLK_ASF_REGS_DIS">P_CLK_ASF_REGS_DIS</a> |</td></tr>
<tr><th id="83">83</th><td>				    <a class="enum" href="#P_CLK_COR_REGS_D0_DIS" title='P_CLK_COR_REGS_D0_DIS' data-ref="P_CLK_COR_REGS_D0_DIS" data-ref-filename="P_CLK_COR_REGS_D0_DIS">P_CLK_COR_REGS_D0_DIS</a> |</td></tr>
<tr><th id="84">84</th><td>				    <a class="enum" href="#P_CLK_COR_LNK1_D0_DIS" title='P_CLK_COR_LNK1_D0_DIS' data-ref="P_CLK_COR_LNK1_D0_DIS" data-ref-filename="P_CLK_COR_LNK1_D0_DIS">P_CLK_COR_LNK1_D0_DIS</a> |</td></tr>
<tr><th id="85">85</th><td>				    <a class="enum" href="#P_CLK_MAC_LNK1_D0_DIS" title='P_CLK_MAC_LNK1_D0_DIS' data-ref="P_CLK_MAC_LNK1_D0_DIS" data-ref-filename="P_CLK_MAC_LNK1_D0_DIS">P_CLK_MAC_LNK1_D0_DIS</a> |</td></tr>
<tr><th id="86">86</th><td>				    <a class="enum" href="#P_CLK_PCI_MST_ARB_DIS" title='P_CLK_PCI_MST_ARB_DIS' data-ref="P_CLK_PCI_MST_ARB_DIS" data-ref-filename="P_CLK_PCI_MST_ARB_DIS">P_CLK_PCI_MST_ARB_DIS</a> |</td></tr>
<tr><th id="87">87</th><td>				    <a class="enum" href="#P_CLK_COR_COMMON_DIS" title='P_CLK_COR_COMMON_DIS' data-ref="P_CLK_COR_COMMON_DIS" data-ref-filename="P_CLK_COR_COMMON_DIS">P_CLK_COR_COMMON_DIS</a> |</td></tr>
<tr><th id="88">88</th><td>				    <a class="enum" href="#P_CLK_COR_LNK1_BMU_DIS" title='P_CLK_COR_LNK1_BMU_DIS' data-ref="P_CLK_COR_LNK1_BMU_DIS" data-ref-filename="P_CLK_COR_LNK1_BMU_DIS">P_CLK_COR_LNK1_BMU_DIS</a>,</td></tr>
<tr><th id="89">89</th><td>};</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><i>/*	PCI_OUR_REG_4		32 bit	Our Register 4 (Yukon-ECU only) */</i></td></tr>
<tr><th id="92">92</th><td><b>enum</b> <dfn class="type def" id="pci_dev_reg_4" title='pci_dev_reg_4' data-ref="pci_dev_reg_4" data-ref-filename="pci_dev_reg_4">pci_dev_reg_4</dfn> {</td></tr>
<tr><th id="93">93</th><td>				<i>/* (Link Training &amp; Status State Machine) */</i></td></tr>
<tr><th id="94">94</th><td>	<dfn class="enum" id="P_PEX_LTSSM_STAT_MSK" title='P_PEX_LTSSM_STAT_MSK' data-ref="P_PEX_LTSSM_STAT_MSK" data-ref-filename="P_PEX_LTSSM_STAT_MSK">P_PEX_LTSSM_STAT_MSK</dfn>	= <var>0x7fL</var>&lt;&lt;<var>25</var>,	<i>/* Bit 31..25:	PEX LTSSM Mask */</i></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/P_PEX_LTSSM_STAT" data-ref="_M/P_PEX_LTSSM_STAT">P_PEX_LTSSM_STAT</dfn>(x)	((x &lt;&lt; 25) &amp; P_PEX_LTSSM_STAT_MSK)</u></td></tr>
<tr><th id="96">96</th><td>	<dfn class="enum" id="P_PEX_LTSSM_L1_STAT" title='P_PEX_LTSSM_L1_STAT' data-ref="P_PEX_LTSSM_L1_STAT" data-ref-filename="P_PEX_LTSSM_L1_STAT">P_PEX_LTSSM_L1_STAT</dfn>	= <var>0x34</var>,</td></tr>
<tr><th id="97">97</th><td>	<dfn class="enum" id="P_PEX_LTSSM_DET_STAT" title='P_PEX_LTSSM_DET_STAT' data-ref="P_PEX_LTSSM_DET_STAT" data-ref-filename="P_PEX_LTSSM_DET_STAT">P_PEX_LTSSM_DET_STAT</dfn>	= <var>0x01</var>,</td></tr>
<tr><th id="98">98</th><td>	<dfn class="enum" id="P_TIMER_VALUE_MSK" title='P_TIMER_VALUE_MSK' data-ref="P_TIMER_VALUE_MSK" data-ref-filename="P_TIMER_VALUE_MSK">P_TIMER_VALUE_MSK</dfn>	= <var>0xffL</var>&lt;&lt;<var>16</var>,	<i>/* Bit 23..16:	Timer Value Mask */</i></td></tr>
<tr><th id="99">99</th><td>					<i>/* (Active State Power Management) */</i></td></tr>
<tr><th id="100">100</th><td>	<dfn class="enum" id="P_FORCE_ASPM_REQUEST" title='P_FORCE_ASPM_REQUEST' data-ref="P_FORCE_ASPM_REQUEST" data-ref-filename="P_FORCE_ASPM_REQUEST">P_FORCE_ASPM_REQUEST</dfn>	= <var>1</var>&lt;&lt;<var>15</var>, <i>/* Force ASPM Request (A1 only) */</i></td></tr>
<tr><th id="101">101</th><td>	<dfn class="enum" id="P_ASPM_GPHY_LINK_DOWN" title='P_ASPM_GPHY_LINK_DOWN' data-ref="P_ASPM_GPHY_LINK_DOWN" data-ref-filename="P_ASPM_GPHY_LINK_DOWN">P_ASPM_GPHY_LINK_DOWN</dfn>	= <var>1</var>&lt;&lt;<var>14</var>, <i>/* GPHY Link Down (A1 only) */</i></td></tr>
<tr><th id="102">102</th><td>	<dfn class="enum" id="P_ASPM_INT_FIFO_EMPTY" title='P_ASPM_INT_FIFO_EMPTY' data-ref="P_ASPM_INT_FIFO_EMPTY" data-ref-filename="P_ASPM_INT_FIFO_EMPTY">P_ASPM_INT_FIFO_EMPTY</dfn>	= <var>1</var>&lt;&lt;<var>13</var>, <i>/* Internal FIFO Empty (A1 only) */</i></td></tr>
<tr><th id="103">103</th><td>	<dfn class="enum" id="P_ASPM_CLKRUN_REQUEST" title='P_ASPM_CLKRUN_REQUEST' data-ref="P_ASPM_CLKRUN_REQUEST" data-ref-filename="P_ASPM_CLKRUN_REQUEST">P_ASPM_CLKRUN_REQUEST</dfn>	= <var>1</var>&lt;&lt;<var>12</var>, <i>/* CLKRUN Request (A1 only) */</i></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>	<dfn class="enum" id="P_ASPM_FORCE_CLKREQ_ENA" title='P_ASPM_FORCE_CLKREQ_ENA' data-ref="P_ASPM_FORCE_CLKREQ_ENA" data-ref-filename="P_ASPM_FORCE_CLKREQ_ENA">P_ASPM_FORCE_CLKREQ_ENA</dfn>	= <var>1</var>&lt;&lt;<var>4</var>,	<i>/* Force CLKREQ Enable (A1b only) */</i></td></tr>
<tr><th id="106">106</th><td>	<dfn class="enum" id="P_ASPM_CLKREQ_PAD_CTL" title='P_ASPM_CLKREQ_PAD_CTL' data-ref="P_ASPM_CLKREQ_PAD_CTL" data-ref-filename="P_ASPM_CLKREQ_PAD_CTL">P_ASPM_CLKREQ_PAD_CTL</dfn>	= <var>1</var>&lt;&lt;<var>3</var>,	<i>/* CLKREQ PAD Control (A1 only) */</i></td></tr>
<tr><th id="107">107</th><td>	<dfn class="enum" id="P_ASPM_A1_MODE_SELECT" title='P_ASPM_A1_MODE_SELECT' data-ref="P_ASPM_A1_MODE_SELECT" data-ref-filename="P_ASPM_A1_MODE_SELECT">P_ASPM_A1_MODE_SELECT</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,	<i>/* A1 Mode Select (A1 only) */</i></td></tr>
<tr><th id="108">108</th><td>	<dfn class="enum" id="P_CLK_GATE_PEX_UNIT_ENA" title='P_CLK_GATE_PEX_UNIT_ENA' data-ref="P_CLK_GATE_PEX_UNIT_ENA" data-ref-filename="P_CLK_GATE_PEX_UNIT_ENA">P_CLK_GATE_PEX_UNIT_ENA</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,	<i>/* Enable Gate PEX Unit Clock */</i></td></tr>
<tr><th id="109">109</th><td>	<dfn class="enum" id="P_CLK_GATE_ROOT_COR_ENA" title='P_CLK_GATE_ROOT_COR_ENA' data-ref="P_CLK_GATE_ROOT_COR_ENA" data-ref-filename="P_CLK_GATE_ROOT_COR_ENA">P_CLK_GATE_ROOT_COR_ENA</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,	<i>/* Enable Gate Root Core Clock */</i></td></tr>
<tr><th id="110">110</th><td>	<dfn class="enum" id="P_ASPM_CONTROL_MSK" title='P_ASPM_CONTROL_MSK' data-ref="P_ASPM_CONTROL_MSK" data-ref-filename="P_ASPM_CONTROL_MSK">P_ASPM_CONTROL_MSK</dfn>	= <a class="enum" href="#P_FORCE_ASPM_REQUEST" title='P_FORCE_ASPM_REQUEST' data-ref="P_FORCE_ASPM_REQUEST" data-ref-filename="P_FORCE_ASPM_REQUEST">P_FORCE_ASPM_REQUEST</a> | <a class="enum" href="#P_ASPM_GPHY_LINK_DOWN" title='P_ASPM_GPHY_LINK_DOWN' data-ref="P_ASPM_GPHY_LINK_DOWN" data-ref-filename="P_ASPM_GPHY_LINK_DOWN">P_ASPM_GPHY_LINK_DOWN</a></td></tr>
<tr><th id="111">111</th><td>				  | <a class="enum" href="#P_ASPM_CLKRUN_REQUEST" title='P_ASPM_CLKRUN_REQUEST' data-ref="P_ASPM_CLKRUN_REQUEST" data-ref-filename="P_ASPM_CLKRUN_REQUEST">P_ASPM_CLKRUN_REQUEST</a> | <a class="enum" href="#P_ASPM_INT_FIFO_EMPTY" title='P_ASPM_INT_FIFO_EMPTY' data-ref="P_ASPM_INT_FIFO_EMPTY" data-ref-filename="P_ASPM_INT_FIFO_EMPTY">P_ASPM_INT_FIFO_EMPTY</a>,</td></tr>
<tr><th id="112">112</th><td>};</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><i>/*	PCI_OUR_REG_5		32 bit	Our Register 5 (Yukon-ECU only) */</i></td></tr>
<tr><th id="115">115</th><td><b>enum</b> <dfn class="type def" id="pci_dev_reg_5" title='pci_dev_reg_5' data-ref="pci_dev_reg_5" data-ref-filename="pci_dev_reg_5">pci_dev_reg_5</dfn> {</td></tr>
<tr><th id="116">116</th><td>					<i>/* Bit 31..27:	for A3 &amp; later */</i></td></tr>
<tr><th id="117">117</th><td>	<dfn class="enum" id="P_CTL_DIV_CORE_CLK_ENA" title='P_CTL_DIV_CORE_CLK_ENA' data-ref="P_CTL_DIV_CORE_CLK_ENA" data-ref-filename="P_CTL_DIV_CORE_CLK_ENA">P_CTL_DIV_CORE_CLK_ENA</dfn>	= <var>1</var>&lt;&lt;<var>31</var>, <i>/* Divide Core Clock Enable */</i></td></tr>
<tr><th id="118">118</th><td>	<dfn class="enum" id="P_CTL_SRESET_VMAIN_AV" title='P_CTL_SRESET_VMAIN_AV' data-ref="P_CTL_SRESET_VMAIN_AV" data-ref-filename="P_CTL_SRESET_VMAIN_AV">P_CTL_SRESET_VMAIN_AV</dfn>	= <var>1</var>&lt;&lt;<var>30</var>, <i>/* Soft Reset for Vmain_av De-Glitch */</i></td></tr>
<tr><th id="119">119</th><td>	<dfn class="enum" id="P_CTL_BYPASS_VMAIN_AV" title='P_CTL_BYPASS_VMAIN_AV' data-ref="P_CTL_BYPASS_VMAIN_AV" data-ref-filename="P_CTL_BYPASS_VMAIN_AV">P_CTL_BYPASS_VMAIN_AV</dfn>	= <var>1</var>&lt;&lt;<var>29</var>, <i>/* Bypass En. for Vmain_av De-Glitch */</i></td></tr>
<tr><th id="120">120</th><td>	<dfn class="enum" id="P_CTL_TIM_VMAIN_AV_MSK" title='P_CTL_TIM_VMAIN_AV_MSK' data-ref="P_CTL_TIM_VMAIN_AV_MSK" data-ref-filename="P_CTL_TIM_VMAIN_AV_MSK">P_CTL_TIM_VMAIN_AV_MSK</dfn>	= <var>3</var>&lt;&lt;<var>27</var>, <i>/* Bit 28..27: Timer Vmain_av Mask */</i></td></tr>
<tr><th id="121">121</th><td>					 <i>/* Bit 26..16: Release Clock on Event */</i></td></tr>
<tr><th id="122">122</th><td>	<dfn class="enum" id="P_REL_PCIE_RST_DE_ASS" title='P_REL_PCIE_RST_DE_ASS' data-ref="P_REL_PCIE_RST_DE_ASS" data-ref-filename="P_REL_PCIE_RST_DE_ASS">P_REL_PCIE_RST_DE_ASS</dfn>	= <var>1</var>&lt;&lt;<var>26</var>, <i>/* PCIe Reset De-Asserted */</i></td></tr>
<tr><th id="123">123</th><td>	<dfn class="enum" id="P_REL_GPHY_REC_PACKET" title='P_REL_GPHY_REC_PACKET' data-ref="P_REL_GPHY_REC_PACKET" data-ref-filename="P_REL_GPHY_REC_PACKET">P_REL_GPHY_REC_PACKET</dfn>	= <var>1</var>&lt;&lt;<var>25</var>, <i>/* GPHY Received Packet */</i></td></tr>
<tr><th id="124">124</th><td>	<dfn class="enum" id="P_REL_INT_FIFO_N_EMPTY" title='P_REL_INT_FIFO_N_EMPTY' data-ref="P_REL_INT_FIFO_N_EMPTY" data-ref-filename="P_REL_INT_FIFO_N_EMPTY">P_REL_INT_FIFO_N_EMPTY</dfn>	= <var>1</var>&lt;&lt;<var>24</var>, <i>/* Internal FIFO Not Empty */</i></td></tr>
<tr><th id="125">125</th><td>	<dfn class="enum" id="P_REL_MAIN_PWR_AVAIL" title='P_REL_MAIN_PWR_AVAIL' data-ref="P_REL_MAIN_PWR_AVAIL" data-ref-filename="P_REL_MAIN_PWR_AVAIL">P_REL_MAIN_PWR_AVAIL</dfn>	= <var>1</var>&lt;&lt;<var>23</var>, <i>/* Main Power Available */</i></td></tr>
<tr><th id="126">126</th><td>	<dfn class="enum" id="P_REL_CLKRUN_REQ_REL" title='P_REL_CLKRUN_REQ_REL' data-ref="P_REL_CLKRUN_REQ_REL" data-ref-filename="P_REL_CLKRUN_REQ_REL">P_REL_CLKRUN_REQ_REL</dfn>	= <var>1</var>&lt;&lt;<var>22</var>, <i>/* CLKRUN Request Release */</i></td></tr>
<tr><th id="127">127</th><td>	<dfn class="enum" id="P_REL_PCIE_RESET_ASS" title='P_REL_PCIE_RESET_ASS' data-ref="P_REL_PCIE_RESET_ASS" data-ref-filename="P_REL_PCIE_RESET_ASS">P_REL_PCIE_RESET_ASS</dfn>	= <var>1</var>&lt;&lt;<var>21</var>, <i>/* PCIe Reset Asserted */</i></td></tr>
<tr><th id="128">128</th><td>	<dfn class="enum" id="P_REL_PME_ASSERTED" title='P_REL_PME_ASSERTED' data-ref="P_REL_PME_ASSERTED" data-ref-filename="P_REL_PME_ASSERTED">P_REL_PME_ASSERTED</dfn>	= <var>1</var>&lt;&lt;<var>20</var>, <i>/* PME Asserted */</i></td></tr>
<tr><th id="129">129</th><td>	<dfn class="enum" id="P_REL_PCIE_EXIT_L1_ST" title='P_REL_PCIE_EXIT_L1_ST' data-ref="P_REL_PCIE_EXIT_L1_ST" data-ref-filename="P_REL_PCIE_EXIT_L1_ST">P_REL_PCIE_EXIT_L1_ST</dfn>	= <var>1</var>&lt;&lt;<var>19</var>, <i>/* PCIe Exit L1 State */</i></td></tr>
<tr><th id="130">130</th><td>	<dfn class="enum" id="P_REL_LOADER_NOT_FIN" title='P_REL_LOADER_NOT_FIN' data-ref="P_REL_LOADER_NOT_FIN" data-ref-filename="P_REL_LOADER_NOT_FIN">P_REL_LOADER_NOT_FIN</dfn>	= <var>1</var>&lt;&lt;<var>18</var>, <i>/* EPROM Loader Not Finished */</i></td></tr>
<tr><th id="131">131</th><td>	<dfn class="enum" id="P_REL_PCIE_RX_EX_IDLE" title='P_REL_PCIE_RX_EX_IDLE' data-ref="P_REL_PCIE_RX_EX_IDLE" data-ref-filename="P_REL_PCIE_RX_EX_IDLE">P_REL_PCIE_RX_EX_IDLE</dfn>	= <var>1</var>&lt;&lt;<var>17</var>, <i>/* PCIe Rx Exit Electrical Idle State */</i></td></tr>
<tr><th id="132">132</th><td>	<dfn class="enum" id="P_REL_GPHY_LINK_UP" title='P_REL_GPHY_LINK_UP' data-ref="P_REL_GPHY_LINK_UP" data-ref-filename="P_REL_GPHY_LINK_UP">P_REL_GPHY_LINK_UP</dfn>	= <var>1</var>&lt;&lt;<var>16</var>, <i>/* GPHY Link Up */</i></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>					<i>/* Bit 10.. 0: Mask for Gate Clock */</i></td></tr>
<tr><th id="135">135</th><td>	<dfn class="enum" id="P_GAT_PCIE_RST_ASSERTED" title='P_GAT_PCIE_RST_ASSERTED' data-ref="P_GAT_PCIE_RST_ASSERTED" data-ref-filename="P_GAT_PCIE_RST_ASSERTED">P_GAT_PCIE_RST_ASSERTED</dfn>	= <var>1</var>&lt;&lt;<var>10</var>,<i>/* PCIe Reset Asserted */</i></td></tr>
<tr><th id="136">136</th><td>	<dfn class="enum" id="P_GAT_GPHY_N_REC_PACKET" title='P_GAT_GPHY_N_REC_PACKET' data-ref="P_GAT_GPHY_N_REC_PACKET" data-ref-filename="P_GAT_GPHY_N_REC_PACKET">P_GAT_GPHY_N_REC_PACKET</dfn>	= <var>1</var>&lt;&lt;<var>9</var>, <i>/* GPHY Not Received Packet */</i></td></tr>
<tr><th id="137">137</th><td>	<dfn class="enum" id="P_GAT_INT_FIFO_EMPTY" title='P_GAT_INT_FIFO_EMPTY' data-ref="P_GAT_INT_FIFO_EMPTY" data-ref-filename="P_GAT_INT_FIFO_EMPTY">P_GAT_INT_FIFO_EMPTY</dfn>	= <var>1</var>&lt;&lt;<var>8</var>, <i>/* Internal FIFO Empty */</i></td></tr>
<tr><th id="138">138</th><td>	<dfn class="enum" id="P_GAT_MAIN_PWR_N_AVAIL" title='P_GAT_MAIN_PWR_N_AVAIL' data-ref="P_GAT_MAIN_PWR_N_AVAIL" data-ref-filename="P_GAT_MAIN_PWR_N_AVAIL">P_GAT_MAIN_PWR_N_AVAIL</dfn>	= <var>1</var>&lt;&lt;<var>7</var>, <i>/* Main Power Not Available */</i></td></tr>
<tr><th id="139">139</th><td>	<dfn class="enum" id="P_GAT_CLKRUN_REQ_REL" title='P_GAT_CLKRUN_REQ_REL' data-ref="P_GAT_CLKRUN_REQ_REL" data-ref-filename="P_GAT_CLKRUN_REQ_REL">P_GAT_CLKRUN_REQ_REL</dfn>	= <var>1</var>&lt;&lt;<var>6</var>, <i>/* CLKRUN Not Requested */</i></td></tr>
<tr><th id="140">140</th><td>	<dfn class="enum" id="P_GAT_PCIE_RESET_ASS" title='P_GAT_PCIE_RESET_ASS' data-ref="P_GAT_PCIE_RESET_ASS" data-ref-filename="P_GAT_PCIE_RESET_ASS">P_GAT_PCIE_RESET_ASS</dfn>	= <var>1</var>&lt;&lt;<var>5</var>, <i>/* PCIe Reset Asserted */</i></td></tr>
<tr><th id="141">141</th><td>	<dfn class="enum" id="P_GAT_PME_DE_ASSERTED" title='P_GAT_PME_DE_ASSERTED' data-ref="P_GAT_PME_DE_ASSERTED" data-ref-filename="P_GAT_PME_DE_ASSERTED">P_GAT_PME_DE_ASSERTED</dfn>	= <var>1</var>&lt;&lt;<var>4</var>, <i>/* PME De-Asserted */</i></td></tr>
<tr><th id="142">142</th><td>	<dfn class="enum" id="P_GAT_PCIE_ENTER_L1_ST" title='P_GAT_PCIE_ENTER_L1_ST' data-ref="P_GAT_PCIE_ENTER_L1_ST" data-ref-filename="P_GAT_PCIE_ENTER_L1_ST">P_GAT_PCIE_ENTER_L1_ST</dfn>	= <var>1</var>&lt;&lt;<var>3</var>, <i>/* PCIe Enter L1 State */</i></td></tr>
<tr><th id="143">143</th><td>	<dfn class="enum" id="P_GAT_LOADER_FINISHED" title='P_GAT_LOADER_FINISHED' data-ref="P_GAT_LOADER_FINISHED" data-ref-filename="P_GAT_LOADER_FINISHED">P_GAT_LOADER_FINISHED</dfn>	= <var>1</var>&lt;&lt;<var>2</var>, <i>/* EPROM Loader Finished */</i></td></tr>
<tr><th id="144">144</th><td>	<dfn class="enum" id="P_GAT_PCIE_RX_EL_IDLE" title='P_GAT_PCIE_RX_EL_IDLE' data-ref="P_GAT_PCIE_RX_EL_IDLE" data-ref-filename="P_GAT_PCIE_RX_EL_IDLE">P_GAT_PCIE_RX_EL_IDLE</dfn>	= <var>1</var>&lt;&lt;<var>1</var>, <i>/* PCIe Rx Electrical Idle State */</i></td></tr>
<tr><th id="145">145</th><td>	<dfn class="enum" id="P_GAT_GPHY_LINK_DOWN" title='P_GAT_GPHY_LINK_DOWN' data-ref="P_GAT_GPHY_LINK_DOWN" data-ref-filename="P_GAT_GPHY_LINK_DOWN">P_GAT_GPHY_LINK_DOWN</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,	<i>/* GPHY Link Down */</i></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>	<dfn class="enum" id="PCIE_OUR5_EVENT_CLK_D3_SET" title='PCIE_OUR5_EVENT_CLK_D3_SET' data-ref="PCIE_OUR5_EVENT_CLK_D3_SET" data-ref-filename="PCIE_OUR5_EVENT_CLK_D3_SET">PCIE_OUR5_EVENT_CLK_D3_SET</dfn> = <a class="enum" href="#P_REL_GPHY_REC_PACKET" title='P_REL_GPHY_REC_PACKET' data-ref="P_REL_GPHY_REC_PACKET" data-ref-filename="P_REL_GPHY_REC_PACKET">P_REL_GPHY_REC_PACKET</a> |</td></tr>
<tr><th id="148">148</th><td>				     <a class="enum" href="#P_REL_INT_FIFO_N_EMPTY" title='P_REL_INT_FIFO_N_EMPTY' data-ref="P_REL_INT_FIFO_N_EMPTY" data-ref-filename="P_REL_INT_FIFO_N_EMPTY">P_REL_INT_FIFO_N_EMPTY</a> |</td></tr>
<tr><th id="149">149</th><td>				     <a class="enum" href="#P_REL_PCIE_EXIT_L1_ST" title='P_REL_PCIE_EXIT_L1_ST' data-ref="P_REL_PCIE_EXIT_L1_ST" data-ref-filename="P_REL_PCIE_EXIT_L1_ST">P_REL_PCIE_EXIT_L1_ST</a> |</td></tr>
<tr><th id="150">150</th><td>				     <a class="enum" href="#P_REL_PCIE_RX_EX_IDLE" title='P_REL_PCIE_RX_EX_IDLE' data-ref="P_REL_PCIE_RX_EX_IDLE" data-ref-filename="P_REL_PCIE_RX_EX_IDLE">P_REL_PCIE_RX_EX_IDLE</a> |</td></tr>
<tr><th id="151">151</th><td>				     <a class="enum" href="#P_GAT_GPHY_N_REC_PACKET" title='P_GAT_GPHY_N_REC_PACKET' data-ref="P_GAT_GPHY_N_REC_PACKET" data-ref-filename="P_GAT_GPHY_N_REC_PACKET">P_GAT_GPHY_N_REC_PACKET</a> |</td></tr>
<tr><th id="152">152</th><td>				     <a class="enum" href="#P_GAT_INT_FIFO_EMPTY" title='P_GAT_INT_FIFO_EMPTY' data-ref="P_GAT_INT_FIFO_EMPTY" data-ref-filename="P_GAT_INT_FIFO_EMPTY">P_GAT_INT_FIFO_EMPTY</a> |</td></tr>
<tr><th id="153">153</th><td>				     <a class="enum" href="#P_GAT_PCIE_ENTER_L1_ST" title='P_GAT_PCIE_ENTER_L1_ST' data-ref="P_GAT_PCIE_ENTER_L1_ST" data-ref-filename="P_GAT_PCIE_ENTER_L1_ST">P_GAT_PCIE_ENTER_L1_ST</a> |</td></tr>
<tr><th id="154">154</th><td>				     <a class="enum" href="#P_GAT_PCIE_RX_EL_IDLE" title='P_GAT_PCIE_RX_EL_IDLE' data-ref="P_GAT_PCIE_RX_EL_IDLE" data-ref-filename="P_GAT_PCIE_RX_EL_IDLE">P_GAT_PCIE_RX_EL_IDLE</a>,</td></tr>
<tr><th id="155">155</th><td>};</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><i>/*	PCI_CFG_REG_1			32 bit	Config Register 1 (Yukon-Ext only) */</i></td></tr>
<tr><th id="158">158</th><td><b>enum</b> <dfn class="type def" id="pci_cfg_reg1" title='pci_cfg_reg1' data-ref="pci_cfg_reg1" data-ref-filename="pci_cfg_reg1">pci_cfg_reg1</dfn> {</td></tr>
<tr><th id="159">159</th><td>	<dfn class="enum" id="P_CF1_DIS_REL_EVT_RST" title='P_CF1_DIS_REL_EVT_RST' data-ref="P_CF1_DIS_REL_EVT_RST" data-ref-filename="P_CF1_DIS_REL_EVT_RST">P_CF1_DIS_REL_EVT_RST</dfn>	= <var>1</var>&lt;&lt;<var>24</var>, <i>/* Dis. Rel. Event during PCIE reset */</i></td></tr>
<tr><th id="160">160</th><td>										<i>/* Bit 23..21: Release Clock on Event */</i></td></tr>
<tr><th id="161">161</th><td>	<dfn class="enum" id="P_CF1_REL_LDR_NOT_FIN" title='P_CF1_REL_LDR_NOT_FIN' data-ref="P_CF1_REL_LDR_NOT_FIN" data-ref-filename="P_CF1_REL_LDR_NOT_FIN">P_CF1_REL_LDR_NOT_FIN</dfn>	= <var>1</var>&lt;&lt;<var>23</var>, <i>/* EEPROM Loader Not Finished */</i></td></tr>
<tr><th id="162">162</th><td>	<dfn class="enum" id="P_CF1_REL_VMAIN_AVLBL" title='P_CF1_REL_VMAIN_AVLBL' data-ref="P_CF1_REL_VMAIN_AVLBL" data-ref-filename="P_CF1_REL_VMAIN_AVLBL">P_CF1_REL_VMAIN_AVLBL</dfn>	= <var>1</var>&lt;&lt;<var>22</var>, <i>/* Vmain available */</i></td></tr>
<tr><th id="163">163</th><td>	<dfn class="enum" id="P_CF1_REL_PCIE_RESET" title='P_CF1_REL_PCIE_RESET' data-ref="P_CF1_REL_PCIE_RESET" data-ref-filename="P_CF1_REL_PCIE_RESET">P_CF1_REL_PCIE_RESET</dfn>	= <var>1</var>&lt;&lt;<var>21</var>, <i>/* PCI-E reset */</i></td></tr>
<tr><th id="164">164</th><td>										<i>/* Bit 20..18: Gate Clock on Event */</i></td></tr>
<tr><th id="165">165</th><td>	<dfn class="enum" id="P_CF1_GAT_LDR_NOT_FIN" title='P_CF1_GAT_LDR_NOT_FIN' data-ref="P_CF1_GAT_LDR_NOT_FIN" data-ref-filename="P_CF1_GAT_LDR_NOT_FIN">P_CF1_GAT_LDR_NOT_FIN</dfn>	= <var>1</var>&lt;&lt;<var>20</var>, <i>/* EEPROM Loader Finished */</i></td></tr>
<tr><th id="166">166</th><td>	<dfn class="enum" id="P_CF1_GAT_PCIE_RX_IDLE" title='P_CF1_GAT_PCIE_RX_IDLE' data-ref="P_CF1_GAT_PCIE_RX_IDLE" data-ref-filename="P_CF1_GAT_PCIE_RX_IDLE">P_CF1_GAT_PCIE_RX_IDLE</dfn>	= <var>1</var>&lt;&lt;<var>19</var>, <i>/* PCI-E Rx Electrical idle */</i></td></tr>
<tr><th id="167">167</th><td>	<dfn class="enum" id="P_CF1_GAT_PCIE_RESET" title='P_CF1_GAT_PCIE_RESET' data-ref="P_CF1_GAT_PCIE_RESET" data-ref-filename="P_CF1_GAT_PCIE_RESET">P_CF1_GAT_PCIE_RESET</dfn>	= <var>1</var>&lt;&lt;<var>18</var>, <i>/* PCI-E Reset */</i></td></tr>
<tr><th id="168">168</th><td>	<dfn class="enum" id="P_CF1_PRST_PHY_CLKREQ" title='P_CF1_PRST_PHY_CLKREQ' data-ref="P_CF1_PRST_PHY_CLKREQ" data-ref-filename="P_CF1_PRST_PHY_CLKREQ">P_CF1_PRST_PHY_CLKREQ</dfn>	= <var>1</var>&lt;&lt;<var>17</var>, <i>/* Enable PCI-E rst &amp; PM2PHY gen. CLKREQ */</i></td></tr>
<tr><th id="169">169</th><td>	<dfn class="enum" id="P_CF1_PCIE_RST_CLKREQ" title='P_CF1_PCIE_RST_CLKREQ' data-ref="P_CF1_PCIE_RST_CLKREQ" data-ref-filename="P_CF1_PCIE_RST_CLKREQ">P_CF1_PCIE_RST_CLKREQ</dfn>	= <var>1</var>&lt;&lt;<var>16</var>, <i>/* Enable PCI-E rst generate CLKREQ */</i></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>	<dfn class="enum" id="P_CF1_ENA_CFG_LDR_DONE" title='P_CF1_ENA_CFG_LDR_DONE' data-ref="P_CF1_ENA_CFG_LDR_DONE" data-ref-filename="P_CF1_ENA_CFG_LDR_DONE">P_CF1_ENA_CFG_LDR_DONE</dfn>	= <var>1</var>&lt;&lt;<var>8</var>, <i>/* Enable core level Config loader done */</i></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>	<dfn class="enum" id="P_CF1_ENA_TXBMU_RD_IDLE" title='P_CF1_ENA_TXBMU_RD_IDLE' data-ref="P_CF1_ENA_TXBMU_RD_IDLE" data-ref-filename="P_CF1_ENA_TXBMU_RD_IDLE">P_CF1_ENA_TXBMU_RD_IDLE</dfn>	= <var>1</var>&lt;&lt;<var>1</var>, <i>/* Enable TX BMU Read  IDLE for ASPM */</i></td></tr>
<tr><th id="174">174</th><td>	<dfn class="enum" id="P_CF1_ENA_TXBMU_WR_IDLE" title='P_CF1_ENA_TXBMU_WR_IDLE' data-ref="P_CF1_ENA_TXBMU_WR_IDLE" data-ref-filename="P_CF1_ENA_TXBMU_WR_IDLE">P_CF1_ENA_TXBMU_WR_IDLE</dfn>	= <var>1</var>&lt;&lt;<var>0</var>, <i>/* Enable TX BMU Write IDLE for ASPM */</i></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>	<dfn class="enum" id="PCIE_CFG1_EVENT_CLK_D3_SET" title='PCIE_CFG1_EVENT_CLK_D3_SET' data-ref="PCIE_CFG1_EVENT_CLK_D3_SET" data-ref-filename="PCIE_CFG1_EVENT_CLK_D3_SET">PCIE_CFG1_EVENT_CLK_D3_SET</dfn> = <a class="enum" href="#P_CF1_DIS_REL_EVT_RST" title='P_CF1_DIS_REL_EVT_RST' data-ref="P_CF1_DIS_REL_EVT_RST" data-ref-filename="P_CF1_DIS_REL_EVT_RST">P_CF1_DIS_REL_EVT_RST</a> |</td></tr>
<tr><th id="177">177</th><td>					<a class="enum" href="#P_CF1_REL_LDR_NOT_FIN" title='P_CF1_REL_LDR_NOT_FIN' data-ref="P_CF1_REL_LDR_NOT_FIN" data-ref-filename="P_CF1_REL_LDR_NOT_FIN">P_CF1_REL_LDR_NOT_FIN</a> |</td></tr>
<tr><th id="178">178</th><td>					<a class="enum" href="#P_CF1_REL_VMAIN_AVLBL" title='P_CF1_REL_VMAIN_AVLBL' data-ref="P_CF1_REL_VMAIN_AVLBL" data-ref-filename="P_CF1_REL_VMAIN_AVLBL">P_CF1_REL_VMAIN_AVLBL</a> |</td></tr>
<tr><th id="179">179</th><td>					<a class="enum" href="#P_CF1_REL_PCIE_RESET" title='P_CF1_REL_PCIE_RESET' data-ref="P_CF1_REL_PCIE_RESET" data-ref-filename="P_CF1_REL_PCIE_RESET">P_CF1_REL_PCIE_RESET</a> |</td></tr>
<tr><th id="180">180</th><td>					<a class="enum" href="#P_CF1_GAT_LDR_NOT_FIN" title='P_CF1_GAT_LDR_NOT_FIN' data-ref="P_CF1_GAT_LDR_NOT_FIN" data-ref-filename="P_CF1_GAT_LDR_NOT_FIN">P_CF1_GAT_LDR_NOT_FIN</a> |</td></tr>
<tr><th id="181">181</th><td>					<a class="enum" href="#P_CF1_GAT_PCIE_RESET" title='P_CF1_GAT_PCIE_RESET' data-ref="P_CF1_GAT_PCIE_RESET" data-ref-filename="P_CF1_GAT_PCIE_RESET">P_CF1_GAT_PCIE_RESET</a> |</td></tr>
<tr><th id="182">182</th><td>					<a class="enum" href="#P_CF1_PRST_PHY_CLKREQ" title='P_CF1_PRST_PHY_CLKREQ' data-ref="P_CF1_PRST_PHY_CLKREQ" data-ref-filename="P_CF1_PRST_PHY_CLKREQ">P_CF1_PRST_PHY_CLKREQ</a> |</td></tr>
<tr><th id="183">183</th><td>					<a class="enum" href="#P_CF1_ENA_CFG_LDR_DONE" title='P_CF1_ENA_CFG_LDR_DONE' data-ref="P_CF1_ENA_CFG_LDR_DONE" data-ref-filename="P_CF1_ENA_CFG_LDR_DONE">P_CF1_ENA_CFG_LDR_DONE</a> |</td></tr>
<tr><th id="184">184</th><td>					<a class="enum" href="#P_CF1_ENA_TXBMU_RD_IDLE" title='P_CF1_ENA_TXBMU_RD_IDLE' data-ref="P_CF1_ENA_TXBMU_RD_IDLE" data-ref-filename="P_CF1_ENA_TXBMU_RD_IDLE">P_CF1_ENA_TXBMU_RD_IDLE</a> |</td></tr>
<tr><th id="185">185</th><td>					<a class="enum" href="#P_CF1_ENA_TXBMU_WR_IDLE" title='P_CF1_ENA_TXBMU_WR_IDLE' data-ref="P_CF1_ENA_TXBMU_WR_IDLE" data-ref-filename="P_CF1_ENA_TXBMU_WR_IDLE">P_CF1_ENA_TXBMU_WR_IDLE</a>,</td></tr>
<tr><th id="186">186</th><td>};</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><i>/* Yukon-Optima */</i></td></tr>
<tr><th id="189">189</th><td><b>enum</b> {</td></tr>
<tr><th id="190">190</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_AC_PRESENT_STATUS" title='PSM_CONFIG_REG1_AC_PRESENT_STATUS' data-ref="PSM_CONFIG_REG1_AC_PRESENT_STATUS" data-ref-filename="PSM_CONFIG_REG1_AC_PRESENT_STATUS">PSM_CONFIG_REG1_AC_PRESENT_STATUS</dfn> = <var>1</var>&lt;&lt;<var>31</var>,   <i>/* AC Present Status */</i></td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_PTP_CLK_SEL" title='PSM_CONFIG_REG1_PTP_CLK_SEL' data-ref="PSM_CONFIG_REG1_PTP_CLK_SEL" data-ref-filename="PSM_CONFIG_REG1_PTP_CLK_SEL">PSM_CONFIG_REG1_PTP_CLK_SEL</dfn>	  = <var>1</var>&lt;&lt;<var>29</var>,   <i>/* PTP Clock Select */</i></td></tr>
<tr><th id="193">193</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_PTP_MODE" title='PSM_CONFIG_REG1_PTP_MODE' data-ref="PSM_CONFIG_REG1_PTP_MODE" data-ref-filename="PSM_CONFIG_REG1_PTP_MODE">PSM_CONFIG_REG1_PTP_MODE</dfn>	  = <var>1</var>&lt;&lt;<var>28</var>,   <i>/* PTP Mode */</i></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_MUX_PHY_LINK" title='PSM_CONFIG_REG1_MUX_PHY_LINK' data-ref="PSM_CONFIG_REG1_MUX_PHY_LINK" data-ref-filename="PSM_CONFIG_REG1_MUX_PHY_LINK">PSM_CONFIG_REG1_MUX_PHY_LINK</dfn>	  = <var>1</var>&lt;&lt;<var>27</var>,   <i>/* PHY Energy Detect Event */</i></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_EN_PIN63_AC_PRESENT" title='PSM_CONFIG_REG1_EN_PIN63_AC_PRESENT' data-ref="PSM_CONFIG_REG1_EN_PIN63_AC_PRESENT" data-ref-filename="PSM_CONFIG_REG1_EN_PIN63_AC_PRESENT">PSM_CONFIG_REG1_EN_PIN63_AC_PRESENT</dfn> = <var>1</var>&lt;&lt;<var>26</var>,  <i>/* Enable LED_DUPLEX for ac_present */</i></td></tr>
<tr><th id="198">198</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_EN_PCIE_TIMER" title='PSM_CONFIG_REG1_EN_PCIE_TIMER' data-ref="PSM_CONFIG_REG1_EN_PCIE_TIMER" data-ref-filename="PSM_CONFIG_REG1_EN_PCIE_TIMER">PSM_CONFIG_REG1_EN_PCIE_TIMER</dfn>	  = <var>1</var>&lt;&lt;<var>25</var>,    <i>/* Enable PCIe Timer */</i></td></tr>
<tr><th id="199">199</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_EN_SPU_TIMER" title='PSM_CONFIG_REG1_EN_SPU_TIMER' data-ref="PSM_CONFIG_REG1_EN_SPU_TIMER" data-ref-filename="PSM_CONFIG_REG1_EN_SPU_TIMER">PSM_CONFIG_REG1_EN_SPU_TIMER</dfn>	  = <var>1</var>&lt;&lt;<var>24</var>,    <i>/* Enable SPU Timer */</i></td></tr>
<tr><th id="200">200</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_POLARITY_AC_PRESENT" title='PSM_CONFIG_REG1_POLARITY_AC_PRESENT' data-ref="PSM_CONFIG_REG1_POLARITY_AC_PRESENT" data-ref-filename="PSM_CONFIG_REG1_POLARITY_AC_PRESENT">PSM_CONFIG_REG1_POLARITY_AC_PRESENT</dfn> = <var>1</var>&lt;&lt;<var>23</var>,  <i>/* AC Present Polarity */</i></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_EN_AC_PRESENT" title='PSM_CONFIG_REG1_EN_AC_PRESENT' data-ref="PSM_CONFIG_REG1_EN_AC_PRESENT" data-ref-filename="PSM_CONFIG_REG1_EN_AC_PRESENT">PSM_CONFIG_REG1_EN_AC_PRESENT</dfn>	  = <var>1</var>&lt;&lt;<var>21</var>,    <i>/* Enable AC Present */</i></td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_EN_GPHY_INT_PSM" title='PSM_CONFIG_REG1_EN_GPHY_INT_PSM' data-ref="PSM_CONFIG_REG1_EN_GPHY_INT_PSM" data-ref-filename="PSM_CONFIG_REG1_EN_GPHY_INT_PSM">PSM_CONFIG_REG1_EN_GPHY_INT_PSM</dfn>	= <var>1</var>&lt;&lt;<var>20</var>,      <i>/* Enable GPHY INT for PSM */</i></td></tr>
<tr><th id="205">205</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_DIS_PSM_TIMER" title='PSM_CONFIG_REG1_DIS_PSM_TIMER' data-ref="PSM_CONFIG_REG1_DIS_PSM_TIMER" data-ref-filename="PSM_CONFIG_REG1_DIS_PSM_TIMER">PSM_CONFIG_REG1_DIS_PSM_TIMER</dfn>	= <var>1</var>&lt;&lt;<var>19</var>,      <i>/* Disable PSM Timer */</i></td></tr>
<tr><th id="206">206</th><td>};</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><i>/* Yukon-Supreme */</i></td></tr>
<tr><th id="209">209</th><td><b>enum</b> {</td></tr>
<tr><th id="210">210</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_GPHY_ENERGY_STS" title='PSM_CONFIG_REG1_GPHY_ENERGY_STS' data-ref="PSM_CONFIG_REG1_GPHY_ENERGY_STS" data-ref-filename="PSM_CONFIG_REG1_GPHY_ENERGY_STS">PSM_CONFIG_REG1_GPHY_ENERGY_STS</dfn>	= <var>1</var>&lt;&lt;<var>31</var>, <i>/* GPHY Energy Detect Status */</i></td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_UART_MODE_MSK" title='PSM_CONFIG_REG1_UART_MODE_MSK' data-ref="PSM_CONFIG_REG1_UART_MODE_MSK" data-ref-filename="PSM_CONFIG_REG1_UART_MODE_MSK">PSM_CONFIG_REG1_UART_MODE_MSK</dfn>	= <var>3</var>&lt;&lt;<var>29</var>, <i>/* UART_Mode */</i></td></tr>
<tr><th id="213">213</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_CLK_RUN_ASF" title='PSM_CONFIG_REG1_CLK_RUN_ASF' data-ref="PSM_CONFIG_REG1_CLK_RUN_ASF" data-ref-filename="PSM_CONFIG_REG1_CLK_RUN_ASF">PSM_CONFIG_REG1_CLK_RUN_ASF</dfn>	= <var>1</var>&lt;&lt;<var>28</var>, <i>/* Enable Clock Free Running for ASF Subsystem */</i></td></tr>
<tr><th id="214">214</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_UART_CLK_DISABLE" title='PSM_CONFIG_REG1_UART_CLK_DISABLE' data-ref="PSM_CONFIG_REG1_UART_CLK_DISABLE" data-ref-filename="PSM_CONFIG_REG1_UART_CLK_DISABLE">PSM_CONFIG_REG1_UART_CLK_DISABLE</dfn>= <var>1</var>&lt;&lt;<var>27</var>, <i>/* Disable UART clock */</i></td></tr>
<tr><th id="215">215</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_VAUX_ONE" title='PSM_CONFIG_REG1_VAUX_ONE' data-ref="PSM_CONFIG_REG1_VAUX_ONE" data-ref-filename="PSM_CONFIG_REG1_VAUX_ONE">PSM_CONFIG_REG1_VAUX_ONE</dfn>	= <var>1</var>&lt;&lt;<var>26</var>, <i>/* Tie internal Vaux to 1'b1 */</i></td></tr>
<tr><th id="216">216</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_UART_FC_RI_VAL" title='PSM_CONFIG_REG1_UART_FC_RI_VAL' data-ref="PSM_CONFIG_REG1_UART_FC_RI_VAL" data-ref-filename="PSM_CONFIG_REG1_UART_FC_RI_VAL">PSM_CONFIG_REG1_UART_FC_RI_VAL</dfn>	= <var>1</var>&lt;&lt;<var>25</var>, <i>/* Default value for UART_RI_n */</i></td></tr>
<tr><th id="217">217</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_UART_FC_DCD_VAL" title='PSM_CONFIG_REG1_UART_FC_DCD_VAL' data-ref="PSM_CONFIG_REG1_UART_FC_DCD_VAL" data-ref-filename="PSM_CONFIG_REG1_UART_FC_DCD_VAL">PSM_CONFIG_REG1_UART_FC_DCD_VAL</dfn>	= <var>1</var>&lt;&lt;<var>24</var>, <i>/* Default value for UART_DCD_n */</i></td></tr>
<tr><th id="218">218</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_UART_FC_DSR_VAL" title='PSM_CONFIG_REG1_UART_FC_DSR_VAL' data-ref="PSM_CONFIG_REG1_UART_FC_DSR_VAL" data-ref-filename="PSM_CONFIG_REG1_UART_FC_DSR_VAL">PSM_CONFIG_REG1_UART_FC_DSR_VAL</dfn>	= <var>1</var>&lt;&lt;<var>23</var>, <i>/* Default value for UART_DSR_n */</i></td></tr>
<tr><th id="219">219</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_UART_FC_CTS_VAL" title='PSM_CONFIG_REG1_UART_FC_CTS_VAL' data-ref="PSM_CONFIG_REG1_UART_FC_CTS_VAL" data-ref-filename="PSM_CONFIG_REG1_UART_FC_CTS_VAL">PSM_CONFIG_REG1_UART_FC_CTS_VAL</dfn>	= <var>1</var>&lt;&lt;<var>22</var>, <i>/* Default value for UART_CTS_n */</i></td></tr>
<tr><th id="220">220</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_LATCH_VAUX" title='PSM_CONFIG_REG1_LATCH_VAUX' data-ref="PSM_CONFIG_REG1_LATCH_VAUX" data-ref-filename="PSM_CONFIG_REG1_LATCH_VAUX">PSM_CONFIG_REG1_LATCH_VAUX</dfn>	= <var>1</var>&lt;&lt;<var>21</var>, <i>/* Enable Latch current Vaux_avlbl */</i></td></tr>
<tr><th id="221">221</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_FORCE_TESTMODE_INPUT" title='PSM_CONFIG_REG1_FORCE_TESTMODE_INPUT' data-ref="PSM_CONFIG_REG1_FORCE_TESTMODE_INPUT" data-ref-filename="PSM_CONFIG_REG1_FORCE_TESTMODE_INPUT">PSM_CONFIG_REG1_FORCE_TESTMODE_INPUT</dfn>= <var>1</var>&lt;&lt;<var>20</var>, <i>/* Force Testmode pin as input PAD */</i></td></tr>
<tr><th id="222">222</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_UART_RST" title='PSM_CONFIG_REG1_UART_RST' data-ref="PSM_CONFIG_REG1_UART_RST" data-ref-filename="PSM_CONFIG_REG1_UART_RST">PSM_CONFIG_REG1_UART_RST</dfn>	= <var>1</var>&lt;&lt;<var>19</var>, <i>/* UART_RST */</i></td></tr>
<tr><th id="223">223</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_PSM_PCIE_L1_POL" title='PSM_CONFIG_REG1_PSM_PCIE_L1_POL' data-ref="PSM_CONFIG_REG1_PSM_PCIE_L1_POL" data-ref-filename="PSM_CONFIG_REG1_PSM_PCIE_L1_POL">PSM_CONFIG_REG1_PSM_PCIE_L1_POL</dfn>	= <var>1</var>&lt;&lt;<var>18</var>, <i>/* PCIE L1 Event Polarity for PSM */</i></td></tr>
<tr><th id="224">224</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_TIMER_STAT" title='PSM_CONFIG_REG1_TIMER_STAT' data-ref="PSM_CONFIG_REG1_TIMER_STAT" data-ref-filename="PSM_CONFIG_REG1_TIMER_STAT">PSM_CONFIG_REG1_TIMER_STAT</dfn>	= <var>1</var>&lt;&lt;<var>17</var>, <i>/* PSM Timer Status */</i></td></tr>
<tr><th id="225">225</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_GPHY_INT" title='PSM_CONFIG_REG1_GPHY_INT' data-ref="PSM_CONFIG_REG1_GPHY_INT" data-ref-filename="PSM_CONFIG_REG1_GPHY_INT">PSM_CONFIG_REG1_GPHY_INT</dfn>	= <var>1</var>&lt;&lt;<var>16</var>, <i>/* GPHY INT Status */</i></td></tr>
<tr><th id="226">226</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_FORCE_TESTMODE_ZERO" title='PSM_CONFIG_REG1_FORCE_TESTMODE_ZERO' data-ref="PSM_CONFIG_REG1_FORCE_TESTMODE_ZERO" data-ref-filename="PSM_CONFIG_REG1_FORCE_TESTMODE_ZERO">PSM_CONFIG_REG1_FORCE_TESTMODE_ZERO</dfn>= <var>1</var>&lt;&lt;<var>15</var>, <i>/* Force internal Testmode as 1'b0 */</i></td></tr>
<tr><th id="227">227</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_EN_INT_ASPM_CLKREQ" title='PSM_CONFIG_REG1_EN_INT_ASPM_CLKREQ' data-ref="PSM_CONFIG_REG1_EN_INT_ASPM_CLKREQ" data-ref-filename="PSM_CONFIG_REG1_EN_INT_ASPM_CLKREQ">PSM_CONFIG_REG1_EN_INT_ASPM_CLKREQ</dfn> = <var>1</var>&lt;&lt;<var>14</var>, <i>/* ENABLE INT for CLKRUN on ASPM and CLKREQ */</i></td></tr>
<tr><th id="228">228</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_EN_SND_TASK_ASPM_CLKREQ" title='PSM_CONFIG_REG1_EN_SND_TASK_ASPM_CLKREQ' data-ref="PSM_CONFIG_REG1_EN_SND_TASK_ASPM_CLKREQ" data-ref-filename="PSM_CONFIG_REG1_EN_SND_TASK_ASPM_CLKREQ">PSM_CONFIG_REG1_EN_SND_TASK_ASPM_CLKREQ</dfn>	= <var>1</var>&lt;&lt;<var>13</var>, <i>/* ENABLE Snd_task for CLKRUN on ASPM and CLKREQ */</i></td></tr>
<tr><th id="229">229</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_DIS_CLK_GATE_SND_TASK" title='PSM_CONFIG_REG1_DIS_CLK_GATE_SND_TASK' data-ref="PSM_CONFIG_REG1_DIS_CLK_GATE_SND_TASK" data-ref-filename="PSM_CONFIG_REG1_DIS_CLK_GATE_SND_TASK">PSM_CONFIG_REG1_DIS_CLK_GATE_SND_TASK</dfn>	= <var>1</var>&lt;&lt;<var>12</var>, <i>/* Disable CLK_GATE control snd_task */</i></td></tr>
<tr><th id="230">230</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_DIS_FF_CHIAN_SND_INTA" title='PSM_CONFIG_REG1_DIS_FF_CHIAN_SND_INTA' data-ref="PSM_CONFIG_REG1_DIS_FF_CHIAN_SND_INTA" data-ref-filename="PSM_CONFIG_REG1_DIS_FF_CHIAN_SND_INTA">PSM_CONFIG_REG1_DIS_FF_CHIAN_SND_INTA</dfn>	= <var>1</var>&lt;&lt;<var>11</var>, <i>/* Disable flip-flop chain for sndmsg_inta */</i></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_DIS_LOADER" title='PSM_CONFIG_REG1_DIS_LOADER' data-ref="PSM_CONFIG_REG1_DIS_LOADER" data-ref-filename="PSM_CONFIG_REG1_DIS_LOADER">PSM_CONFIG_REG1_DIS_LOADER</dfn>	= <var>1</var>&lt;&lt;<var>9</var>, <i>/* Disable Loader SM after PSM Goes back to IDLE */</i></td></tr>
<tr><th id="233">233</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_DO_PWDN" title='PSM_CONFIG_REG1_DO_PWDN' data-ref="PSM_CONFIG_REG1_DO_PWDN" data-ref-filename="PSM_CONFIG_REG1_DO_PWDN">PSM_CONFIG_REG1_DO_PWDN</dfn>		= <var>1</var>&lt;&lt;<var>8</var>, <i>/* Do Power Down, Start PSM Scheme */</i></td></tr>
<tr><th id="234">234</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_DIS_PIG" title='PSM_CONFIG_REG1_DIS_PIG' data-ref="PSM_CONFIG_REG1_DIS_PIG" data-ref-filename="PSM_CONFIG_REG1_DIS_PIG">PSM_CONFIG_REG1_DIS_PIG</dfn>		= <var>1</var>&lt;&lt;<var>7</var>, <i>/* Disable Plug-in-Go SM after PSM Goes back to IDLE */</i></td></tr>
<tr><th id="235">235</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_DIS_PERST" title='PSM_CONFIG_REG1_DIS_PERST' data-ref="PSM_CONFIG_REG1_DIS_PERST" data-ref-filename="PSM_CONFIG_REG1_DIS_PERST">PSM_CONFIG_REG1_DIS_PERST</dfn>	= <var>1</var>&lt;&lt;<var>6</var>, <i>/* Disable Internal PCIe Reset after PSM Goes back to IDLE */</i></td></tr>
<tr><th id="236">236</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_EN_REG18_PD" title='PSM_CONFIG_REG1_EN_REG18_PD' data-ref="PSM_CONFIG_REG1_EN_REG18_PD" data-ref-filename="PSM_CONFIG_REG1_EN_REG18_PD">PSM_CONFIG_REG1_EN_REG18_PD</dfn>	= <var>1</var>&lt;&lt;<var>5</var>, <i>/* Enable REG18 Power Down for PSM */</i></td></tr>
<tr><th id="237">237</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_EN_PSM_LOAD" title='PSM_CONFIG_REG1_EN_PSM_LOAD' data-ref="PSM_CONFIG_REG1_EN_PSM_LOAD" data-ref-filename="PSM_CONFIG_REG1_EN_PSM_LOAD">PSM_CONFIG_REG1_EN_PSM_LOAD</dfn>	= <var>1</var>&lt;&lt;<var>4</var>, <i>/* Disable EEPROM Loader after PSM Goes back to IDLE */</i></td></tr>
<tr><th id="238">238</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_EN_PSM_HOT_RST" title='PSM_CONFIG_REG1_EN_PSM_HOT_RST' data-ref="PSM_CONFIG_REG1_EN_PSM_HOT_RST" data-ref-filename="PSM_CONFIG_REG1_EN_PSM_HOT_RST">PSM_CONFIG_REG1_EN_PSM_HOT_RST</dfn>	= <var>1</var>&lt;&lt;<var>3</var>, <i>/* Enable PCIe Hot Reset for PSM */</i></td></tr>
<tr><th id="239">239</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_EN_PSM_PERST" title='PSM_CONFIG_REG1_EN_PSM_PERST' data-ref="PSM_CONFIG_REG1_EN_PSM_PERST" data-ref-filename="PSM_CONFIG_REG1_EN_PSM_PERST">PSM_CONFIG_REG1_EN_PSM_PERST</dfn>	= <var>1</var>&lt;&lt;<var>2</var>, <i>/* Enable PCIe Reset Event for PSM */</i></td></tr>
<tr><th id="240">240</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_EN_PSM_PCIE_L1" title='PSM_CONFIG_REG1_EN_PSM_PCIE_L1' data-ref="PSM_CONFIG_REG1_EN_PSM_PCIE_L1" data-ref-filename="PSM_CONFIG_REG1_EN_PSM_PCIE_L1">PSM_CONFIG_REG1_EN_PSM_PCIE_L1</dfn>	= <var>1</var>&lt;&lt;<var>1</var>, <i>/* Enable PCIe L1 Event for PSM */</i></td></tr>
<tr><th id="241">241</th><td>	<dfn class="enum" id="PSM_CONFIG_REG1_EN_PSM" title='PSM_CONFIG_REG1_EN_PSM' data-ref="PSM_CONFIG_REG1_EN_PSM" data-ref-filename="PSM_CONFIG_REG1_EN_PSM">PSM_CONFIG_REG1_EN_PSM</dfn>		= <var>1</var>&lt;&lt;<var>0</var>, <i>/* Enable PSM Scheme */</i></td></tr>
<tr><th id="242">242</th><td>};</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><i>/*	PSM_CONFIG_REG4				0x0168	PSM Config Register 4 */</i></td></tr>
<tr><th id="245">245</th><td><b>enum</b> {</td></tr>
<tr><th id="246">246</th><td>						<i>/* PHY Link Detect Timer */</i></td></tr>
<tr><th id="247">247</th><td>	<dfn class="enum" id="PSM_CONFIG_REG4_TIMER_PHY_LINK_DETECT_MSK" title='PSM_CONFIG_REG4_TIMER_PHY_LINK_DETECT_MSK' data-ref="PSM_CONFIG_REG4_TIMER_PHY_LINK_DETECT_MSK" data-ref-filename="PSM_CONFIG_REG4_TIMER_PHY_LINK_DETECT_MSK">PSM_CONFIG_REG4_TIMER_PHY_LINK_DETECT_MSK</dfn> = <var>0xf</var>&lt;&lt;<var>4</var>,</td></tr>
<tr><th id="248">248</th><td>	<dfn class="enum" id="PSM_CONFIG_REG4_TIMER_PHY_LINK_DETECT_BASE" title='PSM_CONFIG_REG4_TIMER_PHY_LINK_DETECT_BASE' data-ref="PSM_CONFIG_REG4_TIMER_PHY_LINK_DETECT_BASE" data-ref-filename="PSM_CONFIG_REG4_TIMER_PHY_LINK_DETECT_BASE">PSM_CONFIG_REG4_TIMER_PHY_LINK_DETECT_BASE</dfn> = <var>4</var>,</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>	<dfn class="enum" id="PSM_CONFIG_REG4_DEBUG_TIMER" title='PSM_CONFIG_REG4_DEBUG_TIMER' data-ref="PSM_CONFIG_REG4_DEBUG_TIMER" data-ref-filename="PSM_CONFIG_REG4_DEBUG_TIMER">PSM_CONFIG_REG4_DEBUG_TIMER</dfn>	    = <var>1</var>&lt;&lt;<var>1</var>, <i>/* Debug Timer */</i></td></tr>
<tr><th id="251">251</th><td>	<dfn class="enum" id="PSM_CONFIG_REG4_RST_PHY_LINK_DETECT" title='PSM_CONFIG_REG4_RST_PHY_LINK_DETECT' data-ref="PSM_CONFIG_REG4_RST_PHY_LINK_DETECT" data-ref-filename="PSM_CONFIG_REG4_RST_PHY_LINK_DETECT">PSM_CONFIG_REG4_RST_PHY_LINK_DETECT</dfn> = <var>1</var>&lt;&lt;<var>0</var>, <i>/* Reset GPHY Link Detect */</i></td></tr>
<tr><th id="252">252</th><td>};</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/PCI_STATUS_ERROR_BITS" data-ref="_M/PCI_STATUS_ERROR_BITS">PCI_STATUS_ERROR_BITS</dfn> (PCI_STATUS_DETECTED_PARITY | \</u></td></tr>
<tr><th id="256">256</th><td><u>			       PCI_STATUS_SIG_SYSTEM_ERROR | \</u></td></tr>
<tr><th id="257">257</th><td><u>			       PCI_STATUS_REC_MASTER_ABORT | \</u></td></tr>
<tr><th id="258">258</th><td><u>			       PCI_STATUS_REC_TARGET_ABORT | \</u></td></tr>
<tr><th id="259">259</th><td><u>			       PCI_STATUS_PARITY)</u></td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><b>enum</b> <dfn class="type def" id="csr_regs" title='csr_regs' data-ref="csr_regs" data-ref-filename="csr_regs">csr_regs</dfn> {</td></tr>
<tr><th id="262">262</th><td>	<dfn class="enum" id="B0_RAP" title='B0_RAP' data-ref="B0_RAP" data-ref-filename="B0_RAP">B0_RAP</dfn>		= <var>0x0000</var>,</td></tr>
<tr><th id="263">263</th><td>	<dfn class="enum" id="B0_CTST" title='B0_CTST' data-ref="B0_CTST" data-ref-filename="B0_CTST">B0_CTST</dfn>		= <var>0x0004</var>,</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>	<dfn class="enum" id="B0_POWER_CTRL" title='B0_POWER_CTRL' data-ref="B0_POWER_CTRL" data-ref-filename="B0_POWER_CTRL">B0_POWER_CTRL</dfn>	= <var>0x0007</var>,</td></tr>
<tr><th id="266">266</th><td>	<dfn class="enum" id="B0_ISRC" title='B0_ISRC' data-ref="B0_ISRC" data-ref-filename="B0_ISRC">B0_ISRC</dfn>		= <var>0x0008</var>,</td></tr>
<tr><th id="267">267</th><td>	<dfn class="enum" id="B0_IMSK" title='B0_IMSK' data-ref="B0_IMSK" data-ref-filename="B0_IMSK">B0_IMSK</dfn>		= <var>0x000c</var>,</td></tr>
<tr><th id="268">268</th><td>	<dfn class="enum" id="B0_HWE_ISRC" title='B0_HWE_ISRC' data-ref="B0_HWE_ISRC" data-ref-filename="B0_HWE_ISRC">B0_HWE_ISRC</dfn>	= <var>0x0010</var>,</td></tr>
<tr><th id="269">269</th><td>	<dfn class="enum" id="B0_HWE_IMSK" title='B0_HWE_IMSK' data-ref="B0_HWE_IMSK" data-ref-filename="B0_HWE_IMSK">B0_HWE_IMSK</dfn>	= <var>0x0014</var>,</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>	<i>/* Special ISR registers (Yukon-2 only) */</i></td></tr>
<tr><th id="272">272</th><td>	<dfn class="enum" id="B0_Y2_SP_ISRC2" title='B0_Y2_SP_ISRC2' data-ref="B0_Y2_SP_ISRC2" data-ref-filename="B0_Y2_SP_ISRC2">B0_Y2_SP_ISRC2</dfn>	= <var>0x001c</var>,</td></tr>
<tr><th id="273">273</th><td>	<dfn class="enum" id="B0_Y2_SP_ISRC3" title='B0_Y2_SP_ISRC3' data-ref="B0_Y2_SP_ISRC3" data-ref-filename="B0_Y2_SP_ISRC3">B0_Y2_SP_ISRC3</dfn>	= <var>0x0020</var>,</td></tr>
<tr><th id="274">274</th><td>	<dfn class="enum" id="B0_Y2_SP_EISR" title='B0_Y2_SP_EISR' data-ref="B0_Y2_SP_EISR" data-ref-filename="B0_Y2_SP_EISR">B0_Y2_SP_EISR</dfn>	= <var>0x0024</var>,</td></tr>
<tr><th id="275">275</th><td>	<dfn class="enum" id="B0_Y2_SP_LISR" title='B0_Y2_SP_LISR' data-ref="B0_Y2_SP_LISR" data-ref-filename="B0_Y2_SP_LISR">B0_Y2_SP_LISR</dfn>	= <var>0x0028</var>,</td></tr>
<tr><th id="276">276</th><td>	<dfn class="enum" id="B0_Y2_SP_ICR" title='B0_Y2_SP_ICR' data-ref="B0_Y2_SP_ICR" data-ref-filename="B0_Y2_SP_ICR">B0_Y2_SP_ICR</dfn>	= <var>0x002c</var>,</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>	<dfn class="enum" id="B2_MAC_1" title='B2_MAC_1' data-ref="B2_MAC_1" data-ref-filename="B2_MAC_1">B2_MAC_1</dfn>	= <var>0x0100</var>,</td></tr>
<tr><th id="279">279</th><td>	<dfn class="enum" id="B2_MAC_2" title='B2_MAC_2' data-ref="B2_MAC_2" data-ref-filename="B2_MAC_2">B2_MAC_2</dfn>	= <var>0x0108</var>,</td></tr>
<tr><th id="280">280</th><td>	<dfn class="enum" id="B2_MAC_3" title='B2_MAC_3' data-ref="B2_MAC_3" data-ref-filename="B2_MAC_3">B2_MAC_3</dfn>	= <var>0x0110</var>,</td></tr>
<tr><th id="281">281</th><td>	<dfn class="enum" id="B2_CONN_TYP" title='B2_CONN_TYP' data-ref="B2_CONN_TYP" data-ref-filename="B2_CONN_TYP">B2_CONN_TYP</dfn>	= <var>0x0118</var>,</td></tr>
<tr><th id="282">282</th><td>	<dfn class="enum" id="B2_PMD_TYP" title='B2_PMD_TYP' data-ref="B2_PMD_TYP" data-ref-filename="B2_PMD_TYP">B2_PMD_TYP</dfn>	= <var>0x0119</var>,</td></tr>
<tr><th id="283">283</th><td>	<dfn class="enum" id="B2_MAC_CFG" title='B2_MAC_CFG' data-ref="B2_MAC_CFG" data-ref-filename="B2_MAC_CFG">B2_MAC_CFG</dfn>	= <var>0x011a</var>,</td></tr>
<tr><th id="284">284</th><td>	<dfn class="enum" id="B2_CHIP_ID" title='B2_CHIP_ID' data-ref="B2_CHIP_ID" data-ref-filename="B2_CHIP_ID">B2_CHIP_ID</dfn>	= <var>0x011b</var>,</td></tr>
<tr><th id="285">285</th><td>	<dfn class="enum" id="B2_E_0" title='B2_E_0' data-ref="B2_E_0" data-ref-filename="B2_E_0">B2_E_0</dfn>		= <var>0x011c</var>,</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>	<dfn class="enum" id="B2_Y2_CLK_GATE" title='B2_Y2_CLK_GATE' data-ref="B2_Y2_CLK_GATE" data-ref-filename="B2_Y2_CLK_GATE">B2_Y2_CLK_GATE</dfn>  = <var>0x011d</var>,</td></tr>
<tr><th id="288">288</th><td>	<dfn class="enum" id="B2_Y2_HW_RES" title='B2_Y2_HW_RES' data-ref="B2_Y2_HW_RES" data-ref-filename="B2_Y2_HW_RES">B2_Y2_HW_RES</dfn>	= <var>0x011e</var>,</td></tr>
<tr><th id="289">289</th><td>	<dfn class="enum" id="B2_E_3" title='B2_E_3' data-ref="B2_E_3" data-ref-filename="B2_E_3">B2_E_3</dfn>		= <var>0x011f</var>,</td></tr>
<tr><th id="290">290</th><td>	<dfn class="enum" id="B2_Y2_CLK_CTRL" title='B2_Y2_CLK_CTRL' data-ref="B2_Y2_CLK_CTRL" data-ref-filename="B2_Y2_CLK_CTRL">B2_Y2_CLK_CTRL</dfn>	= <var>0x0120</var>,</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>	<dfn class="enum" id="B2_TI_INI" title='B2_TI_INI' data-ref="B2_TI_INI" data-ref-filename="B2_TI_INI">B2_TI_INI</dfn>	= <var>0x0130</var>,</td></tr>
<tr><th id="293">293</th><td>	<dfn class="enum" id="B2_TI_VAL" title='B2_TI_VAL' data-ref="B2_TI_VAL" data-ref-filename="B2_TI_VAL">B2_TI_VAL</dfn>	= <var>0x0134</var>,</td></tr>
<tr><th id="294">294</th><td>	<dfn class="enum" id="B2_TI_CTRL" title='B2_TI_CTRL' data-ref="B2_TI_CTRL" data-ref-filename="B2_TI_CTRL">B2_TI_CTRL</dfn>	= <var>0x0138</var>,</td></tr>
<tr><th id="295">295</th><td>	<dfn class="enum" id="B2_TI_TEST" title='B2_TI_TEST' data-ref="B2_TI_TEST" data-ref-filename="B2_TI_TEST">B2_TI_TEST</dfn>	= <var>0x0139</var>,</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>	<dfn class="enum" id="B2_TST_CTRL1" title='B2_TST_CTRL1' data-ref="B2_TST_CTRL1" data-ref-filename="B2_TST_CTRL1">B2_TST_CTRL1</dfn>	= <var>0x0158</var>,</td></tr>
<tr><th id="298">298</th><td>	<dfn class="enum" id="B2_TST_CTRL2" title='B2_TST_CTRL2' data-ref="B2_TST_CTRL2" data-ref-filename="B2_TST_CTRL2">B2_TST_CTRL2</dfn>	= <var>0x0159</var>,</td></tr>
<tr><th id="299">299</th><td>	<dfn class="enum" id="B2_GP_IO" title='B2_GP_IO' data-ref="B2_GP_IO" data-ref-filename="B2_GP_IO">B2_GP_IO</dfn>	= <var>0x015c</var>,</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>	<dfn class="enum" id="B2_I2C_CTRL" title='B2_I2C_CTRL' data-ref="B2_I2C_CTRL" data-ref-filename="B2_I2C_CTRL">B2_I2C_CTRL</dfn>	= <var>0x0160</var>,</td></tr>
<tr><th id="302">302</th><td>	<dfn class="enum" id="B2_I2C_DATA" title='B2_I2C_DATA' data-ref="B2_I2C_DATA" data-ref-filename="B2_I2C_DATA">B2_I2C_DATA</dfn>	= <var>0x0164</var>,</td></tr>
<tr><th id="303">303</th><td>	<dfn class="enum" id="B2_I2C_IRQ" title='B2_I2C_IRQ' data-ref="B2_I2C_IRQ" data-ref-filename="B2_I2C_IRQ">B2_I2C_IRQ</dfn>	= <var>0x0168</var>,</td></tr>
<tr><th id="304">304</th><td>	<dfn class="enum" id="B2_I2C_SW" title='B2_I2C_SW' data-ref="B2_I2C_SW" data-ref-filename="B2_I2C_SW">B2_I2C_SW</dfn>	= <var>0x016c</var>,</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>	<dfn class="enum" id="Y2_PEX_PHY_DATA" title='Y2_PEX_PHY_DATA' data-ref="Y2_PEX_PHY_DATA" data-ref-filename="Y2_PEX_PHY_DATA">Y2_PEX_PHY_DATA</dfn> = <var>0x0170</var>,</td></tr>
<tr><th id="307">307</th><td>	<dfn class="enum" id="Y2_PEX_PHY_ADDR" title='Y2_PEX_PHY_ADDR' data-ref="Y2_PEX_PHY_ADDR" data-ref-filename="Y2_PEX_PHY_ADDR">Y2_PEX_PHY_ADDR</dfn> = <var>0x0172</var>,</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>	<dfn class="enum" id="B3_RAM_ADDR" title='B3_RAM_ADDR' data-ref="B3_RAM_ADDR" data-ref-filename="B3_RAM_ADDR">B3_RAM_ADDR</dfn>	= <var>0x0180</var>,</td></tr>
<tr><th id="310">310</th><td>	<dfn class="enum" id="B3_RAM_DATA_LO" title='B3_RAM_DATA_LO' data-ref="B3_RAM_DATA_LO" data-ref-filename="B3_RAM_DATA_LO">B3_RAM_DATA_LO</dfn>	= <var>0x0184</var>,</td></tr>
<tr><th id="311">311</th><td>	<dfn class="enum" id="B3_RAM_DATA_HI" title='B3_RAM_DATA_HI' data-ref="B3_RAM_DATA_HI" data-ref-filename="B3_RAM_DATA_HI">B3_RAM_DATA_HI</dfn>	= <var>0x0188</var>,</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><i>/* RAM Interface Registers */</i></td></tr>
<tr><th id="314">314</th><td><i>/* Yukon-2: use RAM_BUFFER() to access the RAM buffer */</i></td></tr>
<tr><th id="315">315</th><td><i>/*</i></td></tr>
<tr><th id="316">316</th><td><i> * The HW-Spec. calls this registers Timeout Value 0..11. But this names are</i></td></tr>
<tr><th id="317">317</th><td><i> * not usable in SW. Please notice these are NOT real timeouts, these are</i></td></tr>
<tr><th id="318">318</th><td><i> * the number of qWords transferred continuously.</i></td></tr>
<tr><th id="319">319</th><td><i> */</i></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/RAM_BUFFER" data-ref="_M/RAM_BUFFER">RAM_BUFFER</dfn>(port, reg)	(reg | (port &lt;&lt;6))</u></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>	<dfn class="enum" id="B3_RI_WTO_R1" title='B3_RI_WTO_R1' data-ref="B3_RI_WTO_R1" data-ref-filename="B3_RI_WTO_R1">B3_RI_WTO_R1</dfn>	= <var>0x0190</var>,</td></tr>
<tr><th id="323">323</th><td>	<dfn class="enum" id="B3_RI_WTO_XA1" title='B3_RI_WTO_XA1' data-ref="B3_RI_WTO_XA1" data-ref-filename="B3_RI_WTO_XA1">B3_RI_WTO_XA1</dfn>	= <var>0x0191</var>,</td></tr>
<tr><th id="324">324</th><td>	<dfn class="enum" id="B3_RI_WTO_XS1" title='B3_RI_WTO_XS1' data-ref="B3_RI_WTO_XS1" data-ref-filename="B3_RI_WTO_XS1">B3_RI_WTO_XS1</dfn>	= <var>0x0192</var>,</td></tr>
<tr><th id="325">325</th><td>	<dfn class="enum" id="B3_RI_RTO_R1" title='B3_RI_RTO_R1' data-ref="B3_RI_RTO_R1" data-ref-filename="B3_RI_RTO_R1">B3_RI_RTO_R1</dfn>	= <var>0x0193</var>,</td></tr>
<tr><th id="326">326</th><td>	<dfn class="enum" id="B3_RI_RTO_XA1" title='B3_RI_RTO_XA1' data-ref="B3_RI_RTO_XA1" data-ref-filename="B3_RI_RTO_XA1">B3_RI_RTO_XA1</dfn>	= <var>0x0194</var>,</td></tr>
<tr><th id="327">327</th><td>	<dfn class="enum" id="B3_RI_RTO_XS1" title='B3_RI_RTO_XS1' data-ref="B3_RI_RTO_XS1" data-ref-filename="B3_RI_RTO_XS1">B3_RI_RTO_XS1</dfn>	= <var>0x0195</var>,</td></tr>
<tr><th id="328">328</th><td>	<dfn class="enum" id="B3_RI_WTO_R2" title='B3_RI_WTO_R2' data-ref="B3_RI_WTO_R2" data-ref-filename="B3_RI_WTO_R2">B3_RI_WTO_R2</dfn>	= <var>0x0196</var>,</td></tr>
<tr><th id="329">329</th><td>	<dfn class="enum" id="B3_RI_WTO_XA2" title='B3_RI_WTO_XA2' data-ref="B3_RI_WTO_XA2" data-ref-filename="B3_RI_WTO_XA2">B3_RI_WTO_XA2</dfn>	= <var>0x0197</var>,</td></tr>
<tr><th id="330">330</th><td>	<dfn class="enum" id="B3_RI_WTO_XS2" title='B3_RI_WTO_XS2' data-ref="B3_RI_WTO_XS2" data-ref-filename="B3_RI_WTO_XS2">B3_RI_WTO_XS2</dfn>	= <var>0x0198</var>,</td></tr>
<tr><th id="331">331</th><td>	<dfn class="enum" id="B3_RI_RTO_R2" title='B3_RI_RTO_R2' data-ref="B3_RI_RTO_R2" data-ref-filename="B3_RI_RTO_R2">B3_RI_RTO_R2</dfn>	= <var>0x0199</var>,</td></tr>
<tr><th id="332">332</th><td>	<dfn class="enum" id="B3_RI_RTO_XA2" title='B3_RI_RTO_XA2' data-ref="B3_RI_RTO_XA2" data-ref-filename="B3_RI_RTO_XA2">B3_RI_RTO_XA2</dfn>	= <var>0x019a</var>,</td></tr>
<tr><th id="333">333</th><td>	<dfn class="enum" id="B3_RI_RTO_XS2" title='B3_RI_RTO_XS2' data-ref="B3_RI_RTO_XS2" data-ref-filename="B3_RI_RTO_XS2">B3_RI_RTO_XS2</dfn>	= <var>0x019b</var>,</td></tr>
<tr><th id="334">334</th><td>	<dfn class="enum" id="B3_RI_TO_VAL" title='B3_RI_TO_VAL' data-ref="B3_RI_TO_VAL" data-ref-filename="B3_RI_TO_VAL">B3_RI_TO_VAL</dfn>	= <var>0x019c</var>,</td></tr>
<tr><th id="335">335</th><td>	<dfn class="enum" id="B3_RI_CTRL" title='B3_RI_CTRL' data-ref="B3_RI_CTRL" data-ref-filename="B3_RI_CTRL">B3_RI_CTRL</dfn>	= <var>0x01a0</var>,</td></tr>
<tr><th id="336">336</th><td>	<dfn class="enum" id="B3_RI_TEST" title='B3_RI_TEST' data-ref="B3_RI_TEST" data-ref-filename="B3_RI_TEST">B3_RI_TEST</dfn>	= <var>0x01a2</var>,</td></tr>
<tr><th id="337">337</th><td>	<dfn class="enum" id="B3_MA_TOINI_RX1" title='B3_MA_TOINI_RX1' data-ref="B3_MA_TOINI_RX1" data-ref-filename="B3_MA_TOINI_RX1">B3_MA_TOINI_RX1</dfn>	= <var>0x01b0</var>,</td></tr>
<tr><th id="338">338</th><td>	<dfn class="enum" id="B3_MA_TOINI_RX2" title='B3_MA_TOINI_RX2' data-ref="B3_MA_TOINI_RX2" data-ref-filename="B3_MA_TOINI_RX2">B3_MA_TOINI_RX2</dfn>	= <var>0x01b1</var>,</td></tr>
<tr><th id="339">339</th><td>	<dfn class="enum" id="B3_MA_TOINI_TX1" title='B3_MA_TOINI_TX1' data-ref="B3_MA_TOINI_TX1" data-ref-filename="B3_MA_TOINI_TX1">B3_MA_TOINI_TX1</dfn>	= <var>0x01b2</var>,</td></tr>
<tr><th id="340">340</th><td>	<dfn class="enum" id="B3_MA_TOINI_TX2" title='B3_MA_TOINI_TX2' data-ref="B3_MA_TOINI_TX2" data-ref-filename="B3_MA_TOINI_TX2">B3_MA_TOINI_TX2</dfn>	= <var>0x01b3</var>,</td></tr>
<tr><th id="341">341</th><td>	<dfn class="enum" id="B3_MA_TOVAL_RX1" title='B3_MA_TOVAL_RX1' data-ref="B3_MA_TOVAL_RX1" data-ref-filename="B3_MA_TOVAL_RX1">B3_MA_TOVAL_RX1</dfn>	= <var>0x01b4</var>,</td></tr>
<tr><th id="342">342</th><td>	<dfn class="enum" id="B3_MA_TOVAL_RX2" title='B3_MA_TOVAL_RX2' data-ref="B3_MA_TOVAL_RX2" data-ref-filename="B3_MA_TOVAL_RX2">B3_MA_TOVAL_RX2</dfn>	= <var>0x01b5</var>,</td></tr>
<tr><th id="343">343</th><td>	<dfn class="enum" id="B3_MA_TOVAL_TX1" title='B3_MA_TOVAL_TX1' data-ref="B3_MA_TOVAL_TX1" data-ref-filename="B3_MA_TOVAL_TX1">B3_MA_TOVAL_TX1</dfn>	= <var>0x01b6</var>,</td></tr>
<tr><th id="344">344</th><td>	<dfn class="enum" id="B3_MA_TOVAL_TX2" title='B3_MA_TOVAL_TX2' data-ref="B3_MA_TOVAL_TX2" data-ref-filename="B3_MA_TOVAL_TX2">B3_MA_TOVAL_TX2</dfn>	= <var>0x01b7</var>,</td></tr>
<tr><th id="345">345</th><td>	<dfn class="enum" id="B3_MA_TO_CTRL" title='B3_MA_TO_CTRL' data-ref="B3_MA_TO_CTRL" data-ref-filename="B3_MA_TO_CTRL">B3_MA_TO_CTRL</dfn>	= <var>0x01b8</var>,</td></tr>
<tr><th id="346">346</th><td>	<dfn class="enum" id="B3_MA_TO_TEST" title='B3_MA_TO_TEST' data-ref="B3_MA_TO_TEST" data-ref-filename="B3_MA_TO_TEST">B3_MA_TO_TEST</dfn>	= <var>0x01ba</var>,</td></tr>
<tr><th id="347">347</th><td>	<dfn class="enum" id="B3_MA_RCINI_RX1" title='B3_MA_RCINI_RX1' data-ref="B3_MA_RCINI_RX1" data-ref-filename="B3_MA_RCINI_RX1">B3_MA_RCINI_RX1</dfn>	= <var>0x01c0</var>,</td></tr>
<tr><th id="348">348</th><td>	<dfn class="enum" id="B3_MA_RCINI_RX2" title='B3_MA_RCINI_RX2' data-ref="B3_MA_RCINI_RX2" data-ref-filename="B3_MA_RCINI_RX2">B3_MA_RCINI_RX2</dfn>	= <var>0x01c1</var>,</td></tr>
<tr><th id="349">349</th><td>	<dfn class="enum" id="B3_MA_RCINI_TX1" title='B3_MA_RCINI_TX1' data-ref="B3_MA_RCINI_TX1" data-ref-filename="B3_MA_RCINI_TX1">B3_MA_RCINI_TX1</dfn>	= <var>0x01c2</var>,</td></tr>
<tr><th id="350">350</th><td>	<dfn class="enum" id="B3_MA_RCINI_TX2" title='B3_MA_RCINI_TX2' data-ref="B3_MA_RCINI_TX2" data-ref-filename="B3_MA_RCINI_TX2">B3_MA_RCINI_TX2</dfn>	= <var>0x01c3</var>,</td></tr>
<tr><th id="351">351</th><td>	<dfn class="enum" id="B3_MA_RCVAL_RX1" title='B3_MA_RCVAL_RX1' data-ref="B3_MA_RCVAL_RX1" data-ref-filename="B3_MA_RCVAL_RX1">B3_MA_RCVAL_RX1</dfn>	= <var>0x01c4</var>,</td></tr>
<tr><th id="352">352</th><td>	<dfn class="enum" id="B3_MA_RCVAL_RX2" title='B3_MA_RCVAL_RX2' data-ref="B3_MA_RCVAL_RX2" data-ref-filename="B3_MA_RCVAL_RX2">B3_MA_RCVAL_RX2</dfn>	= <var>0x01c5</var>,</td></tr>
<tr><th id="353">353</th><td>	<dfn class="enum" id="B3_MA_RCVAL_TX1" title='B3_MA_RCVAL_TX1' data-ref="B3_MA_RCVAL_TX1" data-ref-filename="B3_MA_RCVAL_TX1">B3_MA_RCVAL_TX1</dfn>	= <var>0x01c6</var>,</td></tr>
<tr><th id="354">354</th><td>	<dfn class="enum" id="B3_MA_RCVAL_TX2" title='B3_MA_RCVAL_TX2' data-ref="B3_MA_RCVAL_TX2" data-ref-filename="B3_MA_RCVAL_TX2">B3_MA_RCVAL_TX2</dfn>	= <var>0x01c7</var>,</td></tr>
<tr><th id="355">355</th><td>	<dfn class="enum" id="B3_MA_RC_CTRL" title='B3_MA_RC_CTRL' data-ref="B3_MA_RC_CTRL" data-ref-filename="B3_MA_RC_CTRL">B3_MA_RC_CTRL</dfn>	= <var>0x01c8</var>,</td></tr>
<tr><th id="356">356</th><td>	<dfn class="enum" id="B3_MA_RC_TEST" title='B3_MA_RC_TEST' data-ref="B3_MA_RC_TEST" data-ref-filename="B3_MA_RC_TEST">B3_MA_RC_TEST</dfn>	= <var>0x01ca</var>,</td></tr>
<tr><th id="357">357</th><td>	<dfn class="enum" id="B3_PA_TOINI_RX1" title='B3_PA_TOINI_RX1' data-ref="B3_PA_TOINI_RX1" data-ref-filename="B3_PA_TOINI_RX1">B3_PA_TOINI_RX1</dfn>	= <var>0x01d0</var>,</td></tr>
<tr><th id="358">358</th><td>	<dfn class="enum" id="B3_PA_TOINI_RX2" title='B3_PA_TOINI_RX2' data-ref="B3_PA_TOINI_RX2" data-ref-filename="B3_PA_TOINI_RX2">B3_PA_TOINI_RX2</dfn>	= <var>0x01d4</var>,</td></tr>
<tr><th id="359">359</th><td>	<dfn class="enum" id="B3_PA_TOINI_TX1" title='B3_PA_TOINI_TX1' data-ref="B3_PA_TOINI_TX1" data-ref-filename="B3_PA_TOINI_TX1">B3_PA_TOINI_TX1</dfn>	= <var>0x01d8</var>,</td></tr>
<tr><th id="360">360</th><td>	<dfn class="enum" id="B3_PA_TOINI_TX2" title='B3_PA_TOINI_TX2' data-ref="B3_PA_TOINI_TX2" data-ref-filename="B3_PA_TOINI_TX2">B3_PA_TOINI_TX2</dfn>	= <var>0x01dc</var>,</td></tr>
<tr><th id="361">361</th><td>	<dfn class="enum" id="B3_PA_TOVAL_RX1" title='B3_PA_TOVAL_RX1' data-ref="B3_PA_TOVAL_RX1" data-ref-filename="B3_PA_TOVAL_RX1">B3_PA_TOVAL_RX1</dfn>	= <var>0x01e0</var>,</td></tr>
<tr><th id="362">362</th><td>	<dfn class="enum" id="B3_PA_TOVAL_RX2" title='B3_PA_TOVAL_RX2' data-ref="B3_PA_TOVAL_RX2" data-ref-filename="B3_PA_TOVAL_RX2">B3_PA_TOVAL_RX2</dfn>	= <var>0x01e4</var>,</td></tr>
<tr><th id="363">363</th><td>	<dfn class="enum" id="B3_PA_TOVAL_TX1" title='B3_PA_TOVAL_TX1' data-ref="B3_PA_TOVAL_TX1" data-ref-filename="B3_PA_TOVAL_TX1">B3_PA_TOVAL_TX1</dfn>	= <var>0x01e8</var>,</td></tr>
<tr><th id="364">364</th><td>	<dfn class="enum" id="B3_PA_TOVAL_TX2" title='B3_PA_TOVAL_TX2' data-ref="B3_PA_TOVAL_TX2" data-ref-filename="B3_PA_TOVAL_TX2">B3_PA_TOVAL_TX2</dfn>	= <var>0x01ec</var>,</td></tr>
<tr><th id="365">365</th><td>	<dfn class="enum" id="B3_PA_CTRL" title='B3_PA_CTRL' data-ref="B3_PA_CTRL" data-ref-filename="B3_PA_CTRL">B3_PA_CTRL</dfn>	= <var>0x01f0</var>,</td></tr>
<tr><th id="366">366</th><td>	<dfn class="enum" id="B3_PA_TEST" title='B3_PA_TEST' data-ref="B3_PA_TEST" data-ref-filename="B3_PA_TEST">B3_PA_TEST</dfn>	= <var>0x01f2</var>,</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>	<dfn class="enum" id="Y2_CFG_SPC" title='Y2_CFG_SPC' data-ref="Y2_CFG_SPC" data-ref-filename="Y2_CFG_SPC">Y2_CFG_SPC</dfn>	= <var>0x1c00</var>,	<i>/* PCI config space region */</i></td></tr>
<tr><th id="369">369</th><td>	<dfn class="enum" id="Y2_CFG_AER" title='Y2_CFG_AER' data-ref="Y2_CFG_AER" data-ref-filename="Y2_CFG_AER">Y2_CFG_AER</dfn>      = <var>0x1d00</var>,	<i>/* PCI Advanced Error Report region */</i></td></tr>
<tr><th id="370">370</th><td>};</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><i>/*	B0_CTST			24 bit	Control/Status register */</i></td></tr>
<tr><th id="373">373</th><td><b>enum</b> {</td></tr>
<tr><th id="374">374</th><td>	<dfn class="enum" id="Y2_VMAIN_AVAIL" title='Y2_VMAIN_AVAIL' data-ref="Y2_VMAIN_AVAIL" data-ref-filename="Y2_VMAIN_AVAIL">Y2_VMAIN_AVAIL</dfn>	= <var>1</var>&lt;&lt;<var>17</var>,<i>/* VMAIN available (YUKON-2 only) */</i></td></tr>
<tr><th id="375">375</th><td>	<dfn class="enum" id="Y2_VAUX_AVAIL" title='Y2_VAUX_AVAIL' data-ref="Y2_VAUX_AVAIL" data-ref-filename="Y2_VAUX_AVAIL">Y2_VAUX_AVAIL</dfn>	= <var>1</var>&lt;&lt;<var>16</var>,<i>/* VAUX available (YUKON-2 only) */</i></td></tr>
<tr><th id="376">376</th><td>	<dfn class="enum" id="Y2_HW_WOL_ON" title='Y2_HW_WOL_ON' data-ref="Y2_HW_WOL_ON" data-ref-filename="Y2_HW_WOL_ON">Y2_HW_WOL_ON</dfn>	= <var>1</var>&lt;&lt;<var>15</var>,<i>/* HW WOL On  (Yukon-EC Ultra A1 only) */</i></td></tr>
<tr><th id="377">377</th><td>	<dfn class="enum" id="Y2_HW_WOL_OFF" title='Y2_HW_WOL_OFF' data-ref="Y2_HW_WOL_OFF" data-ref-filename="Y2_HW_WOL_OFF">Y2_HW_WOL_OFF</dfn>	= <var>1</var>&lt;&lt;<var>14</var>,<i>/* HW WOL On  (Yukon-EC Ultra A1 only) */</i></td></tr>
<tr><th id="378">378</th><td>	<dfn class="enum" id="Y2_ASF_ENABLE" title='Y2_ASF_ENABLE' data-ref="Y2_ASF_ENABLE" data-ref-filename="Y2_ASF_ENABLE">Y2_ASF_ENABLE</dfn>	= <var>1</var>&lt;&lt;<var>13</var>,<i>/* ASF Unit Enable (YUKON-2 only) */</i></td></tr>
<tr><th id="379">379</th><td>	<dfn class="enum" id="Y2_ASF_DISABLE" title='Y2_ASF_DISABLE' data-ref="Y2_ASF_DISABLE" data-ref-filename="Y2_ASF_DISABLE">Y2_ASF_DISABLE</dfn>	= <var>1</var>&lt;&lt;<var>12</var>,<i>/* ASF Unit Disable (YUKON-2 only) */</i></td></tr>
<tr><th id="380">380</th><td>	<dfn class="enum" id="Y2_CLK_RUN_ENA" title='Y2_CLK_RUN_ENA' data-ref="Y2_CLK_RUN_ENA" data-ref-filename="Y2_CLK_RUN_ENA">Y2_CLK_RUN_ENA</dfn>	= <var>1</var>&lt;&lt;<var>11</var>,<i>/* CLK_RUN Enable  (YUKON-2 only) */</i></td></tr>
<tr><th id="381">381</th><td>	<dfn class="enum" id="Y2_CLK_RUN_DIS" title='Y2_CLK_RUN_DIS' data-ref="Y2_CLK_RUN_DIS" data-ref-filename="Y2_CLK_RUN_DIS">Y2_CLK_RUN_DIS</dfn>	= <var>1</var>&lt;&lt;<var>10</var>,<i>/* CLK_RUN Disable (YUKON-2 only) */</i></td></tr>
<tr><th id="382">382</th><td>	<dfn class="enum" id="Y2_LED_STAT_ON" title='Y2_LED_STAT_ON' data-ref="Y2_LED_STAT_ON" data-ref-filename="Y2_LED_STAT_ON">Y2_LED_STAT_ON</dfn>	= <var>1</var>&lt;&lt;<var>9</var>, <i>/* Status LED On  (YUKON-2 only) */</i></td></tr>
<tr><th id="383">383</th><td>	<dfn class="enum" id="Y2_LED_STAT_OFF" title='Y2_LED_STAT_OFF' data-ref="Y2_LED_STAT_OFF" data-ref-filename="Y2_LED_STAT_OFF">Y2_LED_STAT_OFF</dfn>	= <var>1</var>&lt;&lt;<var>8</var>, <i>/* Status LED Off (YUKON-2 only) */</i></td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>	<dfn class="enum" id="CS_ST_SW_IRQ" title='CS_ST_SW_IRQ' data-ref="CS_ST_SW_IRQ" data-ref-filename="CS_ST_SW_IRQ">CS_ST_SW_IRQ</dfn>	= <var>1</var>&lt;&lt;<var>7</var>,	<i>/* Set IRQ SW Request */</i></td></tr>
<tr><th id="386">386</th><td>	<dfn class="enum" id="CS_CL_SW_IRQ" title='CS_CL_SW_IRQ' data-ref="CS_CL_SW_IRQ" data-ref-filename="CS_CL_SW_IRQ">CS_CL_SW_IRQ</dfn>	= <var>1</var>&lt;&lt;<var>6</var>,	<i>/* Clear IRQ SW Request */</i></td></tr>
<tr><th id="387">387</th><td>	<dfn class="enum" id="CS_STOP_DONE" title='CS_STOP_DONE' data-ref="CS_STOP_DONE" data-ref-filename="CS_STOP_DONE">CS_STOP_DONE</dfn>	= <var>1</var>&lt;&lt;<var>5</var>,	<i>/* Stop Master is finished */</i></td></tr>
<tr><th id="388">388</th><td>	<dfn class="enum" id="CS_STOP_MAST" title='CS_STOP_MAST' data-ref="CS_STOP_MAST" data-ref-filename="CS_STOP_MAST">CS_STOP_MAST</dfn>	= <var>1</var>&lt;&lt;<var>4</var>,	<i>/* Command Bit to stop the master */</i></td></tr>
<tr><th id="389">389</th><td>	<dfn class="enum" id="CS_MRST_CLR" title='CS_MRST_CLR' data-ref="CS_MRST_CLR" data-ref-filename="CS_MRST_CLR">CS_MRST_CLR</dfn>	= <var>1</var>&lt;&lt;<var>3</var>,	<i>/* Clear Master reset	*/</i></td></tr>
<tr><th id="390">390</th><td>	<dfn class="enum" id="CS_MRST_SET" title='CS_MRST_SET' data-ref="CS_MRST_SET" data-ref-filename="CS_MRST_SET">CS_MRST_SET</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,	<i>/* Set Master reset	*/</i></td></tr>
<tr><th id="391">391</th><td>	<dfn class="enum" id="CS_RST_CLR" title='CS_RST_CLR' data-ref="CS_RST_CLR" data-ref-filename="CS_RST_CLR">CS_RST_CLR</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,	<i>/* Clear Software reset	*/</i></td></tr>
<tr><th id="392">392</th><td>	<dfn class="enum" id="CS_RST_SET" title='CS_RST_SET' data-ref="CS_RST_SET" data-ref-filename="CS_RST_SET">CS_RST_SET</dfn>	= <var>1</var>,	<i>/* Set   Software reset	*/</i></td></tr>
<tr><th id="393">393</th><td>};</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><i>/*	B0_POWER_CTRL	 8 Bit	Power Control reg (YUKON only) */</i></td></tr>
<tr><th id="396">396</th><td><b>enum</b> {</td></tr>
<tr><th id="397">397</th><td>	<dfn class="enum" id="PC_VAUX_ENA" title='PC_VAUX_ENA' data-ref="PC_VAUX_ENA" data-ref-filename="PC_VAUX_ENA">PC_VAUX_ENA</dfn>	= <var>1</var>&lt;&lt;<var>7</var>,	<i>/* Switch VAUX Enable  */</i></td></tr>
<tr><th id="398">398</th><td>	<dfn class="enum" id="PC_VAUX_DIS" title='PC_VAUX_DIS' data-ref="PC_VAUX_DIS" data-ref-filename="PC_VAUX_DIS">PC_VAUX_DIS</dfn>	= <var>1</var>&lt;&lt;<var>6</var>,	<i>/* Switch VAUX Disable */</i></td></tr>
<tr><th id="399">399</th><td>	<dfn class="enum" id="PC_VCC_ENA" title='PC_VCC_ENA' data-ref="PC_VCC_ENA" data-ref-filename="PC_VCC_ENA">PC_VCC_ENA</dfn>	= <var>1</var>&lt;&lt;<var>5</var>,	<i>/* Switch VCC Enable  */</i></td></tr>
<tr><th id="400">400</th><td>	<dfn class="enum" id="PC_VCC_DIS" title='PC_VCC_DIS' data-ref="PC_VCC_DIS" data-ref-filename="PC_VCC_DIS">PC_VCC_DIS</dfn>	= <var>1</var>&lt;&lt;<var>4</var>,	<i>/* Switch VCC Disable */</i></td></tr>
<tr><th id="401">401</th><td>	<dfn class="enum" id="PC_VAUX_ON" title='PC_VAUX_ON' data-ref="PC_VAUX_ON" data-ref-filename="PC_VAUX_ON">PC_VAUX_ON</dfn>	= <var>1</var>&lt;&lt;<var>3</var>,	<i>/* Switch VAUX On  */</i></td></tr>
<tr><th id="402">402</th><td>	<dfn class="enum" id="PC_VAUX_OFF" title='PC_VAUX_OFF' data-ref="PC_VAUX_OFF" data-ref-filename="PC_VAUX_OFF">PC_VAUX_OFF</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,	<i>/* Switch VAUX Off */</i></td></tr>
<tr><th id="403">403</th><td>	<dfn class="enum" id="PC_VCC_ON" title='PC_VCC_ON' data-ref="PC_VCC_ON" data-ref-filename="PC_VCC_ON">PC_VCC_ON</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,	<i>/* Switch VCC On  */</i></td></tr>
<tr><th id="404">404</th><td>	<dfn class="enum" id="PC_VCC_OFF" title='PC_VCC_OFF' data-ref="PC_VCC_OFF" data-ref-filename="PC_VCC_OFF">PC_VCC_OFF</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,	<i>/* Switch VCC Off */</i></td></tr>
<tr><th id="405">405</th><td>};</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><i>/*	B2_IRQM_MSK 	32 bit	IRQ Moderation Mask */</i></td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><i>/*	B0_Y2_SP_ISRC2	32 bit	Special Interrupt Source Reg 2 */</i></td></tr>
<tr><th id="410">410</th><td><i>/*	B0_Y2_SP_ISRC3	32 bit	Special Interrupt Source Reg 3 */</i></td></tr>
<tr><th id="411">411</th><td><i>/*	B0_Y2_SP_EISR	32 bit	Enter ISR Reg */</i></td></tr>
<tr><th id="412">412</th><td><i>/*	B0_Y2_SP_LISR	32 bit	Leave ISR Reg */</i></td></tr>
<tr><th id="413">413</th><td><b>enum</b> {</td></tr>
<tr><th id="414">414</th><td>	<dfn class="enum" id="Y2_IS_HW_ERR" title='Y2_IS_HW_ERR' data-ref="Y2_IS_HW_ERR" data-ref-filename="Y2_IS_HW_ERR">Y2_IS_HW_ERR</dfn>	= <var>1</var>&lt;&lt;<var>31</var>,	<i>/* Interrupt HW Error */</i></td></tr>
<tr><th id="415">415</th><td>	<dfn class="enum" id="Y2_IS_STAT_BMU" title='Y2_IS_STAT_BMU' data-ref="Y2_IS_STAT_BMU" data-ref-filename="Y2_IS_STAT_BMU">Y2_IS_STAT_BMU</dfn>	= <var>1</var>&lt;&lt;<var>30</var>,	<i>/* Status BMU Interrupt */</i></td></tr>
<tr><th id="416">416</th><td>	<dfn class="enum" id="Y2_IS_ASF" title='Y2_IS_ASF' data-ref="Y2_IS_ASF" data-ref-filename="Y2_IS_ASF">Y2_IS_ASF</dfn>	= <var>1</var>&lt;&lt;<var>29</var>,	<i>/* ASF subsystem Interrupt */</i></td></tr>
<tr><th id="417">417</th><td>	<dfn class="enum" id="Y2_IS_CPU_TO" title='Y2_IS_CPU_TO' data-ref="Y2_IS_CPU_TO" data-ref-filename="Y2_IS_CPU_TO">Y2_IS_CPU_TO</dfn>	= <var>1</var>&lt;&lt;<var>28</var>,	<i>/* CPU Timeout */</i></td></tr>
<tr><th id="418">418</th><td>	<dfn class="enum" id="Y2_IS_POLL_CHK" title='Y2_IS_POLL_CHK' data-ref="Y2_IS_POLL_CHK" data-ref-filename="Y2_IS_POLL_CHK">Y2_IS_POLL_CHK</dfn>	= <var>1</var>&lt;&lt;<var>27</var>,	<i>/* Check IRQ from polling unit */</i></td></tr>
<tr><th id="419">419</th><td>	<dfn class="enum" id="Y2_IS_TWSI_RDY" title='Y2_IS_TWSI_RDY' data-ref="Y2_IS_TWSI_RDY" data-ref-filename="Y2_IS_TWSI_RDY">Y2_IS_TWSI_RDY</dfn>	= <var>1</var>&lt;&lt;<var>26</var>,	<i>/* IRQ on end of TWSI Tx */</i></td></tr>
<tr><th id="420">420</th><td>	<dfn class="enum" id="Y2_IS_IRQ_SW" title='Y2_IS_IRQ_SW' data-ref="Y2_IS_IRQ_SW" data-ref-filename="Y2_IS_IRQ_SW">Y2_IS_IRQ_SW</dfn>	= <var>1</var>&lt;&lt;<var>25</var>,	<i>/* SW forced IRQ	*/</i></td></tr>
<tr><th id="421">421</th><td>	<dfn class="enum" id="Y2_IS_TIMINT" title='Y2_IS_TIMINT' data-ref="Y2_IS_TIMINT" data-ref-filename="Y2_IS_TIMINT">Y2_IS_TIMINT</dfn>	= <var>1</var>&lt;&lt;<var>24</var>,	<i>/* IRQ from Timer	*/</i></td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td>	<dfn class="enum" id="Y2_IS_IRQ_PHY2" title='Y2_IS_IRQ_PHY2' data-ref="Y2_IS_IRQ_PHY2" data-ref-filename="Y2_IS_IRQ_PHY2">Y2_IS_IRQ_PHY2</dfn>	= <var>1</var>&lt;&lt;<var>12</var>,	<i>/* Interrupt from PHY 2 */</i></td></tr>
<tr><th id="424">424</th><td>	<dfn class="enum" id="Y2_IS_IRQ_MAC2" title='Y2_IS_IRQ_MAC2' data-ref="Y2_IS_IRQ_MAC2" data-ref-filename="Y2_IS_IRQ_MAC2">Y2_IS_IRQ_MAC2</dfn>	= <var>1</var>&lt;&lt;<var>11</var>,	<i>/* Interrupt from MAC 2 */</i></td></tr>
<tr><th id="425">425</th><td>	<dfn class="enum" id="Y2_IS_CHK_RX2" title='Y2_IS_CHK_RX2' data-ref="Y2_IS_CHK_RX2" data-ref-filename="Y2_IS_CHK_RX2">Y2_IS_CHK_RX2</dfn>	= <var>1</var>&lt;&lt;<var>10</var>,	<i>/* Descriptor error Rx 2 */</i></td></tr>
<tr><th id="426">426</th><td>	<dfn class="enum" id="Y2_IS_CHK_TXS2" title='Y2_IS_CHK_TXS2' data-ref="Y2_IS_CHK_TXS2" data-ref-filename="Y2_IS_CHK_TXS2">Y2_IS_CHK_TXS2</dfn>	= <var>1</var>&lt;&lt;<var>9</var>,		<i>/* Descriptor error TXS 2 */</i></td></tr>
<tr><th id="427">427</th><td>	<dfn class="enum" id="Y2_IS_CHK_TXA2" title='Y2_IS_CHK_TXA2' data-ref="Y2_IS_CHK_TXA2" data-ref-filename="Y2_IS_CHK_TXA2">Y2_IS_CHK_TXA2</dfn>	= <var>1</var>&lt;&lt;<var>8</var>,		<i>/* Descriptor error TXA 2 */</i></td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>	<dfn class="enum" id="Y2_IS_PSM_ACK" title='Y2_IS_PSM_ACK' data-ref="Y2_IS_PSM_ACK" data-ref-filename="Y2_IS_PSM_ACK">Y2_IS_PSM_ACK</dfn>	= <var>1</var>&lt;&lt;<var>7</var>,		<i>/* PSM Acknowledge (Yukon-Optima only) */</i></td></tr>
<tr><th id="430">430</th><td>	<dfn class="enum" id="Y2_IS_PTP_TIST" title='Y2_IS_PTP_TIST' data-ref="Y2_IS_PTP_TIST" data-ref-filename="Y2_IS_PTP_TIST">Y2_IS_PTP_TIST</dfn>	= <var>1</var>&lt;&lt;<var>6</var>,		<i>/* PTP Time Stamp (Yukon-Optima only) */</i></td></tr>
<tr><th id="431">431</th><td>	<dfn class="enum" id="Y2_IS_PHY_QLNK" title='Y2_IS_PHY_QLNK' data-ref="Y2_IS_PHY_QLNK" data-ref-filename="Y2_IS_PHY_QLNK">Y2_IS_PHY_QLNK</dfn>	= <var>1</var>&lt;&lt;<var>5</var>,		<i>/* PHY Quick Link (Yukon-Optima only) */</i></td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>	<dfn class="enum" id="Y2_IS_IRQ_PHY1" title='Y2_IS_IRQ_PHY1' data-ref="Y2_IS_IRQ_PHY1" data-ref-filename="Y2_IS_IRQ_PHY1">Y2_IS_IRQ_PHY1</dfn>	= <var>1</var>&lt;&lt;<var>4</var>,		<i>/* Interrupt from PHY 1 */</i></td></tr>
<tr><th id="434">434</th><td>	<dfn class="enum" id="Y2_IS_IRQ_MAC1" title='Y2_IS_IRQ_MAC1' data-ref="Y2_IS_IRQ_MAC1" data-ref-filename="Y2_IS_IRQ_MAC1">Y2_IS_IRQ_MAC1</dfn>	= <var>1</var>&lt;&lt;<var>3</var>,		<i>/* Interrupt from MAC 1 */</i></td></tr>
<tr><th id="435">435</th><td>	<dfn class="enum" id="Y2_IS_CHK_RX1" title='Y2_IS_CHK_RX1' data-ref="Y2_IS_CHK_RX1" data-ref-filename="Y2_IS_CHK_RX1">Y2_IS_CHK_RX1</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,		<i>/* Descriptor error Rx 1 */</i></td></tr>
<tr><th id="436">436</th><td>	<dfn class="enum" id="Y2_IS_CHK_TXS1" title='Y2_IS_CHK_TXS1' data-ref="Y2_IS_CHK_TXS1" data-ref-filename="Y2_IS_CHK_TXS1">Y2_IS_CHK_TXS1</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,		<i>/* Descriptor error TXS 1 */</i></td></tr>
<tr><th id="437">437</th><td>	<dfn class="enum" id="Y2_IS_CHK_TXA1" title='Y2_IS_CHK_TXA1' data-ref="Y2_IS_CHK_TXA1" data-ref-filename="Y2_IS_CHK_TXA1">Y2_IS_CHK_TXA1</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,		<i>/* Descriptor error TXA 1 */</i></td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>	<dfn class="enum" id="Y2_IS_BASE" title='Y2_IS_BASE' data-ref="Y2_IS_BASE" data-ref-filename="Y2_IS_BASE">Y2_IS_BASE</dfn>	= <a class="enum" href="#Y2_IS_HW_ERR" title='Y2_IS_HW_ERR' data-ref="Y2_IS_HW_ERR" data-ref-filename="Y2_IS_HW_ERR">Y2_IS_HW_ERR</a> | <a class="enum" href="#Y2_IS_STAT_BMU" title='Y2_IS_STAT_BMU' data-ref="Y2_IS_STAT_BMU" data-ref-filename="Y2_IS_STAT_BMU">Y2_IS_STAT_BMU</a>,</td></tr>
<tr><th id="440">440</th><td>	<dfn class="enum" id="Y2_IS_PORT_1" title='Y2_IS_PORT_1' data-ref="Y2_IS_PORT_1" data-ref-filename="Y2_IS_PORT_1">Y2_IS_PORT_1</dfn>	= <a class="enum" href="#Y2_IS_IRQ_PHY1" title='Y2_IS_IRQ_PHY1' data-ref="Y2_IS_IRQ_PHY1" data-ref-filename="Y2_IS_IRQ_PHY1">Y2_IS_IRQ_PHY1</a> | <a class="enum" href="#Y2_IS_IRQ_MAC1" title='Y2_IS_IRQ_MAC1' data-ref="Y2_IS_IRQ_MAC1" data-ref-filename="Y2_IS_IRQ_MAC1">Y2_IS_IRQ_MAC1</a></td></tr>
<tr><th id="441">441</th><td>		          | <a class="enum" href="#Y2_IS_CHK_TXA1" title='Y2_IS_CHK_TXA1' data-ref="Y2_IS_CHK_TXA1" data-ref-filename="Y2_IS_CHK_TXA1">Y2_IS_CHK_TXA1</a> | <a class="enum" href="#Y2_IS_CHK_RX1" title='Y2_IS_CHK_RX1' data-ref="Y2_IS_CHK_RX1" data-ref-filename="Y2_IS_CHK_RX1">Y2_IS_CHK_RX1</a>,</td></tr>
<tr><th id="442">442</th><td>	<dfn class="enum" id="Y2_IS_PORT_2" title='Y2_IS_PORT_2' data-ref="Y2_IS_PORT_2" data-ref-filename="Y2_IS_PORT_2">Y2_IS_PORT_2</dfn>	= <a class="enum" href="#Y2_IS_IRQ_PHY2" title='Y2_IS_IRQ_PHY2' data-ref="Y2_IS_IRQ_PHY2" data-ref-filename="Y2_IS_IRQ_PHY2">Y2_IS_IRQ_PHY2</a> | <a class="enum" href="#Y2_IS_IRQ_MAC2" title='Y2_IS_IRQ_MAC2' data-ref="Y2_IS_IRQ_MAC2" data-ref-filename="Y2_IS_IRQ_MAC2">Y2_IS_IRQ_MAC2</a></td></tr>
<tr><th id="443">443</th><td>			  | <a class="enum" href="#Y2_IS_CHK_TXA2" title='Y2_IS_CHK_TXA2' data-ref="Y2_IS_CHK_TXA2" data-ref-filename="Y2_IS_CHK_TXA2">Y2_IS_CHK_TXA2</a> | <a class="enum" href="#Y2_IS_CHK_RX2" title='Y2_IS_CHK_RX2' data-ref="Y2_IS_CHK_RX2" data-ref-filename="Y2_IS_CHK_RX2">Y2_IS_CHK_RX2</a>,</td></tr>
<tr><th id="444">444</th><td>	<dfn class="enum" id="Y2_IS_ERROR" title='Y2_IS_ERROR' data-ref="Y2_IS_ERROR" data-ref-filename="Y2_IS_ERROR">Y2_IS_ERROR</dfn>     = <a class="enum" href="#Y2_IS_HW_ERR" title='Y2_IS_HW_ERR' data-ref="Y2_IS_HW_ERR" data-ref-filename="Y2_IS_HW_ERR">Y2_IS_HW_ERR</a> |</td></tr>
<tr><th id="445">445</th><td>			  <a class="enum" href="#Y2_IS_IRQ_MAC1" title='Y2_IS_IRQ_MAC1' data-ref="Y2_IS_IRQ_MAC1" data-ref-filename="Y2_IS_IRQ_MAC1">Y2_IS_IRQ_MAC1</a> | <a class="enum" href="#Y2_IS_CHK_TXA1" title='Y2_IS_CHK_TXA1' data-ref="Y2_IS_CHK_TXA1" data-ref-filename="Y2_IS_CHK_TXA1">Y2_IS_CHK_TXA1</a> | <a class="enum" href="#Y2_IS_CHK_RX1" title='Y2_IS_CHK_RX1' data-ref="Y2_IS_CHK_RX1" data-ref-filename="Y2_IS_CHK_RX1">Y2_IS_CHK_RX1</a> |</td></tr>
<tr><th id="446">446</th><td>			  <a class="enum" href="#Y2_IS_IRQ_MAC2" title='Y2_IS_IRQ_MAC2' data-ref="Y2_IS_IRQ_MAC2" data-ref-filename="Y2_IS_IRQ_MAC2">Y2_IS_IRQ_MAC2</a> | <a class="enum" href="#Y2_IS_CHK_TXA2" title='Y2_IS_CHK_TXA2' data-ref="Y2_IS_CHK_TXA2" data-ref-filename="Y2_IS_CHK_TXA2">Y2_IS_CHK_TXA2</a> | <a class="enum" href="#Y2_IS_CHK_RX2" title='Y2_IS_CHK_RX2' data-ref="Y2_IS_CHK_RX2" data-ref-filename="Y2_IS_CHK_RX2">Y2_IS_CHK_RX2</a>,</td></tr>
<tr><th id="447">447</th><td>};</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td><i>/*	B2_IRQM_HWE_MSK	32 bit	IRQ Moderation HW Error Mask */</i></td></tr>
<tr><th id="450">450</th><td><b>enum</b> {</td></tr>
<tr><th id="451">451</th><td>	<dfn class="enum" id="IS_ERR_MSK" title='IS_ERR_MSK' data-ref="IS_ERR_MSK" data-ref-filename="IS_ERR_MSK">IS_ERR_MSK</dfn>	= <var>0x00003fff</var>,<i>/* 		All Error bits */</i></td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td>	<dfn class="enum" id="IS_IRQ_TIST_OV" title='IS_IRQ_TIST_OV' data-ref="IS_IRQ_TIST_OV" data-ref-filename="IS_IRQ_TIST_OV">IS_IRQ_TIST_OV</dfn>	= <var>1</var>&lt;&lt;<var>13</var>, <i>/* Time Stamp Timer Overflow (YUKON only) */</i></td></tr>
<tr><th id="454">454</th><td>	<dfn class="enum" id="IS_IRQ_SENSOR" title='IS_IRQ_SENSOR' data-ref="IS_IRQ_SENSOR" data-ref-filename="IS_IRQ_SENSOR">IS_IRQ_SENSOR</dfn>	= <var>1</var>&lt;&lt;<var>12</var>, <i>/* IRQ from Sensor (YUKON only) */</i></td></tr>
<tr><th id="455">455</th><td>	<dfn class="enum" id="IS_IRQ_MST_ERR" title='IS_IRQ_MST_ERR' data-ref="IS_IRQ_MST_ERR" data-ref-filename="IS_IRQ_MST_ERR">IS_IRQ_MST_ERR</dfn>	= <var>1</var>&lt;&lt;<var>11</var>, <i>/* IRQ master error detected */</i></td></tr>
<tr><th id="456">456</th><td>	<dfn class="enum" id="IS_IRQ_STAT" title='IS_IRQ_STAT' data-ref="IS_IRQ_STAT" data-ref-filename="IS_IRQ_STAT">IS_IRQ_STAT</dfn>	= <var>1</var>&lt;&lt;<var>10</var>, <i>/* IRQ status exception */</i></td></tr>
<tr><th id="457">457</th><td>	<dfn class="enum" id="IS_NO_STAT_M1" title='IS_NO_STAT_M1' data-ref="IS_NO_STAT_M1" data-ref-filename="IS_NO_STAT_M1">IS_NO_STAT_M1</dfn>	= <var>1</var>&lt;&lt;<var>9</var>,	<i>/* No Rx Status from MAC 1 */</i></td></tr>
<tr><th id="458">458</th><td>	<dfn class="enum" id="IS_NO_STAT_M2" title='IS_NO_STAT_M2' data-ref="IS_NO_STAT_M2" data-ref-filename="IS_NO_STAT_M2">IS_NO_STAT_M2</dfn>	= <var>1</var>&lt;&lt;<var>8</var>,	<i>/* No Rx Status from MAC 2 */</i></td></tr>
<tr><th id="459">459</th><td>	<dfn class="enum" id="IS_NO_TIST_M1" title='IS_NO_TIST_M1' data-ref="IS_NO_TIST_M1" data-ref-filename="IS_NO_TIST_M1">IS_NO_TIST_M1</dfn>	= <var>1</var>&lt;&lt;<var>7</var>,	<i>/* No Time Stamp from MAC 1 */</i></td></tr>
<tr><th id="460">460</th><td>	<dfn class="enum" id="IS_NO_TIST_M2" title='IS_NO_TIST_M2' data-ref="IS_NO_TIST_M2" data-ref-filename="IS_NO_TIST_M2">IS_NO_TIST_M2</dfn>	= <var>1</var>&lt;&lt;<var>6</var>,	<i>/* No Time Stamp from MAC 2 */</i></td></tr>
<tr><th id="461">461</th><td>	<dfn class="enum" id="IS_RAM_RD_PAR" title='IS_RAM_RD_PAR' data-ref="IS_RAM_RD_PAR" data-ref-filename="IS_RAM_RD_PAR">IS_RAM_RD_PAR</dfn>	= <var>1</var>&lt;&lt;<var>5</var>,	<i>/* RAM Read  Parity Error */</i></td></tr>
<tr><th id="462">462</th><td>	<dfn class="enum" id="IS_RAM_WR_PAR" title='IS_RAM_WR_PAR' data-ref="IS_RAM_WR_PAR" data-ref-filename="IS_RAM_WR_PAR">IS_RAM_WR_PAR</dfn>	= <var>1</var>&lt;&lt;<var>4</var>,	<i>/* RAM Write Parity Error */</i></td></tr>
<tr><th id="463">463</th><td>	<dfn class="enum" id="IS_M1_PAR_ERR" title='IS_M1_PAR_ERR' data-ref="IS_M1_PAR_ERR" data-ref-filename="IS_M1_PAR_ERR">IS_M1_PAR_ERR</dfn>	= <var>1</var>&lt;&lt;<var>3</var>,	<i>/* MAC 1 Parity Error */</i></td></tr>
<tr><th id="464">464</th><td>	<dfn class="enum" id="IS_M2_PAR_ERR" title='IS_M2_PAR_ERR' data-ref="IS_M2_PAR_ERR" data-ref-filename="IS_M2_PAR_ERR">IS_M2_PAR_ERR</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,	<i>/* MAC 2 Parity Error */</i></td></tr>
<tr><th id="465">465</th><td>	<dfn class="enum" id="IS_R1_PAR_ERR" title='IS_R1_PAR_ERR' data-ref="IS_R1_PAR_ERR" data-ref-filename="IS_R1_PAR_ERR">IS_R1_PAR_ERR</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,	<i>/* Queue R1 Parity Error */</i></td></tr>
<tr><th id="466">466</th><td>	<dfn class="enum" id="IS_R2_PAR_ERR" title='IS_R2_PAR_ERR' data-ref="IS_R2_PAR_ERR" data-ref-filename="IS_R2_PAR_ERR">IS_R2_PAR_ERR</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,	<i>/* Queue R2 Parity Error */</i></td></tr>
<tr><th id="467">467</th><td>};</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td><i>/* Hardware error interrupt mask for Yukon 2 */</i></td></tr>
<tr><th id="470">470</th><td><b>enum</b> {</td></tr>
<tr><th id="471">471</th><td>	<dfn class="enum" id="Y2_IS_TIST_OV" title='Y2_IS_TIST_OV' data-ref="Y2_IS_TIST_OV" data-ref-filename="Y2_IS_TIST_OV">Y2_IS_TIST_OV</dfn>	= <var>1</var>&lt;&lt;<var>29</var>,<i>/* Time Stamp Timer overflow interrupt */</i></td></tr>
<tr><th id="472">472</th><td>	<dfn class="enum" id="Y2_IS_SENSOR" title='Y2_IS_SENSOR' data-ref="Y2_IS_SENSOR" data-ref-filename="Y2_IS_SENSOR">Y2_IS_SENSOR</dfn>	= <var>1</var>&lt;&lt;<var>28</var>, <i>/* Sensor interrupt */</i></td></tr>
<tr><th id="473">473</th><td>	<dfn class="enum" id="Y2_IS_MST_ERR" title='Y2_IS_MST_ERR' data-ref="Y2_IS_MST_ERR" data-ref-filename="Y2_IS_MST_ERR">Y2_IS_MST_ERR</dfn>	= <var>1</var>&lt;&lt;<var>27</var>, <i>/* Master error interrupt */</i></td></tr>
<tr><th id="474">474</th><td>	<dfn class="enum" id="Y2_IS_IRQ_STAT" title='Y2_IS_IRQ_STAT' data-ref="Y2_IS_IRQ_STAT" data-ref-filename="Y2_IS_IRQ_STAT">Y2_IS_IRQ_STAT</dfn>	= <var>1</var>&lt;&lt;<var>26</var>, <i>/* Status exception interrupt */</i></td></tr>
<tr><th id="475">475</th><td>	<dfn class="enum" id="Y2_IS_PCI_EXP" title='Y2_IS_PCI_EXP' data-ref="Y2_IS_PCI_EXP" data-ref-filename="Y2_IS_PCI_EXP">Y2_IS_PCI_EXP</dfn>	= <var>1</var>&lt;&lt;<var>25</var>, <i>/* PCI-Express interrupt */</i></td></tr>
<tr><th id="476">476</th><td>	<dfn class="enum" id="Y2_IS_PCI_NEXP" title='Y2_IS_PCI_NEXP' data-ref="Y2_IS_PCI_NEXP" data-ref-filename="Y2_IS_PCI_NEXP">Y2_IS_PCI_NEXP</dfn>	= <var>1</var>&lt;&lt;<var>24</var>, <i>/* PCI-Express error similar to PCI error */</i></td></tr>
<tr><th id="477">477</th><td>						<i>/* Link 2 */</i></td></tr>
<tr><th id="478">478</th><td>	<dfn class="enum" id="Y2_IS_PAR_RD2" title='Y2_IS_PAR_RD2' data-ref="Y2_IS_PAR_RD2" data-ref-filename="Y2_IS_PAR_RD2">Y2_IS_PAR_RD2</dfn>	= <var>1</var>&lt;&lt;<var>13</var>, <i>/* Read RAM parity error interrupt */</i></td></tr>
<tr><th id="479">479</th><td>	<dfn class="enum" id="Y2_IS_PAR_WR2" title='Y2_IS_PAR_WR2' data-ref="Y2_IS_PAR_WR2" data-ref-filename="Y2_IS_PAR_WR2">Y2_IS_PAR_WR2</dfn>	= <var>1</var>&lt;&lt;<var>12</var>, <i>/* Write RAM parity error interrupt */</i></td></tr>
<tr><th id="480">480</th><td>	<dfn class="enum" id="Y2_IS_PAR_MAC2" title='Y2_IS_PAR_MAC2' data-ref="Y2_IS_PAR_MAC2" data-ref-filename="Y2_IS_PAR_MAC2">Y2_IS_PAR_MAC2</dfn>	= <var>1</var>&lt;&lt;<var>11</var>, <i>/* MAC hardware fault interrupt */</i></td></tr>
<tr><th id="481">481</th><td>	<dfn class="enum" id="Y2_IS_PAR_RX2" title='Y2_IS_PAR_RX2' data-ref="Y2_IS_PAR_RX2" data-ref-filename="Y2_IS_PAR_RX2">Y2_IS_PAR_RX2</dfn>	= <var>1</var>&lt;&lt;<var>10</var>, <i>/* Parity Error Rx Queue 2 */</i></td></tr>
<tr><th id="482">482</th><td>	<dfn class="enum" id="Y2_IS_TCP_TXS2" title='Y2_IS_TCP_TXS2' data-ref="Y2_IS_TCP_TXS2" data-ref-filename="Y2_IS_TCP_TXS2">Y2_IS_TCP_TXS2</dfn>	= <var>1</var>&lt;&lt;<var>9</var>, <i>/* TCP length mismatch sync Tx queue IRQ */</i></td></tr>
<tr><th id="483">483</th><td>	<dfn class="enum" id="Y2_IS_TCP_TXA2" title='Y2_IS_TCP_TXA2' data-ref="Y2_IS_TCP_TXA2" data-ref-filename="Y2_IS_TCP_TXA2">Y2_IS_TCP_TXA2</dfn>	= <var>1</var>&lt;&lt;<var>8</var>, <i>/* TCP length mismatch async Tx queue IRQ */</i></td></tr>
<tr><th id="484">484</th><td>						<i>/* Link 1 */</i></td></tr>
<tr><th id="485">485</th><td>	<dfn class="enum" id="Y2_IS_PAR_RD1" title='Y2_IS_PAR_RD1' data-ref="Y2_IS_PAR_RD1" data-ref-filename="Y2_IS_PAR_RD1">Y2_IS_PAR_RD1</dfn>	= <var>1</var>&lt;&lt;<var>5</var>, <i>/* Read RAM parity error interrupt */</i></td></tr>
<tr><th id="486">486</th><td>	<dfn class="enum" id="Y2_IS_PAR_WR1" title='Y2_IS_PAR_WR1' data-ref="Y2_IS_PAR_WR1" data-ref-filename="Y2_IS_PAR_WR1">Y2_IS_PAR_WR1</dfn>	= <var>1</var>&lt;&lt;<var>4</var>, <i>/* Write RAM parity error interrupt */</i></td></tr>
<tr><th id="487">487</th><td>	<dfn class="enum" id="Y2_IS_PAR_MAC1" title='Y2_IS_PAR_MAC1' data-ref="Y2_IS_PAR_MAC1" data-ref-filename="Y2_IS_PAR_MAC1">Y2_IS_PAR_MAC1</dfn>	= <var>1</var>&lt;&lt;<var>3</var>, <i>/* MAC hardware fault interrupt */</i></td></tr>
<tr><th id="488">488</th><td>	<dfn class="enum" id="Y2_IS_PAR_RX1" title='Y2_IS_PAR_RX1' data-ref="Y2_IS_PAR_RX1" data-ref-filename="Y2_IS_PAR_RX1">Y2_IS_PAR_RX1</dfn>	= <var>1</var>&lt;&lt;<var>2</var>, <i>/* Parity Error Rx Queue 1 */</i></td></tr>
<tr><th id="489">489</th><td>	<dfn class="enum" id="Y2_IS_TCP_TXS1" title='Y2_IS_TCP_TXS1' data-ref="Y2_IS_TCP_TXS1" data-ref-filename="Y2_IS_TCP_TXS1">Y2_IS_TCP_TXS1</dfn>	= <var>1</var>&lt;&lt;<var>1</var>, <i>/* TCP length mismatch sync Tx queue IRQ */</i></td></tr>
<tr><th id="490">490</th><td>	<dfn class="enum" id="Y2_IS_TCP_TXA1" title='Y2_IS_TCP_TXA1' data-ref="Y2_IS_TCP_TXA1" data-ref-filename="Y2_IS_TCP_TXA1">Y2_IS_TCP_TXA1</dfn>	= <var>1</var>&lt;&lt;<var>0</var>, <i>/* TCP length mismatch async Tx queue IRQ */</i></td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>	<dfn class="enum" id="Y2_HWE_L1_MASK" title='Y2_HWE_L1_MASK' data-ref="Y2_HWE_L1_MASK" data-ref-filename="Y2_HWE_L1_MASK">Y2_HWE_L1_MASK</dfn>	= <a class="enum" href="#Y2_IS_PAR_RD1" title='Y2_IS_PAR_RD1' data-ref="Y2_IS_PAR_RD1" data-ref-filename="Y2_IS_PAR_RD1">Y2_IS_PAR_RD1</a> | <a class="enum" href="#Y2_IS_PAR_WR1" title='Y2_IS_PAR_WR1' data-ref="Y2_IS_PAR_WR1" data-ref-filename="Y2_IS_PAR_WR1">Y2_IS_PAR_WR1</a> | <a class="enum" href="#Y2_IS_PAR_MAC1" title='Y2_IS_PAR_MAC1' data-ref="Y2_IS_PAR_MAC1" data-ref-filename="Y2_IS_PAR_MAC1">Y2_IS_PAR_MAC1</a> |</td></tr>
<tr><th id="493">493</th><td>			  <a class="enum" href="#Y2_IS_PAR_RX1" title='Y2_IS_PAR_RX1' data-ref="Y2_IS_PAR_RX1" data-ref-filename="Y2_IS_PAR_RX1">Y2_IS_PAR_RX1</a> | <a class="enum" href="#Y2_IS_TCP_TXS1" title='Y2_IS_TCP_TXS1' data-ref="Y2_IS_TCP_TXS1" data-ref-filename="Y2_IS_TCP_TXS1">Y2_IS_TCP_TXS1</a>| <a class="enum" href="#Y2_IS_TCP_TXA1" title='Y2_IS_TCP_TXA1' data-ref="Y2_IS_TCP_TXA1" data-ref-filename="Y2_IS_TCP_TXA1">Y2_IS_TCP_TXA1</a>,</td></tr>
<tr><th id="494">494</th><td>	<dfn class="enum" id="Y2_HWE_L2_MASK" title='Y2_HWE_L2_MASK' data-ref="Y2_HWE_L2_MASK" data-ref-filename="Y2_HWE_L2_MASK">Y2_HWE_L2_MASK</dfn>	= <a class="enum" href="#Y2_IS_PAR_RD2" title='Y2_IS_PAR_RD2' data-ref="Y2_IS_PAR_RD2" data-ref-filename="Y2_IS_PAR_RD2">Y2_IS_PAR_RD2</a> | <a class="enum" href="#Y2_IS_PAR_WR2" title='Y2_IS_PAR_WR2' data-ref="Y2_IS_PAR_WR2" data-ref-filename="Y2_IS_PAR_WR2">Y2_IS_PAR_WR2</a> | <a class="enum" href="#Y2_IS_PAR_MAC2" title='Y2_IS_PAR_MAC2' data-ref="Y2_IS_PAR_MAC2" data-ref-filename="Y2_IS_PAR_MAC2">Y2_IS_PAR_MAC2</a> |</td></tr>
<tr><th id="495">495</th><td>			  <a class="enum" href="#Y2_IS_PAR_RX2" title='Y2_IS_PAR_RX2' data-ref="Y2_IS_PAR_RX2" data-ref-filename="Y2_IS_PAR_RX2">Y2_IS_PAR_RX2</a> | <a class="enum" href="#Y2_IS_TCP_TXS2" title='Y2_IS_TCP_TXS2' data-ref="Y2_IS_TCP_TXS2" data-ref-filename="Y2_IS_TCP_TXS2">Y2_IS_TCP_TXS2</a>| <a class="enum" href="#Y2_IS_TCP_TXA2" title='Y2_IS_TCP_TXA2' data-ref="Y2_IS_TCP_TXA2" data-ref-filename="Y2_IS_TCP_TXA2">Y2_IS_TCP_TXA2</a>,</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>	<dfn class="enum" id="Y2_HWE_ALL_MASK" title='Y2_HWE_ALL_MASK' data-ref="Y2_HWE_ALL_MASK" data-ref-filename="Y2_HWE_ALL_MASK">Y2_HWE_ALL_MASK</dfn>	= <a class="enum" href="#Y2_IS_TIST_OV" title='Y2_IS_TIST_OV' data-ref="Y2_IS_TIST_OV" data-ref-filename="Y2_IS_TIST_OV">Y2_IS_TIST_OV</a> | <a class="enum" href="#Y2_IS_MST_ERR" title='Y2_IS_MST_ERR' data-ref="Y2_IS_MST_ERR" data-ref-filename="Y2_IS_MST_ERR">Y2_IS_MST_ERR</a> | <a class="enum" href="#Y2_IS_IRQ_STAT" title='Y2_IS_IRQ_STAT' data-ref="Y2_IS_IRQ_STAT" data-ref-filename="Y2_IS_IRQ_STAT">Y2_IS_IRQ_STAT</a> |</td></tr>
<tr><th id="498">498</th><td>			  <a class="enum" href="#Y2_HWE_L1_MASK" title='Y2_HWE_L1_MASK' data-ref="Y2_HWE_L1_MASK" data-ref-filename="Y2_HWE_L1_MASK">Y2_HWE_L1_MASK</a> | <a class="enum" href="#Y2_HWE_L2_MASK" title='Y2_HWE_L2_MASK' data-ref="Y2_HWE_L2_MASK" data-ref-filename="Y2_HWE_L2_MASK">Y2_HWE_L2_MASK</a>,</td></tr>
<tr><th id="499">499</th><td>};</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td><i>/*	B28_DPT_CTRL	 8 bit	Descriptor Poll Timer Ctrl Reg */</i></td></tr>
<tr><th id="502">502</th><td><b>enum</b> {</td></tr>
<tr><th id="503">503</th><td>	<dfn class="enum" id="DPT_START" title='DPT_START' data-ref="DPT_START" data-ref-filename="DPT_START">DPT_START</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,</td></tr>
<tr><th id="504">504</th><td>	<dfn class="enum" id="DPT_STOP" title='DPT_STOP' data-ref="DPT_STOP" data-ref-filename="DPT_STOP">DPT_STOP</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,</td></tr>
<tr><th id="505">505</th><td>};</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td><i>/*	B2_TST_CTRL1	 8 bit	Test Control Register 1 */</i></td></tr>
<tr><th id="508">508</th><td><b>enum</b> {</td></tr>
<tr><th id="509">509</th><td>	<dfn class="enum" id="TST_FRC_DPERR_MR" title='TST_FRC_DPERR_MR' data-ref="TST_FRC_DPERR_MR" data-ref-filename="TST_FRC_DPERR_MR">TST_FRC_DPERR_MR</dfn> = <var>1</var>&lt;&lt;<var>7</var>, <i>/* force DATAPERR on MST RD */</i></td></tr>
<tr><th id="510">510</th><td>	<dfn class="enum" id="TST_FRC_DPERR_MW" title='TST_FRC_DPERR_MW' data-ref="TST_FRC_DPERR_MW" data-ref-filename="TST_FRC_DPERR_MW">TST_FRC_DPERR_MW</dfn> = <var>1</var>&lt;&lt;<var>6</var>, <i>/* force DATAPERR on MST WR */</i></td></tr>
<tr><th id="511">511</th><td>	<dfn class="enum" id="TST_FRC_DPERR_TR" title='TST_FRC_DPERR_TR' data-ref="TST_FRC_DPERR_TR" data-ref-filename="TST_FRC_DPERR_TR">TST_FRC_DPERR_TR</dfn> = <var>1</var>&lt;&lt;<var>5</var>, <i>/* force DATAPERR on TRG RD */</i></td></tr>
<tr><th id="512">512</th><td>	<dfn class="enum" id="TST_FRC_DPERR_TW" title='TST_FRC_DPERR_TW' data-ref="TST_FRC_DPERR_TW" data-ref-filename="TST_FRC_DPERR_TW">TST_FRC_DPERR_TW</dfn> = <var>1</var>&lt;&lt;<var>4</var>, <i>/* force DATAPERR on TRG WR */</i></td></tr>
<tr><th id="513">513</th><td>	<dfn class="enum" id="TST_FRC_APERR_M" title='TST_FRC_APERR_M' data-ref="TST_FRC_APERR_M" data-ref-filename="TST_FRC_APERR_M">TST_FRC_APERR_M</dfn>	 = <var>1</var>&lt;&lt;<var>3</var>, <i>/* force ADDRPERR on MST */</i></td></tr>
<tr><th id="514">514</th><td>	<dfn class="enum" id="TST_FRC_APERR_T" title='TST_FRC_APERR_T' data-ref="TST_FRC_APERR_T" data-ref-filename="TST_FRC_APERR_T">TST_FRC_APERR_T</dfn>	 = <var>1</var>&lt;&lt;<var>2</var>, <i>/* force ADDRPERR on TRG */</i></td></tr>
<tr><th id="515">515</th><td>	<dfn class="enum" id="TST_CFG_WRITE_ON" title='TST_CFG_WRITE_ON' data-ref="TST_CFG_WRITE_ON" data-ref-filename="TST_CFG_WRITE_ON">TST_CFG_WRITE_ON</dfn> = <var>1</var>&lt;&lt;<var>1</var>, <i>/* Enable  Config Reg WR */</i></td></tr>
<tr><th id="516">516</th><td>	<dfn class="enum" id="TST_CFG_WRITE_OFF" title='TST_CFG_WRITE_OFF' data-ref="TST_CFG_WRITE_OFF" data-ref-filename="TST_CFG_WRITE_OFF">TST_CFG_WRITE_OFF</dfn>= <var>1</var>&lt;&lt;<var>0</var>, <i>/* Disable Config Reg WR */</i></td></tr>
<tr><th id="517">517</th><td>};</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td><i>/* 	B2_GPIO */</i></td></tr>
<tr><th id="520">520</th><td><b>enum</b> {</td></tr>
<tr><th id="521">521</th><td>	<dfn class="enum" id="GLB_GPIO_CLK_DEB_ENA" title='GLB_GPIO_CLK_DEB_ENA' data-ref="GLB_GPIO_CLK_DEB_ENA" data-ref-filename="GLB_GPIO_CLK_DEB_ENA">GLB_GPIO_CLK_DEB_ENA</dfn> = <var>1</var>&lt;&lt;<var>31</var>,	<i>/* Clock Debug Enable */</i></td></tr>
<tr><th id="522">522</th><td>	<dfn class="enum" id="GLB_GPIO_CLK_DBG_MSK" title='GLB_GPIO_CLK_DBG_MSK' data-ref="GLB_GPIO_CLK_DBG_MSK" data-ref-filename="GLB_GPIO_CLK_DBG_MSK">GLB_GPIO_CLK_DBG_MSK</dfn> = <var>0xf</var>&lt;&lt;<var>26</var>, <i>/* Clock Debug */</i></td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>	<dfn class="enum" id="GLB_GPIO_INT_RST_D3_DIS" title='GLB_GPIO_INT_RST_D3_DIS' data-ref="GLB_GPIO_INT_RST_D3_DIS" data-ref-filename="GLB_GPIO_INT_RST_D3_DIS">GLB_GPIO_INT_RST_D3_DIS</dfn> = <var>1</var>&lt;&lt;<var>15</var>, <i>/* Disable Internal Reset After D3 to D0 */</i></td></tr>
<tr><th id="525">525</th><td>	<dfn class="enum" id="GLB_GPIO_LED_PAD_SPEED_UP" title='GLB_GPIO_LED_PAD_SPEED_UP' data-ref="GLB_GPIO_LED_PAD_SPEED_UP" data-ref-filename="GLB_GPIO_LED_PAD_SPEED_UP">GLB_GPIO_LED_PAD_SPEED_UP</dfn> = <var>1</var>&lt;&lt;<var>14</var>, <i>/* LED PAD Speed Up */</i></td></tr>
<tr><th id="526">526</th><td>	<dfn class="enum" id="GLB_GPIO_STAT_RACE_DIS" title='GLB_GPIO_STAT_RACE_DIS' data-ref="GLB_GPIO_STAT_RACE_DIS" data-ref-filename="GLB_GPIO_STAT_RACE_DIS">GLB_GPIO_STAT_RACE_DIS</dfn>	= <var>1</var>&lt;&lt;<var>13</var>, <i>/* Status Race Disable */</i></td></tr>
<tr><th id="527">527</th><td>	<dfn class="enum" id="GLB_GPIO_TEST_SEL_MSK" title='GLB_GPIO_TEST_SEL_MSK' data-ref="GLB_GPIO_TEST_SEL_MSK" data-ref-filename="GLB_GPIO_TEST_SEL_MSK">GLB_GPIO_TEST_SEL_MSK</dfn>	= <var>3</var>&lt;&lt;<var>11</var>, <i>/* Testmode Select */</i></td></tr>
<tr><th id="528">528</th><td>	<dfn class="enum" id="GLB_GPIO_TEST_SEL_BASE" title='GLB_GPIO_TEST_SEL_BASE' data-ref="GLB_GPIO_TEST_SEL_BASE" data-ref-filename="GLB_GPIO_TEST_SEL_BASE">GLB_GPIO_TEST_SEL_BASE</dfn>	= <var>1</var>&lt;&lt;<var>11</var>,</td></tr>
<tr><th id="529">529</th><td>	<dfn class="enum" id="GLB_GPIO_RAND_ENA" title='GLB_GPIO_RAND_ENA' data-ref="GLB_GPIO_RAND_ENA" data-ref-filename="GLB_GPIO_RAND_ENA">GLB_GPIO_RAND_ENA</dfn>	= <var>1</var>&lt;&lt;<var>10</var>, <i>/* Random Enable */</i></td></tr>
<tr><th id="530">530</th><td>	<dfn class="enum" id="GLB_GPIO_RAND_BIT_1" title='GLB_GPIO_RAND_BIT_1' data-ref="GLB_GPIO_RAND_BIT_1" data-ref-filename="GLB_GPIO_RAND_BIT_1">GLB_GPIO_RAND_BIT_1</dfn>	= <var>1</var>&lt;&lt;<var>9</var>,  <i>/* Random Bit 1 */</i></td></tr>
<tr><th id="531">531</th><td>};</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td><i>/*	B2_MAC_CFG		 8 bit	MAC Configuration / Chip Revision */</i></td></tr>
<tr><th id="534">534</th><td><b>enum</b> {</td></tr>
<tr><th id="535">535</th><td>	<dfn class="enum" id="CFG_CHIP_R_MSK" title='CFG_CHIP_R_MSK' data-ref="CFG_CHIP_R_MSK" data-ref-filename="CFG_CHIP_R_MSK">CFG_CHIP_R_MSK</dfn>	  = <var>0xf</var>&lt;&lt;<var>4</var>,	<i>/* Bit 7.. 4: Chip Revision */</i></td></tr>
<tr><th id="536">536</th><td>					<i>/* Bit 3.. 2:	reserved */</i></td></tr>
<tr><th id="537">537</th><td>	<dfn class="enum" id="CFG_DIS_M2_CLK" title='CFG_DIS_M2_CLK' data-ref="CFG_DIS_M2_CLK" data-ref-filename="CFG_DIS_M2_CLK">CFG_DIS_M2_CLK</dfn>	  = <var>1</var>&lt;&lt;<var>1</var>,	<i>/* Disable Clock for 2nd MAC */</i></td></tr>
<tr><th id="538">538</th><td>	<dfn class="enum" id="CFG_SNG_MAC" title='CFG_SNG_MAC' data-ref="CFG_SNG_MAC" data-ref-filename="CFG_SNG_MAC">CFG_SNG_MAC</dfn>	  = <var>1</var>&lt;&lt;<var>0</var>,	<i>/* MAC Config: 0=2 MACs / 1=1 MAC*/</i></td></tr>
<tr><th id="539">539</th><td>};</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td><i>/*	B2_CHIP_ID		 8 bit 	Chip Identification Number */</i></td></tr>
<tr><th id="542">542</th><td><b>enum</b> {</td></tr>
<tr><th id="543">543</th><td>	<dfn class="enum" id="CHIP_ID_YUKON_XL" title='CHIP_ID_YUKON_XL' data-ref="CHIP_ID_YUKON_XL" data-ref-filename="CHIP_ID_YUKON_XL">CHIP_ID_YUKON_XL</dfn>   = <var>0xb3</var>, <i>/* YUKON-2 XL */</i></td></tr>
<tr><th id="544">544</th><td>	<dfn class="enum" id="CHIP_ID_YUKON_EC_U" title='CHIP_ID_YUKON_EC_U' data-ref="CHIP_ID_YUKON_EC_U" data-ref-filename="CHIP_ID_YUKON_EC_U">CHIP_ID_YUKON_EC_U</dfn> = <var>0xb4</var>, <i>/* YUKON-2 EC Ultra */</i></td></tr>
<tr><th id="545">545</th><td>	<dfn class="enum" id="CHIP_ID_YUKON_EX" title='CHIP_ID_YUKON_EX' data-ref="CHIP_ID_YUKON_EX" data-ref-filename="CHIP_ID_YUKON_EX">CHIP_ID_YUKON_EX</dfn>   = <var>0xb5</var>, <i>/* YUKON-2 Extreme */</i></td></tr>
<tr><th id="546">546</th><td>	<dfn class="enum" id="CHIP_ID_YUKON_EC" title='CHIP_ID_YUKON_EC' data-ref="CHIP_ID_YUKON_EC" data-ref-filename="CHIP_ID_YUKON_EC">CHIP_ID_YUKON_EC</dfn>   = <var>0xb6</var>, <i>/* YUKON-2 EC */</i></td></tr>
<tr><th id="547">547</th><td> 	<dfn class="enum" id="CHIP_ID_YUKON_FE" title='CHIP_ID_YUKON_FE' data-ref="CHIP_ID_YUKON_FE" data-ref-filename="CHIP_ID_YUKON_FE">CHIP_ID_YUKON_FE</dfn>   = <var>0xb7</var>, <i>/* YUKON-2 FE */</i></td></tr>
<tr><th id="548">548</th><td> 	<dfn class="enum" id="CHIP_ID_YUKON_FE_P" title='CHIP_ID_YUKON_FE_P' data-ref="CHIP_ID_YUKON_FE_P" data-ref-filename="CHIP_ID_YUKON_FE_P">CHIP_ID_YUKON_FE_P</dfn> = <var>0xb8</var>, <i>/* YUKON-2 FE+ */</i></td></tr>
<tr><th id="549">549</th><td>	<dfn class="enum" id="CHIP_ID_YUKON_SUPR" title='CHIP_ID_YUKON_SUPR' data-ref="CHIP_ID_YUKON_SUPR" data-ref-filename="CHIP_ID_YUKON_SUPR">CHIP_ID_YUKON_SUPR</dfn> = <var>0xb9</var>, <i>/* YUKON-2 Supreme */</i></td></tr>
<tr><th id="550">550</th><td>	<dfn class="enum" id="CHIP_ID_YUKON_UL_2" title='CHIP_ID_YUKON_UL_2' data-ref="CHIP_ID_YUKON_UL_2" data-ref-filename="CHIP_ID_YUKON_UL_2">CHIP_ID_YUKON_UL_2</dfn> = <var>0xba</var>, <i>/* YUKON-2 Ultra 2 */</i></td></tr>
<tr><th id="551">551</th><td>	<dfn class="enum" id="CHIP_ID_YUKON_OPT" title='CHIP_ID_YUKON_OPT' data-ref="CHIP_ID_YUKON_OPT" data-ref-filename="CHIP_ID_YUKON_OPT">CHIP_ID_YUKON_OPT</dfn>  = <var>0xbc</var>, <i>/* YUKON-2 Optima */</i></td></tr>
<tr><th id="552">552</th><td>	<dfn class="enum" id="CHIP_ID_YUKON_PRM" title='CHIP_ID_YUKON_PRM' data-ref="CHIP_ID_YUKON_PRM" data-ref-filename="CHIP_ID_YUKON_PRM">CHIP_ID_YUKON_PRM</dfn>  = <var>0xbd</var>, <i>/* YUKON-2 Optima Prime */</i></td></tr>
<tr><th id="553">553</th><td>	<dfn class="enum" id="CHIP_ID_YUKON_OP_2" title='CHIP_ID_YUKON_OP_2' data-ref="CHIP_ID_YUKON_OP_2" data-ref-filename="CHIP_ID_YUKON_OP_2">CHIP_ID_YUKON_OP_2</dfn> = <var>0xbe</var>, <i>/* YUKON-2 Optima 2 */</i></td></tr>
<tr><th id="554">554</th><td>};</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td><b>enum</b> <dfn class="type def" id="yukon_xl_rev" title='yukon_xl_rev' data-ref="yukon_xl_rev" data-ref-filename="yukon_xl_rev">yukon_xl_rev</dfn> {</td></tr>
<tr><th id="557">557</th><td>	<dfn class="enum" id="CHIP_REV_YU_XL_A0" title='CHIP_REV_YU_XL_A0' data-ref="CHIP_REV_YU_XL_A0" data-ref-filename="CHIP_REV_YU_XL_A0">CHIP_REV_YU_XL_A0</dfn>  = <var>0</var>,</td></tr>
<tr><th id="558">558</th><td>	<dfn class="enum" id="CHIP_REV_YU_XL_A1" title='CHIP_REV_YU_XL_A1' data-ref="CHIP_REV_YU_XL_A1" data-ref-filename="CHIP_REV_YU_XL_A1">CHIP_REV_YU_XL_A1</dfn>  = <var>1</var>,</td></tr>
<tr><th id="559">559</th><td>	<dfn class="enum" id="CHIP_REV_YU_XL_A2" title='CHIP_REV_YU_XL_A2' data-ref="CHIP_REV_YU_XL_A2" data-ref-filename="CHIP_REV_YU_XL_A2">CHIP_REV_YU_XL_A2</dfn>  = <var>2</var>,</td></tr>
<tr><th id="560">560</th><td>	<dfn class="enum" id="CHIP_REV_YU_XL_A3" title='CHIP_REV_YU_XL_A3' data-ref="CHIP_REV_YU_XL_A3" data-ref-filename="CHIP_REV_YU_XL_A3">CHIP_REV_YU_XL_A3</dfn>  = <var>3</var>,</td></tr>
<tr><th id="561">561</th><td>};</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td><b>enum</b> <dfn class="type def" id="yukon_ec_rev" title='yukon_ec_rev' data-ref="yukon_ec_rev" data-ref-filename="yukon_ec_rev">yukon_ec_rev</dfn> {</td></tr>
<tr><th id="564">564</th><td>	<dfn class="enum" id="CHIP_REV_YU_EC_A1" title='CHIP_REV_YU_EC_A1' data-ref="CHIP_REV_YU_EC_A1" data-ref-filename="CHIP_REV_YU_EC_A1">CHIP_REV_YU_EC_A1</dfn>    = <var>0</var>,  <i>/* Chip Rev. for Yukon-EC A1/A0 */</i></td></tr>
<tr><th id="565">565</th><td>	<dfn class="enum" id="CHIP_REV_YU_EC_A2" title='CHIP_REV_YU_EC_A2' data-ref="CHIP_REV_YU_EC_A2" data-ref-filename="CHIP_REV_YU_EC_A2">CHIP_REV_YU_EC_A2</dfn>    = <var>1</var>,  <i>/* Chip Rev. for Yukon-EC A2 */</i></td></tr>
<tr><th id="566">566</th><td>	<dfn class="enum" id="CHIP_REV_YU_EC_A3" title='CHIP_REV_YU_EC_A3' data-ref="CHIP_REV_YU_EC_A3" data-ref-filename="CHIP_REV_YU_EC_A3">CHIP_REV_YU_EC_A3</dfn>    = <var>2</var>,  <i>/* Chip Rev. for Yukon-EC A3 */</i></td></tr>
<tr><th id="567">567</th><td>};</td></tr>
<tr><th id="568">568</th><td><b>enum</b> <dfn class="type def" id="yukon_ec_u_rev" title='yukon_ec_u_rev' data-ref="yukon_ec_u_rev" data-ref-filename="yukon_ec_u_rev">yukon_ec_u_rev</dfn> {</td></tr>
<tr><th id="569">569</th><td>	<dfn class="enum" id="CHIP_REV_YU_EC_U_A0" title='CHIP_REV_YU_EC_U_A0' data-ref="CHIP_REV_YU_EC_U_A0" data-ref-filename="CHIP_REV_YU_EC_U_A0">CHIP_REV_YU_EC_U_A0</dfn>  = <var>1</var>,</td></tr>
<tr><th id="570">570</th><td>	<dfn class="enum" id="CHIP_REV_YU_EC_U_A1" title='CHIP_REV_YU_EC_U_A1' data-ref="CHIP_REV_YU_EC_U_A1" data-ref-filename="CHIP_REV_YU_EC_U_A1">CHIP_REV_YU_EC_U_A1</dfn>  = <var>2</var>,</td></tr>
<tr><th id="571">571</th><td>	<dfn class="enum" id="CHIP_REV_YU_EC_U_B0" title='CHIP_REV_YU_EC_U_B0' data-ref="CHIP_REV_YU_EC_U_B0" data-ref-filename="CHIP_REV_YU_EC_U_B0">CHIP_REV_YU_EC_U_B0</dfn>  = <var>3</var>,</td></tr>
<tr><th id="572">572</th><td>	<dfn class="enum" id="CHIP_REV_YU_EC_U_B1" title='CHIP_REV_YU_EC_U_B1' data-ref="CHIP_REV_YU_EC_U_B1" data-ref-filename="CHIP_REV_YU_EC_U_B1">CHIP_REV_YU_EC_U_B1</dfn>  = <var>5</var>,</td></tr>
<tr><th id="573">573</th><td>};</td></tr>
<tr><th id="574">574</th><td><b>enum</b> <dfn class="type def" id="yukon_fe_rev" title='yukon_fe_rev' data-ref="yukon_fe_rev" data-ref-filename="yukon_fe_rev">yukon_fe_rev</dfn> {</td></tr>
<tr><th id="575">575</th><td>	<dfn class="enum" id="CHIP_REV_YU_FE_A1" title='CHIP_REV_YU_FE_A1' data-ref="CHIP_REV_YU_FE_A1" data-ref-filename="CHIP_REV_YU_FE_A1">CHIP_REV_YU_FE_A1</dfn>    = <var>1</var>,</td></tr>
<tr><th id="576">576</th><td>	<dfn class="enum" id="CHIP_REV_YU_FE_A2" title='CHIP_REV_YU_FE_A2' data-ref="CHIP_REV_YU_FE_A2" data-ref-filename="CHIP_REV_YU_FE_A2">CHIP_REV_YU_FE_A2</dfn>    = <var>2</var>,</td></tr>
<tr><th id="577">577</th><td>};</td></tr>
<tr><th id="578">578</th><td><b>enum</b> <dfn class="type def" id="yukon_fe_p_rev" title='yukon_fe_p_rev' data-ref="yukon_fe_p_rev" data-ref-filename="yukon_fe_p_rev">yukon_fe_p_rev</dfn> {</td></tr>
<tr><th id="579">579</th><td>	<dfn class="enum" id="CHIP_REV_YU_FE2_A0" title='CHIP_REV_YU_FE2_A0' data-ref="CHIP_REV_YU_FE2_A0" data-ref-filename="CHIP_REV_YU_FE2_A0">CHIP_REV_YU_FE2_A0</dfn>   = <var>0</var>,</td></tr>
<tr><th id="580">580</th><td>};</td></tr>
<tr><th id="581">581</th><td><b>enum</b> <dfn class="type def" id="yukon_ex_rev" title='yukon_ex_rev' data-ref="yukon_ex_rev" data-ref-filename="yukon_ex_rev">yukon_ex_rev</dfn> {</td></tr>
<tr><th id="582">582</th><td>	<dfn class="enum" id="CHIP_REV_YU_EX_A0" title='CHIP_REV_YU_EX_A0' data-ref="CHIP_REV_YU_EX_A0" data-ref-filename="CHIP_REV_YU_EX_A0">CHIP_REV_YU_EX_A0</dfn>    = <var>1</var>,</td></tr>
<tr><th id="583">583</th><td>	<dfn class="enum" id="CHIP_REV_YU_EX_B0" title='CHIP_REV_YU_EX_B0' data-ref="CHIP_REV_YU_EX_B0" data-ref-filename="CHIP_REV_YU_EX_B0">CHIP_REV_YU_EX_B0</dfn>    = <var>2</var>,</td></tr>
<tr><th id="584">584</th><td>};</td></tr>
<tr><th id="585">585</th><td><b>enum</b> <dfn class="type def" id="yukon_supr_rev" title='yukon_supr_rev' data-ref="yukon_supr_rev" data-ref-filename="yukon_supr_rev">yukon_supr_rev</dfn> {</td></tr>
<tr><th id="586">586</th><td>	<dfn class="enum" id="CHIP_REV_YU_SU_A0" title='CHIP_REV_YU_SU_A0' data-ref="CHIP_REV_YU_SU_A0" data-ref-filename="CHIP_REV_YU_SU_A0">CHIP_REV_YU_SU_A0</dfn>    = <var>0</var>,</td></tr>
<tr><th id="587">587</th><td>	<dfn class="enum" id="CHIP_REV_YU_SU_B0" title='CHIP_REV_YU_SU_B0' data-ref="CHIP_REV_YU_SU_B0" data-ref-filename="CHIP_REV_YU_SU_B0">CHIP_REV_YU_SU_B0</dfn>    = <var>1</var>,</td></tr>
<tr><th id="588">588</th><td>	<dfn class="enum" id="CHIP_REV_YU_SU_B1" title='CHIP_REV_YU_SU_B1' data-ref="CHIP_REV_YU_SU_B1" data-ref-filename="CHIP_REV_YU_SU_B1">CHIP_REV_YU_SU_B1</dfn>    = <var>3</var>,</td></tr>
<tr><th id="589">589</th><td>};</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td><b>enum</b> <dfn class="type def" id="yukon_prm_rev" title='yukon_prm_rev' data-ref="yukon_prm_rev" data-ref-filename="yukon_prm_rev">yukon_prm_rev</dfn> {</td></tr>
<tr><th id="592">592</th><td>	<dfn class="enum" id="CHIP_REV_YU_PRM_Z1" title='CHIP_REV_YU_PRM_Z1' data-ref="CHIP_REV_YU_PRM_Z1" data-ref-filename="CHIP_REV_YU_PRM_Z1">CHIP_REV_YU_PRM_Z1</dfn>   = <var>1</var>,</td></tr>
<tr><th id="593">593</th><td>	<dfn class="enum" id="CHIP_REV_YU_PRM_A0" title='CHIP_REV_YU_PRM_A0' data-ref="CHIP_REV_YU_PRM_A0" data-ref-filename="CHIP_REV_YU_PRM_A0">CHIP_REV_YU_PRM_A0</dfn>   = <var>2</var>,</td></tr>
<tr><th id="594">594</th><td>};</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td><i>/*	B2_Y2_CLK_GATE	 8 bit	Clock Gating (Yukon-2 only) */</i></td></tr>
<tr><th id="597">597</th><td><b>enum</b> {</td></tr>
<tr><th id="598">598</th><td>	<dfn class="enum" id="Y2_STATUS_LNK2_INAC" title='Y2_STATUS_LNK2_INAC' data-ref="Y2_STATUS_LNK2_INAC" data-ref-filename="Y2_STATUS_LNK2_INAC">Y2_STATUS_LNK2_INAC</dfn>	= <var>1</var>&lt;&lt;<var>7</var>, <i>/* Status Link 2 inactive (0 = active) */</i></td></tr>
<tr><th id="599">599</th><td>	<dfn class="enum" id="Y2_CLK_GAT_LNK2_DIS" title='Y2_CLK_GAT_LNK2_DIS' data-ref="Y2_CLK_GAT_LNK2_DIS" data-ref-filename="Y2_CLK_GAT_LNK2_DIS">Y2_CLK_GAT_LNK2_DIS</dfn>	= <var>1</var>&lt;&lt;<var>6</var>, <i>/* Disable clock gating Link 2 */</i></td></tr>
<tr><th id="600">600</th><td>	<dfn class="enum" id="Y2_COR_CLK_LNK2_DIS" title='Y2_COR_CLK_LNK2_DIS' data-ref="Y2_COR_CLK_LNK2_DIS" data-ref-filename="Y2_COR_CLK_LNK2_DIS">Y2_COR_CLK_LNK2_DIS</dfn>	= <var>1</var>&lt;&lt;<var>5</var>, <i>/* Disable Core clock Link 2 */</i></td></tr>
<tr><th id="601">601</th><td>	<dfn class="enum" id="Y2_PCI_CLK_LNK2_DIS" title='Y2_PCI_CLK_LNK2_DIS' data-ref="Y2_PCI_CLK_LNK2_DIS" data-ref-filename="Y2_PCI_CLK_LNK2_DIS">Y2_PCI_CLK_LNK2_DIS</dfn>	= <var>1</var>&lt;&lt;<var>4</var>, <i>/* Disable PCI clock Link 2 */</i></td></tr>
<tr><th id="602">602</th><td>	<dfn class="enum" id="Y2_STATUS_LNK1_INAC" title='Y2_STATUS_LNK1_INAC' data-ref="Y2_STATUS_LNK1_INAC" data-ref-filename="Y2_STATUS_LNK1_INAC">Y2_STATUS_LNK1_INAC</dfn>	= <var>1</var>&lt;&lt;<var>3</var>, <i>/* Status Link 1 inactive (0 = active) */</i></td></tr>
<tr><th id="603">603</th><td>	<dfn class="enum" id="Y2_CLK_GAT_LNK1_DIS" title='Y2_CLK_GAT_LNK1_DIS' data-ref="Y2_CLK_GAT_LNK1_DIS" data-ref-filename="Y2_CLK_GAT_LNK1_DIS">Y2_CLK_GAT_LNK1_DIS</dfn>	= <var>1</var>&lt;&lt;<var>2</var>, <i>/* Disable clock gating Link 1 */</i></td></tr>
<tr><th id="604">604</th><td>	<dfn class="enum" id="Y2_COR_CLK_LNK1_DIS" title='Y2_COR_CLK_LNK1_DIS' data-ref="Y2_COR_CLK_LNK1_DIS" data-ref-filename="Y2_COR_CLK_LNK1_DIS">Y2_COR_CLK_LNK1_DIS</dfn>	= <var>1</var>&lt;&lt;<var>1</var>, <i>/* Disable Core clock Link 1 */</i></td></tr>
<tr><th id="605">605</th><td>	<dfn class="enum" id="Y2_PCI_CLK_LNK1_DIS" title='Y2_PCI_CLK_LNK1_DIS' data-ref="Y2_PCI_CLK_LNK1_DIS" data-ref-filename="Y2_PCI_CLK_LNK1_DIS">Y2_PCI_CLK_LNK1_DIS</dfn>	= <var>1</var>&lt;&lt;<var>0</var>, <i>/* Disable PCI clock Link 1 */</i></td></tr>
<tr><th id="606">606</th><td>};</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td><i>/*	B2_Y2_HW_RES	8 bit	HW Resources (Yukon-2 only) */</i></td></tr>
<tr><th id="609">609</th><td><b>enum</b> {</td></tr>
<tr><th id="610">610</th><td>	<dfn class="enum" id="CFG_LED_MODE_MSK" title='CFG_LED_MODE_MSK' data-ref="CFG_LED_MODE_MSK" data-ref-filename="CFG_LED_MODE_MSK">CFG_LED_MODE_MSK</dfn>	= <var>7</var>&lt;&lt;<var>2</var>,	<i>/* Bit  4.. 2:	LED Mode Mask */</i></td></tr>
<tr><th id="611">611</th><td>	<dfn class="enum" id="CFG_LINK_2_AVAIL" title='CFG_LINK_2_AVAIL' data-ref="CFG_LINK_2_AVAIL" data-ref-filename="CFG_LINK_2_AVAIL">CFG_LINK_2_AVAIL</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,	<i>/* Link 2 available */</i></td></tr>
<tr><th id="612">612</th><td>	<dfn class="enum" id="CFG_LINK_1_AVAIL" title='CFG_LINK_1_AVAIL' data-ref="CFG_LINK_1_AVAIL" data-ref-filename="CFG_LINK_1_AVAIL">CFG_LINK_1_AVAIL</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,	<i>/* Link 1 available */</i></td></tr>
<tr><th id="613">613</th><td>};</td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/CFG_LED_MODE" data-ref="_M/CFG_LED_MODE">CFG_LED_MODE</dfn>(x)		(((x) &amp; CFG_LED_MODE_MSK) &gt;&gt; 2)</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/CFG_DUAL_MAC_MSK" data-ref="_M/CFG_DUAL_MAC_MSK">CFG_DUAL_MAC_MSK</dfn>	(CFG_LINK_2_AVAIL | CFG_LINK_1_AVAIL)</u></td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td><i>/* B2_Y2_CLK_CTRL	32 bit	Clock Frequency Control Register (Yukon-2/EC) */</i></td></tr>
<tr><th id="619">619</th><td><b>enum</b> {</td></tr>
<tr><th id="620">620</th><td>	<dfn class="enum" id="Y2_CLK_DIV_VAL_MSK" title='Y2_CLK_DIV_VAL_MSK' data-ref="Y2_CLK_DIV_VAL_MSK" data-ref-filename="Y2_CLK_DIV_VAL_MSK">Y2_CLK_DIV_VAL_MSK</dfn>	= <var>0xff</var>&lt;&lt;<var>16</var>,<i>/* Bit 23..16: Clock Divisor Value */</i></td></tr>
<tr><th id="621">621</th><td><u>#define	<dfn class="macro" id="_M/Y2_CLK_DIV_VAL" data-ref="_M/Y2_CLK_DIV_VAL">Y2_CLK_DIV_VAL</dfn>(x)	(((x)&lt;&lt;16) &amp; Y2_CLK_DIV_VAL_MSK)</u></td></tr>
<tr><th id="622">622</th><td>	<dfn class="enum" id="Y2_CLK_DIV_VAL2_MSK" title='Y2_CLK_DIV_VAL2_MSK' data-ref="Y2_CLK_DIV_VAL2_MSK" data-ref-filename="Y2_CLK_DIV_VAL2_MSK">Y2_CLK_DIV_VAL2_MSK</dfn>	= <var>7</var>&lt;&lt;<var>21</var>,   <i>/* Bit 23..21: Clock Divisor Value */</i></td></tr>
<tr><th id="623">623</th><td>	<dfn class="enum" id="Y2_CLK_SELECT2_MSK" title='Y2_CLK_SELECT2_MSK' data-ref="Y2_CLK_SELECT2_MSK" data-ref-filename="Y2_CLK_SELECT2_MSK">Y2_CLK_SELECT2_MSK</dfn>	= <var>0x1f</var>&lt;&lt;<var>16</var>,<i>/* Bit 20..16: Clock Select */</i></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/Y2_CLK_DIV_VAL_2" data-ref="_M/Y2_CLK_DIV_VAL_2">Y2_CLK_DIV_VAL_2</dfn>(x)	(((x)&lt;&lt;21) &amp; Y2_CLK_DIV_VAL2_MSK)</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/Y2_CLK_SEL_VAL_2" data-ref="_M/Y2_CLK_SEL_VAL_2">Y2_CLK_SEL_VAL_2</dfn>(x)	(((x)&lt;&lt;16) &amp; Y2_CLK_SELECT2_MSK)</u></td></tr>
<tr><th id="626">626</th><td>	<dfn class="enum" id="Y2_CLK_DIV_ENA" title='Y2_CLK_DIV_ENA' data-ref="Y2_CLK_DIV_ENA" data-ref-filename="Y2_CLK_DIV_ENA">Y2_CLK_DIV_ENA</dfn>		= <var>1</var>&lt;&lt;<var>1</var>, <i>/* Enable  Core Clock Division */</i></td></tr>
<tr><th id="627">627</th><td>	<dfn class="enum" id="Y2_CLK_DIV_DIS" title='Y2_CLK_DIV_DIS' data-ref="Y2_CLK_DIV_DIS" data-ref-filename="Y2_CLK_DIV_DIS">Y2_CLK_DIV_DIS</dfn>		= <var>1</var>&lt;&lt;<var>0</var>,	<i>/* Disable Core Clock Division */</i></td></tr>
<tr><th id="628">628</th><td>};</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td><i>/*	B2_TI_CTRL		 8 bit	Timer control */</i></td></tr>
<tr><th id="631">631</th><td><i>/*	B2_IRQM_CTRL	 8 bit	IRQ Moderation Timer Control */</i></td></tr>
<tr><th id="632">632</th><td><b>enum</b> {</td></tr>
<tr><th id="633">633</th><td>	<dfn class="enum" id="TIM_START" title='TIM_START' data-ref="TIM_START" data-ref-filename="TIM_START">TIM_START</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,	<i>/* Start Timer */</i></td></tr>
<tr><th id="634">634</th><td>	<dfn class="enum" id="TIM_STOP" title='TIM_STOP' data-ref="TIM_STOP" data-ref-filename="TIM_STOP">TIM_STOP</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,	<i>/* Stop  Timer */</i></td></tr>
<tr><th id="635">635</th><td>	<dfn class="enum" id="TIM_CLR_IRQ" title='TIM_CLR_IRQ' data-ref="TIM_CLR_IRQ" data-ref-filename="TIM_CLR_IRQ">TIM_CLR_IRQ</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,	<i>/* Clear Timer IRQ (!IRQM) */</i></td></tr>
<tr><th id="636">636</th><td>};</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td><i>/*	B2_TI_TEST		 8 Bit	Timer Test */</i></td></tr>
<tr><th id="639">639</th><td><i>/*	B2_IRQM_TEST	 8 bit	IRQ Moderation Timer Test */</i></td></tr>
<tr><th id="640">640</th><td><i>/*	B28_DPT_TST		 8 bit	Descriptor Poll Timer Test Reg */</i></td></tr>
<tr><th id="641">641</th><td><b>enum</b> {</td></tr>
<tr><th id="642">642</th><td>	<dfn class="enum" id="TIM_T_ON" title='TIM_T_ON' data-ref="TIM_T_ON" data-ref-filename="TIM_T_ON">TIM_T_ON</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,	<i>/* Test mode on */</i></td></tr>
<tr><th id="643">643</th><td>	<dfn class="enum" id="TIM_T_OFF" title='TIM_T_OFF' data-ref="TIM_T_OFF" data-ref-filename="TIM_T_OFF">TIM_T_OFF</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,	<i>/* Test mode off */</i></td></tr>
<tr><th id="644">644</th><td>	<dfn class="enum" id="TIM_T_STEP" title='TIM_T_STEP' data-ref="TIM_T_STEP" data-ref-filename="TIM_T_STEP">TIM_T_STEP</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,	<i>/* Test step */</i></td></tr>
<tr><th id="645">645</th><td>};</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td><i>/*	Y2_PEX_PHY_ADDR/DATA		PEX PHY address and data reg  (Yukon-2 only) */</i></td></tr>
<tr><th id="648">648</th><td><b>enum</b> {</td></tr>
<tr><th id="649">649</th><td>	<dfn class="enum" id="PEX_RD_ACCESS" title='PEX_RD_ACCESS' data-ref="PEX_RD_ACCESS" data-ref-filename="PEX_RD_ACCESS">PEX_RD_ACCESS</dfn>	= <var>1</var>&lt;&lt;<var>31</var>, <i>/* Access Mode Read = 1, Write = 0 */</i></td></tr>
<tr><th id="650">650</th><td>	<dfn class="enum" id="PEX_DB_ACCESS" title='PEX_DB_ACCESS' data-ref="PEX_DB_ACCESS" data-ref-filename="PEX_DB_ACCESS">PEX_DB_ACCESS</dfn>	= <var>1</var>&lt;&lt;<var>30</var>, <i>/* Access to debug register */</i></td></tr>
<tr><th id="651">651</th><td>};</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td><i>/*	B3_RAM_ADDR		32 bit	RAM Address, to read or write */</i></td></tr>
<tr><th id="654">654</th><td>					<i>/* Bit 31..19:	reserved */</i></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/RAM_ADR_RAN" data-ref="_M/RAM_ADR_RAN">RAM_ADR_RAN</dfn>	0x0007ffffL	/* Bit 18.. 0:	RAM Address Range */</u></td></tr>
<tr><th id="656">656</th><td><i>/* RAM Interface Registers */</i></td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td><i>/*	B3_RI_CTRL		16 bit	RAM Interface Control Register */</i></td></tr>
<tr><th id="659">659</th><td><b>enum</b> {</td></tr>
<tr><th id="660">660</th><td>	<dfn class="enum" id="RI_CLR_RD_PERR" title='RI_CLR_RD_PERR' data-ref="RI_CLR_RD_PERR" data-ref-filename="RI_CLR_RD_PERR">RI_CLR_RD_PERR</dfn>	= <var>1</var>&lt;&lt;<var>9</var>,	<i>/* Clear IRQ RAM Read Parity Err */</i></td></tr>
<tr><th id="661">661</th><td>	<dfn class="enum" id="RI_CLR_WR_PERR" title='RI_CLR_WR_PERR' data-ref="RI_CLR_WR_PERR" data-ref-filename="RI_CLR_WR_PERR">RI_CLR_WR_PERR</dfn>	= <var>1</var>&lt;&lt;<var>8</var>,	<i>/* Clear IRQ RAM Write Parity Err*/</i></td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>	<dfn class="enum" id="RI_RST_CLR" title='RI_RST_CLR' data-ref="RI_RST_CLR" data-ref-filename="RI_RST_CLR">RI_RST_CLR</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,	<i>/* Clear RAM Interface Reset */</i></td></tr>
<tr><th id="664">664</th><td>	<dfn class="enum" id="RI_RST_SET" title='RI_RST_SET' data-ref="RI_RST_SET" data-ref-filename="RI_RST_SET">RI_RST_SET</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,	<i>/* Set   RAM Interface Reset */</i></td></tr>
<tr><th id="665">665</th><td>};</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/SK_RI_TO_53" data-ref="_M/SK_RI_TO_53">SK_RI_TO_53</dfn>	36		/* RAM interface timeout */</u></td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td><i>/* Port related registers FIFO, and Arbiter */</i></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/SK_REG" data-ref="_M/SK_REG">SK_REG</dfn>(port,reg)	(((port)&lt;&lt;7)+(reg))</u></td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td><i>/* Transmit Arbiter Registers MAC 1 and 2, use SK_REG() to access */</i></td></tr>
<tr><th id="674">674</th><td><i>/*	TXA_ITI_INI		32 bit	Tx Arb Interval Timer Init Val */</i></td></tr>
<tr><th id="675">675</th><td><i>/*	TXA_ITI_VAL		32 bit	Tx Arb Interval Timer Value */</i></td></tr>
<tr><th id="676">676</th><td><i>/*	TXA_LIM_INI		32 bit	Tx Arb Limit Counter Init Val */</i></td></tr>
<tr><th id="677">677</th><td><i>/*	TXA_LIM_VAL		32 bit	Tx Arb Limit Counter Value */</i></td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/TXA_MAX_VAL" data-ref="_M/TXA_MAX_VAL">TXA_MAX_VAL</dfn>	0x00ffffffUL	/* Bit 23.. 0:	Max TXA Timer/Cnt Val */</u></td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td><i>/*	TXA_CTRL		 8 bit	Tx Arbiter Control Register */</i></td></tr>
<tr><th id="682">682</th><td><b>enum</b> {</td></tr>
<tr><th id="683">683</th><td>	<dfn class="enum" id="TXA_ENA_FSYNC" title='TXA_ENA_FSYNC' data-ref="TXA_ENA_FSYNC" data-ref-filename="TXA_ENA_FSYNC">TXA_ENA_FSYNC</dfn>	= <var>1</var>&lt;&lt;<var>7</var>,	<i>/* Enable  force of sync Tx queue */</i></td></tr>
<tr><th id="684">684</th><td>	<dfn class="enum" id="TXA_DIS_FSYNC" title='TXA_DIS_FSYNC' data-ref="TXA_DIS_FSYNC" data-ref-filename="TXA_DIS_FSYNC">TXA_DIS_FSYNC</dfn>	= <var>1</var>&lt;&lt;<var>6</var>,	<i>/* Disable force of sync Tx queue */</i></td></tr>
<tr><th id="685">685</th><td>	<dfn class="enum" id="TXA_ENA_ALLOC" title='TXA_ENA_ALLOC' data-ref="TXA_ENA_ALLOC" data-ref-filename="TXA_ENA_ALLOC">TXA_ENA_ALLOC</dfn>	= <var>1</var>&lt;&lt;<var>5</var>,	<i>/* Enable  alloc of free bandwidth */</i></td></tr>
<tr><th id="686">686</th><td>	<dfn class="enum" id="TXA_DIS_ALLOC" title='TXA_DIS_ALLOC' data-ref="TXA_DIS_ALLOC" data-ref-filename="TXA_DIS_ALLOC">TXA_DIS_ALLOC</dfn>	= <var>1</var>&lt;&lt;<var>4</var>,	<i>/* Disable alloc of free bandwidth */</i></td></tr>
<tr><th id="687">687</th><td>	<dfn class="enum" id="TXA_START_RC" title='TXA_START_RC' data-ref="TXA_START_RC" data-ref-filename="TXA_START_RC">TXA_START_RC</dfn>	= <var>1</var>&lt;&lt;<var>3</var>,	<i>/* Start sync Rate Control */</i></td></tr>
<tr><th id="688">688</th><td>	<dfn class="enum" id="TXA_STOP_RC" title='TXA_STOP_RC' data-ref="TXA_STOP_RC" data-ref-filename="TXA_STOP_RC">TXA_STOP_RC</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,	<i>/* Stop  sync Rate Control */</i></td></tr>
<tr><th id="689">689</th><td>	<dfn class="enum" id="TXA_ENA_ARB" title='TXA_ENA_ARB' data-ref="TXA_ENA_ARB" data-ref-filename="TXA_ENA_ARB">TXA_ENA_ARB</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,	<i>/* Enable  Tx Arbiter */</i></td></tr>
<tr><th id="690">690</th><td>	<dfn class="enum" id="TXA_DIS_ARB" title='TXA_DIS_ARB' data-ref="TXA_DIS_ARB" data-ref-filename="TXA_DIS_ARB">TXA_DIS_ARB</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,	<i>/* Disable Tx Arbiter */</i></td></tr>
<tr><th id="691">691</th><td>};</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td><i>/*</i></td></tr>
<tr><th id="694">694</th><td><i> *	Bank 4 - 5</i></td></tr>
<tr><th id="695">695</th><td><i> */</i></td></tr>
<tr><th id="696">696</th><td><i>/* Transmit Arbiter Registers MAC 1 and 2, use SK_REG() to access */</i></td></tr>
<tr><th id="697">697</th><td><b>enum</b> {</td></tr>
<tr><th id="698">698</th><td>	<dfn class="enum" id="TXA_ITI_INI" title='TXA_ITI_INI' data-ref="TXA_ITI_INI" data-ref-filename="TXA_ITI_INI">TXA_ITI_INI</dfn>	= <var>0x0200</var>,<i>/* 32 bit	Tx Arb Interval Timer Init Val*/</i></td></tr>
<tr><th id="699">699</th><td>	<dfn class="enum" id="TXA_ITI_VAL" title='TXA_ITI_VAL' data-ref="TXA_ITI_VAL" data-ref-filename="TXA_ITI_VAL">TXA_ITI_VAL</dfn>	= <var>0x0204</var>,<i>/* 32 bit	Tx Arb Interval Timer Value */</i></td></tr>
<tr><th id="700">700</th><td>	<dfn class="enum" id="TXA_LIM_INI" title='TXA_LIM_INI' data-ref="TXA_LIM_INI" data-ref-filename="TXA_LIM_INI">TXA_LIM_INI</dfn>	= <var>0x0208</var>,<i>/* 32 bit	Tx Arb Limit Counter Init Val */</i></td></tr>
<tr><th id="701">701</th><td>	<dfn class="enum" id="TXA_LIM_VAL" title='TXA_LIM_VAL' data-ref="TXA_LIM_VAL" data-ref-filename="TXA_LIM_VAL">TXA_LIM_VAL</dfn>	= <var>0x020c</var>,<i>/* 32 bit	Tx Arb Limit Counter Value */</i></td></tr>
<tr><th id="702">702</th><td>	<dfn class="enum" id="TXA_CTRL" title='TXA_CTRL' data-ref="TXA_CTRL" data-ref-filename="TXA_CTRL">TXA_CTRL</dfn>	= <var>0x0210</var>,<i>/*  8 bit	Tx Arbiter Control Register */</i></td></tr>
<tr><th id="703">703</th><td>	<dfn class="enum" id="TXA_TEST" title='TXA_TEST' data-ref="TXA_TEST" data-ref-filename="TXA_TEST">TXA_TEST</dfn>	= <var>0x0211</var>,<i>/*  8 bit	Tx Arbiter Test Register */</i></td></tr>
<tr><th id="704">704</th><td>	<dfn class="enum" id="TXA_STAT" title='TXA_STAT' data-ref="TXA_STAT" data-ref-filename="TXA_STAT">TXA_STAT</dfn>	= <var>0x0212</var>,<i>/*  8 bit	Tx Arbiter Status Register */</i></td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>	<dfn class="enum" id="RSS_KEY" title='RSS_KEY' data-ref="RSS_KEY" data-ref-filename="RSS_KEY">RSS_KEY</dfn>		= <var>0x0220</var>, <i>/* RSS Key setup */</i></td></tr>
<tr><th id="707">707</th><td>	<dfn class="enum" id="RSS_CFG" title='RSS_CFG' data-ref="RSS_CFG" data-ref-filename="RSS_CFG">RSS_CFG</dfn>		= <var>0x0248</var>, <i>/* RSS Configuration */</i></td></tr>
<tr><th id="708">708</th><td>};</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td><b>enum</b> {</td></tr>
<tr><th id="711">711</th><td>	<dfn class="enum" id="HASH_TCP_IPV6_EX_CTRL" title='HASH_TCP_IPV6_EX_CTRL' data-ref="HASH_TCP_IPV6_EX_CTRL" data-ref-filename="HASH_TCP_IPV6_EX_CTRL">HASH_TCP_IPV6_EX_CTRL</dfn>	= <var>1</var>&lt;&lt;<var>5</var>,</td></tr>
<tr><th id="712">712</th><td>	<dfn class="enum" id="HASH_IPV6_EX_CTRL" title='HASH_IPV6_EX_CTRL' data-ref="HASH_IPV6_EX_CTRL" data-ref-filename="HASH_IPV6_EX_CTRL">HASH_IPV6_EX_CTRL</dfn>	= <var>1</var>&lt;&lt;<var>4</var>,</td></tr>
<tr><th id="713">713</th><td>	<dfn class="enum" id="HASH_TCP_IPV6_CTRL" title='HASH_TCP_IPV6_CTRL' data-ref="HASH_TCP_IPV6_CTRL" data-ref-filename="HASH_TCP_IPV6_CTRL">HASH_TCP_IPV6_CTRL</dfn>	= <var>1</var>&lt;&lt;<var>3</var>,</td></tr>
<tr><th id="714">714</th><td>	<dfn class="enum" id="HASH_IPV6_CTRL" title='HASH_IPV6_CTRL' data-ref="HASH_IPV6_CTRL" data-ref-filename="HASH_IPV6_CTRL">HASH_IPV6_CTRL</dfn>		= <var>1</var>&lt;&lt;<var>2</var>,</td></tr>
<tr><th id="715">715</th><td>	<dfn class="enum" id="HASH_TCP_IPV4_CTRL" title='HASH_TCP_IPV4_CTRL' data-ref="HASH_TCP_IPV4_CTRL" data-ref-filename="HASH_TCP_IPV4_CTRL">HASH_TCP_IPV4_CTRL</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,</td></tr>
<tr><th id="716">716</th><td>	<dfn class="enum" id="HASH_IPV4_CTRL" title='HASH_IPV4_CTRL' data-ref="HASH_IPV4_CTRL" data-ref-filename="HASH_IPV4_CTRL">HASH_IPV4_CTRL</dfn>		= <var>1</var>&lt;&lt;<var>0</var>,</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>	<dfn class="enum" id="HASH_ALL" title='HASH_ALL' data-ref="HASH_ALL" data-ref-filename="HASH_ALL">HASH_ALL</dfn>		= <var>0x3f</var>,</td></tr>
<tr><th id="719">719</th><td>};</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td><b>enum</b> {</td></tr>
<tr><th id="722">722</th><td>	<dfn class="enum" id="B6_EXT_REG" title='B6_EXT_REG' data-ref="B6_EXT_REG" data-ref-filename="B6_EXT_REG">B6_EXT_REG</dfn>	= <var>0x0300</var>,<i>/* External registers (GENESIS only) */</i></td></tr>
<tr><th id="723">723</th><td>	<dfn class="enum" id="B7_CFG_SPC" title='B7_CFG_SPC' data-ref="B7_CFG_SPC" data-ref-filename="B7_CFG_SPC">B7_CFG_SPC</dfn>	= <var>0x0380</var>,<i>/* copy of the Configuration register */</i></td></tr>
<tr><th id="724">724</th><td>	<dfn class="enum" id="B8_RQ1_REGS" title='B8_RQ1_REGS' data-ref="B8_RQ1_REGS" data-ref-filename="B8_RQ1_REGS">B8_RQ1_REGS</dfn>	= <var>0x0400</var>,<i>/* Receive Queue 1 */</i></td></tr>
<tr><th id="725">725</th><td>	<dfn class="enum" id="B8_RQ2_REGS" title='B8_RQ2_REGS' data-ref="B8_RQ2_REGS" data-ref-filename="B8_RQ2_REGS">B8_RQ2_REGS</dfn>	= <var>0x0480</var>,<i>/* Receive Queue 2 */</i></td></tr>
<tr><th id="726">726</th><td>	<dfn class="enum" id="B8_TS1_REGS" title='B8_TS1_REGS' data-ref="B8_TS1_REGS" data-ref-filename="B8_TS1_REGS">B8_TS1_REGS</dfn>	= <var>0x0600</var>,<i>/* Transmit sync queue 1 */</i></td></tr>
<tr><th id="727">727</th><td>	<dfn class="enum" id="B8_TA1_REGS" title='B8_TA1_REGS' data-ref="B8_TA1_REGS" data-ref-filename="B8_TA1_REGS">B8_TA1_REGS</dfn>	= <var>0x0680</var>,<i>/* Transmit async queue 1 */</i></td></tr>
<tr><th id="728">728</th><td>	<dfn class="enum" id="B8_TS2_REGS" title='B8_TS2_REGS' data-ref="B8_TS2_REGS" data-ref-filename="B8_TS2_REGS">B8_TS2_REGS</dfn>	= <var>0x0700</var>,<i>/* Transmit sync queue 2 */</i></td></tr>
<tr><th id="729">729</th><td>	<dfn class="enum" id="B8_TA2_REGS" title='B8_TA2_REGS' data-ref="B8_TA2_REGS" data-ref-filename="B8_TA2_REGS">B8_TA2_REGS</dfn>	= <var>0x0780</var>,<i>/* Transmit sync queue 2 */</i></td></tr>
<tr><th id="730">730</th><td>	<dfn class="enum" id="B16_RAM_REGS" title='B16_RAM_REGS' data-ref="B16_RAM_REGS" data-ref-filename="B16_RAM_REGS">B16_RAM_REGS</dfn>	= <var>0x0800</var>,<i>/* RAM Buffer Registers */</i></td></tr>
<tr><th id="731">731</th><td>};</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td><i>/* Queue Register Offsets, use Q_ADDR() to access */</i></td></tr>
<tr><th id="734">734</th><td><b>enum</b> {</td></tr>
<tr><th id="735">735</th><td>	<dfn class="enum" id="B8_Q_REGS" title='B8_Q_REGS' data-ref="B8_Q_REGS" data-ref-filename="B8_Q_REGS">B8_Q_REGS</dfn> = <var>0x0400</var>, <i>/* base of Queue registers */</i></td></tr>
<tr><th id="736">736</th><td>	<dfn class="enum" id="Q_D" title='Q_D' data-ref="Q_D" data-ref-filename="Q_D">Q_D</dfn>	= <var>0x00</var>,	<i>/* 8*32	bit	Current Descriptor */</i></td></tr>
<tr><th id="737">737</th><td>	<dfn class="enum" id="Q_VLAN" title='Q_VLAN' data-ref="Q_VLAN" data-ref-filename="Q_VLAN">Q_VLAN</dfn>  = <var>0x20</var>, <i>/* 16 bit	Current VLAN Tag */</i></td></tr>
<tr><th id="738">738</th><td>	<dfn class="enum" id="Q_DONE" title='Q_DONE' data-ref="Q_DONE" data-ref-filename="Q_DONE">Q_DONE</dfn>	= <var>0x24</var>,	<i>/* 16 bit	Done Index */</i></td></tr>
<tr><th id="739">739</th><td>	<dfn class="enum" id="Q_AC_L" title='Q_AC_L' data-ref="Q_AC_L" data-ref-filename="Q_AC_L">Q_AC_L</dfn>	= <var>0x28</var>,	<i>/* 32 bit	Current Address Counter Low dWord */</i></td></tr>
<tr><th id="740">740</th><td>	<dfn class="enum" id="Q_AC_H" title='Q_AC_H' data-ref="Q_AC_H" data-ref-filename="Q_AC_H">Q_AC_H</dfn>	= <var>0x2c</var>,	<i>/* 32 bit	Current Address Counter High dWord */</i></td></tr>
<tr><th id="741">741</th><td>	<dfn class="enum" id="Q_BC" title='Q_BC' data-ref="Q_BC" data-ref-filename="Q_BC">Q_BC</dfn>	= <var>0x30</var>,	<i>/* 32 bit	Current Byte Counter */</i></td></tr>
<tr><th id="742">742</th><td>	<dfn class="enum" id="Q_CSR" title='Q_CSR' data-ref="Q_CSR" data-ref-filename="Q_CSR">Q_CSR</dfn>	= <var>0x34</var>,	<i>/* 32 bit	BMU Control/Status Register */</i></td></tr>
<tr><th id="743">743</th><td>	<dfn class="enum" id="Q_TEST" title='Q_TEST' data-ref="Q_TEST" data-ref-filename="Q_TEST">Q_TEST</dfn>	= <var>0x38</var>,	<i>/* 32 bit	Test/Control Register */</i></td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td><i>/* Yukon-2 */</i></td></tr>
<tr><th id="746">746</th><td>	<dfn class="enum" id="Q_WM" title='Q_WM' data-ref="Q_WM" data-ref-filename="Q_WM">Q_WM</dfn>	= <var>0x40</var>,	<i>/* 16 bit	FIFO Watermark */</i></td></tr>
<tr><th id="747">747</th><td>	<dfn class="enum" id="Q_AL" title='Q_AL' data-ref="Q_AL" data-ref-filename="Q_AL">Q_AL</dfn>	= <var>0x42</var>,	<i>/*  8 bit	FIFO Alignment */</i></td></tr>
<tr><th id="748">748</th><td>	<dfn class="enum" id="Q_RSP" title='Q_RSP' data-ref="Q_RSP" data-ref-filename="Q_RSP">Q_RSP</dfn>	= <var>0x44</var>,	<i>/* 16 bit	FIFO Read Shadow Pointer */</i></td></tr>
<tr><th id="749">749</th><td>	<dfn class="enum" id="Q_RSL" title='Q_RSL' data-ref="Q_RSL" data-ref-filename="Q_RSL">Q_RSL</dfn>	= <var>0x46</var>,	<i>/*  8 bit	FIFO Read Shadow Level */</i></td></tr>
<tr><th id="750">750</th><td>	<dfn class="enum" id="Q_RP" title='Q_RP' data-ref="Q_RP" data-ref-filename="Q_RP">Q_RP</dfn>	= <var>0x48</var>,	<i>/*  8 bit	FIFO Read Pointer */</i></td></tr>
<tr><th id="751">751</th><td>	<dfn class="enum" id="Q_RL" title='Q_RL' data-ref="Q_RL" data-ref-filename="Q_RL">Q_RL</dfn>	= <var>0x4a</var>,	<i>/*  8 bit	FIFO Read Level */</i></td></tr>
<tr><th id="752">752</th><td>	<dfn class="enum" id="Q_WP" title='Q_WP' data-ref="Q_WP" data-ref-filename="Q_WP">Q_WP</dfn>	= <var>0x4c</var>,	<i>/*  8 bit	FIFO Write Pointer */</i></td></tr>
<tr><th id="753">753</th><td>	<dfn class="enum" id="Q_WSP" title='Q_WSP' data-ref="Q_WSP" data-ref-filename="Q_WSP">Q_WSP</dfn>	= <var>0x4d</var>,	<i>/*  8 bit	FIFO Write Shadow Pointer */</i></td></tr>
<tr><th id="754">754</th><td>	<dfn class="enum" id="Q_WL" title='Q_WL' data-ref="Q_WL" data-ref-filename="Q_WL">Q_WL</dfn>	= <var>0x4e</var>,	<i>/*  8 bit	FIFO Write Level */</i></td></tr>
<tr><th id="755">755</th><td>	<dfn class="enum" id="Q_WSL" title='Q_WSL' data-ref="Q_WSL" data-ref-filename="Q_WSL">Q_WSL</dfn>	= <var>0x4f</var>,	<i>/*  8 bit	FIFO Write Shadow Level */</i></td></tr>
<tr><th id="756">756</th><td>};</td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/Q_ADDR" data-ref="_M/Q_ADDR">Q_ADDR</dfn>(reg, offs) (B8_Q_REGS + (reg) + (offs))</u></td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td><i>/*	Q_TEST				32 bit	Test Register */</i></td></tr>
<tr><th id="760">760</th><td><b>enum</b> {</td></tr>
<tr><th id="761">761</th><td>	<i>/* Transmit */</i></td></tr>
<tr><th id="762">762</th><td>	<dfn class="enum" id="F_TX_CHK_AUTO_OFF" title='F_TX_CHK_AUTO_OFF' data-ref="F_TX_CHK_AUTO_OFF" data-ref-filename="F_TX_CHK_AUTO_OFF">F_TX_CHK_AUTO_OFF</dfn> = <var>1</var>&lt;&lt;<var>31</var>, <i>/* Tx checksum auto calc off (Yukon EX) */</i></td></tr>
<tr><th id="763">763</th><td>	<dfn class="enum" id="F_TX_CHK_AUTO_ON" title='F_TX_CHK_AUTO_ON' data-ref="F_TX_CHK_AUTO_ON" data-ref-filename="F_TX_CHK_AUTO_ON">F_TX_CHK_AUTO_ON</dfn>  = <var>1</var>&lt;&lt;<var>30</var>, <i>/* Tx checksum auto calc off (Yukon EX) */</i></td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>	<i>/* Receive */</i></td></tr>
<tr><th id="766">766</th><td>	<dfn class="enum" id="F_M_RX_RAM_DIS" title='F_M_RX_RAM_DIS' data-ref="F_M_RX_RAM_DIS" data-ref-filename="F_M_RX_RAM_DIS">F_M_RX_RAM_DIS</dfn>	= <var>1</var>&lt;&lt;<var>24</var>, <i>/* MAC Rx RAM Read Port disable */</i></td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>	<i>/* Hardware testbits not used */</i></td></tr>
<tr><th id="769">769</th><td>};</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td><i>/* Queue Prefetch Unit Offsets, use Y2_QADDR() to address (Yukon-2 only)*/</i></td></tr>
<tr><th id="772">772</th><td><b>enum</b> {</td></tr>
<tr><th id="773">773</th><td>	<dfn class="enum" id="Y2_B8_PREF_REGS" title='Y2_B8_PREF_REGS' data-ref="Y2_B8_PREF_REGS" data-ref-filename="Y2_B8_PREF_REGS">Y2_B8_PREF_REGS</dfn>		= <var>0x0450</var>,</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td>	<dfn class="enum" id="PREF_UNIT_CTRL" title='PREF_UNIT_CTRL' data-ref="PREF_UNIT_CTRL" data-ref-filename="PREF_UNIT_CTRL">PREF_UNIT_CTRL</dfn>		= <var>0x00</var>,	<i>/* 32 bit	Control register */</i></td></tr>
<tr><th id="776">776</th><td>	<dfn class="enum" id="PREF_UNIT_LAST_IDX" title='PREF_UNIT_LAST_IDX' data-ref="PREF_UNIT_LAST_IDX" data-ref-filename="PREF_UNIT_LAST_IDX">PREF_UNIT_LAST_IDX</dfn>	= <var>0x04</var>,	<i>/* 16 bit	Last Index */</i></td></tr>
<tr><th id="777">777</th><td>	<dfn class="enum" id="PREF_UNIT_ADDR_LO" title='PREF_UNIT_ADDR_LO' data-ref="PREF_UNIT_ADDR_LO" data-ref-filename="PREF_UNIT_ADDR_LO">PREF_UNIT_ADDR_LO</dfn>	= <var>0x08</var>,	<i>/* 32 bit	List start addr, low part */</i></td></tr>
<tr><th id="778">778</th><td>	<dfn class="enum" id="PREF_UNIT_ADDR_HI" title='PREF_UNIT_ADDR_HI' data-ref="PREF_UNIT_ADDR_HI" data-ref-filename="PREF_UNIT_ADDR_HI">PREF_UNIT_ADDR_HI</dfn>	= <var>0x0c</var>,	<i>/* 32 bit	List start addr, high part*/</i></td></tr>
<tr><th id="779">779</th><td>	<dfn class="enum" id="PREF_UNIT_GET_IDX" title='PREF_UNIT_GET_IDX' data-ref="PREF_UNIT_GET_IDX" data-ref-filename="PREF_UNIT_GET_IDX">PREF_UNIT_GET_IDX</dfn>	= <var>0x10</var>,	<i>/* 16 bit	Get Index */</i></td></tr>
<tr><th id="780">780</th><td>	<dfn class="enum" id="PREF_UNIT_PUT_IDX" title='PREF_UNIT_PUT_IDX' data-ref="PREF_UNIT_PUT_IDX" data-ref-filename="PREF_UNIT_PUT_IDX">PREF_UNIT_PUT_IDX</dfn>	= <var>0x14</var>,	<i>/* 16 bit	Put Index */</i></td></tr>
<tr><th id="781">781</th><td>	<dfn class="enum" id="PREF_UNIT_FIFO_WP" title='PREF_UNIT_FIFO_WP' data-ref="PREF_UNIT_FIFO_WP" data-ref-filename="PREF_UNIT_FIFO_WP">PREF_UNIT_FIFO_WP</dfn>	= <var>0x20</var>,	<i>/*  8 bit	FIFO write pointer */</i></td></tr>
<tr><th id="782">782</th><td>	<dfn class="enum" id="PREF_UNIT_FIFO_RP" title='PREF_UNIT_FIFO_RP' data-ref="PREF_UNIT_FIFO_RP" data-ref-filename="PREF_UNIT_FIFO_RP">PREF_UNIT_FIFO_RP</dfn>	= <var>0x24</var>,	<i>/*  8 bit	FIFO read pointer */</i></td></tr>
<tr><th id="783">783</th><td>	<dfn class="enum" id="PREF_UNIT_FIFO_WM" title='PREF_UNIT_FIFO_WM' data-ref="PREF_UNIT_FIFO_WM" data-ref-filename="PREF_UNIT_FIFO_WM">PREF_UNIT_FIFO_WM</dfn>	= <var>0x28</var>,	<i>/*  8 bit	FIFO watermark */</i></td></tr>
<tr><th id="784">784</th><td>	<dfn class="enum" id="PREF_UNIT_FIFO_LEV" title='PREF_UNIT_FIFO_LEV' data-ref="PREF_UNIT_FIFO_LEV" data-ref-filename="PREF_UNIT_FIFO_LEV">PREF_UNIT_FIFO_LEV</dfn>	= <var>0x2c</var>,	<i>/*  8 bit	FIFO level */</i></td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td>	<dfn class="enum" id="PREF_UNIT_MASK_IDX" title='PREF_UNIT_MASK_IDX' data-ref="PREF_UNIT_MASK_IDX" data-ref-filename="PREF_UNIT_MASK_IDX">PREF_UNIT_MASK_IDX</dfn>	= <var>0x0fff</var>,</td></tr>
<tr><th id="787">787</th><td>};</td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/Y2_QADDR" data-ref="_M/Y2_QADDR">Y2_QADDR</dfn>(q,reg)		(Y2_B8_PREF_REGS + (q) + (reg))</u></td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td><i>/* RAM Buffer Register Offsets */</i></td></tr>
<tr><th id="791">791</th><td><b>enum</b> {</td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td>	<dfn class="enum" id="RB_START" title='RB_START' data-ref="RB_START" data-ref-filename="RB_START">RB_START</dfn>	= <var>0x00</var>,<i>/* 32 bit	RAM Buffer Start Address */</i></td></tr>
<tr><th id="794">794</th><td>	<dfn class="enum" id="RB_END" title='RB_END' data-ref="RB_END" data-ref-filename="RB_END">RB_END</dfn>	= <var>0x04</var>,<i>/* 32 bit	RAM Buffer End Address */</i></td></tr>
<tr><th id="795">795</th><td>	<dfn class="enum" id="RB_WP" title='RB_WP' data-ref="RB_WP" data-ref-filename="RB_WP">RB_WP</dfn>	= <var>0x08</var>,<i>/* 32 bit	RAM Buffer Write Pointer */</i></td></tr>
<tr><th id="796">796</th><td>	<dfn class="enum" id="RB_RP" title='RB_RP' data-ref="RB_RP" data-ref-filename="RB_RP">RB_RP</dfn>	= <var>0x0c</var>,<i>/* 32 bit	RAM Buffer Read Pointer */</i></td></tr>
<tr><th id="797">797</th><td>	<dfn class="enum" id="RB_RX_UTPP" title='RB_RX_UTPP' data-ref="RB_RX_UTPP" data-ref-filename="RB_RX_UTPP">RB_RX_UTPP</dfn>	= <var>0x10</var>,<i>/* 32 bit	Rx Upper Threshold, Pause Packet */</i></td></tr>
<tr><th id="798">798</th><td>	<dfn class="enum" id="RB_RX_LTPP" title='RB_RX_LTPP' data-ref="RB_RX_LTPP" data-ref-filename="RB_RX_LTPP">RB_RX_LTPP</dfn>	= <var>0x14</var>,<i>/* 32 bit	Rx Lower Threshold, Pause Packet */</i></td></tr>
<tr><th id="799">799</th><td>	<dfn class="enum" id="RB_RX_UTHP" title='RB_RX_UTHP' data-ref="RB_RX_UTHP" data-ref-filename="RB_RX_UTHP">RB_RX_UTHP</dfn>	= <var>0x18</var>,<i>/* 32 bit	Rx Upper Threshold, High Prio */</i></td></tr>
<tr><th id="800">800</th><td>	<dfn class="enum" id="RB_RX_LTHP" title='RB_RX_LTHP' data-ref="RB_RX_LTHP" data-ref-filename="RB_RX_LTHP">RB_RX_LTHP</dfn>	= <var>0x1c</var>,<i>/* 32 bit	Rx Lower Threshold, High Prio */</i></td></tr>
<tr><th id="801">801</th><td>	<i>/* 0x10 - 0x1f:	reserved at Tx RAM Buffer Registers */</i></td></tr>
<tr><th id="802">802</th><td>	<dfn class="enum" id="RB_PC" title='RB_PC' data-ref="RB_PC" data-ref-filename="RB_PC">RB_PC</dfn>	= <var>0x20</var>,<i>/* 32 bit	RAM Buffer Packet Counter */</i></td></tr>
<tr><th id="803">803</th><td>	<dfn class="enum" id="RB_LEV" title='RB_LEV' data-ref="RB_LEV" data-ref-filename="RB_LEV">RB_LEV</dfn>	= <var>0x24</var>,<i>/* 32 bit	RAM Buffer Level Register */</i></td></tr>
<tr><th id="804">804</th><td>	<dfn class="enum" id="RB_CTRL" title='RB_CTRL' data-ref="RB_CTRL" data-ref-filename="RB_CTRL">RB_CTRL</dfn>	= <var>0x28</var>,<i>/* 32 bit	RAM Buffer Control Register */</i></td></tr>
<tr><th id="805">805</th><td>	<dfn class="enum" id="RB_TST1" title='RB_TST1' data-ref="RB_TST1" data-ref-filename="RB_TST1">RB_TST1</dfn>	= <var>0x29</var>,<i>/*  8 bit	RAM Buffer Test Register 1 */</i></td></tr>
<tr><th id="806">806</th><td>	<dfn class="enum" id="RB_TST2" title='RB_TST2' data-ref="RB_TST2" data-ref-filename="RB_TST2">RB_TST2</dfn>	= <var>0x2a</var>,<i>/*  8 bit	RAM Buffer Test Register 2 */</i></td></tr>
<tr><th id="807">807</th><td>};</td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td><i>/* Receive and Transmit Queues */</i></td></tr>
<tr><th id="810">810</th><td><b>enum</b> {</td></tr>
<tr><th id="811">811</th><td>	<dfn class="enum" id="Q_R1" title='Q_R1' data-ref="Q_R1" data-ref-filename="Q_R1">Q_R1</dfn>	= <var>0x0000</var>,	<i>/* Receive Queue 1 */</i></td></tr>
<tr><th id="812">812</th><td>	<dfn class="enum" id="Q_R2" title='Q_R2' data-ref="Q_R2" data-ref-filename="Q_R2">Q_R2</dfn>	= <var>0x0080</var>,	<i>/* Receive Queue 2 */</i></td></tr>
<tr><th id="813">813</th><td>	<dfn class="enum" id="Q_XS1" title='Q_XS1' data-ref="Q_XS1" data-ref-filename="Q_XS1">Q_XS1</dfn>	= <var>0x0200</var>,	<i>/* Synchronous Transmit Queue 1 */</i></td></tr>
<tr><th id="814">814</th><td>	<dfn class="enum" id="Q_XA1" title='Q_XA1' data-ref="Q_XA1" data-ref-filename="Q_XA1">Q_XA1</dfn>	= <var>0x0280</var>,	<i>/* Asynchronous Transmit Queue 1 */</i></td></tr>
<tr><th id="815">815</th><td>	<dfn class="enum" id="Q_XS2" title='Q_XS2' data-ref="Q_XS2" data-ref-filename="Q_XS2">Q_XS2</dfn>	= <var>0x0300</var>,	<i>/* Synchronous Transmit Queue 2 */</i></td></tr>
<tr><th id="816">816</th><td>	<dfn class="enum" id="Q_XA2" title='Q_XA2' data-ref="Q_XA2" data-ref-filename="Q_XA2">Q_XA2</dfn>	= <var>0x0380</var>,	<i>/* Asynchronous Transmit Queue 2 */</i></td></tr>
<tr><th id="817">817</th><td>};</td></tr>
<tr><th id="818">818</th><td></td></tr>
<tr><th id="819">819</th><td><i>/* Different PHY Types */</i></td></tr>
<tr><th id="820">820</th><td><b>enum</b> {</td></tr>
<tr><th id="821">821</th><td>	<dfn class="enum" id="PHY_ADDR_MARV" title='PHY_ADDR_MARV' data-ref="PHY_ADDR_MARV" data-ref-filename="PHY_ADDR_MARV">PHY_ADDR_MARV</dfn>	= <var>0</var>,</td></tr>
<tr><th id="822">822</th><td>};</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/RB_ADDR" data-ref="_M/RB_ADDR">RB_ADDR</dfn>(offs, queue) ((u16) B16_RAM_REGS + (queue) + (offs))</u></td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td><b>enum</b> {</td></tr>
<tr><th id="828">828</th><td>	<dfn class="enum" id="LNK_SYNC_INI" title='LNK_SYNC_INI' data-ref="LNK_SYNC_INI" data-ref-filename="LNK_SYNC_INI">LNK_SYNC_INI</dfn>	= <var>0x0c30</var>,<i>/* 32 bit	Link Sync Cnt Init Value */</i></td></tr>
<tr><th id="829">829</th><td>	<dfn class="enum" id="LNK_SYNC_VAL" title='LNK_SYNC_VAL' data-ref="LNK_SYNC_VAL" data-ref-filename="LNK_SYNC_VAL">LNK_SYNC_VAL</dfn>	= <var>0x0c34</var>,<i>/* 32 bit	Link Sync Cnt Current Value */</i></td></tr>
<tr><th id="830">830</th><td>	<dfn class="enum" id="LNK_SYNC_CTRL" title='LNK_SYNC_CTRL' data-ref="LNK_SYNC_CTRL" data-ref-filename="LNK_SYNC_CTRL">LNK_SYNC_CTRL</dfn>	= <var>0x0c38</var>,<i>/*  8 bit	Link Sync Cnt Control Register */</i></td></tr>
<tr><th id="831">831</th><td>	<dfn class="enum" id="LNK_SYNC_TST" title='LNK_SYNC_TST' data-ref="LNK_SYNC_TST" data-ref-filename="LNK_SYNC_TST">LNK_SYNC_TST</dfn>	= <var>0x0c39</var>,<i>/*  8 bit	Link Sync Cnt Test Register */</i></td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td>	<dfn class="enum" id="LNK_LED_REG" title='LNK_LED_REG' data-ref="LNK_LED_REG" data-ref-filename="LNK_LED_REG">LNK_LED_REG</dfn>	= <var>0x0c3c</var>,<i>/*  8 bit	Link LED Register */</i></td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td><i>/* Receive GMAC FIFO (YUKON and Yukon-2) */</i></td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td>	<dfn class="enum" id="RX_GMF_EA" title='RX_GMF_EA' data-ref="RX_GMF_EA" data-ref-filename="RX_GMF_EA">RX_GMF_EA</dfn>	= <var>0x0c40</var>,<i>/* 32 bit	Rx GMAC FIFO End Address */</i></td></tr>
<tr><th id="838">838</th><td>	<dfn class="enum" id="RX_GMF_AF_THR" title='RX_GMF_AF_THR' data-ref="RX_GMF_AF_THR" data-ref-filename="RX_GMF_AF_THR">RX_GMF_AF_THR</dfn>	= <var>0x0c44</var>,<i>/* 32 bit	Rx GMAC FIFO Almost Full Thresh. */</i></td></tr>
<tr><th id="839">839</th><td>	<dfn class="enum" id="RX_GMF_CTRL_T" title='RX_GMF_CTRL_T' data-ref="RX_GMF_CTRL_T" data-ref-filename="RX_GMF_CTRL_T">RX_GMF_CTRL_T</dfn>	= <var>0x0c48</var>,<i>/* 32 bit	Rx GMAC FIFO Control/Test */</i></td></tr>
<tr><th id="840">840</th><td>	<dfn class="enum" id="RX_GMF_FL_MSK" title='RX_GMF_FL_MSK' data-ref="RX_GMF_FL_MSK" data-ref-filename="RX_GMF_FL_MSK">RX_GMF_FL_MSK</dfn>	= <var>0x0c4c</var>,<i>/* 32 bit	Rx GMAC FIFO Flush Mask */</i></td></tr>
<tr><th id="841">841</th><td>	<dfn class="enum" id="RX_GMF_FL_THR" title='RX_GMF_FL_THR' data-ref="RX_GMF_FL_THR" data-ref-filename="RX_GMF_FL_THR">RX_GMF_FL_THR</dfn>	= <var>0x0c50</var>,<i>/* 16 bit	Rx GMAC FIFO Flush Threshold */</i></td></tr>
<tr><th id="842">842</th><td>	<dfn class="enum" id="RX_GMF_FL_CTRL" title='RX_GMF_FL_CTRL' data-ref="RX_GMF_FL_CTRL" data-ref-filename="RX_GMF_FL_CTRL">RX_GMF_FL_CTRL</dfn>	= <var>0x0c52</var>,<i>/* 16 bit	Rx GMAC FIFO Flush Control */</i></td></tr>
<tr><th id="843">843</th><td>	<dfn class="enum" id="RX_GMF_TR_THR" title='RX_GMF_TR_THR' data-ref="RX_GMF_TR_THR" data-ref-filename="RX_GMF_TR_THR">RX_GMF_TR_THR</dfn>	= <var>0x0c54</var>,<i>/* 32 bit	Rx Truncation Threshold (Yukon-2) */</i></td></tr>
<tr><th id="844">844</th><td>	<dfn class="enum" id="RX_GMF_UP_THR" title='RX_GMF_UP_THR' data-ref="RX_GMF_UP_THR" data-ref-filename="RX_GMF_UP_THR">RX_GMF_UP_THR</dfn>	= <var>0x0c58</var>,<i>/* 16 bit	Rx Upper Pause Thr (Yukon-EC_U) */</i></td></tr>
<tr><th id="845">845</th><td>	<dfn class="enum" id="RX_GMF_LP_THR" title='RX_GMF_LP_THR' data-ref="RX_GMF_LP_THR" data-ref-filename="RX_GMF_LP_THR">RX_GMF_LP_THR</dfn>	= <var>0x0c5a</var>,<i>/* 16 bit	Rx Lower Pause Thr (Yukon-EC_U) */</i></td></tr>
<tr><th id="846">846</th><td>	<dfn class="enum" id="RX_GMF_VLAN" title='RX_GMF_VLAN' data-ref="RX_GMF_VLAN" data-ref-filename="RX_GMF_VLAN">RX_GMF_VLAN</dfn>	= <var>0x0c5c</var>,<i>/* 32 bit	Rx VLAN Type Register (Yukon-2) */</i></td></tr>
<tr><th id="847">847</th><td>	<dfn class="enum" id="RX_GMF_WP" title='RX_GMF_WP' data-ref="RX_GMF_WP" data-ref-filename="RX_GMF_WP">RX_GMF_WP</dfn>	= <var>0x0c60</var>,<i>/* 32 bit	Rx GMAC FIFO Write Pointer */</i></td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td>	<dfn class="enum" id="RX_GMF_WLEV" title='RX_GMF_WLEV' data-ref="RX_GMF_WLEV" data-ref-filename="RX_GMF_WLEV">RX_GMF_WLEV</dfn>	= <var>0x0c68</var>,<i>/* 32 bit	Rx GMAC FIFO Write Level */</i></td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td>	<dfn class="enum" id="RX_GMF_RP" title='RX_GMF_RP' data-ref="RX_GMF_RP" data-ref-filename="RX_GMF_RP">RX_GMF_RP</dfn>	= <var>0x0c70</var>,<i>/* 32 bit	Rx GMAC FIFO Read Pointer */</i></td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td>	<dfn class="enum" id="RX_GMF_RLEV" title='RX_GMF_RLEV' data-ref="RX_GMF_RLEV" data-ref-filename="RX_GMF_RLEV">RX_GMF_RLEV</dfn>	= <var>0x0c78</var>,<i>/* 32 bit	Rx GMAC FIFO Read Level */</i></td></tr>
<tr><th id="854">854</th><td>};</td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td><i>/*	Q_BC			32 bit	Current Byte Counter */</i></td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td><i>/* BMU Control Status Registers */</i></td></tr>
<tr><th id="860">860</th><td><i>/*	B0_R1_CSR		32 bit	BMU Ctrl/Stat Rx Queue 1 */</i></td></tr>
<tr><th id="861">861</th><td><i>/*	B0_R2_CSR		32 bit	BMU Ctrl/Stat Rx Queue 2 */</i></td></tr>
<tr><th id="862">862</th><td><i>/*	B0_XA1_CSR		32 bit	BMU Ctrl/Stat Sync Tx Queue 1 */</i></td></tr>
<tr><th id="863">863</th><td><i>/*	B0_XS1_CSR		32 bit	BMU Ctrl/Stat Async Tx Queue 1 */</i></td></tr>
<tr><th id="864">864</th><td><i>/*	B0_XA2_CSR		32 bit	BMU Ctrl/Stat Sync Tx Queue 2 */</i></td></tr>
<tr><th id="865">865</th><td><i>/*	B0_XS2_CSR		32 bit	BMU Ctrl/Stat Async Tx Queue 2 */</i></td></tr>
<tr><th id="866">866</th><td><i>/*	Q_CSR			32 bit	BMU Control/Status Register */</i></td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td><i>/* Rx BMU Control / Status Registers (Yukon-2) */</i></td></tr>
<tr><th id="869">869</th><td><b>enum</b> {</td></tr>
<tr><th id="870">870</th><td>	<dfn class="enum" id="BMU_IDLE" title='BMU_IDLE' data-ref="BMU_IDLE" data-ref-filename="BMU_IDLE">BMU_IDLE</dfn>	= <var>1</var>&lt;&lt;<var>31</var>, <i>/* BMU Idle State */</i></td></tr>
<tr><th id="871">871</th><td>	<dfn class="enum" id="BMU_RX_TCP_PKT" title='BMU_RX_TCP_PKT' data-ref="BMU_RX_TCP_PKT" data-ref-filename="BMU_RX_TCP_PKT">BMU_RX_TCP_PKT</dfn>	= <var>1</var>&lt;&lt;<var>30</var>, <i>/* Rx TCP Packet (when RSS Hash enabled) */</i></td></tr>
<tr><th id="872">872</th><td>	<dfn class="enum" id="BMU_RX_IP_PKT" title='BMU_RX_IP_PKT' data-ref="BMU_RX_IP_PKT" data-ref-filename="BMU_RX_IP_PKT">BMU_RX_IP_PKT</dfn>	= <var>1</var>&lt;&lt;<var>29</var>, <i>/* Rx IP  Packet (when RSS Hash enabled) */</i></td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td>	<dfn class="enum" id="BMU_ENA_RX_RSS_HASH" title='BMU_ENA_RX_RSS_HASH' data-ref="BMU_ENA_RX_RSS_HASH" data-ref-filename="BMU_ENA_RX_RSS_HASH">BMU_ENA_RX_RSS_HASH</dfn> = <var>1</var>&lt;&lt;<var>15</var>, <i>/* Enable  Rx RSS Hash */</i></td></tr>
<tr><th id="875">875</th><td>	<dfn class="enum" id="BMU_DIS_RX_RSS_HASH" title='BMU_DIS_RX_RSS_HASH' data-ref="BMU_DIS_RX_RSS_HASH" data-ref-filename="BMU_DIS_RX_RSS_HASH">BMU_DIS_RX_RSS_HASH</dfn> = <var>1</var>&lt;&lt;<var>14</var>, <i>/* Disable Rx RSS Hash */</i></td></tr>
<tr><th id="876">876</th><td>	<dfn class="enum" id="BMU_ENA_RX_CHKSUM" title='BMU_ENA_RX_CHKSUM' data-ref="BMU_ENA_RX_CHKSUM" data-ref-filename="BMU_ENA_RX_CHKSUM">BMU_ENA_RX_CHKSUM</dfn> = <var>1</var>&lt;&lt;<var>13</var>, <i>/* Enable  Rx TCP/IP Checksum Check */</i></td></tr>
<tr><th id="877">877</th><td>	<dfn class="enum" id="BMU_DIS_RX_CHKSUM" title='BMU_DIS_RX_CHKSUM' data-ref="BMU_DIS_RX_CHKSUM" data-ref-filename="BMU_DIS_RX_CHKSUM">BMU_DIS_RX_CHKSUM</dfn> = <var>1</var>&lt;&lt;<var>12</var>, <i>/* Disable Rx TCP/IP Checksum Check */</i></td></tr>
<tr><th id="878">878</th><td>	<dfn class="enum" id="BMU_CLR_IRQ_PAR" title='BMU_CLR_IRQ_PAR' data-ref="BMU_CLR_IRQ_PAR" data-ref-filename="BMU_CLR_IRQ_PAR">BMU_CLR_IRQ_PAR</dfn>	= <var>1</var>&lt;&lt;<var>11</var>, <i>/* Clear IRQ on Parity errors (Rx) */</i></td></tr>
<tr><th id="879">879</th><td>	<dfn class="enum" id="BMU_CLR_IRQ_TCP" title='BMU_CLR_IRQ_TCP' data-ref="BMU_CLR_IRQ_TCP" data-ref-filename="BMU_CLR_IRQ_TCP">BMU_CLR_IRQ_TCP</dfn>	= <var>1</var>&lt;&lt;<var>11</var>, <i>/* Clear IRQ on TCP segment. error (Tx) */</i></td></tr>
<tr><th id="880">880</th><td>	<dfn class="enum" id="BMU_CLR_IRQ_CHK" title='BMU_CLR_IRQ_CHK' data-ref="BMU_CLR_IRQ_CHK" data-ref-filename="BMU_CLR_IRQ_CHK">BMU_CLR_IRQ_CHK</dfn>	= <var>1</var>&lt;&lt;<var>10</var>, <i>/* Clear IRQ Check */</i></td></tr>
<tr><th id="881">881</th><td>	<dfn class="enum" id="BMU_STOP" title='BMU_STOP' data-ref="BMU_STOP" data-ref-filename="BMU_STOP">BMU_STOP</dfn>	= <var>1</var>&lt;&lt;<var>9</var>, <i>/* Stop  Rx/Tx Queue */</i></td></tr>
<tr><th id="882">882</th><td>	<dfn class="enum" id="BMU_START" title='BMU_START' data-ref="BMU_START" data-ref-filename="BMU_START">BMU_START</dfn>	= <var>1</var>&lt;&lt;<var>8</var>, <i>/* Start Rx/Tx Queue */</i></td></tr>
<tr><th id="883">883</th><td>	<dfn class="enum" id="BMU_FIFO_OP_ON" title='BMU_FIFO_OP_ON' data-ref="BMU_FIFO_OP_ON" data-ref-filename="BMU_FIFO_OP_ON">BMU_FIFO_OP_ON</dfn>	= <var>1</var>&lt;&lt;<var>7</var>, <i>/* FIFO Operational On */</i></td></tr>
<tr><th id="884">884</th><td>	<dfn class="enum" id="BMU_FIFO_OP_OFF" title='BMU_FIFO_OP_OFF' data-ref="BMU_FIFO_OP_OFF" data-ref-filename="BMU_FIFO_OP_OFF">BMU_FIFO_OP_OFF</dfn>	= <var>1</var>&lt;&lt;<var>6</var>, <i>/* FIFO Operational Off */</i></td></tr>
<tr><th id="885">885</th><td>	<dfn class="enum" id="BMU_FIFO_ENA" title='BMU_FIFO_ENA' data-ref="BMU_FIFO_ENA" data-ref-filename="BMU_FIFO_ENA">BMU_FIFO_ENA</dfn>	= <var>1</var>&lt;&lt;<var>5</var>, <i>/* Enable FIFO */</i></td></tr>
<tr><th id="886">886</th><td>	<dfn class="enum" id="BMU_FIFO_RST" title='BMU_FIFO_RST' data-ref="BMU_FIFO_RST" data-ref-filename="BMU_FIFO_RST">BMU_FIFO_RST</dfn>	= <var>1</var>&lt;&lt;<var>4</var>, <i>/* Reset  FIFO */</i></td></tr>
<tr><th id="887">887</th><td>	<dfn class="enum" id="BMU_OP_ON" title='BMU_OP_ON' data-ref="BMU_OP_ON" data-ref-filename="BMU_OP_ON">BMU_OP_ON</dfn>	= <var>1</var>&lt;&lt;<var>3</var>, <i>/* BMU Operational On */</i></td></tr>
<tr><th id="888">888</th><td>	<dfn class="enum" id="BMU_OP_OFF" title='BMU_OP_OFF' data-ref="BMU_OP_OFF" data-ref-filename="BMU_OP_OFF">BMU_OP_OFF</dfn>	= <var>1</var>&lt;&lt;<var>2</var>, <i>/* BMU Operational Off */</i></td></tr>
<tr><th id="889">889</th><td>	<dfn class="enum" id="BMU_RST_CLR" title='BMU_RST_CLR' data-ref="BMU_RST_CLR" data-ref-filename="BMU_RST_CLR">BMU_RST_CLR</dfn>	= <var>1</var>&lt;&lt;<var>1</var>, <i>/* Clear BMU Reset (Enable) */</i></td></tr>
<tr><th id="890">890</th><td>	<dfn class="enum" id="BMU_RST_SET" title='BMU_RST_SET' data-ref="BMU_RST_SET" data-ref-filename="BMU_RST_SET">BMU_RST_SET</dfn>	= <var>1</var>&lt;&lt;<var>0</var>, <i>/* Set   BMU Reset */</i></td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td>	<dfn class="enum" id="BMU_CLR_RESET" title='BMU_CLR_RESET' data-ref="BMU_CLR_RESET" data-ref-filename="BMU_CLR_RESET">BMU_CLR_RESET</dfn>	= <a class="enum" href="#BMU_FIFO_RST" title='BMU_FIFO_RST' data-ref="BMU_FIFO_RST" data-ref-filename="BMU_FIFO_RST">BMU_FIFO_RST</a> | <a class="enum" href="#BMU_OP_OFF" title='BMU_OP_OFF' data-ref="BMU_OP_OFF" data-ref-filename="BMU_OP_OFF">BMU_OP_OFF</a> | <a class="enum" href="#BMU_RST_CLR" title='BMU_RST_CLR' data-ref="BMU_RST_CLR" data-ref-filename="BMU_RST_CLR">BMU_RST_CLR</a>,</td></tr>
<tr><th id="893">893</th><td>	<dfn class="enum" id="BMU_OPER_INIT" title='BMU_OPER_INIT' data-ref="BMU_OPER_INIT" data-ref-filename="BMU_OPER_INIT">BMU_OPER_INIT</dfn>	= <a class="enum" href="#BMU_CLR_IRQ_PAR" title='BMU_CLR_IRQ_PAR' data-ref="BMU_CLR_IRQ_PAR" data-ref-filename="BMU_CLR_IRQ_PAR">BMU_CLR_IRQ_PAR</a> | <a class="enum" href="#BMU_CLR_IRQ_CHK" title='BMU_CLR_IRQ_CHK' data-ref="BMU_CLR_IRQ_CHK" data-ref-filename="BMU_CLR_IRQ_CHK">BMU_CLR_IRQ_CHK</a> | <a class="enum" href="#BMU_START" title='BMU_START' data-ref="BMU_START" data-ref-filename="BMU_START">BMU_START</a> |</td></tr>
<tr><th id="894">894</th><td>			  <a class="enum" href="#BMU_FIFO_ENA" title='BMU_FIFO_ENA' data-ref="BMU_FIFO_ENA" data-ref-filename="BMU_FIFO_ENA">BMU_FIFO_ENA</a> | <a class="enum" href="#BMU_OP_ON" title='BMU_OP_ON' data-ref="BMU_OP_ON" data-ref-filename="BMU_OP_ON">BMU_OP_ON</a>,</td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td>	<dfn class="enum" id="BMU_WM_DEFAULT" title='BMU_WM_DEFAULT' data-ref="BMU_WM_DEFAULT" data-ref-filename="BMU_WM_DEFAULT">BMU_WM_DEFAULT</dfn> = <var>0x600</var>,</td></tr>
<tr><th id="897">897</th><td>	<dfn class="enum" id="BMU_WM_PEX" title='BMU_WM_PEX' data-ref="BMU_WM_PEX" data-ref-filename="BMU_WM_PEX">BMU_WM_PEX</dfn>     = <var>0x80</var>,</td></tr>
<tr><th id="898">898</th><td>};</td></tr>
<tr><th id="899">899</th><td></td></tr>
<tr><th id="900">900</th><td><i>/* Tx BMU Control / Status Registers (Yukon-2) */</i></td></tr>
<tr><th id="901">901</th><td>								<i>/* Bit 31: same as for Rx */</i></td></tr>
<tr><th id="902">902</th><td><b>enum</b> {</td></tr>
<tr><th id="903">903</th><td>	<dfn class="enum" id="BMU_TX_IPIDINCR_ON" title='BMU_TX_IPIDINCR_ON' data-ref="BMU_TX_IPIDINCR_ON" data-ref-filename="BMU_TX_IPIDINCR_ON">BMU_TX_IPIDINCR_ON</dfn>	= <var>1</var>&lt;&lt;<var>13</var>, <i>/* Enable  IP ID Increment */</i></td></tr>
<tr><th id="904">904</th><td>	<dfn class="enum" id="BMU_TX_IPIDINCR_OFF" title='BMU_TX_IPIDINCR_OFF' data-ref="BMU_TX_IPIDINCR_OFF" data-ref-filename="BMU_TX_IPIDINCR_OFF">BMU_TX_IPIDINCR_OFF</dfn>	= <var>1</var>&lt;&lt;<var>12</var>, <i>/* Disable IP ID Increment */</i></td></tr>
<tr><th id="905">905</th><td>	<dfn class="enum" id="BMU_TX_CLR_IRQ_TCP" title='BMU_TX_CLR_IRQ_TCP' data-ref="BMU_TX_CLR_IRQ_TCP" data-ref-filename="BMU_TX_CLR_IRQ_TCP">BMU_TX_CLR_IRQ_TCP</dfn>	= <var>1</var>&lt;&lt;<var>11</var>, <i>/* Clear IRQ on TCP segment length mismatch */</i></td></tr>
<tr><th id="906">906</th><td>};</td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td><i>/*	TBMU_TEST			0x06B8	Transmit BMU Test Register */</i></td></tr>
<tr><th id="909">909</th><td><b>enum</b> {</td></tr>
<tr><th id="910">910</th><td>	<dfn class="enum" id="TBMU_TEST_BMU_TX_CHK_AUTO_OFF" title='TBMU_TEST_BMU_TX_CHK_AUTO_OFF' data-ref="TBMU_TEST_BMU_TX_CHK_AUTO_OFF" data-ref-filename="TBMU_TEST_BMU_TX_CHK_AUTO_OFF">TBMU_TEST_BMU_TX_CHK_AUTO_OFF</dfn>		= <var>1</var>&lt;&lt;<var>31</var>, <i>/* BMU Tx Checksum Auto Calculation Disable */</i></td></tr>
<tr><th id="911">911</th><td>	<dfn class="enum" id="TBMU_TEST_BMU_TX_CHK_AUTO_ON" title='TBMU_TEST_BMU_TX_CHK_AUTO_ON' data-ref="TBMU_TEST_BMU_TX_CHK_AUTO_ON" data-ref-filename="TBMU_TEST_BMU_TX_CHK_AUTO_ON">TBMU_TEST_BMU_TX_CHK_AUTO_ON</dfn>		= <var>1</var>&lt;&lt;<var>30</var>, <i>/* BMU Tx Checksum Auto Calculation Enable */</i></td></tr>
<tr><th id="912">912</th><td>	<dfn class="enum" id="TBMU_TEST_HOME_ADD_PAD_FIX1_EN" title='TBMU_TEST_HOME_ADD_PAD_FIX1_EN' data-ref="TBMU_TEST_HOME_ADD_PAD_FIX1_EN" data-ref-filename="TBMU_TEST_HOME_ADD_PAD_FIX1_EN">TBMU_TEST_HOME_ADD_PAD_FIX1_EN</dfn>		= <var>1</var>&lt;&lt;<var>29</var>, <i>/* Home Address Paddiing FIX1 Enable */</i></td></tr>
<tr><th id="913">913</th><td>	<dfn class="enum" id="TBMU_TEST_HOME_ADD_PAD_FIX1_DIS" title='TBMU_TEST_HOME_ADD_PAD_FIX1_DIS' data-ref="TBMU_TEST_HOME_ADD_PAD_FIX1_DIS" data-ref-filename="TBMU_TEST_HOME_ADD_PAD_FIX1_DIS">TBMU_TEST_HOME_ADD_PAD_FIX1_DIS</dfn>		= <var>1</var>&lt;&lt;<var>28</var>, <i>/* Home Address Paddiing FIX1 Disable */</i></td></tr>
<tr><th id="914">914</th><td>	<dfn class="enum" id="TBMU_TEST_ROUTING_ADD_FIX_EN" title='TBMU_TEST_ROUTING_ADD_FIX_EN' data-ref="TBMU_TEST_ROUTING_ADD_FIX_EN" data-ref-filename="TBMU_TEST_ROUTING_ADD_FIX_EN">TBMU_TEST_ROUTING_ADD_FIX_EN</dfn>		= <var>1</var>&lt;&lt;<var>27</var>, <i>/* Routing Address Fix Enable */</i></td></tr>
<tr><th id="915">915</th><td>	<dfn class="enum" id="TBMU_TEST_ROUTING_ADD_FIX_DIS" title='TBMU_TEST_ROUTING_ADD_FIX_DIS' data-ref="TBMU_TEST_ROUTING_ADD_FIX_DIS" data-ref-filename="TBMU_TEST_ROUTING_ADD_FIX_DIS">TBMU_TEST_ROUTING_ADD_FIX_DIS</dfn>		= <var>1</var>&lt;&lt;<var>26</var>, <i>/* Routing Address Fix Disable */</i></td></tr>
<tr><th id="916">916</th><td>	<dfn class="enum" id="TBMU_TEST_HOME_ADD_FIX_EN" title='TBMU_TEST_HOME_ADD_FIX_EN' data-ref="TBMU_TEST_HOME_ADD_FIX_EN" data-ref-filename="TBMU_TEST_HOME_ADD_FIX_EN">TBMU_TEST_HOME_ADD_FIX_EN</dfn>		= <var>1</var>&lt;&lt;<var>25</var>, <i>/* Home address checksum fix enable */</i></td></tr>
<tr><th id="917">917</th><td>	<dfn class="enum" id="TBMU_TEST_HOME_ADD_FIX_DIS" title='TBMU_TEST_HOME_ADD_FIX_DIS' data-ref="TBMU_TEST_HOME_ADD_FIX_DIS" data-ref-filename="TBMU_TEST_HOME_ADD_FIX_DIS">TBMU_TEST_HOME_ADD_FIX_DIS</dfn>		= <var>1</var>&lt;&lt;<var>24</var>, <i>/* Home address checksum fix disable */</i></td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td>	<dfn class="enum" id="TBMU_TEST_TEST_RSPTR_ON" title='TBMU_TEST_TEST_RSPTR_ON' data-ref="TBMU_TEST_TEST_RSPTR_ON" data-ref-filename="TBMU_TEST_TEST_RSPTR_ON">TBMU_TEST_TEST_RSPTR_ON</dfn>			= <var>1</var>&lt;&lt;<var>22</var>, <i>/* Testmode Shadow Read Ptr On */</i></td></tr>
<tr><th id="920">920</th><td>	<dfn class="enum" id="TBMU_TEST_TEST_RSPTR_OFF" title='TBMU_TEST_TEST_RSPTR_OFF' data-ref="TBMU_TEST_TEST_RSPTR_OFF" data-ref-filename="TBMU_TEST_TEST_RSPTR_OFF">TBMU_TEST_TEST_RSPTR_OFF</dfn>		= <var>1</var>&lt;&lt;<var>21</var>, <i>/* Testmode Shadow Read Ptr Off */</i></td></tr>
<tr><th id="921">921</th><td>	<dfn class="enum" id="TBMU_TEST_TESTSTEP_RSPTR" title='TBMU_TEST_TESTSTEP_RSPTR' data-ref="TBMU_TEST_TESTSTEP_RSPTR" data-ref-filename="TBMU_TEST_TESTSTEP_RSPTR">TBMU_TEST_TESTSTEP_RSPTR</dfn>		= <var>1</var>&lt;&lt;<var>20</var>, <i>/* Teststep Shadow Read Ptr */</i></td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td>	<dfn class="enum" id="TBMU_TEST_TEST_RPTR_ON" title='TBMU_TEST_TEST_RPTR_ON' data-ref="TBMU_TEST_TEST_RPTR_ON" data-ref-filename="TBMU_TEST_TEST_RPTR_ON">TBMU_TEST_TEST_RPTR_ON</dfn>			= <var>1</var>&lt;&lt;<var>18</var>, <i>/* Testmode Read Ptr On */</i></td></tr>
<tr><th id="924">924</th><td>	<dfn class="enum" id="TBMU_TEST_TEST_RPTR_OFF" title='TBMU_TEST_TEST_RPTR_OFF' data-ref="TBMU_TEST_TEST_RPTR_OFF" data-ref-filename="TBMU_TEST_TEST_RPTR_OFF">TBMU_TEST_TEST_RPTR_OFF</dfn>			= <var>1</var>&lt;&lt;<var>17</var>, <i>/* Testmode Read Ptr Off */</i></td></tr>
<tr><th id="925">925</th><td>	<dfn class="enum" id="TBMU_TEST_TESTSTEP_RPTR" title='TBMU_TEST_TESTSTEP_RPTR' data-ref="TBMU_TEST_TESTSTEP_RPTR" data-ref-filename="TBMU_TEST_TESTSTEP_RPTR">TBMU_TEST_TESTSTEP_RPTR</dfn>			= <var>1</var>&lt;&lt;<var>16</var>, <i>/* Teststep Read Ptr */</i></td></tr>
<tr><th id="926">926</th><td></td></tr>
<tr><th id="927">927</th><td>	<dfn class="enum" id="TBMU_TEST_TEST_WSPTR_ON" title='TBMU_TEST_TEST_WSPTR_ON' data-ref="TBMU_TEST_TEST_WSPTR_ON" data-ref-filename="TBMU_TEST_TEST_WSPTR_ON">TBMU_TEST_TEST_WSPTR_ON</dfn>			= <var>1</var>&lt;&lt;<var>14</var>, <i>/* Testmode Shadow Write Ptr On */</i></td></tr>
<tr><th id="928">928</th><td>	<dfn class="enum" id="TBMU_TEST_TEST_WSPTR_OFF" title='TBMU_TEST_TEST_WSPTR_OFF' data-ref="TBMU_TEST_TEST_WSPTR_OFF" data-ref-filename="TBMU_TEST_TEST_WSPTR_OFF">TBMU_TEST_TEST_WSPTR_OFF</dfn>		= <var>1</var>&lt;&lt;<var>13</var>, <i>/* Testmode Shadow Write Ptr Off */</i></td></tr>
<tr><th id="929">929</th><td>	<dfn class="enum" id="TBMU_TEST_TESTSTEP_WSPTR" title='TBMU_TEST_TESTSTEP_WSPTR' data-ref="TBMU_TEST_TESTSTEP_WSPTR" data-ref-filename="TBMU_TEST_TESTSTEP_WSPTR">TBMU_TEST_TESTSTEP_WSPTR</dfn>		= <var>1</var>&lt;&lt;<var>12</var>, <i>/* Teststep Shadow Write Ptr */</i></td></tr>
<tr><th id="930">930</th><td></td></tr>
<tr><th id="931">931</th><td>	<dfn class="enum" id="TBMU_TEST_TEST_WPTR_ON" title='TBMU_TEST_TEST_WPTR_ON' data-ref="TBMU_TEST_TEST_WPTR_ON" data-ref-filename="TBMU_TEST_TEST_WPTR_ON">TBMU_TEST_TEST_WPTR_ON</dfn>			= <var>1</var>&lt;&lt;<var>10</var>, <i>/* Testmode Write Ptr On */</i></td></tr>
<tr><th id="932">932</th><td>	<dfn class="enum" id="TBMU_TEST_TEST_WPTR_OFF" title='TBMU_TEST_TEST_WPTR_OFF' data-ref="TBMU_TEST_TEST_WPTR_OFF" data-ref-filename="TBMU_TEST_TEST_WPTR_OFF">TBMU_TEST_TEST_WPTR_OFF</dfn>			= <var>1</var>&lt;&lt;<var>9</var>, <i>/* Testmode Write Ptr Off */</i></td></tr>
<tr><th id="933">933</th><td>	<dfn class="enum" id="TBMU_TEST_TESTSTEP_WPTR" title='TBMU_TEST_TESTSTEP_WPTR' data-ref="TBMU_TEST_TESTSTEP_WPTR" data-ref-filename="TBMU_TEST_TESTSTEP_WPTR">TBMU_TEST_TESTSTEP_WPTR</dfn>			= <var>1</var>&lt;&lt;<var>8</var>,			<i>/* Teststep Write Ptr */</i></td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td>	<dfn class="enum" id="TBMU_TEST_TEST_REQ_NB_ON" title='TBMU_TEST_TEST_REQ_NB_ON' data-ref="TBMU_TEST_TEST_REQ_NB_ON" data-ref-filename="TBMU_TEST_TEST_REQ_NB_ON">TBMU_TEST_TEST_REQ_NB_ON</dfn>		= <var>1</var>&lt;&lt;<var>6</var>, <i>/* Testmode Req Nbytes/Addr On */</i></td></tr>
<tr><th id="936">936</th><td>	<dfn class="enum" id="TBMU_TEST_TEST_REQ_NB_OFF" title='TBMU_TEST_TEST_REQ_NB_OFF' data-ref="TBMU_TEST_TEST_REQ_NB_OFF" data-ref-filename="TBMU_TEST_TEST_REQ_NB_OFF">TBMU_TEST_TEST_REQ_NB_OFF</dfn>		= <var>1</var>&lt;&lt;<var>5</var>, <i>/* Testmode Req Nbytes/Addr Off */</i></td></tr>
<tr><th id="937">937</th><td>	<dfn class="enum" id="TBMU_TEST_TESTSTEP_REQ_NB" title='TBMU_TEST_TESTSTEP_REQ_NB' data-ref="TBMU_TEST_TESTSTEP_REQ_NB" data-ref-filename="TBMU_TEST_TESTSTEP_REQ_NB">TBMU_TEST_TESTSTEP_REQ_NB</dfn>		= <var>1</var>&lt;&lt;<var>4</var>, <i>/* Teststep Req Nbytes/Addr */</i></td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td>	<dfn class="enum" id="TBMU_TEST_TEST_DONE_IDX_ON" title='TBMU_TEST_TEST_DONE_IDX_ON' data-ref="TBMU_TEST_TEST_DONE_IDX_ON" data-ref-filename="TBMU_TEST_TEST_DONE_IDX_ON">TBMU_TEST_TEST_DONE_IDX_ON</dfn>		= <var>1</var>&lt;&lt;<var>2</var>, <i>/* Testmode Done Index On */</i></td></tr>
<tr><th id="940">940</th><td>	<dfn class="enum" id="TBMU_TEST_TEST_DONE_IDX_OFF" title='TBMU_TEST_TEST_DONE_IDX_OFF' data-ref="TBMU_TEST_TEST_DONE_IDX_OFF" data-ref-filename="TBMU_TEST_TEST_DONE_IDX_OFF">TBMU_TEST_TEST_DONE_IDX_OFF</dfn>		= <var>1</var>&lt;&lt;<var>1</var>, <i>/* Testmode Done Index Off */</i></td></tr>
<tr><th id="941">941</th><td>	<dfn class="enum" id="TBMU_TEST_TESTSTEP_DONE_IDX" title='TBMU_TEST_TESTSTEP_DONE_IDX' data-ref="TBMU_TEST_TESTSTEP_DONE_IDX" data-ref-filename="TBMU_TEST_TESTSTEP_DONE_IDX">TBMU_TEST_TESTSTEP_DONE_IDX</dfn>		= <var>1</var>&lt;&lt;<var>0</var>,	<i>/* Teststep Done Index */</i></td></tr>
<tr><th id="942">942</th><td>};</td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td><i>/* Queue Prefetch Unit Offsets, use Y2_QADDR() to address (Yukon-2 only)*/</i></td></tr>
<tr><th id="945">945</th><td><i>/* PREF_UNIT_CTRL	32 bit	Prefetch Control register */</i></td></tr>
<tr><th id="946">946</th><td><b>enum</b> {</td></tr>
<tr><th id="947">947</th><td>	<dfn class="enum" id="PREF_UNIT_OP_ON" title='PREF_UNIT_OP_ON' data-ref="PREF_UNIT_OP_ON" data-ref-filename="PREF_UNIT_OP_ON">PREF_UNIT_OP_ON</dfn>		= <var>1</var>&lt;&lt;<var>3</var>,	<i>/* prefetch unit operational */</i></td></tr>
<tr><th id="948">948</th><td>	<dfn class="enum" id="PREF_UNIT_OP_OFF" title='PREF_UNIT_OP_OFF' data-ref="PREF_UNIT_OP_OFF" data-ref-filename="PREF_UNIT_OP_OFF">PREF_UNIT_OP_OFF</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,	<i>/* prefetch unit not operational */</i></td></tr>
<tr><th id="949">949</th><td>	<dfn class="enum" id="PREF_UNIT_RST_CLR" title='PREF_UNIT_RST_CLR' data-ref="PREF_UNIT_RST_CLR" data-ref-filename="PREF_UNIT_RST_CLR">PREF_UNIT_RST_CLR</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,	<i>/* Clear Prefetch Unit Reset */</i></td></tr>
<tr><th id="950">950</th><td>	<dfn class="enum" id="PREF_UNIT_RST_SET" title='PREF_UNIT_RST_SET' data-ref="PREF_UNIT_RST_SET" data-ref-filename="PREF_UNIT_RST_SET">PREF_UNIT_RST_SET</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,	<i>/* Set   Prefetch Unit Reset */</i></td></tr>
<tr><th id="951">951</th><td>};</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td><i>/* RAM Buffer Register Offsets, use RB_ADDR(Queue, Offs) to access */</i></td></tr>
<tr><th id="954">954</th><td><i>/*	RB_START		32 bit	RAM Buffer Start Address */</i></td></tr>
<tr><th id="955">955</th><td><i>/*	RB_END			32 bit	RAM Buffer End Address */</i></td></tr>
<tr><th id="956">956</th><td><i>/*	RB_WP			32 bit	RAM Buffer Write Pointer */</i></td></tr>
<tr><th id="957">957</th><td><i>/*	RB_RP			32 bit	RAM Buffer Read Pointer */</i></td></tr>
<tr><th id="958">958</th><td><i>/*	RB_RX_UTPP		32 bit	Rx Upper Threshold, Pause Pack */</i></td></tr>
<tr><th id="959">959</th><td><i>/*	RB_RX_LTPP		32 bit	Rx Lower Threshold, Pause Pack */</i></td></tr>
<tr><th id="960">960</th><td><i>/*	RB_RX_UTHP		32 bit	Rx Upper Threshold, High Prio */</i></td></tr>
<tr><th id="961">961</th><td><i>/*	RB_RX_LTHP		32 bit	Rx Lower Threshold, High Prio */</i></td></tr>
<tr><th id="962">962</th><td><i>/*	RB_PC			32 bit	RAM Buffer Packet Counter */</i></td></tr>
<tr><th id="963">963</th><td><i>/*	RB_LEV			32 bit	RAM Buffer Level Register */</i></td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td><u>#define <dfn class="macro" id="_M/RB_MSK" data-ref="_M/RB_MSK">RB_MSK</dfn>	0x0007ffff	/* Bit 18.. 0:	RAM Buffer Pointer Bits */</u></td></tr>
<tr><th id="966">966</th><td><i>/*	RB_TST2			 8 bit	RAM Buffer Test Register 2 */</i></td></tr>
<tr><th id="967">967</th><td><i>/*	RB_TST1			 8 bit	RAM Buffer Test Register 1 */</i></td></tr>
<tr><th id="968">968</th><td></td></tr>
<tr><th id="969">969</th><td><i>/*	RB_CTRL			 8 bit	RAM Buffer Control Register */</i></td></tr>
<tr><th id="970">970</th><td><b>enum</b> {</td></tr>
<tr><th id="971">971</th><td>	<dfn class="enum" id="RB_ENA_STFWD" title='RB_ENA_STFWD' data-ref="RB_ENA_STFWD" data-ref-filename="RB_ENA_STFWD">RB_ENA_STFWD</dfn>	= <var>1</var>&lt;&lt;<var>5</var>,	<i>/* Enable  Store &amp; Forward */</i></td></tr>
<tr><th id="972">972</th><td>	<dfn class="enum" id="RB_DIS_STFWD" title='RB_DIS_STFWD' data-ref="RB_DIS_STFWD" data-ref-filename="RB_DIS_STFWD">RB_DIS_STFWD</dfn>	= <var>1</var>&lt;&lt;<var>4</var>,	<i>/* Disable Store &amp; Forward */</i></td></tr>
<tr><th id="973">973</th><td>	<dfn class="enum" id="RB_ENA_OP_MD" title='RB_ENA_OP_MD' data-ref="RB_ENA_OP_MD" data-ref-filename="RB_ENA_OP_MD">RB_ENA_OP_MD</dfn>	= <var>1</var>&lt;&lt;<var>3</var>,	<i>/* Enable  Operation Mode */</i></td></tr>
<tr><th id="974">974</th><td>	<dfn class="enum" id="RB_DIS_OP_MD" title='RB_DIS_OP_MD' data-ref="RB_DIS_OP_MD" data-ref-filename="RB_DIS_OP_MD">RB_DIS_OP_MD</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,	<i>/* Disable Operation Mode */</i></td></tr>
<tr><th id="975">975</th><td>	<dfn class="enum" id="RB_RST_CLR" title='RB_RST_CLR' data-ref="RB_RST_CLR" data-ref-filename="RB_RST_CLR">RB_RST_CLR</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,	<i>/* Clear RAM Buf STM Reset */</i></td></tr>
<tr><th id="976">976</th><td>	<dfn class="enum" id="RB_RST_SET" title='RB_RST_SET' data-ref="RB_RST_SET" data-ref-filename="RB_RST_SET">RB_RST_SET</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,	<i>/* Set   RAM Buf STM Reset */</i></td></tr>
<tr><th id="977">977</th><td>};</td></tr>
<tr><th id="978">978</th><td></td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td><i>/* Transmit GMAC FIFO (YUKON only) */</i></td></tr>
<tr><th id="981">981</th><td><b>enum</b> {</td></tr>
<tr><th id="982">982</th><td>	<dfn class="enum" id="TX_GMF_EA" title='TX_GMF_EA' data-ref="TX_GMF_EA" data-ref-filename="TX_GMF_EA">TX_GMF_EA</dfn>	= <var>0x0d40</var>,<i>/* 32 bit	Tx GMAC FIFO End Address */</i></td></tr>
<tr><th id="983">983</th><td>	<dfn class="enum" id="TX_GMF_AE_THR" title='TX_GMF_AE_THR' data-ref="TX_GMF_AE_THR" data-ref-filename="TX_GMF_AE_THR">TX_GMF_AE_THR</dfn>	= <var>0x0d44</var>,<i>/* 32 bit	Tx GMAC FIFO Almost Empty Thresh.*/</i></td></tr>
<tr><th id="984">984</th><td>	<dfn class="enum" id="TX_GMF_CTRL_T" title='TX_GMF_CTRL_T' data-ref="TX_GMF_CTRL_T" data-ref-filename="TX_GMF_CTRL_T">TX_GMF_CTRL_T</dfn>	= <var>0x0d48</var>,<i>/* 32 bit	Tx GMAC FIFO Control/Test */</i></td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td>	<dfn class="enum" id="TX_GMF_WP" title='TX_GMF_WP' data-ref="TX_GMF_WP" data-ref-filename="TX_GMF_WP">TX_GMF_WP</dfn>	= <var>0x0d60</var>,<i>/* 32 bit 	Tx GMAC FIFO Write Pointer */</i></td></tr>
<tr><th id="987">987</th><td>	<dfn class="enum" id="TX_GMF_WSP" title='TX_GMF_WSP' data-ref="TX_GMF_WSP" data-ref-filename="TX_GMF_WSP">TX_GMF_WSP</dfn>	= <var>0x0d64</var>,<i>/* 32 bit 	Tx GMAC FIFO Write Shadow Ptr. */</i></td></tr>
<tr><th id="988">988</th><td>	<dfn class="enum" id="TX_GMF_WLEV" title='TX_GMF_WLEV' data-ref="TX_GMF_WLEV" data-ref-filename="TX_GMF_WLEV">TX_GMF_WLEV</dfn>	= <var>0x0d68</var>,<i>/* 32 bit 	Tx GMAC FIFO Write Level */</i></td></tr>
<tr><th id="989">989</th><td></td></tr>
<tr><th id="990">990</th><td>	<dfn class="enum" id="TX_GMF_RP" title='TX_GMF_RP' data-ref="TX_GMF_RP" data-ref-filename="TX_GMF_RP">TX_GMF_RP</dfn>	= <var>0x0d70</var>,<i>/* 32 bit 	Tx GMAC FIFO Read Pointer */</i></td></tr>
<tr><th id="991">991</th><td>	<dfn class="enum" id="TX_GMF_RSTP" title='TX_GMF_RSTP' data-ref="TX_GMF_RSTP" data-ref-filename="TX_GMF_RSTP">TX_GMF_RSTP</dfn>	= <var>0x0d74</var>,<i>/* 32 bit 	Tx GMAC FIFO Restart Pointer */</i></td></tr>
<tr><th id="992">992</th><td>	<dfn class="enum" id="TX_GMF_RLEV" title='TX_GMF_RLEV' data-ref="TX_GMF_RLEV" data-ref-filename="TX_GMF_RLEV">TX_GMF_RLEV</dfn>	= <var>0x0d78</var>,<i>/* 32 bit 	Tx GMAC FIFO Read Level */</i></td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td>	<i>/* Threshold values for Yukon-EC Ultra and Extreme */</i></td></tr>
<tr><th id="995">995</th><td>	<dfn class="enum" id="ECU_AE_THR" title='ECU_AE_THR' data-ref="ECU_AE_THR" data-ref-filename="ECU_AE_THR">ECU_AE_THR</dfn>	= <var>0x0070</var>, <i>/* Almost Empty Threshold */</i></td></tr>
<tr><th id="996">996</th><td>	<dfn class="enum" id="ECU_TXFF_LEV" title='ECU_TXFF_LEV' data-ref="ECU_TXFF_LEV" data-ref-filename="ECU_TXFF_LEV">ECU_TXFF_LEV</dfn>	= <var>0x01a0</var>, <i>/* Tx BMU FIFO Level */</i></td></tr>
<tr><th id="997">997</th><td>	<dfn class="enum" id="ECU_JUMBO_WM" title='ECU_JUMBO_WM' data-ref="ECU_JUMBO_WM" data-ref-filename="ECU_JUMBO_WM">ECU_JUMBO_WM</dfn>	= <var>0x0080</var>, <i>/* Jumbo Mode Watermark */</i></td></tr>
<tr><th id="998">998</th><td>};</td></tr>
<tr><th id="999">999</th><td></td></tr>
<tr><th id="1000">1000</th><td><i>/* Descriptor Poll Timer Registers */</i></td></tr>
<tr><th id="1001">1001</th><td><b>enum</b> {</td></tr>
<tr><th id="1002">1002</th><td>	<dfn class="enum" id="B28_DPT_INI" title='B28_DPT_INI' data-ref="B28_DPT_INI" data-ref-filename="B28_DPT_INI">B28_DPT_INI</dfn>	= <var>0x0e00</var>,<i>/* 24 bit	Descriptor Poll Timer Init Val */</i></td></tr>
<tr><th id="1003">1003</th><td>	<dfn class="enum" id="B28_DPT_VAL" title='B28_DPT_VAL' data-ref="B28_DPT_VAL" data-ref-filename="B28_DPT_VAL">B28_DPT_VAL</dfn>	= <var>0x0e04</var>,<i>/* 24 bit	Descriptor Poll Timer Curr Val */</i></td></tr>
<tr><th id="1004">1004</th><td>	<dfn class="enum" id="B28_DPT_CTRL" title='B28_DPT_CTRL' data-ref="B28_DPT_CTRL" data-ref-filename="B28_DPT_CTRL">B28_DPT_CTRL</dfn>	= <var>0x0e08</var>,<i>/*  8 bit	Descriptor Poll Timer Ctrl Reg */</i></td></tr>
<tr><th id="1005">1005</th><td></td></tr>
<tr><th id="1006">1006</th><td>	<dfn class="enum" id="B28_DPT_TST" title='B28_DPT_TST' data-ref="B28_DPT_TST" data-ref-filename="B28_DPT_TST">B28_DPT_TST</dfn>	= <var>0x0e0a</var>,<i>/*  8 bit	Descriptor Poll Timer Test Reg */</i></td></tr>
<tr><th id="1007">1007</th><td>};</td></tr>
<tr><th id="1008">1008</th><td></td></tr>
<tr><th id="1009">1009</th><td><i>/* Time Stamp Timer Registers (YUKON only) */</i></td></tr>
<tr><th id="1010">1010</th><td><b>enum</b> {</td></tr>
<tr><th id="1011">1011</th><td>	<dfn class="enum" id="GMAC_TI_ST_VAL" title='GMAC_TI_ST_VAL' data-ref="GMAC_TI_ST_VAL" data-ref-filename="GMAC_TI_ST_VAL">GMAC_TI_ST_VAL</dfn>	= <var>0x0e14</var>,<i>/* 32 bit	Time Stamp Timer Curr Val */</i></td></tr>
<tr><th id="1012">1012</th><td>	<dfn class="enum" id="GMAC_TI_ST_CTRL" title='GMAC_TI_ST_CTRL' data-ref="GMAC_TI_ST_CTRL" data-ref-filename="GMAC_TI_ST_CTRL">GMAC_TI_ST_CTRL</dfn>	= <var>0x0e18</var>,<i>/*  8 bit	Time Stamp Timer Ctrl Reg */</i></td></tr>
<tr><th id="1013">1013</th><td>	<dfn class="enum" id="GMAC_TI_ST_TST" title='GMAC_TI_ST_TST' data-ref="GMAC_TI_ST_TST" data-ref-filename="GMAC_TI_ST_TST">GMAC_TI_ST_TST</dfn>	= <var>0x0e1a</var>,<i>/*  8 bit	Time Stamp Timer Test Reg */</i></td></tr>
<tr><th id="1014">1014</th><td>};</td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td><i>/* Polling Unit Registers (Yukon-2 only) */</i></td></tr>
<tr><th id="1017">1017</th><td><b>enum</b> {</td></tr>
<tr><th id="1018">1018</th><td>	<dfn class="enum" id="POLL_CTRL" title='POLL_CTRL' data-ref="POLL_CTRL" data-ref-filename="POLL_CTRL">POLL_CTRL</dfn>	= <var>0x0e20</var>, <i>/* 32 bit	Polling Unit Control Reg */</i></td></tr>
<tr><th id="1019">1019</th><td>	<dfn class="enum" id="POLL_LAST_IDX" title='POLL_LAST_IDX' data-ref="POLL_LAST_IDX" data-ref-filename="POLL_LAST_IDX">POLL_LAST_IDX</dfn>	= <var>0x0e24</var>,<i>/* 16 bit	Polling Unit List Last Index */</i></td></tr>
<tr><th id="1020">1020</th><td></td></tr>
<tr><th id="1021">1021</th><td>	<dfn class="enum" id="POLL_LIST_ADDR_LO" title='POLL_LIST_ADDR_LO' data-ref="POLL_LIST_ADDR_LO" data-ref-filename="POLL_LIST_ADDR_LO">POLL_LIST_ADDR_LO</dfn>= <var>0x0e28</var>,<i>/* 32 bit	Poll. List Start Addr (low) */</i></td></tr>
<tr><th id="1022">1022</th><td>	<dfn class="enum" id="POLL_LIST_ADDR_HI" title='POLL_LIST_ADDR_HI' data-ref="POLL_LIST_ADDR_HI" data-ref-filename="POLL_LIST_ADDR_HI">POLL_LIST_ADDR_HI</dfn>= <var>0x0e2c</var>,<i>/* 32 bit	Poll. List Start Addr (high) */</i></td></tr>
<tr><th id="1023">1023</th><td>};</td></tr>
<tr><th id="1024">1024</th><td></td></tr>
<tr><th id="1025">1025</th><td><b>enum</b> {</td></tr>
<tr><th id="1026">1026</th><td>	<dfn class="enum" id="SMB_CFG" title='SMB_CFG' data-ref="SMB_CFG" data-ref-filename="SMB_CFG">SMB_CFG</dfn>		 = <var>0x0e40</var>, <i>/* 32 bit	SMBus Config Register */</i></td></tr>
<tr><th id="1027">1027</th><td>	<dfn class="enum" id="SMB_CSR" title='SMB_CSR' data-ref="SMB_CSR" data-ref-filename="SMB_CSR">SMB_CSR</dfn>		 = <var>0x0e44</var>, <i>/* 32 bit	SMBus Control/Status Register */</i></td></tr>
<tr><th id="1028">1028</th><td>};</td></tr>
<tr><th id="1029">1029</th><td></td></tr>
<tr><th id="1030">1030</th><td><b>enum</b> {</td></tr>
<tr><th id="1031">1031</th><td>	<dfn class="enum" id="CPU_WDOG" title='CPU_WDOG' data-ref="CPU_WDOG" data-ref-filename="CPU_WDOG">CPU_WDOG</dfn>	 = <var>0x0e48</var>, <i>/* 32 bit	Watchdog Register  */</i></td></tr>
<tr><th id="1032">1032</th><td>	<dfn class="enum" id="CPU_CNTR" title='CPU_CNTR' data-ref="CPU_CNTR" data-ref-filename="CPU_CNTR">CPU_CNTR</dfn>	 = <var>0x0e4C</var>, <i>/* 32 bit	Counter Register  */</i></td></tr>
<tr><th id="1033">1033</th><td>	<dfn class="enum" id="CPU_TIM" title='CPU_TIM' data-ref="CPU_TIM" data-ref-filename="CPU_TIM">CPU_TIM</dfn>		 = <var>0x0e50</var>,<i>/* 32 bit	Timer Compare Register  */</i></td></tr>
<tr><th id="1034">1034</th><td>	<dfn class="enum" id="CPU_AHB_ADDR" title='CPU_AHB_ADDR' data-ref="CPU_AHB_ADDR" data-ref-filename="CPU_AHB_ADDR">CPU_AHB_ADDR</dfn>	 = <var>0x0e54</var>, <i>/* 32 bit	CPU AHB Debug  Register  */</i></td></tr>
<tr><th id="1035">1035</th><td>	<dfn class="enum" id="CPU_AHB_WDATA" title='CPU_AHB_WDATA' data-ref="CPU_AHB_WDATA" data-ref-filename="CPU_AHB_WDATA">CPU_AHB_WDATA</dfn>	 = <var>0x0e58</var>, <i>/* 32 bit	CPU AHB Debug  Register  */</i></td></tr>
<tr><th id="1036">1036</th><td>	<dfn class="enum" id="CPU_AHB_RDATA" title='CPU_AHB_RDATA' data-ref="CPU_AHB_RDATA" data-ref-filename="CPU_AHB_RDATA">CPU_AHB_RDATA</dfn>	 = <var>0x0e5C</var>, <i>/* 32 bit	CPU AHB Debug  Register  */</i></td></tr>
<tr><th id="1037">1037</th><td>	<dfn class="enum" id="HCU_MAP_BASE" title='HCU_MAP_BASE' data-ref="HCU_MAP_BASE" data-ref-filename="HCU_MAP_BASE">HCU_MAP_BASE</dfn>	 = <var>0x0e60</var>, <i>/* 32 bit	Reset Mapping Base */</i></td></tr>
<tr><th id="1038">1038</th><td>	<dfn class="enum" id="CPU_AHB_CTRL" title='CPU_AHB_CTRL' data-ref="CPU_AHB_CTRL" data-ref-filename="CPU_AHB_CTRL">CPU_AHB_CTRL</dfn>	 = <var>0x0e64</var>, <i>/* 32 bit	CPU AHB Debug  Register  */</i></td></tr>
<tr><th id="1039">1039</th><td>	<dfn class="enum" id="HCU_CCSR" title='HCU_CCSR' data-ref="HCU_CCSR" data-ref-filename="HCU_CCSR">HCU_CCSR</dfn>	 = <var>0x0e68</var>, <i>/* 32 bit	CPU Control and Status Register */</i></td></tr>
<tr><th id="1040">1040</th><td>	<dfn class="enum" id="HCU_HCSR" title='HCU_HCSR' data-ref="HCU_HCSR" data-ref-filename="HCU_HCSR">HCU_HCSR</dfn>	 = <var>0x0e6C</var>, <i>/* 32 bit	Host Control and Status Register */</i></td></tr>
<tr><th id="1041">1041</th><td>};</td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td><i>/* ASF Subsystem Registers (Yukon-2 only) */</i></td></tr>
<tr><th id="1044">1044</th><td><b>enum</b> {</td></tr>
<tr><th id="1045">1045</th><td>	<dfn class="enum" id="B28_Y2_SMB_CONFIG" title='B28_Y2_SMB_CONFIG' data-ref="B28_Y2_SMB_CONFIG" data-ref-filename="B28_Y2_SMB_CONFIG">B28_Y2_SMB_CONFIG</dfn>  = <var>0x0e40</var>,<i>/* 32 bit	ASF SMBus Config Register */</i></td></tr>
<tr><th id="1046">1046</th><td>	<dfn class="enum" id="B28_Y2_SMB_CSD_REG" title='B28_Y2_SMB_CSD_REG' data-ref="B28_Y2_SMB_CSD_REG" data-ref-filename="B28_Y2_SMB_CSD_REG">B28_Y2_SMB_CSD_REG</dfn> = <var>0x0e44</var>,<i>/* 32 bit	ASF SMB Control/Status/Data */</i></td></tr>
<tr><th id="1047">1047</th><td>	<dfn class="enum" id="B28_Y2_ASF_IRQ_V_BASE" title='B28_Y2_ASF_IRQ_V_BASE' data-ref="B28_Y2_ASF_IRQ_V_BASE" data-ref-filename="B28_Y2_ASF_IRQ_V_BASE">B28_Y2_ASF_IRQ_V_BASE</dfn>=<var>0x0e60</var>,<i>/* 32 bit	ASF IRQ Vector Base */</i></td></tr>
<tr><th id="1048">1048</th><td></td></tr>
<tr><th id="1049">1049</th><td>	<dfn class="enum" id="B28_Y2_ASF_STAT_CMD" title='B28_Y2_ASF_STAT_CMD' data-ref="B28_Y2_ASF_STAT_CMD" data-ref-filename="B28_Y2_ASF_STAT_CMD">B28_Y2_ASF_STAT_CMD</dfn>= <var>0x0e68</var>,<i>/* 32 bit	ASF Status and Command Reg */</i></td></tr>
<tr><th id="1050">1050</th><td>	<dfn class="enum" id="B28_Y2_ASF_HOST_COM" title='B28_Y2_ASF_HOST_COM' data-ref="B28_Y2_ASF_HOST_COM" data-ref-filename="B28_Y2_ASF_HOST_COM">B28_Y2_ASF_HOST_COM</dfn>= <var>0x0e6c</var>,<i>/* 32 bit	ASF Host Communication Reg */</i></td></tr>
<tr><th id="1051">1051</th><td>	<dfn class="enum" id="B28_Y2_DATA_REG_1" title='B28_Y2_DATA_REG_1' data-ref="B28_Y2_DATA_REG_1" data-ref-filename="B28_Y2_DATA_REG_1">B28_Y2_DATA_REG_1</dfn>  = <var>0x0e70</var>,<i>/* 32 bit	ASF/Host Data Register 1 */</i></td></tr>
<tr><th id="1052">1052</th><td>	<dfn class="enum" id="B28_Y2_DATA_REG_2" title='B28_Y2_DATA_REG_2' data-ref="B28_Y2_DATA_REG_2" data-ref-filename="B28_Y2_DATA_REG_2">B28_Y2_DATA_REG_2</dfn>  = <var>0x0e74</var>,<i>/* 32 bit	ASF/Host Data Register 2 */</i></td></tr>
<tr><th id="1053">1053</th><td>	<dfn class="enum" id="B28_Y2_DATA_REG_3" title='B28_Y2_DATA_REG_3' data-ref="B28_Y2_DATA_REG_3" data-ref-filename="B28_Y2_DATA_REG_3">B28_Y2_DATA_REG_3</dfn>  = <var>0x0e78</var>,<i>/* 32 bit	ASF/Host Data Register 3 */</i></td></tr>
<tr><th id="1054">1054</th><td>	<dfn class="enum" id="B28_Y2_DATA_REG_4" title='B28_Y2_DATA_REG_4' data-ref="B28_Y2_DATA_REG_4" data-ref-filename="B28_Y2_DATA_REG_4">B28_Y2_DATA_REG_4</dfn>  = <var>0x0e7c</var>,<i>/* 32 bit	ASF/Host Data Register 4 */</i></td></tr>
<tr><th id="1055">1055</th><td>};</td></tr>
<tr><th id="1056">1056</th><td></td></tr>
<tr><th id="1057">1057</th><td><i>/* Status BMU Registers (Yukon-2 only)*/</i></td></tr>
<tr><th id="1058">1058</th><td><b>enum</b> {</td></tr>
<tr><th id="1059">1059</th><td>	<dfn class="enum" id="STAT_CTRL" title='STAT_CTRL' data-ref="STAT_CTRL" data-ref-filename="STAT_CTRL">STAT_CTRL</dfn>	= <var>0x0e80</var>,<i>/* 32 bit	Status BMU Control Reg */</i></td></tr>
<tr><th id="1060">1060</th><td>	<dfn class="enum" id="STAT_LAST_IDX" title='STAT_LAST_IDX' data-ref="STAT_LAST_IDX" data-ref-filename="STAT_LAST_IDX">STAT_LAST_IDX</dfn>	= <var>0x0e84</var>,<i>/* 16 bit	Status BMU Last Index */</i></td></tr>
<tr><th id="1061">1061</th><td></td></tr>
<tr><th id="1062">1062</th><td>	<dfn class="enum" id="STAT_LIST_ADDR_LO" title='STAT_LIST_ADDR_LO' data-ref="STAT_LIST_ADDR_LO" data-ref-filename="STAT_LIST_ADDR_LO">STAT_LIST_ADDR_LO</dfn>= <var>0x0e88</var>,<i>/* 32 bit	Status List Start Addr (low) */</i></td></tr>
<tr><th id="1063">1063</th><td>	<dfn class="enum" id="STAT_LIST_ADDR_HI" title='STAT_LIST_ADDR_HI' data-ref="STAT_LIST_ADDR_HI" data-ref-filename="STAT_LIST_ADDR_HI">STAT_LIST_ADDR_HI</dfn>= <var>0x0e8c</var>,<i>/* 32 bit	Status List Start Addr (high) */</i></td></tr>
<tr><th id="1064">1064</th><td>	<dfn class="enum" id="STAT_TXA1_RIDX" title='STAT_TXA1_RIDX' data-ref="STAT_TXA1_RIDX" data-ref-filename="STAT_TXA1_RIDX">STAT_TXA1_RIDX</dfn>	= <var>0x0e90</var>,<i>/* 16 bit	Status TxA1 Report Index Reg */</i></td></tr>
<tr><th id="1065">1065</th><td>	<dfn class="enum" id="STAT_TXS1_RIDX" title='STAT_TXS1_RIDX' data-ref="STAT_TXS1_RIDX" data-ref-filename="STAT_TXS1_RIDX">STAT_TXS1_RIDX</dfn>	= <var>0x0e92</var>,<i>/* 16 bit	Status TxS1 Report Index Reg */</i></td></tr>
<tr><th id="1066">1066</th><td>	<dfn class="enum" id="STAT_TXA2_RIDX" title='STAT_TXA2_RIDX' data-ref="STAT_TXA2_RIDX" data-ref-filename="STAT_TXA2_RIDX">STAT_TXA2_RIDX</dfn>	= <var>0x0e94</var>,<i>/* 16 bit	Status TxA2 Report Index Reg */</i></td></tr>
<tr><th id="1067">1067</th><td>	<dfn class="enum" id="STAT_TXS2_RIDX" title='STAT_TXS2_RIDX' data-ref="STAT_TXS2_RIDX" data-ref-filename="STAT_TXS2_RIDX">STAT_TXS2_RIDX</dfn>	= <var>0x0e96</var>,<i>/* 16 bit	Status TxS2 Report Index Reg */</i></td></tr>
<tr><th id="1068">1068</th><td>	<dfn class="enum" id="STAT_TX_IDX_TH" title='STAT_TX_IDX_TH' data-ref="STAT_TX_IDX_TH" data-ref-filename="STAT_TX_IDX_TH">STAT_TX_IDX_TH</dfn>	= <var>0x0e98</var>,<i>/* 16 bit	Status Tx Index Threshold Reg */</i></td></tr>
<tr><th id="1069">1069</th><td>	<dfn class="enum" id="STAT_PUT_IDX" title='STAT_PUT_IDX' data-ref="STAT_PUT_IDX" data-ref-filename="STAT_PUT_IDX">STAT_PUT_IDX</dfn>	= <var>0x0e9c</var>,<i>/* 16 bit	Status Put Index Reg */</i></td></tr>
<tr><th id="1070">1070</th><td></td></tr>
<tr><th id="1071">1071</th><td><i>/* FIFO Control/Status Registers (Yukon-2 only)*/</i></td></tr>
<tr><th id="1072">1072</th><td>	<dfn class="enum" id="STAT_FIFO_WP" title='STAT_FIFO_WP' data-ref="STAT_FIFO_WP" data-ref-filename="STAT_FIFO_WP">STAT_FIFO_WP</dfn>	= <var>0x0ea0</var>,<i>/*  8 bit	Status FIFO Write Pointer Reg */</i></td></tr>
<tr><th id="1073">1073</th><td>	<dfn class="enum" id="STAT_FIFO_RP" title='STAT_FIFO_RP' data-ref="STAT_FIFO_RP" data-ref-filename="STAT_FIFO_RP">STAT_FIFO_RP</dfn>	= <var>0x0ea4</var>,<i>/*  8 bit	Status FIFO Read Pointer Reg */</i></td></tr>
<tr><th id="1074">1074</th><td>	<dfn class="enum" id="STAT_FIFO_RSP" title='STAT_FIFO_RSP' data-ref="STAT_FIFO_RSP" data-ref-filename="STAT_FIFO_RSP">STAT_FIFO_RSP</dfn>	= <var>0x0ea6</var>,<i>/*  8 bit	Status FIFO Read Shadow Ptr */</i></td></tr>
<tr><th id="1075">1075</th><td>	<dfn class="enum" id="STAT_FIFO_LEVEL" title='STAT_FIFO_LEVEL' data-ref="STAT_FIFO_LEVEL" data-ref-filename="STAT_FIFO_LEVEL">STAT_FIFO_LEVEL</dfn>	= <var>0x0ea8</var>,<i>/*  8 bit	Status FIFO Level Reg */</i></td></tr>
<tr><th id="1076">1076</th><td>	<dfn class="enum" id="STAT_FIFO_SHLVL" title='STAT_FIFO_SHLVL' data-ref="STAT_FIFO_SHLVL" data-ref-filename="STAT_FIFO_SHLVL">STAT_FIFO_SHLVL</dfn>	= <var>0x0eaa</var>,<i>/*  8 bit	Status FIFO Shadow Level Reg */</i></td></tr>
<tr><th id="1077">1077</th><td>	<dfn class="enum" id="STAT_FIFO_WM" title='STAT_FIFO_WM' data-ref="STAT_FIFO_WM" data-ref-filename="STAT_FIFO_WM">STAT_FIFO_WM</dfn>	= <var>0x0eac</var>,<i>/*  8 bit	Status FIFO Watermark Reg */</i></td></tr>
<tr><th id="1078">1078</th><td>	<dfn class="enum" id="STAT_FIFO_ISR_WM" title='STAT_FIFO_ISR_WM' data-ref="STAT_FIFO_ISR_WM" data-ref-filename="STAT_FIFO_ISR_WM">STAT_FIFO_ISR_WM</dfn>= <var>0x0ead</var>,<i>/*  8 bit	Status FIFO ISR Watermark Reg */</i></td></tr>
<tr><th id="1079">1079</th><td></td></tr>
<tr><th id="1080">1080</th><td><i>/* Level and ISR Timer Registers (Yukon-2 only)*/</i></td></tr>
<tr><th id="1081">1081</th><td>	<dfn class="enum" id="STAT_LEV_TIMER_INI" title='STAT_LEV_TIMER_INI' data-ref="STAT_LEV_TIMER_INI" data-ref-filename="STAT_LEV_TIMER_INI">STAT_LEV_TIMER_INI</dfn>= <var>0x0eb0</var>,<i>/* 32 bit	Level Timer Init. Value Reg */</i></td></tr>
<tr><th id="1082">1082</th><td>	<dfn class="enum" id="STAT_LEV_TIMER_CNT" title='STAT_LEV_TIMER_CNT' data-ref="STAT_LEV_TIMER_CNT" data-ref-filename="STAT_LEV_TIMER_CNT">STAT_LEV_TIMER_CNT</dfn>= <var>0x0eb4</var>,<i>/* 32 bit	Level Timer Counter Reg */</i></td></tr>
<tr><th id="1083">1083</th><td>	<dfn class="enum" id="STAT_LEV_TIMER_CTRL" title='STAT_LEV_TIMER_CTRL' data-ref="STAT_LEV_TIMER_CTRL" data-ref-filename="STAT_LEV_TIMER_CTRL">STAT_LEV_TIMER_CTRL</dfn>= <var>0x0eb8</var>,<i>/*  8 bit	Level Timer Control Reg */</i></td></tr>
<tr><th id="1084">1084</th><td>	<dfn class="enum" id="STAT_LEV_TIMER_TEST" title='STAT_LEV_TIMER_TEST' data-ref="STAT_LEV_TIMER_TEST" data-ref-filename="STAT_LEV_TIMER_TEST">STAT_LEV_TIMER_TEST</dfn>= <var>0x0eb9</var>,<i>/*  8 bit	Level Timer Test Reg */</i></td></tr>
<tr><th id="1085">1085</th><td>	<dfn class="enum" id="STAT_TX_TIMER_INI" title='STAT_TX_TIMER_INI' data-ref="STAT_TX_TIMER_INI" data-ref-filename="STAT_TX_TIMER_INI">STAT_TX_TIMER_INI</dfn>  = <var>0x0ec0</var>,<i>/* 32 bit	Tx Timer Init. Value Reg */</i></td></tr>
<tr><th id="1086">1086</th><td>	<dfn class="enum" id="STAT_TX_TIMER_CNT" title='STAT_TX_TIMER_CNT' data-ref="STAT_TX_TIMER_CNT" data-ref-filename="STAT_TX_TIMER_CNT">STAT_TX_TIMER_CNT</dfn>  = <var>0x0ec4</var>,<i>/* 32 bit	Tx Timer Counter Reg */</i></td></tr>
<tr><th id="1087">1087</th><td>	<dfn class="enum" id="STAT_TX_TIMER_CTRL" title='STAT_TX_TIMER_CTRL' data-ref="STAT_TX_TIMER_CTRL" data-ref-filename="STAT_TX_TIMER_CTRL">STAT_TX_TIMER_CTRL</dfn> = <var>0x0ec8</var>,<i>/*  8 bit	Tx Timer Control Reg */</i></td></tr>
<tr><th id="1088">1088</th><td>	<dfn class="enum" id="STAT_TX_TIMER_TEST" title='STAT_TX_TIMER_TEST' data-ref="STAT_TX_TIMER_TEST" data-ref-filename="STAT_TX_TIMER_TEST">STAT_TX_TIMER_TEST</dfn> = <var>0x0ec9</var>,<i>/*  8 bit	Tx Timer Test Reg */</i></td></tr>
<tr><th id="1089">1089</th><td>	<dfn class="enum" id="STAT_ISR_TIMER_INI" title='STAT_ISR_TIMER_INI' data-ref="STAT_ISR_TIMER_INI" data-ref-filename="STAT_ISR_TIMER_INI">STAT_ISR_TIMER_INI</dfn> = <var>0x0ed0</var>,<i>/* 32 bit	ISR Timer Init. Value Reg */</i></td></tr>
<tr><th id="1090">1090</th><td>	<dfn class="enum" id="STAT_ISR_TIMER_CNT" title='STAT_ISR_TIMER_CNT' data-ref="STAT_ISR_TIMER_CNT" data-ref-filename="STAT_ISR_TIMER_CNT">STAT_ISR_TIMER_CNT</dfn> = <var>0x0ed4</var>,<i>/* 32 bit	ISR Timer Counter Reg */</i></td></tr>
<tr><th id="1091">1091</th><td>	<dfn class="enum" id="STAT_ISR_TIMER_CTRL" title='STAT_ISR_TIMER_CTRL' data-ref="STAT_ISR_TIMER_CTRL" data-ref-filename="STAT_ISR_TIMER_CTRL">STAT_ISR_TIMER_CTRL</dfn>= <var>0x0ed8</var>,<i>/*  8 bit	ISR Timer Control Reg */</i></td></tr>
<tr><th id="1092">1092</th><td>	<dfn class="enum" id="STAT_ISR_TIMER_TEST" title='STAT_ISR_TIMER_TEST' data-ref="STAT_ISR_TIMER_TEST" data-ref-filename="STAT_ISR_TIMER_TEST">STAT_ISR_TIMER_TEST</dfn>= <var>0x0ed9</var>,<i>/*  8 bit	ISR Timer Test Reg */</i></td></tr>
<tr><th id="1093">1093</th><td>};</td></tr>
<tr><th id="1094">1094</th><td></td></tr>
<tr><th id="1095">1095</th><td><b>enum</b> {</td></tr>
<tr><th id="1096">1096</th><td>	<dfn class="enum" id="LINKLED_OFF" title='LINKLED_OFF' data-ref="LINKLED_OFF" data-ref-filename="LINKLED_OFF">LINKLED_OFF</dfn> 	     = <var>0x01</var>,</td></tr>
<tr><th id="1097">1097</th><td>	<dfn class="enum" id="LINKLED_ON" title='LINKLED_ON' data-ref="LINKLED_ON" data-ref-filename="LINKLED_ON">LINKLED_ON</dfn>  	     = <var>0x02</var>,</td></tr>
<tr><th id="1098">1098</th><td>	<dfn class="enum" id="LINKLED_LINKSYNC_OFF" title='LINKLED_LINKSYNC_OFF' data-ref="LINKLED_LINKSYNC_OFF" data-ref-filename="LINKLED_LINKSYNC_OFF">LINKLED_LINKSYNC_OFF</dfn> = <var>0x04</var>,</td></tr>
<tr><th id="1099">1099</th><td>	<dfn class="enum" id="LINKLED_LINKSYNC_ON" title='LINKLED_LINKSYNC_ON' data-ref="LINKLED_LINKSYNC_ON" data-ref-filename="LINKLED_LINKSYNC_ON">LINKLED_LINKSYNC_ON</dfn>  = <var>0x08</var>,</td></tr>
<tr><th id="1100">1100</th><td>	<dfn class="enum" id="LINKLED_BLINK_OFF" title='LINKLED_BLINK_OFF' data-ref="LINKLED_BLINK_OFF" data-ref-filename="LINKLED_BLINK_OFF">LINKLED_BLINK_OFF</dfn>    = <var>0x10</var>,</td></tr>
<tr><th id="1101">1101</th><td>	<dfn class="enum" id="LINKLED_BLINK_ON" title='LINKLED_BLINK_ON' data-ref="LINKLED_BLINK_ON" data-ref-filename="LINKLED_BLINK_ON">LINKLED_BLINK_ON</dfn>     = <var>0x20</var>,</td></tr>
<tr><th id="1102">1102</th><td>};</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td><i>/* GMAC and GPHY Control Registers (YUKON only) */</i></td></tr>
<tr><th id="1105">1105</th><td><b>enum</b> {</td></tr>
<tr><th id="1106">1106</th><td>	<dfn class="enum" id="GMAC_CTRL" title='GMAC_CTRL' data-ref="GMAC_CTRL" data-ref-filename="GMAC_CTRL">GMAC_CTRL</dfn>	= <var>0x0f00</var>,<i>/* 32 bit	GMAC Control Reg */</i></td></tr>
<tr><th id="1107">1107</th><td>	<dfn class="enum" id="GPHY_CTRL" title='GPHY_CTRL' data-ref="GPHY_CTRL" data-ref-filename="GPHY_CTRL">GPHY_CTRL</dfn>	= <var>0x0f04</var>,<i>/* 32 bit	GPHY Control Reg */</i></td></tr>
<tr><th id="1108">1108</th><td>	<dfn class="enum" id="GMAC_IRQ_SRC" title='GMAC_IRQ_SRC' data-ref="GMAC_IRQ_SRC" data-ref-filename="GMAC_IRQ_SRC">GMAC_IRQ_SRC</dfn>	= <var>0x0f08</var>,<i>/*  8 bit	GMAC Interrupt Source Reg */</i></td></tr>
<tr><th id="1109">1109</th><td>	<dfn class="enum" id="GMAC_IRQ_MSK" title='GMAC_IRQ_MSK' data-ref="GMAC_IRQ_MSK" data-ref-filename="GMAC_IRQ_MSK">GMAC_IRQ_MSK</dfn>	= <var>0x0f0c</var>,<i>/*  8 bit	GMAC Interrupt Mask Reg */</i></td></tr>
<tr><th id="1110">1110</th><td>	<dfn class="enum" id="GMAC_LINK_CTRL" title='GMAC_LINK_CTRL' data-ref="GMAC_LINK_CTRL" data-ref-filename="GMAC_LINK_CTRL">GMAC_LINK_CTRL</dfn>	= <var>0x0f10</var>,<i>/* 16 bit	Link Control Reg */</i></td></tr>
<tr><th id="1111">1111</th><td></td></tr>
<tr><th id="1112">1112</th><td><i>/* Wake-up Frame Pattern Match Control Registers (YUKON only) */</i></td></tr>
<tr><th id="1113">1113</th><td>	<dfn class="enum" id="WOL_CTRL_STAT" title='WOL_CTRL_STAT' data-ref="WOL_CTRL_STAT" data-ref-filename="WOL_CTRL_STAT">WOL_CTRL_STAT</dfn>	= <var>0x0f20</var>,<i>/* 16 bit	WOL Control/Status Reg */</i></td></tr>
<tr><th id="1114">1114</th><td>	<dfn class="enum" id="WOL_MATCH_CTL" title='WOL_MATCH_CTL' data-ref="WOL_MATCH_CTL" data-ref-filename="WOL_MATCH_CTL">WOL_MATCH_CTL</dfn>	= <var>0x0f22</var>,<i>/*  8 bit	WOL Match Control Reg */</i></td></tr>
<tr><th id="1115">1115</th><td>	<dfn class="enum" id="WOL_MATCH_RES" title='WOL_MATCH_RES' data-ref="WOL_MATCH_RES" data-ref-filename="WOL_MATCH_RES">WOL_MATCH_RES</dfn>	= <var>0x0f23</var>,<i>/*  8 bit	WOL Match Result Reg */</i></td></tr>
<tr><th id="1116">1116</th><td>	<dfn class="enum" id="WOL_MAC_ADDR" title='WOL_MAC_ADDR' data-ref="WOL_MAC_ADDR" data-ref-filename="WOL_MAC_ADDR">WOL_MAC_ADDR</dfn>	= <var>0x0f24</var>,<i>/* 32 bit	WOL MAC Address */</i></td></tr>
<tr><th id="1117">1117</th><td>	<dfn class="enum" id="WOL_PATT_RPTR" title='WOL_PATT_RPTR' data-ref="WOL_PATT_RPTR" data-ref-filename="WOL_PATT_RPTR">WOL_PATT_RPTR</dfn>	= <var>0x0f2c</var>,<i>/*  8 bit	WOL Pattern Read Pointer */</i></td></tr>
<tr><th id="1118">1118</th><td></td></tr>
<tr><th id="1119">1119</th><td><i>/* WOL Pattern Length Registers (YUKON only) */</i></td></tr>
<tr><th id="1120">1120</th><td>	<dfn class="enum" id="WOL_PATT_LEN_LO" title='WOL_PATT_LEN_LO' data-ref="WOL_PATT_LEN_LO" data-ref-filename="WOL_PATT_LEN_LO">WOL_PATT_LEN_LO</dfn>	= <var>0x0f30</var>,<i>/* 32 bit	WOL Pattern Length 3..0 */</i></td></tr>
<tr><th id="1121">1121</th><td>	<dfn class="enum" id="WOL_PATT_LEN_HI" title='WOL_PATT_LEN_HI' data-ref="WOL_PATT_LEN_HI" data-ref-filename="WOL_PATT_LEN_HI">WOL_PATT_LEN_HI</dfn>	= <var>0x0f34</var>,<i>/* 24 bit	WOL Pattern Length 6..4 */</i></td></tr>
<tr><th id="1122">1122</th><td></td></tr>
<tr><th id="1123">1123</th><td><i>/* WOL Pattern Counter Registers (YUKON only) */</i></td></tr>
<tr><th id="1124">1124</th><td>	<dfn class="enum" id="WOL_PATT_CNT_0" title='WOL_PATT_CNT_0' data-ref="WOL_PATT_CNT_0" data-ref-filename="WOL_PATT_CNT_0">WOL_PATT_CNT_0</dfn>	= <var>0x0f38</var>,<i>/* 32 bit	WOL Pattern Counter 3..0 */</i></td></tr>
<tr><th id="1125">1125</th><td>	<dfn class="enum" id="WOL_PATT_CNT_4" title='WOL_PATT_CNT_4' data-ref="WOL_PATT_CNT_4" data-ref-filename="WOL_PATT_CNT_4">WOL_PATT_CNT_4</dfn>	= <var>0x0f3c</var>,<i>/* 24 bit	WOL Pattern Counter 6..4 */</i></td></tr>
<tr><th id="1126">1126</th><td>};</td></tr>
<tr><th id="1127">1127</th><td><u>#define <dfn class="macro" id="_M/WOL_REGS" data-ref="_M/WOL_REGS">WOL_REGS</dfn>(port, x)	(x + (port)*0x80)</u></td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td><b>enum</b> {</td></tr>
<tr><th id="1130">1130</th><td>	<dfn class="enum" id="WOL_PATT_RAM_1" title='WOL_PATT_RAM_1' data-ref="WOL_PATT_RAM_1" data-ref-filename="WOL_PATT_RAM_1">WOL_PATT_RAM_1</dfn>	= <var>0x1000</var>,<i>/*  WOL Pattern RAM Link 1 */</i></td></tr>
<tr><th id="1131">1131</th><td>	<dfn class="enum" id="WOL_PATT_RAM_2" title='WOL_PATT_RAM_2' data-ref="WOL_PATT_RAM_2" data-ref-filename="WOL_PATT_RAM_2">WOL_PATT_RAM_2</dfn>	= <var>0x1400</var>,<i>/*  WOL Pattern RAM Link 2 */</i></td></tr>
<tr><th id="1132">1132</th><td>};</td></tr>
<tr><th id="1133">1133</th><td><u>#define <dfn class="macro" id="_M/WOL_PATT_RAM_BASE" data-ref="_M/WOL_PATT_RAM_BASE">WOL_PATT_RAM_BASE</dfn>(port)	(WOL_PATT_RAM_1 + (port)*0x400)</u></td></tr>
<tr><th id="1134">1134</th><td></td></tr>
<tr><th id="1135">1135</th><td><b>enum</b> {</td></tr>
<tr><th id="1136">1136</th><td>	<dfn class="enum" id="BASE_GMAC_1" title='BASE_GMAC_1' data-ref="BASE_GMAC_1" data-ref-filename="BASE_GMAC_1">BASE_GMAC_1</dfn>	= <var>0x2800</var>,<i>/* GMAC 1 registers */</i></td></tr>
<tr><th id="1137">1137</th><td>	<dfn class="enum" id="BASE_GMAC_2" title='BASE_GMAC_2' data-ref="BASE_GMAC_2" data-ref-filename="BASE_GMAC_2">BASE_GMAC_2</dfn>	= <var>0x3800</var>,<i>/* GMAC 2 registers */</i></td></tr>
<tr><th id="1138">1138</th><td>};</td></tr>
<tr><th id="1139">1139</th><td></td></tr>
<tr><th id="1140">1140</th><td><i>/*</i></td></tr>
<tr><th id="1141">1141</th><td><i> * Marvel-PHY Registers, indirect addressed over GMAC</i></td></tr>
<tr><th id="1142">1142</th><td><i> */</i></td></tr>
<tr><th id="1143">1143</th><td><b>enum</b> {</td></tr>
<tr><th id="1144">1144</th><td>	<dfn class="enum" id="PHY_MARV_CTRL" title='PHY_MARV_CTRL' data-ref="PHY_MARV_CTRL" data-ref-filename="PHY_MARV_CTRL">PHY_MARV_CTRL</dfn>		= <var>0x00</var>,<i>/* 16 bit r/w	PHY Control Register */</i></td></tr>
<tr><th id="1145">1145</th><td>	<dfn class="enum" id="PHY_MARV_STAT" title='PHY_MARV_STAT' data-ref="PHY_MARV_STAT" data-ref-filename="PHY_MARV_STAT">PHY_MARV_STAT</dfn>		= <var>0x01</var>,<i>/* 16 bit r/o	PHY Status Register */</i></td></tr>
<tr><th id="1146">1146</th><td>	<dfn class="enum" id="PHY_MARV_ID0" title='PHY_MARV_ID0' data-ref="PHY_MARV_ID0" data-ref-filename="PHY_MARV_ID0">PHY_MARV_ID0</dfn>		= <var>0x02</var>,<i>/* 16 bit r/o	PHY ID0 Register */</i></td></tr>
<tr><th id="1147">1147</th><td>	<dfn class="enum" id="PHY_MARV_ID1" title='PHY_MARV_ID1' data-ref="PHY_MARV_ID1" data-ref-filename="PHY_MARV_ID1">PHY_MARV_ID1</dfn>		= <var>0x03</var>,<i>/* 16 bit r/o	PHY ID1 Register */</i></td></tr>
<tr><th id="1148">1148</th><td>	<dfn class="enum" id="PHY_MARV_AUNE_ADV" title='PHY_MARV_AUNE_ADV' data-ref="PHY_MARV_AUNE_ADV" data-ref-filename="PHY_MARV_AUNE_ADV">PHY_MARV_AUNE_ADV</dfn>	= <var>0x04</var>,<i>/* 16 bit r/w	Auto-Neg. Advertisement */</i></td></tr>
<tr><th id="1149">1149</th><td>	<dfn class="enum" id="PHY_MARV_AUNE_LP" title='PHY_MARV_AUNE_LP' data-ref="PHY_MARV_AUNE_LP" data-ref-filename="PHY_MARV_AUNE_LP">PHY_MARV_AUNE_LP</dfn>	= <var>0x05</var>,<i>/* 16 bit r/o	Link Part Ability Reg */</i></td></tr>
<tr><th id="1150">1150</th><td>	<dfn class="enum" id="PHY_MARV_AUNE_EXP" title='PHY_MARV_AUNE_EXP' data-ref="PHY_MARV_AUNE_EXP" data-ref-filename="PHY_MARV_AUNE_EXP">PHY_MARV_AUNE_EXP</dfn>	= <var>0x06</var>,<i>/* 16 bit r/o	Auto-Neg. Expansion Reg */</i></td></tr>
<tr><th id="1151">1151</th><td>	<dfn class="enum" id="PHY_MARV_NEPG" title='PHY_MARV_NEPG' data-ref="PHY_MARV_NEPG" data-ref-filename="PHY_MARV_NEPG">PHY_MARV_NEPG</dfn>		= <var>0x07</var>,<i>/* 16 bit r/w	Next Page Register */</i></td></tr>
<tr><th id="1152">1152</th><td>	<dfn class="enum" id="PHY_MARV_NEPG_LP" title='PHY_MARV_NEPG_LP' data-ref="PHY_MARV_NEPG_LP" data-ref-filename="PHY_MARV_NEPG_LP">PHY_MARV_NEPG_LP</dfn>	= <var>0x08</var>,<i>/* 16 bit r/o	Next Page Link Partner */</i></td></tr>
<tr><th id="1153">1153</th><td>	<i>/* Marvel-specific registers */</i></td></tr>
<tr><th id="1154">1154</th><td>	<dfn class="enum" id="PHY_MARV_1000T_CTRL" title='PHY_MARV_1000T_CTRL' data-ref="PHY_MARV_1000T_CTRL" data-ref-filename="PHY_MARV_1000T_CTRL">PHY_MARV_1000T_CTRL</dfn>	= <var>0x09</var>,<i>/* 16 bit r/w	1000Base-T Control Reg */</i></td></tr>
<tr><th id="1155">1155</th><td>	<dfn class="enum" id="PHY_MARV_1000T_STAT" title='PHY_MARV_1000T_STAT' data-ref="PHY_MARV_1000T_STAT" data-ref-filename="PHY_MARV_1000T_STAT">PHY_MARV_1000T_STAT</dfn>	= <var>0x0a</var>,<i>/* 16 bit r/o	1000Base-T Status Reg */</i></td></tr>
<tr><th id="1156">1156</th><td>	<dfn class="enum" id="PHY_MARV_EXT_STAT" title='PHY_MARV_EXT_STAT' data-ref="PHY_MARV_EXT_STAT" data-ref-filename="PHY_MARV_EXT_STAT">PHY_MARV_EXT_STAT</dfn>	= <var>0x0f</var>,<i>/* 16 bit r/o	Extended Status Reg */</i></td></tr>
<tr><th id="1157">1157</th><td>	<dfn class="enum" id="PHY_MARV_PHY_CTRL" title='PHY_MARV_PHY_CTRL' data-ref="PHY_MARV_PHY_CTRL" data-ref-filename="PHY_MARV_PHY_CTRL">PHY_MARV_PHY_CTRL</dfn>	= <var>0x10</var>,<i>/* 16 bit r/w	PHY Specific Ctrl Reg */</i></td></tr>
<tr><th id="1158">1158</th><td>	<dfn class="enum" id="PHY_MARV_PHY_STAT" title='PHY_MARV_PHY_STAT' data-ref="PHY_MARV_PHY_STAT" data-ref-filename="PHY_MARV_PHY_STAT">PHY_MARV_PHY_STAT</dfn>	= <var>0x11</var>,<i>/* 16 bit r/o	PHY Specific Stat Reg */</i></td></tr>
<tr><th id="1159">1159</th><td>	<dfn class="enum" id="PHY_MARV_INT_MASK" title='PHY_MARV_INT_MASK' data-ref="PHY_MARV_INT_MASK" data-ref-filename="PHY_MARV_INT_MASK">PHY_MARV_INT_MASK</dfn>	= <var>0x12</var>,<i>/* 16 bit r/w	Interrupt Mask Reg */</i></td></tr>
<tr><th id="1160">1160</th><td>	<dfn class="enum" id="PHY_MARV_INT_STAT" title='PHY_MARV_INT_STAT' data-ref="PHY_MARV_INT_STAT" data-ref-filename="PHY_MARV_INT_STAT">PHY_MARV_INT_STAT</dfn>	= <var>0x13</var>,<i>/* 16 bit r/o	Interrupt Status Reg */</i></td></tr>
<tr><th id="1161">1161</th><td>	<dfn class="enum" id="PHY_MARV_EXT_CTRL" title='PHY_MARV_EXT_CTRL' data-ref="PHY_MARV_EXT_CTRL" data-ref-filename="PHY_MARV_EXT_CTRL">PHY_MARV_EXT_CTRL</dfn>	= <var>0x14</var>,<i>/* 16 bit r/w	Ext. PHY Specific Ctrl */</i></td></tr>
<tr><th id="1162">1162</th><td>	<dfn class="enum" id="PHY_MARV_RXE_CNT" title='PHY_MARV_RXE_CNT' data-ref="PHY_MARV_RXE_CNT" data-ref-filename="PHY_MARV_RXE_CNT">PHY_MARV_RXE_CNT</dfn>	= <var>0x15</var>,<i>/* 16 bit r/w	Receive Error Counter */</i></td></tr>
<tr><th id="1163">1163</th><td>	<dfn class="enum" id="PHY_MARV_EXT_ADR" title='PHY_MARV_EXT_ADR' data-ref="PHY_MARV_EXT_ADR" data-ref-filename="PHY_MARV_EXT_ADR">PHY_MARV_EXT_ADR</dfn>	= <var>0x16</var>,<i>/* 16 bit r/w	Ext. Ad. for Cable Diag. */</i></td></tr>
<tr><th id="1164">1164</th><td>	<dfn class="enum" id="PHY_MARV_PORT_IRQ" title='PHY_MARV_PORT_IRQ' data-ref="PHY_MARV_PORT_IRQ" data-ref-filename="PHY_MARV_PORT_IRQ">PHY_MARV_PORT_IRQ</dfn>	= <var>0x17</var>,<i>/* 16 bit r/o	Port 0 IRQ (88E1111 only) */</i></td></tr>
<tr><th id="1165">1165</th><td>	<dfn class="enum" id="PHY_MARV_LED_CTRL" title='PHY_MARV_LED_CTRL' data-ref="PHY_MARV_LED_CTRL" data-ref-filename="PHY_MARV_LED_CTRL">PHY_MARV_LED_CTRL</dfn>	= <var>0x18</var>,<i>/* 16 bit r/w	LED Control Reg */</i></td></tr>
<tr><th id="1166">1166</th><td>	<dfn class="enum" id="PHY_MARV_LED_OVER" title='PHY_MARV_LED_OVER' data-ref="PHY_MARV_LED_OVER" data-ref-filename="PHY_MARV_LED_OVER">PHY_MARV_LED_OVER</dfn>	= <var>0x19</var>,<i>/* 16 bit r/w	Manual LED Override Reg */</i></td></tr>
<tr><th id="1167">1167</th><td>	<dfn class="enum" id="PHY_MARV_EXT_CTRL_2" title='PHY_MARV_EXT_CTRL_2' data-ref="PHY_MARV_EXT_CTRL_2" data-ref-filename="PHY_MARV_EXT_CTRL_2">PHY_MARV_EXT_CTRL_2</dfn>	= <var>0x1a</var>,<i>/* 16 bit r/w	Ext. PHY Specific Ctrl 2 */</i></td></tr>
<tr><th id="1168">1168</th><td>	<dfn class="enum" id="PHY_MARV_EXT_P_STAT" title='PHY_MARV_EXT_P_STAT' data-ref="PHY_MARV_EXT_P_STAT" data-ref-filename="PHY_MARV_EXT_P_STAT">PHY_MARV_EXT_P_STAT</dfn>	= <var>0x1b</var>,<i>/* 16 bit r/w	Ext. PHY Spec. Stat Reg */</i></td></tr>
<tr><th id="1169">1169</th><td>	<dfn class="enum" id="PHY_MARV_CABLE_DIAG" title='PHY_MARV_CABLE_DIAG' data-ref="PHY_MARV_CABLE_DIAG" data-ref-filename="PHY_MARV_CABLE_DIAG">PHY_MARV_CABLE_DIAG</dfn>	= <var>0x1c</var>,<i>/* 16 bit r/o	Cable Diagnostic Reg */</i></td></tr>
<tr><th id="1170">1170</th><td>	<dfn class="enum" id="PHY_MARV_PAGE_ADDR" title='PHY_MARV_PAGE_ADDR' data-ref="PHY_MARV_PAGE_ADDR" data-ref-filename="PHY_MARV_PAGE_ADDR">PHY_MARV_PAGE_ADDR</dfn>	= <var>0x1d</var>,<i>/* 16 bit r/w	Extended Page Address Reg */</i></td></tr>
<tr><th id="1171">1171</th><td>	<dfn class="enum" id="PHY_MARV_PAGE_DATA" title='PHY_MARV_PAGE_DATA' data-ref="PHY_MARV_PAGE_DATA" data-ref-filename="PHY_MARV_PAGE_DATA">PHY_MARV_PAGE_DATA</dfn>	= <var>0x1e</var>,<i>/* 16 bit r/w	Extended Page Data Reg */</i></td></tr>
<tr><th id="1172">1172</th><td></td></tr>
<tr><th id="1173">1173</th><td><i>/* for 10/100 Fast Ethernet PHY (88E3082 only) */</i></td></tr>
<tr><th id="1174">1174</th><td>	<dfn class="enum" id="PHY_MARV_FE_LED_PAR" title='PHY_MARV_FE_LED_PAR' data-ref="PHY_MARV_FE_LED_PAR" data-ref-filename="PHY_MARV_FE_LED_PAR">PHY_MARV_FE_LED_PAR</dfn>	= <var>0x16</var>,<i>/* 16 bit r/w	LED Parallel Select Reg. */</i></td></tr>
<tr><th id="1175">1175</th><td>	<dfn class="enum" id="PHY_MARV_FE_LED_SER" title='PHY_MARV_FE_LED_SER' data-ref="PHY_MARV_FE_LED_SER" data-ref-filename="PHY_MARV_FE_LED_SER">PHY_MARV_FE_LED_SER</dfn>	= <var>0x17</var>,<i>/* 16 bit r/w	LED Stream Select S. LED */</i></td></tr>
<tr><th id="1176">1176</th><td>	<dfn class="enum" id="PHY_MARV_FE_VCT_TX" title='PHY_MARV_FE_VCT_TX' data-ref="PHY_MARV_FE_VCT_TX" data-ref-filename="PHY_MARV_FE_VCT_TX">PHY_MARV_FE_VCT_TX</dfn>	= <var>0x1a</var>,<i>/* 16 bit r/w	VCT Reg. for TXP/N Pins */</i></td></tr>
<tr><th id="1177">1177</th><td>	<dfn class="enum" id="PHY_MARV_FE_VCT_RX" title='PHY_MARV_FE_VCT_RX' data-ref="PHY_MARV_FE_VCT_RX" data-ref-filename="PHY_MARV_FE_VCT_RX">PHY_MARV_FE_VCT_RX</dfn>	= <var>0x1b</var>,<i>/* 16 bit r/o	VCT Reg. for RXP/N Pins */</i></td></tr>
<tr><th id="1178">1178</th><td>	<dfn class="enum" id="PHY_MARV_FE_SPEC_2" title='PHY_MARV_FE_SPEC_2' data-ref="PHY_MARV_FE_SPEC_2" data-ref-filename="PHY_MARV_FE_SPEC_2">PHY_MARV_FE_SPEC_2</dfn>	= <var>0x1c</var>,<i>/* 16 bit r/w	Specific Control Reg. 2 */</i></td></tr>
<tr><th id="1179">1179</th><td>};</td></tr>
<tr><th id="1180">1180</th><td></td></tr>
<tr><th id="1181">1181</th><td><b>enum</b> {</td></tr>
<tr><th id="1182">1182</th><td>	<dfn class="enum" id="PHY_CT_RESET" title='PHY_CT_RESET' data-ref="PHY_CT_RESET" data-ref-filename="PHY_CT_RESET">PHY_CT_RESET</dfn>	= <var>1</var>&lt;&lt;<var>15</var>, <i>/* Bit 15: (sc)	clear all PHY related regs */</i></td></tr>
<tr><th id="1183">1183</th><td>	<dfn class="enum" id="PHY_CT_LOOP" title='PHY_CT_LOOP' data-ref="PHY_CT_LOOP" data-ref-filename="PHY_CT_LOOP">PHY_CT_LOOP</dfn>	= <var>1</var>&lt;&lt;<var>14</var>, <i>/* Bit 14:	enable Loopback over PHY */</i></td></tr>
<tr><th id="1184">1184</th><td>	<dfn class="enum" id="PHY_CT_SPS_LSB" title='PHY_CT_SPS_LSB' data-ref="PHY_CT_SPS_LSB" data-ref-filename="PHY_CT_SPS_LSB">PHY_CT_SPS_LSB</dfn>	= <var>1</var>&lt;&lt;<var>13</var>, <i>/* Bit 13:	Speed select, lower bit */</i></td></tr>
<tr><th id="1185">1185</th><td>	<dfn class="enum" id="PHY_CT_ANE" title='PHY_CT_ANE' data-ref="PHY_CT_ANE" data-ref-filename="PHY_CT_ANE">PHY_CT_ANE</dfn>	= <var>1</var>&lt;&lt;<var>12</var>, <i>/* Bit 12:	Auto-Negotiation Enabled */</i></td></tr>
<tr><th id="1186">1186</th><td>	<dfn class="enum" id="PHY_CT_PDOWN" title='PHY_CT_PDOWN' data-ref="PHY_CT_PDOWN" data-ref-filename="PHY_CT_PDOWN">PHY_CT_PDOWN</dfn>	= <var>1</var>&lt;&lt;<var>11</var>, <i>/* Bit 11:	Power Down Mode */</i></td></tr>
<tr><th id="1187">1187</th><td>	<dfn class="enum" id="PHY_CT_ISOL" title='PHY_CT_ISOL' data-ref="PHY_CT_ISOL" data-ref-filename="PHY_CT_ISOL">PHY_CT_ISOL</dfn>	= <var>1</var>&lt;&lt;<var>10</var>, <i>/* Bit 10:	Isolate Mode */</i></td></tr>
<tr><th id="1188">1188</th><td>	<dfn class="enum" id="PHY_CT_RE_CFG" title='PHY_CT_RE_CFG' data-ref="PHY_CT_RE_CFG" data-ref-filename="PHY_CT_RE_CFG">PHY_CT_RE_CFG</dfn>	= <var>1</var>&lt;&lt;<var>9</var>, <i>/* Bit  9:	(sc) Restart Auto-Negotiation */</i></td></tr>
<tr><th id="1189">1189</th><td>	<dfn class="enum" id="PHY_CT_DUP_MD" title='PHY_CT_DUP_MD' data-ref="PHY_CT_DUP_MD" data-ref-filename="PHY_CT_DUP_MD">PHY_CT_DUP_MD</dfn>	= <var>1</var>&lt;&lt;<var>8</var>, <i>/* Bit  8:	Duplex Mode */</i></td></tr>
<tr><th id="1190">1190</th><td>	<dfn class="enum" id="PHY_CT_COL_TST" title='PHY_CT_COL_TST' data-ref="PHY_CT_COL_TST" data-ref-filename="PHY_CT_COL_TST">PHY_CT_COL_TST</dfn>	= <var>1</var>&lt;&lt;<var>7</var>, <i>/* Bit  7:	Collision Test enabled */</i></td></tr>
<tr><th id="1191">1191</th><td>	<dfn class="enum" id="PHY_CT_SPS_MSB" title='PHY_CT_SPS_MSB' data-ref="PHY_CT_SPS_MSB" data-ref-filename="PHY_CT_SPS_MSB">PHY_CT_SPS_MSB</dfn>	= <var>1</var>&lt;&lt;<var>6</var>, <i>/* Bit  6:	Speed select, upper bit */</i></td></tr>
<tr><th id="1192">1192</th><td>};</td></tr>
<tr><th id="1193">1193</th><td></td></tr>
<tr><th id="1194">1194</th><td><b>enum</b> {</td></tr>
<tr><th id="1195">1195</th><td>	<dfn class="enum" id="PHY_CT_SP1000" title='PHY_CT_SP1000' data-ref="PHY_CT_SP1000" data-ref-filename="PHY_CT_SP1000">PHY_CT_SP1000</dfn>	= <a class="enum" href="#PHY_CT_SPS_MSB" title='PHY_CT_SPS_MSB' data-ref="PHY_CT_SPS_MSB" data-ref-filename="PHY_CT_SPS_MSB">PHY_CT_SPS_MSB</a>, <i>/* enable speed of 1000 Mbps */</i></td></tr>
<tr><th id="1196">1196</th><td>	<dfn class="enum" id="PHY_CT_SP100" title='PHY_CT_SP100' data-ref="PHY_CT_SP100" data-ref-filename="PHY_CT_SP100">PHY_CT_SP100</dfn>	= <a class="enum" href="#PHY_CT_SPS_LSB" title='PHY_CT_SPS_LSB' data-ref="PHY_CT_SPS_LSB" data-ref-filename="PHY_CT_SPS_LSB">PHY_CT_SPS_LSB</a>, <i>/* enable speed of  100 Mbps */</i></td></tr>
<tr><th id="1197">1197</th><td>	<dfn class="enum" id="PHY_CT_SP10" title='PHY_CT_SP10' data-ref="PHY_CT_SP10" data-ref-filename="PHY_CT_SP10">PHY_CT_SP10</dfn>	= <var>0</var>,		  <i>/* enable speed of   10 Mbps */</i></td></tr>
<tr><th id="1198">1198</th><td>};</td></tr>
<tr><th id="1199">1199</th><td></td></tr>
<tr><th id="1200">1200</th><td><b>enum</b> {</td></tr>
<tr><th id="1201">1201</th><td>	<dfn class="enum" id="PHY_ST_EXT_ST" title='PHY_ST_EXT_ST' data-ref="PHY_ST_EXT_ST" data-ref-filename="PHY_ST_EXT_ST">PHY_ST_EXT_ST</dfn>	= <var>1</var>&lt;&lt;<var>8</var>, <i>/* Bit  8:	Extended Status Present */</i></td></tr>
<tr><th id="1202">1202</th><td></td></tr>
<tr><th id="1203">1203</th><td>	<dfn class="enum" id="PHY_ST_PRE_SUP" title='PHY_ST_PRE_SUP' data-ref="PHY_ST_PRE_SUP" data-ref-filename="PHY_ST_PRE_SUP">PHY_ST_PRE_SUP</dfn>	= <var>1</var>&lt;&lt;<var>6</var>, <i>/* Bit  6:	Preamble Suppression */</i></td></tr>
<tr><th id="1204">1204</th><td>	<dfn class="enum" id="PHY_ST_AN_OVER" title='PHY_ST_AN_OVER' data-ref="PHY_ST_AN_OVER" data-ref-filename="PHY_ST_AN_OVER">PHY_ST_AN_OVER</dfn>	= <var>1</var>&lt;&lt;<var>5</var>, <i>/* Bit  5:	Auto-Negotiation Over */</i></td></tr>
<tr><th id="1205">1205</th><td>	<dfn class="enum" id="PHY_ST_REM_FLT" title='PHY_ST_REM_FLT' data-ref="PHY_ST_REM_FLT" data-ref-filename="PHY_ST_REM_FLT">PHY_ST_REM_FLT</dfn>	= <var>1</var>&lt;&lt;<var>4</var>, <i>/* Bit  4:	Remote Fault Condition Occurred */</i></td></tr>
<tr><th id="1206">1206</th><td>	<dfn class="enum" id="PHY_ST_AN_CAP" title='PHY_ST_AN_CAP' data-ref="PHY_ST_AN_CAP" data-ref-filename="PHY_ST_AN_CAP">PHY_ST_AN_CAP</dfn>	= <var>1</var>&lt;&lt;<var>3</var>, <i>/* Bit  3:	Auto-Negotiation Capability */</i></td></tr>
<tr><th id="1207">1207</th><td>	<dfn class="enum" id="PHY_ST_LSYNC" title='PHY_ST_LSYNC' data-ref="PHY_ST_LSYNC" data-ref-filename="PHY_ST_LSYNC">PHY_ST_LSYNC</dfn>	= <var>1</var>&lt;&lt;<var>2</var>, <i>/* Bit  2:	Link Synchronized */</i></td></tr>
<tr><th id="1208">1208</th><td>	<dfn class="enum" id="PHY_ST_JAB_DET" title='PHY_ST_JAB_DET' data-ref="PHY_ST_JAB_DET" data-ref-filename="PHY_ST_JAB_DET">PHY_ST_JAB_DET</dfn>	= <var>1</var>&lt;&lt;<var>1</var>, <i>/* Bit  1:	Jabber Detected */</i></td></tr>
<tr><th id="1209">1209</th><td>	<dfn class="enum" id="PHY_ST_EXT_REG" title='PHY_ST_EXT_REG' data-ref="PHY_ST_EXT_REG" data-ref-filename="PHY_ST_EXT_REG">PHY_ST_EXT_REG</dfn>	= <var>1</var>&lt;&lt;<var>0</var>, <i>/* Bit  0:	Extended Register available */</i></td></tr>
<tr><th id="1210">1210</th><td>};</td></tr>
<tr><th id="1211">1211</th><td></td></tr>
<tr><th id="1212">1212</th><td><b>enum</b> {</td></tr>
<tr><th id="1213">1213</th><td>	<dfn class="enum" id="PHY_I1_OUI_MSK" title='PHY_I1_OUI_MSK' data-ref="PHY_I1_OUI_MSK" data-ref-filename="PHY_I1_OUI_MSK">PHY_I1_OUI_MSK</dfn>	= <var>0x3f</var>&lt;&lt;<var>10</var>, <i>/* Bit 15..10:	Organization Unique ID */</i></td></tr>
<tr><th id="1214">1214</th><td>	<dfn class="enum" id="PHY_I1_MOD_NUM" title='PHY_I1_MOD_NUM' data-ref="PHY_I1_MOD_NUM" data-ref-filename="PHY_I1_MOD_NUM">PHY_I1_MOD_NUM</dfn>	= <var>0x3f</var>&lt;&lt;<var>4</var>, <i>/* Bit  9.. 4:	Model Number */</i></td></tr>
<tr><th id="1215">1215</th><td>	<dfn class="enum" id="PHY_I1_REV_MSK" title='PHY_I1_REV_MSK' data-ref="PHY_I1_REV_MSK" data-ref-filename="PHY_I1_REV_MSK">PHY_I1_REV_MSK</dfn>	= <var>0xf</var>, <i>/* Bit  3.. 0:	Revision Number */</i></td></tr>
<tr><th id="1216">1216</th><td>};</td></tr>
<tr><th id="1217">1217</th><td></td></tr>
<tr><th id="1218">1218</th><td><i>/* different Marvell PHY Ids */</i></td></tr>
<tr><th id="1219">1219</th><td><b>enum</b> {</td></tr>
<tr><th id="1220">1220</th><td>	<dfn class="enum" id="PHY_MARV_ID0_VAL" title='PHY_MARV_ID0_VAL' data-ref="PHY_MARV_ID0_VAL" data-ref-filename="PHY_MARV_ID0_VAL">PHY_MARV_ID0_VAL</dfn>= <var>0x0141</var>, <i>/* Marvell Unique Identifier */</i></td></tr>
<tr><th id="1221">1221</th><td></td></tr>
<tr><th id="1222">1222</th><td>	<dfn class="enum" id="PHY_BCOM_ID1_A1" title='PHY_BCOM_ID1_A1' data-ref="PHY_BCOM_ID1_A1" data-ref-filename="PHY_BCOM_ID1_A1">PHY_BCOM_ID1_A1</dfn>	= <var>0x6041</var>,</td></tr>
<tr><th id="1223">1223</th><td>	<dfn class="enum" id="PHY_BCOM_ID1_B2" title='PHY_BCOM_ID1_B2' data-ref="PHY_BCOM_ID1_B2" data-ref-filename="PHY_BCOM_ID1_B2">PHY_BCOM_ID1_B2</dfn>	= <var>0x6043</var>,</td></tr>
<tr><th id="1224">1224</th><td>	<dfn class="enum" id="PHY_BCOM_ID1_C0" title='PHY_BCOM_ID1_C0' data-ref="PHY_BCOM_ID1_C0" data-ref-filename="PHY_BCOM_ID1_C0">PHY_BCOM_ID1_C0</dfn>	= <var>0x6044</var>,</td></tr>
<tr><th id="1225">1225</th><td>	<dfn class="enum" id="PHY_BCOM_ID1_C5" title='PHY_BCOM_ID1_C5' data-ref="PHY_BCOM_ID1_C5" data-ref-filename="PHY_BCOM_ID1_C5">PHY_BCOM_ID1_C5</dfn>	= <var>0x6047</var>,</td></tr>
<tr><th id="1226">1226</th><td></td></tr>
<tr><th id="1227">1227</th><td>	<dfn class="enum" id="PHY_MARV_ID1_B0" title='PHY_MARV_ID1_B0' data-ref="PHY_MARV_ID1_B0" data-ref-filename="PHY_MARV_ID1_B0">PHY_MARV_ID1_B0</dfn>	= <var>0x0C23</var>, <i>/* Yukon 	(PHY 88E1011) */</i></td></tr>
<tr><th id="1228">1228</th><td>	<dfn class="enum" id="PHY_MARV_ID1_B2" title='PHY_MARV_ID1_B2' data-ref="PHY_MARV_ID1_B2" data-ref-filename="PHY_MARV_ID1_B2">PHY_MARV_ID1_B2</dfn>	= <var>0x0C25</var>, <i>/* Yukon-Plus (PHY 88E1011) */</i></td></tr>
<tr><th id="1229">1229</th><td>	<dfn class="enum" id="PHY_MARV_ID1_C2" title='PHY_MARV_ID1_C2' data-ref="PHY_MARV_ID1_C2" data-ref-filename="PHY_MARV_ID1_C2">PHY_MARV_ID1_C2</dfn>	= <var>0x0CC2</var>, <i>/* Yukon-EC	(PHY 88E1111) */</i></td></tr>
<tr><th id="1230">1230</th><td>	<dfn class="enum" id="PHY_MARV_ID1_Y2" title='PHY_MARV_ID1_Y2' data-ref="PHY_MARV_ID1_Y2" data-ref-filename="PHY_MARV_ID1_Y2">PHY_MARV_ID1_Y2</dfn>	= <var>0x0C91</var>, <i>/* Yukon-2	(PHY 88E1112) */</i></td></tr>
<tr><th id="1231">1231</th><td>	<dfn class="enum" id="PHY_MARV_ID1_FE" title='PHY_MARV_ID1_FE' data-ref="PHY_MARV_ID1_FE" data-ref-filename="PHY_MARV_ID1_FE">PHY_MARV_ID1_FE</dfn> = <var>0x0C83</var>, <i>/* Yukon-FE   (PHY 88E3082 Rev.A1) */</i></td></tr>
<tr><th id="1232">1232</th><td>	<dfn class="enum" id="PHY_MARV_ID1_ECU" title='PHY_MARV_ID1_ECU' data-ref="PHY_MARV_ID1_ECU" data-ref-filename="PHY_MARV_ID1_ECU">PHY_MARV_ID1_ECU</dfn>= <var>0x0CB0</var>, <i>/* Yukon-ECU  (PHY 88E1149 Rev.B2?) */</i></td></tr>
<tr><th id="1233">1233</th><td>};</td></tr>
<tr><th id="1234">1234</th><td></td></tr>
<tr><th id="1235">1235</th><td><i>/* Advertisement register bits */</i></td></tr>
<tr><th id="1236">1236</th><td><b>enum</b> {</td></tr>
<tr><th id="1237">1237</th><td>	<dfn class="enum" id="PHY_AN_NXT_PG" title='PHY_AN_NXT_PG' data-ref="PHY_AN_NXT_PG" data-ref-filename="PHY_AN_NXT_PG">PHY_AN_NXT_PG</dfn>	= <var>1</var>&lt;&lt;<var>15</var>, <i>/* Bit 15:	Request Next Page */</i></td></tr>
<tr><th id="1238">1238</th><td>	<dfn class="enum" id="PHY_AN_ACK" title='PHY_AN_ACK' data-ref="PHY_AN_ACK" data-ref-filename="PHY_AN_ACK">PHY_AN_ACK</dfn>	= <var>1</var>&lt;&lt;<var>14</var>, <i>/* Bit 14:	(ro) Acknowledge Received */</i></td></tr>
<tr><th id="1239">1239</th><td>	<dfn class="enum" id="PHY_AN_RF" title='PHY_AN_RF' data-ref="PHY_AN_RF" data-ref-filename="PHY_AN_RF">PHY_AN_RF</dfn>	= <var>1</var>&lt;&lt;<var>13</var>, <i>/* Bit 13:	Remote Fault Bits */</i></td></tr>
<tr><th id="1240">1240</th><td></td></tr>
<tr><th id="1241">1241</th><td>	<dfn class="enum" id="PHY_AN_PAUSE_ASYM" title='PHY_AN_PAUSE_ASYM' data-ref="PHY_AN_PAUSE_ASYM" data-ref-filename="PHY_AN_PAUSE_ASYM">PHY_AN_PAUSE_ASYM</dfn> = <var>1</var>&lt;&lt;<var>11</var>,<i>/* Bit 11:	Try for asymmetric */</i></td></tr>
<tr><th id="1242">1242</th><td>	<dfn class="enum" id="PHY_AN_PAUSE_CAP" title='PHY_AN_PAUSE_CAP' data-ref="PHY_AN_PAUSE_CAP" data-ref-filename="PHY_AN_PAUSE_CAP">PHY_AN_PAUSE_CAP</dfn> = <var>1</var>&lt;&lt;<var>10</var>, <i>/* Bit 10:	Try for pause */</i></td></tr>
<tr><th id="1243">1243</th><td>	<dfn class="enum" id="PHY_AN_100BASE4" title='PHY_AN_100BASE4' data-ref="PHY_AN_100BASE4" data-ref-filename="PHY_AN_100BASE4">PHY_AN_100BASE4</dfn>	= <var>1</var>&lt;&lt;<var>9</var>, <i>/* Bit 9:	Try for 100mbps 4k packets */</i></td></tr>
<tr><th id="1244">1244</th><td>	<dfn class="enum" id="PHY_AN_100FULL" title='PHY_AN_100FULL' data-ref="PHY_AN_100FULL" data-ref-filename="PHY_AN_100FULL">PHY_AN_100FULL</dfn>	= <var>1</var>&lt;&lt;<var>8</var>, <i>/* Bit 8:	Try for 100mbps full-duplex */</i></td></tr>
<tr><th id="1245">1245</th><td>	<dfn class="enum" id="PHY_AN_100HALF" title='PHY_AN_100HALF' data-ref="PHY_AN_100HALF" data-ref-filename="PHY_AN_100HALF">PHY_AN_100HALF</dfn>	= <var>1</var>&lt;&lt;<var>7</var>, <i>/* Bit 7:	Try for 100mbps half-duplex */</i></td></tr>
<tr><th id="1246">1246</th><td>	<dfn class="enum" id="PHY_AN_10FULL" title='PHY_AN_10FULL' data-ref="PHY_AN_10FULL" data-ref-filename="PHY_AN_10FULL">PHY_AN_10FULL</dfn>	= <var>1</var>&lt;&lt;<var>6</var>, <i>/* Bit 6:	Try for 10mbps full-duplex */</i></td></tr>
<tr><th id="1247">1247</th><td>	<dfn class="enum" id="PHY_AN_10HALF" title='PHY_AN_10HALF' data-ref="PHY_AN_10HALF" data-ref-filename="PHY_AN_10HALF">PHY_AN_10HALF</dfn>	= <var>1</var>&lt;&lt;<var>5</var>, <i>/* Bit 5:	Try for 10mbps half-duplex */</i></td></tr>
<tr><th id="1248">1248</th><td>	<dfn class="enum" id="PHY_AN_CSMA" title='PHY_AN_CSMA' data-ref="PHY_AN_CSMA" data-ref-filename="PHY_AN_CSMA">PHY_AN_CSMA</dfn>	= <var>1</var>&lt;&lt;<var>0</var>, <i>/* Bit 0:	Only selector supported */</i></td></tr>
<tr><th id="1249">1249</th><td>	<dfn class="enum" id="PHY_AN_SEL" title='PHY_AN_SEL' data-ref="PHY_AN_SEL" data-ref-filename="PHY_AN_SEL">PHY_AN_SEL</dfn>	= <var>0x1f</var>, <i>/* Bit 4..0:	Selector Field, 00001=Ethernet*/</i></td></tr>
<tr><th id="1250">1250</th><td>	<dfn class="enum" id="PHY_AN_FULL" title='PHY_AN_FULL' data-ref="PHY_AN_FULL" data-ref-filename="PHY_AN_FULL">PHY_AN_FULL</dfn>	= <a class="enum" href="#PHY_AN_100FULL" title='PHY_AN_100FULL' data-ref="PHY_AN_100FULL" data-ref-filename="PHY_AN_100FULL">PHY_AN_100FULL</a> | <a class="enum" href="#PHY_AN_10FULL" title='PHY_AN_10FULL' data-ref="PHY_AN_10FULL" data-ref-filename="PHY_AN_10FULL">PHY_AN_10FULL</a> | <a class="enum" href="#PHY_AN_CSMA" title='PHY_AN_CSMA' data-ref="PHY_AN_CSMA" data-ref-filename="PHY_AN_CSMA">PHY_AN_CSMA</a>,</td></tr>
<tr><th id="1251">1251</th><td>	<dfn class="enum" id="PHY_AN_ALL" title='PHY_AN_ALL' data-ref="PHY_AN_ALL" data-ref-filename="PHY_AN_ALL">PHY_AN_ALL</dfn>	= <a class="enum" href="#PHY_AN_10HALF" title='PHY_AN_10HALF' data-ref="PHY_AN_10HALF" data-ref-filename="PHY_AN_10HALF">PHY_AN_10HALF</a> | <a class="enum" href="#PHY_AN_10FULL" title='PHY_AN_10FULL' data-ref="PHY_AN_10FULL" data-ref-filename="PHY_AN_10FULL">PHY_AN_10FULL</a> |</td></tr>
<tr><th id="1252">1252</th><td>		  	  <a class="enum" href="#PHY_AN_100HALF" title='PHY_AN_100HALF' data-ref="PHY_AN_100HALF" data-ref-filename="PHY_AN_100HALF">PHY_AN_100HALF</a> | <a class="enum" href="#PHY_AN_100FULL" title='PHY_AN_100FULL' data-ref="PHY_AN_100FULL" data-ref-filename="PHY_AN_100FULL">PHY_AN_100FULL</a>,</td></tr>
<tr><th id="1253">1253</th><td>};</td></tr>
<tr><th id="1254">1254</th><td></td></tr>
<tr><th id="1255">1255</th><td><i>/*****  PHY_BCOM_1000T_STAT	16 bit r/o	1000Base-T Status Reg *****/</i></td></tr>
<tr><th id="1256">1256</th><td><i>/*****  PHY_MARV_1000T_STAT	16 bit r/o	1000Base-T Status Reg *****/</i></td></tr>
<tr><th id="1257">1257</th><td><b>enum</b> {</td></tr>
<tr><th id="1258">1258</th><td>	<dfn class="enum" id="PHY_B_1000S_MSF" title='PHY_B_1000S_MSF' data-ref="PHY_B_1000S_MSF" data-ref-filename="PHY_B_1000S_MSF">PHY_B_1000S_MSF</dfn>	= <var>1</var>&lt;&lt;<var>15</var>, <i>/* Bit 15:	Master/Slave Fault */</i></td></tr>
<tr><th id="1259">1259</th><td>	<dfn class="enum" id="PHY_B_1000S_MSR" title='PHY_B_1000S_MSR' data-ref="PHY_B_1000S_MSR" data-ref-filename="PHY_B_1000S_MSR">PHY_B_1000S_MSR</dfn>	= <var>1</var>&lt;&lt;<var>14</var>, <i>/* Bit 14:	Master/Slave Result */</i></td></tr>
<tr><th id="1260">1260</th><td>	<dfn class="enum" id="PHY_B_1000S_LRS" title='PHY_B_1000S_LRS' data-ref="PHY_B_1000S_LRS" data-ref-filename="PHY_B_1000S_LRS">PHY_B_1000S_LRS</dfn>	= <var>1</var>&lt;&lt;<var>13</var>, <i>/* Bit 13:	Local Receiver Status */</i></td></tr>
<tr><th id="1261">1261</th><td>	<dfn class="enum" id="PHY_B_1000S_RRS" title='PHY_B_1000S_RRS' data-ref="PHY_B_1000S_RRS" data-ref-filename="PHY_B_1000S_RRS">PHY_B_1000S_RRS</dfn>	= <var>1</var>&lt;&lt;<var>12</var>, <i>/* Bit 12:	Remote Receiver Status */</i></td></tr>
<tr><th id="1262">1262</th><td>	<dfn class="enum" id="PHY_B_1000S_LP_FD" title='PHY_B_1000S_LP_FD' data-ref="PHY_B_1000S_LP_FD" data-ref-filename="PHY_B_1000S_LP_FD">PHY_B_1000S_LP_FD</dfn>	= <var>1</var>&lt;&lt;<var>11</var>, <i>/* Bit 11:	Link Partner can FD */</i></td></tr>
<tr><th id="1263">1263</th><td>	<dfn class="enum" id="PHY_B_1000S_LP_HD" title='PHY_B_1000S_LP_HD' data-ref="PHY_B_1000S_LP_HD" data-ref-filename="PHY_B_1000S_LP_HD">PHY_B_1000S_LP_HD</dfn>	= <var>1</var>&lt;&lt;<var>10</var>, <i>/* Bit 10:	Link Partner can HD */</i></td></tr>
<tr><th id="1264">1264</th><td>									<i>/* Bit  9..8:	reserved */</i></td></tr>
<tr><th id="1265">1265</th><td>	<dfn class="enum" id="PHY_B_1000S_IEC" title='PHY_B_1000S_IEC' data-ref="PHY_B_1000S_IEC" data-ref-filename="PHY_B_1000S_IEC">PHY_B_1000S_IEC</dfn>	= <var>0xff</var>, <i>/* Bit  7..0:	Idle Error Count */</i></td></tr>
<tr><th id="1266">1266</th><td>};</td></tr>
<tr><th id="1267">1267</th><td></td></tr>
<tr><th id="1268">1268</th><td><i class="doc">/** Marvell-Specific */</i></td></tr>
<tr><th id="1269">1269</th><td><b>enum</b> {</td></tr>
<tr><th id="1270">1270</th><td>	<dfn class="enum" id="PHY_M_AN_NXT_PG" title='PHY_M_AN_NXT_PG' data-ref="PHY_M_AN_NXT_PG" data-ref-filename="PHY_M_AN_NXT_PG">PHY_M_AN_NXT_PG</dfn>	= <var>1</var>&lt;&lt;<var>15</var>, <i>/* Request Next Page */</i></td></tr>
<tr><th id="1271">1271</th><td>	<dfn class="enum" id="PHY_M_AN_ACK" title='PHY_M_AN_ACK' data-ref="PHY_M_AN_ACK" data-ref-filename="PHY_M_AN_ACK">PHY_M_AN_ACK</dfn>	= <var>1</var>&lt;&lt;<var>14</var>, <i>/* (ro)	Acknowledge Received */</i></td></tr>
<tr><th id="1272">1272</th><td>	<dfn class="enum" id="PHY_M_AN_RF" title='PHY_M_AN_RF' data-ref="PHY_M_AN_RF" data-ref-filename="PHY_M_AN_RF">PHY_M_AN_RF</dfn>	= <var>1</var>&lt;&lt;<var>13</var>, <i>/* Remote Fault */</i></td></tr>
<tr><th id="1273">1273</th><td></td></tr>
<tr><th id="1274">1274</th><td>	<dfn class="enum" id="PHY_M_AN_ASP" title='PHY_M_AN_ASP' data-ref="PHY_M_AN_ASP" data-ref-filename="PHY_M_AN_ASP">PHY_M_AN_ASP</dfn>	= <var>1</var>&lt;&lt;<var>11</var>, <i>/* Asymmetric Pause */</i></td></tr>
<tr><th id="1275">1275</th><td>	<dfn class="enum" id="PHY_M_AN_PC" title='PHY_M_AN_PC' data-ref="PHY_M_AN_PC" data-ref-filename="PHY_M_AN_PC">PHY_M_AN_PC</dfn>	= <var>1</var>&lt;&lt;<var>10</var>, <i>/* MAC Pause implemented */</i></td></tr>
<tr><th id="1276">1276</th><td>	<dfn class="enum" id="PHY_M_AN_100_T4" title='PHY_M_AN_100_T4' data-ref="PHY_M_AN_100_T4" data-ref-filename="PHY_M_AN_100_T4">PHY_M_AN_100_T4</dfn>	= <var>1</var>&lt;&lt;<var>9</var>, <i>/* Not cap. 100Base-T4 (always 0) */</i></td></tr>
<tr><th id="1277">1277</th><td>	<dfn class="enum" id="PHY_M_AN_100_FD" title='PHY_M_AN_100_FD' data-ref="PHY_M_AN_100_FD" data-ref-filename="PHY_M_AN_100_FD">PHY_M_AN_100_FD</dfn>	= <var>1</var>&lt;&lt;<var>8</var>, <i>/* Advertise 100Base-TX Full Duplex */</i></td></tr>
<tr><th id="1278">1278</th><td>	<dfn class="enum" id="PHY_M_AN_100_HD" title='PHY_M_AN_100_HD' data-ref="PHY_M_AN_100_HD" data-ref-filename="PHY_M_AN_100_HD">PHY_M_AN_100_HD</dfn>	= <var>1</var>&lt;&lt;<var>7</var>, <i>/* Advertise 100Base-TX Half Duplex */</i></td></tr>
<tr><th id="1279">1279</th><td>	<dfn class="enum" id="PHY_M_AN_10_FD" title='PHY_M_AN_10_FD' data-ref="PHY_M_AN_10_FD" data-ref-filename="PHY_M_AN_10_FD">PHY_M_AN_10_FD</dfn>	= <var>1</var>&lt;&lt;<var>6</var>, <i>/* Advertise 10Base-TX Full Duplex */</i></td></tr>
<tr><th id="1280">1280</th><td>	<dfn class="enum" id="PHY_M_AN_10_HD" title='PHY_M_AN_10_HD' data-ref="PHY_M_AN_10_HD" data-ref-filename="PHY_M_AN_10_HD">PHY_M_AN_10_HD</dfn>	= <var>1</var>&lt;&lt;<var>5</var>, <i>/* Advertise 10Base-TX Half Duplex */</i></td></tr>
<tr><th id="1281">1281</th><td>	<dfn class="enum" id="PHY_M_AN_SEL_MSK" title='PHY_M_AN_SEL_MSK' data-ref="PHY_M_AN_SEL_MSK" data-ref-filename="PHY_M_AN_SEL_MSK">PHY_M_AN_SEL_MSK</dfn> =<var>0x1f</var>&lt;&lt;<var>4</var>,	<i>/* Bit  4.. 0: Selector Field Mask */</i></td></tr>
<tr><th id="1282">1282</th><td>};</td></tr>
<tr><th id="1283">1283</th><td></td></tr>
<tr><th id="1284">1284</th><td><i>/* special defines for FIBER (88E1011S only) */</i></td></tr>
<tr><th id="1285">1285</th><td><b>enum</b> {</td></tr>
<tr><th id="1286">1286</th><td>	<dfn class="enum" id="PHY_M_AN_ASP_X" title='PHY_M_AN_ASP_X' data-ref="PHY_M_AN_ASP_X" data-ref-filename="PHY_M_AN_ASP_X">PHY_M_AN_ASP_X</dfn>	= <var>1</var>&lt;&lt;<var>8</var>, <i>/* Asymmetric Pause */</i></td></tr>
<tr><th id="1287">1287</th><td>	<dfn class="enum" id="PHY_M_AN_PC_X" title='PHY_M_AN_PC_X' data-ref="PHY_M_AN_PC_X" data-ref-filename="PHY_M_AN_PC_X">PHY_M_AN_PC_X</dfn>	= <var>1</var>&lt;&lt;<var>7</var>, <i>/* MAC Pause implemented */</i></td></tr>
<tr><th id="1288">1288</th><td>	<dfn class="enum" id="PHY_M_AN_1000X_AHD" title='PHY_M_AN_1000X_AHD' data-ref="PHY_M_AN_1000X_AHD" data-ref-filename="PHY_M_AN_1000X_AHD">PHY_M_AN_1000X_AHD</dfn>	= <var>1</var>&lt;&lt;<var>6</var>, <i>/* Advertise 10000Base-X Half Duplex */</i></td></tr>
<tr><th id="1289">1289</th><td>	<dfn class="enum" id="PHY_M_AN_1000X_AFD" title='PHY_M_AN_1000X_AFD' data-ref="PHY_M_AN_1000X_AFD" data-ref-filename="PHY_M_AN_1000X_AFD">PHY_M_AN_1000X_AFD</dfn>	= <var>1</var>&lt;&lt;<var>5</var>, <i>/* Advertise 10000Base-X Full Duplex */</i></td></tr>
<tr><th id="1290">1290</th><td>};</td></tr>
<tr><th id="1291">1291</th><td></td></tr>
<tr><th id="1292">1292</th><td><i>/* Pause Bits (PHY_M_AN_ASP_X and PHY_M_AN_PC_X) encoding */</i></td></tr>
<tr><th id="1293">1293</th><td><b>enum</b> {</td></tr>
<tr><th id="1294">1294</th><td>	<dfn class="enum" id="PHY_M_P_NO_PAUSE_X" title='PHY_M_P_NO_PAUSE_X' data-ref="PHY_M_P_NO_PAUSE_X" data-ref-filename="PHY_M_P_NO_PAUSE_X">PHY_M_P_NO_PAUSE_X</dfn>	= <var>0</var>&lt;&lt;<var>7</var>,<i>/* Bit  8.. 7:	no Pause Mode */</i></td></tr>
<tr><th id="1295">1295</th><td>	<dfn class="enum" id="PHY_M_P_SYM_MD_X" title='PHY_M_P_SYM_MD_X' data-ref="PHY_M_P_SYM_MD_X" data-ref-filename="PHY_M_P_SYM_MD_X">PHY_M_P_SYM_MD_X</dfn>	= <var>1</var>&lt;&lt;<var>7</var>, <i>/* Bit  8.. 7:	symmetric Pause Mode */</i></td></tr>
<tr><th id="1296">1296</th><td>	<dfn class="enum" id="PHY_M_P_ASYM_MD_X" title='PHY_M_P_ASYM_MD_X' data-ref="PHY_M_P_ASYM_MD_X" data-ref-filename="PHY_M_P_ASYM_MD_X">PHY_M_P_ASYM_MD_X</dfn>	= <var>2</var>&lt;&lt;<var>7</var>,<i>/* Bit  8.. 7:	asymmetric Pause Mode */</i></td></tr>
<tr><th id="1297">1297</th><td>	<dfn class="enum" id="PHY_M_P_BOTH_MD_X" title='PHY_M_P_BOTH_MD_X' data-ref="PHY_M_P_BOTH_MD_X" data-ref-filename="PHY_M_P_BOTH_MD_X">PHY_M_P_BOTH_MD_X</dfn>	= <var>3</var>&lt;&lt;<var>7</var>,<i>/* Bit  8.. 7:	both Pause Mode */</i></td></tr>
<tr><th id="1298">1298</th><td>};</td></tr>
<tr><th id="1299">1299</th><td></td></tr>
<tr><th id="1300">1300</th><td><i>/*****  PHY_MARV_1000T_CTRL	16 bit r/w	1000Base-T Control Reg *****/</i></td></tr>
<tr><th id="1301">1301</th><td><b>enum</b> {</td></tr>
<tr><th id="1302">1302</th><td>	<dfn class="enum" id="PHY_M_1000C_TEST" title='PHY_M_1000C_TEST' data-ref="PHY_M_1000C_TEST" data-ref-filename="PHY_M_1000C_TEST">PHY_M_1000C_TEST</dfn>	= <var>7</var>&lt;&lt;<var>13</var>,<i>/* Bit 15..13:	Test Modes */</i></td></tr>
<tr><th id="1303">1303</th><td>	<dfn class="enum" id="PHY_M_1000C_MSE" title='PHY_M_1000C_MSE' data-ref="PHY_M_1000C_MSE" data-ref-filename="PHY_M_1000C_MSE">PHY_M_1000C_MSE</dfn>	= <var>1</var>&lt;&lt;<var>12</var>, <i>/* Manual Master/Slave Enable */</i></td></tr>
<tr><th id="1304">1304</th><td>	<dfn class="enum" id="PHY_M_1000C_MSC" title='PHY_M_1000C_MSC' data-ref="PHY_M_1000C_MSC" data-ref-filename="PHY_M_1000C_MSC">PHY_M_1000C_MSC</dfn>	= <var>1</var>&lt;&lt;<var>11</var>, <i>/* M/S Configuration (1=Master) */</i></td></tr>
<tr><th id="1305">1305</th><td>	<dfn class="enum" id="PHY_M_1000C_MPD" title='PHY_M_1000C_MPD' data-ref="PHY_M_1000C_MPD" data-ref-filename="PHY_M_1000C_MPD">PHY_M_1000C_MPD</dfn>	= <var>1</var>&lt;&lt;<var>10</var>, <i>/* Multi-Port Device */</i></td></tr>
<tr><th id="1306">1306</th><td>	<dfn class="enum" id="PHY_M_1000C_AFD" title='PHY_M_1000C_AFD' data-ref="PHY_M_1000C_AFD" data-ref-filename="PHY_M_1000C_AFD">PHY_M_1000C_AFD</dfn>	= <var>1</var>&lt;&lt;<var>9</var>, <i>/* Advertise Full Duplex */</i></td></tr>
<tr><th id="1307">1307</th><td>	<dfn class="enum" id="PHY_M_1000C_AHD" title='PHY_M_1000C_AHD' data-ref="PHY_M_1000C_AHD" data-ref-filename="PHY_M_1000C_AHD">PHY_M_1000C_AHD</dfn>	= <var>1</var>&lt;&lt;<var>8</var>, <i>/* Advertise Half Duplex */</i></td></tr>
<tr><th id="1308">1308</th><td>};</td></tr>
<tr><th id="1309">1309</th><td></td></tr>
<tr><th id="1310">1310</th><td><i>/*****  PHY_MARV_PHY_CTRL	16 bit r/w	PHY Specific Ctrl Reg *****/</i></td></tr>
<tr><th id="1311">1311</th><td><b>enum</b> {</td></tr>
<tr><th id="1312">1312</th><td>	<dfn class="enum" id="PHY_M_PC_TX_FFD_MSK" title='PHY_M_PC_TX_FFD_MSK' data-ref="PHY_M_PC_TX_FFD_MSK" data-ref-filename="PHY_M_PC_TX_FFD_MSK">PHY_M_PC_TX_FFD_MSK</dfn>	= <var>3</var>&lt;&lt;<var>14</var>,<i>/* Bit 15..14: Tx FIFO Depth Mask */</i></td></tr>
<tr><th id="1313">1313</th><td>	<dfn class="enum" id="PHY_M_PC_RX_FFD_MSK" title='PHY_M_PC_RX_FFD_MSK' data-ref="PHY_M_PC_RX_FFD_MSK" data-ref-filename="PHY_M_PC_RX_FFD_MSK">PHY_M_PC_RX_FFD_MSK</dfn>	= <var>3</var>&lt;&lt;<var>12</var>,<i>/* Bit 13..12: Rx FIFO Depth Mask */</i></td></tr>
<tr><th id="1314">1314</th><td>	<dfn class="enum" id="PHY_M_PC_ASS_CRS_TX" title='PHY_M_PC_ASS_CRS_TX' data-ref="PHY_M_PC_ASS_CRS_TX" data-ref-filename="PHY_M_PC_ASS_CRS_TX">PHY_M_PC_ASS_CRS_TX</dfn>	= <var>1</var>&lt;&lt;<var>11</var>, <i>/* Assert CRS on Transmit */</i></td></tr>
<tr><th id="1315">1315</th><td>	<dfn class="enum" id="PHY_M_PC_FL_GOOD" title='PHY_M_PC_FL_GOOD' data-ref="PHY_M_PC_FL_GOOD" data-ref-filename="PHY_M_PC_FL_GOOD">PHY_M_PC_FL_GOOD</dfn>	= <var>1</var>&lt;&lt;<var>10</var>, <i>/* Force Link Good */</i></td></tr>
<tr><th id="1316">1316</th><td>	<dfn class="enum" id="PHY_M_PC_EN_DET_MSK" title='PHY_M_PC_EN_DET_MSK' data-ref="PHY_M_PC_EN_DET_MSK" data-ref-filename="PHY_M_PC_EN_DET_MSK">PHY_M_PC_EN_DET_MSK</dfn>	= <var>3</var>&lt;&lt;<var>8</var>,<i>/* Bit  9.. 8: Energy Detect Mask */</i></td></tr>
<tr><th id="1317">1317</th><td>	<dfn class="enum" id="PHY_M_PC_ENA_EXT_D" title='PHY_M_PC_ENA_EXT_D' data-ref="PHY_M_PC_ENA_EXT_D" data-ref-filename="PHY_M_PC_ENA_EXT_D">PHY_M_PC_ENA_EXT_D</dfn>	= <var>1</var>&lt;&lt;<var>7</var>, <i>/* Enable Ext. Distance (10BT) */</i></td></tr>
<tr><th id="1318">1318</th><td>	<dfn class="enum" id="PHY_M_PC_MDIX_MSK" title='PHY_M_PC_MDIX_MSK' data-ref="PHY_M_PC_MDIX_MSK" data-ref-filename="PHY_M_PC_MDIX_MSK">PHY_M_PC_MDIX_MSK</dfn>	= <var>3</var>&lt;&lt;<var>5</var>,<i>/* Bit  6.. 5: MDI/MDIX Config. Mask */</i></td></tr>
<tr><th id="1319">1319</th><td>	<dfn class="enum" id="PHY_M_PC_DIS_125CLK" title='PHY_M_PC_DIS_125CLK' data-ref="PHY_M_PC_DIS_125CLK" data-ref-filename="PHY_M_PC_DIS_125CLK">PHY_M_PC_DIS_125CLK</dfn>	= <var>1</var>&lt;&lt;<var>4</var>, <i>/* Disable 125 CLK */</i></td></tr>
<tr><th id="1320">1320</th><td>	<dfn class="enum" id="PHY_M_PC_MAC_POW_UP" title='PHY_M_PC_MAC_POW_UP' data-ref="PHY_M_PC_MAC_POW_UP" data-ref-filename="PHY_M_PC_MAC_POW_UP">PHY_M_PC_MAC_POW_UP</dfn>	= <var>1</var>&lt;&lt;<var>3</var>, <i>/* MAC Power up */</i></td></tr>
<tr><th id="1321">1321</th><td>	<dfn class="enum" id="PHY_M_PC_SQE_T_ENA" title='PHY_M_PC_SQE_T_ENA' data-ref="PHY_M_PC_SQE_T_ENA" data-ref-filename="PHY_M_PC_SQE_T_ENA">PHY_M_PC_SQE_T_ENA</dfn>	= <var>1</var>&lt;&lt;<var>2</var>, <i>/* SQE Test Enabled */</i></td></tr>
<tr><th id="1322">1322</th><td>	<dfn class="enum" id="PHY_M_PC_POL_R_DIS" title='PHY_M_PC_POL_R_DIS' data-ref="PHY_M_PC_POL_R_DIS" data-ref-filename="PHY_M_PC_POL_R_DIS">PHY_M_PC_POL_R_DIS</dfn>	= <var>1</var>&lt;&lt;<var>1</var>, <i>/* Polarity Reversal Disabled */</i></td></tr>
<tr><th id="1323">1323</th><td>	<dfn class="enum" id="PHY_M_PC_DIS_JABBER" title='PHY_M_PC_DIS_JABBER' data-ref="PHY_M_PC_DIS_JABBER" data-ref-filename="PHY_M_PC_DIS_JABBER">PHY_M_PC_DIS_JABBER</dfn>	= <var>1</var>&lt;&lt;<var>0</var>, <i>/* Disable Jabber */</i></td></tr>
<tr><th id="1324">1324</th><td>};</td></tr>
<tr><th id="1325">1325</th><td></td></tr>
<tr><th id="1326">1326</th><td><b>enum</b> {</td></tr>
<tr><th id="1327">1327</th><td>	<dfn class="enum" id="PHY_M_PC_EN_DET" title='PHY_M_PC_EN_DET' data-ref="PHY_M_PC_EN_DET" data-ref-filename="PHY_M_PC_EN_DET">PHY_M_PC_EN_DET</dfn>		= <var>2</var>&lt;&lt;<var>8</var>,	<i>/* Energy Detect (Mode 1) */</i></td></tr>
<tr><th id="1328">1328</th><td>	<dfn class="enum" id="PHY_M_PC_EN_DET_PLUS" title='PHY_M_PC_EN_DET_PLUS' data-ref="PHY_M_PC_EN_DET_PLUS" data-ref-filename="PHY_M_PC_EN_DET_PLUS">PHY_M_PC_EN_DET_PLUS</dfn>	= <var>3</var>&lt;&lt;<var>8</var>, <i>/* Energy Detect Plus (Mode 2) */</i></td></tr>
<tr><th id="1329">1329</th><td>};</td></tr>
<tr><th id="1330">1330</th><td></td></tr>
<tr><th id="1331">1331</th><td><u>#define <dfn class="macro" id="_M/PHY_M_PC_MDI_XMODE" data-ref="_M/PHY_M_PC_MDI_XMODE">PHY_M_PC_MDI_XMODE</dfn>(x)	(((u16)(x)&lt;&lt;5) &amp; PHY_M_PC_MDIX_MSK)</u></td></tr>
<tr><th id="1332">1332</th><td></td></tr>
<tr><th id="1333">1333</th><td><b>enum</b> {</td></tr>
<tr><th id="1334">1334</th><td>	<dfn class="enum" id="PHY_M_PC_MAN_MDI" title='PHY_M_PC_MAN_MDI' data-ref="PHY_M_PC_MAN_MDI" data-ref-filename="PHY_M_PC_MAN_MDI">PHY_M_PC_MAN_MDI</dfn>	= <var>0</var>, <i>/* 00 = Manual MDI configuration */</i></td></tr>
<tr><th id="1335">1335</th><td>	<dfn class="enum" id="PHY_M_PC_MAN_MDIX" title='PHY_M_PC_MAN_MDIX' data-ref="PHY_M_PC_MAN_MDIX" data-ref-filename="PHY_M_PC_MAN_MDIX">PHY_M_PC_MAN_MDIX</dfn>	= <var>1</var>, <i>/* 01 = Manual MDIX configuration */</i></td></tr>
<tr><th id="1336">1336</th><td>	<dfn class="enum" id="PHY_M_PC_ENA_AUTO" title='PHY_M_PC_ENA_AUTO' data-ref="PHY_M_PC_ENA_AUTO" data-ref-filename="PHY_M_PC_ENA_AUTO">PHY_M_PC_ENA_AUTO</dfn>	= <var>3</var>, <i>/* 11 = Enable Automatic Crossover */</i></td></tr>
<tr><th id="1337">1337</th><td>};</td></tr>
<tr><th id="1338">1338</th><td></td></tr>
<tr><th id="1339">1339</th><td><i>/* for Yukon-EC Ultra Gigabit Ethernet PHY (88E1149 only) */</i></td></tr>
<tr><th id="1340">1340</th><td><b>enum</b> {</td></tr>
<tr><th id="1341">1341</th><td>	<dfn class="enum" id="PHY_M_PC_COP_TX_DIS" title='PHY_M_PC_COP_TX_DIS' data-ref="PHY_M_PC_COP_TX_DIS" data-ref-filename="PHY_M_PC_COP_TX_DIS">PHY_M_PC_COP_TX_DIS</dfn>	= <var>1</var>&lt;&lt;<var>3</var>, <i>/* Copper Transmitter Disable */</i></td></tr>
<tr><th id="1342">1342</th><td>	<dfn class="enum" id="PHY_M_PC_POW_D_ENA" title='PHY_M_PC_POW_D_ENA' data-ref="PHY_M_PC_POW_D_ENA" data-ref-filename="PHY_M_PC_POW_D_ENA">PHY_M_PC_POW_D_ENA</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,	<i>/* Power Down Enable */</i></td></tr>
<tr><th id="1343">1343</th><td>};</td></tr>
<tr><th id="1344">1344</th><td></td></tr>
<tr><th id="1345">1345</th><td><i>/* for 10/100 Fast Ethernet PHY (88E3082 only) */</i></td></tr>
<tr><th id="1346">1346</th><td><b>enum</b> {</td></tr>
<tr><th id="1347">1347</th><td>	<dfn class="enum" id="PHY_M_PC_ENA_DTE_DT" title='PHY_M_PC_ENA_DTE_DT' data-ref="PHY_M_PC_ENA_DTE_DT" data-ref-filename="PHY_M_PC_ENA_DTE_DT">PHY_M_PC_ENA_DTE_DT</dfn>	= <var>1</var>&lt;&lt;<var>15</var>, <i>/* Enable Data Terminal Equ. (DTE) Detect */</i></td></tr>
<tr><th id="1348">1348</th><td>	<dfn class="enum" id="PHY_M_PC_ENA_ENE_DT" title='PHY_M_PC_ENA_ENE_DT' data-ref="PHY_M_PC_ENA_ENE_DT" data-ref-filename="PHY_M_PC_ENA_ENE_DT">PHY_M_PC_ENA_ENE_DT</dfn>	= <var>1</var>&lt;&lt;<var>14</var>, <i>/* Enable Energy Detect (sense &amp; pulse) */</i></td></tr>
<tr><th id="1349">1349</th><td>	<dfn class="enum" id="PHY_M_PC_DIS_NLP_CK" title='PHY_M_PC_DIS_NLP_CK' data-ref="PHY_M_PC_DIS_NLP_CK" data-ref-filename="PHY_M_PC_DIS_NLP_CK">PHY_M_PC_DIS_NLP_CK</dfn>	= <var>1</var>&lt;&lt;<var>13</var>, <i>/* Disable Normal Link Puls (NLP) Check */</i></td></tr>
<tr><th id="1350">1350</th><td>	<dfn class="enum" id="PHY_M_PC_ENA_LIP_NP" title='PHY_M_PC_ENA_LIP_NP' data-ref="PHY_M_PC_ENA_LIP_NP" data-ref-filename="PHY_M_PC_ENA_LIP_NP">PHY_M_PC_ENA_LIP_NP</dfn>	= <var>1</var>&lt;&lt;<var>12</var>, <i>/* Enable Link Partner Next Page Reg. */</i></td></tr>
<tr><th id="1351">1351</th><td>	<dfn class="enum" id="PHY_M_PC_DIS_NLP_GN" title='PHY_M_PC_DIS_NLP_GN' data-ref="PHY_M_PC_DIS_NLP_GN" data-ref-filename="PHY_M_PC_DIS_NLP_GN">PHY_M_PC_DIS_NLP_GN</dfn>	= <var>1</var>&lt;&lt;<var>11</var>, <i>/* Disable Normal Link Puls Generation */</i></td></tr>
<tr><th id="1352">1352</th><td></td></tr>
<tr><th id="1353">1353</th><td>	<dfn class="enum" id="PHY_M_PC_DIS_SCRAMB" title='PHY_M_PC_DIS_SCRAMB' data-ref="PHY_M_PC_DIS_SCRAMB" data-ref-filename="PHY_M_PC_DIS_SCRAMB">PHY_M_PC_DIS_SCRAMB</dfn>	= <var>1</var>&lt;&lt;<var>9</var>, <i>/* Disable Scrambler */</i></td></tr>
<tr><th id="1354">1354</th><td>	<dfn class="enum" id="PHY_M_PC_DIS_FEFI" title='PHY_M_PC_DIS_FEFI' data-ref="PHY_M_PC_DIS_FEFI" data-ref-filename="PHY_M_PC_DIS_FEFI">PHY_M_PC_DIS_FEFI</dfn>	= <var>1</var>&lt;&lt;<var>8</var>, <i>/* Disable Far End Fault Indic. (FEFI) */</i></td></tr>
<tr><th id="1355">1355</th><td></td></tr>
<tr><th id="1356">1356</th><td>	<dfn class="enum" id="PHY_M_PC_SH_TP_SEL" title='PHY_M_PC_SH_TP_SEL' data-ref="PHY_M_PC_SH_TP_SEL" data-ref-filename="PHY_M_PC_SH_TP_SEL">PHY_M_PC_SH_TP_SEL</dfn>	= <var>1</var>&lt;&lt;<var>6</var>, <i>/* Shielded Twisted Pair Select */</i></td></tr>
<tr><th id="1357">1357</th><td>	<dfn class="enum" id="PHY_M_PC_RX_FD_MSK" title='PHY_M_PC_RX_FD_MSK' data-ref="PHY_M_PC_RX_FD_MSK" data-ref-filename="PHY_M_PC_RX_FD_MSK">PHY_M_PC_RX_FD_MSK</dfn>	= <var>3</var>&lt;&lt;<var>2</var>,<i>/* Bit  3.. 2: Rx FIFO Depth Mask */</i></td></tr>
<tr><th id="1358">1358</th><td>};</td></tr>
<tr><th id="1359">1359</th><td></td></tr>
<tr><th id="1360">1360</th><td><i>/*****  PHY_MARV_PHY_STAT	16 bit r/o	PHY Specific Status Reg *****/</i></td></tr>
<tr><th id="1361">1361</th><td><b>enum</b> {</td></tr>
<tr><th id="1362">1362</th><td>	<dfn class="enum" id="PHY_M_PS_SPEED_MSK" title='PHY_M_PS_SPEED_MSK' data-ref="PHY_M_PS_SPEED_MSK" data-ref-filename="PHY_M_PS_SPEED_MSK">PHY_M_PS_SPEED_MSK</dfn>	= <var>3</var>&lt;&lt;<var>14</var>, <i>/* Bit 15..14: Speed Mask */</i></td></tr>
<tr><th id="1363">1363</th><td>	<dfn class="enum" id="PHY_M_PS_SPEED_1000" title='PHY_M_PS_SPEED_1000' data-ref="PHY_M_PS_SPEED_1000" data-ref-filename="PHY_M_PS_SPEED_1000">PHY_M_PS_SPEED_1000</dfn>	= <var>1</var>&lt;&lt;<var>15</var>, <i>/*		10 = 1000 Mbps */</i></td></tr>
<tr><th id="1364">1364</th><td>	<dfn class="enum" id="PHY_M_PS_SPEED_100" title='PHY_M_PS_SPEED_100' data-ref="PHY_M_PS_SPEED_100" data-ref-filename="PHY_M_PS_SPEED_100">PHY_M_PS_SPEED_100</dfn>	= <var>1</var>&lt;&lt;<var>14</var>, <i>/*		01 =  100 Mbps */</i></td></tr>
<tr><th id="1365">1365</th><td>	<dfn class="enum" id="PHY_M_PS_SPEED_10" title='PHY_M_PS_SPEED_10' data-ref="PHY_M_PS_SPEED_10" data-ref-filename="PHY_M_PS_SPEED_10">PHY_M_PS_SPEED_10</dfn>	= <var>0</var>,	 <i>/*		00 =   10 Mbps */</i></td></tr>
<tr><th id="1366">1366</th><td>	<dfn class="enum" id="PHY_M_PS_FULL_DUP" title='PHY_M_PS_FULL_DUP' data-ref="PHY_M_PS_FULL_DUP" data-ref-filename="PHY_M_PS_FULL_DUP">PHY_M_PS_FULL_DUP</dfn>	= <var>1</var>&lt;&lt;<var>13</var>, <i>/* Full Duplex */</i></td></tr>
<tr><th id="1367">1367</th><td>	<dfn class="enum" id="PHY_M_PS_PAGE_REC" title='PHY_M_PS_PAGE_REC' data-ref="PHY_M_PS_PAGE_REC" data-ref-filename="PHY_M_PS_PAGE_REC">PHY_M_PS_PAGE_REC</dfn>	= <var>1</var>&lt;&lt;<var>12</var>, <i>/* Page Received */</i></td></tr>
<tr><th id="1368">1368</th><td>	<dfn class="enum" id="PHY_M_PS_SPDUP_RES" title='PHY_M_PS_SPDUP_RES' data-ref="PHY_M_PS_SPDUP_RES" data-ref-filename="PHY_M_PS_SPDUP_RES">PHY_M_PS_SPDUP_RES</dfn>	= <var>1</var>&lt;&lt;<var>11</var>, <i>/* Speed &amp; Duplex Resolved */</i></td></tr>
<tr><th id="1369">1369</th><td>	<dfn class="enum" id="PHY_M_PS_LINK_UP" title='PHY_M_PS_LINK_UP' data-ref="PHY_M_PS_LINK_UP" data-ref-filename="PHY_M_PS_LINK_UP">PHY_M_PS_LINK_UP</dfn>	= <var>1</var>&lt;&lt;<var>10</var>, <i>/* Link Up */</i></td></tr>
<tr><th id="1370">1370</th><td>	<dfn class="enum" id="PHY_M_PS_CABLE_MSK" title='PHY_M_PS_CABLE_MSK' data-ref="PHY_M_PS_CABLE_MSK" data-ref-filename="PHY_M_PS_CABLE_MSK">PHY_M_PS_CABLE_MSK</dfn>	= <var>7</var>&lt;&lt;<var>7</var>,  <i>/* Bit  9.. 7: Cable Length Mask */</i></td></tr>
<tr><th id="1371">1371</th><td>	<dfn class="enum" id="PHY_M_PS_MDI_X_STAT" title='PHY_M_PS_MDI_X_STAT' data-ref="PHY_M_PS_MDI_X_STAT" data-ref-filename="PHY_M_PS_MDI_X_STAT">PHY_M_PS_MDI_X_STAT</dfn>	= <var>1</var>&lt;&lt;<var>6</var>,  <i>/* MDI Crossover Stat (1=MDIX) */</i></td></tr>
<tr><th id="1372">1372</th><td>	<dfn class="enum" id="PHY_M_PS_DOWNS_STAT" title='PHY_M_PS_DOWNS_STAT' data-ref="PHY_M_PS_DOWNS_STAT" data-ref-filename="PHY_M_PS_DOWNS_STAT">PHY_M_PS_DOWNS_STAT</dfn>	= <var>1</var>&lt;&lt;<var>5</var>,  <i>/* Downshift Status (1=downsh.) */</i></td></tr>
<tr><th id="1373">1373</th><td>	<dfn class="enum" id="PHY_M_PS_ENDET_STAT" title='PHY_M_PS_ENDET_STAT' data-ref="PHY_M_PS_ENDET_STAT" data-ref-filename="PHY_M_PS_ENDET_STAT">PHY_M_PS_ENDET_STAT</dfn>	= <var>1</var>&lt;&lt;<var>4</var>,  <i>/* Energy Detect Status (1=act) */</i></td></tr>
<tr><th id="1374">1374</th><td>	<dfn class="enum" id="PHY_M_PS_TX_P_EN" title='PHY_M_PS_TX_P_EN' data-ref="PHY_M_PS_TX_P_EN" data-ref-filename="PHY_M_PS_TX_P_EN">PHY_M_PS_TX_P_EN</dfn>	= <var>1</var>&lt;&lt;<var>3</var>,  <i>/* Tx Pause Enabled */</i></td></tr>
<tr><th id="1375">1375</th><td>	<dfn class="enum" id="PHY_M_PS_RX_P_EN" title='PHY_M_PS_RX_P_EN' data-ref="PHY_M_PS_RX_P_EN" data-ref-filename="PHY_M_PS_RX_P_EN">PHY_M_PS_RX_P_EN</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,  <i>/* Rx Pause Enabled */</i></td></tr>
<tr><th id="1376">1376</th><td>	<dfn class="enum" id="PHY_M_PS_POL_REV" title='PHY_M_PS_POL_REV' data-ref="PHY_M_PS_POL_REV" data-ref-filename="PHY_M_PS_POL_REV">PHY_M_PS_POL_REV</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,  <i>/* Polarity Reversed */</i></td></tr>
<tr><th id="1377">1377</th><td>	<dfn class="enum" id="PHY_M_PS_JABBER" title='PHY_M_PS_JABBER' data-ref="PHY_M_PS_JABBER" data-ref-filename="PHY_M_PS_JABBER">PHY_M_PS_JABBER</dfn>		= <var>1</var>&lt;&lt;<var>0</var>,  <i>/* Jabber */</i></td></tr>
<tr><th id="1378">1378</th><td>};</td></tr>
<tr><th id="1379">1379</th><td></td></tr>
<tr><th id="1380">1380</th><td><u>#define <dfn class="macro" id="_M/PHY_M_PS_PAUSE_MSK" data-ref="_M/PHY_M_PS_PAUSE_MSK">PHY_M_PS_PAUSE_MSK</dfn>	(PHY_M_PS_TX_P_EN | PHY_M_PS_RX_P_EN)</u></td></tr>
<tr><th id="1381">1381</th><td></td></tr>
<tr><th id="1382">1382</th><td><i>/* for 10/100 Fast Ethernet PHY (88E3082 only) */</i></td></tr>
<tr><th id="1383">1383</th><td><b>enum</b> {</td></tr>
<tr><th id="1384">1384</th><td>	<dfn class="enum" id="PHY_M_PS_DTE_DETECT" title='PHY_M_PS_DTE_DETECT' data-ref="PHY_M_PS_DTE_DETECT" data-ref-filename="PHY_M_PS_DTE_DETECT">PHY_M_PS_DTE_DETECT</dfn>	= <var>1</var>&lt;&lt;<var>15</var>, <i>/* Data Terminal Equipment (DTE) Detected */</i></td></tr>
<tr><th id="1385">1385</th><td>	<dfn class="enum" id="PHY_M_PS_RES_SPEED" title='PHY_M_PS_RES_SPEED' data-ref="PHY_M_PS_RES_SPEED" data-ref-filename="PHY_M_PS_RES_SPEED">PHY_M_PS_RES_SPEED</dfn>	= <var>1</var>&lt;&lt;<var>14</var>, <i>/* Resolved Speed (1=100 Mbps, 0=10 Mbps */</i></td></tr>
<tr><th id="1386">1386</th><td>};</td></tr>
<tr><th id="1387">1387</th><td></td></tr>
<tr><th id="1388">1388</th><td><b>enum</b> {</td></tr>
<tr><th id="1389">1389</th><td>	<dfn class="enum" id="PHY_M_IS_AN_ERROR" title='PHY_M_IS_AN_ERROR' data-ref="PHY_M_IS_AN_ERROR" data-ref-filename="PHY_M_IS_AN_ERROR">PHY_M_IS_AN_ERROR</dfn>	= <var>1</var>&lt;&lt;<var>15</var>, <i>/* Auto-Negotiation Error */</i></td></tr>
<tr><th id="1390">1390</th><td>	<dfn class="enum" id="PHY_M_IS_LSP_CHANGE" title='PHY_M_IS_LSP_CHANGE' data-ref="PHY_M_IS_LSP_CHANGE" data-ref-filename="PHY_M_IS_LSP_CHANGE">PHY_M_IS_LSP_CHANGE</dfn>	= <var>1</var>&lt;&lt;<var>14</var>, <i>/* Link Speed Changed */</i></td></tr>
<tr><th id="1391">1391</th><td>	<dfn class="enum" id="PHY_M_IS_DUP_CHANGE" title='PHY_M_IS_DUP_CHANGE' data-ref="PHY_M_IS_DUP_CHANGE" data-ref-filename="PHY_M_IS_DUP_CHANGE">PHY_M_IS_DUP_CHANGE</dfn>	= <var>1</var>&lt;&lt;<var>13</var>, <i>/* Duplex Mode Changed */</i></td></tr>
<tr><th id="1392">1392</th><td>	<dfn class="enum" id="PHY_M_IS_AN_PR" title='PHY_M_IS_AN_PR' data-ref="PHY_M_IS_AN_PR" data-ref-filename="PHY_M_IS_AN_PR">PHY_M_IS_AN_PR</dfn>		= <var>1</var>&lt;&lt;<var>12</var>, <i>/* Page Received */</i></td></tr>
<tr><th id="1393">1393</th><td>	<dfn class="enum" id="PHY_M_IS_AN_COMPL" title='PHY_M_IS_AN_COMPL' data-ref="PHY_M_IS_AN_COMPL" data-ref-filename="PHY_M_IS_AN_COMPL">PHY_M_IS_AN_COMPL</dfn>	= <var>1</var>&lt;&lt;<var>11</var>, <i>/* Auto-Negotiation Completed */</i></td></tr>
<tr><th id="1394">1394</th><td>	<dfn class="enum" id="PHY_M_IS_LST_CHANGE" title='PHY_M_IS_LST_CHANGE' data-ref="PHY_M_IS_LST_CHANGE" data-ref-filename="PHY_M_IS_LST_CHANGE">PHY_M_IS_LST_CHANGE</dfn>	= <var>1</var>&lt;&lt;<var>10</var>, <i>/* Link Status Changed */</i></td></tr>
<tr><th id="1395">1395</th><td>	<dfn class="enum" id="PHY_M_IS_SYMB_ERROR" title='PHY_M_IS_SYMB_ERROR' data-ref="PHY_M_IS_SYMB_ERROR" data-ref-filename="PHY_M_IS_SYMB_ERROR">PHY_M_IS_SYMB_ERROR</dfn>	= <var>1</var>&lt;&lt;<var>9</var>, <i>/* Symbol Error */</i></td></tr>
<tr><th id="1396">1396</th><td>	<dfn class="enum" id="PHY_M_IS_FALSE_CARR" title='PHY_M_IS_FALSE_CARR' data-ref="PHY_M_IS_FALSE_CARR" data-ref-filename="PHY_M_IS_FALSE_CARR">PHY_M_IS_FALSE_CARR</dfn>	= <var>1</var>&lt;&lt;<var>8</var>, <i>/* False Carrier */</i></td></tr>
<tr><th id="1397">1397</th><td>	<dfn class="enum" id="PHY_M_IS_FIFO_ERROR" title='PHY_M_IS_FIFO_ERROR' data-ref="PHY_M_IS_FIFO_ERROR" data-ref-filename="PHY_M_IS_FIFO_ERROR">PHY_M_IS_FIFO_ERROR</dfn>	= <var>1</var>&lt;&lt;<var>7</var>, <i>/* FIFO Overflow/Underrun Error */</i></td></tr>
<tr><th id="1398">1398</th><td>	<dfn class="enum" id="PHY_M_IS_MDI_CHANGE" title='PHY_M_IS_MDI_CHANGE' data-ref="PHY_M_IS_MDI_CHANGE" data-ref-filename="PHY_M_IS_MDI_CHANGE">PHY_M_IS_MDI_CHANGE</dfn>	= <var>1</var>&lt;&lt;<var>6</var>, <i>/* MDI Crossover Changed */</i></td></tr>
<tr><th id="1399">1399</th><td>	<dfn class="enum" id="PHY_M_IS_DOWNSH_DET" title='PHY_M_IS_DOWNSH_DET' data-ref="PHY_M_IS_DOWNSH_DET" data-ref-filename="PHY_M_IS_DOWNSH_DET">PHY_M_IS_DOWNSH_DET</dfn>	= <var>1</var>&lt;&lt;<var>5</var>, <i>/* Downshift Detected */</i></td></tr>
<tr><th id="1400">1400</th><td>	<dfn class="enum" id="PHY_M_IS_END_CHANGE" title='PHY_M_IS_END_CHANGE' data-ref="PHY_M_IS_END_CHANGE" data-ref-filename="PHY_M_IS_END_CHANGE">PHY_M_IS_END_CHANGE</dfn>	= <var>1</var>&lt;&lt;<var>4</var>, <i>/* Energy Detect Changed */</i></td></tr>
<tr><th id="1401">1401</th><td></td></tr>
<tr><th id="1402">1402</th><td>	<dfn class="enum" id="PHY_M_IS_DTE_CHANGE" title='PHY_M_IS_DTE_CHANGE' data-ref="PHY_M_IS_DTE_CHANGE" data-ref-filename="PHY_M_IS_DTE_CHANGE">PHY_M_IS_DTE_CHANGE</dfn>	= <var>1</var>&lt;&lt;<var>2</var>, <i>/* DTE Power Det. Status Changed */</i></td></tr>
<tr><th id="1403">1403</th><td>	<dfn class="enum" id="PHY_M_IS_POL_CHANGE" title='PHY_M_IS_POL_CHANGE' data-ref="PHY_M_IS_POL_CHANGE" data-ref-filename="PHY_M_IS_POL_CHANGE">PHY_M_IS_POL_CHANGE</dfn>	= <var>1</var>&lt;&lt;<var>1</var>, <i>/* Polarity Changed */</i></td></tr>
<tr><th id="1404">1404</th><td>	<dfn class="enum" id="PHY_M_IS_JABBER" title='PHY_M_IS_JABBER' data-ref="PHY_M_IS_JABBER" data-ref-filename="PHY_M_IS_JABBER">PHY_M_IS_JABBER</dfn>		= <var>1</var>&lt;&lt;<var>0</var>, <i>/* Jabber */</i></td></tr>
<tr><th id="1405">1405</th><td></td></tr>
<tr><th id="1406">1406</th><td>	<dfn class="enum" id="PHY_M_DEF_MSK" title='PHY_M_DEF_MSK' data-ref="PHY_M_DEF_MSK" data-ref-filename="PHY_M_DEF_MSK">PHY_M_DEF_MSK</dfn>		= <a class="enum" href="#PHY_M_IS_LSP_CHANGE" title='PHY_M_IS_LSP_CHANGE' data-ref="PHY_M_IS_LSP_CHANGE" data-ref-filename="PHY_M_IS_LSP_CHANGE">PHY_M_IS_LSP_CHANGE</a> | <a class="enum" href="#PHY_M_IS_LST_CHANGE" title='PHY_M_IS_LST_CHANGE' data-ref="PHY_M_IS_LST_CHANGE" data-ref-filename="PHY_M_IS_LST_CHANGE">PHY_M_IS_LST_CHANGE</a></td></tr>
<tr><th id="1407">1407</th><td>				 | <a class="enum" href="#PHY_M_IS_DUP_CHANGE" title='PHY_M_IS_DUP_CHANGE' data-ref="PHY_M_IS_DUP_CHANGE" data-ref-filename="PHY_M_IS_DUP_CHANGE">PHY_M_IS_DUP_CHANGE</a>,</td></tr>
<tr><th id="1408">1408</th><td>	<dfn class="enum" id="PHY_M_AN_MSK" title='PHY_M_AN_MSK' data-ref="PHY_M_AN_MSK" data-ref-filename="PHY_M_AN_MSK">PHY_M_AN_MSK</dfn>	       = <a class="enum" href="#PHY_M_IS_AN_ERROR" title='PHY_M_IS_AN_ERROR' data-ref="PHY_M_IS_AN_ERROR" data-ref-filename="PHY_M_IS_AN_ERROR">PHY_M_IS_AN_ERROR</a> | <a class="enum" href="#PHY_M_IS_AN_COMPL" title='PHY_M_IS_AN_COMPL' data-ref="PHY_M_IS_AN_COMPL" data-ref-filename="PHY_M_IS_AN_COMPL">PHY_M_IS_AN_COMPL</a>,</td></tr>
<tr><th id="1409">1409</th><td>};</td></tr>
<tr><th id="1410">1410</th><td></td></tr>
<tr><th id="1411">1411</th><td></td></tr>
<tr><th id="1412">1412</th><td><i>/*****  PHY_MARV_EXT_CTRL	16 bit r/w	Ext. PHY Specific Ctrl *****/</i></td></tr>
<tr><th id="1413">1413</th><td><b>enum</b> {</td></tr>
<tr><th id="1414">1414</th><td>	<dfn class="enum" id="PHY_M_EC_ENA_BC_EXT" title='PHY_M_EC_ENA_BC_EXT' data-ref="PHY_M_EC_ENA_BC_EXT" data-ref-filename="PHY_M_EC_ENA_BC_EXT">PHY_M_EC_ENA_BC_EXT</dfn> = <var>1</var>&lt;&lt;<var>15</var>, <i>/* Enable Block Carr. Ext. (88E1111 only) */</i></td></tr>
<tr><th id="1415">1415</th><td>	<dfn class="enum" id="PHY_M_EC_ENA_LIN_LB" title='PHY_M_EC_ENA_LIN_LB' data-ref="PHY_M_EC_ENA_LIN_LB" data-ref-filename="PHY_M_EC_ENA_LIN_LB">PHY_M_EC_ENA_LIN_LB</dfn> = <var>1</var>&lt;&lt;<var>14</var>, <i>/* Enable Line Loopback (88E1111 only) */</i></td></tr>
<tr><th id="1416">1416</th><td></td></tr>
<tr><th id="1417">1417</th><td>	<dfn class="enum" id="PHY_M_EC_DIS_LINK_P" title='PHY_M_EC_DIS_LINK_P' data-ref="PHY_M_EC_DIS_LINK_P" data-ref-filename="PHY_M_EC_DIS_LINK_P">PHY_M_EC_DIS_LINK_P</dfn> = <var>1</var>&lt;&lt;<var>12</var>, <i>/* Disable Link Pulses (88E1111 only) */</i></td></tr>
<tr><th id="1418">1418</th><td>	<dfn class="enum" id="PHY_M_EC_M_DSC_MSK" title='PHY_M_EC_M_DSC_MSK' data-ref="PHY_M_EC_M_DSC_MSK" data-ref-filename="PHY_M_EC_M_DSC_MSK">PHY_M_EC_M_DSC_MSK</dfn>  = <var>3</var>&lt;&lt;<var>10</var>, <i>/* Bit 11..10:	Master Downshift Counter */</i></td></tr>
<tr><th id="1419">1419</th><td>					<i>/* (88E1011 only) */</i></td></tr>
<tr><th id="1420">1420</th><td>	<dfn class="enum" id="PHY_M_EC_S_DSC_MSK" title='PHY_M_EC_S_DSC_MSK' data-ref="PHY_M_EC_S_DSC_MSK" data-ref-filename="PHY_M_EC_S_DSC_MSK">PHY_M_EC_S_DSC_MSK</dfn>  = <var>3</var>&lt;&lt;<var>8</var>,<i>/* Bit  9.. 8:	Slave  Downshift Counter */</i></td></tr>
<tr><th id="1421">1421</th><td>				       <i>/* (88E1011 only) */</i></td></tr>
<tr><th id="1422">1422</th><td>	<dfn class="enum" id="PHY_M_EC_M_DSC_MSK2" title='PHY_M_EC_M_DSC_MSK2' data-ref="PHY_M_EC_M_DSC_MSK2" data-ref-filename="PHY_M_EC_M_DSC_MSK2">PHY_M_EC_M_DSC_MSK2</dfn> = <var>7</var>&lt;&lt;<var>9</var>,<i>/* Bit 11.. 9:	Master Downshift Counter */</i></td></tr>
<tr><th id="1423">1423</th><td>					<i>/* (88E1111 only) */</i></td></tr>
<tr><th id="1424">1424</th><td>	<dfn class="enum" id="PHY_M_EC_DOWN_S_ENA" title='PHY_M_EC_DOWN_S_ENA' data-ref="PHY_M_EC_DOWN_S_ENA" data-ref-filename="PHY_M_EC_DOWN_S_ENA">PHY_M_EC_DOWN_S_ENA</dfn> = <var>1</var>&lt;&lt;<var>8</var>, <i>/* Downshift Enable (88E1111 only) */</i></td></tr>
<tr><th id="1425">1425</th><td>					<i>/* !!! Errata in spec. (1 = disable) */</i></td></tr>
<tr><th id="1426">1426</th><td>	<dfn class="enum" id="PHY_M_EC_RX_TIM_CT" title='PHY_M_EC_RX_TIM_CT' data-ref="PHY_M_EC_RX_TIM_CT" data-ref-filename="PHY_M_EC_RX_TIM_CT">PHY_M_EC_RX_TIM_CT</dfn>  = <var>1</var>&lt;&lt;<var>7</var>, <i>/* RGMII Rx Timing Control*/</i></td></tr>
<tr><th id="1427">1427</th><td>	<dfn class="enum" id="PHY_M_EC_MAC_S_MSK" title='PHY_M_EC_MAC_S_MSK' data-ref="PHY_M_EC_MAC_S_MSK" data-ref-filename="PHY_M_EC_MAC_S_MSK">PHY_M_EC_MAC_S_MSK</dfn>  = <var>7</var>&lt;&lt;<var>4</var>,<i>/* Bit  6.. 4:	Def. MAC interface speed */</i></td></tr>
<tr><th id="1428">1428</th><td>	<dfn class="enum" id="PHY_M_EC_FIB_AN_ENA" title='PHY_M_EC_FIB_AN_ENA' data-ref="PHY_M_EC_FIB_AN_ENA" data-ref-filename="PHY_M_EC_FIB_AN_ENA">PHY_M_EC_FIB_AN_ENA</dfn> = <var>1</var>&lt;&lt;<var>3</var>, <i>/* Fiber Auto-Neg. Enable (88E1011S only) */</i></td></tr>
<tr><th id="1429">1429</th><td>	<dfn class="enum" id="PHY_M_EC_DTE_D_ENA" title='PHY_M_EC_DTE_D_ENA' data-ref="PHY_M_EC_DTE_D_ENA" data-ref-filename="PHY_M_EC_DTE_D_ENA">PHY_M_EC_DTE_D_ENA</dfn>  = <var>1</var>&lt;&lt;<var>2</var>, <i>/* DTE Detect Enable (88E1111 only) */</i></td></tr>
<tr><th id="1430">1430</th><td>	<dfn class="enum" id="PHY_M_EC_TX_TIM_CT" title='PHY_M_EC_TX_TIM_CT' data-ref="PHY_M_EC_TX_TIM_CT" data-ref-filename="PHY_M_EC_TX_TIM_CT">PHY_M_EC_TX_TIM_CT</dfn>  = <var>1</var>&lt;&lt;<var>1</var>, <i>/* RGMII Tx Timing Control */</i></td></tr>
<tr><th id="1431">1431</th><td>	<dfn class="enum" id="PHY_M_EC_TRANS_DIS" title='PHY_M_EC_TRANS_DIS' data-ref="PHY_M_EC_TRANS_DIS" data-ref-filename="PHY_M_EC_TRANS_DIS">PHY_M_EC_TRANS_DIS</dfn>  = <var>1</var>&lt;&lt;<var>0</var>, <i>/* Transmitter Disable (88E1111 only) */</i></td></tr>
<tr><th id="1432">1432</th><td></td></tr>
<tr><th id="1433">1433</th><td>	<dfn class="enum" id="PHY_M_10B_TE_ENABLE" title='PHY_M_10B_TE_ENABLE' data-ref="PHY_M_10B_TE_ENABLE" data-ref-filename="PHY_M_10B_TE_ENABLE">PHY_M_10B_TE_ENABLE</dfn> = <var>1</var>&lt;&lt;<var>7</var>, <i>/* 10Base-Te Enable (88E8079 and above) */</i></td></tr>
<tr><th id="1434">1434</th><td>};</td></tr>
<tr><th id="1435">1435</th><td><u>#define <dfn class="macro" id="_M/PHY_M_EC_M_DSC" data-ref="_M/PHY_M_EC_M_DSC">PHY_M_EC_M_DSC</dfn>(x)	((u16)(x)&lt;&lt;10 &amp; PHY_M_EC_M_DSC_MSK)</u></td></tr>
<tr><th id="1436">1436</th><td>					<i>/* 00=1x; 01=2x; 10=3x; 11=4x */</i></td></tr>
<tr><th id="1437">1437</th><td><u>#define <dfn class="macro" id="_M/PHY_M_EC_S_DSC" data-ref="_M/PHY_M_EC_S_DSC">PHY_M_EC_S_DSC</dfn>(x)	((u16)(x)&lt;&lt;8 &amp; PHY_M_EC_S_DSC_MSK)</u></td></tr>
<tr><th id="1438">1438</th><td>					<i>/* 00=dis; 01=1x; 10=2x; 11=3x */</i></td></tr>
<tr><th id="1439">1439</th><td><u>#define <dfn class="macro" id="_M/PHY_M_EC_DSC_2" data-ref="_M/PHY_M_EC_DSC_2">PHY_M_EC_DSC_2</dfn>(x)	((u16)(x)&lt;&lt;9 &amp; PHY_M_EC_M_DSC_MSK2)</u></td></tr>
<tr><th id="1440">1440</th><td>					<i>/* 000=1x; 001=2x; 010=3x; 011=4x */</i></td></tr>
<tr><th id="1441">1441</th><td><u>#define <dfn class="macro" id="_M/PHY_M_EC_MAC_S" data-ref="_M/PHY_M_EC_MAC_S">PHY_M_EC_MAC_S</dfn>(x)	((u16)(x)&lt;&lt;4 &amp; PHY_M_EC_MAC_S_MSK)</u></td></tr>
<tr><th id="1442">1442</th><td>					<i>/* 01X=0; 110=2.5; 111=25 (MHz) */</i></td></tr>
<tr><th id="1443">1443</th><td></td></tr>
<tr><th id="1444">1444</th><td><i>/* for Yukon-2 Gigabit Ethernet PHY (88E1112 only) */</i></td></tr>
<tr><th id="1445">1445</th><td><b>enum</b> {</td></tr>
<tr><th id="1446">1446</th><td>	<dfn class="enum" id="PHY_M_PC_DIS_LINK_Pa" title='PHY_M_PC_DIS_LINK_Pa' data-ref="PHY_M_PC_DIS_LINK_Pa" data-ref-filename="PHY_M_PC_DIS_LINK_Pa">PHY_M_PC_DIS_LINK_Pa</dfn>	= <var>1</var>&lt;&lt;<var>15</var>,<i>/* Disable Link Pulses */</i></td></tr>
<tr><th id="1447">1447</th><td>	<dfn class="enum" id="PHY_M_PC_DSC_MSK" title='PHY_M_PC_DSC_MSK' data-ref="PHY_M_PC_DSC_MSK" data-ref-filename="PHY_M_PC_DSC_MSK">PHY_M_PC_DSC_MSK</dfn>	= <var>7</var>&lt;&lt;<var>12</var>,<i>/* Bit 14..12:	Downshift Counter */</i></td></tr>
<tr><th id="1448">1448</th><td>	<dfn class="enum" id="PHY_M_PC_DOWN_S_ENA" title='PHY_M_PC_DOWN_S_ENA' data-ref="PHY_M_PC_DOWN_S_ENA" data-ref-filename="PHY_M_PC_DOWN_S_ENA">PHY_M_PC_DOWN_S_ENA</dfn>	= <var>1</var>&lt;&lt;<var>11</var>,<i>/* Downshift Enable */</i></td></tr>
<tr><th id="1449">1449</th><td>};</td></tr>
<tr><th id="1450">1450</th><td><i>/* !!! Errata in spec. (1 = disable) */</i></td></tr>
<tr><th id="1451">1451</th><td></td></tr>
<tr><th id="1452">1452</th><td><u>#define <dfn class="macro" id="_M/PHY_M_PC_DSC" data-ref="_M/PHY_M_PC_DSC">PHY_M_PC_DSC</dfn>(x)			(((u16)(x)&lt;&lt;12) &amp; PHY_M_PC_DSC_MSK)</u></td></tr>
<tr><th id="1453">1453</th><td>											<i>/* 100=5x; 101=6x; 110=7x; 111=8x */</i></td></tr>
<tr><th id="1454">1454</th><td><b>enum</b> {</td></tr>
<tr><th id="1455">1455</th><td>	<dfn class="enum" id="MAC_TX_CLK_0_MHZ" title='MAC_TX_CLK_0_MHZ' data-ref="MAC_TX_CLK_0_MHZ" data-ref-filename="MAC_TX_CLK_0_MHZ">MAC_TX_CLK_0_MHZ</dfn>	= <var>2</var>,</td></tr>
<tr><th id="1456">1456</th><td>	<dfn class="enum" id="MAC_TX_CLK_2_5_MHZ" title='MAC_TX_CLK_2_5_MHZ' data-ref="MAC_TX_CLK_2_5_MHZ" data-ref-filename="MAC_TX_CLK_2_5_MHZ">MAC_TX_CLK_2_5_MHZ</dfn>	= <var>6</var>,</td></tr>
<tr><th id="1457">1457</th><td>	<dfn class="enum" id="MAC_TX_CLK_25_MHZ" title='MAC_TX_CLK_25_MHZ' data-ref="MAC_TX_CLK_25_MHZ" data-ref-filename="MAC_TX_CLK_25_MHZ">MAC_TX_CLK_25_MHZ</dfn> 	= <var>7</var>,</td></tr>
<tr><th id="1458">1458</th><td>};</td></tr>
<tr><th id="1459">1459</th><td></td></tr>
<tr><th id="1460">1460</th><td><i>/*****  PHY_MARV_LED_CTRL	16 bit r/w	LED Control Reg *****/</i></td></tr>
<tr><th id="1461">1461</th><td><b>enum</b> {</td></tr>
<tr><th id="1462">1462</th><td>	<dfn class="enum" id="PHY_M_LEDC_DIS_LED" title='PHY_M_LEDC_DIS_LED' data-ref="PHY_M_LEDC_DIS_LED" data-ref-filename="PHY_M_LEDC_DIS_LED">PHY_M_LEDC_DIS_LED</dfn>	= <var>1</var>&lt;&lt;<var>15</var>, <i>/* Disable LED */</i></td></tr>
<tr><th id="1463">1463</th><td>	<dfn class="enum" id="PHY_M_LEDC_PULS_MSK" title='PHY_M_LEDC_PULS_MSK' data-ref="PHY_M_LEDC_PULS_MSK" data-ref-filename="PHY_M_LEDC_PULS_MSK">PHY_M_LEDC_PULS_MSK</dfn>	= <var>7</var>&lt;&lt;<var>12</var>,<i>/* Bit 14..12: Pulse Stretch Mask */</i></td></tr>
<tr><th id="1464">1464</th><td>	<dfn class="enum" id="PHY_M_LEDC_F_INT" title='PHY_M_LEDC_F_INT' data-ref="PHY_M_LEDC_F_INT" data-ref-filename="PHY_M_LEDC_F_INT">PHY_M_LEDC_F_INT</dfn>	= <var>1</var>&lt;&lt;<var>11</var>, <i>/* Force Interrupt */</i></td></tr>
<tr><th id="1465">1465</th><td>	<dfn class="enum" id="PHY_M_LEDC_BL_R_MSK" title='PHY_M_LEDC_BL_R_MSK' data-ref="PHY_M_LEDC_BL_R_MSK" data-ref-filename="PHY_M_LEDC_BL_R_MSK">PHY_M_LEDC_BL_R_MSK</dfn>	= <var>7</var>&lt;&lt;<var>8</var>,<i>/* Bit 10.. 8: Blink Rate Mask */</i></td></tr>
<tr><th id="1466">1466</th><td>	<dfn class="enum" id="PHY_M_LEDC_DP_C_LSB" title='PHY_M_LEDC_DP_C_LSB' data-ref="PHY_M_LEDC_DP_C_LSB" data-ref-filename="PHY_M_LEDC_DP_C_LSB">PHY_M_LEDC_DP_C_LSB</dfn>	= <var>1</var>&lt;&lt;<var>7</var>, <i>/* Duplex Control (LSB, 88E1111 only) */</i></td></tr>
<tr><th id="1467">1467</th><td>	<dfn class="enum" id="PHY_M_LEDC_TX_C_LSB" title='PHY_M_LEDC_TX_C_LSB' data-ref="PHY_M_LEDC_TX_C_LSB" data-ref-filename="PHY_M_LEDC_TX_C_LSB">PHY_M_LEDC_TX_C_LSB</dfn>	= <var>1</var>&lt;&lt;<var>6</var>, <i>/* Tx Control (LSB, 88E1111 only) */</i></td></tr>
<tr><th id="1468">1468</th><td>	<dfn class="enum" id="PHY_M_LEDC_LK_C_MSK" title='PHY_M_LEDC_LK_C_MSK' data-ref="PHY_M_LEDC_LK_C_MSK" data-ref-filename="PHY_M_LEDC_LK_C_MSK">PHY_M_LEDC_LK_C_MSK</dfn>	= <var>7</var>&lt;&lt;<var>3</var>,<i>/* Bit  5.. 3: Link Control Mask */</i></td></tr>
<tr><th id="1469">1469</th><td>					<i>/* (88E1111 only) */</i></td></tr>
<tr><th id="1470">1470</th><td>};</td></tr>
<tr><th id="1471">1471</th><td></td></tr>
<tr><th id="1472">1472</th><td><b>enum</b> {</td></tr>
<tr><th id="1473">1473</th><td>	<dfn class="enum" id="PHY_M_LEDC_LINK_MSK" title='PHY_M_LEDC_LINK_MSK' data-ref="PHY_M_LEDC_LINK_MSK" data-ref-filename="PHY_M_LEDC_LINK_MSK">PHY_M_LEDC_LINK_MSK</dfn>	= <var>3</var>&lt;&lt;<var>3</var>,<i>/* Bit  4.. 3: Link Control Mask */</i></td></tr>
<tr><th id="1474">1474</th><td>									<i>/* (88E1011 only) */</i></td></tr>
<tr><th id="1475">1475</th><td>	<dfn class="enum" id="PHY_M_LEDC_DP_CTRL" title='PHY_M_LEDC_DP_CTRL' data-ref="PHY_M_LEDC_DP_CTRL" data-ref-filename="PHY_M_LEDC_DP_CTRL">PHY_M_LEDC_DP_CTRL</dfn>	= <var>1</var>&lt;&lt;<var>2</var>, <i>/* Duplex Control */</i></td></tr>
<tr><th id="1476">1476</th><td>	<dfn class="enum" id="PHY_M_LEDC_DP_C_MSB" title='PHY_M_LEDC_DP_C_MSB' data-ref="PHY_M_LEDC_DP_C_MSB" data-ref-filename="PHY_M_LEDC_DP_C_MSB">PHY_M_LEDC_DP_C_MSB</dfn>	= <var>1</var>&lt;&lt;<var>2</var>, <i>/* Duplex Control (MSB, 88E1111 only) */</i></td></tr>
<tr><th id="1477">1477</th><td>	<dfn class="enum" id="PHY_M_LEDC_RX_CTRL" title='PHY_M_LEDC_RX_CTRL' data-ref="PHY_M_LEDC_RX_CTRL" data-ref-filename="PHY_M_LEDC_RX_CTRL">PHY_M_LEDC_RX_CTRL</dfn>	= <var>1</var>&lt;&lt;<var>1</var>, <i>/* Rx Activity / Link */</i></td></tr>
<tr><th id="1478">1478</th><td>	<dfn class="enum" id="PHY_M_LEDC_TX_CTRL" title='PHY_M_LEDC_TX_CTRL' data-ref="PHY_M_LEDC_TX_CTRL" data-ref-filename="PHY_M_LEDC_TX_CTRL">PHY_M_LEDC_TX_CTRL</dfn>	= <var>1</var>&lt;&lt;<var>0</var>, <i>/* Tx Activity / Link */</i></td></tr>
<tr><th id="1479">1479</th><td>	<dfn class="enum" id="PHY_M_LEDC_TX_C_MSB" title='PHY_M_LEDC_TX_C_MSB' data-ref="PHY_M_LEDC_TX_C_MSB" data-ref-filename="PHY_M_LEDC_TX_C_MSB">PHY_M_LEDC_TX_C_MSB</dfn>	= <var>1</var>&lt;&lt;<var>0</var>, <i>/* Tx Control (MSB, 88E1111 only) */</i></td></tr>
<tr><th id="1480">1480</th><td>};</td></tr>
<tr><th id="1481">1481</th><td></td></tr>
<tr><th id="1482">1482</th><td><u>#define <dfn class="macro" id="_M/PHY_M_LED_PULS_DUR" data-ref="_M/PHY_M_LED_PULS_DUR">PHY_M_LED_PULS_DUR</dfn>(x)	(((u16)(x)&lt;&lt;12) &amp; PHY_M_LEDC_PULS_MSK)</u></td></tr>
<tr><th id="1483">1483</th><td></td></tr>
<tr><th id="1484">1484</th><td><i>/*****  PHY_MARV_PHY_STAT (page 3)16 bit r/w	Polarity Control Reg. *****/</i></td></tr>
<tr><th id="1485">1485</th><td><b>enum</b> {</td></tr>
<tr><th id="1486">1486</th><td>	<dfn class="enum" id="PHY_M_POLC_LS1M_MSK" title='PHY_M_POLC_LS1M_MSK' data-ref="PHY_M_POLC_LS1M_MSK" data-ref-filename="PHY_M_POLC_LS1M_MSK">PHY_M_POLC_LS1M_MSK</dfn>	= <var>0xf</var>&lt;&lt;<var>12</var>, <i>/* Bit 15..12: LOS,STAT1 Mix % Mask */</i></td></tr>
<tr><th id="1487">1487</th><td>	<dfn class="enum" id="PHY_M_POLC_IS0M_MSK" title='PHY_M_POLC_IS0M_MSK' data-ref="PHY_M_POLC_IS0M_MSK" data-ref-filename="PHY_M_POLC_IS0M_MSK">PHY_M_POLC_IS0M_MSK</dfn>	= <var>0xf</var>&lt;&lt;<var>8</var>,  <i>/* Bit 11.. 8: INIT,STAT0 Mix % Mask */</i></td></tr>
<tr><th id="1488">1488</th><td>	<dfn class="enum" id="PHY_M_POLC_LOS_MSK" title='PHY_M_POLC_LOS_MSK' data-ref="PHY_M_POLC_LOS_MSK" data-ref-filename="PHY_M_POLC_LOS_MSK">PHY_M_POLC_LOS_MSK</dfn>	= <var>0x3</var>&lt;&lt;<var>6</var>,  <i>/* Bit  7.. 6: LOS Pol. Ctrl. Mask */</i></td></tr>
<tr><th id="1489">1489</th><td>	<dfn class="enum" id="PHY_M_POLC_INIT_MSK" title='PHY_M_POLC_INIT_MSK' data-ref="PHY_M_POLC_INIT_MSK" data-ref-filename="PHY_M_POLC_INIT_MSK">PHY_M_POLC_INIT_MSK</dfn>	= <var>0x3</var>&lt;&lt;<var>4</var>,  <i>/* Bit  5.. 4: INIT Pol. Ctrl. Mask */</i></td></tr>
<tr><th id="1490">1490</th><td>	<dfn class="enum" id="PHY_M_POLC_STA1_MSK" title='PHY_M_POLC_STA1_MSK' data-ref="PHY_M_POLC_STA1_MSK" data-ref-filename="PHY_M_POLC_STA1_MSK">PHY_M_POLC_STA1_MSK</dfn>	= <var>0x3</var>&lt;&lt;<var>2</var>,  <i>/* Bit  3.. 2: STAT1 Pol. Ctrl. Mask */</i></td></tr>
<tr><th id="1491">1491</th><td>	<dfn class="enum" id="PHY_M_POLC_STA0_MSK" title='PHY_M_POLC_STA0_MSK' data-ref="PHY_M_POLC_STA0_MSK" data-ref-filename="PHY_M_POLC_STA0_MSK">PHY_M_POLC_STA0_MSK</dfn>	= <var>0x3</var>,     <i>/* Bit  1.. 0: STAT0 Pol. Ctrl. Mask */</i></td></tr>
<tr><th id="1492">1492</th><td>};</td></tr>
<tr><th id="1493">1493</th><td></td></tr>
<tr><th id="1494">1494</th><td><u>#define <dfn class="macro" id="_M/PHY_M_POLC_LS1_P_MIX" data-ref="_M/PHY_M_POLC_LS1_P_MIX">PHY_M_POLC_LS1_P_MIX</dfn>(x)	(((x)&lt;&lt;12) &amp; PHY_M_POLC_LS1M_MSK)</u></td></tr>
<tr><th id="1495">1495</th><td><u>#define <dfn class="macro" id="_M/PHY_M_POLC_IS0_P_MIX" data-ref="_M/PHY_M_POLC_IS0_P_MIX">PHY_M_POLC_IS0_P_MIX</dfn>(x)	(((x)&lt;&lt;8) &amp; PHY_M_POLC_IS0M_MSK)</u></td></tr>
<tr><th id="1496">1496</th><td><u>#define <dfn class="macro" id="_M/PHY_M_POLC_LOS_CTRL" data-ref="_M/PHY_M_POLC_LOS_CTRL">PHY_M_POLC_LOS_CTRL</dfn>(x)	(((x)&lt;&lt;6) &amp; PHY_M_POLC_LOS_MSK)</u></td></tr>
<tr><th id="1497">1497</th><td><u>#define <dfn class="macro" id="_M/PHY_M_POLC_INIT_CTRL" data-ref="_M/PHY_M_POLC_INIT_CTRL">PHY_M_POLC_INIT_CTRL</dfn>(x)	(((x)&lt;&lt;4) &amp; PHY_M_POLC_INIT_MSK)</u></td></tr>
<tr><th id="1498">1498</th><td><u>#define <dfn class="macro" id="_M/PHY_M_POLC_STA1_CTRL" data-ref="_M/PHY_M_POLC_STA1_CTRL">PHY_M_POLC_STA1_CTRL</dfn>(x)	(((x)&lt;&lt;2) &amp; PHY_M_POLC_STA1_MSK)</u></td></tr>
<tr><th id="1499">1499</th><td><u>#define <dfn class="macro" id="_M/PHY_M_POLC_STA0_CTRL" data-ref="_M/PHY_M_POLC_STA0_CTRL">PHY_M_POLC_STA0_CTRL</dfn>(x)	(((x)&lt;&lt;0) &amp; PHY_M_POLC_STA0_MSK)</u></td></tr>
<tr><th id="1500">1500</th><td></td></tr>
<tr><th id="1501">1501</th><td><b>enum</b> {</td></tr>
<tr><th id="1502">1502</th><td>	<dfn class="enum" id="PULS_NO_STR" title='PULS_NO_STR' data-ref="PULS_NO_STR" data-ref-filename="PULS_NO_STR">PULS_NO_STR</dfn>	= <var>0</var>,<i>/* no pulse stretching */</i></td></tr>
<tr><th id="1503">1503</th><td>	<dfn class="enum" id="PULS_21MS" title='PULS_21MS' data-ref="PULS_21MS" data-ref-filename="PULS_21MS">PULS_21MS</dfn>	= <var>1</var>,<i>/* 21 ms to 42 ms */</i></td></tr>
<tr><th id="1504">1504</th><td>	<dfn class="enum" id="PULS_42MS" title='PULS_42MS' data-ref="PULS_42MS" data-ref-filename="PULS_42MS">PULS_42MS</dfn>	= <var>2</var>,<i>/* 42 ms to 84 ms */</i></td></tr>
<tr><th id="1505">1505</th><td>	<dfn class="enum" id="PULS_84MS" title='PULS_84MS' data-ref="PULS_84MS" data-ref-filename="PULS_84MS">PULS_84MS</dfn>	= <var>3</var>,<i>/* 84 ms to 170 ms */</i></td></tr>
<tr><th id="1506">1506</th><td>	<dfn class="enum" id="PULS_170MS" title='PULS_170MS' data-ref="PULS_170MS" data-ref-filename="PULS_170MS">PULS_170MS</dfn>	= <var>4</var>,<i>/* 170 ms to 340 ms */</i></td></tr>
<tr><th id="1507">1507</th><td>	<dfn class="enum" id="PULS_340MS" title='PULS_340MS' data-ref="PULS_340MS" data-ref-filename="PULS_340MS">PULS_340MS</dfn>	= <var>5</var>,<i>/* 340 ms to 670 ms */</i></td></tr>
<tr><th id="1508">1508</th><td>	<dfn class="enum" id="PULS_670MS" title='PULS_670MS' data-ref="PULS_670MS" data-ref-filename="PULS_670MS">PULS_670MS</dfn>	= <var>6</var>,<i>/* 670 ms to 1.3 s */</i></td></tr>
<tr><th id="1509">1509</th><td>	<dfn class="enum" id="PULS_1300MS" title='PULS_1300MS' data-ref="PULS_1300MS" data-ref-filename="PULS_1300MS">PULS_1300MS</dfn>	= <var>7</var>,<i>/* 1.3 s to 2.7 s */</i></td></tr>
<tr><th id="1510">1510</th><td>};</td></tr>
<tr><th id="1511">1511</th><td></td></tr>
<tr><th id="1512">1512</th><td><u>#define <dfn class="macro" id="_M/PHY_M_LED_BLINK_RT" data-ref="_M/PHY_M_LED_BLINK_RT">PHY_M_LED_BLINK_RT</dfn>(x)	(((u16)(x)&lt;&lt;8) &amp; PHY_M_LEDC_BL_R_MSK)</u></td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td><b>enum</b> {</td></tr>
<tr><th id="1515">1515</th><td>	<dfn class="enum" id="BLINK_42MS" title='BLINK_42MS' data-ref="BLINK_42MS" data-ref-filename="BLINK_42MS">BLINK_42MS</dfn>	= <var>0</var>,<i>/* 42 ms */</i></td></tr>
<tr><th id="1516">1516</th><td>	<dfn class="enum" id="BLINK_84MS" title='BLINK_84MS' data-ref="BLINK_84MS" data-ref-filename="BLINK_84MS">BLINK_84MS</dfn>	= <var>1</var>,<i>/* 84 ms */</i></td></tr>
<tr><th id="1517">1517</th><td>	<dfn class="enum" id="BLINK_170MS" title='BLINK_170MS' data-ref="BLINK_170MS" data-ref-filename="BLINK_170MS">BLINK_170MS</dfn>	= <var>2</var>,<i>/* 170 ms */</i></td></tr>
<tr><th id="1518">1518</th><td>	<dfn class="enum" id="BLINK_340MS" title='BLINK_340MS' data-ref="BLINK_340MS" data-ref-filename="BLINK_340MS">BLINK_340MS</dfn>	= <var>3</var>,<i>/* 340 ms */</i></td></tr>
<tr><th id="1519">1519</th><td>	<dfn class="enum" id="BLINK_670MS" title='BLINK_670MS' data-ref="BLINK_670MS" data-ref-filename="BLINK_670MS">BLINK_670MS</dfn>	= <var>4</var>,<i>/* 670 ms */</i></td></tr>
<tr><th id="1520">1520</th><td>};</td></tr>
<tr><th id="1521">1521</th><td></td></tr>
<tr><th id="1522">1522</th><td><i>/*****  PHY_MARV_LED_OVER	16 bit r/w	Manual LED Override Reg *****/</i></td></tr>
<tr><th id="1523">1523</th><td><u>#define <dfn class="macro" id="_M/PHY_M_LED_MO_SGMII" data-ref="_M/PHY_M_LED_MO_SGMII">PHY_M_LED_MO_SGMII</dfn>(x)	((x)&lt;&lt;14)	/* Bit 15..14:  SGMII AN Timer */</u></td></tr>
<tr><th id="1524">1524</th><td></td></tr>
<tr><th id="1525">1525</th><td><u>#define <dfn class="macro" id="_M/PHY_M_LED_MO_DUP" data-ref="_M/PHY_M_LED_MO_DUP">PHY_M_LED_MO_DUP</dfn>(x)	((x)&lt;&lt;10)	/* Bit 11..10:  Duplex */</u></td></tr>
<tr><th id="1526">1526</th><td><u>#define <dfn class="macro" id="_M/PHY_M_LED_MO_10" data-ref="_M/PHY_M_LED_MO_10">PHY_M_LED_MO_10</dfn>(x)	((x)&lt;&lt;8)	/* Bit  9.. 8:  Link 10 */</u></td></tr>
<tr><th id="1527">1527</th><td><u>#define <dfn class="macro" id="_M/PHY_M_LED_MO_100" data-ref="_M/PHY_M_LED_MO_100">PHY_M_LED_MO_100</dfn>(x)	((x)&lt;&lt;6)	/* Bit  7.. 6:  Link 100 */</u></td></tr>
<tr><th id="1528">1528</th><td><u>#define <dfn class="macro" id="_M/PHY_M_LED_MO_1000" data-ref="_M/PHY_M_LED_MO_1000">PHY_M_LED_MO_1000</dfn>(x)	((x)&lt;&lt;4)	/* Bit  5.. 4:  Link 1000 */</u></td></tr>
<tr><th id="1529">1529</th><td><u>#define <dfn class="macro" id="_M/PHY_M_LED_MO_RX" data-ref="_M/PHY_M_LED_MO_RX">PHY_M_LED_MO_RX</dfn>(x)	((x)&lt;&lt;2)	/* Bit  3.. 2:  Rx */</u></td></tr>
<tr><th id="1530">1530</th><td><u>#define <dfn class="macro" id="_M/PHY_M_LED_MO_TX" data-ref="_M/PHY_M_LED_MO_TX">PHY_M_LED_MO_TX</dfn>(x)	((x)&lt;&lt;0)	/* Bit  1.. 0:  Tx */</u></td></tr>
<tr><th id="1531">1531</th><td></td></tr>
<tr><th id="1532">1532</th><td><b>enum</b> <dfn class="type def" id="led_mode" title='led_mode' data-ref="led_mode" data-ref-filename="led_mode">led_mode</dfn> {</td></tr>
<tr><th id="1533">1533</th><td>	<dfn class="enum" id="MO_LED_NORM" title='MO_LED_NORM' data-ref="MO_LED_NORM" data-ref-filename="MO_LED_NORM">MO_LED_NORM</dfn>  = <var>0</var>,</td></tr>
<tr><th id="1534">1534</th><td>	<dfn class="enum" id="MO_LED_BLINK" title='MO_LED_BLINK' data-ref="MO_LED_BLINK" data-ref-filename="MO_LED_BLINK">MO_LED_BLINK</dfn> = <var>1</var>,</td></tr>
<tr><th id="1535">1535</th><td>	<dfn class="enum" id="MO_LED_OFF" title='MO_LED_OFF' data-ref="MO_LED_OFF" data-ref-filename="MO_LED_OFF">MO_LED_OFF</dfn>   = <var>2</var>,</td></tr>
<tr><th id="1536">1536</th><td>	<dfn class="enum" id="MO_LED_ON" title='MO_LED_ON' data-ref="MO_LED_ON" data-ref-filename="MO_LED_ON">MO_LED_ON</dfn>    = <var>3</var>,</td></tr>
<tr><th id="1537">1537</th><td>};</td></tr>
<tr><th id="1538">1538</th><td></td></tr>
<tr><th id="1539">1539</th><td><i>/*****  PHY_MARV_EXT_CTRL_2	16 bit r/w	Ext. PHY Specific Ctrl 2 *****/</i></td></tr>
<tr><th id="1540">1540</th><td><b>enum</b> {</td></tr>
<tr><th id="1541">1541</th><td>	<dfn class="enum" id="PHY_M_EC2_FI_IMPED" title='PHY_M_EC2_FI_IMPED' data-ref="PHY_M_EC2_FI_IMPED" data-ref-filename="PHY_M_EC2_FI_IMPED">PHY_M_EC2_FI_IMPED</dfn>	= <var>1</var>&lt;&lt;<var>6</var>, <i>/* Fiber Input  Impedance */</i></td></tr>
<tr><th id="1542">1542</th><td>	<dfn class="enum" id="PHY_M_EC2_FO_IMPED" title='PHY_M_EC2_FO_IMPED' data-ref="PHY_M_EC2_FO_IMPED" data-ref-filename="PHY_M_EC2_FO_IMPED">PHY_M_EC2_FO_IMPED</dfn>	= <var>1</var>&lt;&lt;<var>5</var>, <i>/* Fiber Output Impedance */</i></td></tr>
<tr><th id="1543">1543</th><td>	<dfn class="enum" id="PHY_M_EC2_FO_M_CLK" title='PHY_M_EC2_FO_M_CLK' data-ref="PHY_M_EC2_FO_M_CLK" data-ref-filename="PHY_M_EC2_FO_M_CLK">PHY_M_EC2_FO_M_CLK</dfn>	= <var>1</var>&lt;&lt;<var>4</var>, <i>/* Fiber Mode Clock Enable */</i></td></tr>
<tr><th id="1544">1544</th><td>	<dfn class="enum" id="PHY_M_EC2_FO_BOOST" title='PHY_M_EC2_FO_BOOST' data-ref="PHY_M_EC2_FO_BOOST" data-ref-filename="PHY_M_EC2_FO_BOOST">PHY_M_EC2_FO_BOOST</dfn>	= <var>1</var>&lt;&lt;<var>3</var>, <i>/* Fiber Output Boost */</i></td></tr>
<tr><th id="1545">1545</th><td>	<dfn class="enum" id="PHY_M_EC2_FO_AM_MSK" title='PHY_M_EC2_FO_AM_MSK' data-ref="PHY_M_EC2_FO_AM_MSK" data-ref-filename="PHY_M_EC2_FO_AM_MSK">PHY_M_EC2_FO_AM_MSK</dfn>	= <var>7</var>,<i>/* Bit  2.. 0:	Fiber Output Amplitude */</i></td></tr>
<tr><th id="1546">1546</th><td>};</td></tr>
<tr><th id="1547">1547</th><td></td></tr>
<tr><th id="1548">1548</th><td><i>/*****  PHY_MARV_EXT_P_STAT 16 bit r/w	Ext. PHY Specific Status *****/</i></td></tr>
<tr><th id="1549">1549</th><td><b>enum</b> {</td></tr>
<tr><th id="1550">1550</th><td>	<dfn class="enum" id="PHY_M_FC_AUTO_SEL" title='PHY_M_FC_AUTO_SEL' data-ref="PHY_M_FC_AUTO_SEL" data-ref-filename="PHY_M_FC_AUTO_SEL">PHY_M_FC_AUTO_SEL</dfn>	= <var>1</var>&lt;&lt;<var>15</var>, <i>/* Fiber/Copper Auto Sel. Dis. */</i></td></tr>
<tr><th id="1551">1551</th><td>	<dfn class="enum" id="PHY_M_FC_AN_REG_ACC" title='PHY_M_FC_AN_REG_ACC' data-ref="PHY_M_FC_AN_REG_ACC" data-ref-filename="PHY_M_FC_AN_REG_ACC">PHY_M_FC_AN_REG_ACC</dfn>	= <var>1</var>&lt;&lt;<var>14</var>, <i>/* Fiber/Copper AN Reg. Access */</i></td></tr>
<tr><th id="1552">1552</th><td>	<dfn class="enum" id="PHY_M_FC_RESOLUTION" title='PHY_M_FC_RESOLUTION' data-ref="PHY_M_FC_RESOLUTION" data-ref-filename="PHY_M_FC_RESOLUTION">PHY_M_FC_RESOLUTION</dfn>	= <var>1</var>&lt;&lt;<var>13</var>, <i>/* Fiber/Copper Resolution */</i></td></tr>
<tr><th id="1553">1553</th><td>	<dfn class="enum" id="PHY_M_SER_IF_AN_BP" title='PHY_M_SER_IF_AN_BP' data-ref="PHY_M_SER_IF_AN_BP" data-ref-filename="PHY_M_SER_IF_AN_BP">PHY_M_SER_IF_AN_BP</dfn>	= <var>1</var>&lt;&lt;<var>12</var>, <i>/* Ser. IF AN Bypass Enable */</i></td></tr>
<tr><th id="1554">1554</th><td>	<dfn class="enum" id="PHY_M_SER_IF_BP_ST" title='PHY_M_SER_IF_BP_ST' data-ref="PHY_M_SER_IF_BP_ST" data-ref-filename="PHY_M_SER_IF_BP_ST">PHY_M_SER_IF_BP_ST</dfn>	= <var>1</var>&lt;&lt;<var>11</var>, <i>/* Ser. IF AN Bypass Status */</i></td></tr>
<tr><th id="1555">1555</th><td>	<dfn class="enum" id="PHY_M_IRQ_POLARITY" title='PHY_M_IRQ_POLARITY' data-ref="PHY_M_IRQ_POLARITY" data-ref-filename="PHY_M_IRQ_POLARITY">PHY_M_IRQ_POLARITY</dfn>	= <var>1</var>&lt;&lt;<var>10</var>, <i>/* IRQ polarity */</i></td></tr>
<tr><th id="1556">1556</th><td>	<dfn class="enum" id="PHY_M_DIS_AUT_MED" title='PHY_M_DIS_AUT_MED' data-ref="PHY_M_DIS_AUT_MED" data-ref-filename="PHY_M_DIS_AUT_MED">PHY_M_DIS_AUT_MED</dfn>	= <var>1</var>&lt;&lt;<var>9</var>, <i>/* Disable Aut. Medium Reg. Selection */</i></td></tr>
<tr><th id="1557">1557</th><td>	<i>/* (88E1111 only) */</i></td></tr>
<tr><th id="1558">1558</th><td></td></tr>
<tr><th id="1559">1559</th><td>	<dfn class="enum" id="PHY_M_UNDOC1" title='PHY_M_UNDOC1' data-ref="PHY_M_UNDOC1" data-ref-filename="PHY_M_UNDOC1">PHY_M_UNDOC1</dfn>		= <var>1</var>&lt;&lt;<var>7</var>, <i>/* undocumented bit !! */</i></td></tr>
<tr><th id="1560">1560</th><td>	<dfn class="enum" id="PHY_M_DTE_POW_STAT" title='PHY_M_DTE_POW_STAT' data-ref="PHY_M_DTE_POW_STAT" data-ref-filename="PHY_M_DTE_POW_STAT">PHY_M_DTE_POW_STAT</dfn>	= <var>1</var>&lt;&lt;<var>4</var>, <i>/* DTE Power Status (88E1111 only) */</i></td></tr>
<tr><th id="1561">1561</th><td>	<dfn class="enum" id="PHY_M_MODE_MASK" title='PHY_M_MODE_MASK' data-ref="PHY_M_MODE_MASK" data-ref-filename="PHY_M_MODE_MASK">PHY_M_MODE_MASK</dfn>	= <var>0xf</var>, <i>/* Bit  3.. 0: copy of HWCFG MODE[3:0] */</i></td></tr>
<tr><th id="1562">1562</th><td>};</td></tr>
<tr><th id="1563">1563</th><td></td></tr>
<tr><th id="1564">1564</th><td><i>/* for 10/100 Fast Ethernet PHY (88E3082 only) */</i></td></tr>
<tr><th id="1565">1565</th><td><i>/*****  PHY_MARV_FE_LED_PAR		16 bit r/w	LED Parallel Select Reg. *****/</i></td></tr>
<tr><th id="1566">1566</th><td>									<i>/* Bit 15..12: reserved (used internally) */</i></td></tr>
<tr><th id="1567">1567</th><td><b>enum</b> {</td></tr>
<tr><th id="1568">1568</th><td>	<dfn class="enum" id="PHY_M_FELP_LED2_MSK" title='PHY_M_FELP_LED2_MSK' data-ref="PHY_M_FELP_LED2_MSK" data-ref-filename="PHY_M_FELP_LED2_MSK">PHY_M_FELP_LED2_MSK</dfn> = <var>0xf</var>&lt;&lt;<var>8</var>,	<i>/* Bit 11.. 8: LED2 Mask (LINK) */</i></td></tr>
<tr><th id="1569">1569</th><td>	<dfn class="enum" id="PHY_M_FELP_LED1_MSK" title='PHY_M_FELP_LED1_MSK' data-ref="PHY_M_FELP_LED1_MSK" data-ref-filename="PHY_M_FELP_LED1_MSK">PHY_M_FELP_LED1_MSK</dfn> = <var>0xf</var>&lt;&lt;<var>4</var>,	<i>/* Bit  7.. 4: LED1 Mask (ACT) */</i></td></tr>
<tr><th id="1570">1570</th><td>	<dfn class="enum" id="PHY_M_FELP_LED0_MSK" title='PHY_M_FELP_LED0_MSK' data-ref="PHY_M_FELP_LED0_MSK" data-ref-filename="PHY_M_FELP_LED0_MSK">PHY_M_FELP_LED0_MSK</dfn> = <var>0xf</var>, <i>/* Bit  3.. 0: LED0 Mask (SPEED) */</i></td></tr>
<tr><th id="1571">1571</th><td>};</td></tr>
<tr><th id="1572">1572</th><td></td></tr>
<tr><th id="1573">1573</th><td><u>#define <dfn class="macro" id="_M/PHY_M_FELP_LED2_CTRL" data-ref="_M/PHY_M_FELP_LED2_CTRL">PHY_M_FELP_LED2_CTRL</dfn>(x)	(((u16)(x)&lt;&lt;8) &amp; PHY_M_FELP_LED2_MSK)</u></td></tr>
<tr><th id="1574">1574</th><td><u>#define <dfn class="macro" id="_M/PHY_M_FELP_LED1_CTRL" data-ref="_M/PHY_M_FELP_LED1_CTRL">PHY_M_FELP_LED1_CTRL</dfn>(x)	(((u16)(x)&lt;&lt;4) &amp; PHY_M_FELP_LED1_MSK)</u></td></tr>
<tr><th id="1575">1575</th><td><u>#define <dfn class="macro" id="_M/PHY_M_FELP_LED0_CTRL" data-ref="_M/PHY_M_FELP_LED0_CTRL">PHY_M_FELP_LED0_CTRL</dfn>(x)	(((u16)(x)&lt;&lt;0) &amp; PHY_M_FELP_LED0_MSK)</u></td></tr>
<tr><th id="1576">1576</th><td></td></tr>
<tr><th id="1577">1577</th><td><b>enum</b> {</td></tr>
<tr><th id="1578">1578</th><td>	<dfn class="enum" id="LED_PAR_CTRL_COLX" title='LED_PAR_CTRL_COLX' data-ref="LED_PAR_CTRL_COLX" data-ref-filename="LED_PAR_CTRL_COLX">LED_PAR_CTRL_COLX</dfn>	= <var>0x00</var>,</td></tr>
<tr><th id="1579">1579</th><td>	<dfn class="enum" id="LED_PAR_CTRL_ERROR" title='LED_PAR_CTRL_ERROR' data-ref="LED_PAR_CTRL_ERROR" data-ref-filename="LED_PAR_CTRL_ERROR">LED_PAR_CTRL_ERROR</dfn>	= <var>0x01</var>,</td></tr>
<tr><th id="1580">1580</th><td>	<dfn class="enum" id="LED_PAR_CTRL_DUPLEX" title='LED_PAR_CTRL_DUPLEX' data-ref="LED_PAR_CTRL_DUPLEX" data-ref-filename="LED_PAR_CTRL_DUPLEX">LED_PAR_CTRL_DUPLEX</dfn>	= <var>0x02</var>,</td></tr>
<tr><th id="1581">1581</th><td>	<dfn class="enum" id="LED_PAR_CTRL_DP_COL" title='LED_PAR_CTRL_DP_COL' data-ref="LED_PAR_CTRL_DP_COL" data-ref-filename="LED_PAR_CTRL_DP_COL">LED_PAR_CTRL_DP_COL</dfn>	= <var>0x03</var>,</td></tr>
<tr><th id="1582">1582</th><td>	<dfn class="enum" id="LED_PAR_CTRL_SPEED" title='LED_PAR_CTRL_SPEED' data-ref="LED_PAR_CTRL_SPEED" data-ref-filename="LED_PAR_CTRL_SPEED">LED_PAR_CTRL_SPEED</dfn>	= <var>0x04</var>,</td></tr>
<tr><th id="1583">1583</th><td>	<dfn class="enum" id="LED_PAR_CTRL_LINK" title='LED_PAR_CTRL_LINK' data-ref="LED_PAR_CTRL_LINK" data-ref-filename="LED_PAR_CTRL_LINK">LED_PAR_CTRL_LINK</dfn>	= <var>0x05</var>,</td></tr>
<tr><th id="1584">1584</th><td>	<dfn class="enum" id="LED_PAR_CTRL_TX" title='LED_PAR_CTRL_TX' data-ref="LED_PAR_CTRL_TX" data-ref-filename="LED_PAR_CTRL_TX">LED_PAR_CTRL_TX</dfn>		= <var>0x06</var>,</td></tr>
<tr><th id="1585">1585</th><td>	<dfn class="enum" id="LED_PAR_CTRL_RX" title='LED_PAR_CTRL_RX' data-ref="LED_PAR_CTRL_RX" data-ref-filename="LED_PAR_CTRL_RX">LED_PAR_CTRL_RX</dfn>		= <var>0x07</var>,</td></tr>
<tr><th id="1586">1586</th><td>	<dfn class="enum" id="LED_PAR_CTRL_ACT" title='LED_PAR_CTRL_ACT' data-ref="LED_PAR_CTRL_ACT" data-ref-filename="LED_PAR_CTRL_ACT">LED_PAR_CTRL_ACT</dfn>	= <var>0x08</var>,</td></tr>
<tr><th id="1587">1587</th><td>	<dfn class="enum" id="LED_PAR_CTRL_LNK_RX" title='LED_PAR_CTRL_LNK_RX' data-ref="LED_PAR_CTRL_LNK_RX" data-ref-filename="LED_PAR_CTRL_LNK_RX">LED_PAR_CTRL_LNK_RX</dfn>	= <var>0x09</var>,</td></tr>
<tr><th id="1588">1588</th><td>	<dfn class="enum" id="LED_PAR_CTRL_LNK_AC" title='LED_PAR_CTRL_LNK_AC' data-ref="LED_PAR_CTRL_LNK_AC" data-ref-filename="LED_PAR_CTRL_LNK_AC">LED_PAR_CTRL_LNK_AC</dfn>	= <var>0x0a</var>,</td></tr>
<tr><th id="1589">1589</th><td>	<dfn class="enum" id="LED_PAR_CTRL_ACT_BL" title='LED_PAR_CTRL_ACT_BL' data-ref="LED_PAR_CTRL_ACT_BL" data-ref-filename="LED_PAR_CTRL_ACT_BL">LED_PAR_CTRL_ACT_BL</dfn>	= <var>0x0b</var>,</td></tr>
<tr><th id="1590">1590</th><td>	<dfn class="enum" id="LED_PAR_CTRL_TX_BL" title='LED_PAR_CTRL_TX_BL' data-ref="LED_PAR_CTRL_TX_BL" data-ref-filename="LED_PAR_CTRL_TX_BL">LED_PAR_CTRL_TX_BL</dfn>	= <var>0x0c</var>,</td></tr>
<tr><th id="1591">1591</th><td>	<dfn class="enum" id="LED_PAR_CTRL_RX_BL" title='LED_PAR_CTRL_RX_BL' data-ref="LED_PAR_CTRL_RX_BL" data-ref-filename="LED_PAR_CTRL_RX_BL">LED_PAR_CTRL_RX_BL</dfn>	= <var>0x0d</var>,</td></tr>
<tr><th id="1592">1592</th><td>	<dfn class="enum" id="LED_PAR_CTRL_COL_BL" title='LED_PAR_CTRL_COL_BL' data-ref="LED_PAR_CTRL_COL_BL" data-ref-filename="LED_PAR_CTRL_COL_BL">LED_PAR_CTRL_COL_BL</dfn>	= <var>0x0e</var>,</td></tr>
<tr><th id="1593">1593</th><td>	<dfn class="enum" id="LED_PAR_CTRL_INACT" title='LED_PAR_CTRL_INACT' data-ref="LED_PAR_CTRL_INACT" data-ref-filename="LED_PAR_CTRL_INACT">LED_PAR_CTRL_INACT</dfn>	= <var>0x0f</var></td></tr>
<tr><th id="1594">1594</th><td>};</td></tr>
<tr><th id="1595">1595</th><td></td></tr>
<tr><th id="1596">1596</th><td><i>/*****,PHY_MARV_FE_SPEC_2		16 bit r/w	Specific Control Reg. 2 *****/</i></td></tr>
<tr><th id="1597">1597</th><td><b>enum</b> {</td></tr>
<tr><th id="1598">1598</th><td>	<dfn class="enum" id="PHY_M_FESC_DIS_WAIT" title='PHY_M_FESC_DIS_WAIT' data-ref="PHY_M_FESC_DIS_WAIT" data-ref-filename="PHY_M_FESC_DIS_WAIT">PHY_M_FESC_DIS_WAIT</dfn>	= <var>1</var>&lt;&lt;<var>2</var>, <i>/* Disable TDR Waiting Period */</i></td></tr>
<tr><th id="1599">1599</th><td>	<dfn class="enum" id="PHY_M_FESC_ENA_MCLK" title='PHY_M_FESC_ENA_MCLK' data-ref="PHY_M_FESC_ENA_MCLK" data-ref-filename="PHY_M_FESC_ENA_MCLK">PHY_M_FESC_ENA_MCLK</dfn>	= <var>1</var>&lt;&lt;<var>1</var>, <i>/* Enable MAC Rx Clock in sleep mode */</i></td></tr>
<tr><th id="1600">1600</th><td>	<dfn class="enum" id="PHY_M_FESC_SEL_CL_A" title='PHY_M_FESC_SEL_CL_A' data-ref="PHY_M_FESC_SEL_CL_A" data-ref-filename="PHY_M_FESC_SEL_CL_A">PHY_M_FESC_SEL_CL_A</dfn>	= <var>1</var>&lt;&lt;<var>0</var>, <i>/* Select Class A driver (100B-TX) */</i></td></tr>
<tr><th id="1601">1601</th><td>};</td></tr>
<tr><th id="1602">1602</th><td></td></tr>
<tr><th id="1603">1603</th><td><i>/* for Yukon-2 Gigabit Ethernet PHY (88E1112 only) */</i></td></tr>
<tr><th id="1604">1604</th><td><i>/*****  PHY_MARV_PHY_CTRL (page 1)		16 bit r/w	Fiber Specific Ctrl *****/</i></td></tr>
<tr><th id="1605">1605</th><td><b>enum</b> {</td></tr>
<tr><th id="1606">1606</th><td>	<dfn class="enum" id="PHY_M_FIB_FORCE_LNK" title='PHY_M_FIB_FORCE_LNK' data-ref="PHY_M_FIB_FORCE_LNK" data-ref-filename="PHY_M_FIB_FORCE_LNK">PHY_M_FIB_FORCE_LNK</dfn>	= <var>1</var>&lt;&lt;<var>10</var>,<i>/* Force Link Good */</i></td></tr>
<tr><th id="1607">1607</th><td>	<dfn class="enum" id="PHY_M_FIB_SIGD_POL" title='PHY_M_FIB_SIGD_POL' data-ref="PHY_M_FIB_SIGD_POL" data-ref-filename="PHY_M_FIB_SIGD_POL">PHY_M_FIB_SIGD_POL</dfn>	= <var>1</var>&lt;&lt;<var>9</var>,	<i>/* SIGDET Polarity */</i></td></tr>
<tr><th id="1608">1608</th><td>	<dfn class="enum" id="PHY_M_FIB_TX_DIS" title='PHY_M_FIB_TX_DIS' data-ref="PHY_M_FIB_TX_DIS" data-ref-filename="PHY_M_FIB_TX_DIS">PHY_M_FIB_TX_DIS</dfn>	= <var>1</var>&lt;&lt;<var>3</var>,	<i>/* Transmitter Disable */</i></td></tr>
<tr><th id="1609">1609</th><td>};</td></tr>
<tr><th id="1610">1610</th><td></td></tr>
<tr><th id="1611">1611</th><td><i>/* for Yukon-2 Gigabit Ethernet PHY (88E1112 only) */</i></td></tr>
<tr><th id="1612">1612</th><td><i>/*****  PHY_MARV_PHY_CTRL (page 2)		16 bit r/w	MAC Specific Ctrl *****/</i></td></tr>
<tr><th id="1613">1613</th><td><b>enum</b> {</td></tr>
<tr><th id="1614">1614</th><td>	<dfn class="enum" id="PHY_M_MAC_MD_MSK" title='PHY_M_MAC_MD_MSK' data-ref="PHY_M_MAC_MD_MSK" data-ref-filename="PHY_M_MAC_MD_MSK">PHY_M_MAC_MD_MSK</dfn>	= <var>7</var>&lt;&lt;<var>7</var>, <i>/* Bit  9.. 7: Mode Select Mask */</i></td></tr>
<tr><th id="1615">1615</th><td>	<dfn class="enum" id="PHY_M_MAC_GMIF_PUP" title='PHY_M_MAC_GMIF_PUP' data-ref="PHY_M_MAC_GMIF_PUP" data-ref-filename="PHY_M_MAC_GMIF_PUP">PHY_M_MAC_GMIF_PUP</dfn>	= <var>1</var>&lt;&lt;<var>3</var>,	<i>/* GMII Power Up (88E1149 only) */</i></td></tr>
<tr><th id="1616">1616</th><td>	<dfn class="enum" id="PHY_M_MAC_MD_AUTO" title='PHY_M_MAC_MD_AUTO' data-ref="PHY_M_MAC_MD_AUTO" data-ref-filename="PHY_M_MAC_MD_AUTO">PHY_M_MAC_MD_AUTO</dfn>	= <var>3</var>,<i>/* Auto Copper/1000Base-X */</i></td></tr>
<tr><th id="1617">1617</th><td>	<dfn class="enum" id="PHY_M_MAC_MD_COPPER" title='PHY_M_MAC_MD_COPPER' data-ref="PHY_M_MAC_MD_COPPER" data-ref-filename="PHY_M_MAC_MD_COPPER">PHY_M_MAC_MD_COPPER</dfn>	= <var>5</var>,<i>/* Copper only */</i></td></tr>
<tr><th id="1618">1618</th><td>	<dfn class="enum" id="PHY_M_MAC_MD_1000BX" title='PHY_M_MAC_MD_1000BX' data-ref="PHY_M_MAC_MD_1000BX" data-ref-filename="PHY_M_MAC_MD_1000BX">PHY_M_MAC_MD_1000BX</dfn>	= <var>7</var>,<i>/* 1000Base-X only */</i></td></tr>
<tr><th id="1619">1619</th><td>};</td></tr>
<tr><th id="1620">1620</th><td><u>#define <dfn class="macro" id="_M/PHY_M_MAC_MODE_SEL" data-ref="_M/PHY_M_MAC_MODE_SEL">PHY_M_MAC_MODE_SEL</dfn>(x)	(((x)&lt;&lt;7) &amp; PHY_M_MAC_MD_MSK)</u></td></tr>
<tr><th id="1621">1621</th><td></td></tr>
<tr><th id="1622">1622</th><td><i>/*****  PHY_MARV_PHY_CTRL (page 3)		16 bit r/w	LED Control Reg. *****/</i></td></tr>
<tr><th id="1623">1623</th><td><b>enum</b> {</td></tr>
<tr><th id="1624">1624</th><td>	<dfn class="enum" id="PHY_M_LEDC_LOS_MSK" title='PHY_M_LEDC_LOS_MSK' data-ref="PHY_M_LEDC_LOS_MSK" data-ref-filename="PHY_M_LEDC_LOS_MSK">PHY_M_LEDC_LOS_MSK</dfn>	= <var>0xf</var>&lt;&lt;<var>12</var>,<i>/* Bit 15..12: LOS LED Ctrl. Mask */</i></td></tr>
<tr><th id="1625">1625</th><td>	<dfn class="enum" id="PHY_M_LEDC_INIT_MSK" title='PHY_M_LEDC_INIT_MSK' data-ref="PHY_M_LEDC_INIT_MSK" data-ref-filename="PHY_M_LEDC_INIT_MSK">PHY_M_LEDC_INIT_MSK</dfn>	= <var>0xf</var>&lt;&lt;<var>8</var>, <i>/* Bit 11.. 8: INIT LED Ctrl. Mask */</i></td></tr>
<tr><th id="1626">1626</th><td>	<dfn class="enum" id="PHY_M_LEDC_STA1_MSK" title='PHY_M_LEDC_STA1_MSK' data-ref="PHY_M_LEDC_STA1_MSK" data-ref-filename="PHY_M_LEDC_STA1_MSK">PHY_M_LEDC_STA1_MSK</dfn>	= <var>0xf</var>&lt;&lt;<var>4</var>,<i>/* Bit  7.. 4: STAT1 LED Ctrl. Mask */</i></td></tr>
<tr><th id="1627">1627</th><td>	<dfn class="enum" id="PHY_M_LEDC_STA0_MSK" title='PHY_M_LEDC_STA0_MSK' data-ref="PHY_M_LEDC_STA0_MSK" data-ref-filename="PHY_M_LEDC_STA0_MSK">PHY_M_LEDC_STA0_MSK</dfn>	= <var>0xf</var>, <i>/* Bit  3.. 0: STAT0 LED Ctrl. Mask */</i></td></tr>
<tr><th id="1628">1628</th><td>};</td></tr>
<tr><th id="1629">1629</th><td></td></tr>
<tr><th id="1630">1630</th><td><u>#define <dfn class="macro" id="_M/PHY_M_LEDC_LOS_CTRL" data-ref="_M/PHY_M_LEDC_LOS_CTRL">PHY_M_LEDC_LOS_CTRL</dfn>(x)	(((x)&lt;&lt;12) &amp; PHY_M_LEDC_LOS_MSK)</u></td></tr>
<tr><th id="1631">1631</th><td><u>#define <dfn class="macro" id="_M/PHY_M_LEDC_INIT_CTRL" data-ref="_M/PHY_M_LEDC_INIT_CTRL">PHY_M_LEDC_INIT_CTRL</dfn>(x)	(((x)&lt;&lt;8) &amp; PHY_M_LEDC_INIT_MSK)</u></td></tr>
<tr><th id="1632">1632</th><td><u>#define <dfn class="macro" id="_M/PHY_M_LEDC_STA1_CTRL" data-ref="_M/PHY_M_LEDC_STA1_CTRL">PHY_M_LEDC_STA1_CTRL</dfn>(x)	(((x)&lt;&lt;4) &amp; PHY_M_LEDC_STA1_MSK)</u></td></tr>
<tr><th id="1633">1633</th><td><u>#define <dfn class="macro" id="_M/PHY_M_LEDC_STA0_CTRL" data-ref="_M/PHY_M_LEDC_STA0_CTRL">PHY_M_LEDC_STA0_CTRL</dfn>(x)	(((x)&lt;&lt;0) &amp; PHY_M_LEDC_STA0_MSK)</u></td></tr>
<tr><th id="1634">1634</th><td></td></tr>
<tr><th id="1635">1635</th><td><i>/* GMAC registers  */</i></td></tr>
<tr><th id="1636">1636</th><td><i>/* Port Registers */</i></td></tr>
<tr><th id="1637">1637</th><td><b>enum</b> {</td></tr>
<tr><th id="1638">1638</th><td>	<dfn class="enum" id="GM_GP_STAT" title='GM_GP_STAT' data-ref="GM_GP_STAT" data-ref-filename="GM_GP_STAT">GM_GP_STAT</dfn>	= <var>0x0000</var>,	<i>/* 16 bit r/o	General Purpose Status */</i></td></tr>
<tr><th id="1639">1639</th><td>	<dfn class="enum" id="GM_GP_CTRL" title='GM_GP_CTRL' data-ref="GM_GP_CTRL" data-ref-filename="GM_GP_CTRL">GM_GP_CTRL</dfn>	= <var>0x0004</var>,	<i>/* 16 bit r/w	General Purpose Control */</i></td></tr>
<tr><th id="1640">1640</th><td>	<dfn class="enum" id="GM_TX_CTRL" title='GM_TX_CTRL' data-ref="GM_TX_CTRL" data-ref-filename="GM_TX_CTRL">GM_TX_CTRL</dfn>	= <var>0x0008</var>,	<i>/* 16 bit r/w	Transmit Control Reg. */</i></td></tr>
<tr><th id="1641">1641</th><td>	<dfn class="enum" id="GM_RX_CTRL" title='GM_RX_CTRL' data-ref="GM_RX_CTRL" data-ref-filename="GM_RX_CTRL">GM_RX_CTRL</dfn>	= <var>0x000c</var>,	<i>/* 16 bit r/w	Receive Control Reg. */</i></td></tr>
<tr><th id="1642">1642</th><td>	<dfn class="enum" id="GM_TX_FLOW_CTRL" title='GM_TX_FLOW_CTRL' data-ref="GM_TX_FLOW_CTRL" data-ref-filename="GM_TX_FLOW_CTRL">GM_TX_FLOW_CTRL</dfn>	= <var>0x0010</var>,	<i>/* 16 bit r/w	Transmit Flow-Control */</i></td></tr>
<tr><th id="1643">1643</th><td>	<dfn class="enum" id="GM_TX_PARAM" title='GM_TX_PARAM' data-ref="GM_TX_PARAM" data-ref-filename="GM_TX_PARAM">GM_TX_PARAM</dfn>	= <var>0x0014</var>,	<i>/* 16 bit r/w	Transmit Parameter Reg. */</i></td></tr>
<tr><th id="1644">1644</th><td>	<dfn class="enum" id="GM_SERIAL_MODE" title='GM_SERIAL_MODE' data-ref="GM_SERIAL_MODE" data-ref-filename="GM_SERIAL_MODE">GM_SERIAL_MODE</dfn>	= <var>0x0018</var>,	<i>/* 16 bit r/w	Serial Mode Register */</i></td></tr>
<tr><th id="1645">1645</th><td><i>/* Source Address Registers */</i></td></tr>
<tr><th id="1646">1646</th><td>	<dfn class="enum" id="GM_SRC_ADDR_1L" title='GM_SRC_ADDR_1L' data-ref="GM_SRC_ADDR_1L" data-ref-filename="GM_SRC_ADDR_1L">GM_SRC_ADDR_1L</dfn>	= <var>0x001c</var>,	<i>/* 16 bit r/w	Source Address 1 (low) */</i></td></tr>
<tr><th id="1647">1647</th><td>	<dfn class="enum" id="GM_SRC_ADDR_1M" title='GM_SRC_ADDR_1M' data-ref="GM_SRC_ADDR_1M" data-ref-filename="GM_SRC_ADDR_1M">GM_SRC_ADDR_1M</dfn>	= <var>0x0020</var>,	<i>/* 16 bit r/w	Source Address 1 (middle) */</i></td></tr>
<tr><th id="1648">1648</th><td>	<dfn class="enum" id="GM_SRC_ADDR_1H" title='GM_SRC_ADDR_1H' data-ref="GM_SRC_ADDR_1H" data-ref-filename="GM_SRC_ADDR_1H">GM_SRC_ADDR_1H</dfn>	= <var>0x0024</var>,	<i>/* 16 bit r/w	Source Address 1 (high) */</i></td></tr>
<tr><th id="1649">1649</th><td>	<dfn class="enum" id="GM_SRC_ADDR_2L" title='GM_SRC_ADDR_2L' data-ref="GM_SRC_ADDR_2L" data-ref-filename="GM_SRC_ADDR_2L">GM_SRC_ADDR_2L</dfn>	= <var>0x0028</var>,	<i>/* 16 bit r/w	Source Address 2 (low) */</i></td></tr>
<tr><th id="1650">1650</th><td>	<dfn class="enum" id="GM_SRC_ADDR_2M" title='GM_SRC_ADDR_2M' data-ref="GM_SRC_ADDR_2M" data-ref-filename="GM_SRC_ADDR_2M">GM_SRC_ADDR_2M</dfn>	= <var>0x002c</var>,	<i>/* 16 bit r/w	Source Address 2 (middle) */</i></td></tr>
<tr><th id="1651">1651</th><td>	<dfn class="enum" id="GM_SRC_ADDR_2H" title='GM_SRC_ADDR_2H' data-ref="GM_SRC_ADDR_2H" data-ref-filename="GM_SRC_ADDR_2H">GM_SRC_ADDR_2H</dfn>	= <var>0x0030</var>,	<i>/* 16 bit r/w	Source Address 2 (high) */</i></td></tr>
<tr><th id="1652">1652</th><td></td></tr>
<tr><th id="1653">1653</th><td><i>/* Multicast Address Hash Registers */</i></td></tr>
<tr><th id="1654">1654</th><td>	<dfn class="enum" id="GM_MC_ADDR_H1" title='GM_MC_ADDR_H1' data-ref="GM_MC_ADDR_H1" data-ref-filename="GM_MC_ADDR_H1">GM_MC_ADDR_H1</dfn>	= <var>0x0034</var>,	<i>/* 16 bit r/w	Multicast Address Hash 1 */</i></td></tr>
<tr><th id="1655">1655</th><td>	<dfn class="enum" id="GM_MC_ADDR_H2" title='GM_MC_ADDR_H2' data-ref="GM_MC_ADDR_H2" data-ref-filename="GM_MC_ADDR_H2">GM_MC_ADDR_H2</dfn>	= <var>0x0038</var>,	<i>/* 16 bit r/w	Multicast Address Hash 2 */</i></td></tr>
<tr><th id="1656">1656</th><td>	<dfn class="enum" id="GM_MC_ADDR_H3" title='GM_MC_ADDR_H3' data-ref="GM_MC_ADDR_H3" data-ref-filename="GM_MC_ADDR_H3">GM_MC_ADDR_H3</dfn>	= <var>0x003c</var>,	<i>/* 16 bit r/w	Multicast Address Hash 3 */</i></td></tr>
<tr><th id="1657">1657</th><td>	<dfn class="enum" id="GM_MC_ADDR_H4" title='GM_MC_ADDR_H4' data-ref="GM_MC_ADDR_H4" data-ref-filename="GM_MC_ADDR_H4">GM_MC_ADDR_H4</dfn>	= <var>0x0040</var>,	<i>/* 16 bit r/w	Multicast Address Hash 4 */</i></td></tr>
<tr><th id="1658">1658</th><td></td></tr>
<tr><th id="1659">1659</th><td><i>/* Interrupt Source Registers */</i></td></tr>
<tr><th id="1660">1660</th><td>	<dfn class="enum" id="GM_TX_IRQ_SRC" title='GM_TX_IRQ_SRC' data-ref="GM_TX_IRQ_SRC" data-ref-filename="GM_TX_IRQ_SRC">GM_TX_IRQ_SRC</dfn>	= <var>0x0044</var>,	<i>/* 16 bit r/o	Tx Overflow IRQ Source */</i></td></tr>
<tr><th id="1661">1661</th><td>	<dfn class="enum" id="GM_RX_IRQ_SRC" title='GM_RX_IRQ_SRC' data-ref="GM_RX_IRQ_SRC" data-ref-filename="GM_RX_IRQ_SRC">GM_RX_IRQ_SRC</dfn>	= <var>0x0048</var>,	<i>/* 16 bit r/o	Rx Overflow IRQ Source */</i></td></tr>
<tr><th id="1662">1662</th><td>	<dfn class="enum" id="GM_TR_IRQ_SRC" title='GM_TR_IRQ_SRC' data-ref="GM_TR_IRQ_SRC" data-ref-filename="GM_TR_IRQ_SRC">GM_TR_IRQ_SRC</dfn>	= <var>0x004c</var>,	<i>/* 16 bit r/o	Tx/Rx Over. IRQ Source */</i></td></tr>
<tr><th id="1663">1663</th><td></td></tr>
<tr><th id="1664">1664</th><td><i>/* Interrupt Mask Registers */</i></td></tr>
<tr><th id="1665">1665</th><td>	<dfn class="enum" id="GM_TX_IRQ_MSK" title='GM_TX_IRQ_MSK' data-ref="GM_TX_IRQ_MSK" data-ref-filename="GM_TX_IRQ_MSK">GM_TX_IRQ_MSK</dfn>	= <var>0x0050</var>,	<i>/* 16 bit r/w	Tx Overflow IRQ Mask */</i></td></tr>
<tr><th id="1666">1666</th><td>	<dfn class="enum" id="GM_RX_IRQ_MSK" title='GM_RX_IRQ_MSK' data-ref="GM_RX_IRQ_MSK" data-ref-filename="GM_RX_IRQ_MSK">GM_RX_IRQ_MSK</dfn>	= <var>0x0054</var>,	<i>/* 16 bit r/w	Rx Overflow IRQ Mask */</i></td></tr>
<tr><th id="1667">1667</th><td>	<dfn class="enum" id="GM_TR_IRQ_MSK" title='GM_TR_IRQ_MSK' data-ref="GM_TR_IRQ_MSK" data-ref-filename="GM_TR_IRQ_MSK">GM_TR_IRQ_MSK</dfn>	= <var>0x0058</var>,	<i>/* 16 bit r/w	Tx/Rx Over. IRQ Mask */</i></td></tr>
<tr><th id="1668">1668</th><td></td></tr>
<tr><th id="1669">1669</th><td><i>/* Serial Management Interface (SMI) Registers */</i></td></tr>
<tr><th id="1670">1670</th><td>	<dfn class="enum" id="GM_SMI_CTRL" title='GM_SMI_CTRL' data-ref="GM_SMI_CTRL" data-ref-filename="GM_SMI_CTRL">GM_SMI_CTRL</dfn>	= <var>0x0080</var>,	<i>/* 16 bit r/w	SMI Control Register */</i></td></tr>
<tr><th id="1671">1671</th><td>	<dfn class="enum" id="GM_SMI_DATA" title='GM_SMI_DATA' data-ref="GM_SMI_DATA" data-ref-filename="GM_SMI_DATA">GM_SMI_DATA</dfn>	= <var>0x0084</var>,	<i>/* 16 bit r/w	SMI Data Register */</i></td></tr>
<tr><th id="1672">1672</th><td>	<dfn class="enum" id="GM_PHY_ADDR" title='GM_PHY_ADDR' data-ref="GM_PHY_ADDR" data-ref-filename="GM_PHY_ADDR">GM_PHY_ADDR</dfn>	= <var>0x0088</var>,	<i>/* 16 bit r/w	GPHY Address Register */</i></td></tr>
<tr><th id="1673">1673</th><td><i>/* MIB Counters */</i></td></tr>
<tr><th id="1674">1674</th><td>	<dfn class="enum" id="GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</dfn>	= <var>0x0100</var>,	<i>/* Base Address of MIB Counters */</i></td></tr>
<tr><th id="1675">1675</th><td>	<dfn class="enum" id="GM_MIB_CNT_END" title='GM_MIB_CNT_END' data-ref="GM_MIB_CNT_END" data-ref-filename="GM_MIB_CNT_END">GM_MIB_CNT_END</dfn>	= <var>0x025C</var>,	<i>/* Last MIB counter */</i></td></tr>
<tr><th id="1676">1676</th><td>};</td></tr>
<tr><th id="1677">1677</th><td></td></tr>
<tr><th id="1678">1678</th><td></td></tr>
<tr><th id="1679">1679</th><td><i>/*</i></td></tr>
<tr><th id="1680">1680</th><td><i> * MIB Counters base address definitions (low word) -</i></td></tr>
<tr><th id="1681">1681</th><td><i> * use offset 4 for access to high word	(32 bit r/o)</i></td></tr>
<tr><th id="1682">1682</th><td><i> */</i></td></tr>
<tr><th id="1683">1683</th><td><b>enum</b> {</td></tr>
<tr><th id="1684">1684</th><td>	<dfn class="enum" id="GM_RXF_UC_OK" title='GM_RXF_UC_OK' data-ref="GM_RXF_UC_OK" data-ref-filename="GM_RXF_UC_OK">GM_RXF_UC_OK</dfn>    = <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>0</var>,	<i>/* Unicast Frames Received OK */</i></td></tr>
<tr><th id="1685">1685</th><td>	<dfn class="enum" id="GM_RXF_BC_OK" title='GM_RXF_BC_OK' data-ref="GM_RXF_BC_OK" data-ref-filename="GM_RXF_BC_OK">GM_RXF_BC_OK</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>8</var>,	<i>/* Broadcast Frames Received OK */</i></td></tr>
<tr><th id="1686">1686</th><td>	<dfn class="enum" id="GM_RXF_MPAUSE" title='GM_RXF_MPAUSE' data-ref="GM_RXF_MPAUSE" data-ref-filename="GM_RXF_MPAUSE">GM_RXF_MPAUSE</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>16</var>,	<i>/* Pause MAC Ctrl Frames Received */</i></td></tr>
<tr><th id="1687">1687</th><td>	<dfn class="enum" id="GM_RXF_MC_OK" title='GM_RXF_MC_OK' data-ref="GM_RXF_MC_OK" data-ref-filename="GM_RXF_MC_OK">GM_RXF_MC_OK</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>24</var>,	<i>/* Multicast Frames Received OK */</i></td></tr>
<tr><th id="1688">1688</th><td>	<dfn class="enum" id="GM_RXF_FCS_ERR" title='GM_RXF_FCS_ERR' data-ref="GM_RXF_FCS_ERR" data-ref-filename="GM_RXF_FCS_ERR">GM_RXF_FCS_ERR</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>32</var>,	<i>/* Rx Frame Check Seq. Error */</i></td></tr>
<tr><th id="1689">1689</th><td></td></tr>
<tr><th id="1690">1690</th><td>	<dfn class="enum" id="GM_RXO_OK_LO" title='GM_RXO_OK_LO' data-ref="GM_RXO_OK_LO" data-ref-filename="GM_RXO_OK_LO">GM_RXO_OK_LO</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>48</var>,	<i>/* Octets Received OK Low */</i></td></tr>
<tr><th id="1691">1691</th><td>	<dfn class="enum" id="GM_RXO_OK_HI" title='GM_RXO_OK_HI' data-ref="GM_RXO_OK_HI" data-ref-filename="GM_RXO_OK_HI">GM_RXO_OK_HI</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>56</var>,	<i>/* Octets Received OK High */</i></td></tr>
<tr><th id="1692">1692</th><td>	<dfn class="enum" id="GM_RXO_ERR_LO" title='GM_RXO_ERR_LO' data-ref="GM_RXO_ERR_LO" data-ref-filename="GM_RXO_ERR_LO">GM_RXO_ERR_LO</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>64</var>,	<i>/* Octets Received Invalid Low */</i></td></tr>
<tr><th id="1693">1693</th><td>	<dfn class="enum" id="GM_RXO_ERR_HI" title='GM_RXO_ERR_HI' data-ref="GM_RXO_ERR_HI" data-ref-filename="GM_RXO_ERR_HI">GM_RXO_ERR_HI</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>72</var>,	<i>/* Octets Received Invalid High */</i></td></tr>
<tr><th id="1694">1694</th><td>	<dfn class="enum" id="GM_RXF_SHT" title='GM_RXF_SHT' data-ref="GM_RXF_SHT" data-ref-filename="GM_RXF_SHT">GM_RXF_SHT</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>80</var>,	<i>/* Frames &lt;64 Byte Received OK */</i></td></tr>
<tr><th id="1695">1695</th><td>	<dfn class="enum" id="GM_RXE_FRAG" title='GM_RXE_FRAG' data-ref="GM_RXE_FRAG" data-ref-filename="GM_RXE_FRAG">GM_RXE_FRAG</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>88</var>,	<i>/* Frames &lt;64 Byte Received with FCS Err */</i></td></tr>
<tr><th id="1696">1696</th><td>	<dfn class="enum" id="GM_RXF_64B" title='GM_RXF_64B' data-ref="GM_RXF_64B" data-ref-filename="GM_RXF_64B">GM_RXF_64B</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>96</var>,	<i>/* 64 Byte Rx Frame */</i></td></tr>
<tr><th id="1697">1697</th><td>	<dfn class="enum" id="GM_RXF_127B" title='GM_RXF_127B' data-ref="GM_RXF_127B" data-ref-filename="GM_RXF_127B">GM_RXF_127B</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>104</var>,<i>/* 65-127 Byte Rx Frame */</i></td></tr>
<tr><th id="1698">1698</th><td>	<dfn class="enum" id="GM_RXF_255B" title='GM_RXF_255B' data-ref="GM_RXF_255B" data-ref-filename="GM_RXF_255B">GM_RXF_255B</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>112</var>,<i>/* 128-255 Byte Rx Frame */</i></td></tr>
<tr><th id="1699">1699</th><td>	<dfn class="enum" id="GM_RXF_511B" title='GM_RXF_511B' data-ref="GM_RXF_511B" data-ref-filename="GM_RXF_511B">GM_RXF_511B</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>120</var>,<i>/* 256-511 Byte Rx Frame */</i></td></tr>
<tr><th id="1700">1700</th><td>	<dfn class="enum" id="GM_RXF_1023B" title='GM_RXF_1023B' data-ref="GM_RXF_1023B" data-ref-filename="GM_RXF_1023B">GM_RXF_1023B</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>128</var>,<i>/* 512-1023 Byte Rx Frame */</i></td></tr>
<tr><th id="1701">1701</th><td>	<dfn class="enum" id="GM_RXF_1518B" title='GM_RXF_1518B' data-ref="GM_RXF_1518B" data-ref-filename="GM_RXF_1518B">GM_RXF_1518B</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>136</var>,<i>/* 1024-1518 Byte Rx Frame */</i></td></tr>
<tr><th id="1702">1702</th><td>	<dfn class="enum" id="GM_RXF_MAX_SZ" title='GM_RXF_MAX_SZ' data-ref="GM_RXF_MAX_SZ" data-ref-filename="GM_RXF_MAX_SZ">GM_RXF_MAX_SZ</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>144</var>,<i>/* 1519-MaxSize Byte Rx Frame */</i></td></tr>
<tr><th id="1703">1703</th><td>	<dfn class="enum" id="GM_RXF_LNG_ERR" title='GM_RXF_LNG_ERR' data-ref="GM_RXF_LNG_ERR" data-ref-filename="GM_RXF_LNG_ERR">GM_RXF_LNG_ERR</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>152</var>,<i>/* Rx Frame too Long Error */</i></td></tr>
<tr><th id="1704">1704</th><td>	<dfn class="enum" id="GM_RXF_JAB_PKT" title='GM_RXF_JAB_PKT' data-ref="GM_RXF_JAB_PKT" data-ref-filename="GM_RXF_JAB_PKT">GM_RXF_JAB_PKT</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>160</var>,<i>/* Rx Jabber Packet Frame */</i></td></tr>
<tr><th id="1705">1705</th><td></td></tr>
<tr><th id="1706">1706</th><td>	<dfn class="enum" id="GM_RXE_FIFO_OV" title='GM_RXE_FIFO_OV' data-ref="GM_RXE_FIFO_OV" data-ref-filename="GM_RXE_FIFO_OV">GM_RXE_FIFO_OV</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>176</var>,<i>/* Rx FIFO overflow Event */</i></td></tr>
<tr><th id="1707">1707</th><td>	<dfn class="enum" id="GM_TXF_UC_OK" title='GM_TXF_UC_OK' data-ref="GM_TXF_UC_OK" data-ref-filename="GM_TXF_UC_OK">GM_TXF_UC_OK</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>192</var>,<i>/* Unicast Frames Xmitted OK */</i></td></tr>
<tr><th id="1708">1708</th><td>	<dfn class="enum" id="GM_TXF_BC_OK" title='GM_TXF_BC_OK' data-ref="GM_TXF_BC_OK" data-ref-filename="GM_TXF_BC_OK">GM_TXF_BC_OK</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>200</var>,<i>/* Broadcast Frames Xmitted OK */</i></td></tr>
<tr><th id="1709">1709</th><td>	<dfn class="enum" id="GM_TXF_MPAUSE" title='GM_TXF_MPAUSE' data-ref="GM_TXF_MPAUSE" data-ref-filename="GM_TXF_MPAUSE">GM_TXF_MPAUSE</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>208</var>,<i>/* Pause MAC Ctrl Frames Xmitted */</i></td></tr>
<tr><th id="1710">1710</th><td>	<dfn class="enum" id="GM_TXF_MC_OK" title='GM_TXF_MC_OK' data-ref="GM_TXF_MC_OK" data-ref-filename="GM_TXF_MC_OK">GM_TXF_MC_OK</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>216</var>,<i>/* Multicast Frames Xmitted OK */</i></td></tr>
<tr><th id="1711">1711</th><td>	<dfn class="enum" id="GM_TXO_OK_LO" title='GM_TXO_OK_LO' data-ref="GM_TXO_OK_LO" data-ref-filename="GM_TXO_OK_LO">GM_TXO_OK_LO</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>224</var>,<i>/* Octets Transmitted OK Low */</i></td></tr>
<tr><th id="1712">1712</th><td>	<dfn class="enum" id="GM_TXO_OK_HI" title='GM_TXO_OK_HI' data-ref="GM_TXO_OK_HI" data-ref-filename="GM_TXO_OK_HI">GM_TXO_OK_HI</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>232</var>,<i>/* Octets Transmitted OK High */</i></td></tr>
<tr><th id="1713">1713</th><td>	<dfn class="enum" id="GM_TXF_64B" title='GM_TXF_64B' data-ref="GM_TXF_64B" data-ref-filename="GM_TXF_64B">GM_TXF_64B</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>240</var>,<i>/* 64 Byte Tx Frame */</i></td></tr>
<tr><th id="1714">1714</th><td>	<dfn class="enum" id="GM_TXF_127B" title='GM_TXF_127B' data-ref="GM_TXF_127B" data-ref-filename="GM_TXF_127B">GM_TXF_127B</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>248</var>,<i>/* 65-127 Byte Tx Frame */</i></td></tr>
<tr><th id="1715">1715</th><td>	<dfn class="enum" id="GM_TXF_255B" title='GM_TXF_255B' data-ref="GM_TXF_255B" data-ref-filename="GM_TXF_255B">GM_TXF_255B</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>256</var>,<i>/* 128-255 Byte Tx Frame */</i></td></tr>
<tr><th id="1716">1716</th><td>	<dfn class="enum" id="GM_TXF_511B" title='GM_TXF_511B' data-ref="GM_TXF_511B" data-ref-filename="GM_TXF_511B">GM_TXF_511B</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>264</var>,<i>/* 256-511 Byte Tx Frame */</i></td></tr>
<tr><th id="1717">1717</th><td>	<dfn class="enum" id="GM_TXF_1023B" title='GM_TXF_1023B' data-ref="GM_TXF_1023B" data-ref-filename="GM_TXF_1023B">GM_TXF_1023B</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>272</var>,<i>/* 512-1023 Byte Tx Frame */</i></td></tr>
<tr><th id="1718">1718</th><td>	<dfn class="enum" id="GM_TXF_1518B" title='GM_TXF_1518B' data-ref="GM_TXF_1518B" data-ref-filename="GM_TXF_1518B">GM_TXF_1518B</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>280</var>,<i>/* 1024-1518 Byte Tx Frame */</i></td></tr>
<tr><th id="1719">1719</th><td>	<dfn class="enum" id="GM_TXF_MAX_SZ" title='GM_TXF_MAX_SZ' data-ref="GM_TXF_MAX_SZ" data-ref-filename="GM_TXF_MAX_SZ">GM_TXF_MAX_SZ</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>288</var>,<i>/* 1519-MaxSize Byte Tx Frame */</i></td></tr>
<tr><th id="1720">1720</th><td></td></tr>
<tr><th id="1721">1721</th><td>	<dfn class="enum" id="GM_TXF_COL" title='GM_TXF_COL' data-ref="GM_TXF_COL" data-ref-filename="GM_TXF_COL">GM_TXF_COL</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>304</var>,<i>/* Tx Collision */</i></td></tr>
<tr><th id="1722">1722</th><td>	<dfn class="enum" id="GM_TXF_LAT_COL" title='GM_TXF_LAT_COL' data-ref="GM_TXF_LAT_COL" data-ref-filename="GM_TXF_LAT_COL">GM_TXF_LAT_COL</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>312</var>,<i>/* Tx Late Collision */</i></td></tr>
<tr><th id="1723">1723</th><td>	<dfn class="enum" id="GM_TXF_ABO_COL" title='GM_TXF_ABO_COL' data-ref="GM_TXF_ABO_COL" data-ref-filename="GM_TXF_ABO_COL">GM_TXF_ABO_COL</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>320</var>,<i>/* Tx aborted due to Exces. Col. */</i></td></tr>
<tr><th id="1724">1724</th><td>	<dfn class="enum" id="GM_TXF_MUL_COL" title='GM_TXF_MUL_COL' data-ref="GM_TXF_MUL_COL" data-ref-filename="GM_TXF_MUL_COL">GM_TXF_MUL_COL</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>328</var>,<i>/* Tx Multiple Collision */</i></td></tr>
<tr><th id="1725">1725</th><td>	<dfn class="enum" id="GM_TXF_SNG_COL" title='GM_TXF_SNG_COL' data-ref="GM_TXF_SNG_COL" data-ref-filename="GM_TXF_SNG_COL">GM_TXF_SNG_COL</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>336</var>,<i>/* Tx Single Collision */</i></td></tr>
<tr><th id="1726">1726</th><td>	<dfn class="enum" id="GM_TXE_FIFO_UR" title='GM_TXE_FIFO_UR' data-ref="GM_TXE_FIFO_UR" data-ref-filename="GM_TXE_FIFO_UR">GM_TXE_FIFO_UR</dfn>	= <a class="enum" href="#GM_MIB_CNT_BASE" title='GM_MIB_CNT_BASE' data-ref="GM_MIB_CNT_BASE" data-ref-filename="GM_MIB_CNT_BASE">GM_MIB_CNT_BASE</a> + <var>344</var>,<i>/* Tx FIFO Underrun Event */</i></td></tr>
<tr><th id="1727">1727</th><td>};</td></tr>
<tr><th id="1728">1728</th><td></td></tr>
<tr><th id="1729">1729</th><td><i>/* GMAC Bit Definitions */</i></td></tr>
<tr><th id="1730">1730</th><td><i>/*	GM_GP_STAT	16 bit r/o	General Purpose Status Register */</i></td></tr>
<tr><th id="1731">1731</th><td><b>enum</b> {</td></tr>
<tr><th id="1732">1732</th><td>	<dfn class="enum" id="GM_GPSR_SPEED" title='GM_GPSR_SPEED' data-ref="GM_GPSR_SPEED" data-ref-filename="GM_GPSR_SPEED">GM_GPSR_SPEED</dfn>		= <var>1</var>&lt;&lt;<var>15</var>, <i>/* Bit 15:	Port Speed (1 = 100 Mbps) */</i></td></tr>
<tr><th id="1733">1733</th><td>	<dfn class="enum" id="GM_GPSR_DUPLEX" title='GM_GPSR_DUPLEX' data-ref="GM_GPSR_DUPLEX" data-ref-filename="GM_GPSR_DUPLEX">GM_GPSR_DUPLEX</dfn>		= <var>1</var>&lt;&lt;<var>14</var>, <i>/* Bit 14:	Duplex Mode (1 = Full) */</i></td></tr>
<tr><th id="1734">1734</th><td>	<dfn class="enum" id="GM_GPSR_FC_TX_DIS" title='GM_GPSR_FC_TX_DIS' data-ref="GM_GPSR_FC_TX_DIS" data-ref-filename="GM_GPSR_FC_TX_DIS">GM_GPSR_FC_TX_DIS</dfn>	= <var>1</var>&lt;&lt;<var>13</var>, <i>/* Bit 13:	Tx Flow-Control Mode Disabled */</i></td></tr>
<tr><th id="1735">1735</th><td>	<dfn class="enum" id="GM_GPSR_LINK_UP" title='GM_GPSR_LINK_UP' data-ref="GM_GPSR_LINK_UP" data-ref-filename="GM_GPSR_LINK_UP">GM_GPSR_LINK_UP</dfn>		= <var>1</var>&lt;&lt;<var>12</var>, <i>/* Bit 12:	Link Up Status */</i></td></tr>
<tr><th id="1736">1736</th><td>	<dfn class="enum" id="GM_GPSR_PAUSE" title='GM_GPSR_PAUSE' data-ref="GM_GPSR_PAUSE" data-ref-filename="GM_GPSR_PAUSE">GM_GPSR_PAUSE</dfn>		= <var>1</var>&lt;&lt;<var>11</var>, <i>/* Bit 11:	Pause State */</i></td></tr>
<tr><th id="1737">1737</th><td>	<dfn class="enum" id="GM_GPSR_TX_ACTIVE" title='GM_GPSR_TX_ACTIVE' data-ref="GM_GPSR_TX_ACTIVE" data-ref-filename="GM_GPSR_TX_ACTIVE">GM_GPSR_TX_ACTIVE</dfn>	= <var>1</var>&lt;&lt;<var>10</var>, <i>/* Bit 10:	Tx in Progress */</i></td></tr>
<tr><th id="1738">1738</th><td>	<dfn class="enum" id="GM_GPSR_EXC_COL" title='GM_GPSR_EXC_COL' data-ref="GM_GPSR_EXC_COL" data-ref-filename="GM_GPSR_EXC_COL">GM_GPSR_EXC_COL</dfn>		= <var>1</var>&lt;&lt;<var>9</var>,	<i>/* Bit  9:	Excessive Collisions Occurred */</i></td></tr>
<tr><th id="1739">1739</th><td>	<dfn class="enum" id="GM_GPSR_LAT_COL" title='GM_GPSR_LAT_COL' data-ref="GM_GPSR_LAT_COL" data-ref-filename="GM_GPSR_LAT_COL">GM_GPSR_LAT_COL</dfn>		= <var>1</var>&lt;&lt;<var>8</var>,	<i>/* Bit  8:	Late Collisions Occurred */</i></td></tr>
<tr><th id="1740">1740</th><td></td></tr>
<tr><th id="1741">1741</th><td>	<dfn class="enum" id="GM_GPSR_PHY_ST_CH" title='GM_GPSR_PHY_ST_CH' data-ref="GM_GPSR_PHY_ST_CH" data-ref-filename="GM_GPSR_PHY_ST_CH">GM_GPSR_PHY_ST_CH</dfn>	= <var>1</var>&lt;&lt;<var>5</var>,	<i>/* Bit  5:	PHY Status Change */</i></td></tr>
<tr><th id="1742">1742</th><td>	<dfn class="enum" id="GM_GPSR_GIG_SPEED" title='GM_GPSR_GIG_SPEED' data-ref="GM_GPSR_GIG_SPEED" data-ref-filename="GM_GPSR_GIG_SPEED">GM_GPSR_GIG_SPEED</dfn>	= <var>1</var>&lt;&lt;<var>4</var>,	<i>/* Bit  4:	Gigabit Speed (1 = 1000 Mbps) */</i></td></tr>
<tr><th id="1743">1743</th><td>	<dfn class="enum" id="GM_GPSR_PART_MODE" title='GM_GPSR_PART_MODE' data-ref="GM_GPSR_PART_MODE" data-ref-filename="GM_GPSR_PART_MODE">GM_GPSR_PART_MODE</dfn>	= <var>1</var>&lt;&lt;<var>3</var>,	<i>/* Bit  3:	Partition mode */</i></td></tr>
<tr><th id="1744">1744</th><td>	<dfn class="enum" id="GM_GPSR_FC_RX_DIS" title='GM_GPSR_FC_RX_DIS' data-ref="GM_GPSR_FC_RX_DIS" data-ref-filename="GM_GPSR_FC_RX_DIS">GM_GPSR_FC_RX_DIS</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,	<i>/* Bit  2:	Rx Flow-Control Mode Disabled */</i></td></tr>
<tr><th id="1745">1745</th><td>	<dfn class="enum" id="GM_GPSR_PROM_EN" title='GM_GPSR_PROM_EN' data-ref="GM_GPSR_PROM_EN" data-ref-filename="GM_GPSR_PROM_EN">GM_GPSR_PROM_EN</dfn>		= <var>1</var>&lt;&lt;<var>1</var>,	<i>/* Bit  1:	Promiscuous Mode Enabled */</i></td></tr>
<tr><th id="1746">1746</th><td>};</td></tr>
<tr><th id="1747">1747</th><td></td></tr>
<tr><th id="1748">1748</th><td><i>/*	GM_GP_CTRL	16 bit r/w	General Purpose Control Register */</i></td></tr>
<tr><th id="1749">1749</th><td><b>enum</b> {</td></tr>
<tr><th id="1750">1750</th><td>	<dfn class="enum" id="GM_GPCR_PROM_ENA" title='GM_GPCR_PROM_ENA' data-ref="GM_GPCR_PROM_ENA" data-ref-filename="GM_GPCR_PROM_ENA">GM_GPCR_PROM_ENA</dfn>	= <var>1</var>&lt;&lt;<var>14</var>,	<i>/* Bit 14:	Enable Promiscuous Mode */</i></td></tr>
<tr><th id="1751">1751</th><td>	<dfn class="enum" id="GM_GPCR_FC_TX_DIS" title='GM_GPCR_FC_TX_DIS' data-ref="GM_GPCR_FC_TX_DIS" data-ref-filename="GM_GPCR_FC_TX_DIS">GM_GPCR_FC_TX_DIS</dfn>	= <var>1</var>&lt;&lt;<var>13</var>, <i>/* Bit 13:	Disable Tx Flow-Control Mode */</i></td></tr>
<tr><th id="1752">1752</th><td>	<dfn class="enum" id="GM_GPCR_TX_ENA" title='GM_GPCR_TX_ENA' data-ref="GM_GPCR_TX_ENA" data-ref-filename="GM_GPCR_TX_ENA">GM_GPCR_TX_ENA</dfn>		= <var>1</var>&lt;&lt;<var>12</var>, <i>/* Bit 12:	Enable Transmit */</i></td></tr>
<tr><th id="1753">1753</th><td>	<dfn class="enum" id="GM_GPCR_RX_ENA" title='GM_GPCR_RX_ENA' data-ref="GM_GPCR_RX_ENA" data-ref-filename="GM_GPCR_RX_ENA">GM_GPCR_RX_ENA</dfn>		= <var>1</var>&lt;&lt;<var>11</var>, <i>/* Bit 11:	Enable Receive */</i></td></tr>
<tr><th id="1754">1754</th><td>	<dfn class="enum" id="GM_GPCR_BURST_ENA" title='GM_GPCR_BURST_ENA' data-ref="GM_GPCR_BURST_ENA" data-ref-filename="GM_GPCR_BURST_ENA">GM_GPCR_BURST_ENA</dfn>	= <var>1</var>&lt;&lt;<var>10</var>, <i>/* Bit 10:	Enable Burst Mode */</i></td></tr>
<tr><th id="1755">1755</th><td>	<dfn class="enum" id="GM_GPCR_LOOP_ENA" title='GM_GPCR_LOOP_ENA' data-ref="GM_GPCR_LOOP_ENA" data-ref-filename="GM_GPCR_LOOP_ENA">GM_GPCR_LOOP_ENA</dfn>	= <var>1</var>&lt;&lt;<var>9</var>,	<i>/* Bit  9:	Enable MAC Loopback Mode */</i></td></tr>
<tr><th id="1756">1756</th><td>	<dfn class="enum" id="GM_GPCR_PART_ENA" title='GM_GPCR_PART_ENA' data-ref="GM_GPCR_PART_ENA" data-ref-filename="GM_GPCR_PART_ENA">GM_GPCR_PART_ENA</dfn>	= <var>1</var>&lt;&lt;<var>8</var>,	<i>/* Bit  8:	Enable Partition Mode */</i></td></tr>
<tr><th id="1757">1757</th><td>	<dfn class="enum" id="GM_GPCR_GIGS_ENA" title='GM_GPCR_GIGS_ENA' data-ref="GM_GPCR_GIGS_ENA" data-ref-filename="GM_GPCR_GIGS_ENA">GM_GPCR_GIGS_ENA</dfn>	= <var>1</var>&lt;&lt;<var>7</var>,	<i>/* Bit  7:	Gigabit Speed (1000 Mbps) */</i></td></tr>
<tr><th id="1758">1758</th><td>	<dfn class="enum" id="GM_GPCR_FL_PASS" title='GM_GPCR_FL_PASS' data-ref="GM_GPCR_FL_PASS" data-ref-filename="GM_GPCR_FL_PASS">GM_GPCR_FL_PASS</dfn>		= <var>1</var>&lt;&lt;<var>6</var>,	<i>/* Bit  6:	Force Link Pass */</i></td></tr>
<tr><th id="1759">1759</th><td>	<dfn class="enum" id="GM_GPCR_DUP_FULL" title='GM_GPCR_DUP_FULL' data-ref="GM_GPCR_DUP_FULL" data-ref-filename="GM_GPCR_DUP_FULL">GM_GPCR_DUP_FULL</dfn>	= <var>1</var>&lt;&lt;<var>5</var>,	<i>/* Bit  5:	Full Duplex Mode */</i></td></tr>
<tr><th id="1760">1760</th><td>	<dfn class="enum" id="GM_GPCR_FC_RX_DIS" title='GM_GPCR_FC_RX_DIS' data-ref="GM_GPCR_FC_RX_DIS" data-ref-filename="GM_GPCR_FC_RX_DIS">GM_GPCR_FC_RX_DIS</dfn>	= <var>1</var>&lt;&lt;<var>4</var>,	<i>/* Bit  4:	Disable Rx Flow-Control Mode */</i></td></tr>
<tr><th id="1761">1761</th><td>	<dfn class="enum" id="GM_GPCR_SPEED_100" title='GM_GPCR_SPEED_100' data-ref="GM_GPCR_SPEED_100" data-ref-filename="GM_GPCR_SPEED_100">GM_GPCR_SPEED_100</dfn>	= <var>1</var>&lt;&lt;<var>3</var>,   <i>/* Bit  3:	Port Speed 100 Mbps */</i></td></tr>
<tr><th id="1762">1762</th><td>	<dfn class="enum" id="GM_GPCR_AU_DUP_DIS" title='GM_GPCR_AU_DUP_DIS' data-ref="GM_GPCR_AU_DUP_DIS" data-ref-filename="GM_GPCR_AU_DUP_DIS">GM_GPCR_AU_DUP_DIS</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,	<i>/* Bit  2:	Disable Auto-Update Duplex */</i></td></tr>
<tr><th id="1763">1763</th><td>	<dfn class="enum" id="GM_GPCR_AU_FCT_DIS" title='GM_GPCR_AU_FCT_DIS' data-ref="GM_GPCR_AU_FCT_DIS" data-ref-filename="GM_GPCR_AU_FCT_DIS">GM_GPCR_AU_FCT_DIS</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,	<i>/* Bit  1:	Disable Auto-Update Flow-C. */</i></td></tr>
<tr><th id="1764">1764</th><td>	<dfn class="enum" id="GM_GPCR_AU_SPD_DIS" title='GM_GPCR_AU_SPD_DIS' data-ref="GM_GPCR_AU_SPD_DIS" data-ref-filename="GM_GPCR_AU_SPD_DIS">GM_GPCR_AU_SPD_DIS</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,	<i>/* Bit  0:	Disable Auto-Update Speed */</i></td></tr>
<tr><th id="1765">1765</th><td>};</td></tr>
<tr><th id="1766">1766</th><td></td></tr>
<tr><th id="1767">1767</th><td><u>#define <dfn class="macro" id="_M/GM_GPCR_SPEED_1000" data-ref="_M/GM_GPCR_SPEED_1000">GM_GPCR_SPEED_1000</dfn>	(GM_GPCR_GIGS_ENA | GM_GPCR_SPEED_100)</u></td></tr>
<tr><th id="1768">1768</th><td></td></tr>
<tr><th id="1769">1769</th><td><i>/*	GM_TX_CTRL			16 bit r/w	Transmit Control Register */</i></td></tr>
<tr><th id="1770">1770</th><td><b>enum</b> {</td></tr>
<tr><th id="1771">1771</th><td>	<dfn class="enum" id="GM_TXCR_FORCE_JAM" title='GM_TXCR_FORCE_JAM' data-ref="GM_TXCR_FORCE_JAM" data-ref-filename="GM_TXCR_FORCE_JAM">GM_TXCR_FORCE_JAM</dfn>	= <var>1</var>&lt;&lt;<var>15</var>, <i>/* Bit 15:	Force Jam / Flow-Control */</i></td></tr>
<tr><th id="1772">1772</th><td>	<dfn class="enum" id="GM_TXCR_CRC_DIS" title='GM_TXCR_CRC_DIS' data-ref="GM_TXCR_CRC_DIS" data-ref-filename="GM_TXCR_CRC_DIS">GM_TXCR_CRC_DIS</dfn>		= <var>1</var>&lt;&lt;<var>14</var>, <i>/* Bit 14:	Disable insertion of CRC */</i></td></tr>
<tr><th id="1773">1773</th><td>	<dfn class="enum" id="GM_TXCR_PAD_DIS" title='GM_TXCR_PAD_DIS' data-ref="GM_TXCR_PAD_DIS" data-ref-filename="GM_TXCR_PAD_DIS">GM_TXCR_PAD_DIS</dfn>		= <var>1</var>&lt;&lt;<var>13</var>, <i>/* Bit 13:	Disable padding of packets */</i></td></tr>
<tr><th id="1774">1774</th><td>	<dfn class="enum" id="GM_TXCR_COL_THR_MSK" title='GM_TXCR_COL_THR_MSK' data-ref="GM_TXCR_COL_THR_MSK" data-ref-filename="GM_TXCR_COL_THR_MSK">GM_TXCR_COL_THR_MSK</dfn>	= <var>7</var>&lt;&lt;<var>10</var>, <i>/* Bit 12..10:	Collision Threshold */</i></td></tr>
<tr><th id="1775">1775</th><td>};</td></tr>
<tr><th id="1776">1776</th><td></td></tr>
<tr><th id="1777">1777</th><td><u>#define <dfn class="macro" id="_M/TX_COL_THR" data-ref="_M/TX_COL_THR">TX_COL_THR</dfn>(x)		(((x)&lt;&lt;10) &amp; GM_TXCR_COL_THR_MSK)</u></td></tr>
<tr><th id="1778">1778</th><td><u>#define <dfn class="macro" id="_M/TX_COL_DEF" data-ref="_M/TX_COL_DEF">TX_COL_DEF</dfn>		0x04</u></td></tr>
<tr><th id="1779">1779</th><td></td></tr>
<tr><th id="1780">1780</th><td><i>/*	GM_RX_CTRL			16 bit r/w	Receive Control Register */</i></td></tr>
<tr><th id="1781">1781</th><td><b>enum</b> {</td></tr>
<tr><th id="1782">1782</th><td>	<dfn class="enum" id="GM_RXCR_UCF_ENA" title='GM_RXCR_UCF_ENA' data-ref="GM_RXCR_UCF_ENA" data-ref-filename="GM_RXCR_UCF_ENA">GM_RXCR_UCF_ENA</dfn>	= <var>1</var>&lt;&lt;<var>15</var>, <i>/* Bit 15:	Enable Unicast filtering */</i></td></tr>
<tr><th id="1783">1783</th><td>	<dfn class="enum" id="GM_RXCR_MCF_ENA" title='GM_RXCR_MCF_ENA' data-ref="GM_RXCR_MCF_ENA" data-ref-filename="GM_RXCR_MCF_ENA">GM_RXCR_MCF_ENA</dfn>	= <var>1</var>&lt;&lt;<var>14</var>, <i>/* Bit 14:	Enable Multicast filtering */</i></td></tr>
<tr><th id="1784">1784</th><td>	<dfn class="enum" id="GM_RXCR_CRC_DIS" title='GM_RXCR_CRC_DIS' data-ref="GM_RXCR_CRC_DIS" data-ref-filename="GM_RXCR_CRC_DIS">GM_RXCR_CRC_DIS</dfn>	= <var>1</var>&lt;&lt;<var>13</var>, <i>/* Bit 13:	Remove 4-byte CRC */</i></td></tr>
<tr><th id="1785">1785</th><td>	<dfn class="enum" id="GM_RXCR_PASS_FC" title='GM_RXCR_PASS_FC' data-ref="GM_RXCR_PASS_FC" data-ref-filename="GM_RXCR_PASS_FC">GM_RXCR_PASS_FC</dfn>	= <var>1</var>&lt;&lt;<var>12</var>, <i>/* Bit 12:	Pass FC packets to FIFO */</i></td></tr>
<tr><th id="1786">1786</th><td>};</td></tr>
<tr><th id="1787">1787</th><td></td></tr>
<tr><th id="1788">1788</th><td><i>/*	GM_TX_PARAM		16 bit r/w	Transmit Parameter Register */</i></td></tr>
<tr><th id="1789">1789</th><td><b>enum</b> {</td></tr>
<tr><th id="1790">1790</th><td>	<dfn class="enum" id="GM_TXPA_JAMLEN_MSK" title='GM_TXPA_JAMLEN_MSK' data-ref="GM_TXPA_JAMLEN_MSK" data-ref-filename="GM_TXPA_JAMLEN_MSK">GM_TXPA_JAMLEN_MSK</dfn>	= <var>0x03</var>&lt;&lt;<var>14</var>,	<i>/* Bit 15..14:	Jam Length */</i></td></tr>
<tr><th id="1791">1791</th><td>	<dfn class="enum" id="GM_TXPA_JAMIPG_MSK" title='GM_TXPA_JAMIPG_MSK' data-ref="GM_TXPA_JAMIPG_MSK" data-ref-filename="GM_TXPA_JAMIPG_MSK">GM_TXPA_JAMIPG_MSK</dfn>	= <var>0x1f</var>&lt;&lt;<var>9</var>,	<i>/* Bit 13..9:	Jam IPG */</i></td></tr>
<tr><th id="1792">1792</th><td>	<dfn class="enum" id="GM_TXPA_JAMDAT_MSK" title='GM_TXPA_JAMDAT_MSK' data-ref="GM_TXPA_JAMDAT_MSK" data-ref-filename="GM_TXPA_JAMDAT_MSK">GM_TXPA_JAMDAT_MSK</dfn>	= <var>0x1f</var>&lt;&lt;<var>4</var>,	<i>/* Bit  8..4:	IPG Jam to Data */</i></td></tr>
<tr><th id="1793">1793</th><td>	<dfn class="enum" id="GM_TXPA_BO_LIM_MSK" title='GM_TXPA_BO_LIM_MSK' data-ref="GM_TXPA_BO_LIM_MSK" data-ref-filename="GM_TXPA_BO_LIM_MSK">GM_TXPA_BO_LIM_MSK</dfn>	= <var>0x0f</var>,		<i>/* Bit  3.. 0: Backoff Limit Mask */</i></td></tr>
<tr><th id="1794">1794</th><td></td></tr>
<tr><th id="1795">1795</th><td>	<dfn class="enum" id="TX_JAM_LEN_DEF" title='TX_JAM_LEN_DEF' data-ref="TX_JAM_LEN_DEF" data-ref-filename="TX_JAM_LEN_DEF">TX_JAM_LEN_DEF</dfn>		= <var>0x03</var>,</td></tr>
<tr><th id="1796">1796</th><td>	<dfn class="enum" id="TX_JAM_IPG_DEF" title='TX_JAM_IPG_DEF' data-ref="TX_JAM_IPG_DEF" data-ref-filename="TX_JAM_IPG_DEF">TX_JAM_IPG_DEF</dfn>		= <var>0x0b</var>,</td></tr>
<tr><th id="1797">1797</th><td>	<dfn class="enum" id="TX_IPG_JAM_DEF" title='TX_IPG_JAM_DEF' data-ref="TX_IPG_JAM_DEF" data-ref-filename="TX_IPG_JAM_DEF">TX_IPG_JAM_DEF</dfn>		= <var>0x1c</var>,</td></tr>
<tr><th id="1798">1798</th><td>	<dfn class="enum" id="TX_BOF_LIM_DEF" title='TX_BOF_LIM_DEF' data-ref="TX_BOF_LIM_DEF" data-ref-filename="TX_BOF_LIM_DEF">TX_BOF_LIM_DEF</dfn>		= <var>0x04</var>,</td></tr>
<tr><th id="1799">1799</th><td>};</td></tr>
<tr><th id="1800">1800</th><td></td></tr>
<tr><th id="1801">1801</th><td><u>#define <dfn class="macro" id="_M/TX_JAM_LEN_VAL" data-ref="_M/TX_JAM_LEN_VAL">TX_JAM_LEN_VAL</dfn>(x)	(((x)&lt;&lt;14) &amp; GM_TXPA_JAMLEN_MSK)</u></td></tr>
<tr><th id="1802">1802</th><td><u>#define <dfn class="macro" id="_M/TX_JAM_IPG_VAL" data-ref="_M/TX_JAM_IPG_VAL">TX_JAM_IPG_VAL</dfn>(x)	(((x)&lt;&lt;9)  &amp; GM_TXPA_JAMIPG_MSK)</u></td></tr>
<tr><th id="1803">1803</th><td><u>#define <dfn class="macro" id="_M/TX_IPG_JAM_DATA" data-ref="_M/TX_IPG_JAM_DATA">TX_IPG_JAM_DATA</dfn>(x)	(((x)&lt;&lt;4)  &amp; GM_TXPA_JAMDAT_MSK)</u></td></tr>
<tr><th id="1804">1804</th><td><u>#define <dfn class="macro" id="_M/TX_BACK_OFF_LIM" data-ref="_M/TX_BACK_OFF_LIM">TX_BACK_OFF_LIM</dfn>(x)	((x) &amp; GM_TXPA_BO_LIM_MSK)</u></td></tr>
<tr><th id="1805">1805</th><td></td></tr>
<tr><th id="1806">1806</th><td></td></tr>
<tr><th id="1807">1807</th><td><i>/*	GM_SERIAL_MODE			16 bit r/w	Serial Mode Register */</i></td></tr>
<tr><th id="1808">1808</th><td><b>enum</b> {</td></tr>
<tr><th id="1809">1809</th><td>	<dfn class="enum" id="GM_SMOD_DATABL_MSK" title='GM_SMOD_DATABL_MSK' data-ref="GM_SMOD_DATABL_MSK" data-ref-filename="GM_SMOD_DATABL_MSK">GM_SMOD_DATABL_MSK</dfn>	= <var>0x1f</var>&lt;&lt;<var>11</var>, <i>/* Bit 15..11:	Data Blinder (r/o) */</i></td></tr>
<tr><th id="1810">1810</th><td>	<dfn class="enum" id="GM_SMOD_LIMIT_4" title='GM_SMOD_LIMIT_4' data-ref="GM_SMOD_LIMIT_4" data-ref-filename="GM_SMOD_LIMIT_4">GM_SMOD_LIMIT_4</dfn>		= <var>1</var>&lt;&lt;<var>10</var>, <i>/* 4 consecutive Tx trials */</i></td></tr>
<tr><th id="1811">1811</th><td>	<dfn class="enum" id="GM_SMOD_VLAN_ENA" title='GM_SMOD_VLAN_ENA' data-ref="GM_SMOD_VLAN_ENA" data-ref-filename="GM_SMOD_VLAN_ENA">GM_SMOD_VLAN_ENA</dfn>	= <var>1</var>&lt;&lt;<var>9</var>,	 <i>/* Enable VLAN  (Max. Frame Len) */</i></td></tr>
<tr><th id="1812">1812</th><td>	<dfn class="enum" id="GM_SMOD_JUMBO_ENA" title='GM_SMOD_JUMBO_ENA' data-ref="GM_SMOD_JUMBO_ENA" data-ref-filename="GM_SMOD_JUMBO_ENA">GM_SMOD_JUMBO_ENA</dfn>	= <var>1</var>&lt;&lt;<var>8</var>,	 <i>/* Enable Jumbo (Max. Frame Len) */</i></td></tr>
<tr><th id="1813">1813</th><td></td></tr>
<tr><th id="1814">1814</th><td>	<dfn class="enum" id="GM_NEW_FLOW_CTRL" title='GM_NEW_FLOW_CTRL' data-ref="GM_NEW_FLOW_CTRL" data-ref-filename="GM_NEW_FLOW_CTRL">GM_NEW_FLOW_CTRL</dfn>	= <var>1</var>&lt;&lt;<var>6</var>,	 <i>/* Enable New Flow-Control */</i></td></tr>
<tr><th id="1815">1815</th><td></td></tr>
<tr><th id="1816">1816</th><td>	<dfn class="enum" id="GM_SMOD_IPG_MSK" title='GM_SMOD_IPG_MSK' data-ref="GM_SMOD_IPG_MSK" data-ref-filename="GM_SMOD_IPG_MSK">GM_SMOD_IPG_MSK</dfn>		= <var>0x1f</var>	 <i>/* Bit 4..0:	Inter-Packet Gap (IPG) */</i></td></tr>
<tr><th id="1817">1817</th><td>};</td></tr>
<tr><th id="1818">1818</th><td></td></tr>
<tr><th id="1819">1819</th><td><u>#define <dfn class="macro" id="_M/DATA_BLIND_VAL" data-ref="_M/DATA_BLIND_VAL">DATA_BLIND_VAL</dfn>(x)	(((x)&lt;&lt;11) &amp; GM_SMOD_DATABL_MSK)</u></td></tr>
<tr><th id="1820">1820</th><td><u>#define <dfn class="macro" id="_M/IPG_DATA_VAL" data-ref="_M/IPG_DATA_VAL">IPG_DATA_VAL</dfn>(x)		(x &amp; GM_SMOD_IPG_MSK)</u></td></tr>
<tr><th id="1821">1821</th><td></td></tr>
<tr><th id="1822">1822</th><td><u>#define <dfn class="macro" id="_M/DATA_BLIND_DEF" data-ref="_M/DATA_BLIND_DEF">DATA_BLIND_DEF</dfn>		0x04</u></td></tr>
<tr><th id="1823">1823</th><td><u>#define <dfn class="macro" id="_M/IPG_DATA_DEF_1000" data-ref="_M/IPG_DATA_DEF_1000">IPG_DATA_DEF_1000</dfn>	0x1e</u></td></tr>
<tr><th id="1824">1824</th><td><u>#define <dfn class="macro" id="_M/IPG_DATA_DEF_10_100" data-ref="_M/IPG_DATA_DEF_10_100">IPG_DATA_DEF_10_100</dfn>	0x18</u></td></tr>
<tr><th id="1825">1825</th><td></td></tr>
<tr><th id="1826">1826</th><td><i>/*	GM_SMI_CTRL			16 bit r/w	SMI Control Register */</i></td></tr>
<tr><th id="1827">1827</th><td><b>enum</b> {</td></tr>
<tr><th id="1828">1828</th><td>	<dfn class="enum" id="GM_SMI_CT_PHY_A_MSK" title='GM_SMI_CT_PHY_A_MSK' data-ref="GM_SMI_CT_PHY_A_MSK" data-ref-filename="GM_SMI_CT_PHY_A_MSK">GM_SMI_CT_PHY_A_MSK</dfn>	= <var>0x1f</var>&lt;&lt;<var>11</var>,<i>/* Bit 15..11:	PHY Device Address */</i></td></tr>
<tr><th id="1829">1829</th><td>	<dfn class="enum" id="GM_SMI_CT_REG_A_MSK" title='GM_SMI_CT_REG_A_MSK' data-ref="GM_SMI_CT_REG_A_MSK" data-ref-filename="GM_SMI_CT_REG_A_MSK">GM_SMI_CT_REG_A_MSK</dfn>	= <var>0x1f</var>&lt;&lt;<var>6</var>,<i>/* Bit 10.. 6:	PHY Register Address */</i></td></tr>
<tr><th id="1830">1830</th><td>	<dfn class="enum" id="GM_SMI_CT_OP_RD" title='GM_SMI_CT_OP_RD' data-ref="GM_SMI_CT_OP_RD" data-ref-filename="GM_SMI_CT_OP_RD">GM_SMI_CT_OP_RD</dfn>		= <var>1</var>&lt;&lt;<var>5</var>,	<i>/* Bit  5:	OpCode Read (0=Write)*/</i></td></tr>
<tr><th id="1831">1831</th><td>	<dfn class="enum" id="GM_SMI_CT_RD_VAL" title='GM_SMI_CT_RD_VAL' data-ref="GM_SMI_CT_RD_VAL" data-ref-filename="GM_SMI_CT_RD_VAL">GM_SMI_CT_RD_VAL</dfn>	= <var>1</var>&lt;&lt;<var>4</var>,	<i>/* Bit  4:	Read Valid (Read completed) */</i></td></tr>
<tr><th id="1832">1832</th><td>	<dfn class="enum" id="GM_SMI_CT_BUSY" title='GM_SMI_CT_BUSY' data-ref="GM_SMI_CT_BUSY" data-ref-filename="GM_SMI_CT_BUSY">GM_SMI_CT_BUSY</dfn>		= <var>1</var>&lt;&lt;<var>3</var>,	<i>/* Bit  3:	Busy (Operation in progress) */</i></td></tr>
<tr><th id="1833">1833</th><td>};</td></tr>
<tr><th id="1834">1834</th><td></td></tr>
<tr><th id="1835">1835</th><td><u>#define <dfn class="macro" id="_M/GM_SMI_CT_PHY_AD" data-ref="_M/GM_SMI_CT_PHY_AD">GM_SMI_CT_PHY_AD</dfn>(x)	(((u16)(x)&lt;&lt;11) &amp; GM_SMI_CT_PHY_A_MSK)</u></td></tr>
<tr><th id="1836">1836</th><td><u>#define <dfn class="macro" id="_M/GM_SMI_CT_REG_AD" data-ref="_M/GM_SMI_CT_REG_AD">GM_SMI_CT_REG_AD</dfn>(x)	(((u16)(x)&lt;&lt;6) &amp; GM_SMI_CT_REG_A_MSK)</u></td></tr>
<tr><th id="1837">1837</th><td></td></tr>
<tr><th id="1838">1838</th><td><i>/*	GM_PHY_ADDR				16 bit r/w	GPHY Address Register */</i></td></tr>
<tr><th id="1839">1839</th><td><b>enum</b> {</td></tr>
<tr><th id="1840">1840</th><td>	<dfn class="enum" id="GM_PAR_MIB_CLR" title='GM_PAR_MIB_CLR' data-ref="GM_PAR_MIB_CLR" data-ref-filename="GM_PAR_MIB_CLR">GM_PAR_MIB_CLR</dfn>	= <var>1</var>&lt;&lt;<var>5</var>,	<i>/* Bit  5:	Set MIB Clear Counter Mode */</i></td></tr>
<tr><th id="1841">1841</th><td>	<dfn class="enum" id="GM_PAR_MIB_TST" title='GM_PAR_MIB_TST' data-ref="GM_PAR_MIB_TST" data-ref-filename="GM_PAR_MIB_TST">GM_PAR_MIB_TST</dfn>	= <var>1</var>&lt;&lt;<var>4</var>,	<i>/* Bit  4:	MIB Load Counter (Test Mode) */</i></td></tr>
<tr><th id="1842">1842</th><td>};</td></tr>
<tr><th id="1843">1843</th><td></td></tr>
<tr><th id="1844">1844</th><td><i>/* Receive Frame Status Encoding */</i></td></tr>
<tr><th id="1845">1845</th><td><b>enum</b> {</td></tr>
<tr><th id="1846">1846</th><td>	<dfn class="enum" id="GMR_FS_LEN" title='GMR_FS_LEN' data-ref="GMR_FS_LEN" data-ref-filename="GMR_FS_LEN">GMR_FS_LEN</dfn>	= <var>0x7fff</var>&lt;&lt;<var>16</var>, <i>/* Bit 30..16:	Rx Frame Length */</i></td></tr>
<tr><th id="1847">1847</th><td>	<dfn class="enum" id="GMR_FS_VLAN" title='GMR_FS_VLAN' data-ref="GMR_FS_VLAN" data-ref-filename="GMR_FS_VLAN">GMR_FS_VLAN</dfn>	= <var>1</var>&lt;&lt;<var>13</var>, <i>/* VLAN Packet */</i></td></tr>
<tr><th id="1848">1848</th><td>	<dfn class="enum" id="GMR_FS_JABBER" title='GMR_FS_JABBER' data-ref="GMR_FS_JABBER" data-ref-filename="GMR_FS_JABBER">GMR_FS_JABBER</dfn>	= <var>1</var>&lt;&lt;<var>12</var>, <i>/* Jabber Packet */</i></td></tr>
<tr><th id="1849">1849</th><td>	<dfn class="enum" id="GMR_FS_UN_SIZE" title='GMR_FS_UN_SIZE' data-ref="GMR_FS_UN_SIZE" data-ref-filename="GMR_FS_UN_SIZE">GMR_FS_UN_SIZE</dfn>	= <var>1</var>&lt;&lt;<var>11</var>, <i>/* Undersize Packet */</i></td></tr>
<tr><th id="1850">1850</th><td>	<dfn class="enum" id="GMR_FS_MC" title='GMR_FS_MC' data-ref="GMR_FS_MC" data-ref-filename="GMR_FS_MC">GMR_FS_MC</dfn>	= <var>1</var>&lt;&lt;<var>10</var>, <i>/* Multicast Packet */</i></td></tr>
<tr><th id="1851">1851</th><td>	<dfn class="enum" id="GMR_FS_BC" title='GMR_FS_BC' data-ref="GMR_FS_BC" data-ref-filename="GMR_FS_BC">GMR_FS_BC</dfn>	= <var>1</var>&lt;&lt;<var>9</var>,  <i>/* Broadcast Packet */</i></td></tr>
<tr><th id="1852">1852</th><td>	<dfn class="enum" id="GMR_FS_RX_OK" title='GMR_FS_RX_OK' data-ref="GMR_FS_RX_OK" data-ref-filename="GMR_FS_RX_OK">GMR_FS_RX_OK</dfn>	= <var>1</var>&lt;&lt;<var>8</var>,  <i>/* Receive OK (Good Packet) */</i></td></tr>
<tr><th id="1853">1853</th><td>	<dfn class="enum" id="GMR_FS_GOOD_FC" title='GMR_FS_GOOD_FC' data-ref="GMR_FS_GOOD_FC" data-ref-filename="GMR_FS_GOOD_FC">GMR_FS_GOOD_FC</dfn>	= <var>1</var>&lt;&lt;<var>7</var>,  <i>/* Good Flow-Control Packet */</i></td></tr>
<tr><th id="1854">1854</th><td>	<dfn class="enum" id="GMR_FS_BAD_FC" title='GMR_FS_BAD_FC' data-ref="GMR_FS_BAD_FC" data-ref-filename="GMR_FS_BAD_FC">GMR_FS_BAD_FC</dfn>	= <var>1</var>&lt;&lt;<var>6</var>,  <i>/* Bad  Flow-Control Packet */</i></td></tr>
<tr><th id="1855">1855</th><td>	<dfn class="enum" id="GMR_FS_MII_ERR" title='GMR_FS_MII_ERR' data-ref="GMR_FS_MII_ERR" data-ref-filename="GMR_FS_MII_ERR">GMR_FS_MII_ERR</dfn>	= <var>1</var>&lt;&lt;<var>5</var>,  <i>/* MII Error */</i></td></tr>
<tr><th id="1856">1856</th><td>	<dfn class="enum" id="GMR_FS_LONG_ERR" title='GMR_FS_LONG_ERR' data-ref="GMR_FS_LONG_ERR" data-ref-filename="GMR_FS_LONG_ERR">GMR_FS_LONG_ERR</dfn>	= <var>1</var>&lt;&lt;<var>4</var>,  <i>/* Too Long Packet */</i></td></tr>
<tr><th id="1857">1857</th><td>	<dfn class="enum" id="GMR_FS_FRAGMENT" title='GMR_FS_FRAGMENT' data-ref="GMR_FS_FRAGMENT" data-ref-filename="GMR_FS_FRAGMENT">GMR_FS_FRAGMENT</dfn>	= <var>1</var>&lt;&lt;<var>3</var>,  <i>/* Fragment */</i></td></tr>
<tr><th id="1858">1858</th><td></td></tr>
<tr><th id="1859">1859</th><td>	<dfn class="enum" id="GMR_FS_CRC_ERR" title='GMR_FS_CRC_ERR' data-ref="GMR_FS_CRC_ERR" data-ref-filename="GMR_FS_CRC_ERR">GMR_FS_CRC_ERR</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,  <i>/* CRC Error */</i></td></tr>
<tr><th id="1860">1860</th><td>	<dfn class="enum" id="GMR_FS_RX_FF_OV" title='GMR_FS_RX_FF_OV' data-ref="GMR_FS_RX_FF_OV" data-ref-filename="GMR_FS_RX_FF_OV">GMR_FS_RX_FF_OV</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,  <i>/* Rx FIFO Overflow */</i></td></tr>
<tr><th id="1861">1861</th><td></td></tr>
<tr><th id="1862">1862</th><td>	<dfn class="enum" id="GMR_FS_ANY_ERR" title='GMR_FS_ANY_ERR' data-ref="GMR_FS_ANY_ERR" data-ref-filename="GMR_FS_ANY_ERR">GMR_FS_ANY_ERR</dfn>	= <a class="enum" href="#GMR_FS_RX_FF_OV" title='GMR_FS_RX_FF_OV' data-ref="GMR_FS_RX_FF_OV" data-ref-filename="GMR_FS_RX_FF_OV">GMR_FS_RX_FF_OV</a> | <a class="enum" href="#GMR_FS_CRC_ERR" title='GMR_FS_CRC_ERR' data-ref="GMR_FS_CRC_ERR" data-ref-filename="GMR_FS_CRC_ERR">GMR_FS_CRC_ERR</a> |</td></tr>
<tr><th id="1863">1863</th><td>			  <a class="enum" href="#GMR_FS_FRAGMENT" title='GMR_FS_FRAGMENT' data-ref="GMR_FS_FRAGMENT" data-ref-filename="GMR_FS_FRAGMENT">GMR_FS_FRAGMENT</a> | <a class="enum" href="#GMR_FS_LONG_ERR" title='GMR_FS_LONG_ERR' data-ref="GMR_FS_LONG_ERR" data-ref-filename="GMR_FS_LONG_ERR">GMR_FS_LONG_ERR</a> |</td></tr>
<tr><th id="1864">1864</th><td>		  	  <a class="enum" href="#GMR_FS_MII_ERR" title='GMR_FS_MII_ERR' data-ref="GMR_FS_MII_ERR" data-ref-filename="GMR_FS_MII_ERR">GMR_FS_MII_ERR</a> | <a class="enum" href="#GMR_FS_BAD_FC" title='GMR_FS_BAD_FC' data-ref="GMR_FS_BAD_FC" data-ref-filename="GMR_FS_BAD_FC">GMR_FS_BAD_FC</a> |</td></tr>
<tr><th id="1865">1865</th><td>			  <a class="enum" href="#GMR_FS_UN_SIZE" title='GMR_FS_UN_SIZE' data-ref="GMR_FS_UN_SIZE" data-ref-filename="GMR_FS_UN_SIZE">GMR_FS_UN_SIZE</a> | <a class="enum" href="#GMR_FS_JABBER" title='GMR_FS_JABBER' data-ref="GMR_FS_JABBER" data-ref-filename="GMR_FS_JABBER">GMR_FS_JABBER</a>,</td></tr>
<tr><th id="1866">1866</th><td>};</td></tr>
<tr><th id="1867">1867</th><td></td></tr>
<tr><th id="1868">1868</th><td><i>/*	RX_GMF_CTRL_T	32 bit	Rx GMAC FIFO Control/Test */</i></td></tr>
<tr><th id="1869">1869</th><td><b>enum</b> {</td></tr>
<tr><th id="1870">1870</th><td>	<dfn class="enum" id="RX_GCLKMAC_ENA" title='RX_GCLKMAC_ENA' data-ref="RX_GCLKMAC_ENA" data-ref-filename="RX_GCLKMAC_ENA">RX_GCLKMAC_ENA</dfn>	= <var>1</var>&lt;&lt;<var>31</var>,	<i>/* RX MAC Clock Gating Enable */</i></td></tr>
<tr><th id="1871">1871</th><td>	<dfn class="enum" id="RX_GCLKMAC_OFF" title='RX_GCLKMAC_OFF' data-ref="RX_GCLKMAC_OFF" data-ref-filename="RX_GCLKMAC_OFF">RX_GCLKMAC_OFF</dfn>	= <var>1</var>&lt;&lt;<var>30</var>,</td></tr>
<tr><th id="1872">1872</th><td></td></tr>
<tr><th id="1873">1873</th><td>	<dfn class="enum" id="RX_STFW_DIS" title='RX_STFW_DIS' data-ref="RX_STFW_DIS" data-ref-filename="RX_STFW_DIS">RX_STFW_DIS</dfn>	= <var>1</var>&lt;&lt;<var>29</var>,	<i>/* RX Store and Forward Enable */</i></td></tr>
<tr><th id="1874">1874</th><td>	<dfn class="enum" id="RX_STFW_ENA" title='RX_STFW_ENA' data-ref="RX_STFW_ENA" data-ref-filename="RX_STFW_ENA">RX_STFW_ENA</dfn>	= <var>1</var>&lt;&lt;<var>28</var>,</td></tr>
<tr><th id="1875">1875</th><td></td></tr>
<tr><th id="1876">1876</th><td>	<dfn class="enum" id="RX_TRUNC_ON" title='RX_TRUNC_ON' data-ref="RX_TRUNC_ON" data-ref-filename="RX_TRUNC_ON">RX_TRUNC_ON</dfn>	= <var>1</var>&lt;&lt;<var>27</var>,  	<i>/* enable  packet truncation */</i></td></tr>
<tr><th id="1877">1877</th><td>	<dfn class="enum" id="RX_TRUNC_OFF" title='RX_TRUNC_OFF' data-ref="RX_TRUNC_OFF" data-ref-filename="RX_TRUNC_OFF">RX_TRUNC_OFF</dfn>	= <var>1</var>&lt;&lt;<var>26</var>, 	<i>/* disable packet truncation */</i></td></tr>
<tr><th id="1878">1878</th><td>	<dfn class="enum" id="RX_VLAN_STRIP_ON" title='RX_VLAN_STRIP_ON' data-ref="RX_VLAN_STRIP_ON" data-ref-filename="RX_VLAN_STRIP_ON">RX_VLAN_STRIP_ON</dfn> = <var>1</var>&lt;&lt;<var>25</var>,	<i>/* enable  VLAN stripping */</i></td></tr>
<tr><th id="1879">1879</th><td>	<dfn class="enum" id="RX_VLAN_STRIP_OFF" title='RX_VLAN_STRIP_OFF' data-ref="RX_VLAN_STRIP_OFF" data-ref-filename="RX_VLAN_STRIP_OFF">RX_VLAN_STRIP_OFF</dfn> = <var>1</var>&lt;&lt;<var>24</var>,	<i>/* disable VLAN stripping */</i></td></tr>
<tr><th id="1880">1880</th><td></td></tr>
<tr><th id="1881">1881</th><td>	<dfn class="enum" id="RX_MACSEC_FLUSH_ON" title='RX_MACSEC_FLUSH_ON' data-ref="RX_MACSEC_FLUSH_ON" data-ref-filename="RX_MACSEC_FLUSH_ON">RX_MACSEC_FLUSH_ON</dfn>  = <var>1</var>&lt;&lt;<var>23</var>,</td></tr>
<tr><th id="1882">1882</th><td>	<dfn class="enum" id="RX_MACSEC_FLUSH_OFF" title='RX_MACSEC_FLUSH_OFF' data-ref="RX_MACSEC_FLUSH_OFF" data-ref-filename="RX_MACSEC_FLUSH_OFF">RX_MACSEC_FLUSH_OFF</dfn> = <var>1</var>&lt;&lt;<var>22</var>,</td></tr>
<tr><th id="1883">1883</th><td>	<dfn class="enum" id="RX_MACSEC_ASF_FLUSH_ON" title='RX_MACSEC_ASF_FLUSH_ON' data-ref="RX_MACSEC_ASF_FLUSH_ON" data-ref-filename="RX_MACSEC_ASF_FLUSH_ON">RX_MACSEC_ASF_FLUSH_ON</dfn> = <var>1</var>&lt;&lt;<var>21</var>,</td></tr>
<tr><th id="1884">1884</th><td>	<dfn class="enum" id="RX_MACSEC_ASF_FLUSH_OFF" title='RX_MACSEC_ASF_FLUSH_OFF' data-ref="RX_MACSEC_ASF_FLUSH_OFF" data-ref-filename="RX_MACSEC_ASF_FLUSH_OFF">RX_MACSEC_ASF_FLUSH_OFF</dfn> = <var>1</var>&lt;&lt;<var>20</var>,</td></tr>
<tr><th id="1885">1885</th><td></td></tr>
<tr><th id="1886">1886</th><td>	<dfn class="enum" id="GMF_RX_OVER_ON" title='GMF_RX_OVER_ON' data-ref="GMF_RX_OVER_ON" data-ref-filename="GMF_RX_OVER_ON">GMF_RX_OVER_ON</dfn>      = <var>1</var>&lt;&lt;<var>19</var>,	<i>/* enable flushing on receive overrun */</i></td></tr>
<tr><th id="1887">1887</th><td>	<dfn class="enum" id="GMF_RX_OVER_OFF" title='GMF_RX_OVER_OFF' data-ref="GMF_RX_OVER_OFF" data-ref-filename="GMF_RX_OVER_OFF">GMF_RX_OVER_OFF</dfn>     = <var>1</var>&lt;&lt;<var>18</var>,	<i>/* disable flushing on receive overrun */</i></td></tr>
<tr><th id="1888">1888</th><td>	<dfn class="enum" id="GMF_ASF_RX_OVER_ON" title='GMF_ASF_RX_OVER_ON' data-ref="GMF_ASF_RX_OVER_ON" data-ref-filename="GMF_ASF_RX_OVER_ON">GMF_ASF_RX_OVER_ON</dfn>  = <var>1</var>&lt;&lt;<var>17</var>,	<i>/* enable flushing of ASF when overrun */</i></td></tr>
<tr><th id="1889">1889</th><td>	<dfn class="enum" id="GMF_ASF_RX_OVER_OFF" title='GMF_ASF_RX_OVER_OFF' data-ref="GMF_ASF_RX_OVER_OFF" data-ref-filename="GMF_ASF_RX_OVER_OFF">GMF_ASF_RX_OVER_OFF</dfn> = <var>1</var>&lt;&lt;<var>16</var>,	<i>/* disable flushing of ASF when overrun */</i></td></tr>
<tr><th id="1890">1890</th><td></td></tr>
<tr><th id="1891">1891</th><td>	<dfn class="enum" id="GMF_WP_TST_ON" title='GMF_WP_TST_ON' data-ref="GMF_WP_TST_ON" data-ref-filename="GMF_WP_TST_ON">GMF_WP_TST_ON</dfn>	= <var>1</var>&lt;&lt;<var>14</var>,	<i>/* Write Pointer Test On */</i></td></tr>
<tr><th id="1892">1892</th><td>	<dfn class="enum" id="GMF_WP_TST_OFF" title='GMF_WP_TST_OFF' data-ref="GMF_WP_TST_OFF" data-ref-filename="GMF_WP_TST_OFF">GMF_WP_TST_OFF</dfn>	= <var>1</var>&lt;&lt;<var>13</var>,	<i>/* Write Pointer Test Off */</i></td></tr>
<tr><th id="1893">1893</th><td>	<dfn class="enum" id="GMF_WP_STEP" title='GMF_WP_STEP' data-ref="GMF_WP_STEP" data-ref-filename="GMF_WP_STEP">GMF_WP_STEP</dfn>	= <var>1</var>&lt;&lt;<var>12</var>,	<i>/* Write Pointer Step/Increment */</i></td></tr>
<tr><th id="1894">1894</th><td></td></tr>
<tr><th id="1895">1895</th><td>	<dfn class="enum" id="GMF_RP_TST_ON" title='GMF_RP_TST_ON' data-ref="GMF_RP_TST_ON" data-ref-filename="GMF_RP_TST_ON">GMF_RP_TST_ON</dfn>	= <var>1</var>&lt;&lt;<var>10</var>,	<i>/* Read Pointer Test On */</i></td></tr>
<tr><th id="1896">1896</th><td>	<dfn class="enum" id="GMF_RP_TST_OFF" title='GMF_RP_TST_OFF' data-ref="GMF_RP_TST_OFF" data-ref-filename="GMF_RP_TST_OFF">GMF_RP_TST_OFF</dfn>	= <var>1</var>&lt;&lt;<var>9</var>,		<i>/* Read Pointer Test Off */</i></td></tr>
<tr><th id="1897">1897</th><td>	<dfn class="enum" id="GMF_RP_STEP" title='GMF_RP_STEP' data-ref="GMF_RP_STEP" data-ref-filename="GMF_RP_STEP">GMF_RP_STEP</dfn>	= <var>1</var>&lt;&lt;<var>8</var>,		<i>/* Read Pointer Step/Increment */</i></td></tr>
<tr><th id="1898">1898</th><td>	<dfn class="enum" id="GMF_RX_F_FL_ON" title='GMF_RX_F_FL_ON' data-ref="GMF_RX_F_FL_ON" data-ref-filename="GMF_RX_F_FL_ON">GMF_RX_F_FL_ON</dfn>	= <var>1</var>&lt;&lt;<var>7</var>,		<i>/* Rx FIFO Flush Mode On */</i></td></tr>
<tr><th id="1899">1899</th><td>	<dfn class="enum" id="GMF_RX_F_FL_OFF" title='GMF_RX_F_FL_OFF' data-ref="GMF_RX_F_FL_OFF" data-ref-filename="GMF_RX_F_FL_OFF">GMF_RX_F_FL_OFF</dfn>	= <var>1</var>&lt;&lt;<var>6</var>,		<i>/* Rx FIFO Flush Mode Off */</i></td></tr>
<tr><th id="1900">1900</th><td>	<dfn class="enum" id="GMF_CLI_RX_FO" title='GMF_CLI_RX_FO' data-ref="GMF_CLI_RX_FO" data-ref-filename="GMF_CLI_RX_FO">GMF_CLI_RX_FO</dfn>	= <var>1</var>&lt;&lt;<var>5</var>,		<i>/* Clear IRQ Rx FIFO Overrun */</i></td></tr>
<tr><th id="1901">1901</th><td>	<dfn class="enum" id="GMF_CLI_RX_C" title='GMF_CLI_RX_C' data-ref="GMF_CLI_RX_C" data-ref-filename="GMF_CLI_RX_C">GMF_CLI_RX_C</dfn>	= <var>1</var>&lt;&lt;<var>4</var>,		<i>/* Clear IRQ Rx Frame Complete */</i></td></tr>
<tr><th id="1902">1902</th><td></td></tr>
<tr><th id="1903">1903</th><td>	<dfn class="enum" id="GMF_OPER_ON" title='GMF_OPER_ON' data-ref="GMF_OPER_ON" data-ref-filename="GMF_OPER_ON">GMF_OPER_ON</dfn>	= <var>1</var>&lt;&lt;<var>3</var>,		<i>/* Operational Mode On */</i></td></tr>
<tr><th id="1904">1904</th><td>	<dfn class="enum" id="GMF_OPER_OFF" title='GMF_OPER_OFF' data-ref="GMF_OPER_OFF" data-ref-filename="GMF_OPER_OFF">GMF_OPER_OFF</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,		<i>/* Operational Mode Off */</i></td></tr>
<tr><th id="1905">1905</th><td>	<dfn class="enum" id="GMF_RST_CLR" title='GMF_RST_CLR' data-ref="GMF_RST_CLR" data-ref-filename="GMF_RST_CLR">GMF_RST_CLR</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,		<i>/* Clear GMAC FIFO Reset */</i></td></tr>
<tr><th id="1906">1906</th><td>	<dfn class="enum" id="GMF_RST_SET" title='GMF_RST_SET' data-ref="GMF_RST_SET" data-ref-filename="GMF_RST_SET">GMF_RST_SET</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,		<i>/* Set   GMAC FIFO Reset */</i></td></tr>
<tr><th id="1907">1907</th><td></td></tr>
<tr><th id="1908">1908</th><td>	<dfn class="enum" id="RX_GMF_FL_THR_DEF" title='RX_GMF_FL_THR_DEF' data-ref="RX_GMF_FL_THR_DEF" data-ref-filename="RX_GMF_FL_THR_DEF">RX_GMF_FL_THR_DEF</dfn> = <var>0xa</var>,	<i>/* flush threshold (default) */</i></td></tr>
<tr><th id="1909">1909</th><td></td></tr>
<tr><th id="1910">1910</th><td>	<dfn class="enum" id="GMF_RX_CTRL_DEF" title='GMF_RX_CTRL_DEF' data-ref="GMF_RX_CTRL_DEF" data-ref-filename="GMF_RX_CTRL_DEF">GMF_RX_CTRL_DEF</dfn>	= <a class="enum" href="#GMF_OPER_ON" title='GMF_OPER_ON' data-ref="GMF_OPER_ON" data-ref-filename="GMF_OPER_ON">GMF_OPER_ON</a> | <a class="enum" href="#GMF_RX_F_FL_ON" title='GMF_RX_F_FL_ON' data-ref="GMF_RX_F_FL_ON" data-ref-filename="GMF_RX_F_FL_ON">GMF_RX_F_FL_ON</a>,</td></tr>
<tr><th id="1911">1911</th><td>};</td></tr>
<tr><th id="1912">1912</th><td></td></tr>
<tr><th id="1913">1913</th><td><i>/*	RX_GMF_FL_CTRL	16 bit	Rx GMAC FIFO Flush Control (Yukon-Supreme) */</i></td></tr>
<tr><th id="1914">1914</th><td><b>enum</b> {</td></tr>
<tr><th id="1915">1915</th><td>	<dfn class="enum" id="RX_IPV6_SA_MOB_ENA" title='RX_IPV6_SA_MOB_ENA' data-ref="RX_IPV6_SA_MOB_ENA" data-ref-filename="RX_IPV6_SA_MOB_ENA">RX_IPV6_SA_MOB_ENA</dfn>	= <var>1</var>&lt;&lt;<var>9</var>,	<i>/* IPv6 SA Mobility Support Enable */</i></td></tr>
<tr><th id="1916">1916</th><td>	<dfn class="enum" id="RX_IPV6_SA_MOB_DIS" title='RX_IPV6_SA_MOB_DIS' data-ref="RX_IPV6_SA_MOB_DIS" data-ref-filename="RX_IPV6_SA_MOB_DIS">RX_IPV6_SA_MOB_DIS</dfn>	= <var>1</var>&lt;&lt;<var>8</var>,	<i>/* IPv6 SA Mobility Support Disable */</i></td></tr>
<tr><th id="1917">1917</th><td>	<dfn class="enum" id="RX_IPV6_DA_MOB_ENA" title='RX_IPV6_DA_MOB_ENA' data-ref="RX_IPV6_DA_MOB_ENA" data-ref-filename="RX_IPV6_DA_MOB_ENA">RX_IPV6_DA_MOB_ENA</dfn>	= <var>1</var>&lt;&lt;<var>7</var>,	<i>/* IPv6 DA Mobility Support Enable */</i></td></tr>
<tr><th id="1918">1918</th><td>	<dfn class="enum" id="RX_IPV6_DA_MOB_DIS" title='RX_IPV6_DA_MOB_DIS' data-ref="RX_IPV6_DA_MOB_DIS" data-ref-filename="RX_IPV6_DA_MOB_DIS">RX_IPV6_DA_MOB_DIS</dfn>	= <var>1</var>&lt;&lt;<var>6</var>,	<i>/* IPv6 DA Mobility Support Disable */</i></td></tr>
<tr><th id="1919">1919</th><td>	<dfn class="enum" id="RX_PTR_SYNCDLY_ENA" title='RX_PTR_SYNCDLY_ENA' data-ref="RX_PTR_SYNCDLY_ENA" data-ref-filename="RX_PTR_SYNCDLY_ENA">RX_PTR_SYNCDLY_ENA</dfn>	= <var>1</var>&lt;&lt;<var>5</var>,	<i>/* Pointers Delay Synch Enable */</i></td></tr>
<tr><th id="1920">1920</th><td>	<dfn class="enum" id="RX_PTR_SYNCDLY_DIS" title='RX_PTR_SYNCDLY_DIS' data-ref="RX_PTR_SYNCDLY_DIS" data-ref-filename="RX_PTR_SYNCDLY_DIS">RX_PTR_SYNCDLY_DIS</dfn>	= <var>1</var>&lt;&lt;<var>4</var>,	<i>/* Pointers Delay Synch Disable */</i></td></tr>
<tr><th id="1921">1921</th><td>	<dfn class="enum" id="RX_ASF_NEWFLAG_ENA" title='RX_ASF_NEWFLAG_ENA' data-ref="RX_ASF_NEWFLAG_ENA" data-ref-filename="RX_ASF_NEWFLAG_ENA">RX_ASF_NEWFLAG_ENA</dfn>	= <var>1</var>&lt;&lt;<var>3</var>,	<i>/* RX ASF Flag New Logic Enable */</i></td></tr>
<tr><th id="1922">1922</th><td>	<dfn class="enum" id="RX_ASF_NEWFLAG_DIS" title='RX_ASF_NEWFLAG_DIS' data-ref="RX_ASF_NEWFLAG_DIS" data-ref-filename="RX_ASF_NEWFLAG_DIS">RX_ASF_NEWFLAG_DIS</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,	<i>/* RX ASF Flag New Logic Disable */</i></td></tr>
<tr><th id="1923">1923</th><td>	<dfn class="enum" id="RX_FLSH_MISSPKT_ENA" title='RX_FLSH_MISSPKT_ENA' data-ref="RX_FLSH_MISSPKT_ENA" data-ref-filename="RX_FLSH_MISSPKT_ENA">RX_FLSH_MISSPKT_ENA</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,	<i>/* RX Flush Miss-Packet Enable */</i></td></tr>
<tr><th id="1924">1924</th><td>	<dfn class="enum" id="RX_FLSH_MISSPKT_DIS" title='RX_FLSH_MISSPKT_DIS' data-ref="RX_FLSH_MISSPKT_DIS" data-ref-filename="RX_FLSH_MISSPKT_DIS">RX_FLSH_MISSPKT_DIS</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,	<i>/* RX Flush Miss-Packet Disable */</i></td></tr>
<tr><th id="1925">1925</th><td>};</td></tr>
<tr><th id="1926">1926</th><td></td></tr>
<tr><th id="1927">1927</th><td><i>/*	TX_GMF_EA		32 bit	Tx GMAC FIFO End Address */</i></td></tr>
<tr><th id="1928">1928</th><td><b>enum</b> {</td></tr>
<tr><th id="1929">1929</th><td>	<dfn class="enum" id="TX_DYN_WM_ENA" title='TX_DYN_WM_ENA' data-ref="TX_DYN_WM_ENA" data-ref-filename="TX_DYN_WM_ENA">TX_DYN_WM_ENA</dfn>	= <var>3</var>,	<i>/* Yukon-FE+ specific */</i></td></tr>
<tr><th id="1930">1930</th><td>};</td></tr>
<tr><th id="1931">1931</th><td></td></tr>
<tr><th id="1932">1932</th><td><i>/*	TX_GMF_CTRL_T	32 bit	Tx GMAC FIFO Control/Test */</i></td></tr>
<tr><th id="1933">1933</th><td><b>enum</b> {</td></tr>
<tr><th id="1934">1934</th><td>	<dfn class="enum" id="TX_STFW_DIS" title='TX_STFW_DIS' data-ref="TX_STFW_DIS" data-ref-filename="TX_STFW_DIS">TX_STFW_DIS</dfn>	= <var>1</var>&lt;&lt;<var>31</var>,<i>/* Disable Store &amp; Forward */</i></td></tr>
<tr><th id="1935">1935</th><td>	<dfn class="enum" id="TX_STFW_ENA" title='TX_STFW_ENA' data-ref="TX_STFW_ENA" data-ref-filename="TX_STFW_ENA">TX_STFW_ENA</dfn>	= <var>1</var>&lt;&lt;<var>30</var>,<i>/* Enable  Store &amp; Forward */</i></td></tr>
<tr><th id="1936">1936</th><td></td></tr>
<tr><th id="1937">1937</th><td>	<dfn class="enum" id="TX_VLAN_TAG_ON" title='TX_VLAN_TAG_ON' data-ref="TX_VLAN_TAG_ON" data-ref-filename="TX_VLAN_TAG_ON">TX_VLAN_TAG_ON</dfn>	= <var>1</var>&lt;&lt;<var>25</var>,<i>/* enable  VLAN tagging */</i></td></tr>
<tr><th id="1938">1938</th><td>	<dfn class="enum" id="TX_VLAN_TAG_OFF" title='TX_VLAN_TAG_OFF' data-ref="TX_VLAN_TAG_OFF" data-ref-filename="TX_VLAN_TAG_OFF">TX_VLAN_TAG_OFF</dfn>	= <var>1</var>&lt;&lt;<var>24</var>,<i>/* disable VLAN tagging */</i></td></tr>
<tr><th id="1939">1939</th><td></td></tr>
<tr><th id="1940">1940</th><td>	<dfn class="enum" id="TX_PCI_JUM_ENA" title='TX_PCI_JUM_ENA' data-ref="TX_PCI_JUM_ENA" data-ref-filename="TX_PCI_JUM_ENA">TX_PCI_JUM_ENA</dfn>  = <var>1</var>&lt;&lt;<var>23</var>,<i>/* PCI Jumbo Mode enable */</i></td></tr>
<tr><th id="1941">1941</th><td>	<dfn class="enum" id="TX_PCI_JUM_DIS" title='TX_PCI_JUM_DIS' data-ref="TX_PCI_JUM_DIS" data-ref-filename="TX_PCI_JUM_DIS">TX_PCI_JUM_DIS</dfn>  = <var>1</var>&lt;&lt;<var>22</var>,<i>/* PCI Jumbo Mode enable */</i></td></tr>
<tr><th id="1942">1942</th><td></td></tr>
<tr><th id="1943">1943</th><td>	<dfn class="enum" id="GMF_WSP_TST_ON" title='GMF_WSP_TST_ON' data-ref="GMF_WSP_TST_ON" data-ref-filename="GMF_WSP_TST_ON">GMF_WSP_TST_ON</dfn>	= <var>1</var>&lt;&lt;<var>18</var>,<i>/* Write Shadow Pointer Test On */</i></td></tr>
<tr><th id="1944">1944</th><td>	<dfn class="enum" id="GMF_WSP_TST_OFF" title='GMF_WSP_TST_OFF' data-ref="GMF_WSP_TST_OFF" data-ref-filename="GMF_WSP_TST_OFF">GMF_WSP_TST_OFF</dfn>	= <var>1</var>&lt;&lt;<var>17</var>,<i>/* Write Shadow Pointer Test Off */</i></td></tr>
<tr><th id="1945">1945</th><td>	<dfn class="enum" id="GMF_WSP_STEP" title='GMF_WSP_STEP' data-ref="GMF_WSP_STEP" data-ref-filename="GMF_WSP_STEP">GMF_WSP_STEP</dfn>	= <var>1</var>&lt;&lt;<var>16</var>,<i>/* Write Shadow Pointer Step/Increment */</i></td></tr>
<tr><th id="1946">1946</th><td></td></tr>
<tr><th id="1947">1947</th><td>	<dfn class="enum" id="GMF_CLI_TX_FU" title='GMF_CLI_TX_FU' data-ref="GMF_CLI_TX_FU" data-ref-filename="GMF_CLI_TX_FU">GMF_CLI_TX_FU</dfn>	= <var>1</var>&lt;&lt;<var>6</var>,	<i>/* Clear IRQ Tx FIFO Underrun */</i></td></tr>
<tr><th id="1948">1948</th><td>	<dfn class="enum" id="GMF_CLI_TX_FC" title='GMF_CLI_TX_FC' data-ref="GMF_CLI_TX_FC" data-ref-filename="GMF_CLI_TX_FC">GMF_CLI_TX_FC</dfn>	= <var>1</var>&lt;&lt;<var>5</var>,	<i>/* Clear IRQ Tx Frame Complete */</i></td></tr>
<tr><th id="1949">1949</th><td>	<dfn class="enum" id="GMF_CLI_TX_PE" title='GMF_CLI_TX_PE' data-ref="GMF_CLI_TX_PE" data-ref-filename="GMF_CLI_TX_PE">GMF_CLI_TX_PE</dfn>	= <var>1</var>&lt;&lt;<var>4</var>,	<i>/* Clear IRQ Tx Parity Error */</i></td></tr>
<tr><th id="1950">1950</th><td>};</td></tr>
<tr><th id="1951">1951</th><td></td></tr>
<tr><th id="1952">1952</th><td><i>/*	GMAC_TI_ST_CTRL	 8 bit	Time Stamp Timer Ctrl Reg (YUKON only) */</i></td></tr>
<tr><th id="1953">1953</th><td><b>enum</b> {</td></tr>
<tr><th id="1954">1954</th><td>	<dfn class="enum" id="GMT_ST_START" title='GMT_ST_START' data-ref="GMT_ST_START" data-ref-filename="GMT_ST_START">GMT_ST_START</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,	<i>/* Start Time Stamp Timer */</i></td></tr>
<tr><th id="1955">1955</th><td>	<dfn class="enum" id="GMT_ST_STOP" title='GMT_ST_STOP' data-ref="GMT_ST_STOP" data-ref-filename="GMT_ST_STOP">GMT_ST_STOP</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,	<i>/* Stop  Time Stamp Timer */</i></td></tr>
<tr><th id="1956">1956</th><td>	<dfn class="enum" id="GMT_ST_CLR_IRQ" title='GMT_ST_CLR_IRQ' data-ref="GMT_ST_CLR_IRQ" data-ref-filename="GMT_ST_CLR_IRQ">GMT_ST_CLR_IRQ</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,	<i>/* Clear Time Stamp Timer IRQ */</i></td></tr>
<tr><th id="1957">1957</th><td>};</td></tr>
<tr><th id="1958">1958</th><td></td></tr>
<tr><th id="1959">1959</th><td><i>/* B28_Y2_ASF_STAT_CMD		32 bit	ASF Status and Command Reg */</i></td></tr>
<tr><th id="1960">1960</th><td><b>enum</b> {</td></tr>
<tr><th id="1961">1961</th><td>	<dfn class="enum" id="Y2_ASF_OS_PRES" title='Y2_ASF_OS_PRES' data-ref="Y2_ASF_OS_PRES" data-ref-filename="Y2_ASF_OS_PRES">Y2_ASF_OS_PRES</dfn>	= <var>1</var>&lt;&lt;<var>4</var>,	<i>/* ASF operation system present */</i></td></tr>
<tr><th id="1962">1962</th><td>	<dfn class="enum" id="Y2_ASF_RESET" title='Y2_ASF_RESET' data-ref="Y2_ASF_RESET" data-ref-filename="Y2_ASF_RESET">Y2_ASF_RESET</dfn>	= <var>1</var>&lt;&lt;<var>3</var>,	<i>/* ASF system in reset state */</i></td></tr>
<tr><th id="1963">1963</th><td>	<dfn class="enum" id="Y2_ASF_RUNNING" title='Y2_ASF_RUNNING' data-ref="Y2_ASF_RUNNING" data-ref-filename="Y2_ASF_RUNNING">Y2_ASF_RUNNING</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,	<i>/* ASF system operational */</i></td></tr>
<tr><th id="1964">1964</th><td>	<dfn class="enum" id="Y2_ASF_CLR_HSTI" title='Y2_ASF_CLR_HSTI' data-ref="Y2_ASF_CLR_HSTI" data-ref-filename="Y2_ASF_CLR_HSTI">Y2_ASF_CLR_HSTI</dfn> = <var>1</var>&lt;&lt;<var>1</var>,	<i>/* Clear ASF IRQ */</i></td></tr>
<tr><th id="1965">1965</th><td>	<dfn class="enum" id="Y2_ASF_IRQ" title='Y2_ASF_IRQ' data-ref="Y2_ASF_IRQ" data-ref-filename="Y2_ASF_IRQ">Y2_ASF_IRQ</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,	<i>/* Issue an IRQ to ASF system */</i></td></tr>
<tr><th id="1966">1966</th><td></td></tr>
<tr><th id="1967">1967</th><td>	<dfn class="enum" id="Y2_ASF_UC_STATE" title='Y2_ASF_UC_STATE' data-ref="Y2_ASF_UC_STATE" data-ref-filename="Y2_ASF_UC_STATE">Y2_ASF_UC_STATE</dfn> = <var>3</var>&lt;&lt;<var>2</var>,	<i>/* ASF uC State */</i></td></tr>
<tr><th id="1968">1968</th><td>	<dfn class="enum" id="Y2_ASF_CLK_HALT" title='Y2_ASF_CLK_HALT' data-ref="Y2_ASF_CLK_HALT" data-ref-filename="Y2_ASF_CLK_HALT">Y2_ASF_CLK_HALT</dfn>	= <var>0</var>,	<i>/* ASF system clock stopped */</i></td></tr>
<tr><th id="1969">1969</th><td>};</td></tr>
<tr><th id="1970">1970</th><td></td></tr>
<tr><th id="1971">1971</th><td><i>/* B28_Y2_ASF_HOST_COM	32 bit	ASF Host Communication Reg */</i></td></tr>
<tr><th id="1972">1972</th><td><b>enum</b> {</td></tr>
<tr><th id="1973">1973</th><td>	<dfn class="enum" id="Y2_ASF_CLR_ASFI" title='Y2_ASF_CLR_ASFI' data-ref="Y2_ASF_CLR_ASFI" data-ref-filename="Y2_ASF_CLR_ASFI">Y2_ASF_CLR_ASFI</dfn> = <var>1</var>&lt;&lt;<var>1</var>,	<i>/* Clear host IRQ */</i></td></tr>
<tr><th id="1974">1974</th><td>	<dfn class="enum" id="Y2_ASF_HOST_IRQ" title='Y2_ASF_HOST_IRQ' data-ref="Y2_ASF_HOST_IRQ" data-ref-filename="Y2_ASF_HOST_IRQ">Y2_ASF_HOST_IRQ</dfn> = <var>1</var>&lt;&lt;<var>0</var>,	<i>/* Issue an IRQ to HOST system */</i></td></tr>
<tr><th id="1975">1975</th><td>};</td></tr>
<tr><th id="1976">1976</th><td><i>/*	HCU_CCSR	CPU Control and Status Register */</i></td></tr>
<tr><th id="1977">1977</th><td><b>enum</b> {</td></tr>
<tr><th id="1978">1978</th><td>	<dfn class="enum" id="HCU_CCSR_SMBALERT_MONITOR" title='HCU_CCSR_SMBALERT_MONITOR' data-ref="HCU_CCSR_SMBALERT_MONITOR" data-ref-filename="HCU_CCSR_SMBALERT_MONITOR">HCU_CCSR_SMBALERT_MONITOR</dfn>= <var>1</var>&lt;&lt;<var>27</var>, <i>/* SMBALERT pin monitor */</i></td></tr>
<tr><th id="1979">1979</th><td>	<dfn class="enum" id="HCU_CCSR_CPU_SLEEP" title='HCU_CCSR_CPU_SLEEP' data-ref="HCU_CCSR_CPU_SLEEP" data-ref-filename="HCU_CCSR_CPU_SLEEP">HCU_CCSR_CPU_SLEEP</dfn>	= <var>1</var>&lt;&lt;<var>26</var>, <i>/* CPU sleep status */</i></td></tr>
<tr><th id="1980">1980</th><td>	<i>/* Clock Stretching Timeout */</i></td></tr>
<tr><th id="1981">1981</th><td>	<dfn class="enum" id="HCU_CCSR_CS_TO" title='HCU_CCSR_CS_TO' data-ref="HCU_CCSR_CS_TO" data-ref-filename="HCU_CCSR_CS_TO">HCU_CCSR_CS_TO</dfn>		= <var>1</var>&lt;&lt;<var>25</var>,</td></tr>
<tr><th id="1982">1982</th><td>	<dfn class="enum" id="HCU_CCSR_WDOG" title='HCU_CCSR_WDOG' data-ref="HCU_CCSR_WDOG" data-ref-filename="HCU_CCSR_WDOG">HCU_CCSR_WDOG</dfn>		= <var>1</var>&lt;&lt;<var>24</var>, <i>/* Watchdog Reset */</i></td></tr>
<tr><th id="1983">1983</th><td></td></tr>
<tr><th id="1984">1984</th><td>	<dfn class="enum" id="HCU_CCSR_CLR_IRQ_HOST" title='HCU_CCSR_CLR_IRQ_HOST' data-ref="HCU_CCSR_CLR_IRQ_HOST" data-ref-filename="HCU_CCSR_CLR_IRQ_HOST">HCU_CCSR_CLR_IRQ_HOST</dfn>	= <var>1</var>&lt;&lt;<var>17</var>, <i>/* Clear IRQ_HOST */</i></td></tr>
<tr><th id="1985">1985</th><td>	<dfn class="enum" id="HCU_CCSR_SET_IRQ_HCU" title='HCU_CCSR_SET_IRQ_HCU' data-ref="HCU_CCSR_SET_IRQ_HCU" data-ref-filename="HCU_CCSR_SET_IRQ_HCU">HCU_CCSR_SET_IRQ_HCU</dfn>	= <var>1</var>&lt;&lt;<var>16</var>, <i>/* Set IRQ_HCU */</i></td></tr>
<tr><th id="1986">1986</th><td></td></tr>
<tr><th id="1987">1987</th><td>	<dfn class="enum" id="HCU_CCSR_AHB_RST" title='HCU_CCSR_AHB_RST' data-ref="HCU_CCSR_AHB_RST" data-ref-filename="HCU_CCSR_AHB_RST">HCU_CCSR_AHB_RST</dfn>	= <var>1</var>&lt;&lt;<var>9</var>, <i>/* Reset AHB bridge */</i></td></tr>
<tr><th id="1988">1988</th><td>	<dfn class="enum" id="HCU_CCSR_CPU_RST_MODE" title='HCU_CCSR_CPU_RST_MODE' data-ref="HCU_CCSR_CPU_RST_MODE" data-ref-filename="HCU_CCSR_CPU_RST_MODE">HCU_CCSR_CPU_RST_MODE</dfn>	= <var>1</var>&lt;&lt;<var>8</var>, <i>/* CPU Reset Mode */</i></td></tr>
<tr><th id="1989">1989</th><td></td></tr>
<tr><th id="1990">1990</th><td>	<dfn class="enum" id="HCU_CCSR_SET_SYNC_CPU" title='HCU_CCSR_SET_SYNC_CPU' data-ref="HCU_CCSR_SET_SYNC_CPU" data-ref-filename="HCU_CCSR_SET_SYNC_CPU">HCU_CCSR_SET_SYNC_CPU</dfn>	= <var>1</var>&lt;&lt;<var>5</var>,</td></tr>
<tr><th id="1991">1991</th><td>	<dfn class="enum" id="HCU_CCSR_CPU_CLK_DIVIDE_MSK" title='HCU_CCSR_CPU_CLK_DIVIDE_MSK' data-ref="HCU_CCSR_CPU_CLK_DIVIDE_MSK" data-ref-filename="HCU_CCSR_CPU_CLK_DIVIDE_MSK">HCU_CCSR_CPU_CLK_DIVIDE_MSK</dfn> = <var>3</var>&lt;&lt;<var>3</var>,<i>/* CPU Clock Divide */</i></td></tr>
<tr><th id="1992">1992</th><td>	<dfn class="enum" id="HCU_CCSR_CPU_CLK_DIVIDE_BASE" title='HCU_CCSR_CPU_CLK_DIVIDE_BASE' data-ref="HCU_CCSR_CPU_CLK_DIVIDE_BASE" data-ref-filename="HCU_CCSR_CPU_CLK_DIVIDE_BASE">HCU_CCSR_CPU_CLK_DIVIDE_BASE</dfn>= <var>1</var>&lt;&lt;<var>3</var>,</td></tr>
<tr><th id="1993">1993</th><td>	<dfn class="enum" id="HCU_CCSR_OS_PRSNT" title='HCU_CCSR_OS_PRSNT' data-ref="HCU_CCSR_OS_PRSNT" data-ref-filename="HCU_CCSR_OS_PRSNT">HCU_CCSR_OS_PRSNT</dfn>	= <var>1</var>&lt;&lt;<var>2</var>, <i>/* ASF OS Present */</i></td></tr>
<tr><th id="1994">1994</th><td><i>/* Microcontroller State */</i></td></tr>
<tr><th id="1995">1995</th><td>	<dfn class="enum" id="HCU_CCSR_UC_STATE_MSK" title='HCU_CCSR_UC_STATE_MSK' data-ref="HCU_CCSR_UC_STATE_MSK" data-ref-filename="HCU_CCSR_UC_STATE_MSK">HCU_CCSR_UC_STATE_MSK</dfn>	= <var>3</var>,</td></tr>
<tr><th id="1996">1996</th><td>	<dfn class="enum" id="HCU_CCSR_UC_STATE_BASE" title='HCU_CCSR_UC_STATE_BASE' data-ref="HCU_CCSR_UC_STATE_BASE" data-ref-filename="HCU_CCSR_UC_STATE_BASE">HCU_CCSR_UC_STATE_BASE</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,</td></tr>
<tr><th id="1997">1997</th><td>	<dfn class="enum" id="HCU_CCSR_ASF_RESET" title='HCU_CCSR_ASF_RESET' data-ref="HCU_CCSR_ASF_RESET" data-ref-filename="HCU_CCSR_ASF_RESET">HCU_CCSR_ASF_RESET</dfn>	= <var>0</var>,</td></tr>
<tr><th id="1998">1998</th><td>	<dfn class="enum" id="HCU_CCSR_ASF_HALTED" title='HCU_CCSR_ASF_HALTED' data-ref="HCU_CCSR_ASF_HALTED" data-ref-filename="HCU_CCSR_ASF_HALTED">HCU_CCSR_ASF_HALTED</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,</td></tr>
<tr><th id="1999">1999</th><td>	<dfn class="enum" id="HCU_CCSR_ASF_RUNNING" title='HCU_CCSR_ASF_RUNNING' data-ref="HCU_CCSR_ASF_RUNNING" data-ref-filename="HCU_CCSR_ASF_RUNNING">HCU_CCSR_ASF_RUNNING</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,</td></tr>
<tr><th id="2000">2000</th><td>};</td></tr>
<tr><th id="2001">2001</th><td></td></tr>
<tr><th id="2002">2002</th><td><i>/*	HCU_HCSR	Host Control and Status Register */</i></td></tr>
<tr><th id="2003">2003</th><td><b>enum</b> {</td></tr>
<tr><th id="2004">2004</th><td>	<dfn class="enum" id="HCU_HCSR_SET_IRQ_CPU" title='HCU_HCSR_SET_IRQ_CPU' data-ref="HCU_HCSR_SET_IRQ_CPU" data-ref-filename="HCU_HCSR_SET_IRQ_CPU">HCU_HCSR_SET_IRQ_CPU</dfn>	= <var>1</var>&lt;&lt;<var>16</var>, <i>/* Set IRQ_CPU */</i></td></tr>
<tr><th id="2005">2005</th><td></td></tr>
<tr><th id="2006">2006</th><td>	<dfn class="enum" id="HCU_HCSR_CLR_IRQ_HCU" title='HCU_HCSR_CLR_IRQ_HCU' data-ref="HCU_HCSR_CLR_IRQ_HCU" data-ref-filename="HCU_HCSR_CLR_IRQ_HCU">HCU_HCSR_CLR_IRQ_HCU</dfn>	= <var>1</var>&lt;&lt;<var>1</var>, <i>/* Clear IRQ_HCU */</i></td></tr>
<tr><th id="2007">2007</th><td>	<dfn class="enum" id="HCU_HCSR_SET_IRQ_HOST" title='HCU_HCSR_SET_IRQ_HOST' data-ref="HCU_HCSR_SET_IRQ_HOST" data-ref-filename="HCU_HCSR_SET_IRQ_HOST">HCU_HCSR_SET_IRQ_HOST</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,	<i>/* Set IRQ_HOST */</i></td></tr>
<tr><th id="2008">2008</th><td>};</td></tr>
<tr><th id="2009">2009</th><td></td></tr>
<tr><th id="2010">2010</th><td><i>/*	STAT_CTRL		32 bit	Status BMU control register (Yukon-2 only) */</i></td></tr>
<tr><th id="2011">2011</th><td><b>enum</b> {</td></tr>
<tr><th id="2012">2012</th><td>	<dfn class="enum" id="SC_STAT_CLR_IRQ" title='SC_STAT_CLR_IRQ' data-ref="SC_STAT_CLR_IRQ" data-ref-filename="SC_STAT_CLR_IRQ">SC_STAT_CLR_IRQ</dfn>	= <var>1</var>&lt;&lt;<var>4</var>,	<i>/* Status Burst IRQ clear */</i></td></tr>
<tr><th id="2013">2013</th><td>	<dfn class="enum" id="SC_STAT_OP_ON" title='SC_STAT_OP_ON' data-ref="SC_STAT_OP_ON" data-ref-filename="SC_STAT_OP_ON">SC_STAT_OP_ON</dfn>	= <var>1</var>&lt;&lt;<var>3</var>,	<i>/* Operational Mode On */</i></td></tr>
<tr><th id="2014">2014</th><td>	<dfn class="enum" id="SC_STAT_OP_OFF" title='SC_STAT_OP_OFF' data-ref="SC_STAT_OP_OFF" data-ref-filename="SC_STAT_OP_OFF">SC_STAT_OP_OFF</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,	<i>/* Operational Mode Off */</i></td></tr>
<tr><th id="2015">2015</th><td>	<dfn class="enum" id="SC_STAT_RST_CLR" title='SC_STAT_RST_CLR' data-ref="SC_STAT_RST_CLR" data-ref-filename="SC_STAT_RST_CLR">SC_STAT_RST_CLR</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,	<i>/* Clear Status Unit Reset (Enable) */</i></td></tr>
<tr><th id="2016">2016</th><td>	<dfn class="enum" id="SC_STAT_RST_SET" title='SC_STAT_RST_SET' data-ref="SC_STAT_RST_SET" data-ref-filename="SC_STAT_RST_SET">SC_STAT_RST_SET</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,	<i>/* Set   Status Unit Reset */</i></td></tr>
<tr><th id="2017">2017</th><td>};</td></tr>
<tr><th id="2018">2018</th><td></td></tr>
<tr><th id="2019">2019</th><td><i>/*	GMAC_CTRL		32 bit	GMAC Control Reg (YUKON only) */</i></td></tr>
<tr><th id="2020">2020</th><td><b>enum</b> {</td></tr>
<tr><th id="2021">2021</th><td>	<dfn class="enum" id="GMC_SET_RST" title='GMC_SET_RST' data-ref="GMC_SET_RST" data-ref-filename="GMC_SET_RST">GMC_SET_RST</dfn>	    = <var>1</var>&lt;&lt;<var>15</var>,<i>/* MAC SEC RST */</i></td></tr>
<tr><th id="2022">2022</th><td>	<dfn class="enum" id="GMC_SEC_RST_OFF" title='GMC_SEC_RST_OFF' data-ref="GMC_SEC_RST_OFF" data-ref-filename="GMC_SEC_RST_OFF">GMC_SEC_RST_OFF</dfn>     = <var>1</var>&lt;&lt;<var>14</var>,<i>/* MAC SEC RSt OFF */</i></td></tr>
<tr><th id="2023">2023</th><td>	<dfn class="enum" id="GMC_BYP_MACSECRX_ON" title='GMC_BYP_MACSECRX_ON' data-ref="GMC_BYP_MACSECRX_ON" data-ref-filename="GMC_BYP_MACSECRX_ON">GMC_BYP_MACSECRX_ON</dfn> = <var>1</var>&lt;&lt;<var>13</var>,<i>/* Bypass macsec RX */</i></td></tr>
<tr><th id="2024">2024</th><td>	<dfn class="enum" id="GMC_BYP_MACSECRX_OFF" title='GMC_BYP_MACSECRX_OFF' data-ref="GMC_BYP_MACSECRX_OFF" data-ref-filename="GMC_BYP_MACSECRX_OFF">GMC_BYP_MACSECRX_OFF</dfn>= <var>1</var>&lt;&lt;<var>12</var>,<i>/* Bypass macsec RX off */</i></td></tr>
<tr><th id="2025">2025</th><td>	<dfn class="enum" id="GMC_BYP_MACSECTX_ON" title='GMC_BYP_MACSECTX_ON' data-ref="GMC_BYP_MACSECTX_ON" data-ref-filename="GMC_BYP_MACSECTX_ON">GMC_BYP_MACSECTX_ON</dfn> = <var>1</var>&lt;&lt;<var>11</var>,<i>/* Bypass macsec TX */</i></td></tr>
<tr><th id="2026">2026</th><td>	<dfn class="enum" id="GMC_BYP_MACSECTX_OFF" title='GMC_BYP_MACSECTX_OFF' data-ref="GMC_BYP_MACSECTX_OFF" data-ref-filename="GMC_BYP_MACSECTX_OFF">GMC_BYP_MACSECTX_OFF</dfn>= <var>1</var>&lt;&lt;<var>10</var>,<i>/* Bypass macsec TX  off*/</i></td></tr>
<tr><th id="2027">2027</th><td>	<dfn class="enum" id="GMC_BYP_RETR_ON" title='GMC_BYP_RETR_ON' data-ref="GMC_BYP_RETR_ON" data-ref-filename="GMC_BYP_RETR_ON">GMC_BYP_RETR_ON</dfn>	= <var>1</var>&lt;&lt;<var>9</var>, <i>/* Bypass retransmit FIFO On */</i></td></tr>
<tr><th id="2028">2028</th><td>	<dfn class="enum" id="GMC_BYP_RETR_OFF" title='GMC_BYP_RETR_OFF' data-ref="GMC_BYP_RETR_OFF" data-ref-filename="GMC_BYP_RETR_OFF">GMC_BYP_RETR_OFF</dfn>= <var>1</var>&lt;&lt;<var>8</var>, <i>/* Bypass retransmit FIFO Off */</i></td></tr>
<tr><th id="2029">2029</th><td></td></tr>
<tr><th id="2030">2030</th><td>	<dfn class="enum" id="GMC_H_BURST_ON" title='GMC_H_BURST_ON' data-ref="GMC_H_BURST_ON" data-ref-filename="GMC_H_BURST_ON">GMC_H_BURST_ON</dfn>	= <var>1</var>&lt;&lt;<var>7</var>,	<i>/* Half Duplex Burst Mode On */</i></td></tr>
<tr><th id="2031">2031</th><td>	<dfn class="enum" id="GMC_H_BURST_OFF" title='GMC_H_BURST_OFF' data-ref="GMC_H_BURST_OFF" data-ref-filename="GMC_H_BURST_OFF">GMC_H_BURST_OFF</dfn>	= <var>1</var>&lt;&lt;<var>6</var>,	<i>/* Half Duplex Burst Mode Off */</i></td></tr>
<tr><th id="2032">2032</th><td>	<dfn class="enum" id="GMC_F_LOOPB_ON" title='GMC_F_LOOPB_ON' data-ref="GMC_F_LOOPB_ON" data-ref-filename="GMC_F_LOOPB_ON">GMC_F_LOOPB_ON</dfn>	= <var>1</var>&lt;&lt;<var>5</var>,	<i>/* FIFO Loopback On */</i></td></tr>
<tr><th id="2033">2033</th><td>	<dfn class="enum" id="GMC_F_LOOPB_OFF" title='GMC_F_LOOPB_OFF' data-ref="GMC_F_LOOPB_OFF" data-ref-filename="GMC_F_LOOPB_OFF">GMC_F_LOOPB_OFF</dfn>	= <var>1</var>&lt;&lt;<var>4</var>,	<i>/* FIFO Loopback Off */</i></td></tr>
<tr><th id="2034">2034</th><td>	<dfn class="enum" id="GMC_PAUSE_ON" title='GMC_PAUSE_ON' data-ref="GMC_PAUSE_ON" data-ref-filename="GMC_PAUSE_ON">GMC_PAUSE_ON</dfn>	= <var>1</var>&lt;&lt;<var>3</var>,	<i>/* Pause On */</i></td></tr>
<tr><th id="2035">2035</th><td>	<dfn class="enum" id="GMC_PAUSE_OFF" title='GMC_PAUSE_OFF' data-ref="GMC_PAUSE_OFF" data-ref-filename="GMC_PAUSE_OFF">GMC_PAUSE_OFF</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,	<i>/* Pause Off */</i></td></tr>
<tr><th id="2036">2036</th><td>	<dfn class="enum" id="GMC_RST_CLR" title='GMC_RST_CLR' data-ref="GMC_RST_CLR" data-ref-filename="GMC_RST_CLR">GMC_RST_CLR</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,	<i>/* Clear GMAC Reset */</i></td></tr>
<tr><th id="2037">2037</th><td>	<dfn class="enum" id="GMC_RST_SET" title='GMC_RST_SET' data-ref="GMC_RST_SET" data-ref-filename="GMC_RST_SET">GMC_RST_SET</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,	<i>/* Set   GMAC Reset */</i></td></tr>
<tr><th id="2038">2038</th><td>};</td></tr>
<tr><th id="2039">2039</th><td></td></tr>
<tr><th id="2040">2040</th><td><i>/*	GPHY_CTRL		32 bit	GPHY Control Reg (YUKON only) */</i></td></tr>
<tr><th id="2041">2041</th><td><b>enum</b> {</td></tr>
<tr><th id="2042">2042</th><td>	<dfn class="enum" id="GPC_TX_PAUSE" title='GPC_TX_PAUSE' data-ref="GPC_TX_PAUSE" data-ref-filename="GPC_TX_PAUSE">GPC_TX_PAUSE</dfn>	= <var>1</var>&lt;&lt;<var>30</var>, <i>/* Tx pause enabled (ro) */</i></td></tr>
<tr><th id="2043">2043</th><td>	<dfn class="enum" id="GPC_RX_PAUSE" title='GPC_RX_PAUSE' data-ref="GPC_RX_PAUSE" data-ref-filename="GPC_RX_PAUSE">GPC_RX_PAUSE</dfn>	= <var>1</var>&lt;&lt;<var>29</var>, <i>/* Rx pause enabled (ro) */</i></td></tr>
<tr><th id="2044">2044</th><td>	<dfn class="enum" id="GPC_SPEED" title='GPC_SPEED' data-ref="GPC_SPEED" data-ref-filename="GPC_SPEED">GPC_SPEED</dfn>	= <var>3</var>&lt;&lt;<var>27</var>, <i>/* PHY speed (ro) */</i></td></tr>
<tr><th id="2045">2045</th><td>	<dfn class="enum" id="GPC_LINK" title='GPC_LINK' data-ref="GPC_LINK" data-ref-filename="GPC_LINK">GPC_LINK</dfn>	= <var>1</var>&lt;&lt;<var>26</var>, <i>/* Link up (ro) */</i></td></tr>
<tr><th id="2046">2046</th><td>	<dfn class="enum" id="GPC_DUPLEX" title='GPC_DUPLEX' data-ref="GPC_DUPLEX" data-ref-filename="GPC_DUPLEX">GPC_DUPLEX</dfn>	= <var>1</var>&lt;&lt;<var>25</var>, <i>/* Duplex (ro) */</i></td></tr>
<tr><th id="2047">2047</th><td>	<dfn class="enum" id="GPC_CLOCK" title='GPC_CLOCK' data-ref="GPC_CLOCK" data-ref-filename="GPC_CLOCK">GPC_CLOCK</dfn>	= <var>1</var>&lt;&lt;<var>24</var>, <i>/* 125Mhz clock stable (ro) */</i></td></tr>
<tr><th id="2048">2048</th><td></td></tr>
<tr><th id="2049">2049</th><td>	<dfn class="enum" id="GPC_PDOWN" title='GPC_PDOWN' data-ref="GPC_PDOWN" data-ref-filename="GPC_PDOWN">GPC_PDOWN</dfn>	= <var>1</var>&lt;&lt;<var>23</var>, <i>/* Internal regulator 2.5 power down */</i></td></tr>
<tr><th id="2050">2050</th><td>	<dfn class="enum" id="GPC_TSTMODE" title='GPC_TSTMODE' data-ref="GPC_TSTMODE" data-ref-filename="GPC_TSTMODE">GPC_TSTMODE</dfn>	= <var>1</var>&lt;&lt;<var>22</var>, <i>/* Test mode */</i></td></tr>
<tr><th id="2051">2051</th><td>	<dfn class="enum" id="GPC_REG18" title='GPC_REG18' data-ref="GPC_REG18" data-ref-filename="GPC_REG18">GPC_REG18</dfn>	= <var>1</var>&lt;&lt;<var>21</var>, <i>/* Reg18 Power down */</i></td></tr>
<tr><th id="2052">2052</th><td>	<dfn class="enum" id="GPC_REG12SEL" title='GPC_REG12SEL' data-ref="GPC_REG12SEL" data-ref-filename="GPC_REG12SEL">GPC_REG12SEL</dfn>	= <var>3</var>&lt;&lt;<var>19</var>, <i>/* Reg12 power setting */</i></td></tr>
<tr><th id="2053">2053</th><td>	<dfn class="enum" id="GPC_REG18SEL" title='GPC_REG18SEL' data-ref="GPC_REG18SEL" data-ref-filename="GPC_REG18SEL">GPC_REG18SEL</dfn>	= <var>3</var>&lt;&lt;<var>17</var>, <i>/* Reg18 power setting */</i></td></tr>
<tr><th id="2054">2054</th><td>	<dfn class="enum" id="GPC_SPILOCK" title='GPC_SPILOCK' data-ref="GPC_SPILOCK" data-ref-filename="GPC_SPILOCK">GPC_SPILOCK</dfn>	= <var>1</var>&lt;&lt;<var>16</var>, <i>/* SPI lock (ASF) */</i></td></tr>
<tr><th id="2055">2055</th><td></td></tr>
<tr><th id="2056">2056</th><td>	<dfn class="enum" id="GPC_LEDMUX" title='GPC_LEDMUX' data-ref="GPC_LEDMUX" data-ref-filename="GPC_LEDMUX">GPC_LEDMUX</dfn>	= <var>3</var>&lt;&lt;<var>14</var>, <i>/* LED Mux */</i></td></tr>
<tr><th id="2057">2057</th><td>	<dfn class="enum" id="GPC_INTPOL" title='GPC_INTPOL' data-ref="GPC_INTPOL" data-ref-filename="GPC_INTPOL">GPC_INTPOL</dfn>	= <var>1</var>&lt;&lt;<var>13</var>, <i>/* Interrupt polarity */</i></td></tr>
<tr><th id="2058">2058</th><td>	<dfn class="enum" id="GPC_DETECT" title='GPC_DETECT' data-ref="GPC_DETECT" data-ref-filename="GPC_DETECT">GPC_DETECT</dfn>	= <var>1</var>&lt;&lt;<var>12</var>, <i>/* Energy detect */</i></td></tr>
<tr><th id="2059">2059</th><td>	<dfn class="enum" id="GPC_1000HD" title='GPC_1000HD' data-ref="GPC_1000HD" data-ref-filename="GPC_1000HD">GPC_1000HD</dfn>	= <var>1</var>&lt;&lt;<var>11</var>, <i>/* Enable 1000Mbit HD */</i></td></tr>
<tr><th id="2060">2060</th><td>	<dfn class="enum" id="GPC_SLAVE" title='GPC_SLAVE' data-ref="GPC_SLAVE" data-ref-filename="GPC_SLAVE">GPC_SLAVE</dfn>	= <var>1</var>&lt;&lt;<var>10</var>, <i>/* Slave mode */</i></td></tr>
<tr><th id="2061">2061</th><td>	<dfn class="enum" id="GPC_PAUSE" title='GPC_PAUSE' data-ref="GPC_PAUSE" data-ref-filename="GPC_PAUSE">GPC_PAUSE</dfn>	= <var>1</var>&lt;&lt;<var>9</var>, <i>/* Pause enable */</i></td></tr>
<tr><th id="2062">2062</th><td>	<dfn class="enum" id="GPC_LEDCTL" title='GPC_LEDCTL' data-ref="GPC_LEDCTL" data-ref-filename="GPC_LEDCTL">GPC_LEDCTL</dfn>	= <var>3</var>&lt;&lt;<var>6</var>, <i>/* GPHY Leds */</i></td></tr>
<tr><th id="2063">2063</th><td></td></tr>
<tr><th id="2064">2064</th><td>	<dfn class="enum" id="GPC_RST_CLR" title='GPC_RST_CLR' data-ref="GPC_RST_CLR" data-ref-filename="GPC_RST_CLR">GPC_RST_CLR</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,	<i>/* Clear GPHY Reset */</i></td></tr>
<tr><th id="2065">2065</th><td>	<dfn class="enum" id="GPC_RST_SET" title='GPC_RST_SET' data-ref="GPC_RST_SET" data-ref-filename="GPC_RST_SET">GPC_RST_SET</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,	<i>/* Set   GPHY Reset */</i></td></tr>
<tr><th id="2066">2066</th><td>};</td></tr>
<tr><th id="2067">2067</th><td></td></tr>
<tr><th id="2068">2068</th><td><i>/*	GMAC_IRQ_SRC	 8 bit	GMAC Interrupt Source Reg (YUKON only) */</i></td></tr>
<tr><th id="2069">2069</th><td><i>/*	GMAC_IRQ_MSK	 8 bit	GMAC Interrupt Mask   Reg (YUKON only) */</i></td></tr>
<tr><th id="2070">2070</th><td><b>enum</b> {</td></tr>
<tr><th id="2071">2071</th><td>	<dfn class="enum" id="GM_IS_TX_CO_OV" title='GM_IS_TX_CO_OV' data-ref="GM_IS_TX_CO_OV" data-ref-filename="GM_IS_TX_CO_OV">GM_IS_TX_CO_OV</dfn>	= <var>1</var>&lt;&lt;<var>5</var>,	<i>/* Transmit Counter Overflow IRQ */</i></td></tr>
<tr><th id="2072">2072</th><td>	<dfn class="enum" id="GM_IS_RX_CO_OV" title='GM_IS_RX_CO_OV' data-ref="GM_IS_RX_CO_OV" data-ref-filename="GM_IS_RX_CO_OV">GM_IS_RX_CO_OV</dfn>	= <var>1</var>&lt;&lt;<var>4</var>,	<i>/* Receive Counter Overflow IRQ */</i></td></tr>
<tr><th id="2073">2073</th><td>	<dfn class="enum" id="GM_IS_TX_FF_UR" title='GM_IS_TX_FF_UR' data-ref="GM_IS_TX_FF_UR" data-ref-filename="GM_IS_TX_FF_UR">GM_IS_TX_FF_UR</dfn>	= <var>1</var>&lt;&lt;<var>3</var>,	<i>/* Transmit FIFO Underrun */</i></td></tr>
<tr><th id="2074">2074</th><td>	<dfn class="enum" id="GM_IS_TX_COMPL" title='GM_IS_TX_COMPL' data-ref="GM_IS_TX_COMPL" data-ref-filename="GM_IS_TX_COMPL">GM_IS_TX_COMPL</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,	<i>/* Frame Transmission Complete */</i></td></tr>
<tr><th id="2075">2075</th><td>	<dfn class="enum" id="GM_IS_RX_FF_OR" title='GM_IS_RX_FF_OR' data-ref="GM_IS_RX_FF_OR" data-ref-filename="GM_IS_RX_FF_OR">GM_IS_RX_FF_OR</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,	<i>/* Receive FIFO Overrun */</i></td></tr>
<tr><th id="2076">2076</th><td>	<dfn class="enum" id="GM_IS_RX_COMPL" title='GM_IS_RX_COMPL' data-ref="GM_IS_RX_COMPL" data-ref-filename="GM_IS_RX_COMPL">GM_IS_RX_COMPL</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,	<i>/* Frame Reception Complete */</i></td></tr>
<tr><th id="2077">2077</th><td></td></tr>
<tr><th id="2078">2078</th><td><u>#define <dfn class="macro" id="_M/GMAC_DEF_MSK" data-ref="_M/GMAC_DEF_MSK">GMAC_DEF_MSK</dfn>     (GM_IS_TX_FF_UR | GM_IS_RX_FF_OR)</u></td></tr>
<tr><th id="2079">2079</th><td>};</td></tr>
<tr><th id="2080">2080</th><td></td></tr>
<tr><th id="2081">2081</th><td><i>/*	GMAC_LINK_CTRL	16 bit	GMAC Link Control Reg (YUKON only) */</i></td></tr>
<tr><th id="2082">2082</th><td><b>enum</b> {						<i>/* Bits 15.. 2:	reserved */</i></td></tr>
<tr><th id="2083">2083</th><td>	<dfn class="enum" id="GMLC_RST_CLR" title='GMLC_RST_CLR' data-ref="GMLC_RST_CLR" data-ref-filename="GMLC_RST_CLR">GMLC_RST_CLR</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,	<i>/* Clear GMAC Link Reset */</i></td></tr>
<tr><th id="2084">2084</th><td>	<dfn class="enum" id="GMLC_RST_SET" title='GMLC_RST_SET' data-ref="GMLC_RST_SET" data-ref-filename="GMLC_RST_SET">GMLC_RST_SET</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,	<i>/* Set   GMAC Link Reset */</i></td></tr>
<tr><th id="2085">2085</th><td>};</td></tr>
<tr><th id="2086">2086</th><td></td></tr>
<tr><th id="2087">2087</th><td></td></tr>
<tr><th id="2088">2088</th><td><i>/*	WOL_CTRL_STAT	16 bit	WOL Control/Status Reg */</i></td></tr>
<tr><th id="2089">2089</th><td><b>enum</b> {</td></tr>
<tr><th id="2090">2090</th><td>	<dfn class="enum" id="WOL_CTL_LINK_CHG_OCC" title='WOL_CTL_LINK_CHG_OCC' data-ref="WOL_CTL_LINK_CHG_OCC" data-ref-filename="WOL_CTL_LINK_CHG_OCC">WOL_CTL_LINK_CHG_OCC</dfn>		= <var>1</var>&lt;&lt;<var>15</var>,</td></tr>
<tr><th id="2091">2091</th><td>	<dfn class="enum" id="WOL_CTL_MAGIC_PKT_OCC" title='WOL_CTL_MAGIC_PKT_OCC' data-ref="WOL_CTL_MAGIC_PKT_OCC" data-ref-filename="WOL_CTL_MAGIC_PKT_OCC">WOL_CTL_MAGIC_PKT_OCC</dfn>		= <var>1</var>&lt;&lt;<var>14</var>,</td></tr>
<tr><th id="2092">2092</th><td>	<dfn class="enum" id="WOL_CTL_PATTERN_OCC" title='WOL_CTL_PATTERN_OCC' data-ref="WOL_CTL_PATTERN_OCC" data-ref-filename="WOL_CTL_PATTERN_OCC">WOL_CTL_PATTERN_OCC</dfn>		= <var>1</var>&lt;&lt;<var>13</var>,</td></tr>
<tr><th id="2093">2093</th><td>	<dfn class="enum" id="WOL_CTL_CLEAR_RESULT" title='WOL_CTL_CLEAR_RESULT' data-ref="WOL_CTL_CLEAR_RESULT" data-ref-filename="WOL_CTL_CLEAR_RESULT">WOL_CTL_CLEAR_RESULT</dfn>		= <var>1</var>&lt;&lt;<var>12</var>,</td></tr>
<tr><th id="2094">2094</th><td>	<dfn class="enum" id="WOL_CTL_ENA_PME_ON_LINK_CHG" title='WOL_CTL_ENA_PME_ON_LINK_CHG' data-ref="WOL_CTL_ENA_PME_ON_LINK_CHG" data-ref-filename="WOL_CTL_ENA_PME_ON_LINK_CHG">WOL_CTL_ENA_PME_ON_LINK_CHG</dfn>	= <var>1</var>&lt;&lt;<var>11</var>,</td></tr>
<tr><th id="2095">2095</th><td>	<dfn class="enum" id="WOL_CTL_DIS_PME_ON_LINK_CHG" title='WOL_CTL_DIS_PME_ON_LINK_CHG' data-ref="WOL_CTL_DIS_PME_ON_LINK_CHG" data-ref-filename="WOL_CTL_DIS_PME_ON_LINK_CHG">WOL_CTL_DIS_PME_ON_LINK_CHG</dfn>	= <var>1</var>&lt;&lt;<var>10</var>,</td></tr>
<tr><th id="2096">2096</th><td>	<dfn class="enum" id="WOL_CTL_ENA_PME_ON_MAGIC_PKT" title='WOL_CTL_ENA_PME_ON_MAGIC_PKT' data-ref="WOL_CTL_ENA_PME_ON_MAGIC_PKT" data-ref-filename="WOL_CTL_ENA_PME_ON_MAGIC_PKT">WOL_CTL_ENA_PME_ON_MAGIC_PKT</dfn>	= <var>1</var>&lt;&lt;<var>9</var>,</td></tr>
<tr><th id="2097">2097</th><td>	<dfn class="enum" id="WOL_CTL_DIS_PME_ON_MAGIC_PKT" title='WOL_CTL_DIS_PME_ON_MAGIC_PKT' data-ref="WOL_CTL_DIS_PME_ON_MAGIC_PKT" data-ref-filename="WOL_CTL_DIS_PME_ON_MAGIC_PKT">WOL_CTL_DIS_PME_ON_MAGIC_PKT</dfn>	= <var>1</var>&lt;&lt;<var>8</var>,</td></tr>
<tr><th id="2098">2098</th><td>	<dfn class="enum" id="WOL_CTL_ENA_PME_ON_PATTERN" title='WOL_CTL_ENA_PME_ON_PATTERN' data-ref="WOL_CTL_ENA_PME_ON_PATTERN" data-ref-filename="WOL_CTL_ENA_PME_ON_PATTERN">WOL_CTL_ENA_PME_ON_PATTERN</dfn>	= <var>1</var>&lt;&lt;<var>7</var>,</td></tr>
<tr><th id="2099">2099</th><td>	<dfn class="enum" id="WOL_CTL_DIS_PME_ON_PATTERN" title='WOL_CTL_DIS_PME_ON_PATTERN' data-ref="WOL_CTL_DIS_PME_ON_PATTERN" data-ref-filename="WOL_CTL_DIS_PME_ON_PATTERN">WOL_CTL_DIS_PME_ON_PATTERN</dfn>	= <var>1</var>&lt;&lt;<var>6</var>,</td></tr>
<tr><th id="2100">2100</th><td>	<dfn class="enum" id="WOL_CTL_ENA_LINK_CHG_UNIT" title='WOL_CTL_ENA_LINK_CHG_UNIT' data-ref="WOL_CTL_ENA_LINK_CHG_UNIT" data-ref-filename="WOL_CTL_ENA_LINK_CHG_UNIT">WOL_CTL_ENA_LINK_CHG_UNIT</dfn>	= <var>1</var>&lt;&lt;<var>5</var>,</td></tr>
<tr><th id="2101">2101</th><td>	<dfn class="enum" id="WOL_CTL_DIS_LINK_CHG_UNIT" title='WOL_CTL_DIS_LINK_CHG_UNIT' data-ref="WOL_CTL_DIS_LINK_CHG_UNIT" data-ref-filename="WOL_CTL_DIS_LINK_CHG_UNIT">WOL_CTL_DIS_LINK_CHG_UNIT</dfn>	= <var>1</var>&lt;&lt;<var>4</var>,</td></tr>
<tr><th id="2102">2102</th><td>	<dfn class="enum" id="WOL_CTL_ENA_MAGIC_PKT_UNIT" title='WOL_CTL_ENA_MAGIC_PKT_UNIT' data-ref="WOL_CTL_ENA_MAGIC_PKT_UNIT" data-ref-filename="WOL_CTL_ENA_MAGIC_PKT_UNIT">WOL_CTL_ENA_MAGIC_PKT_UNIT</dfn>	= <var>1</var>&lt;&lt;<var>3</var>,</td></tr>
<tr><th id="2103">2103</th><td>	<dfn class="enum" id="WOL_CTL_DIS_MAGIC_PKT_UNIT" title='WOL_CTL_DIS_MAGIC_PKT_UNIT' data-ref="WOL_CTL_DIS_MAGIC_PKT_UNIT" data-ref-filename="WOL_CTL_DIS_MAGIC_PKT_UNIT">WOL_CTL_DIS_MAGIC_PKT_UNIT</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,</td></tr>
<tr><th id="2104">2104</th><td>	<dfn class="enum" id="WOL_CTL_ENA_PATTERN_UNIT" title='WOL_CTL_ENA_PATTERN_UNIT' data-ref="WOL_CTL_ENA_PATTERN_UNIT" data-ref-filename="WOL_CTL_ENA_PATTERN_UNIT">WOL_CTL_ENA_PATTERN_UNIT</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,</td></tr>
<tr><th id="2105">2105</th><td>	<dfn class="enum" id="WOL_CTL_DIS_PATTERN_UNIT" title='WOL_CTL_DIS_PATTERN_UNIT' data-ref="WOL_CTL_DIS_PATTERN_UNIT" data-ref-filename="WOL_CTL_DIS_PATTERN_UNIT">WOL_CTL_DIS_PATTERN_UNIT</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,</td></tr>
<tr><th id="2106">2106</th><td>};</td></tr>
<tr><th id="2107">2107</th><td></td></tr>
<tr><th id="2108">2108</th><td></td></tr>
<tr><th id="2109">2109</th><td><i>/* Control flags */</i></td></tr>
<tr><th id="2110">2110</th><td><b>enum</b> {</td></tr>
<tr><th id="2111">2111</th><td>	<dfn class="enum" id="UDPTCP" title='UDPTCP' data-ref="UDPTCP" data-ref-filename="UDPTCP">UDPTCP</dfn>	= <var>1</var>&lt;&lt;<var>0</var>,</td></tr>
<tr><th id="2112">2112</th><td>	<dfn class="enum" id="CALSUM" title='CALSUM' data-ref="CALSUM" data-ref-filename="CALSUM">CALSUM</dfn>	= <var>1</var>&lt;&lt;<var>1</var>,</td></tr>
<tr><th id="2113">2113</th><td>	<dfn class="enum" id="WR_SUM" title='WR_SUM' data-ref="WR_SUM" data-ref-filename="WR_SUM">WR_SUM</dfn>	= <var>1</var>&lt;&lt;<var>2</var>,</td></tr>
<tr><th id="2114">2114</th><td>	<dfn class="enum" id="INIT_SUM" title='INIT_SUM' data-ref="INIT_SUM" data-ref-filename="INIT_SUM">INIT_SUM</dfn>= <var>1</var>&lt;&lt;<var>3</var>,</td></tr>
<tr><th id="2115">2115</th><td>	<dfn class="enum" id="LOCK_SUM" title='LOCK_SUM' data-ref="LOCK_SUM" data-ref-filename="LOCK_SUM">LOCK_SUM</dfn>= <var>1</var>&lt;&lt;<var>4</var>,</td></tr>
<tr><th id="2116">2116</th><td>	<dfn class="enum" id="INS_VLAN" title='INS_VLAN' data-ref="INS_VLAN" data-ref-filename="INS_VLAN">INS_VLAN</dfn>= <var>1</var>&lt;&lt;<var>5</var>,</td></tr>
<tr><th id="2117">2117</th><td>	<dfn class="enum" id="EOP" title='EOP' data-ref="EOP" data-ref-filename="EOP">EOP</dfn>	= <var>1</var>&lt;&lt;<var>7</var>,</td></tr>
<tr><th id="2118">2118</th><td>};</td></tr>
<tr><th id="2119">2119</th><td></td></tr>
<tr><th id="2120">2120</th><td><b>enum</b> {</td></tr>
<tr><th id="2121">2121</th><td>	<dfn class="enum" id="HW_OWNER" title='HW_OWNER' data-ref="HW_OWNER" data-ref-filename="HW_OWNER">HW_OWNER</dfn> 	= <var>1</var>&lt;&lt;<var>7</var>,</td></tr>
<tr><th id="2122">2122</th><td>	<dfn class="enum" id="OP_TCPWRITE" title='OP_TCPWRITE' data-ref="OP_TCPWRITE" data-ref-filename="OP_TCPWRITE">OP_TCPWRITE</dfn>	= <var>0x11</var>,</td></tr>
<tr><th id="2123">2123</th><td>	<dfn class="enum" id="OP_TCPSTART" title='OP_TCPSTART' data-ref="OP_TCPSTART" data-ref-filename="OP_TCPSTART">OP_TCPSTART</dfn>	= <var>0x12</var>,</td></tr>
<tr><th id="2124">2124</th><td>	<dfn class="enum" id="OP_TCPINIT" title='OP_TCPINIT' data-ref="OP_TCPINIT" data-ref-filename="OP_TCPINIT">OP_TCPINIT</dfn>	= <var>0x14</var>,</td></tr>
<tr><th id="2125">2125</th><td>	<dfn class="enum" id="OP_TCPLCK" title='OP_TCPLCK' data-ref="OP_TCPLCK" data-ref-filename="OP_TCPLCK">OP_TCPLCK</dfn>	= <var>0x18</var>,</td></tr>
<tr><th id="2126">2126</th><td>	<dfn class="enum" id="OP_TCPCHKSUM" title='OP_TCPCHKSUM' data-ref="OP_TCPCHKSUM" data-ref-filename="OP_TCPCHKSUM">OP_TCPCHKSUM</dfn>	= <a class="enum" href="#OP_TCPSTART" title='OP_TCPSTART' data-ref="OP_TCPSTART" data-ref-filename="OP_TCPSTART">OP_TCPSTART</a>,</td></tr>
<tr><th id="2127">2127</th><td>	<dfn class="enum" id="OP_TCPIS" title='OP_TCPIS' data-ref="OP_TCPIS" data-ref-filename="OP_TCPIS">OP_TCPIS</dfn>	= <a class="enum" href="#OP_TCPINIT" title='OP_TCPINIT' data-ref="OP_TCPINIT" data-ref-filename="OP_TCPINIT">OP_TCPINIT</a> | <a class="enum" href="#OP_TCPSTART" title='OP_TCPSTART' data-ref="OP_TCPSTART" data-ref-filename="OP_TCPSTART">OP_TCPSTART</a>,</td></tr>
<tr><th id="2128">2128</th><td>	<dfn class="enum" id="OP_TCPLW" title='OP_TCPLW' data-ref="OP_TCPLW" data-ref-filename="OP_TCPLW">OP_TCPLW</dfn>	= <a class="enum" href="#OP_TCPLCK" title='OP_TCPLCK' data-ref="OP_TCPLCK" data-ref-filename="OP_TCPLCK">OP_TCPLCK</a> | <a class="enum" href="#OP_TCPWRITE" title='OP_TCPWRITE' data-ref="OP_TCPWRITE" data-ref-filename="OP_TCPWRITE">OP_TCPWRITE</a>,</td></tr>
<tr><th id="2129">2129</th><td>	<dfn class="enum" id="OP_TCPLSW" title='OP_TCPLSW' data-ref="OP_TCPLSW" data-ref-filename="OP_TCPLSW">OP_TCPLSW</dfn>	= <a class="enum" href="#OP_TCPLCK" title='OP_TCPLCK' data-ref="OP_TCPLCK" data-ref-filename="OP_TCPLCK">OP_TCPLCK</a> | <a class="enum" href="#OP_TCPSTART" title='OP_TCPSTART' data-ref="OP_TCPSTART" data-ref-filename="OP_TCPSTART">OP_TCPSTART</a> | <a class="enum" href="#OP_TCPWRITE" title='OP_TCPWRITE' data-ref="OP_TCPWRITE" data-ref-filename="OP_TCPWRITE">OP_TCPWRITE</a>,</td></tr>
<tr><th id="2130">2130</th><td>	<dfn class="enum" id="OP_TCPLISW" title='OP_TCPLISW' data-ref="OP_TCPLISW" data-ref-filename="OP_TCPLISW">OP_TCPLISW</dfn>	= <a class="enum" href="#OP_TCPLCK" title='OP_TCPLCK' data-ref="OP_TCPLCK" data-ref-filename="OP_TCPLCK">OP_TCPLCK</a> | <a class="enum" href="#OP_TCPINIT" title='OP_TCPINIT' data-ref="OP_TCPINIT" data-ref-filename="OP_TCPINIT">OP_TCPINIT</a> | <a class="enum" href="#OP_TCPSTART" title='OP_TCPSTART' data-ref="OP_TCPSTART" data-ref-filename="OP_TCPSTART">OP_TCPSTART</a> | <a class="enum" href="#OP_TCPWRITE" title='OP_TCPWRITE' data-ref="OP_TCPWRITE" data-ref-filename="OP_TCPWRITE">OP_TCPWRITE</a>,</td></tr>
<tr><th id="2131">2131</th><td></td></tr>
<tr><th id="2132">2132</th><td>	<dfn class="enum" id="OP_ADDR64" title='OP_ADDR64' data-ref="OP_ADDR64" data-ref-filename="OP_ADDR64">OP_ADDR64</dfn>	= <var>0x21</var>,</td></tr>
<tr><th id="2133">2133</th><td>	<dfn class="enum" id="OP_VLAN" title='OP_VLAN' data-ref="OP_VLAN" data-ref-filename="OP_VLAN">OP_VLAN</dfn>		= <var>0x22</var>,</td></tr>
<tr><th id="2134">2134</th><td>	<dfn class="enum" id="OP_ADDR64VLAN" title='OP_ADDR64VLAN' data-ref="OP_ADDR64VLAN" data-ref-filename="OP_ADDR64VLAN">OP_ADDR64VLAN</dfn>	= <a class="enum" href="#OP_ADDR64" title='OP_ADDR64' data-ref="OP_ADDR64" data-ref-filename="OP_ADDR64">OP_ADDR64</a> | <a class="enum" href="#OP_VLAN" title='OP_VLAN' data-ref="OP_VLAN" data-ref-filename="OP_VLAN">OP_VLAN</a>,</td></tr>
<tr><th id="2135">2135</th><td>	<dfn class="enum" id="OP_LRGLEN" title='OP_LRGLEN' data-ref="OP_LRGLEN" data-ref-filename="OP_LRGLEN">OP_LRGLEN</dfn>	= <var>0x24</var>,</td></tr>
<tr><th id="2136">2136</th><td>	<dfn class="enum" id="OP_LRGLENVLAN" title='OP_LRGLENVLAN' data-ref="OP_LRGLENVLAN" data-ref-filename="OP_LRGLENVLAN">OP_LRGLENVLAN</dfn>	= <a class="enum" href="#OP_LRGLEN" title='OP_LRGLEN' data-ref="OP_LRGLEN" data-ref-filename="OP_LRGLEN">OP_LRGLEN</a> | <a class="enum" href="#OP_VLAN" title='OP_VLAN' data-ref="OP_VLAN" data-ref-filename="OP_VLAN">OP_VLAN</a>,</td></tr>
<tr><th id="2137">2137</th><td>	<dfn class="enum" id="OP_MSS" title='OP_MSS' data-ref="OP_MSS" data-ref-filename="OP_MSS">OP_MSS</dfn>		= <var>0x28</var>,</td></tr>
<tr><th id="2138">2138</th><td>	<dfn class="enum" id="OP_MSSVLAN" title='OP_MSSVLAN' data-ref="OP_MSSVLAN" data-ref-filename="OP_MSSVLAN">OP_MSSVLAN</dfn>	= <a class="enum" href="#OP_MSS" title='OP_MSS' data-ref="OP_MSS" data-ref-filename="OP_MSS">OP_MSS</a> | <a class="enum" href="#OP_VLAN" title='OP_VLAN' data-ref="OP_VLAN" data-ref-filename="OP_VLAN">OP_VLAN</a>,</td></tr>
<tr><th id="2139">2139</th><td></td></tr>
<tr><th id="2140">2140</th><td>	<dfn class="enum" id="OP_BUFFER" title='OP_BUFFER' data-ref="OP_BUFFER" data-ref-filename="OP_BUFFER">OP_BUFFER</dfn>	= <var>0x40</var>,</td></tr>
<tr><th id="2141">2141</th><td>	<dfn class="enum" id="OP_PACKET" title='OP_PACKET' data-ref="OP_PACKET" data-ref-filename="OP_PACKET">OP_PACKET</dfn>	= <var>0x41</var>,</td></tr>
<tr><th id="2142">2142</th><td>	<dfn class="enum" id="OP_LARGESEND" title='OP_LARGESEND' data-ref="OP_LARGESEND" data-ref-filename="OP_LARGESEND">OP_LARGESEND</dfn>	= <var>0x43</var>,</td></tr>
<tr><th id="2143">2143</th><td>	<dfn class="enum" id="OP_LSOV2" title='OP_LSOV2' data-ref="OP_LSOV2" data-ref-filename="OP_LSOV2">OP_LSOV2</dfn>	= <var>0x45</var>,</td></tr>
<tr><th id="2144">2144</th><td></td></tr>
<tr><th id="2145">2145</th><td><i>/* YUKON-2 STATUS opcodes defines */</i></td></tr>
<tr><th id="2146">2146</th><td>	<dfn class="enum" id="OP_RXSTAT" title='OP_RXSTAT' data-ref="OP_RXSTAT" data-ref-filename="OP_RXSTAT">OP_RXSTAT</dfn>	= <var>0x60</var>,</td></tr>
<tr><th id="2147">2147</th><td>	<dfn class="enum" id="OP_RXTIMESTAMP" title='OP_RXTIMESTAMP' data-ref="OP_RXTIMESTAMP" data-ref-filename="OP_RXTIMESTAMP">OP_RXTIMESTAMP</dfn>	= <var>0x61</var>,</td></tr>
<tr><th id="2148">2148</th><td>	<dfn class="enum" id="OP_RXVLAN" title='OP_RXVLAN' data-ref="OP_RXVLAN" data-ref-filename="OP_RXVLAN">OP_RXVLAN</dfn>	= <var>0x62</var>,</td></tr>
<tr><th id="2149">2149</th><td>	<dfn class="enum" id="OP_RXCHKS" title='OP_RXCHKS' data-ref="OP_RXCHKS" data-ref-filename="OP_RXCHKS">OP_RXCHKS</dfn>	= <var>0x64</var>,</td></tr>
<tr><th id="2150">2150</th><td>	<dfn class="enum" id="OP_RXCHKSVLAN" title='OP_RXCHKSVLAN' data-ref="OP_RXCHKSVLAN" data-ref-filename="OP_RXCHKSVLAN">OP_RXCHKSVLAN</dfn>	= <a class="enum" href="#OP_RXCHKS" title='OP_RXCHKS' data-ref="OP_RXCHKS" data-ref-filename="OP_RXCHKS">OP_RXCHKS</a> | <a class="enum" href="#OP_RXVLAN" title='OP_RXVLAN' data-ref="OP_RXVLAN" data-ref-filename="OP_RXVLAN">OP_RXVLAN</a>,</td></tr>
<tr><th id="2151">2151</th><td>	<dfn class="enum" id="OP_RXTIMEVLAN" title='OP_RXTIMEVLAN' data-ref="OP_RXTIMEVLAN" data-ref-filename="OP_RXTIMEVLAN">OP_RXTIMEVLAN</dfn>	= <a class="enum" href="#OP_RXTIMESTAMP" title='OP_RXTIMESTAMP' data-ref="OP_RXTIMESTAMP" data-ref-filename="OP_RXTIMESTAMP">OP_RXTIMESTAMP</a> | <a class="enum" href="#OP_RXVLAN" title='OP_RXVLAN' data-ref="OP_RXVLAN" data-ref-filename="OP_RXVLAN">OP_RXVLAN</a>,</td></tr>
<tr><th id="2152">2152</th><td>	<dfn class="enum" id="OP_RSS_HASH" title='OP_RSS_HASH' data-ref="OP_RSS_HASH" data-ref-filename="OP_RSS_HASH">OP_RSS_HASH</dfn>	= <var>0x65</var>,</td></tr>
<tr><th id="2153">2153</th><td>	<dfn class="enum" id="OP_TXINDEXLE" title='OP_TXINDEXLE' data-ref="OP_TXINDEXLE" data-ref-filename="OP_TXINDEXLE">OP_TXINDEXLE</dfn>	= <var>0x68</var>,</td></tr>
<tr><th id="2154">2154</th><td>	<dfn class="enum" id="OP_MACSEC" title='OP_MACSEC' data-ref="OP_MACSEC" data-ref-filename="OP_MACSEC">OP_MACSEC</dfn>	= <var>0x6c</var>,</td></tr>
<tr><th id="2155">2155</th><td>	<dfn class="enum" id="OP_PUTIDX" title='OP_PUTIDX' data-ref="OP_PUTIDX" data-ref-filename="OP_PUTIDX">OP_PUTIDX</dfn>	= <var>0x70</var>,</td></tr>
<tr><th id="2156">2156</th><td>};</td></tr>
<tr><th id="2157">2157</th><td></td></tr>
<tr><th id="2158">2158</th><td><b>enum</b> <dfn class="type def" id="status_css" title='status_css' data-ref="status_css" data-ref-filename="status_css">status_css</dfn> {</td></tr>
<tr><th id="2159">2159</th><td>	<dfn class="enum" id="CSS_TCPUDPCSOK" title='CSS_TCPUDPCSOK' data-ref="CSS_TCPUDPCSOK" data-ref-filename="CSS_TCPUDPCSOK">CSS_TCPUDPCSOK</dfn>	= <var>1</var>&lt;&lt;<var>7</var>,	<i>/* TCP / UDP checksum is ok */</i></td></tr>
<tr><th id="2160">2160</th><td>	<dfn class="enum" id="CSS_ISUDP" title='CSS_ISUDP' data-ref="CSS_ISUDP" data-ref-filename="CSS_ISUDP">CSS_ISUDP</dfn>	= <var>1</var>&lt;&lt;<var>6</var>, <i>/* packet is a UDP packet */</i></td></tr>
<tr><th id="2161">2161</th><td>	<dfn class="enum" id="CSS_ISTCP" title='CSS_ISTCP' data-ref="CSS_ISTCP" data-ref-filename="CSS_ISTCP">CSS_ISTCP</dfn>	= <var>1</var>&lt;&lt;<var>5</var>, <i>/* packet is a TCP packet */</i></td></tr>
<tr><th id="2162">2162</th><td>	<dfn class="enum" id="CSS_ISIPFRAG" title='CSS_ISIPFRAG' data-ref="CSS_ISIPFRAG" data-ref-filename="CSS_ISIPFRAG">CSS_ISIPFRAG</dfn>	= <var>1</var>&lt;&lt;<var>4</var>, <i>/* packet is a TCP/UDP frag, CS calc not done */</i></td></tr>
<tr><th id="2163">2163</th><td>	<dfn class="enum" id="CSS_ISIPV6" title='CSS_ISIPV6' data-ref="CSS_ISIPV6" data-ref-filename="CSS_ISIPV6">CSS_ISIPV6</dfn>	= <var>1</var>&lt;&lt;<var>3</var>, <i>/* packet is a IPv6 packet */</i></td></tr>
<tr><th id="2164">2164</th><td>	<dfn class="enum" id="CSS_IPV4CSUMOK" title='CSS_IPV4CSUMOK' data-ref="CSS_IPV4CSUMOK" data-ref-filename="CSS_IPV4CSUMOK">CSS_IPV4CSUMOK</dfn>	= <var>1</var>&lt;&lt;<var>2</var>, <i>/* IP v4: TCP header checksum is ok */</i></td></tr>
<tr><th id="2165">2165</th><td>	<dfn class="enum" id="CSS_ISIPV4" title='CSS_ISIPV4' data-ref="CSS_ISIPV4" data-ref-filename="CSS_ISIPV4">CSS_ISIPV4</dfn>	= <var>1</var>&lt;&lt;<var>1</var>, <i>/* packet is a IPv4 packet */</i></td></tr>
<tr><th id="2166">2166</th><td>	<dfn class="enum" id="CSS_LINK_BIT" title='CSS_LINK_BIT' data-ref="CSS_LINK_BIT" data-ref-filename="CSS_LINK_BIT">CSS_LINK_BIT</dfn>	= <var>1</var>&lt;&lt;<var>0</var>, <i>/* port number (legacy) */</i></td></tr>
<tr><th id="2167">2167</th><td>};</td></tr>
<tr><th id="2168">2168</th><td></td></tr>
<tr><th id="2169">2169</th><td><i>/* Yukon 2 hardware interface */</i></td></tr>
<tr><th id="2170">2170</th><td><b>struct</b> <dfn class="type def" id="sky2_tx_le" title='sky2_tx_le' data-ref="sky2_tx_le" data-ref-filename="sky2_tx_le">sky2_tx_le</dfn> {</td></tr>
<tr><th id="2171">2171</th><td>	<a class="typedef" href="../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32" data-ref-filename="__le32">__le32</a>	<dfn class="decl field" id="sky2_tx_le::addr" title='sky2_tx_le::addr' data-ref="sky2_tx_le::addr" data-ref-filename="sky2_tx_le..addr">addr</dfn>;</td></tr>
<tr><th id="2172">2172</th><td>	<a class="typedef" href="../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16" data-ref-filename="__le16">__le16</a>	<dfn class="decl field" id="sky2_tx_le::length" title='sky2_tx_le::length' data-ref="sky2_tx_le::length" data-ref-filename="sky2_tx_le..length">length</dfn>;	<i>/* also vlan tag or checksum start */</i></td></tr>
<tr><th id="2173">2173</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8" data-ref-filename="u8">u8</a>	<dfn class="decl field" id="sky2_tx_le::ctrl" title='sky2_tx_le::ctrl' data-ref="sky2_tx_le::ctrl" data-ref-filename="sky2_tx_le..ctrl">ctrl</dfn>;</td></tr>
<tr><th id="2174">2174</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8" data-ref-filename="u8">u8</a>	<dfn class="decl field" id="sky2_tx_le::opcode" title='sky2_tx_le::opcode' data-ref="sky2_tx_le::opcode" data-ref-filename="sky2_tx_le..opcode">opcode</dfn>;</td></tr>
<tr><th id="2175">2175</th><td>} <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#92" title="__attribute__((packed))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="2176">2176</th><td></td></tr>
<tr><th id="2177">2177</th><td><b>struct</b> <dfn class="type def" id="sky2_rx_le" title='sky2_rx_le' data-ref="sky2_rx_le" data-ref-filename="sky2_rx_le">sky2_rx_le</dfn> {</td></tr>
<tr><th id="2178">2178</th><td>	<a class="typedef" href="../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32" data-ref-filename="__le32">__le32</a>	<dfn class="decl field" id="sky2_rx_le::addr" title='sky2_rx_le::addr' data-ref="sky2_rx_le::addr" data-ref-filename="sky2_rx_le..addr">addr</dfn>;</td></tr>
<tr><th id="2179">2179</th><td>	<a class="typedef" href="../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16" data-ref-filename="__le16">__le16</a>	<dfn class="decl field" id="sky2_rx_le::length" title='sky2_rx_le::length' data-ref="sky2_rx_le::length" data-ref-filename="sky2_rx_le..length">length</dfn>;</td></tr>
<tr><th id="2180">2180</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8" data-ref-filename="u8">u8</a>	<dfn class="decl field" id="sky2_rx_le::ctrl" title='sky2_rx_le::ctrl' data-ref="sky2_rx_le::ctrl" data-ref-filename="sky2_rx_le..ctrl">ctrl</dfn>;</td></tr>
<tr><th id="2181">2181</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8" data-ref-filename="u8">u8</a>	<dfn class="decl field" id="sky2_rx_le::opcode" title='sky2_rx_le::opcode' data-ref="sky2_rx_le::opcode" data-ref-filename="sky2_rx_le..opcode">opcode</dfn>;</td></tr>
<tr><th id="2182">2182</th><td>} <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#92" title="__attribute__((packed))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="2183">2183</th><td></td></tr>
<tr><th id="2184">2184</th><td><b>struct</b> <dfn class="type def" id="sky2_status_le" title='sky2_status_le' data-ref="sky2_status_le" data-ref-filename="sky2_status_le">sky2_status_le</dfn> {</td></tr>
<tr><th id="2185">2185</th><td>	<a class="typedef" href="../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32" data-ref-filename="__le32">__le32</a>	<dfn class="decl field" id="sky2_status_le::status" title='sky2_status_le::status' data-ref="sky2_status_le::status" data-ref-filename="sky2_status_le..status">status</dfn>;	<i>/* also checksum */</i></td></tr>
<tr><th id="2186">2186</th><td>	<a class="typedef" href="../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16" data-ref-filename="__le16">__le16</a>	<dfn class="decl field" id="sky2_status_le::length" title='sky2_status_le::length' data-ref="sky2_status_le::length" data-ref-filename="sky2_status_le..length">length</dfn>;	<i>/* also vlan tag */</i></td></tr>
<tr><th id="2187">2187</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8" data-ref-filename="u8">u8</a>	<dfn class="decl field" id="sky2_status_le::css" title='sky2_status_le::css' data-ref="sky2_status_le::css" data-ref-filename="sky2_status_le..css">css</dfn>;</td></tr>
<tr><th id="2188">2188</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8" data-ref-filename="u8">u8</a>	<dfn class="decl field" id="sky2_status_le::opcode" title='sky2_status_le::opcode' data-ref="sky2_status_le::opcode" data-ref-filename="sky2_status_le..opcode">opcode</dfn>;</td></tr>
<tr><th id="2189">2189</th><td>} <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#92" title="__attribute__((packed))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="2190">2190</th><td></td></tr>
<tr><th id="2191">2191</th><td><b>struct</b> <dfn class="type def" id="tx_ring_info" title='tx_ring_info' data-ref="tx_ring_info" data-ref-filename="tx_ring_info">tx_ring_info</dfn> {</td></tr>
<tr><th id="2192">2192</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/skbuff.h.html#sk_buff" title='sk_buff' data-ref="sk_buff" data-ref-filename="sk_buff">sk_buff</a>	*<dfn class="decl field" id="tx_ring_info::skb" title='tx_ring_info::skb' data-ref="tx_ring_info::skb" data-ref-filename="tx_ring_info..skb">skb</dfn>;</td></tr>
<tr><th id="2193">2193</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="tx_ring_info::flags" title='tx_ring_info::flags' data-ref="tx_ring_info::flags" data-ref-filename="tx_ring_info..flags">flags</dfn>;</td></tr>
<tr><th id="2194">2194</th><td><u>#define <dfn class="macro" id="_M/TX_MAP_SINGLE" data-ref="_M/TX_MAP_SINGLE">TX_MAP_SINGLE</dfn>   0x0001</u></td></tr>
<tr><th id="2195">2195</th><td><u>#define <dfn class="macro" id="_M/TX_MAP_PAGE" data-ref="_M/TX_MAP_PAGE">TX_MAP_PAGE</dfn>     0x0002</u></td></tr>
<tr><th id="2196">2196</th><td>	<a class="macro" href="../../../../include/linux/dma-mapping.h.html#819" title="dma_addr_t mapaddr" data-ref="_M/DEFINE_DMA_UNMAP_ADDR">DEFINE_DMA_UNMAP_ADDR</a>(<dfn class="decl field" id="tx_ring_info::mapaddr" title='tx_ring_info::mapaddr' data-ref="tx_ring_info::mapaddr" data-ref-filename="tx_ring_info..mapaddr">mapaddr</dfn>);</td></tr>
<tr><th id="2197">2197</th><td>	<a class="macro" href="../../../../include/linux/dma-mapping.h.html#820" title="__u32 maplen" data-ref="_M/DEFINE_DMA_UNMAP_LEN">DEFINE_DMA_UNMAP_LEN</a>(<dfn class="decl field" id="tx_ring_info::maplen" title='tx_ring_info::maplen' data-ref="tx_ring_info::maplen" data-ref-filename="tx_ring_info..maplen">maplen</dfn>);</td></tr>
<tr><th id="2198">2198</th><td>};</td></tr>
<tr><th id="2199">2199</th><td></td></tr>
<tr><th id="2200">2200</th><td><b>struct</b> <dfn class="type def" id="rx_ring_info" title='rx_ring_info' data-ref="rx_ring_info" data-ref-filename="rx_ring_info">rx_ring_info</dfn> {</td></tr>
<tr><th id="2201">2201</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/skbuff.h.html#sk_buff" title='sk_buff' data-ref="sk_buff" data-ref-filename="sk_buff">sk_buff</a>	*<dfn class="decl field" id="rx_ring_info::skb" title='rx_ring_info::skb' data-ref="rx_ring_info::skb" data-ref-filename="rx_ring_info..skb">skb</dfn>;</td></tr>
<tr><th id="2202">2202</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#dma_addr_t" title='dma_addr_t' data-type='u64' data-ref="dma_addr_t" data-ref-filename="dma_addr_t">dma_addr_t</a>	<dfn class="decl field" id="rx_ring_info::data_addr" title='rx_ring_info::data_addr' data-ref="rx_ring_info::data_addr" data-ref-filename="rx_ring_info..data_addr">data_addr</dfn>;</td></tr>
<tr><th id="2203">2203</th><td>	<a class="macro" href="../../../../include/linux/dma-mapping.h.html#820" title="__u32 data_size" data-ref="_M/DEFINE_DMA_UNMAP_LEN">DEFINE_DMA_UNMAP_LEN</a>(<dfn class="decl field" id="rx_ring_info::data_size" title='rx_ring_info::data_size' data-ref="rx_ring_info::data_size" data-ref-filename="rx_ring_info..data_size">data_size</dfn>);</td></tr>
<tr><th id="2204">2204</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#dma_addr_t" title='dma_addr_t' data-type='u64' data-ref="dma_addr_t" data-ref-filename="dma_addr_t">dma_addr_t</a>	<dfn class="decl field" id="rx_ring_info::frag_addr" title='rx_ring_info::frag_addr' data-ref="rx_ring_info::frag_addr" data-ref-filename="rx_ring_info..frag_addr">frag_addr</dfn>[<a class="macro" href="#8" title="9000" data-ref="_M/ETH_JUMBO_MTU">ETH_JUMBO_MTU</a> &gt;&gt; <a class="macro" href="../../../../arch/x86/include/asm/page_types.h.html#10" title="12" data-ref="_M/PAGE_SHIFT">PAGE_SHIFT</a>];</td></tr>
<tr><th id="2205">2205</th><td>};</td></tr>
<tr><th id="2206">2206</th><td></td></tr>
<tr><th id="2207">2207</th><td><b>enum</b> <dfn class="type def" id="flow_control" title='flow_control' data-ref="flow_control" data-ref-filename="flow_control">flow_control</dfn> {</td></tr>
<tr><th id="2208">2208</th><td>	<dfn class="enum" id="FC_NONE" title='FC_NONE' data-ref="FC_NONE" data-ref-filename="FC_NONE">FC_NONE</dfn>	= <var>0</var>,</td></tr>
<tr><th id="2209">2209</th><td>	<dfn class="enum" id="FC_TX" title='FC_TX' data-ref="FC_TX" data-ref-filename="FC_TX">FC_TX</dfn>	= <var>1</var>,</td></tr>
<tr><th id="2210">2210</th><td>	<dfn class="enum" id="FC_RX" title='FC_RX' data-ref="FC_RX" data-ref-filename="FC_RX">FC_RX</dfn>	= <var>2</var>,</td></tr>
<tr><th id="2211">2211</th><td>	<dfn class="enum" id="FC_BOTH" title='FC_BOTH' data-ref="FC_BOTH" data-ref-filename="FC_BOTH">FC_BOTH</dfn>	= <var>3</var>,</td></tr>
<tr><th id="2212">2212</th><td>};</td></tr>
<tr><th id="2213">2213</th><td></td></tr>
<tr><th id="2214">2214</th><td><b>struct</b> <dfn class="type def" id="sky2_stats" title='sky2_stats' data-ref="sky2_stats" data-ref-filename="sky2_stats">sky2_stats</dfn> {</td></tr>
<tr><th id="2215">2215</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/u64_stats_sync.h.html#u64_stats_sync" title='u64_stats_sync' data-ref="u64_stats_sync" data-ref-filename="u64_stats_sync">u64_stats_sync</a> <dfn class="decl field" id="sky2_stats::syncp" title='sky2_stats::syncp' data-ref="sky2_stats::syncp" data-ref-filename="sky2_stats..syncp">syncp</dfn>;</td></tr>
<tr><th id="2216">2216</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="sky2_stats::packets" title='sky2_stats::packets' data-ref="sky2_stats::packets" data-ref-filename="sky2_stats..packets">packets</dfn>;</td></tr>
<tr><th id="2217">2217</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="sky2_stats::bytes" title='sky2_stats::bytes' data-ref="sky2_stats::bytes" data-ref-filename="sky2_stats..bytes">bytes</dfn>;</td></tr>
<tr><th id="2218">2218</th><td>};</td></tr>
<tr><th id="2219">2219</th><td></td></tr>
<tr><th id="2220">2220</th><td><b>struct</b> <dfn class="type def" id="sky2_port" title='sky2_port' data-ref="sky2_port" data-ref-filename="sky2_port">sky2_port</dfn> {</td></tr>
<tr><th id="2221">2221</th><td>	<b>struct</b> <a class="type" href="#sky2_hw" title='sky2_hw' data-ref="sky2_hw" data-ref-filename="sky2_hw">sky2_hw</a>	     *<dfn class="decl field" id="sky2_port::hw" title='sky2_port::hw' data-ref="sky2_port::hw" data-ref-filename="sky2_port..hw">hw</dfn>;</td></tr>
<tr><th id="2222">2222</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/netdevice.h.html#net_device" title='net_device' data-ref="net_device" data-ref-filename="net_device">net_device</a>    *<dfn class="decl field" id="sky2_port::netdev" title='sky2_port::netdev' data-ref="sky2_port::netdev" data-ref-filename="sky2_port..netdev">netdev</dfn>;</td></tr>
<tr><th id="2223">2223</th><td>	<em>unsigned</em>	     <dfn class="decl field" id="sky2_port::port" title='sky2_port::port' data-ref="sky2_port::port" data-ref-filename="sky2_port..port">port</dfn>;</td></tr>
<tr><th id="2224">2224</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a>		     <dfn class="decl field" id="sky2_port::msg_enable" title='sky2_port::msg_enable' data-ref="sky2_port::msg_enable" data-ref-filename="sky2_port..msg_enable">msg_enable</dfn>;</td></tr>
<tr><th id="2225">2225</th><td>	<a class="typedef" href="../../../../include/linux/spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t" data-ref-filename="spinlock_t">spinlock_t</a>	     <dfn class="decl field" id="sky2_port::phy_lock" title='sky2_port::phy_lock' data-ref="sky2_port::phy_lock" data-ref-filename="sky2_port..phy_lock">phy_lock</dfn>;</td></tr>
<tr><th id="2226">2226</th><td></td></tr>
<tr><th id="2227">2227</th><td>	<b>struct</b> <a class="type" href="#tx_ring_info" title='tx_ring_info' data-ref="tx_ring_info" data-ref-filename="tx_ring_info">tx_ring_info</a>  *<dfn class="decl field" id="sky2_port::tx_ring" title='sky2_port::tx_ring' data-ref="sky2_port::tx_ring" data-ref-filename="sky2_port..tx_ring">tx_ring</dfn>;</td></tr>
<tr><th id="2228">2228</th><td>	<b>struct</b> <a class="type" href="#sky2_tx_le" title='sky2_tx_le' data-ref="sky2_tx_le" data-ref-filename="sky2_tx_le">sky2_tx_le</a>    *<dfn class="decl field" id="sky2_port::tx_le" title='sky2_port::tx_le' data-ref="sky2_port::tx_le" data-ref-filename="sky2_port..tx_le">tx_le</dfn>;</td></tr>
<tr><th id="2229">2229</th><td>	<b>struct</b> <a class="type" href="#sky2_stats" title='sky2_stats' data-ref="sky2_stats" data-ref-filename="sky2_stats">sky2_stats</a>    <dfn class="decl field" id="sky2_port::tx_stats" title='sky2_port::tx_stats' data-ref="sky2_port::tx_stats" data-ref-filename="sky2_port..tx_stats">tx_stats</dfn>;</td></tr>
<tr><th id="2230">2230</th><td></td></tr>
<tr><th id="2231">2231</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a>		     <dfn class="decl field" id="sky2_port::tx_ring_size" title='sky2_port::tx_ring_size' data-ref="sky2_port::tx_ring_size" data-ref-filename="sky2_port..tx_ring_size">tx_ring_size</dfn>;</td></tr>
<tr><th id="2232">2232</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a>		     <dfn class="decl field" id="sky2_port::tx_cons" title='sky2_port::tx_cons' data-ref="sky2_port::tx_cons" data-ref-filename="sky2_port..tx_cons">tx_cons</dfn>;		<i>/* next le to check */</i></td></tr>
<tr><th id="2233">2233</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a>		     <dfn class="decl field" id="sky2_port::tx_prod" title='sky2_port::tx_prod' data-ref="sky2_port::tx_prod" data-ref-filename="sky2_port..tx_prod">tx_prod</dfn>;		<i>/* next le to use */</i></td></tr>
<tr><th id="2234">2234</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a>		     <dfn class="decl field" id="sky2_port::tx_next" title='sky2_port::tx_next' data-ref="sky2_port::tx_next" data-ref-filename="sky2_port..tx_next">tx_next</dfn>;		<i>/* debug only */</i></td></tr>
<tr><th id="2235">2235</th><td></td></tr>
<tr><th id="2236">2236</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a>		     <dfn class="decl field" id="sky2_port::tx_pending" title='sky2_port::tx_pending' data-ref="sky2_port::tx_pending" data-ref-filename="sky2_port..tx_pending">tx_pending</dfn>;</td></tr>
<tr><th id="2237">2237</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a>		     <dfn class="decl field" id="sky2_port::tx_last_mss" title='sky2_port::tx_last_mss' data-ref="sky2_port::tx_last_mss" data-ref-filename="sky2_port..tx_last_mss">tx_last_mss</dfn>;</td></tr>
<tr><th id="2238">2238</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a>		     <dfn class="decl field" id="sky2_port::tx_last_upper" title='sky2_port::tx_last_upper' data-ref="sky2_port::tx_last_upper" data-ref-filename="sky2_port..tx_last_upper">tx_last_upper</dfn>;</td></tr>
<tr><th id="2239">2239</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a>		     <dfn class="decl field" id="sky2_port::tx_tcpsum" title='sky2_port::tx_tcpsum' data-ref="sky2_port::tx_tcpsum" data-ref-filename="sky2_port..tx_tcpsum">tx_tcpsum</dfn>;</td></tr>
<tr><th id="2240">2240</th><td></td></tr>
<tr><th id="2241">2241</th><td>	<b>struct</b> <a class="type" href="#rx_ring_info" title='rx_ring_info' data-ref="rx_ring_info" data-ref-filename="rx_ring_info">rx_ring_info</a>  *<dfn class="decl field" id="sky2_port::rx_ring" title='sky2_port::rx_ring' data-ref="sky2_port::rx_ring" data-ref-filename="sky2_port..rx_ring">rx_ring</dfn> <a class="macro" href="../../../../include/linux/cache.h.html#40" title="__attribute__((__aligned__((1 &lt;&lt; (6)))))" data-ref="_M/____cacheline_aligned_in_smp">____cacheline_aligned_in_smp</a>;</td></tr>
<tr><th id="2242">2242</th><td>	<b>struct</b> <a class="type" href="#sky2_rx_le" title='sky2_rx_le' data-ref="sky2_rx_le" data-ref-filename="sky2_rx_le">sky2_rx_le</a>    *<dfn class="decl field" id="sky2_port::rx_le" title='sky2_port::rx_le' data-ref="sky2_port::rx_le" data-ref-filename="sky2_port..rx_le">rx_le</dfn>;</td></tr>
<tr><th id="2243">2243</th><td>	<b>struct</b> <a class="type" href="#sky2_stats" title='sky2_stats' data-ref="sky2_stats" data-ref-filename="sky2_stats">sky2_stats</a>    <dfn class="decl field" id="sky2_port::rx_stats" title='sky2_port::rx_stats' data-ref="sky2_port::rx_stats" data-ref-filename="sky2_port..rx_stats">rx_stats</dfn>;</td></tr>
<tr><th id="2244">2244</th><td></td></tr>
<tr><th id="2245">2245</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a>		     <dfn class="decl field" id="sky2_port::rx_next" title='sky2_port::rx_next' data-ref="sky2_port::rx_next" data-ref-filename="sky2_port..rx_next">rx_next</dfn>;		<i>/* next re to check */</i></td></tr>
<tr><th id="2246">2246</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a>		     <dfn class="decl field" id="sky2_port::rx_put" title='sky2_port::rx_put' data-ref="sky2_port::rx_put" data-ref-filename="sky2_port..rx_put">rx_put</dfn>;		<i>/* next le index to use */</i></td></tr>
<tr><th id="2247">2247</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a>		     <dfn class="decl field" id="sky2_port::rx_pending" title='sky2_port::rx_pending' data-ref="sky2_port::rx_pending" data-ref-filename="sky2_port..rx_pending">rx_pending</dfn>;</td></tr>
<tr><th id="2248">2248</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a>		     <dfn class="decl field" id="sky2_port::rx_data_size" title='sky2_port::rx_data_size' data-ref="sky2_port::rx_data_size" data-ref-filename="sky2_port..rx_data_size">rx_data_size</dfn>;</td></tr>
<tr><th id="2249">2249</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a>		     <dfn class="decl field" id="sky2_port::rx_nfrags" title='sky2_port::rx_nfrags' data-ref="sky2_port::rx_nfrags" data-ref-filename="sky2_port..rx_nfrags">rx_nfrags</dfn>;</td></tr>
<tr><th id="2250">2250</th><td></td></tr>
<tr><th id="2251">2251</th><td>	<em>unsigned</em> <em>long</em>	     <dfn class="decl field" id="sky2_port::last_rx" title='sky2_port::last_rx' data-ref="sky2_port::last_rx" data-ref-filename="sky2_port..last_rx">last_rx</dfn>;</td></tr>
<tr><th id="2252">2252</th><td>	<b>struct</b> {</td></tr>
<tr><th id="2253">2253</th><td>		<em>unsigned</em> <em>long</em> <dfn class="decl field" id="sky2_port::(anonymous)::last" title='sky2_port::(anonymous struct)::last' data-ref="sky2_port::(anonymous)::last" data-ref-filename="sky2_port..(anonymous)..last">last</dfn>;</td></tr>
<tr><th id="2254">2254</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a>	<dfn class="decl field" id="sky2_port::(anonymous)::mac_rp" title='sky2_port::(anonymous struct)::mac_rp' data-ref="sky2_port::(anonymous)::mac_rp" data-ref-filename="sky2_port..(anonymous)..mac_rp">mac_rp</dfn>;</td></tr>
<tr><th id="2255">2255</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8" data-ref-filename="u8">u8</a>	<dfn class="decl field" id="sky2_port::(anonymous)::mac_lev" title='sky2_port::(anonymous struct)::mac_lev' data-ref="sky2_port::(anonymous)::mac_lev" data-ref-filename="sky2_port..(anonymous)..mac_lev">mac_lev</dfn>;</td></tr>
<tr><th id="2256">2256</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8" data-ref-filename="u8">u8</a>	<dfn class="decl field" id="sky2_port::(anonymous)::fifo_rp" title='sky2_port::(anonymous struct)::fifo_rp' data-ref="sky2_port::(anonymous)::fifo_rp" data-ref-filename="sky2_port..(anonymous)..fifo_rp">fifo_rp</dfn>;</td></tr>
<tr><th id="2257">2257</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8" data-ref-filename="u8">u8</a>	<dfn class="decl field" id="sky2_port::(anonymous)::fifo_lev" title='sky2_port::(anonymous struct)::fifo_lev' data-ref="sky2_port::(anonymous)::fifo_lev" data-ref-filename="sky2_port..(anonymous)..fifo_lev">fifo_lev</dfn>;</td></tr>
<tr><th id="2258">2258</th><td>	} <dfn class="decl field" id="sky2_port::check" title='sky2_port::check' data-ref="sky2_port::check" data-ref-filename="sky2_port..check">check</dfn>;</td></tr>
<tr><th id="2259">2259</th><td></td></tr>
<tr><th id="2260">2260</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#dma_addr_t" title='dma_addr_t' data-type='u64' data-ref="dma_addr_t" data-ref-filename="dma_addr_t">dma_addr_t</a>	     <dfn class="decl field" id="sky2_port::rx_le_map" title='sky2_port::rx_le_map' data-ref="sky2_port::rx_le_map" data-ref-filename="sky2_port..rx_le_map">rx_le_map</dfn>;</td></tr>
<tr><th id="2261">2261</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#dma_addr_t" title='dma_addr_t' data-type='u64' data-ref="dma_addr_t" data-ref-filename="dma_addr_t">dma_addr_t</a>	     <dfn class="decl field" id="sky2_port::tx_le_map" title='sky2_port::tx_le_map' data-ref="sky2_port::tx_le_map" data-ref-filename="sky2_port..tx_le_map">tx_le_map</dfn>;</td></tr>
<tr><th id="2262">2262</th><td></td></tr>
<tr><th id="2263">2263</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a>		     <dfn class="decl field" id="sky2_port::advertising" title='sky2_port::advertising' data-ref="sky2_port::advertising" data-ref-filename="sky2_port..advertising">advertising</dfn>;	<i>/* ADVERTISED_ bits */</i></td></tr>
<tr><th id="2264">2264</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a>		     <dfn class="decl field" id="sky2_port::speed" title='sky2_port::speed' data-ref="sky2_port::speed" data-ref-filename="sky2_port..speed">speed</dfn>;		<i>/* SPEED_1000, SPEED_100, ... */</i></td></tr>
<tr><th id="2265">2265</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8" data-ref-filename="u8">u8</a>		     <dfn class="decl field" id="sky2_port::wol" title='sky2_port::wol' data-ref="sky2_port::wol" data-ref-filename="sky2_port..wol">wol</dfn>;		<i>/* WAKE_ bits */</i></td></tr>
<tr><th id="2266">2266</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8" data-ref-filename="u8">u8</a>		     <dfn class="decl field" id="sky2_port::duplex" title='sky2_port::duplex' data-ref="sky2_port::duplex" data-ref-filename="sky2_port..duplex">duplex</dfn>;		<i>/* DUPLEX_HALF, DUPLEX_FULL */</i></td></tr>
<tr><th id="2267">2267</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a>		     <dfn class="decl field" id="sky2_port::flags" title='sky2_port::flags' data-ref="sky2_port::flags" data-ref-filename="sky2_port..flags">flags</dfn>;</td></tr>
<tr><th id="2268">2268</th><td><u>#define <dfn class="macro" id="_M/SKY2_FLAG_AUTO_SPEED" data-ref="_M/SKY2_FLAG_AUTO_SPEED">SKY2_FLAG_AUTO_SPEED</dfn>		0x0002</u></td></tr>
<tr><th id="2269">2269</th><td><u>#define <dfn class="macro" id="_M/SKY2_FLAG_AUTO_PAUSE" data-ref="_M/SKY2_FLAG_AUTO_PAUSE">SKY2_FLAG_AUTO_PAUSE</dfn>		0x0004</u></td></tr>
<tr><th id="2270">2270</th><td></td></tr>
<tr><th id="2271">2271</th><td> 	<b>enum</b> <a class="type" href="#flow_control" title='flow_control' data-ref="flow_control" data-ref-filename="flow_control">flow_control</a>    <dfn class="decl field" id="sky2_port::flow_mode" title='sky2_port::flow_mode' data-ref="sky2_port::flow_mode" data-ref-filename="sky2_port..flow_mode">flow_mode</dfn>;</td></tr>
<tr><th id="2272">2272</th><td> 	<b>enum</b> <a class="type" href="#flow_control" title='flow_control' data-ref="flow_control" data-ref-filename="flow_control">flow_control</a>    <dfn class="decl field" id="sky2_port::flow_status" title='sky2_port::flow_status' data-ref="sky2_port::flow_status" data-ref-filename="sky2_port..flow_status">flow_status</dfn>;</td></tr>
<tr><th id="2273">2273</th><td></td></tr>
<tr><th id="2274">2274</th><td><u>#<span data-ppcond="2274">ifdef</span> <span class="macro" data-ref="_M/CONFIG_SKY2_DEBUG">CONFIG_SKY2_DEBUG</span></u></td></tr>
<tr><th id="2275">2275</th><td>	<b>struct</b> dentry	     *debugfs;</td></tr>
<tr><th id="2276">2276</th><td><u>#<span data-ppcond="2274">endif</span></u></td></tr>
<tr><th id="2277">2277</th><td>};</td></tr>
<tr><th id="2278">2278</th><td></td></tr>
<tr><th id="2279">2279</th><td><b>struct</b> <dfn class="type def" id="sky2_hw" title='sky2_hw' data-ref="sky2_hw" data-ref-filename="sky2_hw">sky2_hw</dfn> {</td></tr>
<tr><th id="2280">2280</th><td>	<em>void</em> <a class="macro" href="../../../../include/linux/compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a>  	     *<dfn class="decl field" id="sky2_hw::regs" title='sky2_hw::regs' data-ref="sky2_hw::regs" data-ref-filename="sky2_hw..regs">regs</dfn>;</td></tr>
<tr><th id="2281">2281</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/pci.h.html#pci_dev" title='pci_dev' data-ref="pci_dev" data-ref-filename="pci_dev">pci_dev</a>	     *<dfn class="decl field" id="sky2_hw::pdev" title='sky2_hw::pdev' data-ref="sky2_hw::pdev" data-ref-filename="sky2_hw..pdev">pdev</dfn>;</td></tr>
<tr><th id="2282">2282</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/netdevice.h.html#napi_struct" title='napi_struct' data-ref="napi_struct" data-ref-filename="napi_struct">napi_struct</a>   <dfn class="decl field" id="sky2_hw::napi" title='sky2_hw::napi' data-ref="sky2_hw::napi" data-ref-filename="sky2_hw..napi">napi</dfn>;</td></tr>
<tr><th id="2283">2283</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/netdevice.h.html#net_device" title='net_device' data-ref="net_device" data-ref-filename="net_device">net_device</a>    *<dfn class="decl field" id="sky2_hw::dev" title='sky2_hw::dev' data-ref="sky2_hw::dev" data-ref-filename="sky2_hw..dev">dev</dfn>[<var>2</var>];</td></tr>
<tr><th id="2284">2284</th><td>	<em>unsigned</em> <em>long</em>	     <dfn class="decl field" id="sky2_hw::flags" title='sky2_hw::flags' data-ref="sky2_hw::flags" data-ref-filename="sky2_hw..flags">flags</dfn>;</td></tr>
<tr><th id="2285">2285</th><td><u>#define <dfn class="macro" id="_M/SKY2_HW_USE_MSI" data-ref="_M/SKY2_HW_USE_MSI">SKY2_HW_USE_MSI</dfn>		0x00000001</u></td></tr>
<tr><th id="2286">2286</th><td><u>#define <dfn class="macro" id="_M/SKY2_HW_FIBRE_PHY" data-ref="_M/SKY2_HW_FIBRE_PHY">SKY2_HW_FIBRE_PHY</dfn>	0x00000002</u></td></tr>
<tr><th id="2287">2287</th><td><u>#define <dfn class="macro" id="_M/SKY2_HW_GIGABIT" data-ref="_M/SKY2_HW_GIGABIT">SKY2_HW_GIGABIT</dfn>		0x00000004</u></td></tr>
<tr><th id="2288">2288</th><td><u>#define <dfn class="macro" id="_M/SKY2_HW_NEWER_PHY" data-ref="_M/SKY2_HW_NEWER_PHY">SKY2_HW_NEWER_PHY</dfn>	0x00000008</u></td></tr>
<tr><th id="2289">2289</th><td><u>#define <dfn class="macro" id="_M/SKY2_HW_RAM_BUFFER" data-ref="_M/SKY2_HW_RAM_BUFFER">SKY2_HW_RAM_BUFFER</dfn>	0x00000010</u></td></tr>
<tr><th id="2290">2290</th><td><u>#define <dfn class="macro" id="_M/SKY2_HW_NEW_LE" data-ref="_M/SKY2_HW_NEW_LE">SKY2_HW_NEW_LE</dfn>		0x00000020	/* new LSOv2 format */</u></td></tr>
<tr><th id="2291">2291</th><td><u>#define <dfn class="macro" id="_M/SKY2_HW_AUTO_TX_SUM" data-ref="_M/SKY2_HW_AUTO_TX_SUM">SKY2_HW_AUTO_TX_SUM</dfn>	0x00000040	/* new IP decode for Tx */</u></td></tr>
<tr><th id="2292">2292</th><td><u>#define <dfn class="macro" id="_M/SKY2_HW_ADV_POWER_CTL" data-ref="_M/SKY2_HW_ADV_POWER_CTL">SKY2_HW_ADV_POWER_CTL</dfn>	0x00000080	/* additional PHY power regs */</u></td></tr>
<tr><th id="2293">2293</th><td><u>#define <dfn class="macro" id="_M/SKY2_HW_RSS_BROKEN" data-ref="_M/SKY2_HW_RSS_BROKEN">SKY2_HW_RSS_BROKEN</dfn>	0x00000100</u></td></tr>
<tr><th id="2294">2294</th><td><u>#define <dfn class="macro" id="_M/SKY2_HW_VLAN_BROKEN" data-ref="_M/SKY2_HW_VLAN_BROKEN">SKY2_HW_VLAN_BROKEN</dfn>     0x00000200</u></td></tr>
<tr><th id="2295">2295</th><td><u>#define <dfn class="macro" id="_M/SKY2_HW_RSS_CHKSUM" data-ref="_M/SKY2_HW_RSS_CHKSUM">SKY2_HW_RSS_CHKSUM</dfn>	0x00000400	/* RSS requires chksum */</u></td></tr>
<tr><th id="2296">2296</th><td><u>#define <dfn class="macro" id="_M/SKY2_HW_IRQ_SETUP" data-ref="_M/SKY2_HW_IRQ_SETUP">SKY2_HW_IRQ_SETUP</dfn>	0x00000800</u></td></tr>
<tr><th id="2297">2297</th><td></td></tr>
<tr><th id="2298">2298</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8" data-ref-filename="u8">u8</a>	     	     <dfn class="decl field" id="sky2_hw::chip_id" title='sky2_hw::chip_id' data-ref="sky2_hw::chip_id" data-ref-filename="sky2_hw..chip_id">chip_id</dfn>;</td></tr>
<tr><th id="2299">2299</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8" data-ref-filename="u8">u8</a>		     <dfn class="decl field" id="sky2_hw::chip_rev" title='sky2_hw::chip_rev' data-ref="sky2_hw::chip_rev" data-ref-filename="sky2_hw..chip_rev">chip_rev</dfn>;</td></tr>
<tr><th id="2300">2300</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8" data-ref-filename="u8">u8</a>		     <dfn class="decl field" id="sky2_hw::pmd_type" title='sky2_hw::pmd_type' data-ref="sky2_hw::pmd_type" data-ref-filename="sky2_hw..pmd_type">pmd_type</dfn>;</td></tr>
<tr><th id="2301">2301</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8" data-ref-filename="u8">u8</a>		     <dfn class="decl field" id="sky2_hw::ports" title='sky2_hw::ports' data-ref="sky2_hw::ports" data-ref-filename="sky2_hw..ports">ports</dfn>;</td></tr>
<tr><th id="2302">2302</th><td></td></tr>
<tr><th id="2303">2303</th><td>	<b>struct</b> <a class="type" href="#sky2_status_le" title='sky2_status_le' data-ref="sky2_status_le" data-ref-filename="sky2_status_le">sky2_status_le</a> *<dfn class="decl field" id="sky2_hw::st_le" title='sky2_hw::st_le' data-ref="sky2_hw::st_le" data-ref-filename="sky2_hw..st_le">st_le</dfn>;</td></tr>
<tr><th id="2304">2304</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a>		     <dfn class="decl field" id="sky2_hw::st_size" title='sky2_hw::st_size' data-ref="sky2_hw::st_size" data-ref-filename="sky2_hw..st_size">st_size</dfn>;</td></tr>
<tr><th id="2305">2305</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a>		     <dfn class="decl field" id="sky2_hw::st_idx" title='sky2_hw::st_idx' data-ref="sky2_hw::st_idx" data-ref-filename="sky2_hw..st_idx">st_idx</dfn>;</td></tr>
<tr><th id="2306">2306</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#dma_addr_t" title='dma_addr_t' data-type='u64' data-ref="dma_addr_t" data-ref-filename="dma_addr_t">dma_addr_t</a>   	     <dfn class="decl field" id="sky2_hw::st_dma" title='sky2_hw::st_dma' data-ref="sky2_hw::st_dma" data-ref-filename="sky2_hw..st_dma">st_dma</dfn>;</td></tr>
<tr><th id="2307">2307</th><td></td></tr>
<tr><th id="2308">2308</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/timer.h.html#timer_list" title='timer_list' data-ref="timer_list" data-ref-filename="timer_list">timer_list</a>    <dfn class="decl field" id="sky2_hw::watchdog_timer" title='sky2_hw::watchdog_timer' data-ref="sky2_hw::watchdog_timer" data-ref-filename="sky2_hw..watchdog_timer">watchdog_timer</dfn>;</td></tr>
<tr><th id="2309">2309</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/workqueue.h.html#work_struct" title='work_struct' data-ref="work_struct" data-ref-filename="work_struct">work_struct</a>   <dfn class="decl field" id="sky2_hw::restart_work" title='sky2_hw::restart_work' data-ref="sky2_hw::restart_work" data-ref-filename="sky2_hw..restart_work">restart_work</dfn>;</td></tr>
<tr><th id="2310">2310</th><td>	<a class="typedef" href="../../../../include/linux/wait.h.html#wait_queue_head_t" title='wait_queue_head_t' data-type='struct wait_queue_head' data-ref="wait_queue_head_t" data-ref-filename="wait_queue_head_t">wait_queue_head_t</a>    <dfn class="decl field" id="sky2_hw::msi_wait" title='sky2_hw::msi_wait' data-ref="sky2_hw::msi_wait" data-ref-filename="sky2_hw..msi_wait">msi_wait</dfn>;</td></tr>
<tr><th id="2311">2311</th><td></td></tr>
<tr><th id="2312">2312</th><td>	<em>char</em>		     <dfn class="decl field" id="sky2_hw::irq_name" title='sky2_hw::irq_name' data-ref="sky2_hw::irq_name" data-ref-filename="sky2_hw..irq_name">irq_name</dfn>[<var>0</var>];</td></tr>
<tr><th id="2313">2313</th><td>};</td></tr>
<tr><th id="2314">2314</th><td></td></tr>
<tr><th id="2315">2315</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="sky2_is_copper" title='sky2_is_copper' data-ref="sky2_is_copper" data-ref-filename="sky2_is_copper">sky2_is_copper</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#sky2_hw" title='sky2_hw' data-ref="sky2_hw" data-ref-filename="sky2_hw">sky2_hw</a> *<dfn class="local col4 decl" id="4hw" title='hw' data-type='const struct sky2_hw *' data-ref="4hw" data-ref-filename="4hw">hw</dfn>)</td></tr>
<tr><th id="2316">2316</th><td>{</td></tr>
<tr><th id="2317">2317</th><td>	<b>return</b> !(<a class="local col4 ref" href="#4hw" title='hw' data-ref="4hw" data-ref-filename="4hw">hw</a>-&gt;<a class="ref field" href="#sky2_hw::flags" title='sky2_hw::flags' data-ref="sky2_hw::flags" data-ref-filename="sky2_hw..flags">flags</a> &amp; <a class="macro" href="#2286" title="0x00000002" data-ref="_M/SKY2_HW_FIBRE_PHY">SKY2_HW_FIBRE_PHY</a>);</td></tr>
<tr><th id="2318">2318</th><td>}</td></tr>
<tr><th id="2319">2319</th><td></td></tr>
<tr><th id="2320">2320</th><td><i>/* Register accessor for memory mapped device */</i></td></tr>
<tr><th id="2321">2321</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl def fn" id="sky2_read32" title='sky2_read32' data-ref="sky2_read32" data-ref-filename="sky2_read32">sky2_read32</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#sky2_hw" title='sky2_hw' data-ref="sky2_hw" data-ref-filename="sky2_hw">sky2_hw</a> *<dfn class="local col5 decl" id="5hw" title='hw' data-type='const struct sky2_hw *' data-ref="5hw" data-ref-filename="5hw">hw</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="6reg" title='reg' data-type='unsigned int' data-ref="6reg" data-ref-filename="6reg">reg</dfn>)</td></tr>
<tr><th id="2322">2322</th><td>{</td></tr>
<tr><th id="2323">2323</th><td>	<b>return</b> <a class="macro" href="../../../../arch/x86/include/asm/io.h.html#75" title="readl" data-ref="_M/readl">readl</a>(<a class="local col5 ref" href="#5hw" title='hw' data-ref="5hw" data-ref-filename="5hw">hw</a>-&gt;<a class="ref field" href="#sky2_hw::regs" title='sky2_hw::regs' data-ref="sky2_hw::regs" data-ref-filename="sky2_hw..regs">regs</a> + <a class="local col6 ref" href="#6reg" title='reg' data-ref="6reg" data-ref-filename="6reg">reg</a>);</td></tr>
<tr><th id="2324">2324</th><td>}</td></tr>
<tr><th id="2325">2325</th><td></td></tr>
<tr><th id="2326">2326</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="decl def fn" id="sky2_read16" title='sky2_read16' data-ref="sky2_read16" data-ref-filename="sky2_read16">sky2_read16</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#sky2_hw" title='sky2_hw' data-ref="sky2_hw" data-ref-filename="sky2_hw">sky2_hw</a> *<dfn class="local col7 decl" id="7hw" title='hw' data-type='const struct sky2_hw *' data-ref="7hw" data-ref-filename="7hw">hw</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="8reg" title='reg' data-type='unsigned int' data-ref="8reg" data-ref-filename="8reg">reg</dfn>)</td></tr>
<tr><th id="2327">2327</th><td>{</td></tr>
<tr><th id="2328">2328</th><td>	<b>return</b> <a class="macro" href="../../../../arch/x86/include/asm/io.h.html#74" title="readw" data-ref="_M/readw">readw</a>(<a class="local col7 ref" href="#7hw" title='hw' data-ref="7hw" data-ref-filename="7hw">hw</a>-&gt;<a class="ref field" href="#sky2_hw::regs" title='sky2_hw::regs' data-ref="sky2_hw::regs" data-ref-filename="sky2_hw..regs">regs</a> + <a class="local col8 ref" href="#8reg" title='reg' data-ref="8reg" data-ref-filename="8reg">reg</a>);</td></tr>
<tr><th id="2329">2329</th><td>}</td></tr>
<tr><th id="2330">2330</th><td></td></tr>
<tr><th id="2331">2331</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="decl def fn" id="sky2_read8" title='sky2_read8' data-ref="sky2_read8" data-ref-filename="sky2_read8">sky2_read8</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#sky2_hw" title='sky2_hw' data-ref="sky2_hw" data-ref-filename="sky2_hw">sky2_hw</a> *<dfn class="local col9 decl" id="9hw" title='hw' data-type='const struct sky2_hw *' data-ref="9hw" data-ref-filename="9hw">hw</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="10reg" title='reg' data-type='unsigned int' data-ref="10reg" data-ref-filename="10reg">reg</dfn>)</td></tr>
<tr><th id="2332">2332</th><td>{</td></tr>
<tr><th id="2333">2333</th><td>	<b>return</b> <a class="macro" href="../../../../arch/x86/include/asm/io.h.html#73" title="readb" data-ref="_M/readb">readb</a>(<a class="local col9 ref" href="#9hw" title='hw' data-ref="9hw" data-ref-filename="9hw">hw</a>-&gt;<a class="ref field" href="#sky2_hw::regs" title='sky2_hw::regs' data-ref="sky2_hw::regs" data-ref-filename="sky2_hw..regs">regs</a> + <a class="local col0 ref" href="#10reg" title='reg' data-ref="10reg" data-ref-filename="10reg">reg</a>);</td></tr>
<tr><th id="2334">2334</th><td>}</td></tr>
<tr><th id="2335">2335</th><td></td></tr>
<tr><th id="2336">2336</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="sky2_write32" title='sky2_write32' data-ref="sky2_write32" data-ref-filename="sky2_write32">sky2_write32</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#sky2_hw" title='sky2_hw' data-ref="sky2_hw" data-ref-filename="sky2_hw">sky2_hw</a> *<dfn class="local col1 decl" id="11hw" title='hw' data-type='const struct sky2_hw *' data-ref="11hw" data-ref-filename="11hw">hw</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="12reg" title='reg' data-type='unsigned int' data-ref="12reg" data-ref-filename="12reg">reg</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col3 decl" id="13val" title='val' data-type='u32' data-ref="13val" data-ref-filename="13val">val</dfn>)</td></tr>
<tr><th id="2337">2337</th><td>{</td></tr>
<tr><th id="2338">2338</th><td>	<a class="macro" href="../../../../arch/x86/include/asm/io.h.html#85" title="writel" data-ref="_M/writel">writel</a>(<a class="local col3 ref" href="#13val" title='val' data-ref="13val" data-ref-filename="13val">val</a>, <a class="local col1 ref" href="#11hw" title='hw' data-ref="11hw" data-ref-filename="11hw">hw</a>-&gt;<a class="ref field" href="#sky2_hw::regs" title='sky2_hw::regs' data-ref="sky2_hw::regs" data-ref-filename="sky2_hw..regs">regs</a> + <a class="local col2 ref" href="#12reg" title='reg' data-ref="12reg" data-ref-filename="12reg">reg</a>);</td></tr>
<tr><th id="2339">2339</th><td>}</td></tr>
<tr><th id="2340">2340</th><td></td></tr>
<tr><th id="2341">2341</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="sky2_write16" title='sky2_write16' data-ref="sky2_write16" data-ref-filename="sky2_write16">sky2_write16</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#sky2_hw" title='sky2_hw' data-ref="sky2_hw" data-ref-filename="sky2_hw">sky2_hw</a> *<dfn class="local col4 decl" id="14hw" title='hw' data-type='const struct sky2_hw *' data-ref="14hw" data-ref-filename="14hw">hw</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="15reg" title='reg' data-type='unsigned int' data-ref="15reg" data-ref-filename="15reg">reg</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col6 decl" id="16val" title='val' data-type='u16' data-ref="16val" data-ref-filename="16val">val</dfn>)</td></tr>
<tr><th id="2342">2342</th><td>{</td></tr>
<tr><th id="2343">2343</th><td>	<a class="macro" href="../../../../arch/x86/include/asm/io.h.html#84" title="writew" data-ref="_M/writew">writew</a>(<a class="local col6 ref" href="#16val" title='val' data-ref="16val" data-ref-filename="16val">val</a>, <a class="local col4 ref" href="#14hw" title='hw' data-ref="14hw" data-ref-filename="14hw">hw</a>-&gt;<a class="ref field" href="#sky2_hw::regs" title='sky2_hw::regs' data-ref="sky2_hw::regs" data-ref-filename="sky2_hw..regs">regs</a> + <a class="local col5 ref" href="#15reg" title='reg' data-ref="15reg" data-ref-filename="15reg">reg</a>);</td></tr>
<tr><th id="2344">2344</th><td>}</td></tr>
<tr><th id="2345">2345</th><td></td></tr>
<tr><th id="2346">2346</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="sky2_write8" title='sky2_write8' data-ref="sky2_write8" data-ref-filename="sky2_write8">sky2_write8</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#sky2_hw" title='sky2_hw' data-ref="sky2_hw" data-ref-filename="sky2_hw">sky2_hw</a> *<dfn class="local col7 decl" id="17hw" title='hw' data-type='const struct sky2_hw *' data-ref="17hw" data-ref-filename="17hw">hw</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="18reg" title='reg' data-type='unsigned int' data-ref="18reg" data-ref-filename="18reg">reg</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col9 decl" id="19val" title='val' data-type='u8' data-ref="19val" data-ref-filename="19val">val</dfn>)</td></tr>
<tr><th id="2347">2347</th><td>{</td></tr>
<tr><th id="2348">2348</th><td>	<a class="macro" href="../../../../arch/x86/include/asm/io.h.html#83" title="writeb" data-ref="_M/writeb">writeb</a>(<a class="local col9 ref" href="#19val" title='val' data-ref="19val" data-ref-filename="19val">val</a>, <a class="local col7 ref" href="#17hw" title='hw' data-ref="17hw" data-ref-filename="17hw">hw</a>-&gt;<a class="ref field" href="#sky2_hw::regs" title='sky2_hw::regs' data-ref="sky2_hw::regs" data-ref-filename="sky2_hw..regs">regs</a> + <a class="local col8 ref" href="#18reg" title='reg' data-ref="18reg" data-ref-filename="18reg">reg</a>);</td></tr>
<tr><th id="2349">2349</th><td>}</td></tr>
<tr><th id="2350">2350</th><td></td></tr>
<tr><th id="2351">2351</th><td><i>/* Yukon PHY related registers */</i></td></tr>
<tr><th id="2352">2352</th><td><u>#define <dfn class="macro" id="_M/SK_GMAC_REG" data-ref="_M/SK_GMAC_REG">SK_GMAC_REG</dfn>(port,reg) \</u></td></tr>
<tr><th id="2353">2353</th><td><u>	(<a class="enum" href="#BASE_GMAC_1" title='BASE_GMAC_1' data-ref="BASE_GMAC_1" data-ref-filename="BASE_GMAC_1">BASE_GMAC_1</a> + (port) * (<a class="enum" href="#BASE_GMAC_2" title='BASE_GMAC_2' data-ref="BASE_GMAC_2" data-ref-filename="BASE_GMAC_2">BASE_GMAC_2</a>-<a class="enum" href="#BASE_GMAC_1" title='BASE_GMAC_1' data-ref="BASE_GMAC_1" data-ref-filename="BASE_GMAC_1">BASE_GMAC_1</a>) + (reg))</u></td></tr>
<tr><th id="2354">2354</th><td><u>#define <dfn class="macro" id="_M/GM_PHY_RETRIES" data-ref="_M/GM_PHY_RETRIES">GM_PHY_RETRIES</dfn>	100</u></td></tr>
<tr><th id="2355">2355</th><td></td></tr>
<tr><th id="2356">2356</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="decl def fn" id="gma_read16" title='gma_read16' data-ref="gma_read16" data-ref-filename="gma_read16">gma_read16</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#sky2_hw" title='sky2_hw' data-ref="sky2_hw" data-ref-filename="sky2_hw">sky2_hw</a> *<dfn class="local col0 decl" id="20hw" title='hw' data-type='const struct sky2_hw *' data-ref="20hw" data-ref-filename="20hw">hw</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="21port" title='port' data-type='unsigned int' data-ref="21port" data-ref-filename="21port">port</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="22reg" title='reg' data-type='unsigned int' data-ref="22reg" data-ref-filename="22reg">reg</dfn>)</td></tr>
<tr><th id="2357">2357</th><td>{</td></tr>
<tr><th id="2358">2358</th><td>	<b>return</b> <a class="ref fn" href="#sky2_read16" title='sky2_read16' data-ref="sky2_read16" data-ref-filename="sky2_read16">sky2_read16</a>(<a class="local col0 ref" href="#20hw" title='hw' data-ref="20hw" data-ref-filename="20hw">hw</a>, <a class="macro" href="#2352" title="(BASE_GMAC_1 + (port) * (BASE_GMAC_2-BASE_GMAC_1) + (reg))" data-ref="_M/SK_GMAC_REG">SK_GMAC_REG</a>(<a class="local col1 ref" href="#21port" title='port' data-ref="21port" data-ref-filename="21port">port</a>,<a class="local col2 ref" href="#22reg" title='reg' data-ref="22reg" data-ref-filename="22reg">reg</a>));</td></tr>
<tr><th id="2359">2359</th><td>}</td></tr>
<tr><th id="2360">2360</th><td></td></tr>
<tr><th id="2361">2361</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl def fn" id="gma_read32" title='gma_read32' data-ref="gma_read32" data-ref-filename="gma_read32">gma_read32</dfn>(<b>struct</b> <a class="type" href="#sky2_hw" title='sky2_hw' data-ref="sky2_hw" data-ref-filename="sky2_hw">sky2_hw</a> *<dfn class="local col3 decl" id="23hw" title='hw' data-type='struct sky2_hw *' data-ref="23hw" data-ref-filename="23hw">hw</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="24port" title='port' data-type='unsigned int' data-ref="24port" data-ref-filename="24port">port</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="25reg" title='reg' data-type='unsigned int' data-ref="25reg" data-ref-filename="25reg">reg</dfn>)</td></tr>
<tr><th id="2362">2362</th><td>{</td></tr>
<tr><th id="2363">2363</th><td>	<em>unsigned</em> <dfn class="local col6 decl" id="26base" title='base' data-type='unsigned int' data-ref="26base" data-ref-filename="26base">base</dfn> = <a class="macro" href="#2352" title="(BASE_GMAC_1 + (port) * (BASE_GMAC_2-BASE_GMAC_1) + (reg))" data-ref="_M/SK_GMAC_REG">SK_GMAC_REG</a>(<a class="local col4 ref" href="#24port" title='port' data-ref="24port" data-ref-filename="24port">port</a>, <a class="local col5 ref" href="#25reg" title='reg' data-ref="25reg" data-ref-filename="25reg">reg</a>);</td></tr>
<tr><th id="2364">2364</th><td>	<b>return</b> (<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a>) <a class="ref fn" href="#sky2_read16" title='sky2_read16' data-ref="sky2_read16" data-ref-filename="sky2_read16">sky2_read16</a>(<a class="local col3 ref" href="#23hw" title='hw' data-ref="23hw" data-ref-filename="23hw">hw</a>, <a class="local col6 ref" href="#26base" title='base' data-ref="26base" data-ref-filename="26base">base</a>)</td></tr>
<tr><th id="2365">2365</th><td>		| (<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a>) <a class="ref fn" href="#sky2_read16" title='sky2_read16' data-ref="sky2_read16" data-ref-filename="sky2_read16">sky2_read16</a>(<a class="local col3 ref" href="#23hw" title='hw' data-ref="23hw" data-ref-filename="23hw">hw</a>, <a class="local col6 ref" href="#26base" title='base' data-ref="26base" data-ref-filename="26base">base</a>+<var>4</var>) &lt;&lt; <var>16</var>;</td></tr>
<tr><th id="2366">2366</th><td>}</td></tr>
<tr><th id="2367">2367</th><td></td></tr>
<tr><th id="2368">2368</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="decl def fn" id="gma_read64" title='gma_read64' data-ref="gma_read64" data-ref-filename="gma_read64">gma_read64</dfn>(<b>struct</b> <a class="type" href="#sky2_hw" title='sky2_hw' data-ref="sky2_hw" data-ref-filename="sky2_hw">sky2_hw</a> *<dfn class="local col7 decl" id="27hw" title='hw' data-type='struct sky2_hw *' data-ref="27hw" data-ref-filename="27hw">hw</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="28port" title='port' data-type='unsigned int' data-ref="28port" data-ref-filename="28port">port</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="29reg" title='reg' data-type='unsigned int' data-ref="29reg" data-ref-filename="29reg">reg</dfn>)</td></tr>
<tr><th id="2369">2369</th><td>{</td></tr>
<tr><th id="2370">2370</th><td>	<em>unsigned</em> <dfn class="local col0 decl" id="30base" title='base' data-type='unsigned int' data-ref="30base" data-ref-filename="30base">base</dfn> = <a class="macro" href="#2352" title="(BASE_GMAC_1 + (port) * (BASE_GMAC_2-BASE_GMAC_1) + (reg))" data-ref="_M/SK_GMAC_REG">SK_GMAC_REG</a>(<a class="local col8 ref" href="#28port" title='port' data-ref="28port" data-ref-filename="28port">port</a>, <a class="local col9 ref" href="#29reg" title='reg' data-ref="29reg" data-ref-filename="29reg">reg</a>);</td></tr>
<tr><th id="2371">2371</th><td></td></tr>
<tr><th id="2372">2372</th><td>	<b>return</b> (<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64" data-ref-filename="u64">u64</a>) <a class="ref fn" href="#sky2_read16" title='sky2_read16' data-ref="sky2_read16" data-ref-filename="sky2_read16">sky2_read16</a>(<a class="local col7 ref" href="#27hw" title='hw' data-ref="27hw" data-ref-filename="27hw">hw</a>, <a class="local col0 ref" href="#30base" title='base' data-ref="30base" data-ref-filename="30base">base</a>)</td></tr>
<tr><th id="2373">2373</th><td>		| (<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64" data-ref-filename="u64">u64</a>) <a class="ref fn" href="#sky2_read16" title='sky2_read16' data-ref="sky2_read16" data-ref-filename="sky2_read16">sky2_read16</a>(<a class="local col7 ref" href="#27hw" title='hw' data-ref="27hw" data-ref-filename="27hw">hw</a>, <a class="local col0 ref" href="#30base" title='base' data-ref="30base" data-ref-filename="30base">base</a>+<var>4</var>) &lt;&lt; <var>16</var></td></tr>
<tr><th id="2374">2374</th><td>		| (<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64" data-ref-filename="u64">u64</a>) <a class="ref fn" href="#sky2_read16" title='sky2_read16' data-ref="sky2_read16" data-ref-filename="sky2_read16">sky2_read16</a>(<a class="local col7 ref" href="#27hw" title='hw' data-ref="27hw" data-ref-filename="27hw">hw</a>, <a class="local col0 ref" href="#30base" title='base' data-ref="30base" data-ref-filename="30base">base</a>+<var>8</var>) &lt;&lt; <var>32</var></td></tr>
<tr><th id="2375">2375</th><td>		| (<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64" data-ref-filename="u64">u64</a>) <a class="ref fn" href="#sky2_read16" title='sky2_read16' data-ref="sky2_read16" data-ref-filename="sky2_read16">sky2_read16</a>(<a class="local col7 ref" href="#27hw" title='hw' data-ref="27hw" data-ref-filename="27hw">hw</a>, <a class="local col0 ref" href="#30base" title='base' data-ref="30base" data-ref-filename="30base">base</a>+<var>12</var>) &lt;&lt; <var>48</var>;</td></tr>
<tr><th id="2376">2376</th><td>}</td></tr>
<tr><th id="2377">2377</th><td></td></tr>
<tr><th id="2378">2378</th><td><i>/* There is no way to atomically read32 bit values from PHY, so retry */</i></td></tr>
<tr><th id="2379">2379</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl def fn" id="get_stats32" title='get_stats32' data-ref="get_stats32" data-ref-filename="get_stats32">get_stats32</dfn>(<b>struct</b> <a class="type" href="#sky2_hw" title='sky2_hw' data-ref="sky2_hw" data-ref-filename="sky2_hw">sky2_hw</a> *<dfn class="local col1 decl" id="31hw" title='hw' data-type='struct sky2_hw *' data-ref="31hw" data-ref-filename="31hw">hw</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="32port" title='port' data-type='unsigned int' data-ref="32port" data-ref-filename="32port">port</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="33reg" title='reg' data-type='unsigned int' data-ref="33reg" data-ref-filename="33reg">reg</dfn>)</td></tr>
<tr><th id="2380">2380</th><td>{</td></tr>
<tr><th id="2381">2381</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col4 decl" id="34val" title='val' data-type='u32' data-ref="34val" data-ref-filename="34val">val</dfn>;</td></tr>
<tr><th id="2382">2382</th><td></td></tr>
<tr><th id="2383">2383</th><td>	<b>do</b> {</td></tr>
<tr><th id="2384">2384</th><td>		<a class="local col4 ref" href="#34val" title='val' data-ref="34val" data-ref-filename="34val">val</a> = <a class="ref fn" href="#gma_read32" title='gma_read32' data-ref="gma_read32" data-ref-filename="gma_read32">gma_read32</a>(<a class="local col1 ref" href="#31hw" title='hw' data-ref="31hw" data-ref-filename="31hw">hw</a>, <a class="local col2 ref" href="#32port" title='port' data-ref="32port" data-ref-filename="32port">port</a>, <a class="local col3 ref" href="#33reg" title='reg' data-ref="33reg" data-ref-filename="33reg">reg</a>);</td></tr>
<tr><th id="2385">2385</th><td>	} <b>while</b> (<a class="ref fn" href="#gma_read32" title='gma_read32' data-ref="gma_read32" data-ref-filename="gma_read32">gma_read32</a>(<a class="local col1 ref" href="#31hw" title='hw' data-ref="31hw" data-ref-filename="31hw">hw</a>, <a class="local col2 ref" href="#32port" title='port' data-ref="32port" data-ref-filename="32port">port</a>, <a class="local col3 ref" href="#33reg" title='reg' data-ref="33reg" data-ref-filename="33reg">reg</a>) != <a class="local col4 ref" href="#34val" title='val' data-ref="34val" data-ref-filename="34val">val</a>);</td></tr>
<tr><th id="2386">2386</th><td></td></tr>
<tr><th id="2387">2387</th><td>	<b>return</b> <a class="local col4 ref" href="#34val" title='val' data-ref="34val" data-ref-filename="34val">val</a>;</td></tr>
<tr><th id="2388">2388</th><td>}</td></tr>
<tr><th id="2389">2389</th><td></td></tr>
<tr><th id="2390">2390</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="decl def fn" id="get_stats64" title='get_stats64' data-ref="get_stats64" data-ref-filename="get_stats64">get_stats64</dfn>(<b>struct</b> <a class="type" href="#sky2_hw" title='sky2_hw' data-ref="sky2_hw" data-ref-filename="sky2_hw">sky2_hw</a> *<dfn class="local col5 decl" id="35hw" title='hw' data-type='struct sky2_hw *' data-ref="35hw" data-ref-filename="35hw">hw</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="36port" title='port' data-type='unsigned int' data-ref="36port" data-ref-filename="36port">port</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="37reg" title='reg' data-type='unsigned int' data-ref="37reg" data-ref-filename="37reg">reg</dfn>)</td></tr>
<tr><th id="2391">2391</th><td>{</td></tr>
<tr><th id="2392">2392</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col8 decl" id="38val" title='val' data-type='u64' data-ref="38val" data-ref-filename="38val">val</dfn>;</td></tr>
<tr><th id="2393">2393</th><td></td></tr>
<tr><th id="2394">2394</th><td>	<b>do</b> {</td></tr>
<tr><th id="2395">2395</th><td>		<a class="local col8 ref" href="#38val" title='val' data-ref="38val" data-ref-filename="38val">val</a> = <a class="ref fn" href="#gma_read64" title='gma_read64' data-ref="gma_read64" data-ref-filename="gma_read64">gma_read64</a>(<a class="local col5 ref" href="#35hw" title='hw' data-ref="35hw" data-ref-filename="35hw">hw</a>, <a class="local col6 ref" href="#36port" title='port' data-ref="36port" data-ref-filename="36port">port</a>, <a class="local col7 ref" href="#37reg" title='reg' data-ref="37reg" data-ref-filename="37reg">reg</a>);</td></tr>
<tr><th id="2396">2396</th><td>	} <b>while</b> (<a class="ref fn" href="#gma_read64" title='gma_read64' data-ref="gma_read64" data-ref-filename="gma_read64">gma_read64</a>(<a class="local col5 ref" href="#35hw" title='hw' data-ref="35hw" data-ref-filename="35hw">hw</a>, <a class="local col6 ref" href="#36port" title='port' data-ref="36port" data-ref-filename="36port">port</a>, <a class="local col7 ref" href="#37reg" title='reg' data-ref="37reg" data-ref-filename="37reg">reg</a>) != <a class="local col8 ref" href="#38val" title='val' data-ref="38val" data-ref-filename="38val">val</a>);</td></tr>
<tr><th id="2397">2397</th><td></td></tr>
<tr><th id="2398">2398</th><td>	<b>return</b> <a class="local col8 ref" href="#38val" title='val' data-ref="38val" data-ref-filename="38val">val</a>;</td></tr>
<tr><th id="2399">2399</th><td>}</td></tr>
<tr><th id="2400">2400</th><td></td></tr>
<tr><th id="2401">2401</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="gma_write16" title='gma_write16' data-ref="gma_write16" data-ref-filename="gma_write16">gma_write16</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#sky2_hw" title='sky2_hw' data-ref="sky2_hw" data-ref-filename="sky2_hw">sky2_hw</a> *<dfn class="local col9 decl" id="39hw" title='hw' data-type='const struct sky2_hw *' data-ref="39hw" data-ref-filename="39hw">hw</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="40port" title='port' data-type='unsigned int' data-ref="40port" data-ref-filename="40port">port</dfn>, <em>int</em> <dfn class="local col1 decl" id="41r" title='r' data-type='int' data-ref="41r" data-ref-filename="41r">r</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col2 decl" id="42v" title='v' data-type='u16' data-ref="42v" data-ref-filename="42v">v</dfn>)</td></tr>
<tr><th id="2402">2402</th><td>{</td></tr>
<tr><th id="2403">2403</th><td>	<a class="ref fn" href="#sky2_write16" title='sky2_write16' data-ref="sky2_write16" data-ref-filename="sky2_write16">sky2_write16</a>(<a class="local col9 ref" href="#39hw" title='hw' data-ref="39hw" data-ref-filename="39hw">hw</a>, <a class="macro" href="#2352" title="(BASE_GMAC_1 + (port) * (BASE_GMAC_2-BASE_GMAC_1) + (r))" data-ref="_M/SK_GMAC_REG">SK_GMAC_REG</a>(<a class="local col0 ref" href="#40port" title='port' data-ref="40port" data-ref-filename="40port">port</a>,<a class="local col1 ref" href="#41r" title='r' data-ref="41r" data-ref-filename="41r">r</a>), <a class="local col2 ref" href="#42v" title='v' data-ref="42v" data-ref-filename="42v">v</a>);</td></tr>
<tr><th id="2404">2404</th><td>}</td></tr>
<tr><th id="2405">2405</th><td></td></tr>
<tr><th id="2406">2406</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="gma_set_addr" title='gma_set_addr' data-ref="gma_set_addr" data-ref-filename="gma_set_addr">gma_set_addr</dfn>(<b>struct</b> <a class="type" href="#sky2_hw" title='sky2_hw' data-ref="sky2_hw" data-ref-filename="sky2_hw">sky2_hw</a> *<dfn class="local col3 decl" id="43hw" title='hw' data-type='struct sky2_hw *' data-ref="43hw" data-ref-filename="43hw">hw</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="44port" title='port' data-type='unsigned int' data-ref="44port" data-ref-filename="44port">port</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="45reg" title='reg' data-type='unsigned int' data-ref="45reg" data-ref-filename="45reg">reg</dfn>,</td></tr>
<tr><th id="2407">2407</th><td>				    <em>const</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8" data-ref-filename="u8">u8</a> *<dfn class="local col6 decl" id="46addr" title='addr' data-type='const u8 *' data-ref="46addr" data-ref-filename="46addr">addr</dfn>)</td></tr>
<tr><th id="2408">2408</th><td>{</td></tr>
<tr><th id="2409">2409</th><td>	<a class="ref fn" href="#gma_write16" title='gma_write16' data-ref="gma_write16" data-ref-filename="gma_write16">gma_write16</a>(<a class="local col3 ref" href="#43hw" title='hw' data-ref="43hw" data-ref-filename="43hw">hw</a>, <a class="local col4 ref" href="#44port" title='port' data-ref="44port" data-ref-filename="44port">port</a>, <a class="local col5 ref" href="#45reg" title='reg' data-ref="45reg" data-ref-filename="45reg">reg</a>,  (<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a>) <a class="local col6 ref" href="#46addr" title='addr' data-ref="46addr" data-ref-filename="46addr">addr</a>[<var>0</var>] | ((<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a>) <a class="local col6 ref" href="#46addr" title='addr' data-ref="46addr" data-ref-filename="46addr">addr</a>[<var>1</var>] &lt;&lt; <var>8</var>));</td></tr>
<tr><th id="2410">2410</th><td>	<a class="ref fn" href="#gma_write16" title='gma_write16' data-ref="gma_write16" data-ref-filename="gma_write16">gma_write16</a>(<a class="local col3 ref" href="#43hw" title='hw' data-ref="43hw" data-ref-filename="43hw">hw</a>, <a class="local col4 ref" href="#44port" title='port' data-ref="44port" data-ref-filename="44port">port</a>, <a class="local col5 ref" href="#45reg" title='reg' data-ref="45reg" data-ref-filename="45reg">reg</a>+<var>4</var>,(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a>) <a class="local col6 ref" href="#46addr" title='addr' data-ref="46addr" data-ref-filename="46addr">addr</a>[<var>2</var>] | ((<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a>) <a class="local col6 ref" href="#46addr" title='addr' data-ref="46addr" data-ref-filename="46addr">addr</a>[<var>3</var>] &lt;&lt; <var>8</var>));</td></tr>
<tr><th id="2411">2411</th><td>	<a class="ref fn" href="#gma_write16" title='gma_write16' data-ref="gma_write16" data-ref-filename="gma_write16">gma_write16</a>(<a class="local col3 ref" href="#43hw" title='hw' data-ref="43hw" data-ref-filename="43hw">hw</a>, <a class="local col4 ref" href="#44port" title='port' data-ref="44port" data-ref-filename="44port">port</a>, <a class="local col5 ref" href="#45reg" title='reg' data-ref="45reg" data-ref-filename="45reg">reg</a>+<var>8</var>,(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a>) <a class="local col6 ref" href="#46addr" title='addr' data-ref="46addr" data-ref-filename="46addr">addr</a>[<var>4</var>] | ((<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a>) <a class="local col6 ref" href="#46addr" title='addr' data-ref="46addr" data-ref-filename="46addr">addr</a>[<var>5</var>] &lt;&lt; <var>8</var>));</td></tr>
<tr><th id="2412">2412</th><td>}</td></tr>
<tr><th id="2413">2413</th><td></td></tr>
<tr><th id="2414">2414</th><td><i>/* PCI config space access */</i></td></tr>
<tr><th id="2415">2415</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl def fn" id="sky2_pci_read32" title='sky2_pci_read32' data-ref="sky2_pci_read32" data-ref-filename="sky2_pci_read32">sky2_pci_read32</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#sky2_hw" title='sky2_hw' data-ref="sky2_hw" data-ref-filename="sky2_hw">sky2_hw</a> *<dfn class="local col7 decl" id="47hw" title='hw' data-type='const struct sky2_hw *' data-ref="47hw" data-ref-filename="47hw">hw</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="48reg" title='reg' data-type='unsigned int' data-ref="48reg" data-ref-filename="48reg">reg</dfn>)</td></tr>
<tr><th id="2416">2416</th><td>{</td></tr>
<tr><th id="2417">2417</th><td>	<b>return</b> <a class="ref fn" href="#sky2_read32" title='sky2_read32' data-ref="sky2_read32" data-ref-filename="sky2_read32">sky2_read32</a>(<a class="local col7 ref" href="#47hw" title='hw' data-ref="47hw" data-ref-filename="47hw">hw</a>, <a class="enum" href="#Y2_CFG_SPC" title='Y2_CFG_SPC' data-ref="Y2_CFG_SPC" data-ref-filename="Y2_CFG_SPC">Y2_CFG_SPC</a> + <a class="local col8 ref" href="#48reg" title='reg' data-ref="48reg" data-ref-filename="48reg">reg</a>);</td></tr>
<tr><th id="2418">2418</th><td>}</td></tr>
<tr><th id="2419">2419</th><td></td></tr>
<tr><th id="2420">2420</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="decl def fn" id="sky2_pci_read16" title='sky2_pci_read16' data-ref="sky2_pci_read16" data-ref-filename="sky2_pci_read16">sky2_pci_read16</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#sky2_hw" title='sky2_hw' data-ref="sky2_hw" data-ref-filename="sky2_hw">sky2_hw</a> *<dfn class="local col9 decl" id="49hw" title='hw' data-type='const struct sky2_hw *' data-ref="49hw" data-ref-filename="49hw">hw</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="50reg" title='reg' data-type='unsigned int' data-ref="50reg" data-ref-filename="50reg">reg</dfn>)</td></tr>
<tr><th id="2421">2421</th><td>{</td></tr>
<tr><th id="2422">2422</th><td>	<b>return</b> <a class="ref fn" href="#sky2_read16" title='sky2_read16' data-ref="sky2_read16" data-ref-filename="sky2_read16">sky2_read16</a>(<a class="local col9 ref" href="#49hw" title='hw' data-ref="49hw" data-ref-filename="49hw">hw</a>, <a class="enum" href="#Y2_CFG_SPC" title='Y2_CFG_SPC' data-ref="Y2_CFG_SPC" data-ref-filename="Y2_CFG_SPC">Y2_CFG_SPC</a> + <a class="local col0 ref" href="#50reg" title='reg' data-ref="50reg" data-ref-filename="50reg">reg</a>);</td></tr>
<tr><th id="2423">2423</th><td>}</td></tr>
<tr><th id="2424">2424</th><td></td></tr>
<tr><th id="2425">2425</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="sky2_pci_write32" title='sky2_pci_write32' data-ref="sky2_pci_write32" data-ref-filename="sky2_pci_write32">sky2_pci_write32</dfn>(<b>struct</b> <a class="type" href="#sky2_hw" title='sky2_hw' data-ref="sky2_hw" data-ref-filename="sky2_hw">sky2_hw</a> *<dfn class="local col1 decl" id="51hw" title='hw' data-type='struct sky2_hw *' data-ref="51hw" data-ref-filename="51hw">hw</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="52reg" title='reg' data-type='unsigned int' data-ref="52reg" data-ref-filename="52reg">reg</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col3 decl" id="53val" title='val' data-type='u32' data-ref="53val" data-ref-filename="53val">val</dfn>)</td></tr>
<tr><th id="2426">2426</th><td>{</td></tr>
<tr><th id="2427">2427</th><td>	<a class="ref fn" href="#sky2_write32" title='sky2_write32' data-ref="sky2_write32" data-ref-filename="sky2_write32">sky2_write32</a>(<a class="local col1 ref" href="#51hw" title='hw' data-ref="51hw" data-ref-filename="51hw">hw</a>, <a class="enum" href="#Y2_CFG_SPC" title='Y2_CFG_SPC' data-ref="Y2_CFG_SPC" data-ref-filename="Y2_CFG_SPC">Y2_CFG_SPC</a> + <a class="local col2 ref" href="#52reg" title='reg' data-ref="52reg" data-ref-filename="52reg">reg</a>, <a class="local col3 ref" href="#53val" title='val' data-ref="53val" data-ref-filename="53val">val</a>);</td></tr>
<tr><th id="2428">2428</th><td>}</td></tr>
<tr><th id="2429">2429</th><td></td></tr>
<tr><th id="2430">2430</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="sky2_pci_write16" title='sky2_pci_write16' data-ref="sky2_pci_write16" data-ref-filename="sky2_pci_write16">sky2_pci_write16</dfn>(<b>struct</b> <a class="type" href="#sky2_hw" title='sky2_hw' data-ref="sky2_hw" data-ref-filename="sky2_hw">sky2_hw</a> *<dfn class="local col4 decl" id="54hw" title='hw' data-type='struct sky2_hw *' data-ref="54hw" data-ref-filename="54hw">hw</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="55reg" title='reg' data-type='unsigned int' data-ref="55reg" data-ref-filename="55reg">reg</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col6 decl" id="56val" title='val' data-type='u16' data-ref="56val" data-ref-filename="56val">val</dfn>)</td></tr>
<tr><th id="2431">2431</th><td>{</td></tr>
<tr><th id="2432">2432</th><td>	<a class="ref fn" href="#sky2_write16" title='sky2_write16' data-ref="sky2_write16" data-ref-filename="sky2_write16">sky2_write16</a>(<a class="local col4 ref" href="#54hw" title='hw' data-ref="54hw" data-ref-filename="54hw">hw</a>, <a class="enum" href="#Y2_CFG_SPC" title='Y2_CFG_SPC' data-ref="Y2_CFG_SPC" data-ref-filename="Y2_CFG_SPC">Y2_CFG_SPC</a> + <a class="local col5 ref" href="#55reg" title='reg' data-ref="55reg" data-ref-filename="55reg">reg</a>, <a class="local col6 ref" href="#56val" title='val' data-ref="56val" data-ref-filename="56val">val</a>);</td></tr>
<tr><th id="2433">2433</th><td>}</td></tr>
<tr><th id="2434">2434</th><td><u>#<span data-ppcond="5">endif</span></u></td></tr>
<tr><th id="2435">2435</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='sky2.c.html'>linux/drivers/net/ethernet/marvell/sky2.c</a><br/>Generated on <em>2019-Oct-10</em> from project linux revision <em>4.15.10</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
