Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_14 -L secureip -L xpm --snapshot phase_test_behav xil_defaultlib.phase_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_accum_v12_0_14.c_accum_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_accum_v3_0_6.xbip_accum_v3_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_6.xbip_accum_v3_0_6_pkg
Compiling package c_accum_v12_0_14.c_accum_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package unisim.vcomponents
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=20...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture struct of entity c_accum_v12_0_14.c_accum_v12_0_14_fabric_legacy [\c_accum_v12_0_14_fabric_legacy(...]
Compiling architecture rtl of entity c_accum_v12_0_14.c_accum_v12_0_14_legacy [\c_accum_v12_0_14_legacy(c_famil...]
Compiling architecture synth of entity c_accum_v12_0_14.c_accum_v12_0_14_viv [\c_accum_v12_0_14_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_14.c_accum_v12_0_14 [\c_accum_v12_0_14(c_xdevicefamil...]
Compiling architecture c_accum_0_arch of entity xil_defaultlib.c_accum_0 [c_accum_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture struct of entity c_accum_v12_0_14.c_accum_v12_0_14_fabric_legacy [\c_accum_v12_0_14_fabric_legacy(...]
Compiling architecture rtl of entity c_accum_v12_0_14.c_accum_v12_0_14_legacy [\c_accum_v12_0_14_legacy(c_famil...]
Compiling architecture synth of entity c_accum_v12_0_14.c_accum_v12_0_14_viv [\c_accum_v12_0_14_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_14.c_accum_v12_0_14 [\c_accum_v12_0_14(c_xdevicefamil...]
Compiling architecture c_accum_1_arch of entity xil_defaultlib.c_accum_1 [c_accum_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Phase_accumulator_for_diego_ref [phase_accumulator_for_diego_ref_...]
Compiling architecture behavioral of entity xil_defaultlib.phase_test
Built simulation snapshot phase_test_behav
