{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 18:34:34 2017 " "Info: Processing started: Mon Dec 04 18:34:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off COADEXP6 -c COADEXP6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off COADEXP6 -c COADEXP6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "COADEXP6.bdf" "" { Schematic "E:/COADEXP6/COADEXP6.bdf" { { 312 480 648 328 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register uPC:inst\|74161:inst1\|f74161:sub\|87 uPC:inst\|74161:inst\|f74161:sub\|110 340.02 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 340.02 MHz between source register \"uPC:inst\|74161:inst1\|f74161:sub\|87\" and destination register \"uPC:inst\|74161:inst\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.358 ns + Longest register register " "Info: + Longest register to register delay is 2.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uPC:inst\|74161:inst1\|f74161:sub\|87 1 REG LCFF_X25_Y5_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y5_N19; Fanout = 5; REG Node = 'uPC:inst\|74161:inst1\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.589 ns) 1.052 ns uPC:inst\|74161:inst\|f74161:sub\|75~158 2 COMB LCCOMB_X25_Y5_N28 5 " "Info: 2: + IC(0.463 ns) + CELL(0.589 ns) = 1.052 ns; Loc. = LCCOMB_X25_Y5_N28; Fanout = 5; COMB Node = 'uPC:inst\|74161:inst\|f74161:sub\|75~158'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { uPC:inst|74161:inst1|f74161:sub|87 uPC:inst|74161:inst|f74161:sub|75~158 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.206 ns) 1.659 ns uPC:inst\|74161:inst\|f74161:sub\|106~11 3 COMB LCCOMB_X25_Y5_N30 1 " "Info: 3: + IC(0.401 ns) + CELL(0.206 ns) = 1.659 ns; Loc. = LCCOMB_X25_Y5_N30; Fanout = 1; COMB Node = 'uPC:inst\|74161:inst\|f74161:sub\|106~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { uPC:inst|74161:inst|f74161:sub|75~158 uPC:inst|74161:inst|f74161:sub|106~11 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 760 224 288 800 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 2.250 ns uPC:inst\|74161:inst\|f74161:sub\|109~122 4 COMB LCCOMB_X25_Y5_N14 1 " "Info: 4: + IC(0.385 ns) + CELL(0.206 ns) = 2.250 ns; Loc. = LCCOMB_X25_Y5_N14; Fanout = 1; COMB Node = 'uPC:inst\|74161:inst\|f74161:sub\|109~122'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { uPC:inst|74161:inst|f74161:sub|106~11 uPC:inst|74161:inst|f74161:sub|109~122 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.358 ns uPC:inst\|74161:inst\|f74161:sub\|110 5 REG LCFF_X25_Y5_N15 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.358 ns; Loc. = LCFF_X25_Y5_N15; Fanout = 3; REG Node = 'uPC:inst\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { uPC:inst|74161:inst|f74161:sub|109~122 uPC:inst|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.109 ns ( 47.03 % ) " "Info: Total cell delay = 1.109 ns ( 47.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.249 ns ( 52.97 % ) " "Info: Total interconnect delay = 1.249 ns ( 52.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { uPC:inst|74161:inst1|f74161:sub|87 uPC:inst|74161:inst|f74161:sub|75~158 uPC:inst|74161:inst|f74161:sub|106~11 uPC:inst|74161:inst|f74161:sub|109~122 uPC:inst|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.358 ns" { uPC:inst|74161:inst1|f74161:sub|87 {} uPC:inst|74161:inst|f74161:sub|75~158 {} uPC:inst|74161:inst|f74161:sub|106~11 {} uPC:inst|74161:inst|f74161:sub|109~122 {} uPC:inst|74161:inst|f74161:sub|110 {} } { 0.000ns 0.463ns 0.401ns 0.385ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.868 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP6.bdf" "" { Schematic "E:/COADEXP6/COADEXP6.bdf" { { 312 480 648 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CLK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "COADEXP6.bdf" "" { Schematic "E:/COADEXP6/COADEXP6.bdf" { { 312 480 648 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 2.868 ns uPC:inst\|74161:inst\|f74161:sub\|110 3 REG LCFF_X25_Y5_N15 3 " "Info: 3: + IC(0.913 ns) + CELL(0.666 ns) = 2.868 ns; Loc. = LCFF_X25_Y5_N15; Fanout = 3; REG Node = 'uPC:inst\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { CLK~clkctrl uPC:inst|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.32 % ) " "Info: Total cell delay = 1.816 ns ( 63.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.052 ns ( 36.68 % ) " "Info: Total interconnect delay = 1.052 ns ( 36.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CLK CLK~clkctrl uPC:inst|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uPC:inst|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.913ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.868 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP6.bdf" "" { Schematic "E:/COADEXP6/COADEXP6.bdf" { { 312 480 648 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CLK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "COADEXP6.bdf" "" { Schematic "E:/COADEXP6/COADEXP6.bdf" { { 312 480 648 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 2.868 ns uPC:inst\|74161:inst1\|f74161:sub\|87 3 REG LCFF_X25_Y5_N19 5 " "Info: 3: + IC(0.913 ns) + CELL(0.666 ns) = 2.868 ns; Loc. = LCFF_X25_Y5_N19; Fanout = 5; REG Node = 'uPC:inst\|74161:inst1\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { CLK~clkctrl uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.32 % ) " "Info: Total cell delay = 1.816 ns ( 63.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.052 ns ( 36.68 % ) " "Info: Total interconnect delay = 1.052 ns ( 36.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CLK CLK~clkctrl uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uPC:inst|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.139ns 0.913ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CLK CLK~clkctrl uPC:inst|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uPC:inst|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.913ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CLK CLK~clkctrl uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uPC:inst|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.139ns 0.913ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { uPC:inst|74161:inst1|f74161:sub|87 uPC:inst|74161:inst|f74161:sub|75~158 uPC:inst|74161:inst|f74161:sub|106~11 uPC:inst|74161:inst|f74161:sub|109~122 uPC:inst|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.358 ns" { uPC:inst|74161:inst1|f74161:sub|87 {} uPC:inst|74161:inst|f74161:sub|75~158 {} uPC:inst|74161:inst|f74161:sub|106~11 {} uPC:inst|74161:inst|f74161:sub|109~122 {} uPC:inst|74161:inst|f74161:sub|110 {} } { 0.000ns 0.463ns 0.401ns 0.385ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CLK CLK~clkctrl uPC:inst|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uPC:inst|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.913ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CLK CLK~clkctrl uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uPC:inst|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.139ns 0.913ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uPC:inst|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { uPC:inst|74161:inst|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "uPC:inst\|74161:inst\|f74161:sub\|110 EN CLK 6.916 ns register " "Info: tsu for register \"uPC:inst\|74161:inst\|f74161:sub\|110\" (data pin = \"EN\", clock pin = \"CLK\") is 6.916 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.824 ns + Longest pin register " "Info: + Longest pin to register delay is 9.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns EN 1 PIN PIN_67 4 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 4; PIN Node = 'EN'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "COADEXP6.bdf" "" { Schematic "E:/COADEXP6/COADEXP6.bdf" { { 264 568 736 280 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.910 ns) + CELL(0.614 ns) 8.518 ns uPC:inst\|74161:inst\|f74161:sub\|75~158 2 COMB LCCOMB_X25_Y5_N28 5 " "Info: 2: + IC(6.910 ns) + CELL(0.614 ns) = 8.518 ns; Loc. = LCCOMB_X25_Y5_N28; Fanout = 5; COMB Node = 'uPC:inst\|74161:inst\|f74161:sub\|75~158'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.524 ns" { EN uPC:inst|74161:inst|f74161:sub|75~158 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.206 ns) 9.125 ns uPC:inst\|74161:inst\|f74161:sub\|106~11 3 COMB LCCOMB_X25_Y5_N30 1 " "Info: 3: + IC(0.401 ns) + CELL(0.206 ns) = 9.125 ns; Loc. = LCCOMB_X25_Y5_N30; Fanout = 1; COMB Node = 'uPC:inst\|74161:inst\|f74161:sub\|106~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { uPC:inst|74161:inst|f74161:sub|75~158 uPC:inst|74161:inst|f74161:sub|106~11 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 760 224 288 800 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 9.716 ns uPC:inst\|74161:inst\|f74161:sub\|109~122 4 COMB LCCOMB_X25_Y5_N14 1 " "Info: 4: + IC(0.385 ns) + CELL(0.206 ns) = 9.716 ns; Loc. = LCCOMB_X25_Y5_N14; Fanout = 1; COMB Node = 'uPC:inst\|74161:inst\|f74161:sub\|109~122'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { uPC:inst|74161:inst|f74161:sub|106~11 uPC:inst|74161:inst|f74161:sub|109~122 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.824 ns uPC:inst\|74161:inst\|f74161:sub\|110 5 REG LCFF_X25_Y5_N15 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.824 ns; Loc. = LCFF_X25_Y5_N15; Fanout = 3; REG Node = 'uPC:inst\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { uPC:inst|74161:inst|f74161:sub|109~122 uPC:inst|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.128 ns ( 21.66 % ) " "Info: Total cell delay = 2.128 ns ( 21.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.696 ns ( 78.34 % ) " "Info: Total interconnect delay = 7.696 ns ( 78.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.824 ns" { EN uPC:inst|74161:inst|f74161:sub|75~158 uPC:inst|74161:inst|f74161:sub|106~11 uPC:inst|74161:inst|f74161:sub|109~122 uPC:inst|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.824 ns" { EN {} EN~combout {} uPC:inst|74161:inst|f74161:sub|75~158 {} uPC:inst|74161:inst|f74161:sub|106~11 {} uPC:inst|74161:inst|f74161:sub|109~122 {} uPC:inst|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 6.910ns 0.401ns 0.385ns 0.000ns } { 0.000ns 0.994ns 0.614ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.868 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP6.bdf" "" { Schematic "E:/COADEXP6/COADEXP6.bdf" { { 312 480 648 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CLK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "COADEXP6.bdf" "" { Schematic "E:/COADEXP6/COADEXP6.bdf" { { 312 480 648 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 2.868 ns uPC:inst\|74161:inst\|f74161:sub\|110 3 REG LCFF_X25_Y5_N15 3 " "Info: 3: + IC(0.913 ns) + CELL(0.666 ns) = 2.868 ns; Loc. = LCFF_X25_Y5_N15; Fanout = 3; REG Node = 'uPC:inst\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { CLK~clkctrl uPC:inst|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.32 % ) " "Info: Total cell delay = 1.816 ns ( 63.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.052 ns ( 36.68 % ) " "Info: Total interconnect delay = 1.052 ns ( 36.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CLK CLK~clkctrl uPC:inst|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uPC:inst|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.913ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.824 ns" { EN uPC:inst|74161:inst|f74161:sub|75~158 uPC:inst|74161:inst|f74161:sub|106~11 uPC:inst|74161:inst|f74161:sub|109~122 uPC:inst|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.824 ns" { EN {} EN~combout {} uPC:inst|74161:inst|f74161:sub|75~158 {} uPC:inst|74161:inst|f74161:sub|106~11 {} uPC:inst|74161:inst|f74161:sub|109~122 {} uPC:inst|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 6.910ns 0.401ns 0.385ns 0.000ns } { 0.000ns 0.994ns 0.614ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CLK CLK~clkctrl uPC:inst|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uPC:inst|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.913ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q7 uPC:inst\|74161:inst\|f74161:sub\|110 10.245 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q7\" through register \"uPC:inst\|74161:inst\|f74161:sub\|110\" is 10.245 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.868 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP6.bdf" "" { Schematic "E:/COADEXP6/COADEXP6.bdf" { { 312 480 648 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CLK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "COADEXP6.bdf" "" { Schematic "E:/COADEXP6/COADEXP6.bdf" { { 312 480 648 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 2.868 ns uPC:inst\|74161:inst\|f74161:sub\|110 3 REG LCFF_X25_Y5_N15 3 " "Info: 3: + IC(0.913 ns) + CELL(0.666 ns) = 2.868 ns; Loc. = LCFF_X25_Y5_N15; Fanout = 3; REG Node = 'uPC:inst\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { CLK~clkctrl uPC:inst|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.32 % ) " "Info: Total cell delay = 1.816 ns ( 63.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.052 ns ( 36.68 % ) " "Info: Total interconnect delay = 1.052 ns ( 36.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CLK CLK~clkctrl uPC:inst|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uPC:inst|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.913ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.073 ns + Longest register pin " "Info: + Longest register to pin delay is 7.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uPC:inst\|74161:inst\|f74161:sub\|110 1 REG LCFF_X25_Y5_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y5_N15; Fanout = 3; REG Node = 'uPC:inst\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uPC:inst|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.797 ns) + CELL(3.276 ns) 7.073 ns Q7 2 PIN PIN_191 0 " "Info: 2: + IC(3.797 ns) + CELL(3.276 ns) = 7.073 ns; Loc. = PIN_191; Fanout = 0; PIN Node = 'Q7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.073 ns" { uPC:inst|74161:inst|f74161:sub|110 Q7 } "NODE_NAME" } } { "COADEXP6.bdf" "" { Schematic "E:/COADEXP6/COADEXP6.bdf" { { 232 1232 1408 248 "Q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.276 ns ( 46.32 % ) " "Info: Total cell delay = 3.276 ns ( 46.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.797 ns ( 53.68 % ) " "Info: Total interconnect delay = 3.797 ns ( 53.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.073 ns" { uPC:inst|74161:inst|f74161:sub|110 Q7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.073 ns" { uPC:inst|74161:inst|f74161:sub|110 {} Q7 {} } { 0.000ns 3.797ns } { 0.000ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CLK CLK~clkctrl uPC:inst|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uPC:inst|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.913ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.073 ns" { uPC:inst|74161:inst|f74161:sub|110 Q7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.073 ns" { uPC:inst|74161:inst|f74161:sub|110 {} Q7 {} } { 0.000ns 3.797ns } { 0.000ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLK uRD 6.946 ns Longest " "Info: Longest tpd from source pin \"CLK\" to destination pin \"uRD\" is 6.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP6.bdf" "" { Schematic "E:/COADEXP6/COADEXP6.bdf" { { 312 480 648 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(3.296 ns) 6.946 ns uRD 2 PIN PIN_60 0 " "Info: 2: + IC(2.500 ns) + CELL(3.296 ns) = 6.946 ns; Loc. = PIN_60; Fanout = 0; PIN Node = 'uRD'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.796 ns" { CLK uRD } "NODE_NAME" } } { "COADEXP6.bdf" "" { Schematic "E:/COADEXP6/COADEXP6.bdf" { { 488 656 832 504 "uRD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.446 ns ( 64.01 % ) " "Info: Total cell delay = 4.446 ns ( 64.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 35.99 % ) " "Info: Total interconnect delay = 2.500 ns ( 35.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.946 ns" { CLK uRD } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.946 ns" { CLK {} CLK~combout {} uRD {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 1.150ns 3.296ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "uPC:inst\|74161:inst1\|f74161:sub\|99 D2 CLK -4.673 ns register " "Info: th for register \"uPC:inst\|74161:inst1\|f74161:sub\|99\" (data pin = \"D2\", clock pin = \"CLK\") is -4.673 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.868 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 3 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP6.bdf" "" { Schematic "E:/COADEXP6/COADEXP6.bdf" { { 312 480 648 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CLK~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "COADEXP6.bdf" "" { Schematic "E:/COADEXP6/COADEXP6.bdf" { { 312 480 648 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 2.868 ns uPC:inst\|74161:inst1\|f74161:sub\|99 3 REG LCFF_X25_Y5_N13 4 " "Info: 3: + IC(0.913 ns) + CELL(0.666 ns) = 2.868 ns; Loc. = LCFF_X25_Y5_N13; Fanout = 4; REG Node = 'uPC:inst\|74161:inst1\|f74161:sub\|99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { CLK~clkctrl uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.32 % ) " "Info: Total cell delay = 1.816 ns ( 63.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.052 ns ( 36.68 % ) " "Info: Total interconnect delay = 1.052 ns ( 36.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CLK CLK~clkctrl uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uPC:inst|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.139ns 0.913ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.847 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns D2 1 PIN PIN_81 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 1; PIN Node = 'D2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } } { "COADEXP6.bdf" "" { Schematic "E:/COADEXP6/COADEXP6.bdf" { { 168 600 768 184 "D2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.114 ns) + CELL(0.651 ns) 7.739 ns uPC:inst\|74161:inst1\|f74161:sub\|102~72 2 COMB LCCOMB_X25_Y5_N12 1 " "Info: 2: + IC(6.114 ns) + CELL(0.651 ns) = 7.739 ns; Loc. = LCCOMB_X25_Y5_N12; Fanout = 1; COMB Node = 'uPC:inst\|74161:inst1\|f74161:sub\|102~72'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.765 ns" { D2 uPC:inst|74161:inst1|f74161:sub|102~72 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 528 592 584 "102" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.847 ns uPC:inst\|74161:inst1\|f74161:sub\|99 3 REG LCFF_X25_Y5_N13 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.847 ns; Loc. = LCFF_X25_Y5_N13; Fanout = 4; REG Node = 'uPC:inst\|74161:inst1\|f74161:sub\|99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { uPC:inst|74161:inst1|f74161:sub|102~72 uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.733 ns ( 22.08 % ) " "Info: Total cell delay = 1.733 ns ( 22.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.114 ns ( 77.92 % ) " "Info: Total interconnect delay = 6.114 ns ( 77.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { D2 uPC:inst|74161:inst1|f74161:sub|102~72 uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { D2 {} D2~combout {} uPC:inst|74161:inst1|f74161:sub|102~72 {} uPC:inst|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 6.114ns 0.000ns } { 0.000ns 0.974ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CLK CLK~clkctrl uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CLK {} CLK~combout {} CLK~clkctrl {} uPC:inst|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.139ns 0.913ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { D2 uPC:inst|74161:inst1|f74161:sub|102~72 uPC:inst|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { D2 {} D2~combout {} uPC:inst|74161:inst1|f74161:sub|102~72 {} uPC:inst|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 6.114ns 0.000ns } { 0.000ns 0.974ns 0.651ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 18:34:34 2017 " "Info: Processing ended: Mon Dec 04 18:34:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
