;/*****************************************************************************/
;/* SWI.S: SWI Handler                                                        */
;/*****************************************************************************/
;/* This file is part of the uVision/ARM development tools.                   */
;/* Copyright (c) 2005-2006 Keil Software. All rights reserved.               */
;/* This software may only be used under the terms of a valid, current,       */
;/* end user licence from KEIL for a compatible version of KEIL software      */
;/* development tools. Nothing else gives you the right to use this software. */
;/*****************************************************************************/

I_Bit			EQU		0x80
F_Bit			EQU		0x40
T_Bit           EQU     0x20

                PRESERVE8                       ; 8-Byte aligned Stack
                AREA    SWI_Area, CODE, READONLY
                ARM

                EXPORT  SWI_Handler
SWI_Handler   

                STMFD   SP!, {R12, LR}          ; Store R12, LR
                MRS     R12, SPSR               ; Get SPSR
                STMFD   SP!, {R8, R12}          ; Store R8, SPSR
                TST     R12, #T_Bit             ; Check Thumb Bit
                LDRNEH  R12, [LR,#-2]           ; Thumb: Load Halfword
                BICNE   R12, R12, #0xFF00       ; Extract SWI Number
                LDREQ   R12, [LR,#-4]           ; ARM:   Load Word
                BICEQ   R12, R12, #0xFF000000   ; Extract SWI Number

; add code to enable/disable the global IRQ flag
                CMP     R12,#0xFF              
                BEQ     __enable_isr
				
				CMP		R12,#0xFE
				BEQ		__disable_isr

				CMP		R12,#0xFD
				BEQ		__enable_isr_fiq

				CMP		R12,#0xFC
				BEQ		__disable_isr_fiq
				
				CMP		R12,#0xFB
				BEQ		__enable_fiq

				CMP		R12,#0xFA
				BEQ		__disable_fiq				
				
                LDR     R8, SWI_Count
                CMP     R12, R8
                BHS     SWI_Dead                ; Overflow
                ADR     R8, SWI_Table
                LDR     R12, [R8,R12,LSL #2]    ; Load SWI Function Address
                MOV     LR, PC                  ; Return Address
                BX      R12                     ; Call SWI Function 

                LDMFD   SP!, {R8, R12}          ; Load R8, SPSR
                MSR     SPSR_cxsf, R12          ; Set SPSR
                LDMFD   SP!, {R12, PC}^         ; Restore R12 and Return

SWI_Dead        B       SWI_Dead                ; None Existing SWI

SWI_Cnt			EQU    (SWI_End-SWI_Table)/4
	
SWI_Count       DCD     SWI_Cnt

;	Import SWI FUNCTIONS
				IMPORT  __SWI_0

SWI_Table
;	RTX KERNEL SWI FUNCTIONS
               DCD     __SWI_0

SWI_End

__enable_isr
				MRS		R0, SPSR
				MOV		R1, #0xFFFFFFFF
				EOR		R2, R1, #I_Bit			; Máscara Negada
				
				AND 	R0, R0, R2 				; Enable IRQ interrupts
				MSR 	SPSR_c, R0
				
                LDMFD   SP!, {R8, R12}          ; Load R8, SPSR
                LDMFD   SP!, {R12, PC}^         ; Restore R12 and Return
				
__disable_isr
				MRS		R0, SPSR
				ORR		R0, R0, #I_Bit			; Disable IRQ
				MSR 	SPSR_c, R0
				
                LDMFD   SP!, {R8, R12}        	; Load R8, SPSR
                LDMFD   SP!, {R12, PC}^         ; Restore R12 and Return
					
__enable_isr_fiq
				MRS		R0, SPSR
				MOV		R1, #0xFFFFFFFF
				EOR		R2, R1, #I_Bit:OR:F_Bit	; Máscara Negada
				
				AND 	R0, R0, R2 				; Enable IRQ and FIQ interrupts
				MSR 	SPSR_c, R0
				
                LDMFD   SP!, {R8, R12}          ; Load R8, SPSR
                LDMFD   SP!, {R12, PC}^         ; Restore R12 and Return
				
__disable_isr_fiq
				MRS		R0, SPSR
				ORR 	R0, R0, #I_Bit:OR:F_Bit ; Disable IRQ and FIQ interrupts
				MSR 	SPSR_c, R0
				
                LDMFD   SP!, {R8, R12}          ; Load R8, SPSR
                LDMFD   SP!, {R12, PC}^         ; Restore R12 and Return	

__enable_fiq
				MRS		R0, SPSR
				MOV		R1, #0xFFFFFFFF
				EOR		R2, R1, #F_Bit			; Máscara Negada
				
				AND 	R0, R0, R2 				; Enable FIQ interrupts
				MSR 	SPSR_c, R0
				
                LDMFD   SP!, {R8, R12}          ; Load R8, SPSR
                LDMFD   SP!, {R12, PC}^         ; Restore R12 and Return
				
__disable_fiq
				MRS		R0, SPSR
				ORR 	R0, R0, #F_Bit 			; Disable FIQ interrupts
				MSR 	SPSR_c, R0
				
                LDMFD   SP!, {R8, R12}          ; Load R8, SPSR
                LDMFD   SP!, {R12, PC}^         ; Restore R12 and Return
				
                END
