TimeQuest Timing Analyzer report for trabalhofinalcd
Tue Apr 11 01:21:51 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'clock'
 14. Slow 1200mV 85C Model Hold: 'clock'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'clock'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'clk'
 30. Slow 1200mV 0C Model Setup: 'clock'
 31. Slow 1200mV 0C Model Hold: 'clock'
 32. Slow 1200mV 0C Model Hold: 'clk'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'clock'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'clk'
 46. Fast 1200mV 0C Model Setup: 'clock'
 47. Fast 1200mV 0C Model Hold: 'clock'
 48. Fast 1200mV 0C Model Hold: 'clk'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'clock'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; trabalhofinalcd                                    ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16U484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }   ;
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 336.25 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 557.1 MHz  ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -1.974 ; -200.432           ;
; clock ; -0.795 ; -6.373             ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.375 ; 0.000              ;
; clk   ; 0.504 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -148.000                         ;
; clock ; -3.000 ; -14.000                          ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.974 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.064     ; 2.905      ;
; -1.974 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 1.000        ; -0.064     ; 2.905      ;
; -1.974 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.064     ; 2.905      ;
; -1.974 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 1.000        ; -0.064     ; 2.905      ;
; -1.974 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; -0.064     ; 2.905      ;
; -1.974 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 1.000        ; -0.064     ; 2.905      ;
; -1.974 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.064     ; 2.905      ;
; -1.974 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 1.000        ; -0.064     ; 2.905      ;
; -1.970 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.060     ; 2.905      ;
; -1.970 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 1.000        ; -0.060     ; 2.905      ;
; -1.970 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.060     ; 2.905      ;
; -1.970 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 1.000        ; -0.060     ; 2.905      ;
; -1.970 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; -0.060     ; 2.905      ;
; -1.970 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 1.000        ; -0.060     ; 2.905      ;
; -1.970 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.060     ; 2.905      ;
; -1.970 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 1.000        ; -0.060     ; 2.905      ;
; -1.859 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; 0.266      ; 3.120      ;
; -1.859 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; 0.266      ; 3.120      ;
; -1.803 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.061     ; 2.737      ;
; -1.803 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.061     ; 2.737      ;
; -1.803 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.061     ; 2.737      ;
; -1.782 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst2|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 1.000        ; 0.300      ; 3.077      ;
; -1.774 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.060     ; 2.709      ;
; -1.774 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 1.000        ; -0.060     ; 2.709      ;
; -1.774 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.060     ; 2.709      ;
; -1.774 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 1.000        ; -0.060     ; 2.709      ;
; -1.774 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; -0.060     ; 2.709      ;
; -1.774 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 1.000        ; -0.060     ; 2.709      ;
; -1.774 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.060     ; 2.709      ;
; -1.774 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 1.000        ; -0.060     ; 2.709      ;
; -1.755 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst|inst2                          ; clk          ; clk         ; 1.000        ; 0.291      ; 3.041      ;
; -1.750 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst8|inst2  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.685      ;
; -1.747 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 1.000        ; 0.299      ; 3.041      ;
; -1.733 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst8|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst14|inst2                        ; clk          ; clk         ; 1.000        ; -0.077     ; 2.651      ;
; -1.732 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.064     ; 2.663      ;
; -1.732 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 1.000        ; -0.064     ; 2.663      ;
; -1.732 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.064     ; 2.663      ;
; -1.732 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 1.000        ; -0.064     ; 2.663      ;
; -1.732 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; -0.064     ; 2.663      ;
; -1.732 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 1.000        ; -0.064     ; 2.663      ;
; -1.732 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.064     ; 2.663      ;
; -1.732 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 1.000        ; -0.064     ; 2.663      ;
; -1.731 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst11|inst2                        ; clk          ; clk         ; 1.000        ; 0.298      ; 3.024      ;
; -1.718 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.062     ; 2.651      ;
; -1.718 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 1.000        ; -0.062     ; 2.651      ;
; -1.718 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.062     ; 2.651      ;
; -1.718 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst4|inst2  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.653      ;
; -1.718 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 1.000        ; -0.062     ; 2.651      ;
; -1.718 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; -0.062     ; 2.651      ;
; -1.718 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 1.000        ; -0.062     ; 2.651      ;
; -1.718 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.062     ; 2.651      ;
; -1.718 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 1.000        ; -0.062     ; 2.651      ;
; -1.718 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst11|inst2                        ; clk          ; clk         ; 1.000        ; 0.298      ; 3.011      ;
; -1.717 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.061     ; 2.651      ;
; -1.717 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 1.000        ; -0.061     ; 2.651      ;
; -1.717 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.061     ; 2.651      ;
; -1.717 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 1.000        ; -0.061     ; 2.651      ;
; -1.717 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; -0.061     ; 2.651      ;
; -1.717 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 1.000        ; -0.061     ; 2.651      ;
; -1.717 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.061     ; 2.651      ;
; -1.717 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 1.000        ; -0.061     ; 2.651      ;
; -1.706 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst10|inst2                        ; clk          ; clk         ; 1.000        ; 0.299      ; 3.000      ;
; -1.693 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst12|inst2                        ; clk          ; clk         ; 1.000        ; 0.298      ; 2.986      ;
; -1.679 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst10|inst2                        ; clk          ; clk         ; 1.000        ; 0.299      ; 2.973      ;
; -1.671 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst2|inst2  ; clk          ; clk         ; 1.000        ; 0.270      ; 2.936      ;
; -1.671 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst6|inst2  ; clk          ; clk         ; 1.000        ; 0.270      ; 2.936      ;
; -1.663 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst12|inst2                        ; clk          ; clk         ; 1.000        ; 0.298      ; 2.956      ;
; -1.650 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst14|inst2                        ; clk          ; clk         ; 1.000        ; 0.299      ; 2.944      ;
; -1.642 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.061     ; 2.576      ;
; -1.642 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.061     ; 2.576      ;
; -1.642 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.061     ; 2.576      ;
; -1.636 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.061     ; 2.570      ;
; -1.636 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.061     ; 2.570      ;
; -1.636 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.061     ; 2.570      ;
; -1.633 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst|inst2                          ; clk          ; clk         ; 1.000        ; 0.291      ; 2.919      ;
; -1.623 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 1.000        ; 0.299      ; 2.917      ;
; -1.618 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst8|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst14|inst2                        ; clk          ; clk         ; 1.000        ; 0.300      ; 2.913      ;
; -1.586 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; 0.266      ; 2.847      ;
; -1.586 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; 0.266      ; 2.847      ;
; -1.575 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; 0.266      ; 2.836      ;
; -1.575 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; 0.266      ; 2.836      ;
; -1.573 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst5|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst11|inst2                        ; clk          ; clk         ; 1.000        ; -0.047     ; 2.521      ;
; -1.572 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst1|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst|inst2                          ; clk          ; clk         ; 1.000        ; 0.291      ; 2.858      ;
; -1.564 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; 0.300      ; 2.859      ;
; -1.564 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 1.000        ; 0.300      ; 2.859      ;
; -1.564 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; 0.300      ; 2.859      ;
; -1.564 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 1.000        ; 0.300      ; 2.859      ;
; -1.564 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 1.000        ; 0.300      ; 2.859      ;
; -1.564 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; 0.300      ; 2.859      ;
; -1.564 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 1.000        ; 0.300      ; 2.859      ;
; -1.555 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst1|inst2  ; clk          ; clk         ; 1.000        ; -0.063     ; 2.487      ;
; -1.555 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst2|inst2  ; clk          ; clk         ; 1.000        ; -0.063     ; 2.487      ;
; -1.555 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst3|inst2  ; clk          ; clk         ; 1.000        ; -0.063     ; 2.487      ;
; -1.555 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst4|inst2  ; clk          ; clk         ; 1.000        ; -0.063     ; 2.487      ;
; -1.555 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst5|inst2  ; clk          ; clk         ; 1.000        ; -0.063     ; 2.487      ;
; -1.555 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst7|inst2  ; clk          ; clk         ; 1.000        ; -0.063     ; 2.487      ;
; -1.551 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.062     ; 2.484      ;
; -1.551 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.062     ; 2.484      ;
; -1.551 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 1.000        ; -0.062     ; 2.484      ;
; -1.551 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.062     ; 2.484      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.795 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.728      ;
; -0.795 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.728      ;
; -0.789 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.722      ;
; -0.714 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.647      ;
; -0.683 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.616      ;
; -0.679 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.612      ;
; -0.679 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.612      ;
; -0.678 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.287      ; 1.960      ;
; -0.677 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.610      ;
; -0.677 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.610      ;
; -0.673 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.606      ;
; -0.602 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.535      ;
; -0.598 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.531      ;
; -0.597 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.287      ; 1.879      ;
; -0.576 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.076     ; 1.495      ;
; -0.567 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.500      ;
; -0.567 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.500      ;
; -0.566 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.287      ; 1.848      ;
; -0.564 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.497      ;
; -0.563 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.496      ;
; -0.563 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.496      ;
; -0.562 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.287      ; 1.844      ;
; -0.562 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.287      ; 1.844      ;
; -0.561 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.494      ;
; -0.561 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.494      ;
; -0.561 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.494      ;
; -0.557 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.490      ;
; -0.556 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.287      ; 1.838      ;
; -0.497 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.076     ; 1.416      ;
; -0.486 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.419      ;
; -0.485 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.287      ; 1.767      ;
; -0.484 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.417      ;
; -0.482 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.415      ;
; -0.481 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.287      ; 1.763      ;
; -0.462 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.076     ; 1.381      ;
; -0.450 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.287      ; 1.732      ;
; -0.450 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.287      ; 1.732      ;
; -0.448 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.381      ;
; -0.448 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.381      ;
; -0.447 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.380      ;
; -0.445 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.062     ; 1.378      ;
; -0.444 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.287      ; 1.726      ;
; -0.444 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.287      ; 1.726      ;
; -0.369 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.287      ; 1.651      ;
; -0.367 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.287      ; 1.649      ;
; -0.334 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.287      ; 1.616      ;
; -0.331 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.287      ; 1.613      ;
; -0.329 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.287      ; 1.611      ;
; -0.328 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.287      ; 1.610      ;
; -0.252 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.287      ; 1.534      ;
; -0.251 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.287      ; 1.533      ;
; -0.215 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.287      ; 1.497      ;
; -0.213 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.287      ; 1.495      ;
; -0.207 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.287      ; 1.489      ;
; -0.136 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.287      ; 1.418      ;
; -0.065 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.076     ; 0.984      ;
; -0.056 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.062     ; 0.989      ;
; -0.053 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.062     ; 0.986      ;
; -0.052 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.062     ; 0.985      ;
; -0.050 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.062     ; 0.983      ;
; -0.041 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.076     ; 0.960      ;
; -0.031 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.062     ; 0.964      ;
; -0.031 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.062     ; 0.964      ;
; -0.028 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.062     ; 0.961      ;
; -0.027 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.062     ; 0.960      ;
; 0.211  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.076     ; 0.708      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.375 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.076      ; 0.608      ;
; 0.462 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.425      ; 1.044      ;
; 0.481 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.425      ; 1.063      ;
; 0.535 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.076      ; 0.768      ;
; 0.540 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.076      ; 0.773      ;
; 0.550 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 0.000        ; 0.062      ; 0.772      ;
; 0.555 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 0.000        ; 0.062      ; 0.774      ;
; 0.572 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.425      ; 1.154      ;
; 0.574 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.425      ; 1.156      ;
; 0.575 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.425      ; 1.157      ;
; 0.591 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.425      ; 1.173      ;
; 0.593 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.425      ; 1.175      ;
; 0.593 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.425      ; 1.175      ;
; 0.685 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.425      ; 1.267      ;
; 0.687 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.425      ; 1.269      ;
; 0.688 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.425      ; 1.270      ;
; 0.702 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.425      ; 1.284      ;
; 0.703 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.425      ; 1.285      ;
; 0.705 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.425      ; 1.287      ;
; 0.798 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.425      ; 1.380      ;
; 0.798 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.425      ; 1.380      ;
; 0.800 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.425      ; 1.382      ;
; 0.810 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.076      ; 1.043      ;
; 0.812 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.425      ; 1.394      ;
; 0.814 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.425      ; 1.396      ;
; 0.816 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.425      ; 1.398      ;
; 0.825 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.044      ;
; 0.826 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.045      ;
; 0.827 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.046      ;
; 0.827 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.076      ; 1.060      ;
; 0.829 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.076      ; 1.062      ;
; 0.839 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.058      ;
; 0.841 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.060      ;
; 0.842 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.061      ;
; 0.843 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.063      ;
; 0.908 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.425      ; 1.490      ;
; 0.910 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.425      ; 1.492      ;
; 0.926 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.425      ; 1.508      ;
; 0.928 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.425      ; 1.510      ;
; 0.935 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.154      ;
; 0.936 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.155      ;
; 0.937 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.156      ;
; 0.937 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.156      ;
; 0.939 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.158      ;
; 0.951 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.170      ;
; 0.953 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.172      ;
; 0.953 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.172      ;
; 0.954 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.173      ;
; 0.955 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.174      ;
; 1.047 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.266      ;
; 1.049 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.268      ;
; 1.049 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.268      ;
; 1.063 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.282      ;
; 1.065 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.284      ;
; 1.067 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.286      ;
; 1.159 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.378      ;
; 1.177 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.396      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.504 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 0.000        ; 0.437      ; 1.098      ;
; 0.513 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 0.000        ; 0.437      ; 1.107      ;
; 0.528 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 0.000        ; 0.437      ; 1.122      ;
; 0.532 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst7|inst2  ; clk          ; clk         ; 0.000        ; 0.409      ; 1.098      ;
; 0.540 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst8|inst2  ; clk          ; clk         ; 0.000        ; 0.409      ; 1.106      ;
; 0.545 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst3|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst9|inst2                         ; clk          ; clk         ; 0.000        ; 0.437      ; 1.139      ;
; 0.546 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst6|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst12|inst2                        ; clk          ; clk         ; 0.000        ; 0.437      ; 1.140      ;
; 0.555 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst4|inst2  ; clk          ; clk         ; 0.000        ; 0.409      ; 1.121      ;
; 0.562 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst13|inst2                        ; clk          ; clk         ; 0.000        ; 0.437      ; 1.156      ;
; 0.626 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst1|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst|inst2                          ; clk          ; clk         ; 0.000        ; 0.428      ; 1.211      ;
; 0.632 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst8|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst14|inst2                        ; clk          ; clk         ; 0.000        ; 0.436      ; 1.225      ;
; 0.648 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst9|inst2                         ; clk          ; clk         ; 0.000        ; 0.437      ; 1.242      ;
; 0.655 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst14|inst2                        ; clk          ; clk         ; 0.000        ; 0.438      ; 1.250      ;
; 0.662 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst5|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst11|inst2                        ; clk          ; clk         ; 0.000        ; 0.438      ; 1.257      ;
; 0.672 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst10|inst2                        ; clk          ; clk         ; 0.000        ; 0.437      ; 1.266      ;
; 0.672 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst9|inst2                         ; clk          ; clk         ; 0.000        ; 0.437      ; 1.266      ;
; 0.695 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst2|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 0.000        ; 0.438      ; 1.290      ;
; 0.707 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst3|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst9|inst2                         ; clk          ; clk         ; 0.000        ; 0.437      ; 1.301      ;
; 0.718 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 0.000        ; 0.437      ; 1.312      ;
; 0.729 ; REG_1BYTE:DATA_REG|REG_1BIT:inst8|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.947      ;
; 0.746 ; REG_1BYTE:DATA_REG|REG_1BIT:inst11|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 0.000        ; 0.397      ; 1.300      ;
; 0.750 ; REG_1BYTE:DATA_REG|REG_1BIT:inst9|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.968      ;
; 0.750 ; REG_1BYTE:DATA_REG|REG_1BIT:inst9|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.968      ;
; 0.750 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.968      ;
; 0.752 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.970      ;
; 0.756 ; REG_1BYTE:DATA_REG|REG_1BIT:inst|inst2                              ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.974      ;
; 0.758 ; REG_1BYTE:DATA_REG|REG_1BIT:inst|inst2                              ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.976      ;
; 0.770 ; REG_1BYTE:DATA_REG|REG_1BIT:inst8|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 0.000        ; 0.401      ; 1.328      ;
; 0.774 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst4|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst10|inst2                        ; clk          ; clk         ; 0.000        ; 0.435      ; 1.366      ;
; 0.783 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst5|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst11|inst2                        ; clk          ; clk         ; 0.000        ; 0.435      ; 1.375      ;
; 0.805 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 0.000        ; 0.406      ; 1.368      ;
; 0.805 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 0.000        ; 0.407      ; 1.369      ;
; 0.806 ; REG_1BYTE:DATA_REG|REG_1BIT:inst11|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 0.000        ; 0.061      ; 1.024      ;
; 0.814 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst1|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst|inst2                          ; clk          ; clk         ; 0.000        ; 0.431      ; 1.402      ;
; 0.816 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst6|inst2  ; clk          ; clk         ; 0.000        ; 0.436      ; 1.409      ;
; 0.819 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst7|inst2  ; clk          ; clk         ; 0.000        ; 0.400      ; 1.376      ;
; 0.840 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst7|inst2  ; clk          ; clk         ; 0.000        ; 0.408      ; 1.405      ;
; 0.844 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst|inst2                          ; clk          ; clk         ; 0.000        ; 0.429      ; 1.430      ;
; 0.845 ; REG_1BYTE:DATA_REG|REG_1BIT:inst|inst2                              ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst1|inst2  ; clk          ; clk         ; 0.000        ; 0.408      ; 1.410      ;
; 0.855 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst12|inst2                        ; clk          ; clk         ; 0.000        ; 0.437      ; 1.449      ;
; 0.855 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst4|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst10|inst2                        ; clk          ; clk         ; 0.000        ; 0.437      ; 1.449      ;
; 0.868 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 0.000        ; 0.437      ; 1.462      ;
; 0.879 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst11|inst2                        ; clk          ; clk         ; 0.000        ; 0.436      ; 1.472      ;
; 0.901 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst1|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst|inst2                          ; clk          ; clk         ; 0.000        ; 0.429      ; 1.487      ;
; 0.908 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst|REG_1BIT_SWAP:inst1|inst2   ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 0.000        ; 0.438      ; 1.503      ;
; 0.914 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst4|inst2  ; clk          ; clk         ; 0.000        ; 0.408      ; 1.479      ;
; 0.914 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst2|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 0.000        ; 0.436      ; 1.507      ;
; 0.921 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst4|inst2  ; clk          ; clk         ; 0.000        ; 0.060      ; 1.138      ;
; 0.924 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst13|inst2                        ; clk          ; clk         ; 0.000        ; 0.437      ; 1.518      ;
; 0.924 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst7|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst13|inst2                        ; clk          ; clk         ; 0.000        ; 0.437      ; 1.518      ;
; 0.928 ; REG_1BYTE:DATA_REG|REG_1BIT:inst11|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 0.000        ; 0.401      ; 1.486      ;
; 0.936 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst|REG_1BIT_SWAP:inst1|inst2   ; clk          ; clk         ; 0.000        ; 0.061      ; 1.154      ;
; 0.939 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 0.000        ; 0.059      ; 1.155      ;
; 0.940 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 0.000        ; 0.059      ; 1.156      ;
; 0.941 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst6|inst2  ; clk          ; clk         ; 0.000        ; 0.405      ; 1.503      ;
; 0.941 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 0.000        ; 0.437      ; 1.535      ;
; 0.944 ; REG_1BYTE:DATA_REG|REG_1BIT:inst9|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst3|inst2  ; clk          ; clk         ; 0.000        ; 0.400      ; 1.501      ;
; 0.947 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst6|inst2  ; clk          ; clk         ; 0.000        ; 0.058      ; 1.162      ;
; 0.947 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst2|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 0.000        ; 0.436      ; 1.540      ;
; 0.949 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 0.000        ; 0.401      ; 1.507      ;
; 0.950 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst6|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst12|inst2                        ; clk          ; clk         ; 0.000        ; 0.110      ; 1.217      ;
; 0.951 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst7|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst13|inst2                        ; clk          ; clk         ; 0.000        ; 0.437      ; 1.545      ;
; 0.956 ; REG_1BYTE:DATA_REG|REG_1BIT:inst|inst2                              ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 0.000        ; 0.061      ; 1.174      ;
; 0.961 ; REG_1BYTE:DATA_REG|REG_1BIT:inst|inst2                              ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst1|inst2  ; clk          ; clk         ; 0.000        ; 0.058      ; 1.176      ;
; 0.963 ; REG_1BYTE:DATA_REG|REG_1BIT:inst|inst2                              ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 0.000        ; 0.401      ; 1.521      ;
; 0.966 ; REG_1BYTE:DATA_REG|REG_1BIT:inst8|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst2|inst2  ; clk          ; clk         ; 0.000        ; 0.405      ; 1.528      ;
; 0.969 ; REG_1BYTE:DATA_REG|REG_1BIT:inst11|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 0.000        ; 0.061      ; 1.187      ;
; 0.973 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst3|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst9|inst2                         ; clk          ; clk         ; 0.000        ; 0.437      ; 1.567      ;
; 0.978 ; REG_1BYTE:DATA_REG|REG_1BIT:inst|inst2                              ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst1|inst2  ; clk          ; clk         ; 0.000        ; 0.400      ; 1.535      ;
; 0.982 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst10|inst2                        ; clk          ; clk         ; 0.000        ; 0.437      ; 1.576      ;
; 0.983 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 0.000        ; 0.401      ; 1.541      ;
; 0.987 ; REG_1BYTE:DATA_REG|REG_1BIT:inst8|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 0.000        ; 0.407      ; 1.551      ;
; 0.993 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 0.000        ; 0.407      ; 1.557      ;
; 0.993 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 0.000        ; 0.061      ; 1.211      ;
; 0.994 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 0.000        ; 0.407      ; 1.558      ;
; 0.998 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst8|inst2  ; clk          ; clk         ; 0.000        ; 0.062      ; 1.217      ;
; 0.998 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 0.000        ; 0.062      ; 1.217      ;
; 0.999 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst6|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst12|inst2                        ; clk          ; clk         ; 0.000        ; 0.105      ; 1.261      ;
; 1.001 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst9|inst2                         ; clk          ; clk         ; 0.000        ; 0.437      ; 1.595      ;
; 1.002 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 0.000        ; 0.401      ; 1.560      ;
; 1.003 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst4|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst10|inst2                        ; clk          ; clk         ; 0.000        ; 0.103      ; 1.263      ;
; 1.004 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 0.000        ; 0.407      ; 1.568      ;
; 1.006 ; REG_1BYTE:DATA_REG|REG_1BIT:inst8|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 0.000        ; 0.059      ; 1.222      ;
; 1.008 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst5|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst11|inst2                        ; clk          ; clk         ; 0.000        ; 0.437      ; 1.602      ;
; 1.015 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst6|inst2  ; clk          ; clk         ; 0.000        ; 0.400      ; 1.572      ;
; 1.025 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 0.000        ; 0.407      ; 1.589      ;
; 1.032 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst7|inst2  ; clk          ; clk         ; 0.000        ; 0.058      ; 1.247      ;
; 1.032 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst8|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst14|inst2                        ; clk          ; clk         ; 0.000        ; 0.437      ; 1.626      ;
; 1.043 ; REG_1BYTE:DATA_REG|REG_1BIT:inst11|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst5|inst2  ; clk          ; clk         ; 0.000        ; 0.058      ; 1.258      ;
; 1.048 ; REG_1BYTE:DATA_REG|REG_1BIT:inst11|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 0.000        ; 0.057      ; 1.262      ;
; 1.059 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst7|inst2  ; clk          ; clk         ; 0.000        ; 0.060      ; 1.276      ;
; 1.059 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst8|inst2  ; clk          ; clk         ; 0.000        ; 0.436      ; 1.652      ;
; 1.066 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst3|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst9|inst2                         ; clk          ; clk         ; 0.000        ; 0.110      ; 1.333      ;
; 1.067 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 0.000        ; 0.059      ; 1.283      ;
; 1.068 ; REG_1BYTE:DATA_REG|REG_1BIT:inst8|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 0.000        ; 0.061      ; 1.286      ;
; 1.085 ; REG_1BYTE:DATA_REG|REG_1BIT:inst11|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst5|inst2  ; clk          ; clk         ; 0.000        ; 0.058      ; 1.300      ;
; 1.086 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst8|inst2  ; clk          ; clk         ; 0.000        ; 0.408      ; 1.651      ;
; 1.087 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 0.000        ; 0.059      ; 1.303      ;
; 1.088 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 0.000        ; 0.059      ; 1.304      ;
; 1.088 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst2|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 0.000        ; 0.103      ; 1.348      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                               ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst1|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst2|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst3|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst4|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst5|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst6|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst7|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst8|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst1|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst2|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst3|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst4|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst5|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst6|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst7|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst8|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst1|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst2|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst3|inst2  ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock'                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ;
; 0.164  ; 0.348        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ;
; 0.164  ; 0.348        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ;
; 0.164  ; 0.348        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ;
; 0.326  ; 0.326        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 0.326  ; 0.326        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 0.326  ; 0.326        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                                                     ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                                                                       ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|outclk                                                                         ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ;
; 0.433  ; 0.649        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ;
; 0.433  ; 0.649        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ;
; 0.433  ; 0.649        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                                                     ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                                                                       ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|outclk                                                                         ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                                                     ;
; 0.673  ; 0.673        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 0.673  ; 0.673        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 0.673  ; 0.673        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; confirm_sw ; clk        ; 2.924 ; 3.312 ; Rise       ; clk             ;
; read       ; clk        ; 0.714 ; 0.744 ; Rise       ; clk             ;
; sw0        ; clk        ; 1.753 ; 2.154 ; Rise       ; clk             ;
; sw1        ; clk        ; 1.741 ; 2.154 ; Rise       ; clk             ;
; sw2        ; clk        ; 1.567 ; 1.953 ; Rise       ; clk             ;
; sw3        ; clk        ; 1.720 ; 2.110 ; Rise       ; clk             ;
; sw4        ; clk        ; 1.539 ; 1.925 ; Rise       ; clk             ;
; sw5        ; clk        ; 1.549 ; 1.960 ; Rise       ; clk             ;
; sw6        ; clk        ; 1.576 ; 1.966 ; Rise       ; clk             ;
; sw7        ; clk        ; 1.257 ; 1.653 ; Rise       ; clk             ;
; sw8        ; clk        ; 2.546 ; 2.981 ; Rise       ; clk             ;
; sw9        ; clk        ; 3.069 ; 3.492 ; Rise       ; clk             ;
; write      ; clk        ; 2.384 ; 2.413 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; confirm_sw ; clk        ; -2.104 ; -2.499 ; Rise       ; clk             ;
; read       ; clk        ; 0.000  ; -0.051 ; Rise       ; clk             ;
; sw0        ; clk        ; -1.320 ; -1.699 ; Rise       ; clk             ;
; sw1        ; clk        ; -1.193 ; -1.571 ; Rise       ; clk             ;
; sw2        ; clk        ; -1.181 ; -1.552 ; Rise       ; clk             ;
; sw3        ; clk        ; -1.201 ; -1.603 ; Rise       ; clk             ;
; sw4        ; clk        ; -1.169 ; -1.534 ; Rise       ; clk             ;
; sw5        ; clk        ; -1.178 ; -1.568 ; Rise       ; clk             ;
; sw6        ; clk        ; -1.206 ; -1.574 ; Rise       ; clk             ;
; sw7        ; clk        ; -0.896 ; -1.274 ; Rise       ; clk             ;
; sw8        ; clk        ; -1.758 ; -2.163 ; Rise       ; clk             ;
; sw9        ; clk        ; -2.201 ; -2.600 ; Rise       ; clk             ;
; write      ; clk        ; -0.108 ; -0.151 ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; address_reg_out[*]  ; clk        ; 6.773 ; 6.886 ; Rise       ; clk             ;
;  address_reg_out[0] ; clk        ; 5.554 ; 5.533 ; Rise       ; clk             ;
;  address_reg_out[1] ; clk        ; 6.773 ; 6.886 ; Rise       ; clk             ;
;  address_reg_out[2] ; clk        ; 5.519 ; 5.498 ; Rise       ; clk             ;
;  address_reg_out[3] ; clk        ; 5.562 ; 5.543 ; Rise       ; clk             ;
;  address_reg_out[4] ; clk        ; 5.380 ; 5.405 ; Rise       ; clk             ;
;  address_reg_out[5] ; clk        ; 5.488 ; 5.457 ; Rise       ; clk             ;
;  address_reg_out[6] ; clk        ; 5.375 ; 5.410 ; Rise       ; clk             ;
;  address_reg_out[7] ; clk        ; 5.587 ; 5.606 ; Rise       ; clk             ;
; data_out[*]         ; clk        ; 5.941 ; 5.959 ; Rise       ; clk             ;
;  data_out[0]        ; clk        ; 5.753 ; 5.720 ; Rise       ; clk             ;
;  data_out[1]        ; clk        ; 5.835 ; 5.832 ; Rise       ; clk             ;
;  data_out[2]        ; clk        ; 5.582 ; 5.565 ; Rise       ; clk             ;
;  data_out[3]        ; clk        ; 5.824 ; 5.827 ; Rise       ; clk             ;
;  data_out[4]        ; clk        ; 5.633 ; 5.628 ; Rise       ; clk             ;
;  data_out[5]        ; clk        ; 5.566 ; 5.550 ; Rise       ; clk             ;
;  data_out[6]        ; clk        ; 5.941 ; 5.959 ; Rise       ; clk             ;
;  data_out[7]        ; clk        ; 5.532 ; 5.506 ; Rise       ; clk             ;
; data_reg_out[*]     ; clk        ; 6.516 ; 6.625 ; Rise       ; clk             ;
;  data_reg_out[0]    ; clk        ; 5.466 ; 5.444 ; Rise       ; clk             ;
;  data_reg_out[1]    ; clk        ; 5.267 ; 5.262 ; Rise       ; clk             ;
;  data_reg_out[2]    ; clk        ; 5.238 ; 5.225 ; Rise       ; clk             ;
;  data_reg_out[3]    ; clk        ; 6.516 ; 6.625 ; Rise       ; clk             ;
;  data_reg_out[4]    ; clk        ; 5.646 ; 5.621 ; Rise       ; clk             ;
;  data_reg_out[5]    ; clk        ; 5.919 ; 5.868 ; Rise       ; clk             ;
;  data_reg_out[6]    ; clk        ; 5.255 ; 5.245 ; Rise       ; clk             ;
;  data_reg_out[7]    ; clk        ; 5.533 ; 5.509 ; Rise       ; clk             ;
; morte[*]            ; clk        ; 8.500 ; 8.409 ; Rise       ; clk             ;
;  morte[0]           ; clk        ; 8.331 ; 8.233 ; Rise       ; clk             ;
;  morte[1]           ; clk        ; 8.500 ; 8.409 ; Rise       ; clk             ;
;  morte[2]           ; clk        ; 7.816 ; 7.797 ; Rise       ; clk             ;
;  morte[3]           ; clk        ; 8.460 ; 8.390 ; Rise       ; clk             ;
;  morte[4]           ; clk        ; 7.973 ; 7.920 ; Rise       ; clk             ;
;  morte[5]           ; clk        ; 8.097 ; 8.017 ; Rise       ; clk             ;
;  morte[6]           ; clk        ; 7.671 ; 7.633 ; Rise       ; clk             ;
;  morte[7]           ; clk        ; 7.795 ; 7.795 ; Rise       ; clk             ;
; q                   ; clock      ; 5.560 ; 5.588 ; Rise       ; clock           ;
+---------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; address_reg_out[*]  ; clk        ; 5.270 ; 5.299 ; Rise       ; clk             ;
;  address_reg_out[0] ; clk        ; 5.434 ; 5.412 ; Rise       ; clk             ;
;  address_reg_out[1] ; clk        ; 6.656 ; 6.767 ; Rise       ; clk             ;
;  address_reg_out[2] ; clk        ; 5.401 ; 5.378 ; Rise       ; clk             ;
;  address_reg_out[3] ; clk        ; 5.443 ; 5.422 ; Rise       ; clk             ;
;  address_reg_out[4] ; clk        ; 5.275 ; 5.299 ; Rise       ; clk             ;
;  address_reg_out[5] ; clk        ; 5.372 ; 5.340 ; Rise       ; clk             ;
;  address_reg_out[6] ; clk        ; 5.270 ; 5.304 ; Rise       ; clk             ;
;  address_reg_out[7] ; clk        ; 5.474 ; 5.491 ; Rise       ; clk             ;
; data_out[*]         ; clk        ; 5.413 ; 5.387 ; Rise       ; clk             ;
;  data_out[0]        ; clk        ; 5.626 ; 5.592 ; Rise       ; clk             ;
;  data_out[1]        ; clk        ; 5.704 ; 5.699 ; Rise       ; clk             ;
;  data_out[2]        ; clk        ; 5.461 ; 5.443 ; Rise       ; clk             ;
;  data_out[3]        ; clk        ; 5.694 ; 5.695 ; Rise       ; clk             ;
;  data_out[4]        ; clk        ; 5.511 ; 5.504 ; Rise       ; clk             ;
;  data_out[5]        ; clk        ; 5.446 ; 5.428 ; Rise       ; clk             ;
;  data_out[6]        ; clk        ; 5.813 ; 5.830 ; Rise       ; clk             ;
;  data_out[7]        ; clk        ; 5.413 ; 5.387 ; Rise       ; clk             ;
; data_reg_out[*]     ; clk        ; 5.131 ; 5.117 ; Rise       ; clk             ;
;  data_reg_out[0]    ; clk        ; 5.351 ; 5.328 ; Rise       ; clk             ;
;  data_reg_out[1]    ; clk        ; 5.160 ; 5.153 ; Rise       ; clk             ;
;  data_reg_out[2]    ; clk        ; 5.131 ; 5.117 ; Rise       ; clk             ;
;  data_reg_out[3]    ; clk        ; 6.410 ; 6.517 ; Rise       ; clk             ;
;  data_reg_out[4]    ; clk        ; 5.524 ; 5.498 ; Rise       ; clk             ;
;  data_reg_out[5]    ; clk        ; 5.785 ; 5.735 ; Rise       ; clk             ;
;  data_reg_out[6]    ; clk        ; 5.149 ; 5.137 ; Rise       ; clk             ;
;  data_reg_out[7]    ; clk        ; 5.415 ; 5.390 ; Rise       ; clk             ;
; morte[*]            ; clk        ; 5.991 ; 5.930 ; Rise       ; clk             ;
;  morte[0]           ; clk        ; 6.404 ; 6.351 ; Rise       ; clk             ;
;  morte[1]           ; clk        ; 6.602 ; 6.537 ; Rise       ; clk             ;
;  morte[2]           ; clk        ; 6.162 ; 6.110 ; Rise       ; clk             ;
;  morte[3]           ; clk        ; 6.633 ; 6.556 ; Rise       ; clk             ;
;  morte[4]           ; clk        ; 6.119 ; 6.102 ; Rise       ; clk             ;
;  morte[5]           ; clk        ; 6.157 ; 6.107 ; Rise       ; clk             ;
;  morte[6]           ; clk        ; 5.998 ; 5.930 ; Rise       ; clk             ;
;  morte[7]           ; clk        ; 5.991 ; 5.942 ; Rise       ; clk             ;
; q                   ; clock      ; 5.447 ; 5.473 ; Rise       ; clock           ;
+---------------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 370.92 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 628.93 MHz ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -1.696 ; -169.071          ;
; clock ; -0.590 ; -4.436            ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.333 ; 0.000             ;
; clk   ; 0.467 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -148.000                        ;
; clock ; -3.000 ; -14.000                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.696 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.638      ;
; -1.696 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.638      ;
; -1.696 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.638      ;
; -1.696 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.638      ;
; -1.696 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.638      ;
; -1.696 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.638      ;
; -1.696 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.638      ;
; -1.696 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.638      ;
; -1.659 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.057     ; 2.597      ;
; -1.659 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 1.000        ; -0.057     ; 2.597      ;
; -1.659 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.057     ; 2.597      ;
; -1.659 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 1.000        ; -0.057     ; 2.597      ;
; -1.659 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; -0.057     ; 2.597      ;
; -1.659 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 1.000        ; -0.057     ; 2.597      ;
; -1.659 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.057     ; 2.597      ;
; -1.659 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 1.000        ; -0.057     ; 2.597      ;
; -1.611 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; 0.242      ; 2.848      ;
; -1.611 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; 0.242      ; 2.848      ;
; -1.545 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.054     ; 2.486      ;
; -1.545 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.054     ; 2.486      ;
; -1.545 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.054     ; 2.486      ;
; -1.532 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.474      ;
; -1.532 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.474      ;
; -1.532 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.474      ;
; -1.532 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.474      ;
; -1.532 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.474      ;
; -1.532 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.474      ;
; -1.532 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.474      ;
; -1.532 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.474      ;
; -1.511 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst|inst2                          ; clk          ; clk         ; 1.000        ; 0.266      ; 2.772      ;
; -1.474 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.055     ; 2.414      ;
; -1.474 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 1.000        ; -0.055     ; 2.414      ;
; -1.474 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.055     ; 2.414      ;
; -1.474 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 1.000        ; -0.055     ; 2.414      ;
; -1.474 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; -0.055     ; 2.414      ;
; -1.474 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 1.000        ; -0.055     ; 2.414      ;
; -1.474 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.055     ; 2.414      ;
; -1.474 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 1.000        ; -0.055     ; 2.414      ;
; -1.474 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.057     ; 2.412      ;
; -1.474 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 1.000        ; -0.057     ; 2.412      ;
; -1.474 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.057     ; 2.412      ;
; -1.474 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 1.000        ; -0.057     ; 2.412      ;
; -1.474 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; -0.057     ; 2.412      ;
; -1.474 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 1.000        ; -0.057     ; 2.412      ;
; -1.474 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.057     ; 2.412      ;
; -1.474 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 1.000        ; -0.057     ; 2.412      ;
; -1.468 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst2|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 1.000        ; 0.273      ; 2.736      ;
; -1.463 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst8|inst2  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.406      ;
; -1.460 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst11|inst2                        ; clk          ; clk         ; 1.000        ; 0.271      ; 2.726      ;
; -1.460 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 1.000        ; 0.272      ; 2.727      ;
; -1.453 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst4|inst2  ; clk          ; clk         ; 1.000        ; -0.053     ; 2.395      ;
; -1.452 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst11|inst2                        ; clk          ; clk         ; 1.000        ; 0.271      ; 2.718      ;
; -1.443 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.385      ;
; -1.443 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.385      ;
; -1.443 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.385      ;
; -1.443 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.385      ;
; -1.443 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.385      ;
; -1.443 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.385      ;
; -1.443 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.385      ;
; -1.443 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 1.000        ; -0.053     ; 2.385      ;
; -1.433 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst8|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst14|inst2                        ; clk          ; clk         ; 1.000        ; -0.068     ; 2.360      ;
; -1.426 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst2|inst2  ; clk          ; clk         ; 1.000        ; 0.245      ; 2.666      ;
; -1.426 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst6|inst2  ; clk          ; clk         ; 1.000        ; 0.245      ; 2.666      ;
; -1.415 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst12|inst2                        ; clk          ; clk         ; 1.000        ; 0.272      ; 2.682      ;
; -1.404 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst10|inst2                        ; clk          ; clk         ; 1.000        ; 0.272      ; 2.671      ;
; -1.402 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst|inst2                          ; clk          ; clk         ; 1.000        ; 0.266      ; 2.663      ;
; -1.401 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst14|inst2                        ; clk          ; clk         ; 1.000        ; 0.273      ; 2.669      ;
; -1.397 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.054     ; 2.338      ;
; -1.397 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.054     ; 2.338      ;
; -1.397 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.054     ; 2.338      ;
; -1.391 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst12|inst2                        ; clk          ; clk         ; 1.000        ; 0.272      ; 2.658      ;
; -1.387 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 1.000        ; 0.272      ; 2.654      ;
; -1.382 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst10|inst2                        ; clk          ; clk         ; 1.000        ; 0.272      ; 2.649      ;
; -1.381 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.054     ; 2.322      ;
; -1.381 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.054     ; 2.322      ;
; -1.381 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.054     ; 2.322      ;
; -1.366 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst8|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst14|inst2                        ; clk          ; clk         ; 1.000        ; 0.274      ; 2.635      ;
; -1.358 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; 0.242      ; 2.595      ;
; -1.358 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; 0.242      ; 2.595      ;
; -1.341 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; 0.274      ; 2.610      ;
; -1.341 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 1.000        ; 0.274      ; 2.610      ;
; -1.341 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; 0.274      ; 2.610      ;
; -1.341 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 1.000        ; 0.274      ; 2.610      ;
; -1.341 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 1.000        ; 0.274      ; 2.610      ;
; -1.341 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; 0.274      ; 2.610      ;
; -1.341 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 1.000        ; 0.274      ; 2.610      ;
; -1.320 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.054     ; 2.261      ;
; -1.320 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.054     ; 2.261      ;
; -1.320 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 1.000        ; -0.054     ; 2.261      ;
; -1.320 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.054     ; 2.261      ;
; -1.314 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst1|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst|inst2                          ; clk          ; clk         ; 1.000        ; 0.266      ; 2.575      ;
; -1.313 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 1.000        ; -0.052     ; 2.256      ;
; -1.311 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 1.000        ; -0.055     ; 2.251      ;
; -1.309 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst1|inst2  ; clk          ; clk         ; 1.000        ; -0.056     ; 2.248      ;
; -1.309 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst2|inst2  ; clk          ; clk         ; 1.000        ; -0.056     ; 2.248      ;
; -1.309 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst3|inst2  ; clk          ; clk         ; 1.000        ; -0.056     ; 2.248      ;
; -1.309 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst4|inst2  ; clk          ; clk         ; 1.000        ; -0.056     ; 2.248      ;
; -1.309 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst5|inst2  ; clk          ; clk         ; 1.000        ; -0.056     ; 2.248      ;
; -1.309 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst7|inst2  ; clk          ; clk         ; 1.000        ; -0.056     ; 2.248      ;
; -1.300 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 1.000        ; -0.057     ; 2.238      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.590 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.530      ;
; -0.588 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.528      ;
; -0.570 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.510      ;
; -0.520 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.460      ;
; -0.491 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.431      ;
; -0.490 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.430      ;
; -0.488 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.428      ;
; -0.487 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.427      ;
; -0.473 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.413      ;
; -0.470 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.263      ; 1.728      ;
; -0.470 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.410      ;
; -0.426 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.366      ;
; -0.420 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.360      ;
; -0.402 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.263      ; 1.660      ;
; -0.399 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.326      ;
; -0.392 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.332      ;
; -0.391 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.331      ;
; -0.391 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.331      ;
; -0.390 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.330      ;
; -0.388 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.328      ;
; -0.387 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.327      ;
; -0.374 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.314      ;
; -0.373 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.263      ; 1.631      ;
; -0.373 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.313      ;
; -0.372 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.263      ; 1.630      ;
; -0.370 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.263      ; 1.628      ;
; -0.370 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.310      ;
; -0.352 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.263      ; 1.610      ;
; -0.333 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.068     ; 1.260      ;
; -0.326 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.266      ;
; -0.322 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.262      ;
; -0.320 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.260      ;
; -0.308 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.263      ; 1.566      ;
; -0.304 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.068     ; 1.231      ;
; -0.302 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.263      ; 1.560      ;
; -0.291 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.231      ;
; -0.291 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.231      ;
; -0.290 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.230      ;
; -0.287 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.055     ; 1.227      ;
; -0.274 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.263      ; 1.532      ;
; -0.273 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.263      ; 1.531      ;
; -0.269 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.263      ; 1.527      ;
; -0.255 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.263      ; 1.513      ;
; -0.208 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.263      ; 1.466      ;
; -0.204 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.263      ; 1.462      ;
; -0.174 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.263      ; 1.432      ;
; -0.173 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.263      ; 1.431      ;
; -0.169 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.263      ; 1.427      ;
; -0.156 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.263      ; 1.414      ;
; -0.104 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.263      ; 1.362      ;
; -0.104 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.263      ; 1.362      ;
; -0.073 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.263      ; 1.331      ;
; -0.069 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.263      ; 1.327      ;
; -0.051 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.263      ; 1.309      ;
; -0.004 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.263      ; 1.262      ;
; 0.055  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.068     ; 0.872      ;
; 0.062  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.055     ; 0.878      ;
; 0.066  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.055     ; 0.874      ;
; 0.066  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.055     ; 0.874      ;
; 0.067  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.068     ; 0.860      ;
; 0.068  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.055     ; 0.872      ;
; 0.076  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.055     ; 0.864      ;
; 0.077  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.055     ; 0.863      ;
; 0.078  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.055     ; 0.862      ;
; 0.079  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.055     ; 0.861      ;
; 0.291  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.068     ; 0.636      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.333 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.068      ; 0.545      ;
; 0.407 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.386      ; 0.937      ;
; 0.424 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.386      ; 0.954      ;
; 0.480 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.068      ; 0.692      ;
; 0.486 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.068      ; 0.698      ;
; 0.494 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.386      ; 1.026      ;
; 0.497 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.696      ;
; 0.499 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.698      ;
; 0.503 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.386      ; 1.033      ;
; 0.507 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.386      ; 1.037      ;
; 0.513 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.386      ; 1.043      ;
; 0.515 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.714      ;
; 0.520 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.386      ; 1.050      ;
; 0.520 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.386      ; 1.050      ;
; 0.596 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.386      ; 1.126      ;
; 0.603 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.386      ; 1.133      ;
; 0.603 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.386      ; 1.133      ;
; 0.609 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.386      ; 1.139      ;
; 0.612 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.386      ; 1.142      ;
; 0.616 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.386      ; 1.146      ;
; 0.692 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.386      ; 1.222      ;
; 0.695 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.386      ; 1.225      ;
; 0.699 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.386      ; 1.229      ;
; 0.701 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.386      ; 1.231      ;
; 0.708 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.386      ; 1.238      ;
; 0.712 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.386      ; 1.242      ;
; 0.724 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.068      ; 0.936      ;
; 0.735 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.068      ; 0.947      ;
; 0.738 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.937      ;
; 0.742 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.941      ;
; 0.742 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.941      ;
; 0.742 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.068      ; 0.954      ;
; 0.744 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.943      ;
; 0.748 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.947      ;
; 0.748 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.947      ;
; 0.748 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.947      ;
; 0.751 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.950      ;
; 0.755 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.954      ;
; 0.784 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.386      ; 1.314      ;
; 0.791 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.386      ; 1.321      ;
; 0.801 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.386      ; 1.331      ;
; 0.808 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.386      ; 1.338      ;
; 0.827 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.026      ;
; 0.831 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.030      ;
; 0.831 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.030      ;
; 0.834 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.033      ;
; 0.838 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.037      ;
; 0.840 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.039      ;
; 0.844 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.043      ;
; 0.844 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.043      ;
; 0.847 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.046      ;
; 0.851 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.050      ;
; 0.923 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.122      ;
; 0.927 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.126      ;
; 0.930 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.129      ;
; 0.936 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.135      ;
; 0.940 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.139      ;
; 0.947 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.146      ;
; 1.019 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.218      ;
; 1.036 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.235      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.467 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.006      ;
; 0.479 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.018      ;
; 0.486 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.025      ;
; 0.492 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst3|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst9|inst2                         ; clk          ; clk         ; 0.000        ; 0.394      ; 1.030      ;
; 0.493 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst6|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst12|inst2                        ; clk          ; clk         ; 0.000        ; 0.394      ; 1.031      ;
; 0.493 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst7|inst2  ; clk          ; clk         ; 0.000        ; 0.369      ; 1.006      ;
; 0.502 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst13|inst2                        ; clk          ; clk         ; 0.000        ; 0.395      ; 1.041      ;
; 0.504 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst8|inst2  ; clk          ; clk         ; 0.000        ; 0.369      ; 1.017      ;
; 0.511 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst4|inst2  ; clk          ; clk         ; 0.000        ; 0.369      ; 1.024      ;
; 0.567 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst8|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst14|inst2                        ; clk          ; clk         ; 0.000        ; 0.394      ; 1.105      ;
; 0.568 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst1|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst|inst2                          ; clk          ; clk         ; 0.000        ; 0.387      ; 1.099      ;
; 0.591 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst9|inst2                         ; clk          ; clk         ; 0.000        ; 0.395      ; 1.130      ;
; 0.593 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst14|inst2                        ; clk          ; clk         ; 0.000        ; 0.396      ; 1.133      ;
; 0.594 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst9|inst2                         ; clk          ; clk         ; 0.000        ; 0.395      ; 1.133      ;
; 0.599 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst5|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst11|inst2                        ; clk          ; clk         ; 0.000        ; 0.396      ; 1.139      ;
; 0.614 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst10|inst2                        ; clk          ; clk         ; 0.000        ; 0.395      ; 1.153      ;
; 0.619 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst2|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 0.000        ; 0.396      ; 1.159      ;
; 0.625 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst3|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst9|inst2                         ; clk          ; clk         ; 0.000        ; 0.395      ; 1.164      ;
; 0.641 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 0.000        ; 0.395      ; 1.180      ;
; 0.670 ; REG_1BYTE:DATA_REG|REG_1BIT:inst8|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 0.000        ; 0.054      ; 0.868      ;
; 0.686 ; REG_1BYTE:DATA_REG|REG_1BIT:inst9|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 0.000        ; 0.054      ; 0.884      ;
; 0.687 ; REG_1BYTE:DATA_REG|REG_1BIT:inst9|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 0.000        ; 0.054      ; 0.885      ;
; 0.693 ; REG_1BYTE:DATA_REG|REG_1BIT:inst|inst2                              ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 0.000        ; 0.054      ; 0.891      ;
; 0.695 ; REG_1BYTE:DATA_REG|REG_1BIT:inst|inst2                              ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 0.000        ; 0.054      ; 0.893      ;
; 0.696 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 0.000        ; 0.054      ; 0.894      ;
; 0.697 ; REG_1BYTE:DATA_REG|REG_1BIT:inst11|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 0.000        ; 0.358      ; 1.199      ;
; 0.698 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 0.000        ; 0.054      ; 0.896      ;
; 0.698 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst4|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst10|inst2                        ; clk          ; clk         ; 0.000        ; 0.393      ; 1.235      ;
; 0.707 ; REG_1BYTE:DATA_REG|REG_1BIT:inst8|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 0.000        ; 0.362      ; 1.213      ;
; 0.719 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst5|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst11|inst2                        ; clk          ; clk         ; 0.000        ; 0.392      ; 1.255      ;
; 0.742 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 0.000        ; 0.367      ; 1.253      ;
; 0.743 ; REG_1BYTE:DATA_REG|REG_1BIT:inst11|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 0.000        ; 0.054      ; 0.941      ;
; 0.744 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst1|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst|inst2                          ; clk          ; clk         ; 0.000        ; 0.391      ; 1.279      ;
; 0.745 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 0.000        ; 0.366      ; 1.255      ;
; 0.754 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst6|inst2  ; clk          ; clk         ; 0.000        ; 0.394      ; 1.292      ;
; 0.756 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst7|inst2  ; clk          ; clk         ; 0.000        ; 0.361      ; 1.261      ;
; 0.768 ; REG_1BYTE:DATA_REG|REG_1BIT:inst|inst2                              ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst1|inst2  ; clk          ; clk         ; 0.000        ; 0.368      ; 1.280      ;
; 0.768 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst7|inst2  ; clk          ; clk         ; 0.000        ; 0.368      ; 1.280      ;
; 0.771 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst4|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst10|inst2                        ; clk          ; clk         ; 0.000        ; 0.395      ; 1.310      ;
; 0.778 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst|inst2                          ; clk          ; clk         ; 0.000        ; 0.389      ; 1.311      ;
; 0.787 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst12|inst2                        ; clk          ; clk         ; 0.000        ; 0.395      ; 1.326      ;
; 0.788 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.327      ;
; 0.803 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst11|inst2                        ; clk          ; clk         ; 0.000        ; 0.394      ; 1.341      ;
; 0.819 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst7|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst13|inst2                        ; clk          ; clk         ; 0.000        ; 0.395      ; 1.358      ;
; 0.823 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst1|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst|inst2                          ; clk          ; clk         ; 0.000        ; 0.389      ; 1.356      ;
; 0.831 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst13|inst2                        ; clk          ; clk         ; 0.000        ; 0.395      ; 1.370      ;
; 0.834 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst2|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 0.000        ; 0.393      ; 1.371      ;
; 0.834 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst|REG_1BIT_SWAP:inst1|inst2   ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 0.000        ; 0.396      ; 1.374      ;
; 0.842 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst4|inst2  ; clk          ; clk         ; 0.000        ; 0.053      ; 1.039      ;
; 0.851 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst4|inst2  ; clk          ; clk         ; 0.000        ; 0.368      ; 1.363      ;
; 0.851 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst|REG_1BIT_SWAP:inst1|inst2   ; clk          ; clk         ; 0.000        ; 0.054      ; 1.049      ;
; 0.855 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 0.000        ; 0.395      ; 1.394      ;
; 0.859 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst2|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 0.000        ; 0.394      ; 1.397      ;
; 0.861 ; REG_1BYTE:DATA_REG|REG_1BIT:inst11|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 0.000        ; 0.362      ; 1.367      ;
; 0.863 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst6|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst12|inst2                        ; clk          ; clk         ; 0.000        ; 0.099      ; 1.106      ;
; 0.865 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 0.000        ; 0.052      ; 1.061      ;
; 0.866 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 0.000        ; 0.052      ; 1.062      ;
; 0.869 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst3|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst9|inst2                         ; clk          ; clk         ; 0.000        ; 0.395      ; 1.408      ;
; 0.872 ; REG_1BYTE:DATA_REG|REG_1BIT:inst9|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst3|inst2  ; clk          ; clk         ; 0.000        ; 0.361      ; 1.377      ;
; 0.872 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst6|inst2  ; clk          ; clk         ; 0.000        ; 0.052      ; 1.068      ;
; 0.875 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst7|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst13|inst2                        ; clk          ; clk         ; 0.000        ; 0.394      ; 1.413      ;
; 0.876 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst6|inst2  ; clk          ; clk         ; 0.000        ; 0.365      ; 1.385      ;
; 0.879 ; REG_1BYTE:DATA_REG|REG_1BIT:inst|inst2                              ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst1|inst2  ; clk          ; clk         ; 0.000        ; 0.052      ; 1.075      ;
; 0.879 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 0.000        ; 0.362      ; 1.385      ;
; 0.879 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst10|inst2                        ; clk          ; clk         ; 0.000        ; 0.395      ; 1.418      ;
; 0.881 ; REG_1BYTE:DATA_REG|REG_1BIT:inst11|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 0.000        ; 0.054      ; 1.079      ;
; 0.887 ; REG_1BYTE:DATA_REG|REG_1BIT:inst|inst2                              ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 0.000        ; 0.054      ; 1.085      ;
; 0.888 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst9|inst2                         ; clk          ; clk         ; 0.000        ; 0.395      ; 1.427      ;
; 0.889 ; REG_1BYTE:DATA_REG|REG_1BIT:inst|inst2                              ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 0.000        ; 0.362      ; 1.395      ;
; 0.895 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst6|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst12|inst2                        ; clk          ; clk         ; 0.000        ; 0.095      ; 1.134      ;
; 0.895 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst5|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst11|inst2                        ; clk          ; clk         ; 0.000        ; 0.395      ; 1.434      ;
; 0.896 ; REG_1BYTE:DATA_REG|REG_1BIT:inst8|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst2|inst2  ; clk          ; clk         ; 0.000        ; 0.365      ; 1.405      ;
; 0.899 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst4|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst10|inst2                        ; clk          ; clk         ; 0.000        ; 0.093      ; 1.136      ;
; 0.904 ; REG_1BYTE:DATA_REG|REG_1BIT:inst|inst2                              ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst1|inst2  ; clk          ; clk         ; 0.000        ; 0.361      ; 1.409      ;
; 0.909 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 0.000        ; 0.362      ; 1.415      ;
; 0.910 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 0.000        ; 0.367      ; 1.421      ;
; 0.910 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 0.000        ; 0.054      ; 1.108      ;
; 0.913 ; REG_1BYTE:DATA_REG|REG_1BIT:inst8|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 0.000        ; 0.367      ; 1.424      ;
; 0.916 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 0.000        ; 0.366      ; 1.426      ;
; 0.916 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst8|inst2  ; clk          ; clk         ; 0.000        ; 0.055      ; 1.115      ;
; 0.916 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 0.000        ; 0.055      ; 1.115      ;
; 0.923 ; REG_1BYTE:DATA_REG|REG_1BIT:inst8|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 0.000        ; 0.052      ; 1.119      ;
; 0.924 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 0.000        ; 0.362      ; 1.430      ;
; 0.931 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 0.000        ; 0.366      ; 1.441      ;
; 0.936 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst6|inst2  ; clk          ; clk         ; 0.000        ; 0.361      ; 1.441      ;
; 0.939 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst8|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst14|inst2                        ; clk          ; clk         ; 0.000        ; 0.394      ; 1.477      ;
; 0.940 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 0.000        ; 0.367      ; 1.451      ;
; 0.954 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst7|inst2  ; clk          ; clk         ; 0.000        ; 0.052      ; 1.150      ;
; 0.964 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst8|inst2  ; clk          ; clk         ; 0.000        ; 0.394      ; 1.502      ;
; 0.965 ; REG_1BYTE:DATA_REG|REG_1BIT:inst11|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst5|inst2  ; clk          ; clk         ; 0.000        ; 0.052      ; 1.161      ;
; 0.970 ; REG_1BYTE:DATA_REG|REG_1BIT:inst11|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 0.000        ; 0.051      ; 1.165      ;
; 0.971 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst3|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst9|inst2                         ; clk          ; clk         ; 0.000        ; 0.099      ; 1.214      ;
; 0.976 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst2|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 0.000        ; 0.093      ; 1.213      ;
; 0.977 ; REG_1BYTE:DATA_REG|REG_1BIT:inst8|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 0.000        ; 0.054      ; 1.175      ;
; 0.979 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst7|inst2  ; clk          ; clk         ; 0.000        ; 0.053      ; 1.176      ;
; 0.983 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 0.000        ; 0.052      ; 1.179      ;
; 0.984 ; REG_1BYTE:DATA_REG|REG_1BIT:inst9|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 0.000        ; 0.367      ; 1.495      ;
; 0.988 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst8|inst2  ; clk          ; clk         ; 0.000        ; 0.368      ; 1.500      ;
; 0.994 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst4|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst10|inst2                        ; clk          ; clk         ; 0.000        ; 0.395      ; 1.533      ;
; 0.996 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 0.000        ; 0.052      ; 1.192      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst1|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst2|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst3|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst4|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst5|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst6|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst7|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst8|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst1|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst2|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst3|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst4|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst5|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst6|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst7|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst8|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst1|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst2|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst3|inst2  ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                                                     ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                                                                       ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|outclk                                                                         ;
; 0.418  ; 0.634        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ;
; 0.418  ; 0.634        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ;
; 0.418  ; 0.634        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ;
; 0.418  ; 0.634        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ;
; 0.418  ; 0.634        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ;
; 0.418  ; 0.634        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ;
; 0.418  ; 0.634        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ;
; 0.418  ; 0.634        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ;
; 0.425  ; 0.641        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ;
; 0.425  ; 0.641        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ;
; 0.425  ; 0.641        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                                                     ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                                                                       ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|outclk                                                                         ;
; 0.658  ; 0.658        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.658  ; 0.658        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.658  ; 0.658        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.658  ; 0.658        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.658  ; 0.658        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.658  ; 0.658        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.658  ; 0.658        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.658  ; 0.658        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                                                     ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; confirm_sw ; clk        ; 2.579 ; 2.856 ; Rise       ; clk             ;
; read       ; clk        ; 0.645 ; 0.763 ; Rise       ; clk             ;
; sw0        ; clk        ; 1.495 ; 1.834 ; Rise       ; clk             ;
; sw1        ; clk        ; 1.482 ; 1.828 ; Rise       ; clk             ;
; sw2        ; clk        ; 1.324 ; 1.633 ; Rise       ; clk             ;
; sw3        ; clk        ; 1.460 ; 1.796 ; Rise       ; clk             ;
; sw4        ; clk        ; 1.301 ; 1.610 ; Rise       ; clk             ;
; sw5        ; clk        ; 1.312 ; 1.637 ; Rise       ; clk             ;
; sw6        ; clk        ; 1.335 ; 1.648 ; Rise       ; clk             ;
; sw7        ; clk        ; 1.044 ; 1.368 ; Rise       ; clk             ;
; sw8        ; clk        ; 2.197 ; 2.600 ; Rise       ; clk             ;
; sw9        ; clk        ; 2.672 ; 3.055 ; Rise       ; clk             ;
; write      ; clk        ; 2.178 ; 2.254 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; confirm_sw ; clk        ; -1.821 ; -2.142 ; Rise       ; clk             ;
; read       ; clk        ; -0.013 ; -0.125 ; Rise       ; clk             ;
; sw0        ; clk        ; -1.110 ; -1.428 ; Rise       ; clk             ;
; sw1        ; clk        ; -0.998 ; -1.299 ; Rise       ; clk             ;
; sw2        ; clk        ; -0.983 ; -1.283 ; Rise       ; clk             ;
; sw3        ; clk        ; -1.007 ; -1.319 ; Rise       ; clk             ;
; sw4        ; clk        ; -0.973 ; -1.268 ; Rise       ; clk             ;
; sw5        ; clk        ; -0.983 ; -1.296 ; Rise       ; clk             ;
; sw6        ; clk        ; -1.007 ; -1.305 ; Rise       ; clk             ;
; sw7        ; clk        ; -0.724 ; -1.037 ; Rise       ; clk             ;
; sw8        ; clk        ; -1.505 ; -1.845 ; Rise       ; clk             ;
; sw9        ; clk        ; -1.905 ; -2.233 ; Rise       ; clk             ;
; write      ; clk        ; -0.100 ; -0.209 ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; address_reg_out[*]  ; clk        ; 6.498 ; 6.588 ; Rise       ; clk             ;
;  address_reg_out[0] ; clk        ; 5.261 ; 5.232 ; Rise       ; clk             ;
;  address_reg_out[1] ; clk        ; 6.498 ; 6.588 ; Rise       ; clk             ;
;  address_reg_out[2] ; clk        ; 5.235 ; 5.187 ; Rise       ; clk             ;
;  address_reg_out[3] ; clk        ; 5.279 ; 5.226 ; Rise       ; clk             ;
;  address_reg_out[4] ; clk        ; 5.135 ; 5.137 ; Rise       ; clk             ;
;  address_reg_out[5] ; clk        ; 5.221 ; 5.154 ; Rise       ; clk             ;
;  address_reg_out[6] ; clk        ; 5.126 ; 5.128 ; Rise       ; clk             ;
;  address_reg_out[7] ; clk        ; 5.326 ; 5.320 ; Rise       ; clk             ;
; data_out[*]         ; clk        ; 5.648 ; 5.637 ; Rise       ; clk             ;
;  data_out[0]        ; clk        ; 5.457 ; 5.396 ; Rise       ; clk             ;
;  data_out[1]        ; clk        ; 5.532 ; 5.489 ; Rise       ; clk             ;
;  data_out[2]        ; clk        ; 5.290 ; 5.251 ; Rise       ; clk             ;
;  data_out[3]        ; clk        ; 5.525 ; 5.490 ; Rise       ; clk             ;
;  data_out[4]        ; clk        ; 5.340 ; 5.326 ; Rise       ; clk             ;
;  data_out[5]        ; clk        ; 5.280 ; 5.241 ; Rise       ; clk             ;
;  data_out[6]        ; clk        ; 5.648 ; 5.637 ; Rise       ; clk             ;
;  data_out[7]        ; clk        ; 5.247 ; 5.199 ; Rise       ; clk             ;
; data_reg_out[*]     ; clk        ; 6.260 ; 6.361 ; Rise       ; clk             ;
;  data_reg_out[0]    ; clk        ; 5.191 ; 5.157 ; Rise       ; clk             ;
;  data_reg_out[1]    ; clk        ; 5.008 ; 4.998 ; Rise       ; clk             ;
;  data_reg_out[2]    ; clk        ; 4.979 ; 4.956 ; Rise       ; clk             ;
;  data_reg_out[3]    ; clk        ; 6.260 ; 6.361 ; Rise       ; clk             ;
;  data_reg_out[4]    ; clk        ; 5.364 ; 5.311 ; Rise       ; clk             ;
;  data_reg_out[5]    ; clk        ; 5.612 ; 5.532 ; Rise       ; clk             ;
;  data_reg_out[6]    ; clk        ; 4.998 ; 4.981 ; Rise       ; clk             ;
;  data_reg_out[7]    ; clk        ; 5.261 ; 5.212 ; Rise       ; clk             ;
; morte[*]            ; clk        ; 7.898 ; 7.790 ; Rise       ; clk             ;
;  morte[0]           ; clk        ; 7.826 ; 7.688 ; Rise       ; clk             ;
;  morte[1]           ; clk        ; 7.898 ; 7.790 ; Rise       ; clk             ;
;  morte[2]           ; clk        ; 7.312 ; 7.266 ; Rise       ; clk             ;
;  morte[3]           ; clk        ; 7.864 ; 7.781 ; Rise       ; clk             ;
;  morte[4]           ; clk        ; 7.450 ; 7.391 ; Rise       ; clk             ;
;  morte[5]           ; clk        ; 7.556 ; 7.452 ; Rise       ; clk             ;
;  morte[6]           ; clk        ; 7.184 ; 7.117 ; Rise       ; clk             ;
;  morte[7]           ; clk        ; 7.304 ; 7.245 ; Rise       ; clk             ;
; q                   ; clock      ; 5.286 ; 5.300 ; Rise       ; clock           ;
+---------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; address_reg_out[*]  ; clk        ; 5.032 ; 5.033 ; Rise       ; clk             ;
;  address_reg_out[0] ; clk        ; 5.155 ; 5.125 ; Rise       ; clk             ;
;  address_reg_out[1] ; clk        ; 6.393 ; 6.482 ; Rise       ; clk             ;
;  address_reg_out[2] ; clk        ; 5.130 ; 5.082 ; Rise       ; clk             ;
;  address_reg_out[3] ; clk        ; 5.172 ; 5.119 ; Rise       ; clk             ;
;  address_reg_out[4] ; clk        ; 5.040 ; 5.042 ; Rise       ; clk             ;
;  address_reg_out[5] ; clk        ; 5.116 ; 5.050 ; Rise       ; clk             ;
;  address_reg_out[6] ; clk        ; 5.032 ; 5.033 ; Rise       ; clk             ;
;  address_reg_out[7] ; clk        ; 5.224 ; 5.217 ; Rise       ; clk             ;
; data_out[*]         ; clk        ; 5.142 ; 5.094 ; Rise       ; clk             ;
;  data_out[0]        ; clk        ; 5.343 ; 5.282 ; Rise       ; clk             ;
;  data_out[1]        ; clk        ; 5.415 ; 5.372 ; Rise       ; clk             ;
;  data_out[2]        ; clk        ; 5.183 ; 5.144 ; Rise       ; clk             ;
;  data_out[3]        ; clk        ; 5.409 ; 5.373 ; Rise       ; clk             ;
;  data_out[4]        ; clk        ; 5.231 ; 5.216 ; Rise       ; clk             ;
;  data_out[5]        ; clk        ; 5.173 ; 5.134 ; Rise       ; clk             ;
;  data_out[6]        ; clk        ; 5.534 ; 5.523 ; Rise       ; clk             ;
;  data_out[7]        ; clk        ; 5.142 ; 5.094 ; Rise       ; clk             ;
; data_reg_out[*]     ; clk        ; 4.883 ; 4.860 ; Rise       ; clk             ;
;  data_reg_out[0]    ; clk        ; 5.088 ; 5.053 ; Rise       ; clk             ;
;  data_reg_out[1]    ; clk        ; 4.912 ; 4.901 ; Rise       ; clk             ;
;  data_reg_out[2]    ; clk        ; 4.883 ; 4.860 ; Rise       ; clk             ;
;  data_reg_out[3]    ; clk        ; 6.164 ; 6.264 ; Rise       ; clk             ;
;  data_reg_out[4]    ; clk        ; 5.254 ; 5.201 ; Rise       ; clk             ;
;  data_reg_out[5]    ; clk        ; 5.491 ; 5.412 ; Rise       ; clk             ;
;  data_reg_out[6]    ; clk        ; 4.903 ; 4.885 ; Rise       ; clk             ;
;  data_reg_out[7]    ; clk        ; 5.155 ; 5.106 ; Rise       ; clk             ;
; morte[*]            ; clk        ; 5.665 ; 5.589 ; Rise       ; clk             ;
;  morte[0]           ; clk        ; 6.060 ; 5.946 ; Rise       ; clk             ;
;  morte[1]           ; clk        ; 6.242 ; 6.132 ; Rise       ; clk             ;
;  morte[2]           ; clk        ; 5.841 ; 5.733 ; Rise       ; clk             ;
;  morte[3]           ; clk        ; 6.262 ; 6.180 ; Rise       ; clk             ;
;  morte[4]           ; clk        ; 5.782 ; 5.730 ; Rise       ; clk             ;
;  morte[5]           ; clk        ; 5.826 ; 5.726 ; Rise       ; clk             ;
;  morte[6]           ; clk        ; 5.679 ; 5.589 ; Rise       ; clk             ;
;  morte[7]           ; clk        ; 5.665 ; 5.599 ; Rise       ; clk             ;
; q                   ; clock      ; 5.185 ; 5.198 ; Rise       ; clock           ;
+---------------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.700 ; -54.750           ;
; clock ; -0.009 ; -0.014            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.197 ; 0.000             ;
; clk   ; 0.259 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -157.262                        ;
; clock ; -3.000 ; -14.703                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.700 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.649      ;
; -0.700 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.649      ;
; -0.700 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.649      ;
; -0.700 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.649      ;
; -0.700 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.649      ;
; -0.700 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.649      ;
; -0.700 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.649      ;
; -0.700 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.649      ;
; -0.631 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.583      ;
; -0.631 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.583      ;
; -0.631 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.583      ;
; -0.631 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.583      ;
; -0.631 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.583      ;
; -0.631 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.583      ;
; -0.631 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.583      ;
; -0.631 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.583      ;
; -0.615 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; 0.141      ; 1.743      ;
; -0.615 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; 0.141      ; 1.743      ;
; -0.598 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.550      ;
; -0.598 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.550      ;
; -0.598 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.550      ;
; -0.598 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.550      ;
; -0.598 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.550      ;
; -0.598 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.550      ;
; -0.598 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.550      ;
; -0.598 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.550      ;
; -0.597 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst11|inst2                        ; clk          ; clk         ; 1.000        ; 0.157      ; 1.741      ;
; -0.589 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst2|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 1.000        ; 0.159      ; 1.735      ;
; -0.585 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst11|inst2                        ; clk          ; clk         ; 1.000        ; 0.157      ; 1.729      ;
; -0.574 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst8|inst2  ; clk          ; clk         ; 1.000        ; -0.034     ; 1.527      ;
; -0.574 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 1.000        ; 0.158      ; 1.719      ;
; -0.563 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst12|inst2                        ; clk          ; clk         ; 1.000        ; 0.158      ; 1.708      ;
; -0.561 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst4|inst2  ; clk          ; clk         ; 1.000        ; -0.034     ; 1.514      ;
; -0.555 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst|inst2                          ; clk          ; clk         ; 1.000        ; 0.154      ; 1.696      ;
; -0.553 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst8|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst14|inst2                        ; clk          ; clk         ; 1.000        ; -0.043     ; 1.497      ;
; -0.548 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst12|inst2                        ; clk          ; clk         ; 1.000        ; 0.158      ; 1.693      ;
; -0.547 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.034     ; 1.500      ;
; -0.547 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 1.000        ; -0.034     ; 1.500      ;
; -0.547 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.034     ; 1.500      ;
; -0.547 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 1.000        ; -0.034     ; 1.500      ;
; -0.547 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; -0.034     ; 1.500      ;
; -0.547 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 1.000        ; -0.034     ; 1.500      ;
; -0.547 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.034     ; 1.500      ;
; -0.547 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 1.000        ; -0.034     ; 1.500      ;
; -0.545 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst10|inst2                        ; clk          ; clk         ; 1.000        ; 0.158      ; 1.690      ;
; -0.542 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst8|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst14|inst2                        ; clk          ; clk         ; 1.000        ; 0.160      ; 1.689      ;
; -0.541 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.493      ;
; -0.541 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.493      ;
; -0.541 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.493      ;
; -0.532 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst10|inst2                        ; clk          ; clk         ; 1.000        ; 0.158      ; 1.677      ;
; -0.530 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 1.000        ; 0.158      ; 1.675      ;
; -0.528 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst14|inst2                        ; clk          ; clk         ; 1.000        ; 0.159      ; 1.674      ;
; -0.515 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst|inst2                          ; clk          ; clk         ; 1.000        ; 0.154      ; 1.656      ;
; -0.509 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; 0.141      ; 1.637      ;
; -0.509 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; 0.141      ; 1.637      ;
; -0.502 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.451      ;
; -0.502 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.451      ;
; -0.502 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.451      ;
; -0.502 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.451      ;
; -0.502 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.451      ;
; -0.502 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.451      ;
; -0.502 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.451      ;
; -0.502 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.451      ;
; -0.493 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst5|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst11|inst2                        ; clk          ; clk         ; 1.000        ; -0.028     ; 1.452      ;
; -0.492 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst6|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst12|inst2                        ; clk          ; clk         ; 1.000        ; 0.159      ; 1.638      ;
; -0.491 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.443      ;
; -0.491 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.443      ;
; -0.491 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.443      ;
; -0.490 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst2|inst2  ; clk          ; clk         ; 1.000        ; 0.144      ; 1.621      ;
; -0.490 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst6|inst2  ; clk          ; clk         ; 1.000        ; 0.144      ; 1.621      ;
; -0.485 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.037     ; 1.435      ;
; -0.485 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 1.000        ; -0.037     ; 1.435      ;
; -0.485 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.037     ; 1.435      ;
; -0.485 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 1.000        ; -0.037     ; 1.435      ;
; -0.485 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; -0.037     ; 1.435      ;
; -0.485 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 1.000        ; -0.037     ; 1.435      ;
; -0.485 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.037     ; 1.435      ;
; -0.485 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 1.000        ; -0.037     ; 1.435      ;
; -0.472 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst5|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst11|inst2                        ; clk          ; clk         ; 1.000        ; 0.156      ; 1.615      ;
; -0.472 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.424      ;
; -0.472 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.424      ;
; -0.472 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 1.000        ; -0.035     ; 1.424      ;
; -0.468 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst1|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst|inst2                          ; clk          ; clk         ; 1.000        ; 0.154      ; 1.609      ;
; -0.466 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst2|inst2  ; clk          ; clk         ; 1.000        ; 0.144      ; 1.597      ;
; -0.466 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst6|inst2  ; clk          ; clk         ; 1.000        ; 0.144      ; 1.597      ;
; -0.464 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst13|inst2                        ; clk          ; clk         ; 1.000        ; 0.158      ; 1.609      ;
; -0.464 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst14|inst2                        ; clk          ; clk         ; 1.000        ; 0.159      ; 1.610      ;
; -0.462 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst2|inst2  ; clk          ; clk         ; 1.000        ; 0.144      ; 1.593      ;
; -0.462 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst6|inst2  ; clk          ; clk         ; 1.000        ; 0.144      ; 1.593      ;
; -0.461 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 1.000        ; 0.141      ; 1.589      ;
; -0.461 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 1.000        ; 0.141      ; 1.589      ;
; -0.438 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst8|inst2  ; clk          ; clk         ; 1.000        ; -0.034     ; 1.391      ;
; -0.433 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst5|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst11|inst2                        ; clk          ; clk         ; 1.000        ; -0.043     ; 1.377      ;
; -0.425 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst4|inst2  ; clk          ; clk         ; 1.000        ; -0.034     ; 1.378      ;
; -0.421 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 1.000        ; -0.034     ; 1.374      ;
; -0.418 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.367      ;
; -0.417 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst2|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 1.000        ; -0.045     ; 1.359      ;
; -0.415 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst8|inst2  ; clk          ; clk         ; 1.000        ; -0.034     ; 1.368      ;
; -0.413 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst8|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst14|inst2                        ; clk          ; clk         ; 1.000        ; -0.044     ; 1.356      ;
; -0.413 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst7|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst13|inst2                        ; clk          ; clk         ; 1.000        ; 0.157      ; 1.557      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.009 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.961      ;
; -0.005 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.957      ;
; 0.002  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.950      ;
; 0.041  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.911      ;
; 0.048  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.154      ; 1.093      ;
; 0.056  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.896      ;
; 0.059  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.893      ;
; 0.060  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.892      ;
; 0.063  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.889      ;
; 0.070  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.882      ;
; 0.070  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.882      ;
; 0.094  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.154      ; 1.047      ;
; 0.108  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.844      ;
; 0.109  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.843      ;
; 0.112  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.154      ; 1.029      ;
; 0.113  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.154      ; 1.028      ;
; 0.116  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.154      ; 1.025      ;
; 0.123  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.829      ;
; 0.123  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.154      ; 1.018      ;
; 0.124  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.043     ; 0.820      ;
; 0.124  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.828      ;
; 0.127  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.825      ;
; 0.127  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.825      ;
; 0.128  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.824      ;
; 0.131  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.821      ;
; 0.138  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.814      ;
; 0.138  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.814      ;
; 0.138  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.814      ;
; 0.161  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.154      ; 0.980      ;
; 0.162  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.154      ; 0.979      ;
; 0.168  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.043     ; 0.776      ;
; 0.176  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.776      ;
; 0.176  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.776      ;
; 0.177  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.154      ; 0.964      ;
; 0.177  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.775      ;
; 0.180  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.154      ; 0.961      ;
; 0.181  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.154      ; 0.960      ;
; 0.191  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.154      ; 0.950      ;
; 0.198  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.043     ; 0.746      ;
; 0.206  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.746      ;
; 0.206  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.746      ;
; 0.206  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.746      ;
; 0.206  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.746      ;
; 0.229  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.154      ; 0.912      ;
; 0.229  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.154      ; 0.912      ;
; 0.244  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.154      ; 0.897      ;
; 0.248  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.154      ; 0.893      ;
; 0.253  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.154      ; 0.888      ;
; 0.259  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.154      ; 0.882      ;
; 0.296  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.154      ; 0.845      ;
; 0.297  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.154      ; 0.844      ;
; 0.317  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.154      ; 0.824      ;
; 0.321  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.154      ; 0.820      ;
; 0.327  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.154      ; 0.814      ;
; 0.364  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.154      ; 0.777      ;
; 0.404  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.043     ; 0.540      ;
; 0.411  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.541      ;
; 0.411  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.541      ;
; 0.412  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.540      ;
; 0.413  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.539      ;
; 0.416  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.043     ; 0.528      ;
; 0.420  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.532      ;
; 0.421  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.531      ;
; 0.423  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.529      ;
; 0.424  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 0.528      ;
; 0.561  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.043     ; 0.383      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.197 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.324      ;
; 0.247 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.232      ; 0.563      ;
; 0.261 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.232      ; 0.577      ;
; 0.286 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.043      ; 0.413      ;
; 0.289 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.043      ; 0.416      ;
; 0.295 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.416      ;
; 0.308 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.427      ;
; 0.310 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.232      ; 0.626      ;
; 0.313 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.232      ; 0.629      ;
; 0.314 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.232      ; 0.630      ;
; 0.324 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.232      ; 0.640      ;
; 0.327 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.232      ; 0.643      ;
; 0.327 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.232      ; 0.643      ;
; 0.377 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.232      ; 0.693      ;
; 0.379 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.232      ; 0.695      ;
; 0.380 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.232      ; 0.696      ;
; 0.390 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.232      ; 0.706      ;
; 0.391 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.232      ; 0.707      ;
; 0.393 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.232      ; 0.709      ;
; 0.435 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.562      ;
; 0.442 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.232      ; 0.758      ;
; 0.444 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.563      ;
; 0.445 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.564      ;
; 0.445 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.232      ; 0.761      ;
; 0.445 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.232      ; 0.761      ;
; 0.447 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.043      ; 0.574      ;
; 0.450 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.577      ;
; 0.453 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.572      ;
; 0.454 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.232      ; 0.770      ;
; 0.455 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.232      ; 0.773      ;
; 0.458 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.577      ;
; 0.459 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.232      ; 0.775      ;
; 0.507 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.626      ;
; 0.507 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.626      ;
; 0.508 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.232      ; 0.824      ;
; 0.508 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.627      ;
; 0.510 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.629      ;
; 0.511 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.232      ; 0.827      ;
; 0.519 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.638      ;
; 0.521 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.640      ;
; 0.521 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.232      ; 0.838      ;
; 0.522 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.641      ;
; 0.524 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.643      ;
; 0.525 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.232      ; 0.841      ;
; 0.573 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.692      ;
; 0.573 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.692      ;
; 0.576 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.695      ;
; 0.585 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.704      ;
; 0.587 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.706      ;
; 0.590 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.709      ;
; 0.639 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.758      ;
; 0.653 ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.772      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.259 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 0.000        ; 0.237      ; 0.580      ;
; 0.262 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 0.000        ; 0.237      ; 0.583      ;
; 0.271 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 0.000        ; 0.237      ; 0.592      ;
; 0.274 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst7|inst2  ; clk          ; clk         ; 0.000        ; 0.223      ; 0.581      ;
; 0.275 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst3|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst9|inst2                         ; clk          ; clk         ; 0.000        ; 0.238      ; 0.597      ;
; 0.276 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst6|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst12|inst2                        ; clk          ; clk         ; 0.000        ; 0.238      ; 0.598      ;
; 0.276 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst8|inst2  ; clk          ; clk         ; 0.000        ; 0.223      ; 0.583      ;
; 0.283 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst4|inst2  ; clk          ; clk         ; 0.000        ; 0.223      ; 0.590      ;
; 0.295 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst13|inst2                        ; clk          ; clk         ; 0.000        ; 0.238      ; 0.617      ;
; 0.326 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst1|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst|inst2                          ; clk          ; clk         ; 0.000        ; 0.231      ; 0.641      ;
; 0.329 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst8|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst14|inst2                        ; clk          ; clk         ; 0.000        ; 0.238      ; 0.651      ;
; 0.340 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst5|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst11|inst2                        ; clk          ; clk         ; 0.000        ; 0.239      ; 0.663      ;
; 0.344 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst9|inst2                         ; clk          ; clk         ; 0.000        ; 0.238      ; 0.666      ;
; 0.346 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst14|inst2                        ; clk          ; clk         ; 0.000        ; 0.239      ; 0.669      ;
; 0.353 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst9|inst2                         ; clk          ; clk         ; 0.000        ; 0.238      ; 0.675      ;
; 0.358 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst10|inst2                        ; clk          ; clk         ; 0.000        ; 0.238      ; 0.680      ;
; 0.361 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst2|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 0.000        ; 0.238      ; 0.683      ;
; 0.363 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst3|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst9|inst2                         ; clk          ; clk         ; 0.000        ; 0.238      ; 0.685      ;
; 0.377 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 0.000        ; 0.238      ; 0.699      ;
; 0.380 ; REG_1BYTE:DATA_REG|REG_1BIT:inst8|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 0.000        ; 0.035      ; 0.499      ;
; 0.389 ; REG_1BYTE:DATA_REG|REG_1BIT:inst11|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 0.000        ; 0.215      ; 0.688      ;
; 0.391 ; REG_1BYTE:DATA_REG|REG_1BIT:inst|inst2                              ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.509      ;
; 0.392 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.510      ;
; 0.393 ; REG_1BYTE:DATA_REG|REG_1BIT:inst|inst2                              ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.511      ;
; 0.394 ; REG_1BYTE:DATA_REG|REG_1BIT:inst9|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.512      ;
; 0.394 ; REG_1BYTE:DATA_REG|REG_1BIT:inst9|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst3|inst2 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.512      ;
; 0.394 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.512      ;
; 0.403 ; REG_1BYTE:DATA_REG|REG_1BIT:inst8|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.705      ;
; 0.417 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst4|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst10|inst2                        ; clk          ; clk         ; 0.000        ; 0.237      ; 0.738      ;
; 0.420 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.725      ;
; 0.421 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 0.000        ; 0.222      ; 0.727      ;
; 0.424 ; REG_1BYTE:DATA_REG|REG_1BIT:inst11|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 0.000        ; 0.035      ; 0.543      ;
; 0.426 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst1|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst|inst2                          ; clk          ; clk         ; 0.000        ; 0.235      ; 0.745      ;
; 0.432 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst6|inst2  ; clk          ; clk         ; 0.000        ; 0.236      ; 0.752      ;
; 0.437 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst5|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst11|inst2                        ; clk          ; clk         ; 0.000        ; 0.235      ; 0.756      ;
; 0.439 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst7|inst2  ; clk          ; clk         ; 0.000        ; 0.217      ; 0.740      ;
; 0.440 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst7|inst2  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.746      ;
; 0.441 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 0.000        ; 0.237      ; 0.762      ;
; 0.443 ; REG_1BYTE:DATA_REG|REG_1BIT:inst|inst2                              ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst1|inst2  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.749      ;
; 0.453 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst|inst2                          ; clk          ; clk         ; 0.000        ; 0.233      ; 0.770      ;
; 0.456 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst12|inst2                        ; clk          ; clk         ; 0.000        ; 0.238      ; 0.778      ;
; 0.459 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst4|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst10|inst2                        ; clk          ; clk         ; 0.000        ; 0.238      ; 0.781      ;
; 0.473 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst11|inst2                        ; clk          ; clk         ; 0.000        ; 0.237      ; 0.794      ;
; 0.474 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst1|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst|inst2                          ; clk          ; clk         ; 0.000        ; 0.233      ; 0.791      ;
; 0.477 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst4|inst2  ; clk          ; clk         ; 0.000        ; 0.034      ; 0.595      ;
; 0.479 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst7|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst13|inst2                        ; clk          ; clk         ; 0.000        ; 0.238      ; 0.801      ;
; 0.479 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst|REG_1BIT_SWAP:inst1|inst2   ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 0.000        ; 0.238      ; 0.801      ;
; 0.487 ; REG_1BYTE:DATA_REG|REG_1BIT:inst11|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.789      ;
; 0.488 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst8|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst13|inst2                        ; clk          ; clk         ; 0.000        ; 0.238      ; 0.810      ;
; 0.491 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst4|inst2  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.797      ;
; 0.493 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst6|inst2  ; clk          ; clk         ; 0.000        ; 0.221      ; 0.798      ;
; 0.494 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst3|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst9|inst2                         ; clk          ; clk         ; 0.000        ; 0.239      ; 0.817      ;
; 0.494 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst2|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 0.000        ; 0.236      ; 0.814      ;
; 0.496 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst6|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst12|inst2                        ; clk          ; clk         ; 0.000        ; 0.062      ; 0.642      ;
; 0.497 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.799      ;
; 0.497 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst2|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 0.000        ; 0.237      ; 0.818      ;
; 0.498 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 0.000        ; 0.033      ; 0.615      ;
; 0.499 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 0.000        ; 0.033      ; 0.616      ;
; 0.499 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst8|inst2                         ; clk          ; clk         ; 0.000        ; 0.238      ; 0.821      ;
; 0.500 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst7|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst13|inst2                        ; clk          ; clk         ; 0.000        ; 0.238      ; 0.822      ;
; 0.501 ; REG_1BYTE:DATA_REG|REG_1BIT:inst8|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst2|inst2  ; clk          ; clk         ; 0.000        ; 0.221      ; 0.806      ;
; 0.502 ; REG_1BYTE:DATA_REG|REG_1BIT:inst|inst2                              ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst1|inst2  ; clk          ; clk         ; 0.000        ; 0.032      ; 0.618      ;
; 0.502 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst6|inst2  ; clk          ; clk         ; 0.000        ; 0.032      ; 0.618      ;
; 0.503 ; REG_1BYTE:DATA_REG|REG_1BIT:inst11|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 0.000        ; 0.035      ; 0.622      ;
; 0.506 ; REG_1BYTE:DATA_REG|REG_1BIT:inst9|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst3|inst2  ; clk          ; clk         ; 0.000        ; 0.217      ; 0.807      ;
; 0.508 ; REG_1BYTE:DATA_REG|REG_1BIT:inst|inst2                              ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.810      ;
; 0.510 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst|inst2                           ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst|REG_1BIT_SWAP:inst1|inst2   ; clk          ; clk         ; 0.000        ; 0.035      ; 0.629      ;
; 0.511 ; REG_1BYTE:DATA_REG|REG_1BIT:inst|inst2                              ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 0.000        ; 0.035      ; 0.630      ;
; 0.516 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst9|inst2                          ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst10|inst2                        ; clk          ; clk         ; 0.000        ; 0.238      ; 0.838      ;
; 0.517 ; REG_1BYTE:DATA_REG|REG_1BIT:inst|inst2                              ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst1|inst2  ; clk          ; clk         ; 0.000        ; 0.217      ; 0.818      ;
; 0.517 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.819      ;
; 0.517 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst5|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst11|inst2                        ; clk          ; clk         ; 0.000        ; 0.238      ; 0.839      ;
; 0.519 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.824      ;
; 0.519 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.824      ;
; 0.520 ; REG_1BYTE:DATA_REG|REG_1BIT:inst8|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.825      ;
; 0.520 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.822      ;
; 0.522 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 0.000        ; 0.035      ; 0.641      ;
; 0.527 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst4|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst10|inst2                        ; clk          ; clk         ; 0.000        ; 0.058      ; 0.669      ;
; 0.528 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst6|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst12|inst2                        ; clk          ; clk         ; 0.000        ; 0.058      ; 0.670      ;
; 0.529 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst8|inst2  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.649      ;
; 0.529 ; REG_1BYTE:DATA_REG|REG_1BIT:inst14|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst8|inst2 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.649      ;
; 0.531 ; REG_1BYTE:ADDRESS_REG|REG_1BIT:inst10|inst2                         ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst9|inst2                         ; clk          ; clk         ; 0.000        ; 0.238      ; 0.853      ;
; 0.534 ; REG_1BYTE:DATA_REG|REG_1BIT:inst10|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst4|inst2 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.839      ;
; 0.534 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst6|inst2  ; clk          ; clk         ; 0.000        ; 0.217      ; 0.835      ;
; 0.535 ; REG_1BYTE:DATA_REG|REG_1BIT:inst8|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 0.000        ; 0.033      ; 0.652      ;
; 0.538 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst8|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst14|inst2                        ; clk          ; clk         ; 0.000        ; 0.237      ; 0.859      ;
; 0.540 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.845      ;
; 0.552 ; REG_1BYTE:DATA_REG|REG_1BIT:inst11|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst5|inst2  ; clk          ; clk         ; 0.000        ; 0.032      ; 0.668      ;
; 0.553 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst7|inst2  ; clk          ; clk         ; 0.000        ; 0.032      ; 0.669      ;
; 0.558 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst3|inst2  ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst9|inst2                         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.704      ;
; 0.559 ; REG_1BYTE:DATA_REG|REG_1BIT:inst11|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst5|inst2 ; clk          ; clk         ; 0.000        ; 0.032      ; 0.675      ;
; 0.559 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst7|inst2  ; clk          ; clk         ; 0.000        ; 0.034      ; 0.677      ;
; 0.565 ; REG_1BYTE:DATA_REG|REG_1BIT:inst|inst2                              ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst1|inst2  ; clk          ; clk         ; 0.000        ; 0.034      ; 0.683      ;
; 0.568 ; REG_1BYTE:DATA_REG|REG_1BIT:inst8|inst2                             ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst2|inst2 ; clk          ; clk         ; 0.000        ; 0.035      ; 0.687      ;
; 0.569 ; REG_1BYTE:DATA_REG|REG_1BIT:inst13|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst7|inst2 ; clk          ; clk         ; 0.000        ; 0.033      ; 0.686      ;
; 0.569 ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst4|inst2 ; REG_1BYTE:DATA_OUT_REG|REG_1BIT:inst10|inst2                        ; clk          ; clk         ; 0.000        ; 0.239      ; 0.892      ;
; 0.570 ; REG_1BYTE:DATA_REG|REG_1BIT:inst11|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst5|inst2  ; clk          ; clk         ; 0.000        ; 0.032      ; 0.686      ;
; 0.572 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst6|inst2  ; clk          ; clk         ; 0.000        ; 0.034      ; 0.690      ;
; 0.573 ; REG_1BYTE:DATA_REG|REG_1BIT:inst12|inst2                            ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst6|inst2 ; clk          ; clk         ; 0.000        ; 0.033      ; 0.690      ;
; 0.574 ; REG_1BYTE:DATA_REG|REG_1BIT:inst|inst2                              ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst1|inst2 ; clk          ; clk         ; 0.000        ; 0.033      ; 0.691      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst1|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst2|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst3|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst4|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst5|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst6|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst7|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst8|inst2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst1|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst2|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst3|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst4|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst5|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst6|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst7|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst8|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst1|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst2|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst3|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst4|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst5|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst6|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst7|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst8|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst1|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst2|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst3|inst2  ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                                                     ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                                                                       ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|outclk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                                                     ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[0]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[1]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[2]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[3]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[4]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[5]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[6]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[7]  ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[10] ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[8]  ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_jph:auto_generated|counter_reg_bit[9]  ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                                                                       ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|outclk                                                                         ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                                                     ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; confirm_sw ; clk        ; 1.601 ; 2.198 ; Rise       ; clk             ;
; read       ; clk        ; 0.474 ; 0.687 ; Rise       ; clk             ;
; sw0        ; clk        ; 0.954 ; 1.533 ; Rise       ; clk             ;
; sw1        ; clk        ; 0.952 ; 1.538 ; Rise       ; clk             ;
; sw2        ; clk        ; 0.847 ; 1.421 ; Rise       ; clk             ;
; sw3        ; clk        ; 0.931 ; 1.498 ; Rise       ; clk             ;
; sw4        ; clk        ; 0.832 ; 1.406 ; Rise       ; clk             ;
; sw5        ; clk        ; 0.856 ; 1.436 ; Rise       ; clk             ;
; sw6        ; clk        ; 0.855 ; 1.436 ; Rise       ; clk             ;
; sw7        ; clk        ; 0.680 ; 1.239 ; Rise       ; clk             ;
; sw8        ; clk        ; 1.414 ; 1.950 ; Rise       ; clk             ;
; sw9        ; clk        ; 1.714 ; 2.266 ; Rise       ; clk             ;
; write      ; clk        ; 1.340 ; 1.639 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; confirm_sw ; clk        ; -1.152 ; -1.714 ; Rise       ; clk             ;
; read       ; clk        ; -0.033 ; -0.283 ; Rise       ; clk             ;
; sw0        ; clk        ; -0.716 ; -1.274 ; Rise       ; clk             ;
; sw1        ; clk        ; -0.643 ; -1.212 ; Rise       ; clk             ;
; sw2        ; clk        ; -0.630 ; -1.198 ; Rise       ; clk             ;
; sw3        ; clk        ; -0.652 ; -1.222 ; Rise       ; clk             ;
; sw4        ; clk        ; -0.623 ; -1.183 ; Rise       ; clk             ;
; sw5        ; clk        ; -0.646 ; -1.212 ; Rise       ; clk             ;
; sw6        ; clk        ; -0.644 ; -1.211 ; Rise       ; clk             ;
; sw7        ; clk        ; -0.477 ; -1.023 ; Rise       ; clk             ;
; sw8        ; clk        ; -0.945 ; -1.503 ; Rise       ; clk             ;
; sw9        ; clk        ; -1.194 ; -1.779 ; Rise       ; clk             ;
; write      ; clk        ; -0.090 ; -0.345 ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; address_reg_out[*]  ; clk        ; 4.181 ; 4.342 ; Rise       ; clk             ;
;  address_reg_out[0] ; clk        ; 3.281 ; 3.338 ; Rise       ; clk             ;
;  address_reg_out[1] ; clk        ; 4.181 ; 4.342 ; Rise       ; clk             ;
;  address_reg_out[2] ; clk        ; 3.259 ; 3.319 ; Rise       ; clk             ;
;  address_reg_out[3] ; clk        ; 3.283 ; 3.360 ; Rise       ; clk             ;
;  address_reg_out[4] ; clk        ; 3.263 ; 3.291 ; Rise       ; clk             ;
;  address_reg_out[5] ; clk        ; 3.246 ; 3.306 ; Rise       ; clk             ;
;  address_reg_out[6] ; clk        ; 3.258 ; 3.287 ; Rise       ; clk             ;
;  address_reg_out[7] ; clk        ; 3.376 ; 3.421 ; Rise       ; clk             ;
; data_out[*]         ; clk        ; 3.569 ; 3.604 ; Rise       ; clk             ;
;  data_out[0]        ; clk        ; 3.376 ; 3.416 ; Rise       ; clk             ;
;  data_out[1]        ; clk        ; 3.438 ; 3.490 ; Rise       ; clk             ;
;  data_out[2]        ; clk        ; 3.289 ; 3.326 ; Rise       ; clk             ;
;  data_out[3]        ; clk        ; 3.442 ; 3.491 ; Rise       ; clk             ;
;  data_out[4]        ; clk        ; 3.329 ; 3.376 ; Rise       ; clk             ;
;  data_out[5]        ; clk        ; 3.278 ; 3.314 ; Rise       ; clk             ;
;  data_out[6]        ; clk        ; 3.569 ; 3.604 ; Rise       ; clk             ;
;  data_out[7]        ; clk        ; 3.254 ; 3.285 ; Rise       ; clk             ;
; data_reg_out[*]     ; clk        ; 4.034 ; 4.184 ; Rise       ; clk             ;
;  data_reg_out[0]    ; clk        ; 3.238 ; 3.297 ; Rise       ; clk             ;
;  data_reg_out[1]    ; clk        ; 3.134 ; 3.190 ; Rise       ; clk             ;
;  data_reg_out[2]    ; clk        ; 3.108 ; 3.157 ; Rise       ; clk             ;
;  data_reg_out[3]    ; clk        ; 4.034 ; 4.184 ; Rise       ; clk             ;
;  data_reg_out[4]    ; clk        ; 3.336 ; 3.414 ; Rise       ; clk             ;
;  data_reg_out[5]    ; clk        ; 3.463 ; 3.558 ; Rise       ; clk             ;
;  data_reg_out[6]    ; clk        ; 3.127 ; 3.178 ; Rise       ; clk             ;
;  data_reg_out[7]    ; clk        ; 3.263 ; 3.324 ; Rise       ; clk             ;
; morte[*]            ; clk        ; 4.938 ; 4.990 ; Rise       ; clk             ;
;  morte[0]           ; clk        ; 4.813 ; 4.848 ; Rise       ; clk             ;
;  morte[1]           ; clk        ; 4.938 ; 4.980 ; Rise       ; clk             ;
;  morte[2]           ; clk        ; 4.560 ; 4.621 ; Rise       ; clk             ;
;  morte[3]           ; clk        ; 4.933 ; 4.990 ; Rise       ; clk             ;
;  morte[4]           ; clk        ; 4.699 ; 4.725 ; Rise       ; clk             ;
;  morte[5]           ; clk        ; 4.737 ; 4.760 ; Rise       ; clk             ;
;  morte[6]           ; clk        ; 4.512 ; 4.556 ; Rise       ; clk             ;
;  morte[7]           ; clk        ; 4.583 ; 4.596 ; Rise       ; clk             ;
; q                   ; clock      ; 3.350 ; 3.369 ; Rise       ; clock           ;
+---------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; address_reg_out[*]  ; clk        ; 3.179 ; 3.225 ; Rise       ; clk             ;
;  address_reg_out[0] ; clk        ; 3.212 ; 3.267 ; Rise       ; clk             ;
;  address_reg_out[1] ; clk        ; 4.113 ; 4.271 ; Rise       ; clk             ;
;  address_reg_out[2] ; clk        ; 3.190 ; 3.248 ; Rise       ; clk             ;
;  address_reg_out[3] ; clk        ; 3.214 ; 3.288 ; Rise       ; clk             ;
;  address_reg_out[4] ; clk        ; 3.202 ; 3.229 ; Rise       ; clk             ;
;  address_reg_out[5] ; clk        ; 3.179 ; 3.236 ; Rise       ; clk             ;
;  address_reg_out[6] ; clk        ; 3.198 ; 3.225 ; Rise       ; clk             ;
;  address_reg_out[7] ; clk        ; 3.311 ; 3.353 ; Rise       ; clk             ;
; data_out[*]         ; clk        ; 3.186 ; 3.216 ; Rise       ; clk             ;
;  data_out[0]        ; clk        ; 3.303 ; 3.341 ; Rise       ; clk             ;
;  data_out[1]        ; clk        ; 3.362 ; 3.411 ; Rise       ; clk             ;
;  data_out[2]        ; clk        ; 3.220 ; 3.255 ; Rise       ; clk             ;
;  data_out[3]        ; clk        ; 3.367 ; 3.413 ; Rise       ; clk             ;
;  data_out[4]        ; clk        ; 3.258 ; 3.302 ; Rise       ; clk             ;
;  data_out[5]        ; clk        ; 3.208 ; 3.243 ; Rise       ; clk             ;
;  data_out[6]        ; clk        ; 3.495 ; 3.528 ; Rise       ; clk             ;
;  data_out[7]        ; clk        ; 3.186 ; 3.216 ; Rise       ; clk             ;
; data_reg_out[*]     ; clk        ; 3.047 ; 3.094 ; Rise       ; clk             ;
;  data_reg_out[0]    ; clk        ; 3.172 ; 3.228 ; Rise       ; clk             ;
;  data_reg_out[1]    ; clk        ; 3.073 ; 3.125 ; Rise       ; clk             ;
;  data_reg_out[2]    ; clk        ; 3.047 ; 3.094 ; Rise       ; clk             ;
;  data_reg_out[3]    ; clk        ; 3.973 ; 4.120 ; Rise       ; clk             ;
;  data_reg_out[4]    ; clk        ; 3.266 ; 3.340 ; Rise       ; clk             ;
;  data_reg_out[5]    ; clk        ; 3.387 ; 3.478 ; Rise       ; clk             ;
;  data_reg_out[6]    ; clk        ; 3.065 ; 3.114 ; Rise       ; clk             ;
;  data_reg_out[7]    ; clk        ; 3.196 ; 3.254 ; Rise       ; clk             ;
; morte[*]            ; clk        ; 3.498 ; 3.516 ; Rise       ; clk             ;
;  morte[0]           ; clk        ; 3.701 ; 3.795 ; Rise       ; clk             ;
;  morte[1]           ; clk        ; 3.824 ; 3.884 ; Rise       ; clk             ;
;  morte[2]           ; clk        ; 3.585 ; 3.654 ; Rise       ; clk             ;
;  morte[3]           ; clk        ; 3.871 ; 3.917 ; Rise       ; clk             ;
;  morte[4]           ; clk        ; 3.567 ; 3.651 ; Rise       ; clk             ;
;  morte[5]           ; clk        ; 3.572 ; 3.641 ; Rise       ; clk             ;
;  morte[6]           ; clk        ; 3.504 ; 3.516 ; Rise       ; clk             ;
;  morte[7]           ; clk        ; 3.498 ; 3.520 ; Rise       ; clk             ;
; q                   ; clock      ; 3.285 ; 3.303 ; Rise       ; clock           ;
+---------------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.974   ; 0.197 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -1.974   ; 0.259 ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -0.795   ; 0.197 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -206.805 ; 0.0   ; 0.0      ; 0.0     ; -171.965            ;
;  clk             ; -200.432 ; 0.000 ; N/A      ; N/A     ; -157.262            ;
;  clock           ; -6.373   ; 0.000 ; N/A      ; N/A     ; -14.703             ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; confirm_sw ; clk        ; 2.924 ; 3.312 ; Rise       ; clk             ;
; read       ; clk        ; 0.714 ; 0.763 ; Rise       ; clk             ;
; sw0        ; clk        ; 1.753 ; 2.154 ; Rise       ; clk             ;
; sw1        ; clk        ; 1.741 ; 2.154 ; Rise       ; clk             ;
; sw2        ; clk        ; 1.567 ; 1.953 ; Rise       ; clk             ;
; sw3        ; clk        ; 1.720 ; 2.110 ; Rise       ; clk             ;
; sw4        ; clk        ; 1.539 ; 1.925 ; Rise       ; clk             ;
; sw5        ; clk        ; 1.549 ; 1.960 ; Rise       ; clk             ;
; sw6        ; clk        ; 1.576 ; 1.966 ; Rise       ; clk             ;
; sw7        ; clk        ; 1.257 ; 1.653 ; Rise       ; clk             ;
; sw8        ; clk        ; 2.546 ; 2.981 ; Rise       ; clk             ;
; sw9        ; clk        ; 3.069 ; 3.492 ; Rise       ; clk             ;
; write      ; clk        ; 2.384 ; 2.413 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; confirm_sw ; clk        ; -1.152 ; -1.714 ; Rise       ; clk             ;
; read       ; clk        ; 0.000  ; -0.051 ; Rise       ; clk             ;
; sw0        ; clk        ; -0.716 ; -1.274 ; Rise       ; clk             ;
; sw1        ; clk        ; -0.643 ; -1.212 ; Rise       ; clk             ;
; sw2        ; clk        ; -0.630 ; -1.198 ; Rise       ; clk             ;
; sw3        ; clk        ; -0.652 ; -1.222 ; Rise       ; clk             ;
; sw4        ; clk        ; -0.623 ; -1.183 ; Rise       ; clk             ;
; sw5        ; clk        ; -0.646 ; -1.212 ; Rise       ; clk             ;
; sw6        ; clk        ; -0.644 ; -1.211 ; Rise       ; clk             ;
; sw7        ; clk        ; -0.477 ; -1.023 ; Rise       ; clk             ;
; sw8        ; clk        ; -0.945 ; -1.503 ; Rise       ; clk             ;
; sw9        ; clk        ; -1.194 ; -1.779 ; Rise       ; clk             ;
; write      ; clk        ; -0.090 ; -0.151 ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; address_reg_out[*]  ; clk        ; 6.773 ; 6.886 ; Rise       ; clk             ;
;  address_reg_out[0] ; clk        ; 5.554 ; 5.533 ; Rise       ; clk             ;
;  address_reg_out[1] ; clk        ; 6.773 ; 6.886 ; Rise       ; clk             ;
;  address_reg_out[2] ; clk        ; 5.519 ; 5.498 ; Rise       ; clk             ;
;  address_reg_out[3] ; clk        ; 5.562 ; 5.543 ; Rise       ; clk             ;
;  address_reg_out[4] ; clk        ; 5.380 ; 5.405 ; Rise       ; clk             ;
;  address_reg_out[5] ; clk        ; 5.488 ; 5.457 ; Rise       ; clk             ;
;  address_reg_out[6] ; clk        ; 5.375 ; 5.410 ; Rise       ; clk             ;
;  address_reg_out[7] ; clk        ; 5.587 ; 5.606 ; Rise       ; clk             ;
; data_out[*]         ; clk        ; 5.941 ; 5.959 ; Rise       ; clk             ;
;  data_out[0]        ; clk        ; 5.753 ; 5.720 ; Rise       ; clk             ;
;  data_out[1]        ; clk        ; 5.835 ; 5.832 ; Rise       ; clk             ;
;  data_out[2]        ; clk        ; 5.582 ; 5.565 ; Rise       ; clk             ;
;  data_out[3]        ; clk        ; 5.824 ; 5.827 ; Rise       ; clk             ;
;  data_out[4]        ; clk        ; 5.633 ; 5.628 ; Rise       ; clk             ;
;  data_out[5]        ; clk        ; 5.566 ; 5.550 ; Rise       ; clk             ;
;  data_out[6]        ; clk        ; 5.941 ; 5.959 ; Rise       ; clk             ;
;  data_out[7]        ; clk        ; 5.532 ; 5.506 ; Rise       ; clk             ;
; data_reg_out[*]     ; clk        ; 6.516 ; 6.625 ; Rise       ; clk             ;
;  data_reg_out[0]    ; clk        ; 5.466 ; 5.444 ; Rise       ; clk             ;
;  data_reg_out[1]    ; clk        ; 5.267 ; 5.262 ; Rise       ; clk             ;
;  data_reg_out[2]    ; clk        ; 5.238 ; 5.225 ; Rise       ; clk             ;
;  data_reg_out[3]    ; clk        ; 6.516 ; 6.625 ; Rise       ; clk             ;
;  data_reg_out[4]    ; clk        ; 5.646 ; 5.621 ; Rise       ; clk             ;
;  data_reg_out[5]    ; clk        ; 5.919 ; 5.868 ; Rise       ; clk             ;
;  data_reg_out[6]    ; clk        ; 5.255 ; 5.245 ; Rise       ; clk             ;
;  data_reg_out[7]    ; clk        ; 5.533 ; 5.509 ; Rise       ; clk             ;
; morte[*]            ; clk        ; 8.500 ; 8.409 ; Rise       ; clk             ;
;  morte[0]           ; clk        ; 8.331 ; 8.233 ; Rise       ; clk             ;
;  morte[1]           ; clk        ; 8.500 ; 8.409 ; Rise       ; clk             ;
;  morte[2]           ; clk        ; 7.816 ; 7.797 ; Rise       ; clk             ;
;  morte[3]           ; clk        ; 8.460 ; 8.390 ; Rise       ; clk             ;
;  morte[4]           ; clk        ; 7.973 ; 7.920 ; Rise       ; clk             ;
;  morte[5]           ; clk        ; 8.097 ; 8.017 ; Rise       ; clk             ;
;  morte[6]           ; clk        ; 7.671 ; 7.633 ; Rise       ; clk             ;
;  morte[7]           ; clk        ; 7.795 ; 7.795 ; Rise       ; clk             ;
; q                   ; clock      ; 5.560 ; 5.588 ; Rise       ; clock           ;
+---------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; address_reg_out[*]  ; clk        ; 3.179 ; 3.225 ; Rise       ; clk             ;
;  address_reg_out[0] ; clk        ; 3.212 ; 3.267 ; Rise       ; clk             ;
;  address_reg_out[1] ; clk        ; 4.113 ; 4.271 ; Rise       ; clk             ;
;  address_reg_out[2] ; clk        ; 3.190 ; 3.248 ; Rise       ; clk             ;
;  address_reg_out[3] ; clk        ; 3.214 ; 3.288 ; Rise       ; clk             ;
;  address_reg_out[4] ; clk        ; 3.202 ; 3.229 ; Rise       ; clk             ;
;  address_reg_out[5] ; clk        ; 3.179 ; 3.236 ; Rise       ; clk             ;
;  address_reg_out[6] ; clk        ; 3.198 ; 3.225 ; Rise       ; clk             ;
;  address_reg_out[7] ; clk        ; 3.311 ; 3.353 ; Rise       ; clk             ;
; data_out[*]         ; clk        ; 3.186 ; 3.216 ; Rise       ; clk             ;
;  data_out[0]        ; clk        ; 3.303 ; 3.341 ; Rise       ; clk             ;
;  data_out[1]        ; clk        ; 3.362 ; 3.411 ; Rise       ; clk             ;
;  data_out[2]        ; clk        ; 3.220 ; 3.255 ; Rise       ; clk             ;
;  data_out[3]        ; clk        ; 3.367 ; 3.413 ; Rise       ; clk             ;
;  data_out[4]        ; clk        ; 3.258 ; 3.302 ; Rise       ; clk             ;
;  data_out[5]        ; clk        ; 3.208 ; 3.243 ; Rise       ; clk             ;
;  data_out[6]        ; clk        ; 3.495 ; 3.528 ; Rise       ; clk             ;
;  data_out[7]        ; clk        ; 3.186 ; 3.216 ; Rise       ; clk             ;
; data_reg_out[*]     ; clk        ; 3.047 ; 3.094 ; Rise       ; clk             ;
;  data_reg_out[0]    ; clk        ; 3.172 ; 3.228 ; Rise       ; clk             ;
;  data_reg_out[1]    ; clk        ; 3.073 ; 3.125 ; Rise       ; clk             ;
;  data_reg_out[2]    ; clk        ; 3.047 ; 3.094 ; Rise       ; clk             ;
;  data_reg_out[3]    ; clk        ; 3.973 ; 4.120 ; Rise       ; clk             ;
;  data_reg_out[4]    ; clk        ; 3.266 ; 3.340 ; Rise       ; clk             ;
;  data_reg_out[5]    ; clk        ; 3.387 ; 3.478 ; Rise       ; clk             ;
;  data_reg_out[6]    ; clk        ; 3.065 ; 3.114 ; Rise       ; clk             ;
;  data_reg_out[7]    ; clk        ; 3.196 ; 3.254 ; Rise       ; clk             ;
; morte[*]            ; clk        ; 3.498 ; 3.516 ; Rise       ; clk             ;
;  morte[0]           ; clk        ; 3.701 ; 3.795 ; Rise       ; clk             ;
;  morte[1]           ; clk        ; 3.824 ; 3.884 ; Rise       ; clk             ;
;  morte[2]           ; clk        ; 3.585 ; 3.654 ; Rise       ; clk             ;
;  morte[3]           ; clk        ; 3.871 ; 3.917 ; Rise       ; clk             ;
;  morte[4]           ; clk        ; 3.567 ; 3.651 ; Rise       ; clk             ;
;  morte[5]           ; clk        ; 3.572 ; 3.641 ; Rise       ; clk             ;
;  morte[6]           ; clk        ; 3.504 ; 3.516 ; Rise       ; clk             ;
;  morte[7]           ; clk        ; 3.498 ; 3.520 ; Rise       ; clk             ;
; q                   ; clock      ; 3.285 ; 3.303 ; Rise       ; clock           ;
+---------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; q                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; address_reg_out[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; address_reg_out[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; address_reg_out[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; address_reg_out[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; address_reg_out[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; address_reg_out[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; address_reg_out[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; address_reg_out[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_reg_out[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_reg_out[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_reg_out[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_reg_out[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_reg_out[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_reg_out[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_reg_out[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_reg_out[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; morte[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; morte[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; morte[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; morte[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; morte[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; morte[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; morte[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; morte[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw7                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; confirm_sw              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw9                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw8                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw6                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw5                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw4                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw3                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw2                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw0                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; write                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; q                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; address_reg_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; address_reg_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; address_reg_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; address_reg_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; address_reg_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; address_reg_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; address_reg_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; address_reg_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; data_out[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; data_out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; data_out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; data_out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; data_out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; data_out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; data_out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; data_out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; data_reg_out[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; data_reg_out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; data_reg_out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; data_reg_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; data_reg_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; data_reg_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; data_reg_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; data_reg_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; morte[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; morte[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; morte[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; morte[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; morte[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; morte[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; morte[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; morte[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; q                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; address_reg_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; address_reg_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; address_reg_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; address_reg_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; address_reg_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; address_reg_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; address_reg_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; address_reg_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; data_out[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; data_out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; data_out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; data_out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; data_out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; data_out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; data_out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; data_out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; data_reg_out[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; data_reg_out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; data_reg_out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; data_reg_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; data_reg_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; data_reg_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; data_reg_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; data_reg_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; morte[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; morte[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; morte[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; morte[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; morte[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; morte[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; morte[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; morte[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 852      ; 0        ; 0        ; 0        ;
; clock      ; clock    ; 66       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 852      ; 0        ; 0        ; 0        ;
; clock      ; clock    ; 66       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 193   ; 193  ;
; Unconstrained Output Ports      ; 33    ; 33   ;
; Unconstrained Output Port Paths ; 185   ; 185  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Apr 11 01:21:49 2023
Info: Command: quartus_sta trabalhofinalcd -c trabalhofinalcd
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'trabalhofinalcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.974
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.974            -200.432 clk 
    Info (332119):    -0.795              -6.373 clock 
Info (332146): Worst-case hold slack is 0.375
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.375               0.000 clock 
    Info (332119):     0.504               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -148.000 clk 
    Info (332119):    -3.000             -14.000 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.696
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.696            -169.071 clk 
    Info (332119):    -0.590              -4.436 clock 
Info (332146): Worst-case hold slack is 0.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.333               0.000 clock 
    Info (332119):     0.467               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -148.000 clk 
    Info (332119):    -3.000             -14.000 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.700
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.700             -54.750 clk 
    Info (332119):    -0.009              -0.014 clock 
Info (332146): Worst-case hold slack is 0.197
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.197               0.000 clock 
    Info (332119):     0.259               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -157.262 clk 
    Info (332119):    -3.000             -14.703 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4708 megabytes
    Info: Processing ended: Tue Apr 11 01:21:51 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


