{"vcs1":{"timestamp_begin":1704287251.037492042, "rt":1.38, "ut":0.60, "st":0.17}}
{"vcselab":{"timestamp_begin":1704287252.500965970, "rt":0.86, "ut":0.35, "st":0.10}}
{"link":{"timestamp_begin":1704287253.418630492, "rt":0.29, "ut":0.20, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1704287250.631540976}
{"VCS_COMP_START_TIME": 1704287250.631540976}
{"VCS_COMP_END_TIME": 1704287255.750349141}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./src"}
{"vcs1": {"peak_mem": 343580}}
{"vcselab": {"peak_mem": 219036}}
