
---------- Begin Simulation Statistics ----------
final_tick                               149155122000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 218990                       # Simulator instruction rate (inst/s)
host_mem_usage                                 722932                       # Number of bytes of host memory used
host_op_rate                                   218998                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   456.64                       # Real time elapsed on the host
host_tick_rate                              326634906                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003445                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.149155                       # Number of seconds simulated
sim_ticks                                149155122000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.498457                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596741                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599749                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               843                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599955                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                164                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             371                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              207                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602055                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     565                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          114                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003445                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.491551                       # CPI: cycles per instruction
system.cpu.discardedOps                          2609                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49412198                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901245                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094412                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        35941063                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.670443                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        149155122                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006868     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                5      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900855     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095630     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003445                       # Class of committed instruction
system.cpu.tickCycles                       113214059                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       177859                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        364038                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       185831                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          127                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       372043                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            128                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 149155122000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                187                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       177806                       # Transaction distribution
system.membus.trans_dist::CleanEvict               53                       # Transaction distribution
system.membus.trans_dist::ReadExReq            185992                       # Transaction distribution
system.membus.trans_dist::ReadExResp           185992                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           187                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       550217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 550217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    186360320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               186360320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            186179                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  186179    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              186179                       # Request fanout histogram
system.membus.respLayer1.occupancy         6232403250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6053830000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 149155122000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               221                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       363550                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           42                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             225                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           185992                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          185992                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           169                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           52                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       557876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                558256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       108032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    190355456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              190463488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          177987                       # Total snoops (count)
system.tol2bus.snoopTraffic                  91036672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           364200                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000434                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020955                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 364043     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    156      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             364200                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3344619000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3162749998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2873000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 149155122000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   24                       # number of demand (read+write) hits
system.l2.demand_hits::total                       32                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   8                       # number of overall hits
system.l2.overall_hits::.cpu.data                  24                       # number of overall hits
system.l2.overall_hits::total                      32                       # number of overall hits
system.l2.demand_misses::.cpu.inst                161                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             186020                       # number of demand (read+write) misses
system.l2.demand_misses::total                 186181                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               161                       # number of overall misses
system.l2.overall_misses::.cpu.data            186020                       # number of overall misses
system.l2.overall_misses::total                186181                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     22654000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  26846444000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26869098000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     22654000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  26846444000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26869098000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              169                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           186044                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               186213                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             169                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          186044                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              186213                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.952663                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999871                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999828                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.952663                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999871                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999828                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 140708.074534                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 144320.202129                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 144317.078542                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 140708.074534                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 144320.202129                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 144317.078542                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              177806                       # number of writebacks
system.l2.writebacks::total                    177806                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        186018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            186179                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       186018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           186179                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     19434000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23125857000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23145291000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     19434000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23125857000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23145291000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.952663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999817                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.952663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999817                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 120708.074534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 124320.533497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 124317.409590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 120708.074534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 124320.533497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 124317.409590                       # average overall mshr miss latency
system.l2.replacements                         177987                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       185744                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           185744                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       185744                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       185744                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           36                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               36                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           36                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           36                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          185992                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              185992                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  26842215000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26842215000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        185992                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            185992                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 144319.191148                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 144319.191148                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       185992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         185992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  23122375000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23122375000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 124319.191148                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 124319.191148                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          161                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              161                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     22654000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     22654000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          169                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            169                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.952663                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.952663                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 140708.074534                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 140708.074534                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          161                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          161                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     19434000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     19434000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.952663                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.952663                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 120708.074534                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 120708.074534                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           28                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              28                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      4229000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      4229000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           52                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            52                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.538462                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.538462                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 151035.714286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 151035.714286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           26                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           26                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      3482000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      3482000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 133923.076923                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 133923.076923                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 149155122000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8018.397807                       # Cycle average of tags in use
system.l2.tags.total_refs                      372013                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    186179                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.998147                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    122000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         6.387026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8012.010781                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978808                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6944                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3162299                       # Number of tag accesses
system.l2.tags.data_accesses                  3162299                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 149155122000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          82432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95241216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95323648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        82432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         82432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     91036672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        91036672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          186018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              186179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       177806                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             177806                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            552660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         638538018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             639090678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       552660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           552660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      610348949                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            610348949                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      610348949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           552660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        638538018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1249439627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1422448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000397270750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        59268                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        59268                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1888255                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1366351                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      186179                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     177806                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1489432                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1422448                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             88864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             88872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             88904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             88968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             88913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            88856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            88928                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  51355094750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7447160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             79281944750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34479.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53229.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1363729                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1302834                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1489432                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1422448                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  186158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  186159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  186159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  186160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  186160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  186160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  186163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  186165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  59268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  59268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  59268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  59268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  59268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  59268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  59268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  59268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  59268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  59268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  59268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  59268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  59268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  59268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  59268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  59268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  59268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  59268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  59268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  59268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  59268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  59268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       245301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    759.714995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   692.719307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.563907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4895      2.00%      2.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          411      0.17%      2.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2363      0.96%      3.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5756      2.35%      5.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       105885     43.17%     48.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          905      0.37%     49.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          494      0.20%     49.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6724      2.74%     51.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       117868     48.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       245301                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        59268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.130458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.007873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    265.835130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        59267    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         59268                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        59268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.000017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     24.000017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.004108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24            59267    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         59268                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95323648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                91035712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95323648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             91036672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       639.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       610.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    639.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    610.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  149154924000                       # Total gap between requests
system.mem_ctrls.avgGap                     409783.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        82432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95241216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     91035712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 552659.532536871266                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 638538018.158035516739                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 610342513.078431129456                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1488144                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1422448                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     64474000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  79217470750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3439652845500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     50057.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     53232.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2418122.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            875392560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            465278385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5315187360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3711326040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     11774043840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30720620820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      31405570560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        84267419565                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        564.964974                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  80635116250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4980560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  63539445750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            876063720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            465638910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5319357120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3713758560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     11774043840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30753260730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      31378084320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        84280207200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        565.050707                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  80563746000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4980560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  63610816000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    149155122000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 149155122000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2387393                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2387393                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2387393                       # number of overall hits
system.cpu.icache.overall_hits::total         2387393                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          169                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            169                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          169                       # number of overall misses
system.cpu.icache.overall_misses::total           169                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23878000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23878000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23878000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23878000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2387562                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2387562                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2387562                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2387562                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000071                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000071                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000071                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000071                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 141289.940828                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 141289.940828                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 141289.940828                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 141289.940828                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           42                       # number of writebacks
system.cpu.icache.writebacks::total                42                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          169                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          169                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          169                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          169                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     23540000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23540000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     23540000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23540000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000071                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000071                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000071                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000071                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 139289.940828                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 139289.940828                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 139289.940828                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 139289.940828                       # average overall mshr miss latency
system.cpu.icache.replacements                     42                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2387393                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2387393                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          169                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           169                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23878000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23878000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2387562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2387562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000071                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000071                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 141289.940828                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 141289.940828                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          169                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          169                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     23540000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23540000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 139289.940828                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 139289.940828                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 149155122000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           126.984994                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2387562                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               169                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14127.585799                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            143000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   126.984994                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992070                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992070                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          127                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19100665                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19100665                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 149155122000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 149155122000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 149155122000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     48434399                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48434399                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     48434440                       # number of overall hits
system.cpu.dcache.overall_hits::total        48434440                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       372029                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         372029                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       372040                       # number of overall misses
system.cpu.dcache.overall_misses::total        372040                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  56180635000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  56180635000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  56180635000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  56180635000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806428                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806428                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806480                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806480                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007623                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007623                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007623                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007623                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 151011.439968                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 151011.439968                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 151006.975056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 151006.975056                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       185744                       # number of writebacks
system.cpu.dcache.writebacks::total            185744                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       185990                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       185990                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       185990                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       185990                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       186039                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       186039                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       186044                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       186044                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27404318000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27404318000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27405149000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27405149000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003812                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003812                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003812                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003812                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 147304.156655                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 147304.156655                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 147304.664488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 147304.664488                       # average overall mshr miss latency
system.cpu.dcache.replacements                 185788                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35710859                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35710859                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           54                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            54                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5224000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5224000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35710913                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35710913                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 96740.740741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 96740.740741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           47                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4127000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4127000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 87808.510638                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87808.510638                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12723540                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12723540                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       371975                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       371975                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  56175411000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  56175411000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095515                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095515                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028405                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028405                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 151019.318503                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 151019.318503                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       185983                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       185983                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       185992                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       185992                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  27400191000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27400191000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 147319.191148                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 147319.191148                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           41                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            41                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.211538                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.211538                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       831000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       831000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.096154                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.096154                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       166200                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       166200                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 149155122000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.824355                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48620512                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            186044                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            261.338780                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            345000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.824355                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999314                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999314                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         390638108                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        390638108                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 149155122000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 149155122000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
