Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 26 10:14:56 2024
| Host         : LAPTOP-LUSNKK8B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tragaperras_timing_summary_routed.rpt -pb tragaperras_timing_summary_routed.pb -rpx tragaperras_timing_summary_routed.rpx -warn_on_violation
| Design       : tragaperras
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     12          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   18          
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (39)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: U_CLOCK_DIVIDER/U_10KHZ/clk_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CLOCK_DIVIDER/U_1HZ/clk_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CLOCK_DIVIDER/U_1KHZ/clk_aux_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_CTRL/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_CTRL/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_CTRL/FSM_onehot_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_CTRL/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_CTRL/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_CTRL/FSM_onehot_state_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (39)
-------------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.705        0.000                      0                  170        0.252        0.000                      0                  170        4.500        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.705        0.000                      0                  170        0.252        0.000                      0                  170        4.500        0.000                       0                   141  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 U_CLOCK_DIVIDER/U_1HZ/count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK_DIVIDER/U_1HZ/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 2.356ns (54.356%)  route 1.978ns (45.644%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.619     5.140    U_CLOCK_DIVIDER/U_1HZ/CLK
    SLICE_X61Y23         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_CLOCK_DIVIDER/U_1HZ/count_reg[24]/Q
                         net (fo=2, routed)           1.130     6.690    U_CLOCK_DIVIDER/U_1HZ/count[24]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.502 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.502    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.619 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.619    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__0_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.736 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.736    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.853 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.853    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__2_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.970 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.970    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__3_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.293 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.848     9.141    U_CLOCK_DIVIDER/U_1HZ/data0[22]
    SLICE_X61Y23         LUT2 (Prop_lut2_I1_O)        0.334     9.475 r  U_CLOCK_DIVIDER/U_1HZ/count[3]_i_1__2/O
                         net (fo=1, routed)           0.000     9.475    U_CLOCK_DIVIDER/U_1HZ/count_0[3]
    SLICE_X61Y23         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.503    14.844    U_CLOCK_DIVIDER/U_1HZ/CLK
    SLICE_X61Y23         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[3]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X61Y23         FDCE (Setup_fdce_C_D)        0.075    15.180    U_CLOCK_DIVIDER/U_1HZ/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 U_CLOCK_DIVIDER/U_1HZ/count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK_DIVIDER/U_1HZ/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 2.124ns (50.290%)  route 2.099ns (49.710%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.619     5.140    U_CLOCK_DIVIDER/U_1HZ/CLK
    SLICE_X61Y23         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_CLOCK_DIVIDER/U_1HZ/count_reg[24]/Q
                         net (fo=2, routed)           1.130     6.690    U_CLOCK_DIVIDER/U_1HZ/count[24]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.502 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.502    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.619 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.619    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__0_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.736 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.736    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.853 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.853    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__2_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.072 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__3/O[0]
                         net (fo=1, routed)           0.969     9.041    U_CLOCK_DIVIDER/U_1HZ/data0[17]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.323     9.364 r  U_CLOCK_DIVIDER/U_1HZ/count[8]_i_1/O
                         net (fo=1, routed)           0.000     9.364    U_CLOCK_DIVIDER/U_1HZ/count_0[8]
    SLICE_X61Y21         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.506    14.847    U_CLOCK_DIVIDER/U_1HZ/CLK
    SLICE_X61Y21         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[8]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y21         FDCE (Setup_fdce_C_D)        0.075    15.161    U_CLOCK_DIVIDER/U_1HZ/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 U_CLOCK_DIVIDER/U_1HZ/count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK_DIVIDER/U_1HZ/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 2.239ns (53.077%)  route 1.979ns (46.923%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.619     5.140    U_CLOCK_DIVIDER/U_1HZ/CLK
    SLICE_X61Y23         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_CLOCK_DIVIDER/U_1HZ/count_reg[24]/Q
                         net (fo=2, routed)           1.130     6.690    U_CLOCK_DIVIDER/U_1HZ/count[24]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.502 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.502    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.619 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.619    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__0_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.736 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.736    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.853 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.853    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__2_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.176 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__3/O[1]
                         net (fo=1, routed)           0.849     9.025    U_CLOCK_DIVIDER/U_1HZ/data0[18]
    SLICE_X61Y22         LUT2 (Prop_lut2_I1_O)        0.334     9.359 r  U_CLOCK_DIVIDER/U_1HZ/count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.359    U_CLOCK_DIVIDER/U_1HZ/count_0[7]
    SLICE_X61Y22         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.504    14.845    U_CLOCK_DIVIDER/U_1HZ/CLK
    SLICE_X61Y22         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[7]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDCE (Setup_fdce_C_D)        0.075    15.159    U_CLOCK_DIVIDER/U_1HZ/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 U_CLOCK_DIVIDER/U_1HZ/count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK_DIVIDER/U_1HZ/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 2.321ns (56.007%)  route 1.823ns (43.993%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.619     5.140    U_CLOCK_DIVIDER/U_1HZ/CLK
    SLICE_X61Y23         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_CLOCK_DIVIDER/U_1HZ/count_reg[24]/Q
                         net (fo=2, routed)           1.130     6.690    U_CLOCK_DIVIDER/U_1HZ/count[24]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.502 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.502    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.619 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.619    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__0_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.736 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.736    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.853 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.853    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__2_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.970 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.970    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__3_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.285 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__4/O[3]
                         net (fo=1, routed)           0.693     8.977    U_CLOCK_DIVIDER/U_1HZ/data0[24]
    SLICE_X61Y23         LUT2 (Prop_lut2_I1_O)        0.307     9.284 r  U_CLOCK_DIVIDER/U_1HZ/count[1]_i_1__2/O
                         net (fo=1, routed)           0.000     9.284    U_CLOCK_DIVIDER/U_1HZ/count_0[1]
    SLICE_X61Y23         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.503    14.844    U_CLOCK_DIVIDER/U_1HZ/CLK
    SLICE_X61Y23         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[1]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X61Y23         FDCE (Setup_fdce_C_D)        0.031    15.136    U_CLOCK_DIVIDER/U_1HZ/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 U_CLOCK_DIVIDER/U_1HZ/count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK_DIVIDER/U_1HZ/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 1.979ns (48.202%)  route 2.127ns (51.798%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.619     5.140    U_CLOCK_DIVIDER/U_1HZ/CLK
    SLICE_X61Y23         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_CLOCK_DIVIDER/U_1HZ/count_reg[24]/Q
                         net (fo=2, routed)           1.130     6.690    U_CLOCK_DIVIDER/U_1HZ/count[24]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.502 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.502    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.619 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.619    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__0_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.736 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.736    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.955 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__2/O[0]
                         net (fo=1, routed)           0.996     8.951    U_CLOCK_DIVIDER/U_1HZ/data0[13]
    SLICE_X59Y20         LUT2 (Prop_lut2_I1_O)        0.295     9.246 r  U_CLOCK_DIVIDER/U_1HZ/count[12]_i_1__0/O
                         net (fo=1, routed)           0.000     9.246    U_CLOCK_DIVIDER/U_1HZ/count_0[12]
    SLICE_X59Y20         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.507    14.848    U_CLOCK_DIVIDER/U_1HZ/CLK
    SLICE_X59Y20         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[12]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y20         FDCE (Setup_fdce_C_D)        0.029    15.116    U_CLOCK_DIVIDER/U_1HZ/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 U_CLOCK_DIVIDER/U_1HZ/count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK_DIVIDER/U_1HZ/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 2.213ns (54.347%)  route 1.859ns (45.653%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.619     5.140    U_CLOCK_DIVIDER/U_1HZ/CLK
    SLICE_X61Y23         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_CLOCK_DIVIDER/U_1HZ/count_reg[24]/Q
                         net (fo=2, routed)           1.130     6.690    U_CLOCK_DIVIDER/U_1HZ/count[24]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.502 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.502    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.619 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.619    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__0_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.736 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.736    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.853 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.853    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__2_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.970 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.970    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__3_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.189 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__4/O[0]
                         net (fo=1, routed)           0.728     8.917    U_CLOCK_DIVIDER/U_1HZ/data0[21]
    SLICE_X61Y22         LUT2 (Prop_lut2_I1_O)        0.295     9.212 r  U_CLOCK_DIVIDER/U_1HZ/count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.212    U_CLOCK_DIVIDER/U_1HZ/count_0[4]
    SLICE_X61Y22         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.504    14.845    U_CLOCK_DIVIDER/U_1HZ/CLK
    SLICE_X61Y22         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[4]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDCE (Setup_fdce_C_D)        0.029    15.113    U_CLOCK_DIVIDER/U_1HZ/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 U_CLOCK_DIVIDER/U_1HZ/count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK_DIVIDER/U_1HZ/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 2.330ns (57.947%)  route 1.691ns (42.053%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.619     5.140    U_CLOCK_DIVIDER/U_1HZ/CLK
    SLICE_X61Y23         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_CLOCK_DIVIDER/U_1HZ/count_reg[24]/Q
                         net (fo=2, routed)           1.130     6.690    U_CLOCK_DIVIDER/U_1HZ/count[24]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.502 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.502    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.619 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.619    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__0_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.736 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.736    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.853 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.853    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__2_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.970 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.970    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__3_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.087 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.087    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__4_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.306 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.560     8.866    U_CLOCK_DIVIDER/U_1HZ/data0[25]
    SLICE_X61Y23         LUT2 (Prop_lut2_I1_O)        0.295     9.161 r  U_CLOCK_DIVIDER/U_1HZ/count[0]_i_1/O
                         net (fo=1, routed)           0.000     9.161    U_CLOCK_DIVIDER/U_1HZ/count_0[0]
    SLICE_X61Y23         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.503    14.844    U_CLOCK_DIVIDER/U_1HZ/CLK
    SLICE_X61Y23         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[0]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X61Y23         FDCE (Setup_fdce_C_D)        0.031    15.136    U_CLOCK_DIVIDER/U_1HZ/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 U_CLOCK_DIVIDER/U_1HZ/count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK_DIVIDER/U_1HZ/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 2.204ns (55.198%)  route 1.789ns (44.802%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.619     5.140    U_CLOCK_DIVIDER/U_1HZ/CLK
    SLICE_X61Y23         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_CLOCK_DIVIDER/U_1HZ/count_reg[24]/Q
                         net (fo=2, routed)           1.130     6.690    U_CLOCK_DIVIDER/U_1HZ/count[24]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.502 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.502    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.619 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.619    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__0_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.736 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.736    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.853 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.853    U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__2_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.168 r  U_CLOCK_DIVIDER/U_1HZ/plusOp_carry__3/O[3]
                         net (fo=1, routed)           0.658     8.826    U_CLOCK_DIVIDER/U_1HZ/data0[20]
    SLICE_X61Y22         LUT2 (Prop_lut2_I1_O)        0.307     9.133 r  U_CLOCK_DIVIDER/U_1HZ/count[5]_i_1/O
                         net (fo=1, routed)           0.000     9.133    U_CLOCK_DIVIDER/U_1HZ/count_0[5]
    SLICE_X61Y22         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.504    14.845    U_CLOCK_DIVIDER/U_1HZ/CLK
    SLICE_X61Y22         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[5]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDCE (Setup_fdce_C_D)        0.031    15.115    U_CLOCK_DIVIDER/U_1HZ/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 U_CLOCK_DIVIDER/U_1HZ/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK_DIVIDER/U_1HZ/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.828ns (20.696%)  route 3.173ns (79.304%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.624     5.145    U_CLOCK_DIVIDER/U_1HZ/CLK
    SLICE_X61Y20         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  U_CLOCK_DIVIDER/U_1HZ/count_reg[16]/Q
                         net (fo=2, routed)           1.235     6.837    U_CLOCK_DIVIDER/U_1HZ/count[16]
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.961 r  U_CLOCK_DIVIDER/U_1HZ/count[0]_i_5__0/O
                         net (fo=1, routed)           0.806     7.767    U_CLOCK_DIVIDER/U_1HZ/count[0]_i_5__0_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.891 r  U_CLOCK_DIVIDER/U_1HZ/count[0]_i_2__1/O
                         net (fo=26, routed)          1.131     9.022    U_CLOCK_DIVIDER/U_1HZ/count[0]_i_2__1_n_0
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.146 r  U_CLOCK_DIVIDER/U_1HZ/count[16]_i_1/O
                         net (fo=1, routed)           0.000     9.146    U_CLOCK_DIVIDER/U_1HZ/count_0[16]
    SLICE_X61Y20         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.507    14.848    U_CLOCK_DIVIDER/U_1HZ/CLK
    SLICE_X61Y20         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[16]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X61Y20         FDCE (Setup_fdce_C_D)        0.031    15.141    U_CLOCK_DIVIDER/U_1HZ/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 U_CLOCK_DIVIDER/U_1HZ/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK_DIVIDER/U_1HZ/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.856ns (21.247%)  route 3.173ns (78.753%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.624     5.145    U_CLOCK_DIVIDER/U_1HZ/CLK
    SLICE_X61Y20         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  U_CLOCK_DIVIDER/U_1HZ/count_reg[16]/Q
                         net (fo=2, routed)           1.235     6.837    U_CLOCK_DIVIDER/U_1HZ/count[16]
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.961 r  U_CLOCK_DIVIDER/U_1HZ/count[0]_i_5__0/O
                         net (fo=1, routed)           0.806     7.767    U_CLOCK_DIVIDER/U_1HZ/count[0]_i_5__0_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.891 r  U_CLOCK_DIVIDER/U_1HZ/count[0]_i_2__1/O
                         net (fo=26, routed)          1.131     9.022    U_CLOCK_DIVIDER/U_1HZ/count[0]_i_2__1_n_0
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.152     9.174 r  U_CLOCK_DIVIDER/U_1HZ/count[19]_i_1/O
                         net (fo=1, routed)           0.000     9.174    U_CLOCK_DIVIDER/U_1HZ/count_0[19]
    SLICE_X61Y20         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.507    14.848    U_CLOCK_DIVIDER/U_1HZ/CLK
    SLICE_X61Y20         FDCE                                         r  U_CLOCK_DIVIDER/U_1HZ/count_reg[19]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X61Y20         FDCE (Setup_fdce_C_D)        0.075    15.185    U_CLOCK_DIVIDER/U_1HZ/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  6.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_CLOCK_DIVIDER/U_10KHZ/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK_DIVIDER/U_10KHZ/clk_aux_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.708%)  route 0.173ns (45.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.584     1.467    U_CLOCK_DIVIDER/U_10KHZ/CLK
    SLICE_X60Y27         FDCE                                         r  U_CLOCK_DIVIDER/U_10KHZ/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  U_CLOCK_DIVIDER/U_10KHZ/count_reg[3]/Q
                         net (fo=14, routed)          0.173     1.804    U_CLOCK_DIVIDER/U_10KHZ/count_reg_n_0_[3]
    SLICE_X60Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.849 r  U_CLOCK_DIVIDER/U_10KHZ/clk_aux_i_1__1/O
                         net (fo=1, routed)           0.000     1.849    U_CLOCK_DIVIDER/U_10KHZ/clk_aux_i_1__1_n_0
    SLICE_X60Y25         FDCE                                         r  U_CLOCK_DIVIDER/U_10KHZ/clk_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.848     1.975    U_CLOCK_DIVIDER/U_10KHZ/CLK
    SLICE_X60Y25         FDCE                                         r  U_CLOCK_DIVIDER/U_10KHZ/clk_aux_reg/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y25         FDCE (Hold_fdce_C_D)         0.120     1.597    U_CLOCK_DIVIDER/U_10KHZ/clk_aux_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_CLOCK_DIVIDER/U_10KHZ/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK_DIVIDER/U_10KHZ/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.655%)  route 0.174ns (48.345%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.581     1.464    U_CLOCK_DIVIDER/U_10KHZ/CLK
    SLICE_X59Y25         FDCE                                         r  U_CLOCK_DIVIDER/U_10KHZ/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_CLOCK_DIVIDER/U_10KHZ/count_reg[8]/Q
                         net (fo=14, routed)          0.174     1.779    U_CLOCK_DIVIDER/U_10KHZ/count_reg_n_0_[8]
    SLICE_X59Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  U_CLOCK_DIVIDER/U_10KHZ/count[2]_i_1__4/O
                         net (fo=1, routed)           0.000     1.824    U_CLOCK_DIVIDER/U_10KHZ/count[2]
    SLICE_X59Y27         FDCE                                         r  U_CLOCK_DIVIDER/U_10KHZ/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.851     1.978    U_CLOCK_DIVIDER/U_10KHZ/CLK
    SLICE_X59Y27         FDCE                                         r  U_CLOCK_DIVIDER/U_10KHZ/count_reg[2]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X59Y27         FDCE (Hold_fdce_C_D)         0.092     1.572    U_CLOCK_DIVIDER/U_10KHZ/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_CLOCK_DIVIDER/U_10KHZ/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK_DIVIDER/U_10KHZ/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.512%)  route 0.175ns (48.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.581     1.464    U_CLOCK_DIVIDER/U_10KHZ/CLK
    SLICE_X59Y25         FDCE                                         r  U_CLOCK_DIVIDER/U_10KHZ/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_CLOCK_DIVIDER/U_10KHZ/count_reg[8]/Q
                         net (fo=14, routed)          0.175     1.780    U_CLOCK_DIVIDER/U_10KHZ/count_reg_n_0_[8]
    SLICE_X59Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.825 r  U_CLOCK_DIVIDER/U_10KHZ/count[1]_i_1__4/O
                         net (fo=1, routed)           0.000     1.825    U_CLOCK_DIVIDER/U_10KHZ/count[1]
    SLICE_X59Y27         FDCE                                         r  U_CLOCK_DIVIDER/U_10KHZ/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.851     1.978    U_CLOCK_DIVIDER/U_10KHZ/CLK
    SLICE_X59Y27         FDCE                                         r  U_CLOCK_DIVIDER/U_10KHZ/count_reg[1]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X59Y27         FDCE (Hold_fdce_C_D)         0.091     1.571    U_CLOCK_DIVIDER/U_10KHZ/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_DISPLAYS/counter_refresh_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAYS/counter_refresh_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.558     1.441    U_DISPLAYS/CLK
    SLICE_X56Y27         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  U_DISPLAYS/counter_refresh_reg[10]/Q
                         net (fo=1, routed)           0.114     1.720    U_DISPLAYS/counter_refresh_reg_n_0_[10]
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.830 r  U_DISPLAYS/counter_refresh_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    U_DISPLAYS/counter_refresh_reg[8]_i_1_n_5
    SLICE_X56Y27         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.824     1.951    U_DISPLAYS/CLK
    SLICE_X56Y27         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[10]/C
                         clock pessimism             -0.510     1.441    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.134     1.575    U_DISPLAYS/counter_refresh_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_DISPLAYS/counter_refresh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAYS/counter_refresh_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.555     1.438    U_DISPLAYS/CLK
    SLICE_X56Y25         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  U_DISPLAYS/counter_refresh_reg[2]/Q
                         net (fo=1, routed)           0.114     1.717    U_DISPLAYS/counter_refresh_reg_n_0_[2]
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.827 r  U_DISPLAYS/counter_refresh_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.827    U_DISPLAYS/counter_refresh_reg[0]_i_1_n_5
    SLICE_X56Y25         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.821     1.948    U_DISPLAYS/CLK
    SLICE_X56Y25         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[2]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X56Y25         FDRE (Hold_fdre_C_D)         0.134     1.572    U_DISPLAYS/counter_refresh_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_DISPLAYS/counter_refresh_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAYS/counter_refresh_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.558     1.441    U_DISPLAYS/CLK
    SLICE_X56Y28         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  U_DISPLAYS/counter_refresh_reg[14]/Q
                         net (fo=1, routed)           0.114     1.720    U_DISPLAYS/counter_refresh_reg_n_0_[14]
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.830 r  U_DISPLAYS/counter_refresh_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    U_DISPLAYS/counter_refresh_reg[12]_i_1_n_5
    SLICE_X56Y28         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.825     1.952    U_DISPLAYS/CLK
    SLICE_X56Y28         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[14]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X56Y28         FDRE (Hold_fdre_C_D)         0.134     1.575    U_DISPLAYS/counter_refresh_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_DEBOUNCER_START/xSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCER_START/timer.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.251ns (67.383%)  route 0.121ns (32.617%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.589     1.472    U_DEBOUNCER_START/CLK
    SLICE_X58Y16         FDRE                                         r  U_DEBOUNCER_START/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  U_DEBOUNCER_START/xSync_reg/Q
                         net (fo=25, routed)          0.121     1.735    U_DEBOUNCER_START/xSync
    SLICE_X59Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.780 r  U_DEBOUNCER_START/timer.count[4]_i_4/O
                         net (fo=1, routed)           0.000     1.780    U_DEBOUNCER_START/timer.count[4]_i_4_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.845 r  U_DEBOUNCER_START/timer.count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.845    U_DEBOUNCER_START/timer.count_reg[4]_i_1_n_6
    SLICE_X59Y16         FDRE                                         r  U_DEBOUNCER_START/timer.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.857     1.984    U_DEBOUNCER_START/CLK
    SLICE_X59Y16         FDRE                                         r  U_DEBOUNCER_START/timer.count_reg[5]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X59Y16         FDRE (Hold_fdre_C_D)         0.105     1.590    U_DEBOUNCER_START/timer.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_DEBOUNCER_STOP/FSM_sequential_controller.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCER_STOP/FSM_sequential_controller.state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.561     1.444    U_DEBOUNCER_STOP/CLK
    SLICE_X55Y16         FDRE                                         r  U_DEBOUNCER_STOP/FSM_sequential_controller.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  U_DEBOUNCER_STOP/FSM_sequential_controller.state_reg[0]/Q
                         net (fo=26, routed)          0.180     1.766    U_DEBOUNCER_STOP/state[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.042     1.808 r  U_DEBOUNCER_STOP/FSM_sequential_controller.state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.808    U_DEBOUNCER_STOP/state__0[1]
    SLICE_X55Y16         FDRE                                         r  U_DEBOUNCER_STOP/FSM_sequential_controller.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.830     1.957    U_DEBOUNCER_STOP/CLK
    SLICE_X55Y16         FDRE                                         r  U_DEBOUNCER_STOP/FSM_sequential_controller.state_reg[1]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X55Y16         FDRE (Hold_fdre_C_D)         0.107     1.551    U_DEBOUNCER_STOP/FSM_sequential_controller.state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U_DEBOUNCER_START/xSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCER_START/timer.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.256ns (67.636%)  route 0.122ns (32.364%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.589     1.472    U_DEBOUNCER_START/CLK
    SLICE_X58Y16         FDRE                                         r  U_DEBOUNCER_START/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  U_DEBOUNCER_START/xSync_reg/Q
                         net (fo=25, routed)          0.122     1.736    U_DEBOUNCER_START/xSync
    SLICE_X59Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.781 r  U_DEBOUNCER_START/timer.count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.781    U_DEBOUNCER_START/timer.count[4]_i_5_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.851 r  U_DEBOUNCER_START/timer.count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.851    U_DEBOUNCER_START/timer.count_reg[4]_i_1_n_7
    SLICE_X59Y16         FDRE                                         r  U_DEBOUNCER_START/timer.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.857     1.984    U_DEBOUNCER_START/CLK
    SLICE_X59Y16         FDRE                                         r  U_DEBOUNCER_START/timer.count_reg[4]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X59Y16         FDRE (Hold_fdre_C_D)         0.105     1.590    U_DEBOUNCER_START/timer.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_CLOCK_DIVIDER/U_10KHZ/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK_DIVIDER/U_10KHZ/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.581     1.464    U_CLOCK_DIVIDER/U_10KHZ/CLK
    SLICE_X59Y25         FDCE                                         r  U_CLOCK_DIVIDER/U_10KHZ/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_CLOCK_DIVIDER/U_10KHZ/count_reg[8]/Q
                         net (fo=14, routed)          0.180     1.786    U_CLOCK_DIVIDER/U_10KHZ/count_reg_n_0_[8]
    SLICE_X59Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.831 r  U_CLOCK_DIVIDER/U_10KHZ/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.831    U_CLOCK_DIVIDER/U_10KHZ/count[5]
    SLICE_X59Y26         FDCE                                         r  U_CLOCK_DIVIDER/U_10KHZ/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.849     1.976    U_CLOCK_DIVIDER/U_10KHZ/CLK
    SLICE_X59Y26         FDCE                                         r  U_CLOCK_DIVIDER/U_10KHZ/count_reg[5]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X59Y26         FDCE (Hold_fdce_C_D)         0.091     1.569    U_CLOCK_DIVIDER/U_10KHZ/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y20   cnt1_previo_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y20   cnt1_previo_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y21   cnt1_previo_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y21   cnt1_previo_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y20   cnt2_previo_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y20   cnt2_previo_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y20   cnt2_previo_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y20   cnt2_previo_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   U_CLOCK_DIVIDER/U_10KHZ/clk_aux_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y20   cnt1_previo_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y20   cnt1_previo_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y20   cnt1_previo_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y20   cnt1_previo_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   cnt1_previo_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   cnt1_previo_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   cnt1_previo_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   cnt1_previo_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   cnt2_previo_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   cnt2_previo_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y20   cnt1_previo_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y20   cnt1_previo_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y20   cnt1_previo_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y20   cnt1_previo_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   cnt1_previo_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   cnt1_previo_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   cnt1_previo_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   cnt1_previo_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   cnt2_previo_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   cnt2_previo_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_CNT1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.093ns  (logic 4.530ns (44.883%)  route 5.563ns (55.117%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE                         0.000     0.000 r  U_CNT1/count_reg[2]/C
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U_CNT1/count_reg[2]/Q
                         net (fo=14, routed)          0.881     1.359    U_CNT1/count_reg[3]_0[2]
    SLICE_X56Y20         LUT6 (Prop_lut6_I3_O)        0.295     1.654 r  U_CNT1/led_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.805     2.459    U_CNT2/led_OBUF[3]_inst_i_1
    SLICE_X55Y20         LUT6 (Prop_lut6_I3_O)        0.124     2.583 r  U_CNT2/led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.669     3.252    U_CTRL/led[3]_0
    SLICE_X54Y20         LUT4 (Prop_lut4_I2_O)        0.124     3.376 r  U_CTRL/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.208     6.584    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    10.093 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.093    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CNT1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.626ns  (logic 4.427ns (45.987%)  route 5.199ns (54.013%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE                         0.000     0.000 r  U_CNT1/count_reg[2]/C
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U_CNT1/count_reg[2]/Q
                         net (fo=14, routed)          1.150     1.628    U_CNT1/count_reg[3]_0[2]
    SLICE_X55Y19         LUT6 (Prop_lut6_I3_O)        0.295     1.923 r  U_CNT1/led_OBUF[1]_inst_i_2/O
                         net (fo=4, routed)           0.176     2.099    U_CTRL/led[1]_1
    SLICE_X55Y19         LUT5 (Prop_lut5_I3_O)        0.124     2.223 r  U_CTRL/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.873     6.096    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.626 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.626    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CNT1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.360ns  (logic 4.402ns (47.025%)  route 4.959ns (52.975%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE                         0.000     0.000 r  U_CNT1/count_reg[2]/C
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U_CNT1/count_reg[2]/Q
                         net (fo=14, routed)          1.150     1.628    U_CNT1/count_reg[3]_0[2]
    SLICE_X55Y19         LUT6 (Prop_lut6_I3_O)        0.295     1.923 f  U_CNT1/led_OBUF[1]_inst_i_2/O
                         net (fo=4, routed)           0.171     2.094    U_CTRL/led[1]_1
    SLICE_X55Y19         LUT5 (Prop_lut5_I3_O)        0.124     2.218 r  U_CTRL/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.638     5.856    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     9.360 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.360    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CNT1/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.704ns  (logic 4.434ns (50.946%)  route 4.270ns (49.054%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE                         0.000     0.000 r  U_CNT1/count_reg[3]/C
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U_CNT1/count_reg[3]/Q
                         net (fo=16, routed)          1.090     1.568    U_CNT1/count_reg[3]_0[3]
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.301     1.869 r  U_CNT1/display_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.995     2.864    U_DISPLAYS/display[6]_0
    SLICE_X57Y20         LUT4 (Prop_lut4_I1_O)        0.124     2.988 r  U_DISPLAYS/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.185     5.173    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.704 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.704    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CNT1/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.369ns  (logic 4.407ns (52.665%)  route 3.961ns (47.335%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE                         0.000     0.000 r  U_CNT1/count_reg[3]/C
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U_CNT1/count_reg[3]/Q
                         net (fo=16, routed)          1.088     1.566    U_CNT1/count_reg[3]_0[3]
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.301     1.867 r  U_CNT1/display_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.670     2.537    U_DISPLAYS/display[5]_0
    SLICE_X57Y19         LUT4 (Prop_lut4_I1_O)        0.124     2.661 r  U_DISPLAYS/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.204     4.864    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.369 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.369    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CNT2/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.302ns  (logic 4.277ns (51.514%)  route 4.025ns (48.486%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE                         0.000     0.000 r  U_CNT2/count_reg[0]/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U_CNT2/count_reg[0]/Q
                         net (fo=15, routed)          0.761     1.279    U_CNT2/count_reg[3]_0[0]
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124     1.403 r  U_CNT2/display_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.032     2.435    U_DISPLAYS/display[0]
    SLICE_X57Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.559 r  U_DISPLAYS/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.232     4.791    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.302 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.302    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CNT1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.284ns  (logic 4.426ns (53.431%)  route 3.858ns (46.569%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE                         0.000     0.000 r  U_CNT1/count_reg[2]/C
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U_CNT1/count_reg[2]/Q
                         net (fo=14, routed)          1.065     1.543    U_CNT1/count_reg[3]_0[2]
    SLICE_X56Y19         LUT6 (Prop_lut6_I2_O)        0.295     1.838 r  U_CNT1/display_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.689     2.527    U_DISPLAYS/display[1]_0
    SLICE_X56Y19         LUT4 (Prop_lut4_I1_O)        0.124     2.651 r  U_DISPLAYS/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.104     4.755    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.284 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.284    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CNT1/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.143ns  (logic 4.439ns (54.505%)  route 3.705ns (45.495%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE                         0.000     0.000 r  U_CNT1/count_reg[3]/C
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U_CNT1/count_reg[3]/Q
                         net (fo=16, routed)          0.887     1.365    U_CNT1/count_reg[3]_0[3]
    SLICE_X56Y20         LUT6 (Prop_lut6_I5_O)        0.301     1.666 r  U_CNT1/display_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.865     2.531    U_DISPLAYS/display[3]_0
    SLICE_X57Y20         LUT4 (Prop_lut4_I1_O)        0.124     2.655 r  U_DISPLAYS/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.953     4.608    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.143 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.143    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CNT2/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.083ns  (logic 4.301ns (53.212%)  route 3.782ns (46.788%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE                         0.000     0.000 r  U_CNT2/count_reg[0]/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U_CNT2/count_reg[0]/Q
                         net (fo=15, routed)          0.759     1.277    U_CNT2/count_reg[3]_0[0]
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124     1.401 r  U_CNT2/display_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.977     2.378    U_DISPLAYS/display[2]
    SLICE_X56Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.502 r  U_DISPLAYS/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.046     4.548    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.083 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.083    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CNT1/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.059ns  (logic 4.286ns (53.180%)  route 3.773ns (46.820%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE                         0.000     0.000 r  U_CNT1/count_reg[1]/C
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U_CNT1/count_reg[1]/Q
                         net (fo=14, routed)          1.046     1.564    U_CNT1/count_reg[3]_0[1]
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.124     1.688 r  U_CNT1/display_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.676     2.364    U_DISPLAYS/display[4]_0
    SLICE_X56Y18         LUT4 (Prop_lut4_I1_O)        0.124     2.488 r  U_DISPLAYS/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.052     4.539    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.059 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.059    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_CNT_TIMER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_CNT_TIMER/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE                         0.000     0.000 r  U_CNT_TIMER/count_reg[1]/C
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_CNT_TIMER/count_reg[1]/Q
                         net (fo=7, routed)           0.192     0.333    U_CNT_TIMER/cnt_timer[1]
    SLICE_X57Y23         LUT3 (Prop_lut3_I1_O)        0.042     0.375 r  U_CNT_TIMER/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.375    U_CNT_TIMER/count[2]_i_1__1_n_0
    SLICE_X57Y23         FDCE                                         r  U_CNT_TIMER/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CNT_TIMER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_CNT_TIMER/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE                         0.000     0.000 r  U_CNT_TIMER/count_reg[1]/C
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_CNT_TIMER/count_reg[1]/Q
                         net (fo=7, routed)           0.192     0.333    U_CNT_TIMER/cnt_timer[1]
    SLICE_X57Y23         LUT4 (Prop_lut4_I2_O)        0.045     0.378 r  U_CNT_TIMER/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.378    U_CNT_TIMER/count[1]_i_1_n_0
    SLICE_X57Y23         FDCE                                         r  U_CNT_TIMER/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CNT_TIMER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_CNT_TIMER/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (49.007%)  route 0.194ns (50.993%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE                         0.000     0.000 r  U_CNT_TIMER/count_reg[1]/C
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_CNT_TIMER/count_reg[1]/Q
                         net (fo=7, routed)           0.194     0.335    U_CNT_TIMER/cnt_timer[1]
    SLICE_X57Y23         LUT4 (Prop_lut4_I2_O)        0.045     0.380 r  U_CNT_TIMER/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.380    U_CNT_TIMER/count[3]_i_1_n_0
    SLICE_X57Y23         FDCE                                         r  U_CNT_TIMER/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CNT1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_CNT1/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.207ns (48.416%)  route 0.221ns (51.584%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE                         0.000     0.000 r  U_CNT1/count_reg[0]/C
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_CNT1/count_reg[0]/Q
                         net (fo=15, routed)          0.221     0.385    U_CNT1/count_reg[3]_0[0]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.043     0.428 r  U_CNT1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.428    U_CNT1/count[2]_i_1_n_0
    SLICE_X56Y21         FDCE                                         r  U_CNT1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CNT1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_CNT1/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.207ns (48.416%)  route 0.221ns (51.584%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE                         0.000     0.000 r  U_CNT1/count_reg[0]/C
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_CNT1/count_reg[0]/Q
                         net (fo=15, routed)          0.221     0.385    U_CNT1/count_reg[3]_0[0]
    SLICE_X56Y21         LUT4 (Prop_lut4_I0_O)        0.043     0.428 r  U_CNT1/count[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.428    U_CNT1/count[3]_i_1__1_n_0
    SLICE_X56Y21         FDCE                                         r  U_CNT1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CNT_TIMER/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_CNT_TIMER/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.186ns (43.343%)  route 0.243ns (56.657%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE                         0.000     0.000 r  U_CNT_TIMER/count_reg[0]/C
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U_CNT_TIMER/count_reg[0]/Q
                         net (fo=8, routed)           0.243     0.384    U_CNT_TIMER/cnt_timer[0]
    SLICE_X57Y23         LUT1 (Prop_lut1_I0_O)        0.045     0.429 r  U_CNT_TIMER/count[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.429    U_CNT_TIMER/count[0]_i_1__2_n_0
    SLICE_X57Y23         FDCE                                         r  U_CNT_TIMER/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CNT1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_CNT1/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.209ns (48.656%)  route 0.221ns (51.344%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE                         0.000     0.000 r  U_CNT1/count_reg[0]/C
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  U_CNT1/count_reg[0]/Q
                         net (fo=15, routed)          0.221     0.385    U_CNT1/count_reg[3]_0[0]
    SLICE_X56Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.430 r  U_CNT1/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.430    U_CNT1/count[0]_i_1__0_n_0
    SLICE_X56Y21         FDCE                                         r  U_CNT1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CNT1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_CNT1/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.209ns (48.656%)  route 0.221ns (51.344%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE                         0.000     0.000 r  U_CNT1/count_reg[0]/C
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_CNT1/count_reg[0]/Q
                         net (fo=15, routed)          0.221     0.385    U_CNT1/count_reg[3]_0[0]
    SLICE_X56Y21         LUT4 (Prop_lut4_I0_O)        0.045     0.430 r  U_CNT1/count[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.430    U_CNT1/count[1]_i_1__1_n_0
    SLICE_X56Y21         FDCE                                         r  U_CNT1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CNT2/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_CNT2/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.207ns (46.838%)  route 0.235ns (53.162%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE                         0.000     0.000 r  U_CNT2/count_reg[0]/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_CNT2/count_reg[0]/Q
                         net (fo=15, routed)          0.235     0.399    U_CNT2/count_reg[3]_0[0]
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.043     0.442 r  U_CNT2/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.442    U_CNT2/count[2]_i_1__0_n_0
    SLICE_X54Y19         FDCE                                         r  U_CNT2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CNT2/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_CNT2/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.207ns (46.838%)  route 0.235ns (53.162%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE                         0.000     0.000 r  U_CNT2/count_reg[0]/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_CNT2/count_reg[0]/Q
                         net (fo=15, routed)          0.235     0.399    U_CNT2/count_reg[3]_0[0]
    SLICE_X54Y19         LUT4 (Prop_lut4_I0_O)        0.043     0.442 r  U_CNT2/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.442    U_CNT2/count[3]_i_1__0_n_0
    SLICE_X54Y19         FDCE                                         r  U_CNT2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_DISPLAYS/counter_refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.950ns  (logic 4.277ns (42.981%)  route 5.674ns (57.019%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.558     5.079    U_DISPLAYS/CLK
    SLICE_X56Y29         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  U_DISPLAYS/counter_refresh_reg[18]/Q
                         net (fo=33, routed)          2.409     8.007    U_CNT2/p_0_in[0]
    SLICE_X54Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.131 r  U_CNT2/display_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.032     9.162    U_DISPLAYS/display[0]
    SLICE_X57Y21         LUT4 (Prop_lut4_I0_O)        0.124     9.286 r  U_DISPLAYS/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.232    11.519    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.029 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.029    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_previo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.889ns  (logic 4.337ns (43.859%)  route 5.552ns (56.141%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  cnt2_previo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  cnt2_previo_reg[1]/Q
                         net (fo=9, routed)           0.880     6.415    U_CNT2/led_OBUF[3]_inst_i_1_0[1]
    SLICE_X57Y18         LUT6 (Prop_lut6_I4_O)        0.124     6.539 r  U_CNT2/led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.797     7.336    U_CNT1/led_OBUF[3]_inst_i_1_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I3_O)        0.124     7.460 r  U_CNT1/led_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.666     8.127    U_CTRL/led[3]
    SLICE_X54Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.251 r  U_CTRL/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.208    11.459    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    14.968 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.968    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAYS/counter_refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.725ns  (logic 4.301ns (44.226%)  route 5.424ns (55.774%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.558     5.079    U_DISPLAYS/CLK
    SLICE_X56Y29         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  U_DISPLAYS/counter_refresh_reg[18]/Q
                         net (fo=33, routed)          2.401     7.999    U_CNT2/p_0_in[0]
    SLICE_X54Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.123 r  U_CNT2/display_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.977     9.099    U_DISPLAYS/display[2]
    SLICE_X56Y21         LUT4 (Prop_lut4_I0_O)        0.124     9.223 r  U_DISPLAYS/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.046    11.269    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.805 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.805    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAYS/counter_refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.585ns  (logic 4.297ns (44.835%)  route 5.288ns (55.165%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.558     5.079    U_DISPLAYS/CLK
    SLICE_X56Y29         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  U_DISPLAYS/counter_refresh_reg[18]/Q
                         net (fo=33, routed)          2.107     7.705    U_CNT1/p_0_in[0]
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.829 r  U_CNT1/display_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.995     8.824    U_DISPLAYS/display[6]_0
    SLICE_X57Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.948 r  U_DISPLAYS/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.185    11.133    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.664 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.664    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CTRL/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.480ns  (logic 4.081ns (43.050%)  route 5.399ns (56.950%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.554     5.075    U_CTRL/CLK
    SLICE_X57Y22         FDCE                                         r  U_CTRL/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  U_CTRL/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           1.740     7.271    U_CTRL/Q[5]
    SLICE_X58Y18         LUT2 (Prop_lut2_I1_O)        0.124     7.395 r  U_CTRL/led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.658    11.054    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    14.555 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.555    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAYS/counter_refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.349ns  (logic 4.270ns (45.676%)  route 5.079ns (54.324%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.558     5.079    U_DISPLAYS/CLK
    SLICE_X56Y29         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  U_DISPLAYS/counter_refresh_reg[18]/Q
                         net (fo=33, routed)          2.239     7.837    U_DISPLAYS/p_0_in[0]
    SLICE_X57Y18         LUT6 (Prop_lut6_I4_O)        0.124     7.961 r  U_DISPLAYS/display_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.636     8.597    U_DISPLAYS/display_OBUF[5]_inst_i_4_n_0
    SLICE_X57Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.721 r  U_DISPLAYS/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.204    10.924    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.429 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.429    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAYS/counter_refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.316ns  (logic 4.286ns (46.003%)  route 5.031ns (53.997%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.558     5.079    U_DISPLAYS/CLK
    SLICE_X56Y29         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  U_DISPLAYS/counter_refresh_reg[18]/Q
                         net (fo=33, routed)          2.289     7.887    U_CNT2/p_0_in[0]
    SLICE_X56Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.011 r  U_CNT2/display_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.689     8.700    U_DISPLAYS/display[4]
    SLICE_X56Y18         LUT4 (Prop_lut4_I0_O)        0.124     8.824 r  U_DISPLAYS/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.052    10.876    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.396 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.396    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAYS/counter_refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.288ns  (logic 4.302ns (46.314%)  route 4.986ns (53.686%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.558     5.079    U_DISPLAYS/CLK
    SLICE_X56Y29         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  U_DISPLAYS/counter_refresh_reg[18]/Q
                         net (fo=33, routed)          2.168     7.766    U_CNT1/p_0_in[0]
    SLICE_X56Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.890 r  U_CNT1/display_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.865     8.755    U_DISPLAYS/display[3]_0
    SLICE_X57Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.879 r  U_DISPLAYS/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.953    10.832    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.367 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.367    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAYS/counter_refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.010ns  (logic 4.295ns (47.671%)  route 4.715ns (52.329%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.558     5.079    U_DISPLAYS/CLK
    SLICE_X56Y29         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  U_DISPLAYS/counter_refresh_reg[18]/Q
                         net (fo=33, routed)          1.662     7.259    U_DISPLAYS/p_0_in[0]
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.383 r  U_DISPLAYS/display_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.949     8.333    U_DISPLAYS/display_OBUF[1]_inst_i_5_n_0
    SLICE_X56Y19         LUT4 (Prop_lut4_I3_O)        0.124     8.457 r  U_DISPLAYS/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.104    10.560    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.089 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.089    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CTRL/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.978ns  (logic 4.110ns (45.776%)  route 4.868ns (54.224%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.562     5.083    U_CTRL/CLK
    SLICE_X57Y17         FDCE                                         r  U_CTRL/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  U_CTRL/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.995     6.534    U_CTRL/Q[2]
    SLICE_X55Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.658 r  U_CTRL/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.873    10.531    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    14.061 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.061    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_CTRL/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CTRL/rst_i_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.927%)  route 0.131ns (48.073%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.558     1.441    U_CTRL/CLK
    SLICE_X57Y22         FDCE                                         r  U_CTRL/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_CTRL/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.131     1.713    U_CTRL/Q[5]
    SLICE_X56Y22         LDCE                                         r  U_CTRL/rst_i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CTRL/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CTRL/enable_cnt_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.141ns (36.540%)  route 0.245ns (63.460%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.588     1.471    U_CTRL/CLK
    SLICE_X58Y17         FDCE                                         r  U_CTRL/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_CTRL/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.245     1.857    U_CTRL/Q[1]
    SLICE_X58Y18         LDCE                                         r  U_CTRL/enable_cnt_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CTRL/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CTRL/show_result_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.636ns  (logic 0.187ns (29.401%)  route 0.449ns (70.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.556     1.439    U_CTRL/CLK
    SLICE_X55Y22         FDCE                                         r  U_CTRL/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_CTRL/FSM_onehot_state_reg[4]/Q
                         net (fo=6, routed)           0.449     2.029    U_CTRL/Q[4]
    SLICE_X58Y19         LUT2 (Prop_lut2_I1_O)        0.046     2.075 r  U_CTRL/show_result_reg_i_1/O
                         net (fo=1, routed)           0.000     2.075    U_CTRL/show_result_reg_i_1_n_0
    SLICE_X58Y19         LDCE                                         r  U_CTRL/show_result_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAYS/counter_refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_enable[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.409ns (62.361%)  route 0.851ns (37.639%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.559     1.442    U_DISPLAYS/CLK
    SLICE_X56Y29         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  U_DISPLAYS/counter_refresh_reg[19]/Q
                         net (fo=33, routed)          0.476     2.082    U_DISPLAYS/p_0_in[1]
    SLICE_X62Y27         LUT2 (Prop_lut2_I0_O)        0.045     2.127 r  U_DISPLAYS/display_enable_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.375     2.502    display_enable_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.702 r  display_enable_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.702    display_enable[1]
    U4                                                                r  display_enable[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAYS/counter_refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_enable[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 1.420ns (62.149%)  route 0.865ns (37.851%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.559     1.442    U_DISPLAYS/CLK
    SLICE_X56Y29         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  U_DISPLAYS/counter_refresh_reg[19]/Q
                         net (fo=33, routed)          0.466     2.072    U_DISPLAYS/p_0_in[1]
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.045     2.117 r  U_DISPLAYS/display_enable_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.399     2.516    display_enable_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.728 r  display_enable_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.728    display_enable[3]
    W4                                                                r  display_enable[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_previo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.452ns (63.281%)  route 0.842ns (36.719%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  cnt2_previo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  cnt2_previo_reg[1]/Q
                         net (fo=9, routed)           0.194     1.777    U_DISPLAYS/Q[1]
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  U_DISPLAYS/display_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.122     1.944    U_DISPLAYS/display_OBUF[4]_inst_i_4_n_0
    SLICE_X56Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.989 r  U_DISPLAYS/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.527     2.516    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.736 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.736    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAYS/counter_refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_enable[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.494ns (64.982%)  route 0.805ns (35.018%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.559     1.442    U_DISPLAYS/CLK
    SLICE_X56Y29         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  U_DISPLAYS/counter_refresh_reg[19]/Q
                         net (fo=33, routed)          0.476     2.082    U_DISPLAYS/p_0_in[1]
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.044     2.126 r  U_DISPLAYS/display_enable_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.329     2.455    display_enable_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     3.741 r  display_enable_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.741    display_enable[2]
    V4                                                                r  display_enable[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_previo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.461ns (63.181%)  route 0.851ns (36.819%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  cnt2_previo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  cnt2_previo_reg[1]/Q
                         net (fo=9, routed)           0.194     1.777    U_DISPLAYS/Q[1]
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  U_DISPLAYS/display_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.108     1.930    U_DISPLAYS/display_OBUF[1]_inst_i_4_n_0
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.045     1.975 r  U_DISPLAYS/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.550     2.525    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.755 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.755    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt1_previo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.437ns (62.030%)  route 0.879ns (37.970%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  cnt1_previo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  cnt1_previo_reg[2]/Q
                         net (fo=9, routed)           0.165     1.747    U_DISPLAYS/display_OBUF[0]_inst_i_1_0[2]
    SLICE_X56Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.792 r  U_DISPLAYS/display_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.136     1.928    U_DISPLAYS/display_OBUF[5]_inst_i_5_n_0
    SLICE_X57Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.973 r  U_DISPLAYS/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.579     2.551    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.757 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.757    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt1_previo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.443ns (62.091%)  route 0.881ns (37.909%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  cnt1_previo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  cnt1_previo_reg[2]/Q
                         net (fo=9, routed)           0.207     1.789    U_DISPLAYS/display_OBUF[0]_inst_i_1_0[2]
    SLICE_X57Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.834 r  U_DISPLAYS/display_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.052     1.886    U_DISPLAYS/display_OBUF[0]_inst_i_5_n_0
    SLICE_X57Y21         LUT4 (Prop_lut4_I3_O)        0.045     1.931 r  U_DISPLAYS/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.622     2.553    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.765 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.765    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_CLOCK_DIVIDER/U_10KHZ/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.137ns  (logic 1.565ns (21.932%)  route 5.572ns (78.068%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=7, routed)           3.464     4.905    U_CTRL/AR[0]
    SLICE_X56Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.029 f  U_CTRL/count[0]_i_2/O
                         net (fo=90, routed)          2.108     7.137    U_CLOCK_DIVIDER/U_10KHZ/rst1_out
    SLICE_X59Y27         FDCE                                         f  U_CLOCK_DIVIDER/U_10KHZ/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.504     4.845    U_CLOCK_DIVIDER/U_10KHZ/CLK
    SLICE_X59Y27         FDCE                                         r  U_CLOCK_DIVIDER/U_10KHZ/count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_CLOCK_DIVIDER/U_10KHZ/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.137ns  (logic 1.565ns (21.932%)  route 5.572ns (78.068%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=7, routed)           3.464     4.905    U_CTRL/AR[0]
    SLICE_X56Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.029 f  U_CTRL/count[0]_i_2/O
                         net (fo=90, routed)          2.108     7.137    U_CLOCK_DIVIDER/U_10KHZ/rst1_out
    SLICE_X59Y27         FDCE                                         f  U_CLOCK_DIVIDER/U_10KHZ/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.504     4.845    U_CLOCK_DIVIDER/U_10KHZ/CLK
    SLICE_X59Y27         FDCE                                         r  U_CLOCK_DIVIDER/U_10KHZ/count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_CLOCK_DIVIDER/U_10KHZ/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.137ns  (logic 1.565ns (21.932%)  route 5.572ns (78.068%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=7, routed)           3.464     4.905    U_CTRL/AR[0]
    SLICE_X56Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.029 f  U_CTRL/count[0]_i_2/O
                         net (fo=90, routed)          2.108     7.137    U_CLOCK_DIVIDER/U_10KHZ/rst1_out
    SLICE_X59Y27         FDCE                                         f  U_CLOCK_DIVIDER/U_10KHZ/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.504     4.845    U_CLOCK_DIVIDER/U_10KHZ/CLK
    SLICE_X59Y27         FDCE                                         r  U_CLOCK_DIVIDER/U_10KHZ/count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_DISPLAYS/counter_refresh_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.066ns  (logic 1.565ns (22.154%)  route 5.500ns (77.846%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=7, routed)           3.464     4.905    U_CTRL/AR[0]
    SLICE_X56Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.029 r  U_CTRL/count[0]_i_2/O
                         net (fo=90, routed)          2.036     7.066    U_DISPLAYS/rst1_out
    SLICE_X56Y29         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.442     4.783    U_DISPLAYS/CLK
    SLICE_X56Y29         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_DISPLAYS/counter_refresh_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.066ns  (logic 1.565ns (22.154%)  route 5.500ns (77.846%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=7, routed)           3.464     4.905    U_CTRL/AR[0]
    SLICE_X56Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.029 r  U_CTRL/count[0]_i_2/O
                         net (fo=90, routed)          2.036     7.066    U_DISPLAYS/rst1_out
    SLICE_X56Y29         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.442     4.783    U_DISPLAYS/CLK
    SLICE_X56Y29         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_DISPLAYS/counter_refresh_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.066ns  (logic 1.565ns (22.154%)  route 5.500ns (77.846%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=7, routed)           3.464     4.905    U_CTRL/AR[0]
    SLICE_X56Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.029 r  U_CTRL/count[0]_i_2/O
                         net (fo=90, routed)          2.036     7.066    U_DISPLAYS/rst1_out
    SLICE_X56Y29         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.442     4.783    U_DISPLAYS/CLK
    SLICE_X56Y29         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_DISPLAYS/counter_refresh_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.066ns  (logic 1.565ns (22.154%)  route 5.500ns (77.846%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=7, routed)           3.464     4.905    U_CTRL/AR[0]
    SLICE_X56Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.029 r  U_CTRL/count[0]_i_2/O
                         net (fo=90, routed)          2.036     7.066    U_DISPLAYS/rst1_out
    SLICE_X56Y29         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.442     4.783    U_DISPLAYS/CLK
    SLICE_X56Y29         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_DISPLAYS/counter_refresh_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.927ns  (logic 1.565ns (22.597%)  route 5.362ns (77.403%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=7, routed)           3.464     4.905    U_CTRL/AR[0]
    SLICE_X56Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.029 r  U_CTRL/count[0]_i_2/O
                         net (fo=90, routed)          1.898     6.927    U_DISPLAYS/rst1_out
    SLICE_X56Y28         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.441     4.782    U_DISPLAYS/CLK
    SLICE_X56Y28         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_DISPLAYS/counter_refresh_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.927ns  (logic 1.565ns (22.597%)  route 5.362ns (77.403%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=7, routed)           3.464     4.905    U_CTRL/AR[0]
    SLICE_X56Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.029 r  U_CTRL/count[0]_i_2/O
                         net (fo=90, routed)          1.898     6.927    U_DISPLAYS/rst1_out
    SLICE_X56Y28         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.441     4.782    U_DISPLAYS/CLK
    SLICE_X56Y28         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U_DISPLAYS/counter_refresh_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.927ns  (logic 1.565ns (22.597%)  route 5.362ns (77.403%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=7, routed)           3.464     4.905    U_CTRL/AR[0]
    SLICE_X56Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.029 r  U_CTRL/count[0]_i_2/O
                         net (fo=90, routed)          1.898     6.927    U_DISPLAYS/rst1_out
    SLICE_X56Y28         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.441     4.782    U_DISPLAYS/CLK
    SLICE_X56Y28         FDRE                                         r  U_DISPLAYS/counter_refresh_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_CNT1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt1_previo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.948%)  route 0.174ns (54.052%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE                         0.000     0.000 r  U_CNT1/count_reg[2]/C
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U_CNT1/count_reg[2]/Q
                         net (fo=14, routed)          0.174     0.322    U_CNT1_n_3
    SLICE_X57Y21         FDRE                                         r  cnt1_previo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  cnt1_previo_reg[2]/C

Slack:                    inf
  Source:                 U_CNT2/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_previo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.988%)  route 0.185ns (53.012%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE                         0.000     0.000 r  U_CNT2/count_reg[0]/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_CNT2/count_reg[0]/Q
                         net (fo=15, routed)          0.185     0.349    U_CNT2_n_4
    SLICE_X57Y20         FDRE                                         r  cnt2_previo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  cnt2_previo_reg[0]/C

Slack:                    inf
  Source:                 U_CNT1/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt1_previo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.148ns (41.800%)  route 0.206ns (58.200%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE                         0.000     0.000 r  U_CNT1/count_reg[3]/C
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U_CNT1/count_reg[3]/Q
                         net (fo=16, routed)          0.206     0.354    U_CNT1_n_2
    SLICE_X57Y21         FDRE                                         r  cnt1_previo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  cnt1_previo_reg[3]/C

Slack:                    inf
  Source:                 U_CNT1/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt1_previo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.763%)  route 0.194ns (54.237%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE                         0.000     0.000 r  U_CNT1/count_reg[1]/C
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_CNT1/count_reg[1]/Q
                         net (fo=14, routed)          0.194     0.358    U_CNT1_n_4
    SLICE_X56Y20         FDRE                                         r  cnt1_previo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  cnt1_previo_reg[1]/C

Slack:                    inf
  Source:                 U_CNT_TIMER/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_CTRL/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.227ns (62.063%)  route 0.139ns (37.937%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE                         0.000     0.000 r  U_CNT_TIMER/count_reg[2]/C
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  U_CNT_TIMER/count_reg[2]/Q
                         net (fo=7, routed)           0.139     0.267    U_CNT_TIMER/cnt_timer[2]
    SLICE_X57Y22         LUT6 (Prop_lut6_I4_O)        0.099     0.366 r  U_CNT_TIMER/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     0.366    U_CTRL/D[5]
    SLICE_X57Y22         FDCE                                         r  U_CTRL/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.824     1.951    U_CTRL/CLK
    SLICE_X57Y22         FDCE                                         r  U_CTRL/FSM_onehot_state_reg[5]/C

Slack:                    inf
  Source:                 U_CNT1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt1_previo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.530%)  route 0.204ns (55.470%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE                         0.000     0.000 r  U_CNT1/count_reg[0]/C
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_CNT1/count_reg[0]/Q
                         net (fo=15, routed)          0.204     0.368    U_CNT1_n_5
    SLICE_X56Y20         FDRE                                         r  cnt1_previo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  cnt1_previo_reg[0]/C

Slack:                    inf
  Source:                 U_CNT_TIMER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_CTRL/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.016%)  route 0.186ns (49.984%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE                         0.000     0.000 r  U_CNT_TIMER/count_reg[1]/C
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_CNT_TIMER/count_reg[1]/Q
                         net (fo=7, routed)           0.186     0.327    U_CNT_TIMER/cnt_timer[1]
    SLICE_X55Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.372 r  U_CNT_TIMER/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.372    U_CTRL/D[3]
    SLICE_X55Y22         FDCE                                         r  U_CTRL/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.824     1.951    U_CTRL/CLK
    SLICE_X55Y22         FDCE                                         r  U_CTRL/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 U_CNT_TIMER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_CTRL/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.882%)  route 0.187ns (50.118%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE                         0.000     0.000 r  U_CNT_TIMER/count_reg[1]/C
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_CNT_TIMER/count_reg[1]/Q
                         net (fo=7, routed)           0.187     0.328    U_CNT_TIMER/cnt_timer[1]
    SLICE_X55Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.373 r  U_CNT_TIMER/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.373    U_CTRL/D[4]
    SLICE_X55Y22         FDCE                                         r  U_CTRL/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.824     1.951    U_CTRL/CLK
    SLICE_X55Y22         FDCE                                         r  U_CTRL/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 U_CNT2/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_previo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.148ns (34.020%)  route 0.287ns (65.980%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE                         0.000     0.000 r  U_CNT2/count_reg[3]/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U_CNT2/count_reg[3]/Q
                         net (fo=16, routed)          0.287     0.435    U_CNT2_n_1
    SLICE_X57Y20         FDRE                                         r  cnt2_previo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  cnt2_previo_reg[3]/C

Slack:                    inf
  Source:                 U_CNT2/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_previo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.148ns (33.275%)  route 0.297ns (66.725%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE                         0.000     0.000 r  U_CNT2/count_reg[2]/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U_CNT2/count_reg[2]/Q
                         net (fo=14, routed)          0.297     0.445    U_CNT2_n_2
    SLICE_X57Y20         FDRE                                         r  cnt2_previo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  cnt2_previo_reg[2]/C





