$date
	Wed Apr 17 20:13:35 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module COUNTING_SIGNAL_tb $end
$scope module DUT $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 $ in3 $end
$var wire 1 % w_2_1 $end
$var wire 1 & w_2_0 $end
$var wire 3 ' out [2:0] $end
$var wire 1 ( isOdd $end
$var wire 1 ) isNotOdd $end
$var wire 1 * isNot4 $end
$var wire 1 + isNot0 $end
$var wire 1 , is4 $end
$var wire 1 - is2 $end
$var wire 1 . is0 $end
$scope module AND_1_0 $end
$var wire 1 / w_1 $end
$var wire 1 0 w_0 $end
$var wire 1 & out $end
$var wire 1 + in2 $end
$var wire 1 ) in1 $end
$var wire 1 * in0 $end
$scope module AND0 $end
$var wire 1 1 w_1 $end
$var wire 1 0 out $end
$var wire 1 ) in1 $end
$var wire 1 * in0 $end
$scope module NAND $end
$var wire 1 1 out $end
$var wire 1 ) in1 $end
$var wire 1 * in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 1 in0 $end
$var wire 1 0 out $end
$scope module NAND $end
$var wire 1 1 in0 $end
$var wire 1 1 in1 $end
$var wire 1 0 out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND1 $end
$var wire 1 2 w_1 $end
$var wire 1 / out $end
$var wire 1 + in1 $end
$var wire 1 ) in0 $end
$scope module NAND $end
$var wire 1 2 out $end
$var wire 1 + in1 $end
$var wire 1 ) in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 2 in0 $end
$var wire 1 / out $end
$scope module NAND $end
$var wire 1 2 in0 $end
$var wire 1 2 in1 $end
$var wire 1 / out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND2 $end
$var wire 1 0 in0 $end
$var wire 1 / in1 $end
$var wire 1 3 w_1 $end
$var wire 1 & out $end
$scope module NAND $end
$var wire 1 0 in0 $end
$var wire 1 / in1 $end
$var wire 1 3 out $end
$upscope $end
$scope module NOT $end
$var wire 1 3 in0 $end
$var wire 1 & out $end
$scope module NAND $end
$var wire 1 3 in0 $end
$var wire 1 3 in1 $end
$var wire 1 & out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND_1_1 $end
$var wire 1 4 w_1 $end
$var wire 1 % out $end
$var wire 1 - in1 $end
$var wire 1 * in0 $end
$scope module NAND $end
$var wire 1 4 out $end
$var wire 1 - in1 $end
$var wire 1 * in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 4 in0 $end
$var wire 1 % out $end
$scope module NAND $end
$var wire 1 4 in0 $end
$var wire 1 4 in1 $end
$var wire 1 % out $end
$upscope $end
$upscope $end
$upscope $end
$scope module CHK_IS_0 $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 $ in3 $end
$var wire 1 5 w_1 $end
$var wire 1 6 w_0 $end
$var wire 1 . out $end
$scope module OR_0_0 $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 7 w_1 $end
$var wire 1 8 w_0 $end
$var wire 1 6 out $end
$scope module NAND $end
$var wire 1 6 out $end
$var wire 1 7 in1 $end
$var wire 1 8 in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 ! in0 $end
$var wire 1 8 out $end
$scope module NAND $end
$var wire 1 ! in0 $end
$var wire 1 ! in1 $end
$var wire 1 8 out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 " in0 $end
$var wire 1 7 out $end
$scope module NAND $end
$var wire 1 " in0 $end
$var wire 1 " in1 $end
$var wire 1 7 out $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR_0_1 $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 9 w_1 $end
$var wire 1 : w_0 $end
$var wire 1 5 out $end
$scope module NAND $end
$var wire 1 5 out $end
$var wire 1 9 in1 $end
$var wire 1 : in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 # in0 $end
$var wire 1 : out $end
$scope module NAND $end
$var wire 1 # in0 $end
$var wire 1 # in1 $end
$var wire 1 : out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 $ in0 $end
$var wire 1 9 out $end
$scope module NAND $end
$var wire 1 $ in0 $end
$var wire 1 $ in1 $end
$var wire 1 9 out $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR_1_0 $end
$var wire 1 6 in0 $end
$var wire 1 5 in1 $end
$var wire 1 ; w_1 $end
$var wire 1 < w_0 $end
$var wire 1 . out $end
$scope module NAND $end
$var wire 1 . out $end
$var wire 1 ; in1 $end
$var wire 1 < in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 6 in0 $end
$var wire 1 < out $end
$scope module NAND $end
$var wire 1 6 in0 $end
$var wire 1 6 in1 $end
$var wire 1 < out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 5 in0 $end
$var wire 1 ; out $end
$scope module NAND $end
$var wire 1 5 in0 $end
$var wire 1 5 in1 $end
$var wire 1 ; out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module CHK_IS_2 $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 $ in3 $end
$var wire 1 = w_5 $end
$var wire 1 > w_4 $end
$var wire 1 ? w_3 $end
$var wire 1 @ w_2 $end
$var wire 1 A w_1 $end
$var wire 1 B w_0_1 $end
$var wire 1 C w_0_0 $end
$var wire 1 D w_0 $end
$var wire 1 - out $end
$scope module AND_0 $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 E w_1 $end
$var wire 1 D out $end
$scope module NAND $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 E out $end
$upscope $end
$scope module NOT $end
$var wire 1 E in0 $end
$var wire 1 D out $end
$scope module NAND $end
$var wire 1 E in0 $end
$var wire 1 E in1 $end
$var wire 1 D out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND_1 $end
$var wire 1 ! in0 $end
$var wire 1 # in1 $end
$var wire 1 F w_1 $end
$var wire 1 A out $end
$scope module NAND $end
$var wire 1 ! in0 $end
$var wire 1 # in1 $end
$var wire 1 F out $end
$upscope $end
$scope module NOT $end
$var wire 1 F in0 $end
$var wire 1 A out $end
$scope module NAND $end
$var wire 1 F in0 $end
$var wire 1 F in1 $end
$var wire 1 A out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND_2 $end
$var wire 1 ! in0 $end
$var wire 1 $ in1 $end
$var wire 1 G w_1 $end
$var wire 1 @ out $end
$scope module NAND $end
$var wire 1 ! in0 $end
$var wire 1 $ in1 $end
$var wire 1 G out $end
$upscope $end
$scope module NOT $end
$var wire 1 G in0 $end
$var wire 1 @ out $end
$scope module NAND $end
$var wire 1 G in0 $end
$var wire 1 G in1 $end
$var wire 1 @ out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND_3 $end
$var wire 1 " in0 $end
$var wire 1 # in1 $end
$var wire 1 H w_1 $end
$var wire 1 ? out $end
$scope module NAND $end
$var wire 1 " in0 $end
$var wire 1 # in1 $end
$var wire 1 H out $end
$upscope $end
$scope module NOT $end
$var wire 1 H in0 $end
$var wire 1 ? out $end
$scope module NAND $end
$var wire 1 H in0 $end
$var wire 1 H in1 $end
$var wire 1 ? out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND_4 $end
$var wire 1 " in0 $end
$var wire 1 $ in1 $end
$var wire 1 I w_1 $end
$var wire 1 > out $end
$scope module NAND $end
$var wire 1 " in0 $end
$var wire 1 $ in1 $end
$var wire 1 I out $end
$upscope $end
$scope module NOT $end
$var wire 1 I in0 $end
$var wire 1 > out $end
$scope module NAND $end
$var wire 1 I in0 $end
$var wire 1 I in1 $end
$var wire 1 > out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND_5 $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 J w_1 $end
$var wire 1 = out $end
$scope module NAND $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 J out $end
$upscope $end
$scope module NOT $end
$var wire 1 J in0 $end
$var wire 1 = out $end
$scope module NAND $end
$var wire 1 J in0 $end
$var wire 1 J in1 $end
$var wire 1 = out $end
$upscope $end
$upscope $end
$upscope $end
$scope module BIGOR_0 $end
$var wire 1 D in0 $end
$var wire 1 A in1 $end
$var wire 1 @ in2 $end
$var wire 1 K w_1 $end
$var wire 1 L w_0 $end
$var wire 1 C out $end
$scope module OR0 $end
$var wire 1 D in0 $end
$var wire 1 A in1 $end
$var wire 1 M w_1 $end
$var wire 1 N w_0 $end
$var wire 1 L out $end
$scope module NAND $end
$var wire 1 L out $end
$var wire 1 M in1 $end
$var wire 1 N in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 D in0 $end
$var wire 1 N out $end
$scope module NAND $end
$var wire 1 D in0 $end
$var wire 1 D in1 $end
$var wire 1 N out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 A in0 $end
$var wire 1 M out $end
$scope module NAND $end
$var wire 1 A in0 $end
$var wire 1 A in1 $end
$var wire 1 M out $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR1 $end
$var wire 1 A in0 $end
$var wire 1 @ in1 $end
$var wire 1 O w_1 $end
$var wire 1 P w_0 $end
$var wire 1 K out $end
$scope module NAND $end
$var wire 1 K out $end
$var wire 1 O in1 $end
$var wire 1 P in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 A in0 $end
$var wire 1 P out $end
$scope module NAND $end
$var wire 1 A in0 $end
$var wire 1 A in1 $end
$var wire 1 P out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 @ in0 $end
$var wire 1 O out $end
$scope module NAND $end
$var wire 1 @ in0 $end
$var wire 1 @ in1 $end
$var wire 1 O out $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR2 $end
$var wire 1 L in0 $end
$var wire 1 K in1 $end
$var wire 1 Q w_1 $end
$var wire 1 R w_0 $end
$var wire 1 C out $end
$scope module NAND $end
$var wire 1 C out $end
$var wire 1 Q in1 $end
$var wire 1 R in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 L in0 $end
$var wire 1 R out $end
$scope module NAND $end
$var wire 1 L in0 $end
$var wire 1 L in1 $end
$var wire 1 R out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 K in0 $end
$var wire 1 Q out $end
$scope module NAND $end
$var wire 1 K in0 $end
$var wire 1 K in1 $end
$var wire 1 Q out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module BIGOR_1 $end
$var wire 1 ? in0 $end
$var wire 1 > in1 $end
$var wire 1 = in2 $end
$var wire 1 S w_1 $end
$var wire 1 T w_0 $end
$var wire 1 B out $end
$scope module OR0 $end
$var wire 1 ? in0 $end
$var wire 1 > in1 $end
$var wire 1 U w_1 $end
$var wire 1 V w_0 $end
$var wire 1 T out $end
$scope module NAND $end
$var wire 1 T out $end
$var wire 1 U in1 $end
$var wire 1 V in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 ? in0 $end
$var wire 1 V out $end
$scope module NAND $end
$var wire 1 ? in0 $end
$var wire 1 ? in1 $end
$var wire 1 V out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 > in0 $end
$var wire 1 U out $end
$scope module NAND $end
$var wire 1 > in0 $end
$var wire 1 > in1 $end
$var wire 1 U out $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR1 $end
$var wire 1 > in0 $end
$var wire 1 = in1 $end
$var wire 1 W w_1 $end
$var wire 1 X w_0 $end
$var wire 1 S out $end
$scope module NAND $end
$var wire 1 S out $end
$var wire 1 W in1 $end
$var wire 1 X in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 > in0 $end
$var wire 1 X out $end
$scope module NAND $end
$var wire 1 > in0 $end
$var wire 1 > in1 $end
$var wire 1 X out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 = in0 $end
$var wire 1 W out $end
$scope module NAND $end
$var wire 1 = in0 $end
$var wire 1 = in1 $end
$var wire 1 W out $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR2 $end
$var wire 1 T in0 $end
$var wire 1 S in1 $end
$var wire 1 Y w_1 $end
$var wire 1 Z w_0 $end
$var wire 1 B out $end
$scope module NAND $end
$var wire 1 B out $end
$var wire 1 Y in1 $end
$var wire 1 Z in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 T in0 $end
$var wire 1 Z out $end
$scope module NAND $end
$var wire 1 T in0 $end
$var wire 1 T in1 $end
$var wire 1 Z out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 S in0 $end
$var wire 1 Y out $end
$scope module NAND $end
$var wire 1 S in0 $end
$var wire 1 S in1 $end
$var wire 1 Y out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR_1 $end
$var wire 1 C in0 $end
$var wire 1 B in1 $end
$var wire 1 [ w_1 $end
$var wire 1 \ w_0 $end
$var wire 1 - out $end
$scope module NAND $end
$var wire 1 - out $end
$var wire 1 [ in1 $end
$var wire 1 \ in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 C in0 $end
$var wire 1 \ out $end
$scope module NAND $end
$var wire 1 C in0 $end
$var wire 1 C in1 $end
$var wire 1 \ out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 B in0 $end
$var wire 1 [ out $end
$scope module NAND $end
$var wire 1 B in0 $end
$var wire 1 B in1 $end
$var wire 1 [ out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module CHK_IS_4 $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 $ in3 $end
$var wire 1 ] w_1 $end
$var wire 1 ^ w_0 $end
$var wire 1 , out $end
$scope module AND_0_0 $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 _ w_1 $end
$var wire 1 ^ out $end
$scope module NAND $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 _ out $end
$upscope $end
$scope module NOT $end
$var wire 1 _ in0 $end
$var wire 1 ^ out $end
$scope module NAND $end
$var wire 1 _ in0 $end
$var wire 1 _ in1 $end
$var wire 1 ^ out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND_0_1 $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 ` w_1 $end
$var wire 1 ] out $end
$scope module NAND $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 ` out $end
$upscope $end
$scope module NOT $end
$var wire 1 ` in0 $end
$var wire 1 ] out $end
$scope module NAND $end
$var wire 1 ` in0 $end
$var wire 1 ` in1 $end
$var wire 1 ] out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND_1_0 $end
$var wire 1 ^ in0 $end
$var wire 1 ] in1 $end
$var wire 1 a w_1 $end
$var wire 1 , out $end
$scope module NAND $end
$var wire 1 ^ in0 $end
$var wire 1 ] in1 $end
$var wire 1 a out $end
$upscope $end
$scope module NOT $end
$var wire 1 a in0 $end
$var wire 1 , out $end
$scope module NAND $end
$var wire 1 a in0 $end
$var wire 1 a in1 $end
$var wire 1 , out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module CHK_IS_NOT_0 $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 $ in3 $end
$var wire 1 b w_1 $end
$var wire 1 c w_0 $end
$var wire 1 + out $end
$scope module OR_0_0 $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 d w_1 $end
$var wire 1 e w_0 $end
$var wire 1 c out $end
$scope module NAND $end
$var wire 1 c out $end
$var wire 1 d in1 $end
$var wire 1 e in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 ! in0 $end
$var wire 1 e out $end
$scope module NAND $end
$var wire 1 ! in0 $end
$var wire 1 ! in1 $end
$var wire 1 e out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 " in0 $end
$var wire 1 d out $end
$scope module NAND $end
$var wire 1 " in0 $end
$var wire 1 " in1 $end
$var wire 1 d out $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR_0_1 $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 f w_1 $end
$var wire 1 g w_0 $end
$var wire 1 b out $end
$scope module NAND $end
$var wire 1 b out $end
$var wire 1 f in1 $end
$var wire 1 g in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 # in0 $end
$var wire 1 g out $end
$scope module NAND $end
$var wire 1 # in0 $end
$var wire 1 # in1 $end
$var wire 1 g out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 $ in0 $end
$var wire 1 f out $end
$scope module NAND $end
$var wire 1 $ in0 $end
$var wire 1 $ in1 $end
$var wire 1 f out $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR_1_0 $end
$var wire 1 c in0 $end
$var wire 1 b in1 $end
$var wire 1 h w_1 $end
$var wire 1 i w_0 $end
$var wire 1 + out $end
$scope module NAND $end
$var wire 1 + out $end
$var wire 1 h in1 $end
$var wire 1 i in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 c in0 $end
$var wire 1 i out $end
$scope module NAND $end
$var wire 1 c in0 $end
$var wire 1 c in1 $end
$var wire 1 i out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 b in0 $end
$var wire 1 h out $end
$scope module NAND $end
$var wire 1 b in0 $end
$var wire 1 b in1 $end
$var wire 1 h out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module CHK_IS_ODD $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 $ in3 $end
$var wire 1 j w_1 $end
$var wire 1 k w_0 $end
$var wire 1 ( out $end
$scope module XNOR_0 $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 k out $end
$var wire 1 l n_out $end
$scope module NOT $end
$var wire 1 k out $end
$var wire 1 l in0 $end
$scope module NAND $end
$var wire 1 k out $end
$var wire 1 l in1 $end
$var wire 1 l in0 $end
$upscope $end
$upscope $end
$scope module XOR $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 m w_1 $end
$var wire 1 n w_0 $end
$var wire 1 l out $end
$scope module AND $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 o w_1 $end
$var wire 1 m out $end
$scope module NAND $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 o out $end
$upscope $end
$scope module NOT $end
$var wire 1 o in0 $end
$var wire 1 m out $end
$scope module NAND $end
$var wire 1 o in0 $end
$var wire 1 o in1 $end
$var wire 1 m out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR0 $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 p w_1 $end
$var wire 1 q w_0 $end
$var wire 1 n out $end
$var wire 1 r n_out $end
$scope module NAND $end
$var wire 1 r out $end
$var wire 1 p in1 $end
$var wire 1 q in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 r in0 $end
$var wire 1 n out $end
$scope module NAND $end
$var wire 1 r in0 $end
$var wire 1 r in1 $end
$var wire 1 n out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 ! in0 $end
$var wire 1 q out $end
$scope module NAND $end
$var wire 1 ! in0 $end
$var wire 1 ! in1 $end
$var wire 1 q out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 " in0 $end
$var wire 1 p out $end
$scope module NAND $end
$var wire 1 " in0 $end
$var wire 1 " in1 $end
$var wire 1 p out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR1 $end
$var wire 1 n in0 $end
$var wire 1 m in1 $end
$var wire 1 s w_1 $end
$var wire 1 t w_0 $end
$var wire 1 l out $end
$var wire 1 u n_out $end
$scope module NAND $end
$var wire 1 u out $end
$var wire 1 s in1 $end
$var wire 1 t in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 u in0 $end
$var wire 1 l out $end
$scope module NAND $end
$var wire 1 u in0 $end
$var wire 1 u in1 $end
$var wire 1 l out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 n in0 $end
$var wire 1 t out $end
$scope module NAND $end
$var wire 1 n in0 $end
$var wire 1 n in1 $end
$var wire 1 t out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 m in0 $end
$var wire 1 s out $end
$scope module NAND $end
$var wire 1 m in0 $end
$var wire 1 m in1 $end
$var wire 1 s out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module XNOR_1 $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 j out $end
$var wire 1 v n_out $end
$scope module NOT $end
$var wire 1 j out $end
$var wire 1 v in0 $end
$scope module NAND $end
$var wire 1 j out $end
$var wire 1 v in1 $end
$var wire 1 v in0 $end
$upscope $end
$upscope $end
$scope module XOR $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 w w_1 $end
$var wire 1 x w_0 $end
$var wire 1 v out $end
$scope module AND $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 y w_1 $end
$var wire 1 w out $end
$scope module NAND $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 y out $end
$upscope $end
$scope module NOT $end
$var wire 1 y in0 $end
$var wire 1 w out $end
$scope module NAND $end
$var wire 1 y in0 $end
$var wire 1 y in1 $end
$var wire 1 w out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR0 $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 z w_1 $end
$var wire 1 { w_0 $end
$var wire 1 x out $end
$var wire 1 | n_out $end
$scope module NAND $end
$var wire 1 | out $end
$var wire 1 z in1 $end
$var wire 1 { in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 | in0 $end
$var wire 1 x out $end
$scope module NAND $end
$var wire 1 | in0 $end
$var wire 1 | in1 $end
$var wire 1 x out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 # in0 $end
$var wire 1 { out $end
$scope module NAND $end
$var wire 1 # in0 $end
$var wire 1 # in1 $end
$var wire 1 { out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 $ in0 $end
$var wire 1 z out $end
$scope module NAND $end
$var wire 1 $ in0 $end
$var wire 1 $ in1 $end
$var wire 1 z out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR1 $end
$var wire 1 x in0 $end
$var wire 1 w in1 $end
$var wire 1 } w_1 $end
$var wire 1 ~ w_0 $end
$var wire 1 v out $end
$var wire 1 !" n_out $end
$scope module NAND $end
$var wire 1 !" out $end
$var wire 1 } in1 $end
$var wire 1 ~ in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 !" in0 $end
$var wire 1 v out $end
$scope module NAND $end
$var wire 1 !" in0 $end
$var wire 1 !" in1 $end
$var wire 1 v out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 x in0 $end
$var wire 1 ~ out $end
$scope module NAND $end
$var wire 1 x in0 $end
$var wire 1 x in1 $end
$var wire 1 ~ out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 w in0 $end
$var wire 1 } out $end
$scope module NAND $end
$var wire 1 w in0 $end
$var wire 1 w in1 $end
$var wire 1 } out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module XOR $end
$var wire 1 k in0 $end
$var wire 1 j in1 $end
$var wire 1 "" w_1 $end
$var wire 1 #" w_0 $end
$var wire 1 ( out $end
$scope module AND $end
$var wire 1 k in0 $end
$var wire 1 j in1 $end
$var wire 1 $" w_1 $end
$var wire 1 "" out $end
$scope module NAND $end
$var wire 1 k in0 $end
$var wire 1 j in1 $end
$var wire 1 $" out $end
$upscope $end
$scope module NOT $end
$var wire 1 $" in0 $end
$var wire 1 "" out $end
$scope module NAND $end
$var wire 1 $" in0 $end
$var wire 1 $" in1 $end
$var wire 1 "" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR0 $end
$var wire 1 k in0 $end
$var wire 1 j in1 $end
$var wire 1 %" w_1 $end
$var wire 1 &" w_0 $end
$var wire 1 #" out $end
$var wire 1 '" n_out $end
$scope module NAND $end
$var wire 1 '" out $end
$var wire 1 %" in1 $end
$var wire 1 &" in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 '" in0 $end
$var wire 1 #" out $end
$scope module NAND $end
$var wire 1 '" in0 $end
$var wire 1 '" in1 $end
$var wire 1 #" out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 k in0 $end
$var wire 1 &" out $end
$scope module NAND $end
$var wire 1 k in0 $end
$var wire 1 k in1 $end
$var wire 1 &" out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 j in0 $end
$var wire 1 %" out $end
$scope module NAND $end
$var wire 1 j in0 $end
$var wire 1 j in1 $end
$var wire 1 %" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR1 $end
$var wire 1 #" in0 $end
$var wire 1 "" in1 $end
$var wire 1 (" w_1 $end
$var wire 1 )" w_0 $end
$var wire 1 ( out $end
$var wire 1 *" n_out $end
$scope module NAND $end
$var wire 1 *" out $end
$var wire 1 (" in1 $end
$var wire 1 )" in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 *" in0 $end
$var wire 1 ( out $end
$scope module NAND $end
$var wire 1 *" in0 $end
$var wire 1 *" in1 $end
$var wire 1 ( out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 #" in0 $end
$var wire 1 )" out $end
$scope module NAND $end
$var wire 1 #" in0 $end
$var wire 1 #" in1 $end
$var wire 1 )" out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 "" in0 $end
$var wire 1 (" out $end
$scope module NAND $end
$var wire 1 "" in0 $end
$var wire 1 "" in1 $end
$var wire 1 (" out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module CRUDE_AWAKENING_0 $end
$var wire 1 , in0 $end
$var wire 1 +" out $end
$upscope $end
$scope module CRUDE_AWAKENING_1 $end
$var wire 1 ( in0 $end
$var wire 1 ," out $end
$upscope $end
$scope module NOT_4 $end
$var wire 1 , in0 $end
$var wire 1 * out $end
$scope module NAND $end
$var wire 1 , in0 $end
$var wire 1 , in1 $end
$var wire 1 * out $end
$upscope $end
$upscope $end
$scope module NOT_ODD $end
$var wire 1 ( in0 $end
$var wire 1 ) out $end
$scope module NAND $end
$var wire 1 ( in0 $end
$var wire 1 ( in1 $end
$var wire 1 ) out $end
$upscope $end
$upscope $end
$scope module OR_1 $end
$var wire 1 & in0 $end
$var wire 1 % in1 $end
$var wire 1 -" w_1 $end
$var wire 1 ." w_0 $end
$var wire 1 /" out $end
$scope module NAND $end
$var wire 1 /" out $end
$var wire 1 -" in1 $end
$var wire 1 ." in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 & in0 $end
$var wire 1 ." out $end
$scope module NAND $end
$var wire 1 & in0 $end
$var wire 1 & in1 $end
$var wire 1 ." out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 % in0 $end
$var wire 1 -" out $end
$scope module NAND $end
$var wire 1 % in0 $end
$var wire 1 % in1 $end
$var wire 1 -" out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0/"
1."
1-"
0,"
0+"
1*"
1)"
0("
1'"
0&"
0%"
0$"
0#"
1""
1!"
0~
1}
0|
1{
1z
1y
1x
0w
0v
1u
0t
1s
0r
1q
1p
1o
1n
0m
0l
1k
1j
1i
1h
1g
1f
1e
1d
0c
0b
1a
1`
1_
0^
0]
1\
1[
1Z
1Y
1X
1W
1V
1U
0T
0S
1R
1Q
1P
1O
1N
1M
0L
0K
1J
1I
1H
1G
1F
1E
0D
0C
0B
0A
0@
0?
0>
0=
1<
1;
1:
19
18
17
06
05
14
13
12
01
10
0/
0.
0-
0,
0+
1*
1)
0(
b0 '
0&
0%
0$
0#
0"
0!
$end
#2
00
11
0)
1,"
1(
0*"
b1 '
0/"
1("
1."
0""
0&
1$"
1&"
13
0k
0/
1l
12
0u
1.
1+
1t
0<
0i
0n
16
1c
1r
08
0e
0q
1!
#4
07
0d
0p
18
1e
1q
1"
0!
#6
0."
1&
03
1/
10
02
01
1/"
1)
0-"
b10 '
0,"
0(
1%
1*"
04
0("
1-
1""
0\
0$"
0&"
1C
1k
0R
0l
1L
1u
0N
0s
1D
1^
1m
08
0E
0_
0e
0o
0q
1!
#8
0/"
1."
0&
13
0/
00
12
11
0)
1-"
b1 '
1,"
1(
0%
0*"
14
1("
1%"
0-
0""
0j
1\
1$"
0&"
1v
0C
1k
0!"
1R
0l
1~
0L
1u
0t
0;
0h
0x
1<
1N
1i
1s
1n
15
1b
1|
06
0D
0^
0c
0m
0r
0:
0g
0{
17
1d
1p
18
1E
1_
1e
1o
1q
1#
0"
0!
#10
0."
1&
03
1/
10
02
01
1)
0,"
0(
b10 '
1/"
1*"
0-"
0)"
1%
1#"
04
0'"
1-
1&"
0\
0k
1C
1l
0R
0Q
0u
1L
1K
1t
0<
0M
0P
0i
0n
16
1A
1c
1r
08
0F
0e
0q
1!
#12
0[
1\
1B
0C
0Z
1R
1Q
1T
0L
0K
0V
1M
1P
1?
0A
07
0H
0d
0p
18
1F
1e
1q
1"
0!
#14
1."
0&
13
0/
00
12
11
0)
b11 '
1,"
1(
0*"
1)"
0#"
1'"
0\
0&"
1C
1k
0R
0Q
0l
1L
1K
1u
0N
0M
0P
0s
1D
1A
1^
1m
08
0E
0F
0_
0e
0o
0q
1!
#16
1."
0&
13
0/
00
12
11
0)
0/"
b1 '
1,"
1(
1-"
0*"
0%
1)"
14
0#"
0-
1'"
1[
1\
0&"
0B
0C
1k
1Z
1R
1Q
0l
0T
0L
0K
1u
0t
1V
1<
1N
1M
1P
1i
1s
1n
0?
06
0D
0A
0^
0c
0m
0r
09
0f
0z
1:
1g
1{
17
1H
1d
1p
18
1E
1F
1_
1e
1o
1q
1$
0#
0"
0!
#18
0."
1&
03
1/
10
02
01
1)
0,"
0(
b10 '
1/"
1*"
0-"
0)"
1%
1#"
04
0'"
1-
1&"
0\
0k
1C
1l
0Q
0u
1K
1t
0<
0O
0i
0n
16
1@
1c
1r
08
0G
0e
0q
1!
#20
0[
1\
1B
0C
0Z
0Y
1Q
1T
1S
0K
0U
0X
1O
1>
0@
07
0I
0d
0p
18
1G
1e
1q
1"
0!
#22
1."
0&
13
0/
00
12
11
0)
b11 '
1,"
1(
0*"
1)"
0#"
1'"
0\
0&"
1C
1k
0R
0Q
0l
1L
1K
1u
0N
0O
0s
1D
1@
1^
1m
08
0E
0G
0_
0e
0o
0q
1!
#24
0."
1&
03
1/
10
02
01
1)
b10 '
0,"
0(
1*"
0("
1""
0$"
0%"
1\
0&"
1j
0C
1k
0v
1Z
1R
1Q
0l
1!"
0T
0L
0K
1u
0t
0W
0}
1U
1X
1<
1N
1O
1i
1s
1n
1=
1]
1w
0>
06
0D
0@
0^
0c
0m
0r
0:
0J
0`
0g
0y
0{
17
1I
1d
1p
18
1E
1G
1_
1e
1o
1q
1#
0"
0!
#26
1."
0&
13
0/
00
12
11
0)
b11 '
1,"
1(
0*"
1("
0""
1$"
1&"
0\
0k
1C
1l
0R
0Q
0u
1L
1K
1t
0<
0M
0P
0O
0i
0n
16
1A
1@
1c
1r
08
0F
0G
0e
0q
1!
#28
1\
0C
0Z
1R
1Q
1T
0L
0K
0V
0U
0X
1M
1P
1O
1?
1>
0A
0@
07
0H
0I
0d
0p
18
1F
1G
1e
1q
1"
0!
#30
1/
02
1)
0,"
0(
1*"
0/"
0("
1-"
1""
0\
0%
0$"
0&"
1C
14
1k
0R
0Q
0*
0l
1L
1K
b100 '
1+"
1,
1u
0N
0M
0P
0O
0a
0s
1D
1A
1@
1^
1m
08
0E
0F
0G
0_
0e
0o
0q
1!
#32
