============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Mar 12 2023  05:49:17 pm
  Module:                 ExampleRocketSystem
  Operating conditions:   ss0p75v125c 
  Interconnect mode:      spatial
  Area mode:              physical library
============================================================


Path 1: MET (105 ps) Setup Check with Pin tile/core/ex_reg_rs_msb_1_reg_58_/CLK->D
          Group: clock
     Startpoint: (R) tile/frontend/icache/s2_tag_hit_1_reg/CLK
          Clock: (R) clock
       Endpoint: (F) tile/core/ex_reg_rs_msb_1_reg_58_/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    3500            0     
       Src Latency:+     900          900     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4400          900     
                                              
             Setup:-      18                  
       Uncertainty:-     160                  
     Required Time:=    4222                  
      Launch Clock:-     900                  
         Data Path:-    3217                  
             Slack:=     105                  

#------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                    Timing Point                
#  (ps)   (ps)   (ps)         (fF)                                                         
#------------------------------------------------------------------------------------------
      -     900   130  25082     -  (arrival)    tile/frontend/icache/s2_tag_hit_1_reg/CLK 
    179    1079    27      1   0.7  SDFFX1_RVT   tile/frontend/icache/s2_tag_hit_1_reg/Q   
     93    1172    64     33  48.6  NBUFFX4_LVT  tile/frontend/icache/plcgopbuf_st70316/Y  
     98    1270    25      1   2.7  AO22X1_RVT   tile/frontend/icache/g34840/Y             
    110    1380    81     13  66.7  OR2X1_LVT    tile/frontend/icache/g34762/Y             
    139    1519    34      3   9.1  AO22X1_RVT   tile/frontend/fq/g13414/Y                 
     54    1573    26      1   0.9  AND2X1_RVT   tile/core/ibuf/g3561/Y                    
     97    1670    63      9  25.5  OR2X1_LVT    tile/core/ibuf/g3521/Y                    
     88    1758    89     10  13.9  INVX1_LVT    tile/core/ibuf/RVCExpander/g16819/Y       
    121    1878    92     10  15.1  HADDX1_LVT   tile/core/ibuf/RVCExpander/g1/C1          
     64    1942    81     10  13.7  INVX1_LVT    tile/core/ibuf/RVCExpander/g16759/Y       
    111    2053    48      5   4.2  OR2X1_LVT    tile/core/ibuf/RVCExpander/g16718/Y       
     72    2125    34      2   2.0  OA22X1_RVT   tile/core/ibuf/RVCExpander/g16538/Y       
    168    2294    88     11  32.1  OAI221X1_LVT tile/core/ibuf/RVCExpander/g16447/Y       
     63    2357    70      8  27.9  INVX1_RVT    tile/core/g142834/Y                       
    108    2465    69      9  15.1  OR2X1_LVT    tile/core/g142683/Y                       
     79    2544    73      8  11.7  INVX1_LVT    tile/core/g142651/Y                       
     92    2636    32      1   0.8  AO22X1_RVT   tile/core/g142477/Y                       
     72    2707    28      1   0.9  OA21X1_RVT   tile/core/g142224/Y                       
     77    2785    31      1   2.6  AO22X1_RVT   tile/core/g142188/Y                       
     63    2847    33      1   2.5  AO22X1_RVT   tile/core/g142171/Y                       
     36    2884    38      1   0.9  NAND2X0_RVT  tile/core/g142152/Y                       
     40    2924    48      1   1.7  NAND4X0_RVT  tile/core/g142146/Y                       
     55    2979    31      1   1.2  AO21X1_RVT   tile/core/g142145/Y                       
     63    3041    38      2  16.4  OR2X1_LVT    tile/core/g142144/Y                       
    131    3172    54     18  29.9  NOR3X4_RVT   tile/core/g151370/Y                       
     90    3262    99     45  68.1  INVX4_LVT    tile/core/g151369/Y                       
    140    3402    82     42 138.8  OR2X4_RVT    tile/core/g253614/Y                       
    103    3506    76      7   8.2  OR2X1_LVT    tile/core/g252978/Y                       
     86    3592    54      4   5.3  OR2X1_LVT    tile/core/g252837/Y                       
    119    3710   112     12  41.6  OR2X1_LVT    tile/core/g257267/Y                       
     89    3799   104     30  96.9  INVX2_LVT    tile/core/g252530/Y                       
    108    3907    28      1   1.5  AO22X1_RVT   tile/core/g249447/Y                       
     98    4005    21      1   0.7  NOR3X0_RVT   tile/core/g247828/Y                       
     47    4052    48      1   1.2  NAND3X0_RVT  tile/core/g247442/Y                       
     64    4117    25      1   1.1  OR2X1_RVT    tile/core/g247381/Y                       
      1    4117     -      1     -  DFFX1_RVT    tile/core/ex_reg_rs_msb_1_reg_58_/D       
#------------------------------------------------------------------------------------------

