

================================================================
== Vitis HLS Report for 'gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_119_8'
================================================================
* Date:           Mon Jun 12 16:50:40 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.916 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  39.996 ns|  39.996 ns|   12|   12|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_119_8  |       10|       10|         2|          1|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 5 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_mat4, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %n"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc87"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%n_1 = load i4 %n" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:119]   --->   Operation 9 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.65ns)   --->   "%icmp_ln119 = icmp_eq  i4 %n_1, i4 10" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:119]   --->   Operation 10 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%add_ln119 = add i4 %n_1, i4 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:119]   --->   Operation 12 'add' 'add_ln119' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %for.inc87.split, void %for.end93.exitStub" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:119]   --->   Operation 13 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i4 %n_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:119]   --->   Operation 14 'trunc' 'trunc_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i3 %trunc_ln119" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:124]   --->   Operation 15 'zext' 'zext_ln124' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%l_bufferC_addr = getelementptr i32 %l_bufferC, i64 0, i64 %zext_ln124" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:124]   --->   Operation 16 'getelementptr' 'l_bufferC_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.69ns)   --->   "%l_bufferC_load = load i3 %l_bufferC_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:124]   --->   Operation 17 'load' 'l_bufferC_load' <Predicate = (!icmp_ln119)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%l_bufferC_1_addr = getelementptr i32 %l_bufferC_1, i64 0, i64 %zext_ln124" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:124]   --->   Operation 18 'getelementptr' 'l_bufferC_1_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.69ns)   --->   "%l_bufferC_1_load = load i3 %l_bufferC_1_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:124]   --->   Operation 19 'load' 'l_bufferC_1_load' <Predicate = (!icmp_ln119)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln119 = store i4 %add_ln119, i4 %n" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:119]   --->   Operation 20 'store' 'store_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln119)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln120 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:120]   --->   Operation 21 'specpipeline' 'specpipeline_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:119]   --->   Operation 22 'specloopname' 'specloopname_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.69ns)   --->   "%l_bufferC_load = load i3 %l_bufferC_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:124]   --->   Operation 23 'load' 'l_bufferC_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 24 [1/2] (0.69ns)   --->   "%l_bufferC_1_load = load i3 %l_bufferC_1_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:124]   --->   Operation 24 'load' 'l_bufferC_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%l_val_V = bitcast i32 %l_bufferC_load" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:132]   --->   Operation 25 'bitcast' 'l_val_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%l_val_V_9 = bitcast i32 %l_bufferC_1_load" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:132]   --->   Operation 26 'bitcast' 'l_val_V_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %l_val_V_9, i32 %l_val_V"   --->   Operation 27 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.21ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %l_mat4, i64 %p_Result_s" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:126]   --->   Operation 28 'write' 'write_ln126' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln119 = br void %for.inc87" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/dataMover/gemmMatMover.hpp:119]   --->   Operation 29 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ l_bufferC]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ l_bufferC_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ l_mat4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                  (alloca           ) [ 010]
specinterface_ln0  (specinterface    ) [ 000]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
n_1                (load             ) [ 000]
icmp_ln119         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
add_ln119          (add              ) [ 000]
br_ln119           (br               ) [ 000]
trunc_ln119        (trunc            ) [ 000]
zext_ln124         (zext             ) [ 000]
l_bufferC_addr     (getelementptr    ) [ 011]
l_bufferC_1_addr   (getelementptr    ) [ 011]
store_ln119        (store            ) [ 000]
specpipeline_ln120 (specpipeline     ) [ 000]
specloopname_ln119 (specloopname     ) [ 000]
l_bufferC_load     (load             ) [ 000]
l_bufferC_1_load   (load             ) [ 000]
l_val_V            (bitcast          ) [ 000]
l_val_V_9          (bitcast          ) [ 000]
p_Result_s         (bitconcatenate   ) [ 000]
write_ln126        (write            ) [ 000]
br_ln119           (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="l_bufferC">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_bufferC"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="l_bufferC_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_bufferC_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="l_mat4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_mat4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="n_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="write_ln126_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="64" slack="0"/>
<pin id="47" dir="0" index="2" bw="64" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln126/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="l_bufferC_addr_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="3" slack="0"/>
<pin id="55" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_bufferC_addr/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="3" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_bufferC_load/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="l_bufferC_1_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="3" slack="0"/>
<pin id="68" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_bufferC_1_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="3" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_bufferC_1_load/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln0_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="4" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="n_1_load_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_1/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="icmp_ln119_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="4" slack="0"/>
<pin id="87" dir="0" index="1" bw="4" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="add_ln119_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="trunc_ln119_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="0"/>
<pin id="99" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln119/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="zext_ln124_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln119_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="0" index="1" bw="4" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="l_val_V_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="l_val_V/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="l_val_V_9_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="l_val_V_9/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_Result_s_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="n_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="139" class="1005" name="l_bufferC_addr_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="1"/>
<pin id="141" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="l_bufferC_addr "/>
</bind>
</comp>

<comp id="144" class="1005" name="l_bufferC_1_addr_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="1"/>
<pin id="146" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="l_bufferC_1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="38" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="28" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="51" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="89"><net_src comp="82" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="82" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="100"><net_src comp="82" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="106"><net_src comp="101" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="111"><net_src comp="91" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="58" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="71" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="112" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="128"><net_src comp="120" pin="3"/><net_sink comp="44" pin=2"/></net>

<net id="132"><net_src comp="40" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="134"><net_src comp="129" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="135"><net_src comp="129" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="142"><net_src comp="51" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="147"><net_src comp="64" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="71" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: l_mat4 | {2 }
 - Input state : 
	Port: gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8 : l_bufferC | {1 2 }
	Port: gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8 : l_bufferC_1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		n_1 : 1
		icmp_ln119 : 2
		add_ln119 : 2
		br_ln119 : 3
		trunc_ln119 : 2
		zext_ln124 : 3
		l_bufferC_addr : 4
		l_bufferC_load : 5
		l_bufferC_1_addr : 4
		l_bufferC_1_load : 5
		store_ln119 : 3
	State 2
		l_val_V : 1
		l_val_V_9 : 1
		p_Result_s : 2
		write_ln126 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln119_fu_91     |    0    |    12   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln119_fu_85    |    0    |    9    |
|----------|-------------------------|---------|---------|
|   write  | write_ln126_write_fu_44 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln119_fu_97    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln124_fu_101    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|    p_Result_s_fu_120    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    21   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|l_bufferC_1_addr_reg_144|    3   |
| l_bufferC_addr_reg_139 |    3   |
|        n_reg_129       |    4   |
+------------------------+--------+
|          Total         |   10   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_58 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_71 |  p0  |   2  |   3  |    6   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   21   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   10   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   10   |   39   |
+-----------+--------+--------+--------+
