/**
 * \file Ifx_Cfg.h
 * \brief Project configuration file.
 *
 * \copyright Copyright (c) 2020 Infineon Technologies AG. All rights reserved.
 *
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 */

#ifndef IFX_CFG_H
#define IFX_CFG_H 1
/******************************************************************************/

/*______________________________________________________________________________
** Configuration for IfxClock_cfg.h
**____________________________________________________________________________*/
#define IFX_CFG_CLOCK_XTAL_FREQUENCY		(25000000)	/**< default supported: 25000000, 20000000, 10000000 */
#define IFX_CFG_CLOCK_SYSPLL_FREQUENCY		(500000000) /**< default supported: 400000000 */
#define IFX_CFG_CLOCK_PPUPLL_FREQUENCY		(450000000) /**< default supported: If SYSPLL = 400MHz  PPUPLL = 400MHz, If SYSPLL = 500MHz  PPUPLL = 450MHz*/
#define IFX_CFG_CLOCK_PERPLL1_FREQUENCY		(160000000) /**< default supported: 160000000 */
#define IFX_CFG_CLOCK_PERPLL2_FREQUENCY		(200000000) /**< default supported: 200000000 */
#define IFX_CFG_CLOCK_PERPLL3_FREQUENCY		(200000000) /**< default supported: 200000000 */

#define SYSCON_PROT_ENABLE              (0x2U)

#define IFX_CFG_EXTEND_HV_TRAP_HOOKS    1

/* Enable/disable the prints */
#define IFX_DEBUG_PRINT                 (0U)

/* Priority for the HV */
#define IFX_VM0_SCHD_PRIORITY           10

/* INT priority for the VM1 and VM2 */
#define IFX_VM1_ISR_PRIORITY            8
#define IFX_VM2_ISR_PRIORITY            7
#define IFX_VM3_ISR_PRIORITY            6
#define IFX_VM4_ISR_PRIORITY            5
#define IFX_VM5_ISR_PRIORITY            4
#define IFX_VM6_ISR_PRIORITY            3
#define IFX_VM7_ISR_PRIORITY            2

/* VMs execution time configuration */
/* The interval is to be given in seconds */

#define IFX_CORE0_VM1_EXECUTION_TIME    (0.0018)
#define IFX_CORE0_VM2_EXECUTION_TIME    (0.0036)
#define IFX_CORE0_VM3_EXECUTION_TIME    (0.0054)
#define IFX_CORE0_VM4_EXECUTION_TIME    (0.0072)
#define IFX_CORE0_VM5_EXECUTION_TIME    (0.0090)
#define IFX_CORE0_VM6_EXECUTION_TIME    (0.0108)
#define IFX_CORE0_VM7_EXECUTION_TIME    (0.0126)

#define IFX_CORE1_VM1_EXECUTION_TIME    (0.0018)
#define IFX_CORE1_VM2_EXECUTION_TIME    (0.0036)
#define IFX_CORE1_VM3_EXECUTION_TIME    (0.0054)
#define IFX_CORE1_VM4_EXECUTION_TIME    (0.0072)
#define IFX_CORE1_VM5_EXECUTION_TIME    (0.0090)
#define IFX_CORE1_VM6_EXECUTION_TIME    (0.0108)
#define IFX_CORE1_VM7_EXECUTION_TIME    (0.0126)

#define IFX_CORE2_VM1_EXECUTION_TIME    (0.0018)
#define IFX_CORE2_VM2_EXECUTION_TIME    (0.0036)
#define IFX_CORE2_VM3_EXECUTION_TIME    (0.0054)
#define IFX_CORE2_VM4_EXECUTION_TIME    (0.0072)
#define IFX_CORE2_VM5_EXECUTION_TIME    (0.0090)
#define IFX_CORE2_VM6_EXECUTION_TIME    (0.0108)
#define IFX_CORE2_VM7_EXECUTION_TIME    (0.0126)

#define IFX_CORE3_VM1_EXECUTION_TIME    (0.0018)
#define IFX_CORE3_VM2_EXECUTION_TIME    (0.0036)
#define IFX_CORE3_VM3_EXECUTION_TIME    (0.0054)
#define IFX_CORE3_VM4_EXECUTION_TIME    (0.0072)
#define IFX_CORE3_VM5_EXECUTION_TIME    (0.0090)
#define IFX_CORE3_VM6_EXECUTION_TIME    (0.0108)
#define IFX_CORE3_VM7_EXECUTION_TIME    (0.0126)

#define IFX_CORE4_VM1_EXECUTION_TIME    (0.0018)
#define IFX_CORE4_VM2_EXECUTION_TIME    (0.0036)
#define IFX_CORE4_VM3_EXECUTION_TIME    (0.0054)
#define IFX_CORE4_VM4_EXECUTION_TIME    (0.0072)
#define IFX_CORE4_VM5_EXECUTION_TIME    (0.0090)
#define IFX_CORE4_VM6_EXECUTION_TIME    (0.0108)
#define IFX_CORE4_VM7_EXECUTION_TIME    (0.0126)

#define IFX_CORE5_VM1_EXECUTION_TIME    (0.0018)
#define IFX_CORE5_VM2_EXECUTION_TIME    (0.0036)
#define IFX_CORE5_VM3_EXECUTION_TIME    (0.0054)
#define IFX_CORE5_VM4_EXECUTION_TIME    (0.0072)
#define IFX_CORE5_VM5_EXECUTION_TIME    (0.0090)
#define IFX_CORE5_VM6_EXECUTION_TIME    (0.0108)
#define IFX_CORE5_VM7_EXECUTION_TIME    (0.0126)

/* The interval is to be given in seconds */
#define IFX_VM1_INTERRUPT_INTERVAL      (0.0003)
#define IFX_VM2_INTERRUPT_INTERVAL      (0.0003)
#define IFX_VM3_INTERRUPT_INTERVAL      (0.0003)
#define IFX_VM4_INTERRUPT_INTERVAL      (0.0003)
#define IFX_VM5_INTERRUPT_INTERVAL      (0.0003)
#define IFX_VM6_INTERRUPT_INTERVAL      (0.0003)
#define IFX_VM7_INTERRUPT_INTERVAL      (0.0003)

/* Enable/Disable the interrupt use */
#define IFX_CFG_HV0_TIME_BASED_SCHD     (0U)
#define IFX_CFG_HV1_TIME_BASED_SCHD     (0U)
#define IFX_CFG_HV2_TIME_BASED_SCHD     (0U)
#define IFX_CFG_HV3_TIME_BASED_SCHD     (0U)
#define IFX_CFG_HV4_TIME_BASED_SCHD     (0U)
#define IFX_CFG_HV5_TIME_BASED_SCHD     (0U)

/* Switch to enable and disable interrupt (except scheduler interrupt in HV) usage
 * in VM1 and VM2*/
#define IFX_CFG_TC0_VM1_INT             (0U)
#define IFX_CFG_TC0_VM2_INT             (0U)
#define IFX_CFG_TC0_VM3_INT             (0U)
#define IFX_CFG_TC0_VM4_INT             (0U)
#define IFX_CFG_TC0_VM5_INT             (0U)
#define IFX_CFG_TC0_VM6_INT             (0U)
#define IFX_CFG_TC0_VM7_INT             (0U)
#define IFX_CFG_TC1_VM1_INT             (0U)
#define IFX_CFG_TC1_VM2_INT             (0U)
#define IFX_CFG_TC1_VM3_INT             (0U)
#define IFX_CFG_TC1_VM4_INT             (0U)
#define IFX_CFG_TC1_VM5_INT             (0U)
#define IFX_CFG_TC1_VM6_INT             (0U)
#define IFX_CFG_TC1_VM7_INT             (0U)
#define IFX_CFG_TC2_VM1_INT             (0U)
#define IFX_CFG_TC2_VM2_INT             (0U)
#define IFX_CFG_TC2_VM3_INT             (0U)
#define IFX_CFG_TC2_VM4_INT             (0U)
#define IFX_CFG_TC2_VM5_INT             (0U)
#define IFX_CFG_TC2_VM6_INT             (0U)
#define IFX_CFG_TC2_VM7_INT             (0U)
#define IFX_CFG_TC3_VM1_INT             (0U)
#define IFX_CFG_TC3_VM2_INT             (0U)
#define IFX_CFG_TC3_VM3_INT             (0U)
#define IFX_CFG_TC3_VM4_INT             (0U)
#define IFX_CFG_TC3_VM5_INT             (0U)
#define IFX_CFG_TC3_VM6_INT             (0U)
#define IFX_CFG_TC3_VM7_INT             (0U)
#define IFX_CFG_TC4_VM1_INT             (0U)
#define IFX_CFG_TC4_VM2_INT             (0U)
#define IFX_CFG_TC4_VM3_INT             (0U)
#define IFX_CFG_TC4_VM4_INT             (0U)
#define IFX_CFG_TC4_VM5_INT             (0U)
#define IFX_CFG_TC4_VM6_INT             (0U)
#define IFX_CFG_TC4_VM7_INT             (0U)
#define IFX_CFG_TC5_VM1_INT             (0U)
#define IFX_CFG_TC5_VM2_INT             (0U)
#define IFX_CFG_TC5_VM3_INT             (0U)
#define IFX_CFG_TC5_VM4_INT             (0U)
#define IFX_CFG_TC5_VM5_INT             (0U)
#define IFX_CFG_TC5_VM6_INT             (0U)
#define IFX_CFG_TC5_VM7_INT             (0U)

/* Interrupt Vector table number */
#define IFX_CFG_VM0_INTTAB_NUM          42
#define IFX_CFG_VM1_INTTAB_NUM          43
#define IFX_CFG_VM2_INTTAB_NUM          44
#define IFX_CFG_VM3_INTTAB_NUM          45
#define IFX_CFG_VM4_INTTAB_NUM          46
#define IFX_CFG_VM5_INTTAB_NUM          47

#define IFX_CFG_HV_ACTIVATION_VM1 0xfffff
#define IFX_CFG_HV_ACTIVATION_VM2 0xfffff
#define IFX_CFG_HV_ACTIVATION_VM3 0xfffff
#define IFX_CFG_HV_ACTIVATION_VM4 0xfffff
#define IFX_CFG_HV_ACTIVATION_VM5 0xfffff
#define IFX_CFG_HV_ACTIVATION_VM6 0xfffff
#define IFX_CFG_HV_ACTIVATION_VM7 0xfffff

/******************************************************************************/

#define IFX_CFG_SSW_ENABLE_TRICORE1     (1U)
#define IFX_CFG_SSW_ENABLE_TRICORE2     (1U)
#define IFX_CFG_SSW_ENABLE_TRICORE3     (1U)
#define IFX_CFG_SSW_ENABLE_TRICORE4     (1U)
#define IFX_CFG_SSW_ENABLE_TRICORE5     (1U)

#define IFX_CFG_EXTEND_HVTRAP_HOOKS
#endif /* IFX_CFG_H */
