$comment
	File created using the following command:
		vcd file TimerN_Demo.msim.vcd -direction
$end
$date
	Mon May 27 19:07:17 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2023.3
$end
$timescale
	1ps
$end

$scope module timern_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " enable $end
$var wire 1 # reset $end
$var wire 1 $ start $end
$var wire 1 % timerOut $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_clk $end
$var wire 1 0 ww_reset $end
$var wire 1 1 ww_enable $end
$var wire 1 2 ww_start $end
$var wire 1 3 ww_timerOut $end
$var wire 1 4 \timerOut~output_o\ $end
$var wire 1 5 \clk~input_o\ $end
$var wire 1 6 \s_count~1_combout\ $end
$var wire 1 7 \enable~input_o\ $end
$var wire 1 8 \s_count[1]~2_combout\ $end
$var wire 1 9 \reset~input_o\ $end
$var wire 1 : \start~input_o\ $end
$var wire 1 ; \s_timerOut~2_combout\ $end
$var wire 1 < \s_count[0]~3_combout\ $end
$var wire 1 = \s_count[2]~0_combout\ $end
$var wire 1 > \s_timerOut~0_combout\ $end
$var wire 1 ? \s_timerOut~1_combout\ $end
$var wire 1 @ \s_timerOut~q\ $end
$var wire 1 A s_count [2] $end
$var wire 1 B s_count [1] $end
$var wire 1 C s_count [0] $end
$var wire 1 D \ALT_INV_reset~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
0%
0&
1'
x(
1)
1*
1+
1,
1-
1.
0/
10
01
02
03
04
05
06
07
08
19
0:
1;
0<
0=
0>
0?
0@
0D
0A
0B
0C
$end
#10000
1!
1/
15
#20000
0!
0/
05
#30000
1!
1/
15
#40000
0!
0#
1"
0/
00
11
17
09
05
1D
#50000
1!
1/
15
#60000
0!
1$
0/
12
1:
05
0;
1>
1?
1<
#70000
1!
1/
15
1C
1@
16
18
0<
14
13
1%
#80000
0!
0$
0/
02
0:
05
#90000
1!
1/
15
1B
0C
06
08
18
1<
#100000
0!
0/
05
#110000
1!
1/
15
1C
16
1=
08
0<
#120000
0!
0/
05
#130000
1!
1/
15
0B
0C
1A
06
18
08
1<
#140000
0!
0/
05
#150000
1!
1/
15
1C
16
18
0<
#160000
0!
0/
05
#170000
1!
1$
1/
12
1:
15
1B
0C
08
0=
0?
#180000
0!
0/
05
#190000
1!
0$
1/
02
0:
15
0B
0A
0@
0>
06
18
1;
1?
08
0?
04
03
0%
#200000
0!
0/
05
#210000
1!
1/
15
#220000
0!
0/
05
#230000
1!
1/
15
#240000
0!
1$
0/
12
1:
05
0;
1>
1?
1<
#250000
1!
1/
15
1C
1@
16
18
0<
14
13
1%
#260000
0!
0$
0/
02
0:
05
#270000
1!
1/
15
1B
0C
06
08
18
1<
#280000
0!
0"
0/
01
07
05
0<
#290000
1!
1/
15
#300000
0!
0/
05
#310000
1!
1/
15
#320000
0!
0/
05
#330000
1!
1/
15
#340000
0!
1"
0/
11
17
05
1<
#350000
1!
1/
15
1C
16
1=
08
0<
#360000
0!
0/
05
#370000
1!
1/
15
0B
0C
1A
06
18
08
1<
#380000
0!
0/
05
#390000
1!
1/
15
1C
16
18
0<
#400000
0!
0/
05
#410000
1!
1/
15
1B
0C
08
0=
0?
#420000
0!
1$
0/
12
1:
05
#430000
1!
1/
15
0B
0A
0@
06
18
1?
08
1<
04
03
0%
#440000
0!
0/
05
#450000
1!
1/
15
1C
1@
16
18
0<
14
13
1%
#460000
0!
0/
05
#470000
1!
1/
15
1B
0C
06
08
18
1<
#480000
0!
0$
0/
02
0:
05
#490000
1!
1/
15
1C
16
1=
08
0<
#500000
0!
0/
05
#510000
1!
1/
15
0B
0C
1A
06
18
08
1<
#520000
0!
0/
05
#530000
1!
1/
15
1C
16
18
0<
#540000
0!
0/
05
#550000
1!
1/
15
1B
0C
08
0=
0?
#560000
0!
0/
05
#570000
1!
1/
15
0B
0A
0@
0>
06
18
1;
1?
08
0?
04
03
0%
#580000
0!
0/
05
#590000
1!
1/
15
#600000
0!
0/
05
#610000
1!
1/
15
#620000
0!
0/
05
#630000
1!
1/
15
#640000
0!
0/
05
#650000
1!
1/
15
#660000
0!
0/
05
#670000
1!
1/
15
#680000
0!
0/
05
#690000
1!
0"
1/
01
07
15
#700000
0!
0/
05
#710000
1!
1/
15
#720000
0!
0/
05
#730000
1!
1/
15
#740000
0!
0/
05
#750000
1!
1/
15
#760000
0!
0/
05
#770000
1!
1/
15
#780000
0!
0/
05
#790000
1!
1/
15
#800000
0!
0/
05
#810000
1!
1/
15
#820000
0!
0/
05
#830000
1!
1/
15
#840000
0!
0/
05
#850000
1!
1/
15
#860000
0!
0/
05
#870000
1!
1/
15
#880000
0!
0/
05
#890000
1!
1/
15
#900000
0!
0/
05
#910000
1!
1/
15
#920000
0!
0/
05
#930000
1!
1/
15
#940000
0!
0/
05
#950000
1!
1/
15
#960000
0!
0/
05
#970000
1!
1/
15
#980000
0!
0/
05
#990000
1!
1/
15
#1000000
