#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue May  4 18:28:53 2021
# Process ID: 17668
# Current directory: D:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.runs/synth_1
# Command line: vivado.exe -log single_power_virus_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source single_power_virus_wrapper.tcl
# Log file: D:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.runs/synth_1/single_power_virus_wrapper.vds
# Journal file: D:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source single_power_virus_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top single_power_virus_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7784
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.605 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'single_power_virus_wrapper' [D:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.srcs/sources_1/bd/single_power_virus/hdl/single_power_virus_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.srcs/sources_1/bd/single_power_virus/hdl/single_power_virus_wrapper.v:21]
INFO: [Synth 8-6157] synthesizing module 'single_power_virus' [D:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.srcs/sources_1/bd/single_power_virus/synth/single_power_virus.v:13]
INFO: [Synth 8-6157] synthesizing module 'single_power_virus_clk_wiz_1' [D:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.runs/synth_1/.Xil/Vivado-17668-DESKTOP-UQS3LAH/realtime/single_power_virus_clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'single_power_virus_clk_wiz_1' (1#1) [D:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.runs/synth_1/.Xil/Vivado-17668-DESKTOP-UQS3LAH/realtime/single_power_virus_clk_wiz_1_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'single_power_virus_clk_wiz_1' is unconnected for instance 'clk_wiz' [D:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.srcs/sources_1/bd/single_power_virus/synth/single_power_virus.v:27]
WARNING: [Synth 8-7023] instance 'clk_wiz' of module 'single_power_virus_clk_wiz_1' has 4 connections declared, but only 3 given [D:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.srcs/sources_1/bd/single_power_virus/synth/single_power_virus.v:27]
INFO: [Synth 8-6157] synthesizing module 'single_power_virus_power_virus_0_1' [D:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.runs/synth_1/.Xil/Vivado-17668-DESKTOP-UQS3LAH/realtime/single_power_virus_power_virus_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'single_power_virus_power_virus_0_1' (2#1) [D:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.runs/synth_1/.Xil/Vivado-17668-DESKTOP-UQS3LAH/realtime/single_power_virus_power_virus_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'single_power_virus_vio_0_1' [D:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.runs/synth_1/.Xil/Vivado-17668-DESKTOP-UQS3LAH/realtime/single_power_virus_vio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'single_power_virus_vio_0_1' (3#1) [D:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.runs/synth_1/.Xil/Vivado-17668-DESKTOP-UQS3LAH/realtime/single_power_virus_vio_0_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [D:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.srcs/sources_1/bd/single_power_virus/synth/single_power_virus.v:35]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'power_virus_0'. This will prevent further optimization [D:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.srcs/sources_1/bd/single_power_virus/synth/single_power_virus.v:31]
INFO: [Synth 8-6155] done synthesizing module 'single_power_virus' (4#1) [D:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.srcs/sources_1/bd/single_power_virus/synth/single_power_virus.v:13]
INFO: [Synth 8-6155] done synthesizing module 'single_power_virus_wrapper' (5#1) [D:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.srcs/sources_1/bd/single_power_virus/hdl/single_power_virus_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1073.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1073.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1073.605 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1073.605 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.srcs/sources_1/bd/single_power_virus/ip/single_power_virus_power_virus_0_1/single_power_virus_power_virus_0_1/single_power_virus_power_virus_0_1_in_context.xdc] for cell 'single_power_virus_i/power_virus_0'
Finished Parsing XDC File [d:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.srcs/sources_1/bd/single_power_virus/ip/single_power_virus_power_virus_0_1/single_power_virus_power_virus_0_1/single_power_virus_power_virus_0_1_in_context.xdc] for cell 'single_power_virus_i/power_virus_0'
Parsing XDC File [d:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.srcs/sources_1/bd/single_power_virus/ip/single_power_virus_vio_0_1/single_power_virus_vio_0_1/single_power_virus_vio_0_0_in_context.xdc] for cell 'single_power_virus_i/vio_0'
Finished Parsing XDC File [d:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.srcs/sources_1/bd/single_power_virus/ip/single_power_virus_vio_0_1/single_power_virus_vio_0_1/single_power_virus_vio_0_0_in_context.xdc] for cell 'single_power_virus_i/vio_0'
Parsing XDC File [d:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.srcs/sources_1/bd/single_power_virus/ip/single_power_virus_clk_wiz_1/single_power_virus_clk_wiz_1/single_power_virus_clk_wiz_1_in_context.xdc] for cell 'single_power_virus_i/clk_wiz'
WARNING: [Vivado 12-584] No ports matched ''. [d:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.srcs/sources_1/bd/single_power_virus/ip/single_power_virus_clk_wiz_1/single_power_virus_clk_wiz_1/single_power_virus_clk_wiz_1_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [d:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.srcs/sources_1/bd/single_power_virus/ip/single_power_virus_clk_wiz_1/single_power_virus_clk_wiz_1/single_power_virus_clk_wiz_1_in_context.xdc:4]
Finished Parsing XDC File [d:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.srcs/sources_1/bd/single_power_virus/ip/single_power_virus_clk_wiz_1/single_power_virus_clk_wiz_1/single_power_virus_clk_wiz_1_in_context.xdc] for cell 'single_power_virus_i/clk_wiz'
Parsing XDC File [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/constrs_1/new/Ring_Osc.xdc]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/ring_osc_top_0/inst/ROs[*].RO_i/osc_1/osc_out'. [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/constrs_1/new/Ring_Osc.xdc:9]
Finished Parsing XDC File [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/constrs_1/new/Ring_Osc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/constrs_1/new/Ring_Osc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/single_power_virus_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/constrs_1/new/Ring_Osc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/single_power_virus_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/single_power_virus_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1078.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1078.477 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1078.477 ; gain = 4.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1078.477 ; gain = 4.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  d:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.srcs/sources_1/bd/single_power_virus/ip/single_power_virus_clk_wiz_1/single_power_virus_clk_wiz_1/single_power_virus_clk_wiz_1_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  d:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.srcs/sources_1/bd/single_power_virus/ip/single_power_virus_clk_wiz_1/single_power_virus_clk_wiz_1/single_power_virus_clk_wiz_1_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for single_power_virus_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for single_power_virus_i/power_virus_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for single_power_virus_i/vio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for single_power_virus_i/clk_wiz. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1078.477 ; gain = 4.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1078.477 ; gain = 4.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1078.477 ; gain = 4.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1124.422 ; gain = 50.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1124.422 ; gain = 50.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1144.035 ; gain = 70.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1148.824 ; gain = 75.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1148.824 ; gain = 75.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1148.824 ; gain = 75.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1148.824 ; gain = 75.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1148.824 ; gain = 75.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1148.824 ; gain = 75.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |single_power_virus_clk_wiz_1       |         1|
|2     |single_power_virus_power_virus_0_1 |         1|
|3     |single_power_virus_vio_0_1         |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |single_power_virus_clk_wiz       |     1|
|2     |single_power_virus_power_virus_0 |     1|
|3     |single_power_virus_vio_0         |     1|
|4     |IBUF                             |     1|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1148.824 ; gain = 75.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1148.824 ; gain = 70.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1148.824 ; gain = 75.219
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1161.883 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1167.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1167.793 ; gain = 94.188
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'D:/School/HW_security/fpga-power-side-channel-attack/Power_Virus_Test/Power_Virus_Test.runs/synth_1/single_power_virus_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file single_power_virus_wrapper_utilization_synth.rpt -pb single_power_virus_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  4 18:29:45 2021...
