EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# A13
#
DEF A13 IC 0 40 Y Y 1 F N
F0 "IC" 50 0 60 H V C CNN
F1 "A13" 50 0 60 H V C CNN
F2 "" 50 0 60 H V C CNN
F3 "" 50 0 60 H V C CNN
DRAW
S -2600 2450 2050 -2600 0 1 0 N
X NRE 1 -2350 -2800 200 U 50 50 1 1 I
X NCE0 2 -2250 -2800 200 U 50 50 1 1 I
X NCDE1/SPIO_CS0 3 -2150 -2800 200 U 50 50 1 1 I
X VDD1_CPU 4 -2050 -2800 200 U 50 50 1 1 I
X VCC1 5 -1950 -2800 200 U 50 50 1 1 I
X NCLE/SPIO_CLK 6 -1850 -2800 200 U 50 50 1 1 I
X NALE/SPIO_MISO 7 -1750 -2800 200 U 50 50 1 1 I
X NVVE/SPIO_MOSI 8 -1650 -2800 200 U 50 50 1 1 I
X VDD2_CPU 9 -1550 -2800 200 U 50 50 1 1 I
X PB10/EINT24 10 -1450 -2800 200 U 50 50 1 1 I
X DDR3_D6 20 -450 -2800 200 U 50 50 1 1 B
X VCC2_RAM 30 550 -2800 200 U 50 50 1 1 I
X DDR3_D1 40 1550 -2800 200 U 50 50 1 1 B
X DDR3_A12 50 2250 -1500 200 L 50 50 1 1 O
X DDR3_WE 60 2250 -500 200 L 50 50 1 1 I
X DDR3_RST 70 2250 500 200 L 50 50 1 1 I
X VRP 80 2250 1500 200 L 50 50 1 1 I
X TPY1 90 1650 2650 200 D 50 50 1 1 I
X VDD3_CPU 11 -1350 -2800 200 U 50 50 1 1 I
X DDR3_D2 21 -350 -2800 200 U 50 50 1 1 B
X DDR3_DQS0 31 650 -2800 200 U 50 50 1 1 I
X DDR3_D3 41 1650 -2800 200 U 50 50 1 1 B
X DDR3_A4 51 2250 -1400 200 L 50 50 1 1 O
X DDR3_BA2 61 2250 -400 200 L 50 50 1 1 I
X DDR3_A7 71 2250 600 200 L 50 50 1 1 O
X AVCC 81 2250 1600 200 L 50 50 1 1 I
X X24MOUT 91 1550 2650 200 D 50 50 1 1 I
X PG/SPI1_CS0 12 -1250 -2800 200 U 50 50 1 1 I
X DDR3_D0 22 -250 -2800 200 U 50 50 1 1 B
X DDR3_DQS0_n 32 750 -2800 200 U 50 50 1 1 I
X DDR3_D7 42 1750 -2800 200 U 50 50 1 1 B
X DDR3_A1 52 2250 -1300 200 L 50 50 1 1 O
X VCC5_DRAM 62 2250 -300 200 L 50 50 1 1 I
X DDR3_ODT 72 2250 700 200 L 50 50 1 1 I
X VRA2 82 2250 1700 200 L 50 50 1 1 I
X X24IN 92 1450 2650 200 D 50 50 1 1 I
X PG10 13 -1150 -2800 200 U 50 50 1 1 I
X VCC1_DRAM 23 -150 -2800 200 U 50 50 1 1 I
X DDR3_DQS 33 850 -2800 200 U 50 50 1 1 I
X VCC3_DRAM 43 1850 -2800 200 U 50 50 1 1 I
X VCC4_DRAM 53 2250 -1200 200 L 50 50 1 1 I
X DDR3_BA0 63 2250 -200 200 L 50 50 1 1 I
X VDD_INT 73 2250 800 200 L 50 50 1 1 I
X VRA1 83 2250 1800 200 L 50 50 1 1 I
X UDM0 93 1350 2650 200 D 50 50 1 1 B
X PG11 14 -1050 -2800 200 U 50 50 1 1 I
X DDR3_D11 24 -50 -2800 200 U 50 50 1 1 B
X DDR3_DQS_n 34 950 -2800 200 U 50 50 1 1 I
X DDR3_D5 44 1950 -2800 200 U 50 50 1 1 I
X DDR3_A6 54 2250 -1100 200 L 50 50 1 1 O
X DDR3_A0 64 2250 -100 200 L 50 50 1 1 O
X HPOUTL 74 2250 900 200 L 50 50 1 1 I
X MICIN1 84 2250 1900 200 L 50 50 1 1 I
X UDP0 94 1250 2650 200 D 50 50 1 1 B
X PG12 15 -950 -2800 200 U 50 50 1 1 I
X DDR3_D09 25 50 -2800 200 U 50 50 1 1 B
X VDD1_INT 35 1050 -2800 200 U 50 50 1 1 I
X DDR3_CK 45 2250 -2000 200 L 50 50 1 1 O
X DDR3_A8 55 2250 -1000 200 L 50 50 1 1 O
X DDR_A3 65 2250 0 200 L 50 50 1 1 O
X HPBP 75 2250 1000 200 L 50 50 1 1 I
X VMIC 85 2250 2000 200 L 50 50 1 1 I
X UDM1 95 1150 2650 200 D 50 50 1 1 B
X VDD4_CPU 16 -850 -2800 200 U 50 50 1 1 I
X DDR3_D13 26 150 -2800 200 U 50 50 1 1 B
X DDR3_D12 36 1150 -2800 200 U 50 50 1 1 B
X DDR3_CK_N 46 2250 -1900 200 L 50 50 1 1 O
X DDR_A11 56 2250 -900 200 L 50 50 1 1 O
X DDR3_A2 66 2250 100 200 L 50 50 1 1 O
X V33_HP 76 2250 1100 200 L 50 50 1 1 I
X LRADC 86 2250 2100 200 L 50 50 1 1 I
X UDP1 96 1050 2650 200 D 50 50 1 1 B
X DZQ 17 -750 -2800 200 U 50 50 1 1 I
X DDR3_D15 27 250 -2800 200 U 50 50 1 1 B
X DDR3_D8 37 1250 -2800 200 U 50 50 1 1 B
X DDR3_CKE 47 2250 -1800 200 L 50 50 1 1 I
X DRR3_A14 57 2250 -800 200 L 50 50 1 1 O
X DDR_A5 67 2250 200 200 L 50 50 1 1 O
X HPCOM 77 2250 1200 200 L 50 50 1 1 I
X TPX1 87 2250 2200 200 L 50 50 1 1 I
X V33_USB 97 950 2650 200 D 50 50 1 1 I
X SVREF 18 -650 -2800 200 U 50 50 1 1 I
X DDR3_DM1 28 350 -2800 200 U 50 50 1 1 B
X DDR3_D14 38 1350 -2800 200 U 50 50 1 1 B
X DDR3_A10 48 2250 -1700 200 L 50 50 1 1 O
X DDR3_RAS 58 2250 -700 200 L 50 50 1 1 I
X DDR3_A13 68 2250 300 200 L 50 50 1 1 O
X HPOUTR 78 2250 1300 200 L 50 50 1 1 I
X TPY2 88 2250 2300 200 L 50 50 1 1 I
X VDD33_INT 98 850 2650 200 D 50 50 1 1 I
X DDR3_D4 19 -550 -2800 200 U 50 50 1 1 B
X DDR3_DM0 29 450 -2800 200 U 50 50 1 1 I
X DDR3_D10 39 1450 -2800 200 U 50 50 1 1 B
X DDR3_BA1 49 2250 -1600 200 L 50 50 1 1 I
X DDR_CAS 59 2250 -600 200 L 50 50 1 1 I
X DDR3_A9 69 2250 400 200 L 50 50 1 1 O
X AGND 79 2250 1400 200 L 50 50 1 1 I
X TPX1 89 1750 2650 200 D 50 50 1 1 I
X NC 99 750 2650 200 D 50 50 1 1 I
X VCC2 100 650 2650 200 D 50 50 1 1 I
X SDC0_CLK 110 -350 2650 200 D 50 50 1 1 O
X SDC2_D2 120 -1350 2650 200 D 50 50 1 1 I
X LCD_D23 130 -2350 2650 200 D 50 50 1 1 I
X LCD_D11 140 -2800 1300 200 R 50 50 1 1 I
X PB3 150 -2800 300 200 R 50 50 1 1 I
X PB18 160 -2800 -700 200 R 50 50 1 1 I
X SDC2_D3 170 -2800 -1700 200 R 50 50 1 1 I
X TVVIO-SCK 101 550 2650 200 D 50 50 1 1 I
X SCC0_CMD 111 -450 2650 200 D 50 50 1 1 O
X SDC2_D3 121 -1450 2650 200 D 50 50 1 1 I
X LCD_D22 131 -2450 2650 200 D 50 50 1 1 I
X LCD_D10 141 -2800 1200 200 R 50 50 1 1 I
X UART1_RX 151 -2800 200 200 R 50 50 1 1 I
X PB17 161 -2800 -800 200 R 50 50 1 1 I
X SDC2_D2 171 -2800 -1800 200 R 50 50 1 1 I
X TVVIO-SDA 102 450 2650 200 D 50 50 1 1 I
X SDC0_D3 112 -550 2650 200 D 50 50 1 1 I
X SDC2_CMD 122 -1550 2650 200 D 50 50 1 1 I
X LCD_D21 132 -2550 2650 200 D 50 50 1 1 I
X VCC3 142 -2800 1100 200 R 50 50 1 1 I
X UART1_TX 152 -2800 100 200 R 50 50 1 1 I
X NDQS 162 -2800 -900 200 R 50 50 1 1 I
X SDC2_D1 172 -2800 -1900 200 R 50 50 1 1 I
X PB2 103 350 2650 200 D 50 50 1 1 I
X SDC0_D2 113 -650 2650 200 D 50 50 1 1 I
X SDC2_CLK 123 -1650 2650 200 D 50 50 1 1 I
X LCD_D20 133 -2800 2000 200 R 50 50 1 1 I
X LCD_D7 143 -2800 1000 200 R 50 50 1 1 I
X PG2 153 -2800 0 200 R 50 50 1 1 I
X VCC4 163 -2800 -1000 200 R 50 50 1 1 I
X VDD8_CPU 173 -2800 -2000 200 R 50 50 1 1 I
X PB4 104 250 2650 200 D 50 50 1 1 I
X ENT_14 114 -750 2650 200 D 50 50 1 1 I
X UART1_TX 124 -1750 2650 200 D 50 50 1 1 I
X LCD_D19 134 -2800 1900 200 R 50 50 1 1 I
X LCD_D6 144 -2800 900 200 R 50 50 1 1 I
X PG1 154 -2800 -100 200 R 50 50 1 1 I
X VDD6_CPU 164 -2800 -1100 200 R 50 50 1 1 I
X SDC2_D0 174 -2800 -2100 200 R 50 50 1 1 I
X PB15 105 150 2650 200 D 50 50 1 1 I
X ENT15 115 -850 2650 200 D 50 50 1 1 I
X UART1_RX 125 -1850 2650 200 D 50 50 1 1 I
X LCD_D18 135 -2800 1800 200 R 50 50 1 1 I
X LCD_D5 145 -2800 800 200 R 50 50 1 1 I
X PG0 155 -2800 -200 200 R 50 50 1 1 I
X SDC2_D7 165 -2800 -1200 200 R 50 50 1 1 I
X SDC2_CLK 175 -2800 -2200 200 R 50 50 1 1 I
X PB16 106 50 2650 200 D 50 50 1 1 I
X SPI2_MOSI 116 -950 2650 200 D 50 50 1 1 I
X LCD_VSYNC 126 -1950 2650 200 D 50 50 1 1 I
X LCD_D15 136 -2800 1700 200 R 50 50 1 1 I
X LCD_D4 146 -2800 700 200 R 50 50 1 1 I
X VDD5_CPU 156 -2800 -300 200 R 50 50 1 1 I
X SCD2_D6 166 -2800 -1300 200 R 50 50 1 1 I
X SDC2_CMD 176 -2800 -2300 200 R 50 50 1 1 I
X SDCO_D1 107 -50 2650 200 D 50 50 1 1 I
X SPI2_MISO 117 -1050 2650 200 D 50 50 1 1 I
X LCD_HSYNC 127 -2050 2650 200 D 50 50 1 1 I
X LCD_D14 137 -2800 1600 200 R 50 50 1 1 I
X LCD_D3 147 -2800 600 200 R 50 50 1 1 I
X UBOOT 157 -2800 -400 200 R 50 50 1 1 I
X SDC2_D5 167 -2800 -1400 200 R 50 50 1 1 I
X GND 177 -2800 -2400 200 R 50 50 1 1 I
X SDC0_D0 108 -150 2650 200 D 50 50 1 1 I
X SCD2_D0 118 -1150 2650 200 D 50 50 1 1 I
X LCD_DE 128 -2150 2650 200 D 50 50 1 1 I
X LCD_D13 138 -2800 1500 200 R 50 50 1 1 I
X LCD_D2 148 -2800 500 200 R 50 50 1 1 I
X NMI_N 158 -2800 -500 200 R 50 50 1 1 I
X SDC2_D4 168 -2800 -1500 200 R 50 50 1 1 I
X VDD4_INT 109 -250 2650 200 D 50 50 1 1 I
X SDC2_D1 119 -1250 2650 200 D 50 50 1 1 I
X NCD_CLK 129 -2250 2650 200 D 50 50 1 1 I
X LCD_D12 139 -2800 1400 200 R 50 50 1 1 I
X VDD5_INT 149 -2800 400 200 R 50 50 1 1 I
X RESET_N 159 -2800 -600 200 R 50 50 1 1 I
X VDD7_CPU 169 -2800 -1600 200 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library
