

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Mon Oct  2 16:34:16 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  4829848461|  4829848461|  48.298 sec|  48.298 sec|  4829848462|  4829848462|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |                          |     Latency (cycles)    | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |     min    |     max    |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1         |  1215203616|  1215203616|  37975113|          -|          -|    32|        no|
        | + VITIS_LOOP_21_2        |    37975110|    37975110|    148922|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_22_3      |      148920|      148920|       584|          -|          -|   255|        no|
        |   +++ VITIS_LOOP_33_6    |         576|         576|         9|          -|          -|    64|        no|
        |- VITIS_LOOP_21_2         |   472537185|   472537185|   1853087|          -|          -|   255|        no|
        | + VITIS_LOOP_22_3        |     1853085|     1853085|      7267|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_25_4      |        7260|        7260|      1452|          -|          -|     5|        no|
        |   +++ VITIS_LOOP_26_5    |        1450|        1450|       290|          -|          -|     5|        no|
        |    ++++ VITIS_LOOP_33_6  |         288|         288|         9|          -|          -|    32|        no|
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 22 
4 --> 5 
5 --> 6 3 
6 --> 7 5 
7 --> 8 
8 --> 9 17 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 8 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 6 
22 --> 23 
23 --> 24 22 
24 --> 25 
25 --> 36 26 
26 --> 27 25 
27 --> 28 26 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 27 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 23 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 40 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln19 = call void @conv1, i32 %input_ftmap, i32 %conv1_weights, i32 %conv1_biases, i32 %conv1_output_ftmap" [src/srcnn.cpp:19]   --->   Operation 41 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln17 = store i6 0, i6 %n2" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 42 'store' 'store_ln17' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [src/srcnn.cpp:4]   --->   Operation 43 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_ftmap"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_weights"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_biases"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_weights"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_biases"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_weights"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_biases"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_biases, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_ftmap"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln19 = call void @conv1, i32 %input_ftmap, i32 %conv1_weights, i32 %conv1_biases, i32 %conv1_output_ftmap" [src/srcnn.cpp:19]   --->   Operation 60 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln17 = br void %VITIS_LOOP_21_2.i" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 61 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%n2_2 = load i6 %n2" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 62 'load' 'n2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i6 %n2_2" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 63 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i6 %n2_2" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 64 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%n2_cast = zext i6 %n2_2" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 65 'zext' 'n2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %n2_2, i8 0" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 66 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i14 %tmp_3" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 67 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.83ns)   --->   "%empty = sub i15 %tmp_3_cast, i15 %n2_cast" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 68 'sub' 'empty' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i15 %empty" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 69 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln17, i6 0" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 70 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.78ns)   --->   "%icmp_ln17 = icmp_eq  i6 %n2_2, i6 32" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 71 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.78ns)   --->   "%add_ln17 = add i6 %n2_2, i6 1" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 72 'add' 'add_ln17' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %VITIS_LOOP_21_2.i.split, void %_Z5conv2PA255_A255_fPA64_A1_A1_fPfS1_.exit" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 73 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%conv2_biases_addr = getelementptr i32 %conv2_biases, i64 0, i64 %zext_ln17" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 74 'getelementptr' 'conv2_biases_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 75 'load' 'conv2_biases_load' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 76 'alloca' 'h' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%conv3_biases_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv3_biases"   --->   Operation 77 'read' 'conv3_biases_read' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%empty_24 = bitcast i32 %conv3_biases_read"   --->   Operation 78 'bitcast' 'empty_24' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln21 = store i8 0, i8 %h" [src/conv3.cpp:21->src/srcnn.cpp:26]   --->   Operation 79 'store' 'store_ln21' <Predicate = (icmp_ln17)> <Delay = 0.42>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln21 = br void %VITIS_LOOP_22_3.i2" [src/conv3.cpp:21->src/srcnn.cpp:26]   --->   Operation 80 'br' 'br_ln21' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln17 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 82 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 83 'load' 'conv2_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%empty_19 = bitcast i32 %conv2_biases_load" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 84 'bitcast' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.42ns)   --->   "%br_ln21 = br void %VITIS_LOOP_22_3.i" [src/conv2.cpp:21->src/srcnn.cpp:23]   --->   Operation 85 'br' 'br_ln21' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.74>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%h_3 = phi i8 %add_ln21_1, void %for.inc80.i, i8 0, void %VITIS_LOOP_21_2.i.split" [src/conv2.cpp:21->src/srcnn.cpp:23]   --->   Operation 86 'phi' 'h_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%h_2_cast11 = zext i8 %h_3" [src/conv2.cpp:21->src/srcnn.cpp:23]   --->   Operation 87 'zext' 'h_2_cast11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%h_2_cast = zext i8 %h_3" [src/conv2.cpp:21->src/srcnn.cpp:23]   --->   Operation 88 'zext' 'h_2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.84ns)   --->   "%empty_20 = add i16 %sext_ln34, i16 %h_2_cast" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 89 'add' 'empty_20' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%p_cast10 = sext i16 %empty_20" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 90 'sext' 'p_cast10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%empty_21 = trunc i16 %empty_20" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 91 'trunc' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %empty_21, i8 0" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 92 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.90ns)   --->   "%empty_22 = sub i21 %p_shl1, i21 %p_cast10" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 93 'sub' 'empty_22' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.76ns)   --->   "%icmp_ln21_1 = icmp_eq  i8 %h_3, i8 255" [src/conv2.cpp:21->src/srcnn.cpp:23]   --->   Operation 94 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.76ns)   --->   "%add_ln21_1 = add i8 %h_3, i8 1" [src/conv2.cpp:21->src/srcnn.cpp:23]   --->   Operation 95 'add' 'add_ln21_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21_1, void %VITIS_LOOP_22_3.i.split, void %for.inc83.i" [src/conv2.cpp:21->src/srcnn.cpp:23]   --->   Operation 96 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:21->src/srcnn.cpp:23]   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv2.cpp:21->src/srcnn.cpp:23]   --->   Operation 98 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.42ns)   --->   "%br_ln22 = br void %VITIS_LOOP_25_4.i" [src/conv2.cpp:22->src/srcnn.cpp:23]   --->   Operation 99 'br' 'br_ln22' <Predicate = (!icmp_ln21_1)> <Delay = 0.42>
ST_5 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln17 = store i6 %add_ln17, i6 %n2" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 100 'store' 'store_ln17' <Predicate = (icmp_ln21_1)> <Delay = 0.42>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln17 = br void %VITIS_LOOP_21_2.i" [src/conv2.cpp:17->src/srcnn.cpp:23]   --->   Operation 101 'br' 'br_ln17' <Predicate = (icmp_ln21_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.14>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%w_2 = phi i8 %add_ln22_1, void %for.end48.i, i8 0, void %VITIS_LOOP_22_3.i.split" [src/conv2.cpp:22->src/srcnn.cpp:23]   --->   Operation 102 'phi' 'w_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%w_2_cast12 = zext i8 %w_2" [src/conv2.cpp:22->src/srcnn.cpp:23]   --->   Operation 103 'zext' 'w_2_cast12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%w_2_cast = zext i8 %w_2" [src/conv2.cpp:22->src/srcnn.cpp:23]   --->   Operation 104 'zext' 'w_2_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.90ns)   --->   "%empty_23 = add i21 %empty_22, i21 %w_2_cast" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 105 'add' 'empty_23' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%p_cast19 = zext i21 %empty_23" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 106 'zext' 'p_cast19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%conv2_output_ftmap_addr = getelementptr i32 %conv2_output_ftmap, i64 0, i64 %p_cast19" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 107 'getelementptr' 'conv2_output_ftmap_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.76ns)   --->   "%icmp_ln22_1 = icmp_eq  i8 %w_2, i8 255" [src/conv2.cpp:22->src/srcnn.cpp:23]   --->   Operation 108 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.76ns)   --->   "%add_ln22_1 = add i8 %w_2, i8 1" [src/conv2.cpp:22->src/srcnn.cpp:23]   --->   Operation 109 'add' 'add_ln22_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_1, void %VITIS_LOOP_25_4.i.split, void %for.inc80.i" [src/conv2.cpp:22->src/srcnn.cpp:23]   --->   Operation 110 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [2/2] (1.23ns)   --->   "%conv2_output_ftmap_load = load i21 %conv2_output_ftmap_addr" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 111 'load' 'conv2_output_ftmap_load' <Predicate = (!icmp_ln22_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln21 = br void %VITIS_LOOP_22_3.i" [src/conv2.cpp:21->src/srcnn.cpp:23]   --->   Operation 112 'br' 'br_ln21' <Predicate = (icmp_ln22_1)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:22->src/srcnn.cpp:23]   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv2.cpp:22->src/srcnn.cpp:23]   --->   Operation 114 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/2] (1.23ns)   --->   "%conv2_output_ftmap_load = load i21 %conv2_output_ftmap_addr" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 115 'load' 'conv2_output_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_7 : Operation 116 [1/1] (0.42ns)   --->   "%br_ln33 = br void %for.inc.i" [src/conv2.cpp:33->src/srcnn.cpp:23]   --->   Operation 116 'br' 'br_ln33' <Predicate = true> <Delay = 0.42>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%n1 = phi i7 %add_ln33, void %for.inc.i.split, i7 0, void %VITIS_LOOP_25_4.i.split" [src/conv2.cpp:33->src/srcnn.cpp:23]   --->   Operation 117 'phi' 'n1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%add4227_i = phi i32 %add42_i, void %for.inc.i.split, i32 %conv2_output_ftmap_load, void %VITIS_LOOP_25_4.i.split" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 118 'phi' 'add4227_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i7 %n1" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 119 'zext' 'zext_ln34_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln34_4 = zext i7 %n1" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 120 'zext' 'zext_ln34_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1, i8 0" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 121 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln34_5 = zext i15 %tmp_7" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 122 'zext' 'zext_ln34_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.84ns)   --->   "%sub_ln34_1 = sub i16 %zext_ln34_5, i16 %zext_ln34_4" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 123 'sub' 'sub_ln34_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln34_1 = sext i16 %sub_ln34_1" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 124 'sext' 'sext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.85ns)   --->   "%add_ln34_1 = add i17 %sext_ln34_1, i17 %h_2_cast11" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 125 'add' 'add_ln34_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln34_2 = sext i17 %add_ln34_1" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 126 'sext' 'sext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i17 %add_ln34_1" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 127 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln34, i8 0" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 128 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln34_2 = sub i22 %p_shl2, i22 %sext_ln34_2" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 129 'sub' 'sub_ln34_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 130 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln34_2 = add i22 %sub_ln34_2, i22 %w_2_cast12" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 130 'add' 'add_ln34_2' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln34_6 = zext i22 %add_ln34_2" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 131 'zext' 'zext_ln34_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%conv1_output_ftmap_addr = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %zext_ln34_6" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 132 'getelementptr' 'conv1_output_ftmap_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.79ns)   --->   "%add_ln34_3 = add i11 %tmp_4, i11 %zext_ln34_3" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 133 'add' 'add_ln34_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln34_7 = zext i11 %add_ln34_3" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 134 'zext' 'zext_ln34_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%conv2_weights_addr = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln34_7" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 135 'getelementptr' 'conv2_weights_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.77ns)   --->   "%icmp_ln33 = icmp_eq  i7 %n1, i7 64" [src/conv2.cpp:33->src/srcnn.cpp:23]   --->   Operation 136 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.77ns)   --->   "%add_ln33 = add i7 %n1, i7 1" [src/conv2.cpp:33->src/srcnn.cpp:23]   --->   Operation 137 'add' 'add_ln33' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc.i.split, void %for.end48.i" [src/conv2.cpp:33->src/srcnn.cpp:23]   --->   Operation 138 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [2/2] (1.23ns)   --->   "%conv2_weights_load = load i11 %conv2_weights_addr" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 139 'load' 'conv2_weights_load' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 140 [2/2] (1.23ns)   --->   "%conv1_output_ftmap_load = load i22 %conv1_output_ftmap_addr" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 140 'load' 'conv1_output_ftmap_load' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_8 : [1/1] (0.79ns)   --->   Input mux for Operation 141 '%add57_i = fadd i32 %add4227_i, i32 %empty_19'
ST_8 : Operation 141 [4/4] (5.64ns)   --->   "%add57_i = fadd i32 %add4227_i, i32 %empty_19" [src/conv2.cpp:40->src/srcnn.cpp:23]   --->   Operation 141 'fadd' 'add57_i' <Predicate = (icmp_ln33)> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.23>
ST_9 : Operation 142 [1/2] (1.23ns)   --->   "%conv2_weights_load = load i11 %conv2_weights_addr" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 142 'load' 'conv2_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 143 [1/2] (1.23ns)   --->   "%conv1_output_ftmap_load = load i22 %conv1_output_ftmap_addr" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 143 'load' 'conv1_output_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln34_1 = bitcast i32 %conv2_weights_load" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 144 'bitcast' 'bitcast_ln34_1' <Predicate = true> <Delay = 0.00>
ST_10 : [1/1] (0.73ns)   --->   Input mux for Operation 145 '%mul_i = fmul i32 %bitcast_ln34_1, i32 %conv1_output_ftmap_load'
ST_10 : Operation 145 [3/3] (6.27ns)   --->   "%mul_i = fmul i32 %bitcast_ln34_1, i32 %conv1_output_ftmap_load" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 145 'fmul' 'mul_i' <Predicate = true> <Delay = 6.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 146 [2/3] (7.01ns)   --->   "%mul_i = fmul i32 %bitcast_ln34_1, i32 %conv1_output_ftmap_load" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 146 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 147 [1/3] (7.01ns)   --->   "%mul_i = fmul i32 %bitcast_ln34_1, i32 %conv1_output_ftmap_load" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 147 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : [1/1] (0.79ns)   --->   Input mux for Operation 148 '%add42_i = fadd i32 %add4227_i, i32 %mul_i'
ST_13 : Operation 148 [4/4] (5.64ns)   --->   "%add42_i = fadd i32 %add4227_i, i32 %mul_i" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 148 'fadd' 'add42_i' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 149 [3/4] (6.43ns)   --->   "%add42_i = fadd i32 %add4227_i, i32 %mul_i" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 149 'fadd' 'add42_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 150 [2/4] (6.43ns)   --->   "%add42_i = fadd i32 %add4227_i, i32 %mul_i" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 150 'fadd' 'add42_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv2.cpp:33->src/srcnn.cpp:23]   --->   Operation 151 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv2.cpp:33->src/srcnn.cpp:23]   --->   Operation 152 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 153 [1/4] (6.43ns)   --->   "%add42_i = fadd i32 %add4227_i, i32 %mul_i" [src/conv2.cpp:34->src/srcnn.cpp:23]   --->   Operation 153 'fadd' 'add42_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc.i" [src/conv2.cpp:33->src/srcnn.cpp:23]   --->   Operation 154 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 17 <SV = 8> <Delay = 6.43>
ST_17 : Operation 155 [3/4] (6.43ns)   --->   "%add57_i = fadd i32 %add4227_i, i32 %empty_19" [src/conv2.cpp:40->src/srcnn.cpp:23]   --->   Operation 155 'fadd' 'add57_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 6.43>
ST_18 : Operation 156 [2/4] (6.43ns)   --->   "%add57_i = fadd i32 %add4227_i, i32 %empty_19" [src/conv2.cpp:40->src/srcnn.cpp:23]   --->   Operation 156 'fadd' 'add57_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 6.43>
ST_19 : Operation 157 [1/4] (6.43ns)   --->   "%add57_i = fadd i32 %add4227_i, i32 %empty_19" [src/conv2.cpp:40->src/srcnn.cpp:23]   --->   Operation 157 'fadd' 'add57_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 11> <Delay = 2.78>
ST_20 : [1/1] (0.75ns)   --->   Input mux for Operation 158 '%tmp_2 = fcmp_olt  i32 %add57_i, i32 0'
ST_20 : Operation 158 [2/2] (2.02ns)   --->   "%tmp_2 = fcmp_olt  i32 %add57_i, i32 0" [src/conv2.cpp:41->src/srcnn.cpp:23]   --->   Operation 158 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.02> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 12> <Delay = 4.46>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i32 %add57_i" [src/conv2.cpp:41->src/srcnn.cpp:23]   --->   Operation 159 'bitcast' 'bitcast_ln41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln41, i32 23, i32 30" [src/conv2.cpp:41->src/srcnn.cpp:23]   --->   Operation 160 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i32 %bitcast_ln41" [src/conv2.cpp:41->src/srcnn.cpp:23]   --->   Operation 161 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.76ns)   --->   "%icmp_ln41 = icmp_ne  i8 %tmp_1, i8 255" [src/conv2.cpp:41->src/srcnn.cpp:23]   --->   Operation 162 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [1/1] (0.92ns)   --->   "%icmp_ln41_1 = icmp_eq  i23 %trunc_ln41, i23 0" [src/conv2.cpp:41->src/srcnn.cpp:23]   --->   Operation 163 'icmp' 'icmp_ln41_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%or_ln41 = or i1 %icmp_ln41_1, i1 %icmp_ln41" [src/conv2.cpp:41->src/srcnn.cpp:23]   --->   Operation 164 'or' 'or_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 165 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_olt  i32 %add57_i, i32 0" [src/conv2.cpp:41->src/srcnn.cpp:23]   --->   Operation 165 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%and_ln41 = and i1 %or_ln41, i1 %tmp_2" [src/conv2.cpp:41->src/srcnn.cpp:23]   --->   Operation 166 'and' 'and_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 167 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln41 = select i1 %and_ln41, i32 0, i32 %add57_i" [src/conv2.cpp:41->src/srcnn.cpp:23]   --->   Operation 167 'select' 'select_ln41' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 168 [1/1] (1.23ns)   --->   "%store_ln40 = store i32 %select_ln41, i21 %conv2_output_ftmap_addr" [src/conv2.cpp:40->src/srcnn.cpp:23]   --->   Operation 168 'store' 'store_ln40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_21 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln22 = br void %VITIS_LOOP_25_4.i" [src/conv2.cpp:22->src/srcnn.cpp:23]   --->   Operation 169 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 22 <SV = 3> <Delay = 0.85>
ST_22 : Operation 170 [1/1] (0.00ns)   --->   "%h_1 = load i8 %h" [src/conv3.cpp:21->src/srcnn.cpp:26]   --->   Operation 170 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i8 %h_1" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 171 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %h_1, i8 0" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 172 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (0.85ns)   --->   "%sub_ln34 = sub i16 %tmp_5, i16 %zext_ln34" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 173 'sub' 'sub_ln34' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i8 %h_1" [src/conv3.cpp:21->src/srcnn.cpp:26]   --->   Operation 174 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (0.76ns)   --->   "%icmp_ln21 = icmp_eq  i8 %h_1, i8 255" [src/conv3.cpp:21->src/srcnn.cpp:26]   --->   Operation 175 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 176 [1/1] (0.76ns)   --->   "%add_ln21 = add i8 %h_1, i8 1" [src/conv3.cpp:21->src/srcnn.cpp:26]   --->   Operation 176 'add' 'add_ln21' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %VITIS_LOOP_22_3.i2.split, void %_Z5conv3PA255_A255_fPA32_A5_A5_fPfS1_.exit" [src/conv3.cpp:21->src/srcnn.cpp:26]   --->   Operation 177 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:21->src/srcnn.cpp:26]   --->   Operation 178 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv3.cpp:21->src/srcnn.cpp:26]   --->   Operation 179 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 180 [1/1] (0.42ns)   --->   "%br_ln22 = br void %VITIS_LOOP_25_4.i4" [src/conv3.cpp:22->src/srcnn.cpp:26]   --->   Operation 180 'br' 'br_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.42>
ST_22 : Operation 181 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [src/srcnn.cpp:28]   --->   Operation 181 'ret' 'ret_ln28' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 23 <SV = 4> <Delay = 2.09>
ST_23 : Operation 182 [1/1] (0.00ns)   --->   "%w = phi i8 %add_ln22, void %for.inc64.i, i8 0, void %VITIS_LOOP_22_3.i2.split" [src/conv3.cpp:30->src/srcnn.cpp:26]   --->   Operation 182 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i8 %w" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 183 'zext' 'zext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (0.85ns)   --->   "%add_ln34 = add i16 %sub_ln34, i16 %zext_ln34_1" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 184 'add' 'add_ln34' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i16 %add_ln34" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 185 'zext' 'zext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%output_ftmap_addr = getelementptr i32 %output_ftmap, i64 0, i64 %zext_ln34_2" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 186 'getelementptr' 'output_ftmap_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i8 %w" [src/conv3.cpp:22->src/srcnn.cpp:26]   --->   Operation 187 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 188 [1/1] (0.76ns)   --->   "%icmp_ln22 = icmp_eq  i8 %w, i8 255" [src/conv3.cpp:22->src/srcnn.cpp:26]   --->   Operation 188 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 189 [1/1] (0.76ns)   --->   "%add_ln22 = add i8 %w, i8 1" [src/conv3.cpp:22->src/srcnn.cpp:26]   --->   Operation 189 'add' 'add_ln22' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %VITIS_LOOP_25_4.i4.split, void %for.inc67.i" [src/conv3.cpp:22->src/srcnn.cpp:26]   --->   Operation 190 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 191 [2/2] (1.23ns)   --->   "%output_ftmap_load = load i16 %output_ftmap_addr" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 191 'load' 'output_ftmap_load' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_23 : Operation 192 [1/1] (0.42ns)   --->   "%store_ln21 = store i8 %add_ln21, i8 %h" [src/conv3.cpp:21->src/srcnn.cpp:26]   --->   Operation 192 'store' 'store_ln21' <Predicate = (icmp_ln22)> <Delay = 0.42>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln21 = br void %VITIS_LOOP_22_3.i2" [src/conv3.cpp:21->src/srcnn.cpp:26]   --->   Operation 193 'br' 'br_ln21' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 24 <SV = 5> <Delay = 1.23>
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:22->src/srcnn.cpp:26]   --->   Operation 194 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 195 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv3.cpp:22->src/srcnn.cpp:26]   --->   Operation 195 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 196 [1/2] (1.23ns)   --->   "%output_ftmap_load = load i16 %output_ftmap_addr" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 196 'load' 'output_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_24 : Operation 197 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast i32 %output_ftmap_load" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 197 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 198 [1/1] (0.42ns)   --->   "%br_ln25 = br void %VITIS_LOOP_26_5.i" [src/conv3.cpp:25->src/srcnn.cpp:26]   --->   Operation 198 'br' 'br_ln25' <Predicate = true> <Delay = 0.42>

State 25 <SV = 6> <Delay = 6.43>
ST_25 : Operation 199 [1/1] (0.00ns)   --->   "%f3h = phi i3 %add_ln25, void %for.inc46.i, i3 0, void %VITIS_LOOP_25_4.i4.split" [src/conv3.cpp:25->src/srcnn.cpp:26]   --->   Operation 199 'phi' 'f3h' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 200 [1/1] (0.00ns)   --->   "%add42_lcssa_lcssa21_i = phi i32 %add42_lcssa20_i, void %for.inc46.i, i32 %bitcast_ln34, void %VITIS_LOOP_25_4.i4.split" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 200 'phi' 'add42_lcssa_lcssa21_i' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i3 %f3h" [src/conv3.cpp:25->src/srcnn.cpp:26]   --->   Operation 201 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 202 [1/1] (0.67ns)   --->   "%icmp_ln25 = icmp_eq  i3 %f3h, i3 5" [src/conv3.cpp:25->src/srcnn.cpp:26]   --->   Operation 202 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 203 [1/1] (0.67ns)   --->   "%add_ln25 = add i3 %f3h, i3 1" [src/conv3.cpp:25->src/srcnn.cpp:26]   --->   Operation 203 'add' 'add_ln25' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %VITIS_LOOP_26_5.i.split, void %for.inc64.i" [src/conv3.cpp:25->src/srcnn.cpp:26]   --->   Operation 204 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "%speclooptripcount_ln25 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:25->src/srcnn.cpp:26]   --->   Operation 205 'speclooptripcount' 'speclooptripcount_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 206 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv3.cpp:25->src/srcnn.cpp:26]   --->   Operation 206 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 207 [1/1] (0.67ns)   --->   "%tmp = add i3 %f3h, i3 6" [src/conv3.cpp:25->src/srcnn.cpp:26]   --->   Operation 207 'add' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_cast = sext i3 %tmp" [src/conv3.cpp:25->src/srcnn.cpp:26]   --->   Operation 208 'sext' 'tmp_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 209 [1/1] (0.76ns)   --->   "%empty_25 = add i10 %tmp_cast, i10 %zext_ln21" [src/conv3.cpp:25->src/srcnn.cpp:26]   --->   Operation 209 'add' 'empty_25' <Predicate = (!icmp_ln25)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node yPixelClamped_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_25, i32 9" [src/util.cpp:83->src/conv3.cpp:29->src/srcnn.cpp:26]   --->   Operation 210 'bitselect' 'tmp_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 211 [1/1] (0.78ns)   --->   "%icmp_ln84 = icmp_sgt  i10 %empty_25, i10 254" [src/util.cpp:84->src/conv3.cpp:29->src/srcnn.cpp:26]   --->   Operation 211 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln25)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node yPixelClamped_1)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_25, i32 9" [src/util.cpp:83->src/conv3.cpp:29->src/srcnn.cpp:26]   --->   Operation 212 'bitselect' 'tmp_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node yPixelClamped_1)   --->   "%select_ln83 = select i1 %tmp_8, i10 0, i10 254" [src/util.cpp:83->src/conv3.cpp:29->src/srcnn.cpp:26]   --->   Operation 213 'select' 'select_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node yPixelClamped_1)   --->   "%or_ln83 = or i1 %tmp_6, i1 %icmp_ln84" [src/util.cpp:83->src/conv3.cpp:29->src/srcnn.cpp:26]   --->   Operation 214 'or' 'or_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 215 [1/1] (0.40ns) (out node of the LUT)   --->   "%yPixelClamped_1 = select i1 %or_ln83, i10 %select_ln83, i10 %empty_25" [src/util.cpp:83->src/conv3.cpp:29->src/srcnn.cpp:26]   --->   Operation 215 'select' 'yPixelClamped_1' <Predicate = (!icmp_ln25)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i10 %yPixelClamped_1" [src/conv3.cpp:26->src/srcnn.cpp:26]   --->   Operation 216 'sext' 'sext_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 217 [1/1] (0.42ns)   --->   "%br_ln26 = br void %VITIS_LOOP_33_6.i" [src/conv3.cpp:26->src/srcnn.cpp:26]   --->   Operation 217 'br' 'br_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.42>
ST_25 : [1/1] (0.79ns)   --->   Input mux for Operation 218 '%add57_i1 = fadd i32 %add42_lcssa_lcssa21_i, i32 %empty_24'
ST_25 : Operation 218 [4/4] (5.64ns)   --->   "%add57_i1 = fadd i32 %add42_lcssa_lcssa21_i, i32 %empty_24" [src/conv3.cpp:40->src/srcnn.cpp:26]   --->   Operation 218 'fadd' 'add57_i1' <Predicate = (icmp_ln25)> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 7> <Delay = 2.62>
ST_26 : Operation 219 [1/1] (0.00ns)   --->   "%f3w = phi i3 %add_ln26, void %for.inc43.i, i3 0, void %VITIS_LOOP_26_5.i.split" [src/conv3.cpp:30->src/srcnn.cpp:26]   --->   Operation 219 'phi' 'f3w' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 220 [1/1] (0.00ns)   --->   "%add42_lcssa20_i = phi i32 %empty_26, void %for.inc43.i, i32 %add42_lcssa_lcssa21_i, void %VITIS_LOOP_26_5.i.split" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 220 'phi' 'add42_lcssa20_i' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i3 %f3w" [src/conv3.cpp:26->src/srcnn.cpp:26]   --->   Operation 221 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 222 [1/1] (0.67ns)   --->   "%icmp_ln26 = icmp_eq  i3 %f3w, i3 5" [src/conv3.cpp:26->src/srcnn.cpp:26]   --->   Operation 222 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 223 [1/1] (0.67ns)   --->   "%add_ln26 = add i3 %f3w, i3 1" [src/conv3.cpp:26->src/srcnn.cpp:26]   --->   Operation 223 'add' 'add_ln26' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %VITIS_LOOP_33_6.i.split, void %for.inc46.i" [src/conv3.cpp:26->src/srcnn.cpp:26]   --->   Operation 224 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 225 [1/1] (0.00ns)   --->   "%speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:26->src/srcnn.cpp:26]   --->   Operation 225 'speclooptripcount' 'speclooptripcount_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 226 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/conv3.cpp:26->src/srcnn.cpp:26]   --->   Operation 226 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 227 [1/1] (0.67ns)   --->   "%add_ln30 = add i3 %f3w, i3 6" [src/conv3.cpp:30->src/srcnn.cpp:26]   --->   Operation 227 'add' 'add_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i3 %add_ln30" [src/conv3.cpp:30->src/srcnn.cpp:26]   --->   Operation 228 'sext' 'sext_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 229 [1/1] (0.76ns)   --->   "%add_ln30_1 = add i10 %sext_ln30, i10 %zext_ln22" [src/conv3.cpp:30->src/srcnn.cpp:26]   --->   Operation 229 'add' 'add_ln30_1' <Predicate = (!icmp_ln26)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node xPixelClamped_1)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln30_1, i32 9" [src/util.cpp:83->src/conv3.cpp:30->src/srcnn.cpp:26]   --->   Operation 230 'bitselect' 'tmp_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 231 [1/1] (0.78ns)   --->   "%icmp_ln84_1 = icmp_sgt  i10 %add_ln30_1, i10 254" [src/util.cpp:84->src/conv3.cpp:30->src/srcnn.cpp:26]   --->   Operation 231 'icmp' 'icmp_ln84_1' <Predicate = (!icmp_ln26)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node xPixelClamped_1)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln30_1, i32 9" [src/util.cpp:83->src/conv3.cpp:30->src/srcnn.cpp:26]   --->   Operation 232 'bitselect' 'tmp_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node xPixelClamped_1)   --->   "%select_ln83_2 = select i1 %tmp_12, i10 0, i10 254" [src/util.cpp:83->src/conv3.cpp:30->src/srcnn.cpp:26]   --->   Operation 233 'select' 'select_ln83_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node xPixelClamped_1)   --->   "%or_ln83_1 = or i1 %tmp_10, i1 %icmp_ln84_1" [src/util.cpp:83->src/conv3.cpp:30->src/srcnn.cpp:26]   --->   Operation 234 'or' 'or_ln83_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 235 [1/1] (0.40ns) (out node of the LUT)   --->   "%xPixelClamped_1 = select i1 %or_ln83_1, i10 %select_ln83_2, i10 %add_ln30_1" [src/util.cpp:83->src/conv3.cpp:30->src/srcnn.cpp:26]   --->   Operation 235 'select' 'xPixelClamped_1' <Predicate = (!icmp_ln26)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i10 %xPixelClamped_1" [src/conv3.cpp:33->src/srcnn.cpp:26]   --->   Operation 236 'sext' 'sext_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (0.42ns)   --->   "%br_ln33 = br void %for.inc.i14" [src/conv3.cpp:33->src/srcnn.cpp:26]   --->   Operation 237 'br' 'br_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_26 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln25 = br void %VITIS_LOOP_26_5.i" [src/conv3.cpp:25->src/srcnn.cpp:26]   --->   Operation 238 'br' 'br_ln25' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 27 <SV = 8> <Delay = 3.61>
ST_27 : Operation 239 [1/1] (0.00ns)   --->   "%n2_1 = phi i6 %add_ln33_1, void %for.inc.i14.split, i6 0, void %VITIS_LOOP_33_6.i.split" [src/conv3.cpp:33->src/srcnn.cpp:26]   --->   Operation 239 'phi' 'n2_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 240 [1/1] (0.00ns)   --->   "%empty_26 = phi i32 %add42_i1, void %for.inc.i14.split, i32 %add42_lcssa20_i, void %VITIS_LOOP_33_6.i.split" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 240 'phi' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln34_8 = zext i6 %n2_1" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 241 'zext' 'zext_ln34_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln34_9 = zext i6 %n2_1" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 242 'zext' 'zext_ln34_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %n2_1, i8 0" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 243 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln34_10 = zext i14 %tmp_9" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 244 'zext' 'zext_ln34_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 245 [1/1] (0.83ns)   --->   "%sub_ln34_3 = sub i15 %zext_ln34_10, i15 %zext_ln34_9" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 245 'sub' 'sub_ln34_3' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln34_3 = sext i15 %sub_ln34_3" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 246 'sext' 'sext_ln34_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 247 [1/1] (0.84ns)   --->   "%add_ln34_4 = add i16 %sext_ln34_3, i16 %sext_ln26" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 247 'add' 'add_ln34_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln34_4 = sext i16 %add_ln34_4" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 248 'sext' 'sext_ln34_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i16 %add_ln34_4" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 249 'trunc' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 250 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln34_1, i8 0" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 250 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln34_4 = sub i21 %p_shl7, i21 %sext_ln34_4" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 251 'sub' 'sub_ln34_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 252 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln34_5 = add i21 %sub_ln34_4, i21 %sext_ln33" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 252 'add' 'add_ln34_5' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln34_11 = zext i21 %add_ln34_5" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 253 'zext' 'zext_ln34_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 254 [1/1] (0.00ns)   --->   "%conv2_output_ftmap_addr_1 = getelementptr i32 %conv2_output_ftmap, i64 0, i64 %zext_ln34_11" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 254 'getelementptr' 'conv2_output_ftmap_addr_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %n2_1, i2 0" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 255 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln34_12 = zext i8 %tmp_s" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 256 'zext' 'zext_ln34_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_6 = add i9 %zext_ln34_12, i9 %zext_ln34_8" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 257 'add' 'add_ln34_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 258 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln34_7 = add i9 %add_ln34_6, i9 %zext_ln25" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 258 'add' 'add_ln34_7' <Predicate = true> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln34_13 = zext i9 %add_ln34_7" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 259 'zext' 'zext_ln34_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = trunc i9 %add_ln34_7" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 260 'trunc' 'trunc_ln34_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 261 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln34_2, i2 0" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 261 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_8 = add i10 %p_shl5, i10 %zext_ln34_13" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 262 'add' 'add_ln34_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 263 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln34_9 = add i10 %add_ln34_8, i10 %zext_ln26" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 263 'add' 'add_ln34_9' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln34_14 = zext i10 %add_ln34_9" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 264 'zext' 'zext_ln34_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 265 [1/1] (0.00ns)   --->   "%conv3_weights_addr = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln34_14" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 265 'getelementptr' 'conv3_weights_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 266 [1/1] (0.78ns)   --->   "%icmp_ln33_1 = icmp_eq  i6 %n2_1, i6 32" [src/conv3.cpp:33->src/srcnn.cpp:26]   --->   Operation 266 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 267 [1/1] (0.78ns)   --->   "%add_ln33_1 = add i6 %n2_1, i6 1" [src/conv3.cpp:33->src/srcnn.cpp:26]   --->   Operation 267 'add' 'add_ln33_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_1, void %for.inc.i14.split, void %for.inc43.i" [src/conv3.cpp:33->src/srcnn.cpp:26]   --->   Operation 268 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 269 [2/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 269 'load' 'conv3_weights_load' <Predicate = (!icmp_ln33_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_27 : Operation 270 [2/2] (1.23ns)   --->   "%conv2_output_ftmap_load_1 = load i21 %conv2_output_ftmap_addr_1" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 270 'load' 'conv2_output_ftmap_load_1' <Predicate = (!icmp_ln33_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_27 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln26 = br void %VITIS_LOOP_33_6.i" [src/conv3.cpp:26->src/srcnn.cpp:26]   --->   Operation 271 'br' 'br_ln26' <Predicate = (icmp_ln33_1)> <Delay = 0.00>

State 28 <SV = 9> <Delay = 1.23>
ST_28 : Operation 272 [1/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 272 'load' 'conv3_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_28 : Operation 273 [1/2] (1.23ns)   --->   "%conv2_output_ftmap_load_1 = load i21 %conv2_output_ftmap_addr_1" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 273 'load' 'conv2_output_ftmap_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>

State 29 <SV = 10> <Delay = 7.01>
ST_29 : Operation 274 [1/1] (0.00ns)   --->   "%bitcast_ln34_2 = bitcast i32 %conv3_weights_load" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 274 'bitcast' 'bitcast_ln34_2' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (0.73ns)   --->   Input mux for Operation 275 '%mul_i1 = fmul i32 %bitcast_ln34_2, i32 %conv2_output_ftmap_load_1'
ST_29 : Operation 275 [3/3] (6.27ns)   --->   "%mul_i1 = fmul i32 %bitcast_ln34_2, i32 %conv2_output_ftmap_load_1" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 275 'fmul' 'mul_i1' <Predicate = true> <Delay = 6.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 11> <Delay = 7.01>
ST_30 : Operation 276 [2/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %bitcast_ln34_2, i32 %conv2_output_ftmap_load_1" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 276 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 12> <Delay = 7.01>
ST_31 : Operation 277 [1/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %bitcast_ln34_2, i32 %conv2_output_ftmap_load_1" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 277 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 13> <Delay = 6.43>
ST_32 : [1/1] (0.79ns)   --->   Input mux for Operation 278 '%add42_i1 = fadd i32 %empty_26, i32 %mul_i1'
ST_32 : Operation 278 [4/4] (5.64ns)   --->   "%add42_i1 = fadd i32 %empty_26, i32 %mul_i1" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 278 'fadd' 'add42_i1' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 14> <Delay = 6.43>
ST_33 : Operation 279 [3/4] (6.43ns)   --->   "%add42_i1 = fadd i32 %empty_26, i32 %mul_i1" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 279 'fadd' 'add42_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 15> <Delay = 6.43>
ST_34 : Operation 280 [2/4] (6.43ns)   --->   "%add42_i1 = fadd i32 %empty_26, i32 %mul_i1" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 280 'fadd' 'add42_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 16> <Delay = 6.43>
ST_35 : Operation 281 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv3.cpp:33->src/srcnn.cpp:26]   --->   Operation 281 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 282 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv3.cpp:33->src/srcnn.cpp:26]   --->   Operation 282 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 283 [1/4] (6.43ns)   --->   "%add42_i1 = fadd i32 %empty_26, i32 %mul_i1" [src/conv3.cpp:34->src/srcnn.cpp:26]   --->   Operation 283 'fadd' 'add42_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc.i14" [src/conv3.cpp:33->src/srcnn.cpp:26]   --->   Operation 284 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 36 <SV = 7> <Delay = 6.43>
ST_36 : Operation 285 [3/4] (6.43ns)   --->   "%add57_i1 = fadd i32 %add42_lcssa_lcssa21_i, i32 %empty_24" [src/conv3.cpp:40->src/srcnn.cpp:26]   --->   Operation 285 'fadd' 'add57_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 8> <Delay = 6.43>
ST_37 : Operation 286 [2/4] (6.43ns)   --->   "%add57_i1 = fadd i32 %add42_lcssa_lcssa21_i, i32 %empty_24" [src/conv3.cpp:40->src/srcnn.cpp:26]   --->   Operation 286 'fadd' 'add57_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 9> <Delay = 6.43>
ST_38 : Operation 287 [1/4] (6.43ns)   --->   "%add57_i1 = fadd i32 %add42_lcssa_lcssa21_i, i32 %empty_24" [src/conv3.cpp:40->src/srcnn.cpp:26]   --->   Operation 287 'fadd' 'add57_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 10> <Delay = 1.23>
ST_39 : Operation 288 [1/1] (0.00ns)   --->   "%bitcast_ln40 = bitcast i32 %add57_i1" [src/conv3.cpp:40->src/srcnn.cpp:26]   --->   Operation 288 'bitcast' 'bitcast_ln40' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 289 [1/1] (1.23ns)   --->   "%store_ln40 = store i32 %bitcast_ln40, i16 %output_ftmap_addr" [src/conv3.cpp:40->src/srcnn.cpp:26]   --->   Operation 289 'store' 'store_ln40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_39 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln22 = br void %VITIS_LOOP_25_4.i4" [src/conv3.cpp:22->src/srcnn.cpp:26]   --->   Operation 290 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('n2') [11]  (0.000 ns)
	'store' operation ('store_ln17', src/conv2.cpp:17->src/srcnn.cpp:23) of constant 0 on local variable 'n2' [30]  (0.427 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 1.237ns
The critical path consists of the following:
	'load' operation ('n2', src/conv2.cpp:17->src/srcnn.cpp:23) on local variable 'n2' [33]  (0.000 ns)
	'getelementptr' operation ('conv2_biases_addr', src/conv2.cpp:17->src/srcnn.cpp:23) [48]  (0.000 ns)
	'load' operation ('conv2_biases_load', src/conv2.cpp:17->src/srcnn.cpp:23) on array 'conv2_biases' [49]  (1.237 ns)

 <State 4>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv2_biases_load', src/conv2.cpp:17->src/srcnn.cpp:23) on array 'conv2_biases' [49]  (1.237 ns)

 <State 5>: 1.746ns
The critical path consists of the following:
	'phi' operation ('h', src/conv2.cpp:21->src/srcnn.cpp:23) with incoming values : ('add_ln21_1', src/conv2.cpp:21->src/srcnn.cpp:23) [53]  (0.000 ns)
	'add' operation ('empty_20', src/conv2.cpp:34->src/srcnn.cpp:23) [56]  (0.842 ns)
	'sub' operation ('empty_22', src/conv2.cpp:34->src/srcnn.cpp:23) [60]  (0.904 ns)

 <State 6>: 2.141ns
The critical path consists of the following:
	'phi' operation ('w', src/conv2.cpp:22->src/srcnn.cpp:23) with incoming values : ('add_ln22_1', src/conv2.cpp:22->src/srcnn.cpp:23) [69]  (0.000 ns)
	'add' operation ('empty_23', src/conv2.cpp:34->src/srcnn.cpp:23) [72]  (0.904 ns)
	'getelementptr' operation ('conv2_output_ftmap_addr', src/conv2.cpp:34->src/srcnn.cpp:23) [74]  (0.000 ns)
	'load' operation ('conv2_output_ftmap_load', src/conv2.cpp:34->src/srcnn.cpp:23) on array 'conv2_output_ftmap' [81]  (1.237 ns)

 <State 7>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv2_output_ftmap_load', src/conv2.cpp:34->src/srcnn.cpp:23) on array 'conv2_output_ftmap' [81]  (1.237 ns)

 <State 8>: 6.437ns
The critical path consists of the following:
	'phi' operation ('add4227_i', src/conv2.cpp:34->src/srcnn.cpp:23) with incoming values : ('conv2_output_ftmap_load', src/conv2.cpp:34->src/srcnn.cpp:23) ('add42_i', src/conv2.cpp:34->src/srcnn.cpp:23) [85]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add57_i', src/conv2.cpp:40->src/srcnn.cpp:23) [116]  (5.643 ns)

 <State 9>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv2_weights_load', src/conv2.cpp:34->src/srcnn.cpp:23) on array 'conv2_weights' [109]  (1.237 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.739 ns)
'fmul' operation ('mul_i', src/conv2.cpp:34->src/srcnn.cpp:23) [112]  (6.277 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_i', src/conv2.cpp:34->src/srcnn.cpp:23) [112]  (7.016 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_i', src/conv2.cpp:34->src/srcnn.cpp:23) [112]  (7.016 ns)

 <State 13>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add42_i', src/conv2.cpp:34->src/srcnn.cpp:23) [113]  (5.643 ns)

 <State 14>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add42_i', src/conv2.cpp:34->src/srcnn.cpp:23) [113]  (6.437 ns)

 <State 15>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add42_i', src/conv2.cpp:34->src/srcnn.cpp:23) [113]  (6.437 ns)

 <State 16>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add42_i', src/conv2.cpp:34->src/srcnn.cpp:23) [113]  (6.437 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_i', src/conv2.cpp:40->src/srcnn.cpp:23) [116]  (6.437 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_i', src/conv2.cpp:40->src/srcnn.cpp:23) [116]  (6.437 ns)

 <State 19>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_i', src/conv2.cpp:40->src/srcnn.cpp:23) [116]  (6.437 ns)

 <State 20>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.754 ns)
'fcmp' operation ('tmp_2', src/conv2.cpp:41->src/srcnn.cpp:23) [123]  (2.028 ns)

 <State 21>: 4.468ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', src/conv2.cpp:41->src/srcnn.cpp:23) [123]  (2.782 ns)
	'and' operation ('and_ln41', src/conv2.cpp:41->src/srcnn.cpp:23) [124]  (0.000 ns)
	'select' operation ('select_ln41', src/conv2.cpp:41->src/srcnn.cpp:23) [125]  (0.449 ns)
	'store' operation ('store_ln40', src/conv2.cpp:40->src/srcnn.cpp:23) of variable 'select_ln41', src/conv2.cpp:41->src/srcnn.cpp:23 on array 'conv2_output_ftmap' [126]  (1.237 ns)

 <State 22>: 0.853ns
The critical path consists of the following:
	'load' operation ('h', src/conv3.cpp:21->src/srcnn.cpp:26) on local variable 'h' [140]  (0.000 ns)
	'sub' operation ('sub_ln34', src/conv3.cpp:34->src/srcnn.cpp:26) [143]  (0.853 ns)

 <State 23>: 2.090ns
The critical path consists of the following:
	'phi' operation ('w', src/conv3.cpp:30->src/srcnn.cpp:26) with incoming values : ('add_ln22', src/conv3.cpp:22->src/srcnn.cpp:26) [153]  (0.000 ns)
	'add' operation ('add_ln34', src/conv3.cpp:34->src/srcnn.cpp:26) [155]  (0.853 ns)
	'getelementptr' operation ('output_ftmap_addr', src/conv3.cpp:34->src/srcnn.cpp:26) [157]  (0.000 ns)
	'load' operation ('output_ftmap_load', src/conv3.cpp:34->src/srcnn.cpp:26) on array 'output_ftmap' [165]  (1.237 ns)

 <State 24>: 1.237ns
The critical path consists of the following:
	'load' operation ('output_ftmap_load', src/conv3.cpp:34->src/srcnn.cpp:26) on array 'output_ftmap' [165]  (1.237 ns)

 <State 25>: 6.437ns
The critical path consists of the following:
	'phi' operation ('add42_lcssa_lcssa21_i', src/conv3.cpp:34->src/srcnn.cpp:26) with incoming values : ('bitcast_ln34', src/conv3.cpp:34->src/srcnn.cpp:26) ('add42_i1', src/conv3.cpp:34->src/srcnn.cpp:26) [170]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add57_i1', src/conv3.cpp:40->src/srcnn.cpp:26) [255]  (5.643 ns)

 <State 26>: 2.627ns
The critical path consists of the following:
	'phi' operation ('f3w', src/conv3.cpp:30->src/srcnn.cpp:26) with incoming values : ('add_ln26', src/conv3.cpp:26->src/srcnn.cpp:26) [190]  (0.000 ns)
	'add' operation ('add_ln30', src/conv3.cpp:30->src/srcnn.cpp:26) [199]  (0.673 ns)
	'add' operation ('add_ln30_1', src/conv3.cpp:30->src/srcnn.cpp:26) [201]  (0.765 ns)
	'icmp' operation ('icmp_ln84_1', src/util.cpp:84->src/conv3.cpp:30->src/srcnn.cpp:26) [203]  (0.787 ns)
	'or' operation ('or_ln83_1', src/util.cpp:83->src/conv3.cpp:30->src/srcnn.cpp:26) [206]  (0.000 ns)
	'select' operation ('xPixelClamped', src/util.cpp:83->src/conv3.cpp:30->src/srcnn.cpp:26) [207]  (0.403 ns)

 <State 27>: 3.611ns
The critical path consists of the following:
	'phi' operation ('n2', src/conv3.cpp:33->src/srcnn.cpp:26) with incoming values : ('add_ln33_1', src/conv3.cpp:33->src/srcnn.cpp:26) [211]  (0.000 ns)
	'sub' operation ('sub_ln34_3', src/conv3.cpp:34->src/srcnn.cpp:26) [217]  (0.831 ns)
	'add' operation ('add_ln34_4', src/conv3.cpp:34->src/srcnn.cpp:26) [219]  (0.842 ns)
	'sub' operation ('sub_ln34_4', src/conv3.cpp:34->src/srcnn.cpp:26) [223]  (0.000 ns)
	'add' operation ('add_ln34_5', src/conv3.cpp:34->src/srcnn.cpp:26) [224]  (0.701 ns)
	'getelementptr' operation ('conv2_output_ftmap_addr_1', src/conv3.cpp:34->src/srcnn.cpp:26) [226]  (0.000 ns)
	'load' operation ('conv2_output_ftmap_load_1', src/conv3.cpp:34->src/srcnn.cpp:26) on array 'conv2_output_ftmap' [246]  (1.237 ns)

 <State 28>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv3_weights_load', src/conv3.cpp:34->src/srcnn.cpp:26) on array 'conv3_weights' [244]  (1.237 ns)

 <State 29>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.739 ns)
'fmul' operation ('mul_i1', src/conv3.cpp:34->src/srcnn.cpp:26) [247]  (6.277 ns)

 <State 30>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', src/conv3.cpp:34->src/srcnn.cpp:26) [247]  (7.016 ns)

 <State 31>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', src/conv3.cpp:34->src/srcnn.cpp:26) [247]  (7.016 ns)

 <State 32>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add42_i1', src/conv3.cpp:34->src/srcnn.cpp:26) [248]  (5.643 ns)

 <State 33>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add42_i1', src/conv3.cpp:34->src/srcnn.cpp:26) [248]  (6.437 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add42_i1', src/conv3.cpp:34->src/srcnn.cpp:26) [248]  (6.437 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add42_i1', src/conv3.cpp:34->src/srcnn.cpp:26) [248]  (6.437 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_i1', src/conv3.cpp:40->src/srcnn.cpp:26) [255]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_i1', src/conv3.cpp:40->src/srcnn.cpp:26) [255]  (6.437 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_i1', src/conv3.cpp:40->src/srcnn.cpp:26) [255]  (6.437 ns)

 <State 39>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln40', src/conv3.cpp:40->src/srcnn.cpp:26) of variable 'bitcast_ln40', src/conv3.cpp:40->src/srcnn.cpp:26 on array 'output_ftmap' [257]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
