

================================================================
== Vitis HLS Report for 'ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M'
================================================================
* Date:           Mon Nov 11 16:40:35 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.376 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     1033|     1033|  10.330 us|  10.330 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Pipeline_N_Pipeline_M  |     1031|     1031|         9|          1|          1|  1024|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1054|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     40|     2440|     2424|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       99|     -|
|Register             |        -|      -|     2066|      352|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     40|     4506|     3929|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      1|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_3_full_dsp_1_U151  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U152  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U153  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U154  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U155  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U156  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U157  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U158  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U159   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U160   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U161   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U162   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U163   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U164   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U165   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U166   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  40| 2440| 2424|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |add106_fu_461_p2                   |         +|   0|  0|   34|          27|          27|
    |add115_fu_508_p2                   |         +|   0|  0|   17|          10|          10|
    |add91_fu_456_p2                    |         +|   0|  0|   12|           5|           5|
    |add_fu_474_p2                      |         +|   0|  0|   12|           5|           5|
    |add_ln64_20_fu_439_p2              |         +|   0|  0|   12|           5|           1|
    |add_ln64_fu_369_p2                 |         +|   0|  0|   18|          11|           1|
    |add_ln67_fu_420_p2                 |         +|   0|  0|   14|           7|           1|
    |and_ln80_fu_414_p2                 |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0                       |       and|   0|  0|    2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|    2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|    2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op61_write_state2     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op63_store_state2     |       and|   0|  0|    2|           1|           1|
    |inBounds_148_fu_884_p2             |       and|   0|  0|    2|           1|           1|
    |inBounds_149_fu_895_p2             |       and|   0|  0|    2|           1|           1|
    |inBounds_150_fu_906_p2             |       and|   0|  0|    2|           1|           1|
    |inBounds_151_fu_917_p2             |       and|   0|  0|    2|           1|           1|
    |inBounds_152_fu_928_p2             |       and|   0|  0|    2|           1|           1|
    |inBounds_153_fu_939_p2             |       and|   0|  0|    2|           1|           1|
    |inBounds_154_fu_950_p2             |       and|   0|  0|    2|           1|           1|
    |inBounds_fu_873_p2                 |       and|   0|  0|    2|           1|           1|
    |first_iter_1_fu_392_p2             |      icmp|   0|  0|   14|           7|           1|
    |icmp_ln64_fu_363_p2                |      icmp|   0|  0|   19|          11|          12|
    |icmp_ln67_fu_378_p2                |      icmp|   0|  0|   15|           7|           8|
    |icmp_ln83_fu_408_p2                |      icmp|   0|  0|    9|           2|           1|
    |inBoundsM_148_fu_566_p2            |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_149_fu_595_p2            |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_150_fu_624_p2            |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_151_fu_653_p2            |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_152_fu_682_p2            |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_153_fu_711_p2            |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_154_fu_740_p2            |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_fu_531_p2                |      icmp|   0|  0|   39|          32|          32|
    |inBoundsN_fu_484_p2                |      icmp|   0|  0|   39|          32|          32|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |        or|   0|  0|    2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3   |        or|   0|  0|    2|           1|           1|
    |cPrev_2_fu_760_p3                  |    select|   0|  0|  221|           1|           1|
    |select_ln296_134_fu_888_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln296_135_fu_899_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln296_136_fu_910_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln296_137_fu_921_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln296_138_fu_932_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln296_139_fu_943_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln296_140_fu_954_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln296_fu_877_p3             |    select|   0|  0|   32|           1|          32|
    |select_ln64_20_fu_445_p3           |    select|   0|  0|    5|           1|           5|
    |select_ln64_fu_384_p3              |    select|   0|  0|    7|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|    2|           1|           2|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Total                              |          |   0|  0| 1054|         415|         643|
    +-----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |aPipes_0_blk_n                         |   9|          2|    1|          2|
    |aPipes_1_blk_n                         |   9|          2|    1|          2|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_m1_load               |   9|          2|    7|         14|
    |bPipes_0_blk_n                         |   9|          2|    1|          2|
    |bPipes_1_blk_n                         |   9|          2|    1|          2|
    |indvar_flatten6_fu_158                 |   9|          2|   11|         22|
    |m1_fu_150                              |   9|          2|    7|         14|
    |n1_fu_154                              |   9|          2|    5|         10|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  99|         22|   47|         94|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add91_reg_1099                           |   5|   0|    5|          0|
    |and_ln80_reg_1095                        |   1|   0|    1|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg         |   1|   0|    1|          0|
    |bitcast_ln32_306_reg_1304                |  32|   0|   32|          0|
    |bitcast_ln32_306_reg_1304_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_308_reg_1310                |  32|   0|   32|          0|
    |bitcast_ln32_308_reg_1310_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_310_reg_1316                |  32|   0|   32|          0|
    |bitcast_ln32_310_reg_1316_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_312_reg_1322                |  32|   0|   32|          0|
    |bitcast_ln32_312_reg_1322_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_314_reg_1328                |  32|   0|   32|          0|
    |bitcast_ln32_314_reg_1328_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_316_reg_1334                |  32|   0|   32|          0|
    |bitcast_ln32_316_reg_1334_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_318_reg_1340                |  32|   0|   32|          0|
    |bitcast_ln32_318_reg_1340_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_320_reg_1346                |  32|   0|   32|          0|
    |bitcast_ln32_320_reg_1346_pp0_iter6_reg  |  32|   0|   32|          0|
    |cBuffer_addr_reg_1126                    |  10|   0|   10|          0|
    |empty_260_reg_1104                       |   4|   0|    4|          0|
    |empty_260_reg_1104_pp0_iter2_reg         |   4|   0|    4|          0|
    |first_iter_1_reg_1091                    |   1|   0|    1|          0|
    |icmp_ln67_reg_1080                       |   1|   0|    1|          0|
    |inBoundsM_148_reg_1154                   |   1|   0|    1|          0|
    |inBoundsM_149_reg_1164                   |   1|   0|    1|          0|
    |inBoundsM_150_reg_1174                   |   1|   0|    1|          0|
    |inBoundsM_151_reg_1184                   |   1|   0|    1|          0|
    |inBoundsM_152_reg_1194                   |   1|   0|    1|          0|
    |inBoundsM_153_reg_1204                   |   1|   0|    1|          0|
    |inBoundsM_154_reg_1214                   |   1|   0|    1|          0|
    |inBoundsM_reg_1132                       |   1|   0|    1|          0|
    |inBoundsN_reg_1109                       |   1|   0|    1|          0|
    |indvar_flatten6_fu_158                   |  11|   0|   11|          0|
    |m1_fu_150                                |   7|   0|    7|          0|
    |n1_fu_154                                |   5|   0|    5|          0|
    |res_499_reg_1224                         |  32|   0|   32|          0|
    |res_500_reg_1234                         |  32|   0|   32|          0|
    |res_501_reg_1244                         |  32|   0|   32|          0|
    |res_502_reg_1254                         |  32|   0|   32|          0|
    |res_503_reg_1264                         |  32|   0|   32|          0|
    |res_504_reg_1274                         |  32|   0|   32|          0|
    |res_505_reg_1284                         |  32|   0|   32|          0|
    |res_506_reg_1294                         |  32|   0|   32|          0|
    |select_ln296_134_reg_1357                |  32|   0|   32|          0|
    |select_ln296_135_reg_1362                |  32|   0|   32|          0|
    |select_ln296_136_reg_1367                |  32|   0|   32|          0|
    |select_ln296_137_reg_1372                |  32|   0|   32|          0|
    |select_ln296_138_reg_1377                |  32|   0|   32|          0|
    |select_ln296_139_reg_1382                |  32|   0|   32|          0|
    |select_ln296_140_reg_1387                |  32|   0|   32|          0|
    |select_ln296_reg_1352                    |  32|   0|   32|          0|
    |select_ln64_reg_1085                     |   7|   0|    7|          0|
    |tmp_295_reg_1239                         |  32|   0|   32|          0|
    |tmp_297_reg_1249                         |  32|   0|   32|          0|
    |tmp_299_reg_1259                         |  32|   0|   32|          0|
    |tmp_301_reg_1269                         |  32|   0|   32|          0|
    |tmp_303_reg_1279                         |  32|   0|   32|          0|
    |tmp_305_reg_1289                         |  32|   0|   32|          0|
    |tmp_307_reg_1299                         |  32|   0|   32|          0|
    |trunc_ln170_22_reg_1229                  |  32|   0|   32|          0|
    |cBuffer_addr_reg_1126                    |  64|  32|   10|          0|
    |inBoundsM_148_reg_1154                   |  64|  32|    1|          0|
    |inBoundsM_149_reg_1164                   |  64|  32|    1|          0|
    |inBoundsM_150_reg_1174                   |  64|  32|    1|          0|
    |inBoundsM_151_reg_1184                   |  64|  32|    1|          0|
    |inBoundsM_152_reg_1194                   |  64|  32|    1|          0|
    |inBoundsM_153_reg_1204                   |  64|  32|    1|          0|
    |inBoundsM_154_reg_1214                   |  64|  32|    1|          0|
    |inBoundsM_reg_1132                       |  64|  32|    1|          0|
    |inBoundsN_reg_1109                       |  64|  32|    1|          0|
    |select_ln64_reg_1085                     |  64|  32|    7|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |2066| 352| 1388|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M|  return value|
|aPipes_0_dout            |   in|   32|     ap_fifo|                                            aPipes_0|       pointer|
|aPipes_0_num_data_valid  |   in|    3|     ap_fifo|                                            aPipes_0|       pointer|
|aPipes_0_fifo_cap        |   in|    3|     ap_fifo|                                            aPipes_0|       pointer|
|aPipes_0_empty_n         |   in|    1|     ap_fifo|                                            aPipes_0|       pointer|
|aPipes_0_read            |  out|    1|     ap_fifo|                                            aPipes_0|       pointer|
|aPipes_1_din             |  out|   32|     ap_fifo|                                            aPipes_1|       pointer|
|aPipes_1_num_data_valid  |   in|    3|     ap_fifo|                                            aPipes_1|       pointer|
|aPipes_1_fifo_cap        |   in|    3|     ap_fifo|                                            aPipes_1|       pointer|
|aPipes_1_full_n          |   in|    1|     ap_fifo|                                            aPipes_1|       pointer|
|aPipes_1_write           |  out|    1|     ap_fifo|                                            aPipes_1|       pointer|
|bPipes_0_dout            |   in|  256|     ap_fifo|                                            bPipes_0|       pointer|
|bPipes_0_num_data_valid  |   in|    3|     ap_fifo|                                            bPipes_0|       pointer|
|bPipes_0_fifo_cap        |   in|    3|     ap_fifo|                                            bPipes_0|       pointer|
|bPipes_0_empty_n         |   in|    1|     ap_fifo|                                            bPipes_0|       pointer|
|bPipes_0_read            |  out|    1|     ap_fifo|                                            bPipes_0|       pointer|
|bPipes_1_din             |  out|  256|     ap_fifo|                                            bPipes_1|       pointer|
|bPipes_1_num_data_valid  |   in|    3|     ap_fifo|                                            bPipes_1|       pointer|
|bPipes_1_fifo_cap        |   in|    3|     ap_fifo|                                            bPipes_1|       pointer|
|bPipes_1_full_n          |   in|    1|     ap_fifo|                                            bPipes_1|       pointer|
|bPipes_1_write           |  out|    1|     ap_fifo|                                            bPipes_1|       pointer|
|m0                       |   in|   23|     ap_none|                                                  m0|        scalar|
|cBuffer_address0         |  out|   10|   ap_memory|                                             cBuffer|         array|
|cBuffer_ce0              |  out|    1|   ap_memory|                                             cBuffer|         array|
|cBuffer_we0              |  out|    1|   ap_memory|                                             cBuffer|         array|
|cBuffer_d0               |  out|  256|   ap_memory|                                             cBuffer|         array|
|cBuffer_address1         |  out|   10|   ap_memory|                                             cBuffer|         array|
|cBuffer_ce1              |  out|    1|   ap_memory|                                             cBuffer|         array|
|cBuffer_q1               |   in|  256|   ap_memory|                                             cBuffer|         array|
|cmp111                   |   in|    1|     ap_none|                                              cmp111|        scalar|
|size_m                   |   in|   32|     ap_none|                                              size_m|        scalar|
|cond90                   |   in|    5|     ap_none|                                              cond90|        scalar|
|aBuffer_address0         |  out|    5|   ap_memory|                                             aBuffer|         array|
|aBuffer_ce0              |  out|    1|   ap_memory|                                             aBuffer|         array|
|aBuffer_we0              |  out|    1|   ap_memory|                                             aBuffer|         array|
|aBuffer_d0               |  out|   32|   ap_memory|                                             aBuffer|         array|
|aBuffer_address1         |  out|    5|   ap_memory|                                             aBuffer|         array|
|aBuffer_ce1              |  out|    1|   ap_memory|                                             aBuffer|         array|
|aBuffer_q1               |   in|   32|   ap_memory|                                             aBuffer|         array|
|mul                      |   in|   27|     ap_none|                                                 mul|        scalar|
|cond                     |   in|    5|     ap_none|                                                cond|        scalar|
|size_n                   |   in|   32|     ap_none|                                              size_n|        scalar|
|brmerge282               |   in|    1|     ap_none|                                          brmerge282|        scalar|
+-------------------------+-----+-----+------------+----------------------------------------------------+--------------+

