;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN @112, #0
	ADD 270, 60
	SUB @121, 106
	JMP -1, @-20
	JMP -1, @-20
	SUB @127, 106
	MOV -1, <-20
	SUB -7, <-421
	JMP -7, @-421
	CMP @127, 106
	JMP -1, @-20
	ADD -1, <-20
	JMP -1, @-20
	ADD -1, <-20
	SUB #72, @210
	JMZ <-127, 100
	SUB @121, 106
	JMZ 901, -121
	SLT 100, 9
	CMP @121, 106
	SLT 271, 1
	MOV -7, <-20
	SLT 271, 1
	SLT 271, 1
	SUB @121, 106
	SUB @121, 106
	JMP -1, @-20
	SUB @0, @42
	ADD 100, 9
	SUB @0, @42
	DJN -1, @-20
	SLT 100, 9
	MOV -1, <-20
	SPL 0, -202
	SUB 52, @-13
	SUB @121, 103
	JMP @12, #200
	SPL 0, -202
	SLT 3, -203
	ADD 270, 60
	ADD #10, 40
	CMP -7, <-421
	ADD 270, 60
	SLT 121, 0
	CMP @127, 106
	CMP @127, 106
	ADD 270, 60
	MOV -7, <-20
