{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524238440641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524238440642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 21:04:00 2018 " "Processing started: Fri Apr 20 21:04:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524238440642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238440642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReactionGame -c ReactionGame " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReactionGame -c ReactionGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238440643 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1524238440856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ReactionGame.vhd 31 15 " "Found 31 design units, including 15 entities, in source file ReactionGame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab " "Found design unit 1: lab" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 D_FF-WhatDoYouCare " "Found design unit 2: D_FF-WhatDoYouCare" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dbtwo-struct " "Found design unit 3: dbtwo-struct" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 oneclock-struct " "Found design unit 4: oneclock-struct" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 114 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Debouncer-cs " "Found design unit 5: Debouncer-cs" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 CounterCheck-Check " "Found design unit 6: CounterCheck-Check" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 DelayAdder-behave " "Found design unit 7: DelayAdder-behave" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 172 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ElevenBitAdder-behave " "Found design unit 8: ElevenBitAdder-behave" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 207 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 OneBitAdd-oneadd " "Found design unit 9: OneBitAdd-oneadd" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 232 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 lfsr-struct " "Found design unit 10: lfsr-struct" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 253 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 ledfsm-struct " "Found design unit 11: ledfsm-struct" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 292 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 Game-behave " "Found design unit 12: Game-behave" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 313 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 GameOverFSM-gameisover " "Found design unit 13: GameOverFSM-gameisover" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 369 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 SamplerOutput-sampler " "Found design unit 14: SamplerOutput-sampler" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 387 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 lcd_controller-Behavioral " "Found design unit 15: lcd_controller-Behavioral" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 417 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ReactionGame-final " "Found design unit 16: ReactionGame-final" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 601 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_ENTITY_NAME" "2 dbtwo " "Found entity 2: dbtwo" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_ENTITY_NAME" "3 oneclock " "Found entity 3: oneclock" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_ENTITY_NAME" "4 Debouncer " "Found entity 4: Debouncer" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_ENTITY_NAME" "5 CounterCheck " "Found entity 5: CounterCheck" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_ENTITY_NAME" "6 DelayAdder " "Found entity 6: DelayAdder" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_ENTITY_NAME" "7 ElevenBitAdder " "Found entity 7: ElevenBitAdder" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_ENTITY_NAME" "8 OneBitAdd " "Found entity 8: OneBitAdd" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_ENTITY_NAME" "9 lfsr " "Found entity 9: lfsr" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_ENTITY_NAME" "10 ledfsm " "Found entity 10: ledfsm" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_ENTITY_NAME" "11 Game " "Found entity 11: Game" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_ENTITY_NAME" "12 GameOverFSM " "Found entity 12: GameOverFSM" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_ENTITY_NAME" "13 SamplerOutput " "Found entity 13: SamplerOutput" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_ENTITY_NAME" "14 lcd_controller " "Found entity 14: lcd_controller" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""} { "Info" "ISGN_ENTITY_NAME" "15 ReactionGame " "Found entity 15: ReactionGame" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 590 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524238456922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238456922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ReactionGame " "Elaborating entity \"ReactionGame\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524238456993 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp ReactionGame.vhd(607) " "Verilog HDL or VHDL warning at ReactionGame.vhd(607): object \"temp\" assigned a value but never read" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 607 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524238456995 "|ReactionGame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneclock oneclock:oonclk " "Elaborating entity \"oneclock\" for hierarchy \"oneclock:oonclk\"" {  } { { "ReactionGame.vhd" "oonclk" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238457017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dbtwo oneclock:oonclk\|dbtwo:\\Q1:0:dbtwox " "Elaborating entity \"dbtwo\" for hierarchy \"oneclock:oonclk\|dbtwo:\\Q1:0:dbtwox\"" {  } { { "ReactionGame.vhd" "\\Q1:0:dbtwox" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238457023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF oneclock:oonclk\|dbtwo:\\Q1:0:dbtwox\|D_FF:D_FF1 " "Elaborating entity \"D_FF\" for hierarchy \"oneclock:oonclk\|dbtwo:\\Q1:0:dbtwox\|D_FF:D_FF1\"" {  } { { "ReactionGame.vhd" "D_FF1" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238457026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game Game:game1 " "Elaborating entity \"Game\" for hierarchy \"Game:game1\"" {  } { { "ReactionGame.vhd" "game1" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238457035 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp1 ReactionGame.vhd(325) " "VHDL Process Statement warning at ReactionGame.vhd(325): signal \"temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1524238457036 "|ReactionGame|Game:game1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp1 ReactionGame.vhd(327) " "VHDL Process Statement warning at ReactionGame.vhd(327): signal \"temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1524238457036 "|ReactionGame|Game:game1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Game:game1\|Debouncer:debounce " "Elaborating entity \"Debouncer\" for hierarchy \"Game:game1\|Debouncer:debounce\"" {  } { { "ReactionGame.vhd" "debounce" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238457043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr Game:game1\|lfsr:rand1 " "Elaborating entity \"lfsr\" for hierarchy \"Game:game1\|lfsr:rand1\"" {  } { { "ReactionGame.vhd" "rand1" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238457051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterCheck Game:game1\|CounterCheck:checker1 " "Elaborating entity \"CounterCheck\" for hierarchy \"Game:game1\|CounterCheck:checker1\"" {  } { { "ReactionGame.vhd" "checker1" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238457055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayAdder Game:game1\|CounterCheck:checker1\|DelayAdder:counter1 " "Elaborating entity \"DelayAdder\" for hierarchy \"Game:game1\|CounterCheck:checker1\|DelayAdder:counter1\"" {  } { { "ReactionGame.vhd" "counter1" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238457062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ElevenBitAdder Game:game1\|CounterCheck:checker1\|DelayAdder:counter1\|ElevenBitAdder:add1 " "Elaborating entity \"ElevenBitAdder\" for hierarchy \"Game:game1\|CounterCheck:checker1\|DelayAdder:counter1\|ElevenBitAdder:add1\"" {  } { { "ReactionGame.vhd" "add1" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238457068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneBitAdd Game:game1\|CounterCheck:checker1\|DelayAdder:counter1\|ElevenBitAdder:add1\|OneBitAdd:a1 " "Elaborating entity \"OneBitAdd\" for hierarchy \"Game:game1\|CounterCheck:checker1\|DelayAdder:counter1\|ElevenBitAdder:add1\|OneBitAdd:a1\"" {  } { { "ReactionGame.vhd" "a1" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238457071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledfsm Game:game1\|ledfsm:ledfsm1 " "Elaborating entity \"ledfsm\" for hierarchy \"Game:game1\|ledfsm:ledfsm1\"" {  } { { "ReactionGame.vhd" "ledfsm1" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238457075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SamplerOutput Game:game1\|SamplerOutput:outsample " "Elaborating entity \"SamplerOutput\" for hierarchy \"Game:game1\|SamplerOutput:outsample\"" {  } { { "ReactionGame.vhd" "outsample" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238457080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameOverFSM Game:game1\|GameOverFSM:gameisover1 " "Elaborating entity \"GameOverFSM\" for hierarchy \"Game:game1\|GameOverFSM:gameisover1\"" {  } { { "ReactionGame.vhd" "gameisover1" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238457085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:display " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:display\"" {  } { { "ReactionGame.vhd" "display" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524238457087 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_next_data ReactionGame.vhd(425) " "Verilog HDL or VHDL warning at ReactionGame.vhd(425): object \"count_next_data\" assigned a value but never read" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 425 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524238457088 "|ReactionGame|lcd_controller:display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_next_data1 ReactionGame.vhd(426) " "Verilog HDL or VHDL warning at ReactionGame.vhd(426): object \"count_next_data1\" assigned a value but never read" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 426 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524238457088 "|ReactionGame|lcd_controller:display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_line_next ReactionGame.vhd(427) " "Verilog HDL or VHDL warning at ReactionGame.vhd(427): object \"cmd_line_next\" assigned a value but never read" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 427 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524238457089 "|ReactionGame|lcd_controller:display"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 592 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524238457633 "|ReactionGame|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "b11 VCC " "Pin \"b11\" is stuck at VCC" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 596 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524238457633 "|ReactionGame|b11"} { "Warning" "WMLS_MLS_STUCK_PIN" "b12 GND " "Pin \"b12\" is stuck at GND" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 597 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524238457633 "|ReactionGame|b12"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524238457633 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524238457699 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "374 " "Implemented 374 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524238457722 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524238457722 ""} { "Info" "ICUT_CUT_TM_LCELLS" "344 " "Implemented 344 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524238457722 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524238457722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1230 " "Peak virtual memory: 1230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524238457812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 21:04:17 2018 " "Processing ended: Fri Apr 20 21:04:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524238457812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524238457812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524238457812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524238457812 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1524238458861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524238458861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 21:04:18 2018 " "Processing started: Fri Apr 20 21:04:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524238458861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1524238458861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ReactionGame -c ReactionGame " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ReactionGame -c ReactionGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1524238458861 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1524238458921 ""}
{ "Info" "0" "" "Project  = ReactionGame" {  } {  } 0 0 "Project  = ReactionGame" 0 0 "Fitter" 0 0 1524238458922 ""}
{ "Info" "0" "" "Revision = ReactionGame" {  } {  } 0 0 "Revision = ReactionGame" 0 0 "Fitter" 0 0 1524238458922 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1524238458970 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ReactionGame 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"ReactionGame\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1524238458976 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524238459063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524238459063 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1524238459105 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1524238459111 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524238459171 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524238459171 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524238459171 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524238459171 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524238459171 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1524238459171 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ReactionGame.sdc " "Synopsys Design Constraints File file not found: 'ReactionGame.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1524238459222 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1524238459222 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1524238459229 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1524238459229 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524238459230 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524238459230 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000  masterclock " "   1.000  masterclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524238459230 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       reset1 " "   1.000       reset1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524238459230 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1524238459230 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524238459243 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524238459244 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1524238459255 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "masterclock Global clock in PIN 89 " "Automatically promoted some destinations of signal \"masterclock\" to use Global clock in PIN 89" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Game:game1\|GameOverFSM:gameisover1\|clk1 " "Destination \"Game:game1\|GameOverFSM:gameisover1\|clk1\" may be non-global or may not use global clock" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 370 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1524238459273 ""}  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 591 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1524238459273 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "oneclock:oonclk\|dbtwo:\\Q1:15:dbtwox\|outclk Global clock " "Automatically promoted signal \"oneclock:oonclk\|dbtwo:\\Q1:15:dbtwox\|outclk\" to use Global clock" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 95 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1524238459274 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Game:game1\|addclock Global clock " "Automatically promoted signal \"Game:game1\|addclock\" to use Global clock" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 318 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1524238459274 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Game:game1\|clkin2 Global clock " "Automatically promoted signal \"Game:game1\|clkin2\" to use Global clock" {  } { { "ReactionGame.vhd" "" { Text "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/ReactionGame.vhd" 318 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1524238459274 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1524238459274 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1524238459277 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1524238459299 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1524238459350 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1524238459351 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1524238459351 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1524238459351 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524238459362 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1524238459366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1524238459505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524238459750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1524238459753 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1524238460655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524238460655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1524238460686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+02 ns 4.2% " "3e+02 ns of routing delay (approximately 4.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1524238460951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1524238461008 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1524238461008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1524238461452 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1524238461452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524238461452 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.32 " "Total time spent on timing analysis during the Fitter is 0.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1524238461476 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524238461481 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1524238461500 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/output_files/ReactionGame.fit.smsg " "Generated suppressed messages file /home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/output_files/ReactionGame.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1524238461542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1272 " "Peak virtual memory: 1272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524238461565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 21:04:21 2018 " "Processing ended: Fri Apr 20 21:04:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524238461565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524238461565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524238461565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1524238461565 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1524238462648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524238462649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 21:04:22 2018 " "Processing started: Fri Apr 20 21:04:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524238462649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1524238462649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ReactionGame -c ReactionGame " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ReactionGame -c ReactionGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1524238462649 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1524238462917 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1524238462924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1043 " "Peak virtual memory: 1043 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524238463020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 21:04:23 2018 " "Processing ended: Fri Apr 20 21:04:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524238463020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524238463020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524238463020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1524238463020 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1524238463158 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1524238463955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524238463956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 21:04:23 2018 " "Processing started: Fri Apr 20 21:04:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524238463956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524238463956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ReactionGame -c ReactionGame " "Command: quartus_sta ReactionGame -c ReactionGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524238463956 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1524238464060 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524238464132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524238464207 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524238464207 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524238464296 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524238464628 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ReactionGame.sdc " "Synopsys Design Constraints File file not found: 'ReactionGame.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524238464670 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524238464671 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset1 reset1 " "create_clock -period 1.000 -name reset1 reset1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1524238464673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name masterclock masterclock " "create_clock -period 1.000 -name masterclock masterclock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1524238464673 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524238464673 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1524238464676 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1524238464684 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524238464685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.433 " "Worst-case setup slack is -20.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524238464685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524238464685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.433            -994.221 reset1  " "  -20.433            -994.221 reset1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524238464685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.274             -45.129 masterclock  " "  -13.274             -45.129 masterclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524238464685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524238464685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.851 " "Worst-case hold slack is -7.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524238464687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524238464687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.851            -144.636 reset1  " "   -7.851            -144.636 reset1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524238464687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.396               0.000 masterclock  " "    1.396               0.000 masterclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524238464687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524238464687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -12.054 " "Worst-case recovery slack is -12.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524238464688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524238464688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.054             -35.669 masterclock  " "  -12.054             -35.669 masterclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524238464688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.441            -386.547 reset1  " "   -8.441            -386.547 reset1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524238464688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524238464688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.737 " "Worst-case removal slack is -2.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524238464689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524238464689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.737             -56.242 reset1  " "   -2.737             -56.242 reset1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524238464689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.509               0.000 masterclock  " "    3.509               0.000 masterclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524238464689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524238464689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -8.695 " "Worst-case minimum pulse width slack is -8.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524238464690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524238464690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.695           -1034.499 reset1  " "   -8.695           -1034.499 reset1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524238464690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 masterclock  " "   -2.289              -2.289 masterclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524238464690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524238464690 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524238464714 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524238464724 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524238464725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1006 " "Peak virtual memory: 1006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524238464754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 21:04:24 2018 " "Processing ended: Fri Apr 20 21:04:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524238464754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524238464754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524238464754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524238464754 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524238465789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524238465790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 21:04:25 2018 " "Processing started: Fri Apr 20 21:04:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524238465790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1524238465790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ReactionGame -c ReactionGame " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ReactionGame -c ReactionGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1524238465790 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "ReactionGame.vho ReactionGame_vhd.sdo /home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/simulation/modelsim/ simulation " "Generated files \"ReactionGame.vho\" and \"ReactionGame_vhd.sdo\" in directory \"/home/dimple/Downloads/Second Year- Second Semester/EE 214- Digital Lab/ReactionGame/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524238466193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1288 " "Peak virtual memory: 1288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524238466212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 21:04:26 2018 " "Processing ended: Fri Apr 20 21:04:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524238466212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524238466212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524238466212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1524238466212 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus Prime Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1524238466353 ""}
