Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Sep 19 18:14:35 2025
| Host         : DESKTOP-7OBFH0V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (7)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: u_clk_manager/special_clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.169        0.000                      0                  339        0.077        0.000                      0                  339        3.500        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.169        0.000                      0                  339        0.077        0.000                      0                  339        3.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 settings_menu/difficulty_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/maximum_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.575ns (29.163%)  route 3.826ns (70.837%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.677     5.346    settings_menu/CLK
    SLICE_X26Y48         FDRE                                         r  settings_menu/difficulty_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     5.802 f  settings_menu/difficulty_reg[1]/Q
                         net (fo=54, routed)          1.506     7.308    settings_menu/Q[1]
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.432 r  settings_menu/i__carry_i_3/O
                         net (fo=1, routed)           0.488     7.920    u_clk_manager/maximum0_inferred__0/i__carry__0_0[1]
    SLICE_X32Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.440 r  u_clk_manager/maximum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.440    u_clk_manager/maximum0_inferred__0/i__carry_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.557 r  u_clk_manager/maximum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.557    u_clk_manager/maximum0_inferred__0/i__carry__0_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.674 r  u_clk_manager/maximum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.674    u_clk_manager/maximum0_inferred__0/i__carry__1_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.791 r  u_clk_manager/maximum0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.017     9.808    u_clk_manager/maximum0_inferred__0/i__carry__2_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.932 r  u_clk_manager/maximum[31]_i_1/O
                         net (fo=31, routed)          0.815    10.746    u_clk_manager/maximum[31]_i_1_n_0
    SLICE_X31Y50         FDRE                                         r  u_clk_manager/maximum_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.487    12.879    u_clk_manager/CLK
    SLICE_X31Y50         FDRE                                         r  u_clk_manager/maximum_reg[5]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X31Y50         FDRE (Setup_fdre_C_CE)      -0.205    12.915    u_clk_manager/maximum_reg[5]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 settings_menu/difficulty_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/maximum_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.575ns (29.163%)  route 3.826ns (70.837%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.677     5.346    settings_menu/CLK
    SLICE_X26Y48         FDRE                                         r  settings_menu/difficulty_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     5.802 f  settings_menu/difficulty_reg[1]/Q
                         net (fo=54, routed)          1.506     7.308    settings_menu/Q[1]
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.432 r  settings_menu/i__carry_i_3/O
                         net (fo=1, routed)           0.488     7.920    u_clk_manager/maximum0_inferred__0/i__carry__0_0[1]
    SLICE_X32Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.440 r  u_clk_manager/maximum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.440    u_clk_manager/maximum0_inferred__0/i__carry_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.557 r  u_clk_manager/maximum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.557    u_clk_manager/maximum0_inferred__0/i__carry__0_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.674 r  u_clk_manager/maximum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.674    u_clk_manager/maximum0_inferred__0/i__carry__1_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.791 r  u_clk_manager/maximum0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.017     9.808    u_clk_manager/maximum0_inferred__0/i__carry__2_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.932 r  u_clk_manager/maximum[31]_i_1/O
                         net (fo=31, routed)          0.815    10.746    u_clk_manager/maximum[31]_i_1_n_0
    SLICE_X31Y50         FDSE                                         r  u_clk_manager/maximum_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.487    12.879    u_clk_manager/CLK
    SLICE_X31Y50         FDSE                                         r  u_clk_manager/maximum_reg[6]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X31Y50         FDSE (Setup_fdse_C_CE)      -0.205    12.915    u_clk_manager/maximum_reg[6]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 settings_menu/difficulty_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/maximum_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.575ns (29.163%)  route 3.826ns (70.837%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.677     5.346    settings_menu/CLK
    SLICE_X26Y48         FDRE                                         r  settings_menu/difficulty_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     5.802 f  settings_menu/difficulty_reg[1]/Q
                         net (fo=54, routed)          1.506     7.308    settings_menu/Q[1]
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.432 r  settings_menu/i__carry_i_3/O
                         net (fo=1, routed)           0.488     7.920    u_clk_manager/maximum0_inferred__0/i__carry__0_0[1]
    SLICE_X32Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.440 r  u_clk_manager/maximum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.440    u_clk_manager/maximum0_inferred__0/i__carry_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.557 r  u_clk_manager/maximum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.557    u_clk_manager/maximum0_inferred__0/i__carry__0_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.674 r  u_clk_manager/maximum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.674    u_clk_manager/maximum0_inferred__0/i__carry__1_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.791 r  u_clk_manager/maximum0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.017     9.808    u_clk_manager/maximum0_inferred__0/i__carry__2_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.932 r  u_clk_manager/maximum[31]_i_1/O
                         net (fo=31, routed)          0.815    10.746    u_clk_manager/maximum[31]_i_1_n_0
    SLICE_X31Y50         FDRE                                         r  u_clk_manager/maximum_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.487    12.879    u_clk_manager/CLK
    SLICE_X31Y50         FDRE                                         r  u_clk_manager/maximum_reg[7]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X31Y50         FDRE (Setup_fdre_C_CE)      -0.205    12.915    u_clk_manager/maximum_reg[7]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 settings_menu/difficulty_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/maximum_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.575ns (29.163%)  route 3.826ns (70.837%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.677     5.346    settings_menu/CLK
    SLICE_X26Y48         FDRE                                         r  settings_menu/difficulty_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     5.802 f  settings_menu/difficulty_reg[1]/Q
                         net (fo=54, routed)          1.506     7.308    settings_menu/Q[1]
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.432 r  settings_menu/i__carry_i_3/O
                         net (fo=1, routed)           0.488     7.920    u_clk_manager/maximum0_inferred__0/i__carry__0_0[1]
    SLICE_X32Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.440 r  u_clk_manager/maximum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.440    u_clk_manager/maximum0_inferred__0/i__carry_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.557 r  u_clk_manager/maximum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.557    u_clk_manager/maximum0_inferred__0/i__carry__0_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.674 r  u_clk_manager/maximum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.674    u_clk_manager/maximum0_inferred__0/i__carry__1_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.791 r  u_clk_manager/maximum0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.017     9.808    u_clk_manager/maximum0_inferred__0/i__carry__2_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.932 r  u_clk_manager/maximum[31]_i_1/O
                         net (fo=31, routed)          0.815    10.746    u_clk_manager/maximum[31]_i_1_n_0
    SLICE_X31Y50         FDRE                                         r  u_clk_manager/maximum_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.487    12.879    u_clk_manager/CLK
    SLICE_X31Y50         FDRE                                         r  u_clk_manager/maximum_reg[8]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X31Y50         FDRE (Setup_fdre_C_CE)      -0.205    12.915    u_clk_manager/maximum_reg[8]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 settings_menu/difficulty_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/maximum_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 1.575ns (29.957%)  route 3.683ns (70.043%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.677     5.346    settings_menu/CLK
    SLICE_X26Y48         FDRE                                         r  settings_menu/difficulty_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     5.802 f  settings_menu/difficulty_reg[1]/Q
                         net (fo=54, routed)          1.506     7.308    settings_menu/Q[1]
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.432 r  settings_menu/i__carry_i_3/O
                         net (fo=1, routed)           0.488     7.920    u_clk_manager/maximum0_inferred__0/i__carry__0_0[1]
    SLICE_X32Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.440 r  u_clk_manager/maximum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.440    u_clk_manager/maximum0_inferred__0/i__carry_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.557 r  u_clk_manager/maximum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.557    u_clk_manager/maximum0_inferred__0/i__carry__0_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.674 r  u_clk_manager/maximum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.674    u_clk_manager/maximum0_inferred__0/i__carry__1_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.791 r  u_clk_manager/maximum0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.017     9.808    u_clk_manager/maximum0_inferred__0/i__carry__2_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.932 r  u_clk_manager/maximum[31]_i_1/O
                         net (fo=31, routed)          0.672    10.603    u_clk_manager/maximum[31]_i_1_n_0
    SLICE_X31Y52         FDRE                                         r  u_clk_manager/maximum_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.487    12.879    u_clk_manager/CLK
    SLICE_X31Y52         FDRE                                         r  u_clk_manager/maximum_reg[13]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X31Y52         FDRE (Setup_fdre_C_CE)      -0.205    12.915    u_clk_manager/maximum_reg[13]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                         -10.603    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 settings_menu/difficulty_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/maximum_reg[14]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 1.575ns (29.957%)  route 3.683ns (70.043%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.677     5.346    settings_menu/CLK
    SLICE_X26Y48         FDRE                                         r  settings_menu/difficulty_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     5.802 f  settings_menu/difficulty_reg[1]/Q
                         net (fo=54, routed)          1.506     7.308    settings_menu/Q[1]
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.432 r  settings_menu/i__carry_i_3/O
                         net (fo=1, routed)           0.488     7.920    u_clk_manager/maximum0_inferred__0/i__carry__0_0[1]
    SLICE_X32Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.440 r  u_clk_manager/maximum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.440    u_clk_manager/maximum0_inferred__0/i__carry_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.557 r  u_clk_manager/maximum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.557    u_clk_manager/maximum0_inferred__0/i__carry__0_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.674 r  u_clk_manager/maximum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.674    u_clk_manager/maximum0_inferred__0/i__carry__1_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.791 r  u_clk_manager/maximum0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.017     9.808    u_clk_manager/maximum0_inferred__0/i__carry__2_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.932 r  u_clk_manager/maximum[31]_i_1/O
                         net (fo=31, routed)          0.672    10.603    u_clk_manager/maximum[31]_i_1_n_0
    SLICE_X31Y52         FDSE                                         r  u_clk_manager/maximum_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.487    12.879    u_clk_manager/CLK
    SLICE_X31Y52         FDSE                                         r  u_clk_manager/maximum_reg[14]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X31Y52         FDSE (Setup_fdse_C_CE)      -0.205    12.915    u_clk_manager/maximum_reg[14]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                         -10.603    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 settings_menu/difficulty_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/maximum_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 1.575ns (29.957%)  route 3.683ns (70.043%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.677     5.346    settings_menu/CLK
    SLICE_X26Y48         FDRE                                         r  settings_menu/difficulty_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     5.802 f  settings_menu/difficulty_reg[1]/Q
                         net (fo=54, routed)          1.506     7.308    settings_menu/Q[1]
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.432 r  settings_menu/i__carry_i_3/O
                         net (fo=1, routed)           0.488     7.920    u_clk_manager/maximum0_inferred__0/i__carry__0_0[1]
    SLICE_X32Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.440 r  u_clk_manager/maximum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.440    u_clk_manager/maximum0_inferred__0/i__carry_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.557 r  u_clk_manager/maximum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.557    u_clk_manager/maximum0_inferred__0/i__carry__0_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.674 r  u_clk_manager/maximum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.674    u_clk_manager/maximum0_inferred__0/i__carry__1_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.791 r  u_clk_manager/maximum0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.017     9.808    u_clk_manager/maximum0_inferred__0/i__carry__2_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.932 r  u_clk_manager/maximum[31]_i_1/O
                         net (fo=31, routed)          0.672    10.603    u_clk_manager/maximum[31]_i_1_n_0
    SLICE_X31Y52         FDSE                                         r  u_clk_manager/maximum_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.487    12.879    u_clk_manager/CLK
    SLICE_X31Y52         FDSE                                         r  u_clk_manager/maximum_reg[15]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X31Y52         FDSE (Setup_fdse_C_CE)      -0.205    12.915    u_clk_manager/maximum_reg[15]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                         -10.603    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 settings_menu/difficulty_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/maximum_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 1.575ns (29.957%)  route 3.683ns (70.043%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.677     5.346    settings_menu/CLK
    SLICE_X26Y48         FDRE                                         r  settings_menu/difficulty_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     5.802 f  settings_menu/difficulty_reg[1]/Q
                         net (fo=54, routed)          1.506     7.308    settings_menu/Q[1]
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.432 r  settings_menu/i__carry_i_3/O
                         net (fo=1, routed)           0.488     7.920    u_clk_manager/maximum0_inferred__0/i__carry__0_0[1]
    SLICE_X32Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.440 r  u_clk_manager/maximum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.440    u_clk_manager/maximum0_inferred__0/i__carry_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.557 r  u_clk_manager/maximum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.557    u_clk_manager/maximum0_inferred__0/i__carry__0_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.674 r  u_clk_manager/maximum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.674    u_clk_manager/maximum0_inferred__0/i__carry__1_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.791 r  u_clk_manager/maximum0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.017     9.808    u_clk_manager/maximum0_inferred__0/i__carry__2_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.932 r  u_clk_manager/maximum[31]_i_1/O
                         net (fo=31, routed)          0.672    10.603    u_clk_manager/maximum[31]_i_1_n_0
    SLICE_X31Y52         FDRE                                         r  u_clk_manager/maximum_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.487    12.879    u_clk_manager/CLK
    SLICE_X31Y52         FDRE                                         r  u_clk_manager/maximum_reg[16]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X31Y52         FDRE (Setup_fdre_C_CE)      -0.205    12.915    u_clk_manager/maximum_reg[16]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                         -10.603    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 settings_menu/difficulty_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/maximum_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 1.575ns (29.995%)  route 3.676ns (70.005%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.677     5.346    settings_menu/CLK
    SLICE_X26Y48         FDRE                                         r  settings_menu/difficulty_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     5.802 f  settings_menu/difficulty_reg[1]/Q
                         net (fo=54, routed)          1.506     7.308    settings_menu/Q[1]
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.432 r  settings_menu/i__carry_i_3/O
                         net (fo=1, routed)           0.488     7.920    u_clk_manager/maximum0_inferred__0/i__carry__0_0[1]
    SLICE_X32Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.440 r  u_clk_manager/maximum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.440    u_clk_manager/maximum0_inferred__0/i__carry_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.557 r  u_clk_manager/maximum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.557    u_clk_manager/maximum0_inferred__0/i__carry__0_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.674 r  u_clk_manager/maximum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.674    u_clk_manager/maximum0_inferred__0/i__carry__1_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.791 r  u_clk_manager/maximum0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.017     9.808    u_clk_manager/maximum0_inferred__0/i__carry__2_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.932 r  u_clk_manager/maximum[31]_i_1/O
                         net (fo=31, routed)          0.665    10.597    u_clk_manager/maximum[31]_i_1_n_0
    SLICE_X31Y51         FDSE                                         r  u_clk_manager/maximum_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.487    12.879    u_clk_manager/CLK
    SLICE_X31Y51         FDSE                                         r  u_clk_manager/maximum_reg[10]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X31Y51         FDSE (Setup_fdse_C_CE)      -0.205    12.915    u_clk_manager/maximum_reg[10]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 settings_menu/difficulty_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/maximum_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 1.575ns (29.995%)  route 3.676ns (70.005%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.677     5.346    settings_menu/CLK
    SLICE_X26Y48         FDRE                                         r  settings_menu/difficulty_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     5.802 f  settings_menu/difficulty_reg[1]/Q
                         net (fo=54, routed)          1.506     7.308    settings_menu/Q[1]
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.432 r  settings_menu/i__carry_i_3/O
                         net (fo=1, routed)           0.488     7.920    u_clk_manager/maximum0_inferred__0/i__carry__0_0[1]
    SLICE_X32Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.440 r  u_clk_manager/maximum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.440    u_clk_manager/maximum0_inferred__0/i__carry_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.557 r  u_clk_manager/maximum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.557    u_clk_manager/maximum0_inferred__0/i__carry__0_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.674 r  u_clk_manager/maximum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.674    u_clk_manager/maximum0_inferred__0/i__carry__1_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.791 r  u_clk_manager/maximum0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.017     9.808    u_clk_manager/maximum0_inferred__0/i__carry__2_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.932 r  u_clk_manager/maximum[31]_i_1/O
                         net (fo=31, routed)          0.665    10.597    u_clk_manager/maximum[31]_i_1_n_0
    SLICE_X31Y51         FDRE                                         r  u_clk_manager/maximum_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.487    12.879    u_clk_manager/CLK
    SLICE_X31Y51         FDRE                                         r  u_clk_manager/maximum_reg[11]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X31Y51         FDRE (Setup_fdre_C_CE)      -0.205    12.915    u_clk_manager/maximum_reg[11]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  2.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_clk_manager/maximum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/maximum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.342ns (76.820%)  route 0.103ns (23.180%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.566     1.478    u_clk_manager/CLK
    SLICE_X31Y49         FDRE                                         r  u_clk_manager/maximum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_clk_manager/maximum_reg[2]/Q
                         net (fo=8, routed)           0.103     1.722    u_clk_manager/Q[1]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.869 r  u_clk_manager/_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.869    u_clk_manager/_inferred__1/i___0_carry_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  u_clk_manager/_inferred__1/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.923    u_clk_manager/maximum1_in[5]
    SLICE_X31Y50         FDRE                                         r  u_clk_manager/maximum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.829     1.988    u_clk_manager/CLK
    SLICE_X31Y50         FDRE                                         r  u_clk_manager/maximum_reg[5]/C
                         clock pessimism             -0.247     1.742    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.847    u_clk_manager/maximum_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_clk_manager/maximum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/maximum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.353ns (77.379%)  route 0.103ns (22.621%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.566     1.478    u_clk_manager/CLK
    SLICE_X31Y49         FDRE                                         r  u_clk_manager/maximum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_clk_manager/maximum_reg[2]/Q
                         net (fo=8, routed)           0.103     1.722    u_clk_manager/Q[1]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.869 r  u_clk_manager/_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.869    u_clk_manager/_inferred__1/i___0_carry_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  u_clk_manager/_inferred__1/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.934    u_clk_manager/maximum1_in[7]
    SLICE_X31Y50         FDRE                                         r  u_clk_manager/maximum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.829     1.988    u_clk_manager/CLK
    SLICE_X31Y50         FDRE                                         r  u_clk_manager/maximum_reg[7]/C
                         clock pessimism             -0.247     1.742    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.847    u_clk_manager/maximum_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_clk_manager/maximum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/maximum_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.378ns (78.554%)  route 0.103ns (21.446%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.566     1.478    u_clk_manager/CLK
    SLICE_X31Y49         FDRE                                         r  u_clk_manager/maximum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_clk_manager/maximum_reg[2]/Q
                         net (fo=8, routed)           0.103     1.722    u_clk_manager/Q[1]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.869 r  u_clk_manager/_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.869    u_clk_manager/_inferred__1/i___0_carry_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  u_clk_manager/_inferred__1/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.959    u_clk_manager/maximum1_in[6]
    SLICE_X31Y50         FDSE                                         r  u_clk_manager/maximum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.829     1.988    u_clk_manager/CLK
    SLICE_X31Y50         FDSE                                         r  u_clk_manager/maximum_reg[6]/C
                         clock pessimism             -0.247     1.742    
    SLICE_X31Y50         FDSE (Hold_fdse_C_D)         0.105     1.847    u_clk_manager/maximum_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_clk_manager/maximum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/maximum_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.378ns (78.554%)  route 0.103ns (21.446%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.566     1.478    u_clk_manager/CLK
    SLICE_X31Y49         FDRE                                         r  u_clk_manager/maximum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_clk_manager/maximum_reg[2]/Q
                         net (fo=8, routed)           0.103     1.722    u_clk_manager/Q[1]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.869 r  u_clk_manager/_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.869    u_clk_manager/_inferred__1/i___0_carry_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  u_clk_manager/_inferred__1/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.959    u_clk_manager/maximum1_in[8]
    SLICE_X31Y50         FDRE                                         r  u_clk_manager/maximum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.829     1.988    u_clk_manager/CLK
    SLICE_X31Y50         FDRE                                         r  u_clk_manager/maximum_reg[8]/C
                         clock pessimism             -0.247     1.742    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.847    u_clk_manager/maximum_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_clk_manager/maximum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/maximum_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.381ns (78.687%)  route 0.103ns (21.313%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.566     1.478    u_clk_manager/CLK
    SLICE_X31Y49         FDRE                                         r  u_clk_manager/maximum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_clk_manager/maximum_reg[2]/Q
                         net (fo=8, routed)           0.103     1.722    u_clk_manager/Q[1]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.869 r  u_clk_manager/_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.869    u_clk_manager/_inferred__1/i___0_carry_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  u_clk_manager/_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    u_clk_manager/_inferred__1/i___0_carry__0_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  u_clk_manager/_inferred__1/i___0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.962    u_clk_manager/maximum1_in[9]
    SLICE_X31Y51         FDSE                                         r  u_clk_manager/maximum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.829     1.988    u_clk_manager/CLK
    SLICE_X31Y51         FDSE                                         r  u_clk_manager/maximum_reg[9]/C
                         clock pessimism             -0.247     1.742    
    SLICE_X31Y51         FDSE (Hold_fdse_C_D)         0.105     1.847    u_clk_manager/maximum_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u_clk_manager/maximum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/maximum_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.392ns (79.161%)  route 0.103ns (20.839%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.566     1.478    u_clk_manager/CLK
    SLICE_X31Y49         FDRE                                         r  u_clk_manager/maximum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_clk_manager/maximum_reg[2]/Q
                         net (fo=8, routed)           0.103     1.722    u_clk_manager/Q[1]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.869 r  u_clk_manager/_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.869    u_clk_manager/_inferred__1/i___0_carry_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  u_clk_manager/_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    u_clk_manager/_inferred__1/i___0_carry__0_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  u_clk_manager/_inferred__1/i___0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.973    u_clk_manager/maximum1_in[11]
    SLICE_X31Y51         FDRE                                         r  u_clk_manager/maximum_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.829     1.988    u_clk_manager/CLK
    SLICE_X31Y51         FDRE                                         r  u_clk_manager/maximum_reg[11]/C
                         clock pessimism             -0.247     1.742    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.847    u_clk_manager/maximum_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_apuesta/sw1_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_apuesta/guess_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.566     1.478    u_apuesta/CLK
    SLICE_X29Y48         FDRE                                         r  u_apuesta/sw1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_apuesta/sw1_r_reg/Q
                         net (fo=4, routed)           0.087     1.707    u_apuesta/sw1_r
    SLICE_X28Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.752 r  u_apuesta/guess[2]_i_1/O
                         net (fo=1, routed)           0.000     1.752    u_apuesta/guess[2]_i_1_n_0
    SLICE_X28Y48         FDRE                                         r  u_apuesta/guess_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.834     1.993    u_apuesta/CLK
    SLICE_X28Y48         FDRE                                         r  u_apuesta/guess_reg[2]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X28Y48         FDRE (Hold_fdre_C_D)         0.121     1.612    u_apuesta/guess_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_clk_manager/maximum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/maximum_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.417ns (80.162%)  route 0.103ns (19.838%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.566     1.478    u_clk_manager/CLK
    SLICE_X31Y49         FDRE                                         r  u_clk_manager/maximum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_clk_manager/maximum_reg[2]/Q
                         net (fo=8, routed)           0.103     1.722    u_clk_manager/Q[1]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.869 r  u_clk_manager/_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.869    u_clk_manager/_inferred__1/i___0_carry_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  u_clk_manager/_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    u_clk_manager/_inferred__1/i___0_carry__0_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.998 r  u_clk_manager/_inferred__1/i___0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.998    u_clk_manager/maximum1_in[10]
    SLICE_X31Y51         FDSE                                         r  u_clk_manager/maximum_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.829     1.988    u_clk_manager/CLK
    SLICE_X31Y51         FDSE                                         r  u_clk_manager/maximum_reg[10]/C
                         clock pessimism             -0.247     1.742    
    SLICE_X31Y51         FDSE (Hold_fdse_C_D)         0.105     1.847    u_clk_manager/maximum_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_clk_manager/maximum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/maximum_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.417ns (80.162%)  route 0.103ns (19.838%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.566     1.478    u_clk_manager/CLK
    SLICE_X31Y49         FDRE                                         r  u_clk_manager/maximum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_clk_manager/maximum_reg[2]/Q
                         net (fo=8, routed)           0.103     1.722    u_clk_manager/Q[1]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.869 r  u_clk_manager/_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.869    u_clk_manager/_inferred__1/i___0_carry_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  u_clk_manager/_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    u_clk_manager/_inferred__1/i___0_carry__0_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.998 r  u_clk_manager/_inferred__1/i___0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.998    u_clk_manager/maximum1_in[12]
    SLICE_X31Y51         FDSE                                         r  u_clk_manager/maximum_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.829     1.988    u_clk_manager/CLK
    SLICE_X31Y51         FDSE                                         r  u_clk_manager/maximum_reg[12]/C
                         clock pessimism             -0.247     1.742    
    SLICE_X31Y51         FDSE (Hold_fdse_C_D)         0.105     1.847    u_clk_manager/maximum_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_clk_manager/maximum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/maximum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.420ns (80.276%)  route 0.103ns (19.724%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.566     1.478    u_clk_manager/CLK
    SLICE_X31Y49         FDRE                                         r  u_clk_manager/maximum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_clk_manager/maximum_reg[2]/Q
                         net (fo=8, routed)           0.103     1.722    u_clk_manager/Q[1]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.869 r  u_clk_manager/_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.869    u_clk_manager/_inferred__1/i___0_carry_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  u_clk_manager/_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    u_clk_manager/_inferred__1/i___0_carry__0_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  u_clk_manager/_inferred__1/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.947    u_clk_manager/_inferred__1/i___0_carry__1_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.001 r  u_clk_manager/_inferred__1/i___0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.001    u_clk_manager/maximum1_in[13]
    SLICE_X31Y52         FDRE                                         r  u_clk_manager/maximum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.829     1.988    u_clk_manager/CLK
    SLICE_X31Y52         FDRE                                         r  u_clk_manager/maximum_reg[13]/C
                         clock pessimism             -0.247     1.742    
    SLICE_X31Y52         FDRE (Hold_fdre_C_D)         0.105     1.847    u_clk_manager/maximum_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X33Y50    rgb_b_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X28Y53    rgb_g_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X27Y48    settings_menu/FSM_onehot_level_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y46    settings_menu/FSM_onehot_level_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y46    settings_menu/FSM_onehot_level_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y46    settings_menu/FSM_onehot_level_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y48    settings_menu/difficulty_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X26Y48    settings_menu/difficulty_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y48    settings_menu/difficulty_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y44    u_btn1/button_last_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y44    u_btn1/button_stable_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y44    u_btn1/pulse_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y42    u_btn0/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y42    u_btn0/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y42    u_btn0/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y42    u_btn0/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y43    u_btn1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y42    u_btn1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y42    u_btn1/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y50    rgb_b_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y53    rgb_g_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y48    settings_menu/FSM_onehot_level_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y48    settings_menu/FSM_onehot_level_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y46    settings_menu/FSM_onehot_level_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y46    settings_menu/FSM_onehot_level_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y46    settings_menu/FSM_onehot_level_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y46    settings_menu/FSM_onehot_level_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y46    settings_menu/FSM_onehot_level_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y46    settings_menu/FSM_onehot_level_reg[3]/C



