
---------- Begin Simulation Statistics ----------
final_tick                                 2297496500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 123821                       # Simulator instruction rate (inst/s)
host_mem_usage                                 731752                       # Number of bytes of host memory used
host_op_rate                                   227758                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    30.90                       # Real time elapsed on the host
host_tick_rate                               74344544                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3826475                       # Number of instructions simulated
sim_ops                                       7038490                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002297                       # Number of seconds simulated
sim_ticks                                  2297496500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5093011                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3574497                       # number of cc regfile writes
system.cpu.committedInsts                     3826475                       # Number of Instructions Simulated
system.cpu.committedOps                       7038490                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.200843                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.200843                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    215696                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142757                       # number of floating regfile writes
system.cpu.idleCycles                          170873                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                83655                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   980072                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.994617                       # Inst execution rate
system.cpu.iew.exec_refs                      1556682                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     481069                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  384355                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1214165                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                222                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8450                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               614448                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10322404                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1075613                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            169065                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9165251                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5266                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                168593                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80211                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                177294                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            293                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        46364                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37291                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12847802                       # num instructions consuming a value
system.cpu.iew.wb_count                       9056371                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.533412                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6853167                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.970921                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9114167                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15149942                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8733575                       # number of integer regfile writes
system.cpu.ipc                               0.832749                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.832749                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            181538      1.94%      1.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6844199     73.32%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20462      0.22%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                631961      6.77%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1300      0.01%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31761      0.34%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12008      0.13%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8673      0.09%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.01%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             513      0.01%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             201      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1024827     10.98%     93.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              445332      4.77%     98.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           76386      0.82%     99.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          51461      0.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9334316                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  224748                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              431982                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       193825                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             351286                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      135532                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014520                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  108821     80.29%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    504      0.37%     80.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     59      0.04%     80.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    97      0.07%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2971      2.19%     82.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4965      3.66%     86.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12653      9.34%     95.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5462      4.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9063562                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22814161                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8862546                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13255275                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10319772                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9334316                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2632                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3283908                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17858                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2417                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4193073                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4424121                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.109869                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.327140                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1874598     42.37%     42.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              362685      8.20%     50.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              492617     11.13%     61.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              457533     10.34%     72.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              401899      9.08%     81.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              311113      7.03%     88.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              280250      6.33%     94.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              178271      4.03%     98.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               65155      1.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4424121                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.031410                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            223885                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           153192                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1214165                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              614448                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3394260                       # number of misc regfile reads
system.cpu.numCycles                          4594994                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           13057                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4800                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        61508                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       123529                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1989                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2811                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1989                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         9600                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         9600                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   9600                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       307200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       307200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  307200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4800                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4800    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4800                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5792000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25429250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2297496500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             45541                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        34758                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        24761                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1989                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16479                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16479                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         25018                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20524                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        74796                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       110753                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                185549                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3185792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4592704                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7778496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            62021                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000064                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008031                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  62017     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      4      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              62021                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          121283500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          55505498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          37532486                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2297496500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                23278                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                33941                       # number of demand (read+write) hits
system.l2.demand_hits::total                    57219                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               23278                       # number of overall hits
system.l2.overall_hits::.cpu.data               33941                       # number of overall hits
system.l2.overall_hits::total                   57219                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1740                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3062                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4802                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1740                       # number of overall misses
system.l2.overall_misses::.cpu.data              3062                       # number of overall misses
system.l2.overall_misses::total                  4802                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    136331500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    233223000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        369554500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    136331500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    233223000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       369554500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            25018                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            37003                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                62021                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           25018                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           37003                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               62021                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.069550                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.082750                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077425                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.069550                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.082750                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077425                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78351.436782                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76166.884389                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76958.454810                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78351.436782                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76166.884389                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76958.454810                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3061                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4801                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3061                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4801                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    118941500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    202518500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    321460000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    118941500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    202518500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    321460000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.069550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.082723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077409                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.069550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.082723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.077409                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68357.183908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66160.895132                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66956.883983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68357.183908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66160.895132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66956.883983                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        34758                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            34758                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        34758                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        34758                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        24758                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            24758                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        24758                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        24758                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             13668                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13668                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2811                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2811                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    211830500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     211830500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         16479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.170581                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.170581                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75357.701885                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75357.701885                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    183720500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    183720500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.170581                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.170581                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65357.701885                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65357.701885                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          23278                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              23278                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1740                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1740                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    136331500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    136331500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        25018                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          25018                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.069550                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.069550                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78351.436782                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78351.436782                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1740                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1740                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    118941500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    118941500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.069550                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.069550                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68357.183908                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68357.183908                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         20273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             20273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     21392500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     21392500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20524                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20524                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.012230                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.012230                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85229.083665                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85229.083665                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     18798000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     18798000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.012181                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012181                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        75192                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        75192                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2297496500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3769.002659                       # Cycle average of tags in use
system.l2.tags.total_refs                      123523                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4800                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.733958                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1434.417890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2334.584768                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.043775                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.071246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.115021                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4800                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4320                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.146484                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    251850                       # Number of tag accesses
system.l2.tags.data_accesses                   251850                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2297496500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.cpu.inst::samples      1739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3061.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000601000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10132                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4800                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4800                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4800                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  307200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    133.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2297405000                       # Total gap between requests
system.mem_ctrls.avgGap                     478626.04                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       111296                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       195904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 48442293.600882522762                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 85268465.044451639056                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1739                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         3061                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     47441000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     77024250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27280.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25163.10                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       111296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       195904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        307200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       111296                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       111296                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1739                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         3061                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4800                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     48442294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     85268465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        133710759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     48442294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     48442294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     48442294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     85268465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       133710759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4800                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          387                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          347                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          195                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          249                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          252                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                34465250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              24000000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          124465250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7180.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25930.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3904                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.33                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          894                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   343.409396                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   220.594890                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   314.333836                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          240     26.85%     26.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          220     24.61%     51.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          117     13.09%     64.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           78      8.72%     73.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           65      7.27%     80.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           38      4.25%     84.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           25      2.80%     87.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           22      2.46%     90.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           89      9.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          894                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                307200                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              133.710759                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.04                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         2756040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1461075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       14358540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 181318800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    285975270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    641417760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1127287485                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   490.659065                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1664743750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     76700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    556052750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         3641400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1931655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       19913460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 181318800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    310527450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    620742240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1138075005                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   495.354402                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1610823250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     76700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    609973250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2297496500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2297496500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80211                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1425694                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  608156                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            693                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1521459                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                787908                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10892050                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1224                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 233430                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  49190                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 400687                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31448                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14762315                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29393402                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18370855                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    253413                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9881196                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4881113                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1232560                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2297496500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2297496500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       889478                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           889478                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       889478                       # number of overall hits
system.cpu.icache.overall_hits::total          889478                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        26766                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          26766                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        26766                       # number of overall misses
system.cpu.icache.overall_misses::total         26766                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    501079499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    501079499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    501079499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    501079499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       916244                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       916244                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       916244                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       916244                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.029213                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.029213                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.029213                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.029213                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18720.746432                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18720.746432                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18720.746432                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18720.746432                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          392                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          208                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          208                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        24761                       # number of writebacks
system.cpu.icache.writebacks::total             24761                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1748                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1748                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1748                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1748                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        25018                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        25018                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        25018                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        25018                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    420896499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    420896499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    420896499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    420896499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.027305                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.027305                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.027305                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.027305                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16823.746862                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16823.746862                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16823.746862                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16823.746862                       # average overall mshr miss latency
system.cpu.icache.replacements                  24761                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       889478                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          889478                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        26766                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         26766                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    501079499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    501079499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       916244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       916244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.029213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.029213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18720.746432                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18720.746432                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1748                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1748                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        25018                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        25018                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    420896499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    420896499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.027305                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.027305                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16823.746862                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16823.746862                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2297496500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.481115                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              914495                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             25017                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             36.554943                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.481115                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994067                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994067                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1857505                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1857505                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2297496500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       75960                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  421311                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1043                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 293                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 251315                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  466                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    185                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1078838                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      481780                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           491                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           239                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2297496500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2297496500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2297496500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      916626                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           538                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2297496500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1298646                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1370816                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1381556                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                292892                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80211                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               694398                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  3851                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11193249                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 16790                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         13799503                       # The number of ROB reads
system.cpu.rob.writes                        20946812                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1259776                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1259776                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1267454                       # number of overall hits
system.cpu.dcache.overall_hits::total         1267454                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        97607                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          97607                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        98253                       # number of overall misses
system.cpu.dcache.overall_misses::total         98253                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1284911995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1284911995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1284911995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1284911995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1357383                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1357383                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1365707                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1365707                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.071908                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.071908                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.071943                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071943                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13164.137767                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13164.137767                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13077.585366                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13077.585366                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2359                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               242                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.747934                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34758                       # number of writebacks
system.cpu.dcache.writebacks::total             34758                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        61067                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        61067                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        61067                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        61067                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        36540                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        36540                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        37003                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        37003                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    643652496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    643652496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    649282996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    649282996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026919                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026919                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027094                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027094                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17615.010837                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17615.010837                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17546.766370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17546.766370                       # average overall mshr miss latency
system.cpu.dcache.replacements                  36747                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       912424                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          912424                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        81122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         81122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    886319000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    886319000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       993546                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       993546                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.081649                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.081649                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10925.753803                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10925.753803                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        61061                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        61061                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20061                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20061                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    261729500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    261729500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020191                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020191                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13046.682618                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13046.682618                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       347352                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         347352                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        16485                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16485                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    398592995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    398592995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363837                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363837                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.045309                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.045309                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 24179.132241                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24179.132241                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    381922996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    381922996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.045292                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.045292                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 23176.345409                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23176.345409                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7678                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7678                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          646                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          646                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8324                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8324                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.077607                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.077607                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          463                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          463                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5630500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5630500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.055622                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.055622                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 12160.907127                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12160.907127                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2297496500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           252.786713                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1304457                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             37003                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.252736                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   252.786713                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987448                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987448                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2768417                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2768417                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2297496500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2297496500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1373194                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1202024                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80632                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               744236                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  738468                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.224977                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   40251                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           14748                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10945                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3803                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          766                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3209358                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77214                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      3975070                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.770658                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.546068                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1930698     48.57%     48.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          676545     17.02%     65.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          321320      8.08%     73.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          337007      8.48%     82.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          152631      3.84%     85.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           68498      1.72%     87.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           50641      1.27%     88.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           50416      1.27%     90.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          387314      9.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      3975070                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3826475                       # Number of instructions committed
system.cpu.commit.opsCommitted                7038490                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1155987                       # Number of memory references committed
system.cpu.commit.loads                        792854                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810764                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6818799                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29684                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138398      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5099002     72.44%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20126      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765096     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343536      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7038490                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        387314                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3826475                       # Number of Instructions committed
system.cpu.thread0.numOps                     7038490                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1481396                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6627902                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1373194                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             789664                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       2856067                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  167888                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  344                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2268                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          100                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    916244                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 31119                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            4424121                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.666625                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.389752                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2482754     56.12%     56.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    83757      1.89%     58.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   153075      3.46%     61.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   164475      3.72%     65.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   122239      2.76%     67.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   151265      3.42%     71.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   137459      3.11%     74.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   188673      4.26%     78.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   940424     21.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              4424121                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.298846                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.442418                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
