Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Oct 28 10:58:41 2024
| Host         : eecs-digital-09 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 genblk1[5].filterm/mconv/products_red_reg[2][2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            genblk1[5].filterm/mconv/sum_red_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        13.004ns  (logic 7.849ns (60.359%)  route 5.155ns (39.641%))
  Logic Levels:           19  (CARRY4=13 LUT2=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 11.371 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.490ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.792 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.132    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, routed)           1.575    -2.461    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -5.793 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.132    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2762, routed)        1.546    -2.490    genblk1[5].filterm/mconv/clk_pixel
    SLICE_X35Y26         FDRE                                         r  genblk1[5].filterm/mconv/products_red_reg[2][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456    -2.034 r  genblk1[5].filterm/mconv/products_red_reg[2][2][0]/Q
                         net (fo=2, routed)           0.624    -1.409    genblk1[5].filterm/mconv/products_red_reg_n_0_[2][2][0]
    SLICE_X34Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    -0.859 r  genblk1[5].filterm/mconv/sum_red_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.859    genblk1[5].filterm/mconv/sum_red_reg[0]_i_12_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.640 r  genblk1[5].filterm/mconv/sum_red_reg[8]_i_15/O[0]
                         net (fo=1, routed)           0.578    -0.063    genblk1[5].filterm/mconv/sum_red_reg[8]_i_15_n_7
    SLICE_X35Y25         LUT2 (Prop_lut2_I1_O)        0.295     0.232 r  genblk1[5].filterm/mconv/sum_red[0]_i_13/O
                         net (fo=1, routed)           0.000     0.232    genblk1[5].filterm/mconv/sum_red[0]_i_13_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.633 r  genblk1[5].filterm/mconv/sum_red_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.633    genblk1[5].filterm/mconv/sum_red_reg[0]_i_11_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.855 r  genblk1[5].filterm/mconv/sum_red_reg[8]_i_12/O[0]
                         net (fo=1, routed)           0.703     1.558    genblk1[5].filterm/mconv/sum_red_reg[8]_i_12_n_7
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     2.407 r  genblk1[5].filterm/mconv/sum_red_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.407    genblk1[5].filterm/mconv/sum_red_reg[8]_i_11_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.629 r  genblk1[5].filterm/mconv/sum_red_reg[19]_i_31/O[0]
                         net (fo=3, routed)           0.498     3.127    genblk1[5].filterm/mconv/sum_red_reg[19]_i_31_n_7
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.299     3.426 r  genblk1[5].filterm/mconv/sum_red[19]_i_38__0/O
                         net (fo=1, routed)           0.000     3.426    genblk1[5].filterm/mconv/sum_red[19]_i_38__0_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.976 r  genblk1[5].filterm/mconv/sum_red_reg[19]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.976    genblk1[5].filterm/mconv/sum_red_reg[19]_i_23_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.198 r  genblk1[5].filterm/mconv/sum_red_reg[19]_i_19/O[0]
                         net (fo=3, routed)           0.910     5.109    genblk1[5].filterm/mconv/sum_red_reg[19]_i_19_n_7
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.299     5.408 r  genblk1[5].filterm/mconv/sum_red[19]_i_26/O
                         net (fo=1, routed)           0.000     5.408    genblk1[5].filterm/mconv/sum_red[19]_i_26_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.048 r  genblk1[5].filterm/mconv/sum_red_reg[19]_i_12/O[3]
                         net (fo=3, routed)           0.620     6.668    genblk1[5].filterm/mconv/sum_red_reg[19]_i_12_n_4
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.306     6.974 r  genblk1[5].filterm/mconv/sum_red[16]_i_21/O
                         net (fo=1, routed)           0.000     6.974    genblk1[5].filterm/mconv/sum_red[16]_i_21_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.350 r  genblk1[5].filterm/mconv/sum_red_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.350    genblk1[5].filterm/mconv/sum_red_reg[16]_i_9_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.569 r  genblk1[5].filterm/mconv/sum_red_reg[19]_i_6/O[0]
                         net (fo=3, routed)           0.652     8.221    genblk1[5].filterm/mconv/sum_red_reg[19]_i_6_n_7
    SLICE_X39Y26         LUT2 (Prop_lut2_I0_O)        0.295     8.516 r  genblk1[5].filterm/mconv/sum_red[19]_i_10/O
                         net (fo=1, routed)           0.000     8.516    genblk1[5].filterm/mconv/sum_red[19]_i_10_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.063 r  genblk1[5].filterm/mconv/sum_red_reg[19]_i_2/O[2]
                         net (fo=2, routed)           0.569     9.632    genblk1[5].filterm/mconv/C__0[18]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.302     9.934 r  genblk1[5].filterm/mconv/sum_red[19]_i_4__1/O
                         net (fo=1, routed)           0.000     9.934    genblk1[5].filterm/mconv/sum_red[19]_i_4__1_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.514 r  genblk1[5].filterm/mconv/sum_red_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.514    genblk1[5].filterm/mconv/sum_red0[19]
    SLICE_X41Y26         FDRE                                         r  genblk1[5].filterm/mconv/sum_red_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.019    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     8.266 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     9.848    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.939 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, routed)           1.457    11.396    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.267 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.848    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.939 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2762, routed)        1.432    11.371    genblk1[5].filterm/mconv/clk_pixel
    SLICE_X41Y26         FDRE                                         r  genblk1[5].filterm/mconv/sum_red_reg[19]/C
                         clock pessimism             -0.499    10.872    
                         clock uncertainty           -0.210    10.663    
    SLICE_X41Y26         FDRE (Setup_fdre_C_D)        0.062    10.725    genblk1[5].filterm/mconv/sum_red_reg[19]
  -------------------------------------------------------------------
                         required time                         10.725    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                  0.210    




