

================================================================
== Vitis HLS Report for 'hyperspectral_hw_wrapped_Pipeline_L4'
================================================================
* Date:           Tue Jul  9 14:02:51 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        Hyperspectral_DataFlow
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.713 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      544|      544|  5.440 us|  5.440 us|  544|  544|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L4      |      542|      542|         6|          3|          1|   180|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 9 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k_2 = alloca i32 1"   --->   Operation 10 'alloca' 'k_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_stream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %k_2"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc19.i.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%k = load i8 %k_2" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:23]   --->   Operation 15 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.85ns)   --->   "%icmp_ln23 = icmp_eq  i8 %k, i8 180" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:23]   --->   Operation 16 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 180, i64 180, i64 180"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.90ns)   --->   "%k_4 = add i8 %k, i8 1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:23]   --->   Operation 18 'add' 'k_4' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc19.i.i.split, void %for.inc.i13.i.preheader.exitStub" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:23]   --->   Operation 19 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln23 = store i8 %k_4, i8 %k_2" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:23]   --->   Operation 20 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.16>
ST_2 : Operation 21 [1/1] (2.16ns)   --->   "%sum_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_stream" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'read' 'sum_stream_read' <Predicate = (!icmp_ln23)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 6.22>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:25]   --->   Operation 22 'load' 'sum_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %sum_stream_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'bitcast' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 24 [4/4] (6.22ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:25]   --->   Operation 24 'fadd' 'sum_1' <Predicate = (!icmp_ln23)> <Delay = 6.22> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.22> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum"   --->   Operation 32 'load' 'sum_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_1"   --->   Operation 33 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.22>
ST_4 : Operation 25 [3/4] (6.22ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:25]   --->   Operation 25 'fadd' 'sum_1' <Predicate = true> <Delay = 6.22> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.22> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.22>
ST_5 : Operation 26 [2/4] (6.22ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:25]   --->   Operation 26 'fadd' 'sum_1' <Predicate = true> <Delay = 6.22> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.22> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.71>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:24]   --->   Operation 27 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 28 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/4] (6.22ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:25]   --->   Operation 29 'fadd' 'sum_1' <Predicate = true> <Delay = 6.22> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.22> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln23 = store i32 %sum_1, i32 %sum" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:23]   --->   Operation 30 'store' 'store_ln23' <Predicate = true> <Delay = 0.48>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc19.i.i" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:23]   --->   Operation 31 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sum_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum               (alloca           ) [ 0111111]
k_2               (alloca           ) [ 0100000]
specinterface_ln0 (specinterface    ) [ 0000000]
store_ln0         (store            ) [ 0000000]
store_ln0         (store            ) [ 0000000]
br_ln0            (br               ) [ 0000000]
k                 (load             ) [ 0000000]
icmp_ln23         (icmp             ) [ 0111000]
empty             (speclooptripcount) [ 0000000]
k_4               (add              ) [ 0000000]
br_ln23           (br               ) [ 0000000]
store_ln23        (store            ) [ 0000000]
sum_stream_read   (read             ) [ 0001000]
sum_load          (load             ) [ 0111111]
tmp               (bitcast          ) [ 0111111]
specpipeline_ln24 (specpipeline     ) [ 0000000]
specloopname_ln0  (specloopname     ) [ 0000000]
sum_1             (fadd             ) [ 0000000]
store_ln23        (store            ) [ 0000000]
br_ln23           (br               ) [ 0000000]
sum_load_1        (load             ) [ 0000000]
write_ln0         (write            ) [ 0000000]
ret_ln0           (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sum_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sum_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="sum_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="k_2_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_2/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="sum_stream_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_stream_read/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="write_ln0_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="32" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="0"/>
<pin id="62" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln0_store_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="8" slack="0"/>
<pin id="66" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln0_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="k_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln23_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="k_4_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_4/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln23_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="sum_load_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="2"/>
<pin id="95" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="1"/>
<pin id="99" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln23_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="5"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/6 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sum_load_1_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="2"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/3 "/>
</bind>
</comp>

<comp id="110" class="1005" name="sum_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="118" class="1005" name="k_2_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="icmp_ln23_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="129" class="1005" name="sum_stream_read_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_stream_read "/>
</bind>
</comp>

<comp id="134" class="1005" name="sum_load_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load "/>
</bind>
</comp>

<comp id="139" class="1005" name="tmp_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="28" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="36" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="73" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="73" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="82" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="93" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="100"><net_src comp="97" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="105"><net_src comp="59" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="106" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="113"><net_src comp="38" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="115"><net_src comp="110" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="116"><net_src comp="110" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="121"><net_src comp="42" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="124"><net_src comp="118" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="128"><net_src comp="76" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="46" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="137"><net_src comp="93" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="142"><net_src comp="97" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="59" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_out | {3 }
 - Input state : 
	Port: hyperspectral_hw_wrapped_Pipeline_L4 : sum_stream | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		k : 1
		icmp_ln23 : 2
		k_4 : 2
		br_ln23 : 3
		store_ln23 : 3
	State 2
	State 3
		sum_1 : 1
		write_ln0 : 1
	State 4
	State 5
	State 6
		store_ln23 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_59         |    0    |   168   |   439   |
|----------|----------------------------|---------|---------|---------|
|    add   |          k_4_fu_82         |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln23_fu_76      |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|   read   | sum_stream_read_read_fu_46 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_52   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    0    |   168   |   465   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   icmp_ln23_reg_125   |    1   |
|      k_2_reg_118      |    8   |
|    sum_load_reg_134   |   32   |
|      sum_reg_110      |   32   |
|sum_stream_read_reg_129|   32   |
|      tmp_reg_139      |   32   |
+-----------------------+--------+
|         Total         |   137  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_59 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_59 |  p1  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   128  ||  0.978  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   168  |   465  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   137  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   305  |   483  |
+-----------+--------+--------+--------+--------+
