D:\Gowin\Gowin_V1.9.3.01Beta\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\proj\dk_video_csi\src\frame_buffer\fifo\temp\FIFO\rev_1   -part GW2A_18  -package PBGA256  -grade -8    -maxfan 10000 -RWCheckOnRam 0 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile D:\proj\dk_video_csi\src\frame_buffer\fifo\temp\FIFO\rev_1\synlog\report\fifo_dma_write_16_128_premap.xml -merge_inferred_clocks 0  -implementation  rev_1  -ovm  D:\proj\dk_video_csi\src\frame_buffer\fifo\temp\FIFO\rev_1\fifo_dma_write_16_128.vm  -conchk_prepass  D:\proj\dk_video_csi\src\frame_buffer\fifo\temp\FIFO\rev_1\fifo_dma_write_16_128_cck.rpt   -autoconstraint  -freq 150.000   D:\proj\dk_video_csi\src\frame_buffer\fifo\temp\FIFO\rev_1\synwork\fifo_dma_write_16_128_mult.srs  -flow prepass  -gcc_prepass  -osrd  D:\proj\dk_video_csi\src\frame_buffer\fifo\temp\FIFO\rev_1\synwork\fifo_dma_write_16_128_prem.srd  -qsap  D:\proj\dk_video_csi\src\frame_buffer\fifo\temp\FIFO\rev_1\fifo_dma_write_16_128.sap  -devicelib  D:\Gowin\Gowin_V1.9.3.01Beta\SynplifyPro\lib\generic\gw2a.v  -ologparam  D:\proj\dk_video_csi\src\frame_buffer\fifo\temp\FIFO\rev_1\syntmp\fifo_dma_write_16_128.plg  -osyn  D:\proj\dk_video_csi\src\frame_buffer\fifo\temp\FIFO\rev_1\synwork\fifo_dma_write_16_128_prem.srd  -prjdir  D:\proj\dk_video_csi\src\frame_buffer\fifo\temp\FIFO\  -prjname  FIFO  -log  D:\proj\dk_video_csi\src\frame_buffer\fifo\temp\FIFO\rev_1\synlog\fifo_dma_write_16_128_premap.srr  -sn  2019.09  -jobname  "premap" 
relcom:..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.3.01Beta\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW2A_18 -package PBGA256 -grade -8 -maxfan 10000 -RWCheckOnRam 0 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile ..\synlog\report\fifo_dma_write_16_128_premap.xml -merge_inferred_clocks 0 -implementation rev_1 -ovm ..\fifo_dma_write_16_128.vm -conchk_prepass ..\fifo_dma_write_16_128_cck.rpt -autoconstraint -freq 150.000 ..\synwork\fifo_dma_write_16_128_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\fifo_dma_write_16_128_prem.srd -qsap ..\fifo_dma_write_16_128.sap -devicelib ..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.3.01Beta\SynplifyPro\lib\generic\gw2a.v -ologparam fifo_dma_write_16_128.plg -osyn ..\synwork\fifo_dma_write_16_128_prem.srd -prjdir ..\..\ -prjname FIFO -log ..\synlog\fifo_dma_write_16_128_premap.srr -sn 2019.09 -jobname "premap"
rc:1 success:1 runtime:7
file:..\fifo_dma_write_16_128.vm|io:o|time:0|size:-1|exec:0|csum:
file:..\fifo_dma_write_16_128_cck.rpt|io:o|time:1581495986|size:4355|exec:0|csum:
file:..\synwork\fifo_dma_write_16_128_mult.srs|io:i|time:1581495979|size:2527|exec:0|csum:9B7A25A9F7676AEF9428644027C61569
file:..\synwork\fifo_dma_write_16_128_prem.srd|io:o|time:1581495985|size:49325|exec:0|csum:
file:..\fifo_dma_write_16_128.sap|io:o|time:1581495986|size:238|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.3.01Beta\SynplifyPro\lib\generic\gw2a.v|io:i|time:1578425246|size:163815|exec:0|csum:9E2600B864B99F5A90D449698CC6DFCB
file:fifo_dma_write_16_128.plg|io:o|time:1581495983|size:0|exec:0|csum:
file:..\synwork\fifo_dma_write_16_128_prem.srd|io:o|time:1581495985|size:49325|exec:0|csum:
file:..\synlog\fifo_dma_write_16_128_premap.srr|io:o|time:1581495987|size:6926|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.3.01Beta\SynplifyPro\bin64\m_generic.exe|io:i|time:1579003370|size:41912320|exec:1|csum:F014417F03FB32F16492429A7FCD54E6
