<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="" id="TOPSS_CTRL">
  
  
  <register acronym="PID" description=" PID register " id="PID" offset="0x0" width="32">
    
  <bitfield begin="31" description="" end="16" id="" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="" end="11" id="" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description="" end="8" id="" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description="" end="6" id="" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="" end="0" id="" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="XTAL_FREQ" description="" id="XTAL_FREQ" offset="0x4" width="32">
    
  <bitfield begin="1" description="XTAL clock frequency status, 0x0 = 25MHz 0x1 = 40MHz 0x2 = 26MHz 0x3 = 38.4MHz" end="0" id="clkm_xtal_freq" rwaccess="R" width="2"></bitfield>
  </register>
  
  
  <register acronym="SOP_MODE" description="" id="SOP_MODE" offset="0x8" width="32">
    
  <bitfield begin="1" description="SOP MODE, 0x0 = Device Management Mode 0x1 = Application Mode 0x2 = Test mode 0x3 = Debug Mode" end="0" id="sop_mode" rwaccess="R" width="2"></bitfield>
  </register>
  
  
  <register acronym="RS232_BITINTERVAL_0_1" description="" id="RS232_BITINTERVAL_0_1" offset="0xC" width="32">
    
  <bitfield begin="27" description="BIT Interval value for 40MHz XTAL" end="16" id="rs232_bitinterval_1" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="11" description="BIT Interval value for 25MHz XTAL" end="0" id="rs232_bitinterval_0" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="RS232_BITINTERVAL_2_3" description="" id="RS232_BITINTERVAL_2_3" offset="0x10" width="32">
    
  <bitfield begin="27" description="BIT Interval value for 38.4MHz XTAL" end="16" id="rs232_bitinterval_3" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="11" description="BIT Interval value for 26MHz XTAL" end="0" id="rs232_bitinterval_2" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="DIG_SYNC_SELECT" description="" id="DIG_SYNC_SELECT" offset="0x14" width="32">
    
  <bitfield begin="1" description="Selects dig_sync_in for FRC 2'b00: dig_sync_in 2'b01: mcan_intr 2'b10: lin_intr" end="0" id="dig_sync_select" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="LIMP_MODE_GEN_EN" description="" id="LIMP_MODE_GEN_EN" offset="0x18" width="32">
    
  <bitfield begin="24" description="status reg for limp_mode_plldig_lockmon" end="24" id="limp_mode_plldig_lockmon" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="status reg for limp_mode_dcc" end="16" id="limp_mode_dcc" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="Enable PLLDIG lockmon to generate esm error 3'b000: PLLDIG lockmon will not generate esm error (multibit 000) 3'b111 : PLLDIG lockmon will generate esm error (multibit 111)" end="11" id="PLLDIG_LOCKMON_ESM_ERR_GEN_ENABLE" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="10" description="Enable PLLDIG lockmon to generate Limp mode 3'b000: PLLDIG lockmon will not generate Limp mode (multibit 000) 3'b111 : PLLDIG lockmon will generate Limp mode (multibit 111)" end="8" id="plldig_lockmon_limp_gen_enable" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="Enable EDCC Error to generate Limp mode 3'b000: EDCC Error will not generate Limp mode (multibit 000) 3'b111 : EDCC Error will generate Limp mode (multibit 111)" end="0" id="dcc_error_limp_gen_enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CTI_INTR_MUX_SEL" description="" id="CTI_INTR_MUX_SEL" offset="0x1C" width="32">
    
  <bitfield begin="26" description="CTI3 mux select 3'b000: FRAMETIMER_FRAME_START 3'b001: FRAME_START_OFFSET_INTR_TIME1 3'b010: BURST_START_OFFSET_TIME 3'b011: CHIRPTIMER_BURST_START 3'b100: CHIRPTIMER_BURST_END" end="24" id="CTI3_intr_mux_select" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="17" description="CTI2 mux select 2'b00: CHIRP_AVAIL_IRQ 2'b01: ADC_VALID_START 2'b10: CHIRPTIMER_CHIRP_START 2'b11: CHIRPTIMER_CHIRP_END" end="16" id="CTI2_intr_mux_select" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="10" description="CTI1 mux select 3'b000: app_rti_int_req0 3'b001: app_rti_int_req1 3'b010: tpcc_1_intagg 3'b011: tpcc_2_intagg 3'b100: hwa_loop_int 3'b101: hwa_paramdone_int" end="8" id="CTI1_intr_mux_select" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="1" description="CTI0 mux select 2'b00: ESM_LO_IRQ 2'b01: FEC_INTRundefined 2'b10: FEC_INTRundefined" end="0" id="CTI0_intr_mux_select" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="SECAP_TX_DATA" description="" id="SECAP_TX_DATA" offset="0x20" width="32">
    
  <bitfield begin="31" description="This register is used to pass data to the system security logic. The data is transmit from the external JTAG interface and hence is the Rx path for the SECAP interface." end="0" id="JTAGTXDATA" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="SECAP_TX_CONTROL" description="" id="SECAP_TX_CONTROL" offset="0x24" width="32">
    
  <bitfield begin="31" description="Tx Interrupt to indicate avaliablity of TXDATA . 1 - TXDATA available ; 0 - TXDATA not available" end="31" id="TXDATA_AVAIL" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="This register is provides the handshake for the JTAGTXDATA Register and can also be used to pass control information to the system security logic." end="0" id="JTAGTXCONTROL" rwaccess="R" width="31"></bitfield>
  </register>
  
  
  <register acronym="SECAP_RX_DATA" description="" id="SECAP_RX_DATA" offset="0x28" width="32">
    
  <bitfield begin="31" description="This register is used to pass data from the system security logic. The data is transmit from the SECAP interface to external JTAG interface and hence is the Tx path for the SECAP interface." end="0" id="JTAGRXDATA" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="SECAP_RX_CONTROL" description="" id="SECAP_RX_CONTROL" offset="0x2C" width="32">
    
  <bitfield begin="31" description="Tx Interrupt to indicate avaliablity of RXDATA . 1 - RXDATA available ; 0 - RXDATA not available" end="31" id="RXDATA_AVAIL" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="This register is provides the handshake for the JTAGRXDATA Register and can also be used to pass control information from the system security logic" end="0" id="JTAGRXCONTROL" rwaccess="RW" width="31"></bitfield>
  </register>
  
  
  <register acronym="dft_proc_dmled_exec" description="" id="dft_proc_dmled_exec" offset="0x30" width="32">
    
  <bitfield begin="17" description="dft_proc_dmled_obs_status" end="15" id="obs_status" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="14" description="dft_proc_dmled_cm3_status" end="12" id="cm3_status" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description="dft_proc_dmled_cm4_status" end="9" id="cm4_status" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="8" description="dft_proc_dmled_obs_exec" end="6" id="obs_exec" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="5" description="dft_proc_dmled_cm3_exec" end="3" id="cm3_exec" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="dft_proc_dmled_cm4_exec" end="0" id="cm4_exec" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="dft_proc_dmled_status" description="" id="dft_proc_dmled_status" offset="0x34" width="32">
    
  <bitfield begin="31" description="RESERVED" end="0" id="RESERVED" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="dft_config_reg" description="" id="dft_config_reg" offset="0x38" width="32">
    
  <bitfield begin="31" description="bitundefined: dft_dmled_status_obs_sel" end="0" id="ctrl" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="dft_pbist_st_key" description="" id="dft_pbist_st_key" offset="0x3C" width="32">
    
  <bitfield begin="31" description="dft_pbist_st_key" end="0" id="reg" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="dft_pbist_st_rst" description="" id="dft_pbist_st_rst" offset="0x40" width="32">
    
  <bitfield begin="31" description="dft_pbist_st_rst" end="0" id="reg" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TOP_INTMASK" description="" id="TOP_INTMASK" offset="0x44" width="32">
    
  <bitfield begin="31" description="Mask Interrupt from frame timer 1 : Interrupt is Masked 0 : Interrupt is Unmasked  Bit  0       -  Mask Interrupts from Frame Timer Bit 31:0   -  Reserved" end="0" id="set" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="DEBUG_STATUS_AON_1" description="" id="DEBUG_STATUS_AON_1" offset="0x48" width="32">
    
  <bitfield begin="21" description="status reg for bgap_hib_ref_cap_charge_en" end="21" id="bgap_hib_ref_cap_charge_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="status reg for bgap_hib_cap_sw_en" end="20" id="bgap_hib_cap_sw_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="status reg for bgap_cap_charge_en" end="19" id="bgap_cap_charge_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="status reg for bgap_cap_sw_enz" end="18" id="bgap_cap_sw_enz" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="status reg for bgap_en" end="17" id="bgap_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="status reg for bgap_state" end="13" id="bgap_state" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="12" description="status reg for dig_ka_ldo_en" end="12" id="dig_ka_ldo_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="status reg for dig_ldo_en" end="11" id="dig_ldo_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="status reg for dig_ldo_state" end="7" id="dig_ldo_state" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="6" description="status reg for sram_ka_ldo_en" end="6" id="sram_ka_ldo_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="status reg for sram_ldo_en" end="5" id="sram_ldo_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="status reg for sram_ldo_state" end="0" id="sram_ldo_state" rwaccess="R" width="5"></bitfield>
  </register>
  
  
  <register acronym="DEBUG_STATUS_AON_2" description="" id="DEBUG_STATUS_AON_2" offset="0x4C" width="32">
    
  <bitfield begin="24" description="status reg for clkm_xt_drive" end="20" id="clkm_xt_drive" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="19" description="status reg for clkm_xtal_freq" end="18" id="clkm_xtal_freq" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="17" description="status reg for clkm_limp_mode" end="17" id="clkm_limp_mode" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="status reg for clkm_host_clk_req_output_en" end="16" id="clkm_host_clk_req_output_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="status reg for clkm_host_clk_req" end="15" id="clkm_host_clk_req" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="status reg for clkm_first_wake_up" end="14" id="clkm_first_wake_up" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="status reg for clkm_oscillator_clk_valid" end="13" id="clkm_oscillator_clk_valid" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="status reg for clkm_xtal_det_status" end="12" id="clkm_xtal_det_status" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="status reg for clkm_xtal_det_en" end="11" id="clkm_xtal_det_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="status reg for clkm_slicer_en" end="10" id="clkm_slicer_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="status reg for clkm_xtal_en" end="9" id="clkm_xtal_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="status reg for clkm_slicer_bias_en" end="8" id="clkm_slicer_bias_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="status reg for clkm_slicer_ldo_en" end="7" id="clkm_slicer_ldo_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="status reg for clkm_xtal_det_status_in" end="6" id="clkm_xtal_det_status_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="status reg for clkm_state" end="0" id="clkm_state" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="DEBUG_STATUS_AON_3" description="" id="DEBUG_STATUS_AON_3" offset="0x50" width="32">
    
  <bitfield begin="9" description="status reg for wakeup_source_frc" end="9" id="wakeup_source_frc" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="status reg for wakeup_source_rtc" end="8" id="wakeup_source_rtc" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="status reg for wakeup_source_gpio" end="7" id="wakeup_source_gpio" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="status reg for wakeup_source_spi" end="6" id="wakeup_source_spi" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="status reg for wakeup_source_uart" end="5" id="wakeup_source_uart" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="status reg for wakeup_source_sleep_counter" end="4" id="wakeup_source_sleep_counter" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="status reg for radar_state" end="0" id="radar_state" rwaccess="R" width="4"></bitfield>
  </register>
  
  
  <register acronym="DEBUG_STATUS_AON_4" description="" id="DEBUG_STATUS_AON_4" offset="0x54" width="32">
    
  <bitfield begin="19" description="status reg for testdbg_logic_pscon_fsm" end="15" id="testdbg_logic_pscon_fsm" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="14" description="status reg for hwa_logic_pscon_fsm" end="10" id="hwa_logic_pscon_fsm" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="9" description="status reg for fec_logic_pscon_fsm" end="5" id="fec_logic_pscon_fsm" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="4" description="status reg for app_logic_pscon_fsm" end="0" id="app_logic_pscon_fsm" rwaccess="R" width="5"></bitfield>
  </register>
  
  
  <register acronym="DEBUG_STATUS_AON_5" description="" id="DEBUG_STATUS_AON_5" offset="0x58" width="32">
    
  <bitfield begin="23" description="status reg for fec_grp4mem_pscon_fsm" end="20" id="fec_grp4mem_pscon_fsm" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description="status reg for fec_mem_pscon_fsm" end="16" id="fec_mem_pscon_fsm" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="15" description="status reg for hwa_grp3_mem_pscon_fsm" end="12" id="hwa_grp3_mem_pscon_fsm" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="11" description="status reg for app_grp2_mem_pscon_fsm" end="8" id="app_grp2_mem_pscon_fsm" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="7" description="status reg for app_grp1_mem_pscon_fsm" end="4" id="app_grp1_mem_pscon_fsm" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="3" description="status reg for app_mem_pscon_fsm" end="0" id="app_mem_pscon_fsm" rwaccess="R" width="4"></bitfield>
  </register>
  
  
  <register acronym="DEBUG_STATUS_AON_6" description="" id="DEBUG_STATUS_AON_6" offset="0x5C" width="32">
    
  <bitfield begin="7" description="status reg for test_dbg_pd_pwr_req" end="7" id="test_dbg_pd_pwr_req" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="status reg for hwa_pd_pwr_req" end="6" id="hwa_pd_pwr_req" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="status reg for fec_pd_pwr_req" end="5" id="fec_pd_pwr_req" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="status reg for app_pd_pwr_req" end="4" id="app_pd_pwr_req" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="status reg for test_dbg_pd_is_sleep" end="3" id="test_dbg_pd_is_sleep" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="status reg for hwa_pd_is_sleep" end="2" id="hwa_pd_is_sleep" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="status reg for fec_pd_is_sleep" end="1" id="fec_pd_is_sleep" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="status reg for app_pd_is_sleep" end="0" id="app_pd_is_sleep" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="DEBUG_STATUS_AON_7" description="" id="DEBUG_STATUS_AON_7" offset="0x60" width="32">
    
  <bitfield begin="27" description="status reg for test_dbg_pd_pgoodout" end="27" id="test_dbg_pd_pgoodout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="status reg for test_dbg_pd_ponout" end="26" id="test_dbg_pd_ponout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="status reg for test_dbg_pd_pgoodin" end="25" id="test_dbg_pd_pgoodin" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="status reg for test_dbg_pd_ponin" end="24" id="test_dbg_pd_ponin" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="status reg for test_dbg_pd_isoscan" end="23" id="test_dbg_pd_isoscan" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="status reg for test_dbg_pd_iso_ram" end="22" id="test_dbg_pd_iso_ram" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="status reg for test_dbg_pd_iso" end="21" id="test_dbg_pd_iso" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="status reg for hwa_pd_pgoodout" end="20" id="hwa_pd_pgoodout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="status reg for hwa_pd_ponout" end="19" id="hwa_pd_ponout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="status reg for hwa_pd_pgoodin" end="18" id="hwa_pd_pgoodin" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="status reg for hwa_pd_ponin" end="17" id="hwa_pd_ponin" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="status reg for hwa_pd_isoscan" end="16" id="hwa_pd_isoscan" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="status reg for hwa_pd_iso_ram" end="15" id="hwa_pd_iso_ram" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="status reg for hwa_pd_iso" end="14" id="hwa_pd_iso" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="status reg for fec_pd_pgoodout" end="13" id="fec_pd_pgoodout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="status reg for fec_pd_ponout" end="12" id="fec_pd_ponout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="status reg for fec_pd_pgoodin" end="11" id="fec_pd_pgoodin" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="status reg for fec_pd_ponin" end="10" id="fec_pd_ponin" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="status reg for fec_pd_isoscan" end="9" id="fec_pd_isoscan" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="status reg for fec_pd_iso_ram" end="8" id="fec_pd_iso_ram" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="status reg for fec_pd_iso" end="7" id="fec_pd_iso" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="status reg for app_pd_pgoodout" end="6" id="app_pd_pgoodout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="status reg for app_pd_ponout" end="5" id="app_pd_ponout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="status reg for app_pd_pgoodin" end="4" id="app_pd_pgoodin" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="status reg for app_pd_ponin" end="3" id="app_pd_ponin" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="status reg for app_pd_isoscan" end="2" id="app_pd_isoscan" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="status reg for app_pd_iso_ram" end="1" id="app_pd_iso_ram" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="status reg for app_pd_iso" end="0" id="app_pd_iso" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="DEBUG_STATUS_AON_8" description="" id="DEBUG_STATUS_AON_8" offset="0x64" width="32">
    
  <bitfield begin="23" description="status reg for app_pd_mem_grp2_agoodin" end="23" id="app_pd_mem_grp2_agoodin" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="status reg for app_pd_mem_grp2_aonin" end="22" id="app_pd_mem_grp2_aonin" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="status reg for app_pd_mem_grp2_agoodout" end="21" id="app_pd_mem_grp2_agoodout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="status reg for app_pd_mem_grp2_aonout" end="20" id="app_pd_mem_grp2_aonout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="status reg for app_pd_mem_grp1_agoodin" end="18" id="app_pd_mem_grp1_agoodin" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="17" description="status reg for app_pd_mem_grp1_aonin" end="16" id="app_pd_mem_grp1_aonin" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="15" description="status reg for app_pd_mem_grp1_agoodout" end="14" id="app_pd_mem_grp1_agoodout" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description="status reg for app_pd_mem_grp1_aonout" end="12" id="app_pd_mem_grp1_aonout" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="11" description="status reg for app_pd_mem_agoodin" end="9" id="app_pd_mem_agoodin" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="8" description="status reg for app_pd_mem_aonin" end="6" id="app_pd_mem_aonin" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="5" description="status reg for app_pd_mem_agoodout" end="3" id="app_pd_mem_agoodout" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="2" description="status reg for app_pd_mem_aonout" end="0" id="app_pd_mem_aonout" rwaccess="R" width="3"></bitfield>
  </register>
  
  
  <register acronym="DEBUG_STATUS_AON_9" description="" id="DEBUG_STATUS_AON_9" offset="0x68" width="32">
    
  <bitfield begin="11" description="status reg for app_pd_mem_grp2_dftrtagood" end="11" id="app_pd_mem_grp2_dftrtagood" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="status reg for app_pd_mem_grp2_dftrtaon" end="10" id="app_pd_mem_grp2_dftrtaon" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="status reg for app_pd_mem_grp1_dftrtagood" end="8" id="app_pd_mem_grp1_dftrtagood" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="7" description="status reg for app_pd_mem_grp1_dftrtaon" end="6" id="app_pd_mem_grp1_dftrtaon" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="status reg for app_pd_mem_dftrtagood" end="3" id="app_pd_mem_dftrtagood" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="2" description="status reg for app_pd_mem_dftrtaon" end="0" id="app_pd_mem_dftrtaon" rwaccess="R" width="3"></bitfield>
  </register>
  
  
  <register acronym="DEBUG_STATUS_AON_10" description="" id="DEBUG_STATUS_AON_10" offset="0x6C" width="32">
    
  <bitfield begin="17" description="status reg for hwa_pd_mem_grp3_dftrtagood" end="15" id="hwa_pd_mem_grp3_dftrtagood" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="14" description="status reg for hwa_pd_mem_grp3_dftrtaon" end="12" id="hwa_pd_mem_grp3_dftrtaon" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="11" description="status reg for hwa_pd_mem_grp3_agoodin" end="9" id="hwa_pd_mem_grp3_agoodin" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="8" description="status reg for hwa_pd_mem_grp3_aonin" end="6" id="hwa_pd_mem_grp3_aonin" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="5" description="status reg for hwa_pd_mem_grp3_agoodout" end="3" id="hwa_pd_mem_grp3_agoodout" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="2" description="status reg for hwa_pd_mem_grp3_aonout" end="0" id="hwa_pd_mem_grp3_aonout" rwaccess="R" width="3"></bitfield>
  </register>
  
  
  <register acronym="DEBUG_STATUS_AON_11" description="" id="DEBUG_STATUS_AON_11" offset="0x70" width="32">
    
  <bitfield begin="17" description="status reg for fec_pd_mem_grp4_dftrtagood" end="16" id="fec_pd_mem_grp4_dftrtagood" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="15" description="status reg for fec_pd_mem_grp4_dftrtaon" end="14" id="fec_pd_mem_grp4_dftrtaon" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description="status reg for fec_pd_mem_dftrtagood" end="13" id="fec_pd_mem_dftrtagood" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="status reg for fec_pd_mem_dftrtaon" end="12" id="fec_pd_mem_dftrtaon" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="status reg for fec_pd_mem_grp4_agoodin" end="10" id="fec_pd_mem_grp4_agoodin" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="9" description="status reg for fec_pd_mem_grp4_aonin" end="8" id="fec_pd_mem_grp4_aonin" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="7" description="status reg for fec_pd_mem_grp4_agoodout" end="6" id="fec_pd_mem_grp4_agoodout" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="status reg for fec_pd_mem_grp4_aonout" end="4" id="fec_pd_mem_grp4_aonout" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="3" description="status reg for fec_pd_mem_agoodin" end="3" id="fec_pd_mem_agoodin" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="status reg for fec_pd_mem_aonin" end="2" id="fec_pd_mem_aonin" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="status reg for fec_pd_mem_agoodout" end="1" id="fec_pd_mem_agoodout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="status reg for fec_pd_mem_aonout" end="0" id="fec_pd_mem_aonout" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="DEBUG_STATUS_AON_12" description="" id="DEBUG_STATUS_AON_12" offset="0x74" width="32">
    
  <bitfield begin="13" description="status reg for vnwa_switch_screen_en" end="13" id="vnwa_switch_screen_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="status reg for vnwa_switch_weak_process" end="12" id="vnwa_switch_weak_process" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="status reg for fec_pd_mem_grp4_vnwa_switch_en" end="11" id="fec_pd_mem_grp4_vnwa_switch_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="status reg for hwa_pd_mem_grp3_vnwa_switch_en" end="10" id="hwa_pd_mem_grp3_vnwa_switch_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="status reg for app_pd_mem_grp2_vnwa_switch_en" end="9" id="app_pd_mem_grp2_vnwa_switch_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="status reg for app_pd_mem_grp1_vnwa_switch_en" end="8" id="app_pd_mem_grp1_vnwa_switch_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="status reg for fec_pd_mem_gpr4_lowres_switch_en" end="7" id="fec_pd_mem_gpr4_lowres_switch_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="status reg for hwa_pd_mem_gpr3_lowres_switch_en" end="6" id="hwa_pd_mem_gpr3_lowres_switch_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="status reg for app_pd_mem_grp2_lowres_switch_en" end="5" id="app_pd_mem_grp2_lowres_switch_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="status reg for app_pd_mem_grp1_lowres_switch_en" end="4" id="app_pd_mem_grp1_lowres_switch_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="status reg for fec_pd_mem_grp4_highres_switch_en" end="3" id="fec_pd_mem_grp4_highres_switch_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="status reg for hwa_pd_mem_grp3_highres_switch_en" end="2" id="hwa_pd_mem_grp3_highres_switch_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="status reg for app_pd_mem_grp2_highres_switch_en" end="1" id="app_pd_mem_grp2_highres_switch_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="status reg for app_pd_mem_grp1_highres_switch_en" end="0" id="app_pd_mem_grp1_highres_switch_en" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="DEBUG_STATUS_AON_13" description="" id="DEBUG_STATUS_AON_13" offset="0x78" width="32">
    
  <bitfield begin="2" description="status reg for hwa_pd_clkgate_en" end="2" id="hwa_pd_clkgate_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="status reg for fec_pd_clkgate_en" end="1" id="fec_pd_clkgate_en" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="status reg for app_pd_clkgate_en" end="0" id="app_pd_clkgate_en" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="DEBUG_STATUS_AON_14" description="" id="DEBUG_STATUS_AON_14" offset="0x7C" width="32">
    
  <bitfield begin="8" description="status reg for fec_pd_core_rstn" end="8" id="fec_pd_core_rstn" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="status reg for app_pd_core_rstn" end="7" id="app_pd_core_rstn" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="status reg for hwa_pd_warm_rstn" end="6" id="hwa_pd_warm_rstn" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="status reg for fec_pd_warm_rstn" end="5" id="fec_pd_warm_rstn" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="status reg for app_pd_warm_rstn" end="4" id="app_pd_warm_rstn" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="status reg for test_dbg_pd_por_rstn" end="3" id="test_dbg_pd_por_rstn" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="status reg for hwa_pd_por_rstn" end="2" id="hwa_pd_por_rstn" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="status reg for fec_pd_por_rstn" end="1" id="fec_pd_por_rstn" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="status reg for app_pd_por_rstn" end="0" id="app_pd_por_rstn" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="DEBUG_STATUS_AON_15" description="" id="DEBUG_STATUS_AON_15" offset="0x80" width="32">
    
  <bitfield begin="4" description="status reg for LVDS_DIS" end="4" id="LVDS_DIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="status reg for TEST_DIS" end="3" id="TEST_DIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="status reg for RS232_DIS" end="2" id="RS232_DIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="status reg for JTAG_DIS" end="1" id="JTAG_DIS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="status reg for DIS_JTAG" end="0" id="DIS_JTAG" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="DEBUG_STATUS_AON_16" description="" id="DEBUG_STATUS_AON_16" offset="0x84" width="32">
    
  <bitfield begin="0" description="status reg for icemelter_powakeemu" end="0" id="icemelter_powakeemu" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="APPSS_DYNAMIC_CLK_GATE_STATUS" description="" id="APPSS_DYNAMIC_CLK_GATE_STATUS" offset="0x88" width="32">
    
  <bitfield begin="2" description="Dynamic Clock gate Status of TPTC2 1 - Clock is Enabled 0 - Clock is Gated." end="2" id="tptc2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Dynamic Clock gate Status of TPTC1 1 - Clock is Enabled 0 - Clock is Gated." end="1" id="tptc1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="Dynamic Clock gate Status of XBARA 1 - Clock is Enabled 0 - Clock is Gated." end="0" id="xbara" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="LOCK0_KICK0" description="  - KICK0 component " id="LOCK0_KICK0" offset="0x1008" width="32">
    
  <bitfield begin="31" description=" - KICK0 component" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="LOCK0_KICK1" description="  - KICK1 component " id="LOCK0_KICK1" offset="0x100C" width="32">
    
  <bitfield begin="31" description=" - KICK1 component" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="intr_raw_status" description=" Interrupt Raw Status/Set Register " id="intr_raw_status" offset="0x1010" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="intr_enabled_status_clear" description=" Interrupt Enabled Status/Clear register " id="intr_enabled_status_clear" offset="0x1014" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="intr_enable" description=" Interrupt Enable register " id="intr_enable" offset="0x1018" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="intr_enable_clear" description=" Interrupt Enable Clear register " id="intr_enable_clear" offset="0x101C" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="eoi" description=" EOI register " id="eoi" offset="0x1020" width="32">
    
  <bitfield begin="7" description="EOI vector value. Write this with interrupt distribution value in the chip." end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="fault_address" description=" Fault Address register " id="fault_address" offset="0x1024" width="32">
    
  <bitfield begin="31" description="Fault Address." end="0" id="" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="fault_type_status" description=" Fault Type Status register " id="fault_type_status" offset="0x1028" width="32">
    
  <bitfield begin="6" description="Non-secure access." end="6" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="Fault Type   10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1    01_0000 = Supervisor write fault  - priv = 1 dir = 0   00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1   00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1   00_0010 = User write fault - priv = 0 dir = 0   00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1   00_0000 = No fault" end="0" id="" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="fault_attr_status" description=" Fault Attribute Status register " id="fault_attr_status" offset="0x102C" width="32">
    
  <bitfield begin="31" description="XID." end="20" id="" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="Route ID." end="8" id="" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="7" description="Privilege ID." end="0" id="" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="fault_clear" description=" Fault Clear register " id="fault_clear" offset="0x1030" width="32">
    
  <bitfield begin="0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." end="0" id="" rwaccess="W" width="1"></bitfield>
  </register>
</module>
