/*
 * I2C_config.h
 *
 *  Created on: Apr 10, 2017
 *      Author: Russel
 */

#ifndef I2C_CONFIG_H_
#define I2C_CONFIG_H_

#define ENABLED 1
#define DISABLED 0




#define TWCR_TWINT_STATUS 	DISABLED
#define TWCR_TWEA_STATUS 	DISABLED
#define TWCR_TWSTA_STATUS 	DISABLED
#define TWCR_TWSTO_STATUS 	DISABLED
#define TWCR_TWWC_STATUS 	DISABLED
#define TWCR_TWEN_STATUS 	ENABLED
#define TWCR_RESERVED_STATUS DISABLED
#define TWCR_TWIE_STATUS 	DISABLED





#define TWAR_TWA6_STATUS DISABLED
#define TWAR_TWA5_STATUS DISABLED
#define TWAR_TWA4_STATUS DISABLED
#define TWAR_TWA3_STATUS DISABLED
#define TWAR_TWA2_STATUS DISABLED
#define TWAR_TWA1_STATUS DISABLED
#define TWAR_TWA0_STATUS DISABLED
#define TWAR_TWGCE_STATUS DISABLED


#define TWSR_TWS7_STATUS DISABLED
#define TWSR_TWS6_STATUS DISABLED
#define TWSR_TWS5_STATUS DISABLED
#define TWSR_TWS4_STATUS DISABLED
#define TWSR_TWS3_STATUS DISABLED
#define TWSR_TWS2_STATUS DISABLED
#define TWSR_TWS1_STATUS DISABLED
#define TWSR_TWS0_STATUS DISABLED



#define TWBR_TWBR7_STATUS DISABLED
#define TWBR_TWBR6_STATUS DISABLED
#define TWBR_TWBR5_STATUS DISABLED
#define TWBR_TWBR4_STATUS DISABLED
#define TWBR_TWBR3_STATUS ENABLED
#define TWBR_TWBR2_STATUS ENABLED
#define TWBR_TWBR1_STATUS DISABLED
#define TWBR_TWBR0_STATUS DISABLED

#define I2C_SCL 12

/*cy is generated according to the following equation:
SCL frequency =
CPU Clock frequency/16 + 2(TWBR)* 4^TWPS

• TWBR = Value of the TWI Bit Rate Register
• TWPS = Value of the prescaler bits in the TWI Status Register
*/


#endif /* I2C_CONFIG_H_ */
