{
  "design": {
    "design_info": {
      "boundary_crc": "0x65BAC39C24F42DA",
      "device": "xczu7ev-ffvc1156-2-e",
      "name": "clock_domain",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": ""
    },
    "interface_ports": {
      "clk_300mhz": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        }
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "locked_0": {
        "direction": "O"
      },
      "write_clk_0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "clock_domain_clk_wiz_0_0_write_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "read_clk_0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "clock_domain_clk_wiz_0_0_write_clk",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "clock_domain_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "33.330000000000005"
          },
          "CLKOUT1_JITTER": {
            "value": "109.006"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "250.000"
          },
          "CLKOUT1_USED": {
            "value": "true"
          },
          "CLKOUT2_JITTER": {
            "value": "113.676"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "clk_300mhz"
          },
          "CLK_OUT1_PORT": {
            "value": "write_clk"
          },
          "CLK_OUT2_PORT": {
            "value": "read_clk"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "10.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "3.333"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "4.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "3"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      }
    },
    "interface_nets": {
      "clk_300mhz_1": {
        "interface_ports": [
          "clk_300mhz",
          "clk_wiz_0/CLK_IN1_D"
        ]
      }
    },
    "nets": {
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_0/reset"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "locked_0"
        ]
      },
      "clk_wiz_0_write_clk": {
        "ports": [
          "clk_wiz_0/write_clk",
          "write_clk_0"
        ]
      },
      "clk_wiz_0_read_clk": {
        "ports": [
          "clk_wiz_0/read_clk",
          "read_clk_0"
        ]
      }
    }
  }
}