memory[0]=655363
memory[1]=5439492
memory[2]=14417921
memory[3]=2424838
memory[4]=25165824
		instruction memory:
			instrMem[0]add 1 2 3
			instrMem[1]nand 2 3 4
			instrMem[2]sw 3 4 1
			instrMem[3]add 4 5 6
			instrMem[4]halt 0 0 0

@@@
state before cycle 0 starts
	pc 0
	data memory:
		dataMem[ 0 ] 655363
		dataMem[ 1 ] 5439492
		dataMem[ 2 ] 14417921
		dataMem[ 3 ] 2424838
		dataMem[ 4 ] 25165824
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 0
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 1463233000
		readRegB 32637
		offset 1296446324
	EXMEM:
		instruction noop 0 0 0
		branchTarget 1462962664
		aluResult 32637
		readRegB 1463233000
	MEMWB:
		instruction noop 0 0 0
		writeData 1463235832
	WBEND:
		instruction noop 0 0 0
		writeData 0
noop 0 0 0

@@@
state before cycle 1 starts
	pc 1
	data memory:
		dataMem[ 0 ] 655363
		dataMem[ 1 ] 5439492
		dataMem[ 2 ] 14417921
		dataMem[ 3 ] 2424838
		dataMem[ 4 ] 25165824
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 1 2 3
		pcPlus1 1
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 1296446324
		aluResult 32637
		readRegB 32637
	MEMWB:
		instruction noop 0 0 0
		writeData 1463235832
	WBEND:
		instruction noop 0 0 0
		writeData 1463235832
noop 0 0 0

@@@
state before cycle 2 starts
	pc 2
	data memory:
		dataMem[ 0 ] 655363
		dataMem[ 1 ] 5439492
		dataMem[ 2 ] 14417921
		dataMem[ 3 ] 2424838
		dataMem[ 4 ] 25165824
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction nand 2 3 4
		pcPlus1 2
	IDEX:
		instruction add 1 2 3
		pcPlus1 1
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 32637
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 1463235832
	WBEND:
		instruction noop 0 0 0
		writeData 1463235832
add 1 2 3

@@@
state before cycle 3 starts
	pc 3
	data memory:
		dataMem[ 0 ] 655363
		dataMem[ 1 ] 5439492
		dataMem[ 2 ] 14417921
		dataMem[ 3 ] 2424838
		dataMem[ 4 ] 25165824
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 3 4 1
		pcPlus1 3
	IDEX:
		instruction nand 2 3 4
		pcPlus1 2
		readRegA 0
		readRegB 0
		offset 3
	EXMEM:
		instruction add 1 2 3
		branchTarget 1
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 1463235832
	WBEND:
		instruction noop 0 0 0
		writeData 1463235832

hazards
nand 2 3 4

@@@
state before cycle 4 starts
	pc 4
	data memory:
		dataMem[ 0 ] 655363
		dataMem[ 1 ] 5439492
		dataMem[ 2 ] 14417921
		dataMem[ 3 ] 2424838
		dataMem[ 4 ] 25165824
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 4 5 6
		pcPlus1 4
	IDEX:
		instruction sw 3 4 1
		pcPlus1 3
		readRegA 0
		readRegB 0
		offset 4
	EXMEM:
		instruction nand 2 3 4
		branchTarget 5
		aluResult -1
		readRegB 0
	MEMWB:
		instruction add 1 2 3
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 1463235832

hazards

hazards
sw 3 4 1

@@@
state before cycle 5 starts
	pc 5
	data memory:
		dataMem[ 0 ] 655363
		dataMem[ 1 ] 5439492
		dataMem[ 2 ] 14417921
		dataMem[ 3 ] 2424838
		dataMem[ 4 ] 25165824
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 5
	IDEX:
		instruction add 4 5 6
		pcPlus1 4
		readRegA 0
		readRegB -1
		offset 1
	EXMEM:
		instruction sw 3 4 1
		branchTarget 7
		aluResult 1
		readRegB 0
	MEMWB:
		instruction nand 2 3 4
		writeData -1
	WBEND:
		instruction add 1 2 3
		writeData 0

hazards
add 4 5 6

@@@
state before cycle 6 starts
	pc 6
	data memory:
		dataMem[ 0 ] 655363
		dataMem[ 1 ] -1
		dataMem[ 2 ] 14417921
		dataMem[ 3 ] 2424838
		dataMem[ 4 ] 25165824
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] -1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 0
		pcPlus1 6
	IDEX:
		instruction halt 0 0 0
		pcPlus1 5
		readRegA -1
		readRegB 0
		offset 6
	EXMEM:
		instruction add 4 5 6
		branchTarget 5
		aluResult -1
		readRegB -1
	MEMWB:
		instruction sw 3 4 1
		writeData -1
	WBEND:
		instruction nand 2 3 4
		writeData -1
halt 0 0 0

@@@
state before cycle 7 starts
	pc 7
	data memory:
		dataMem[ 0 ] 655363
		dataMem[ 1 ] -1
		dataMem[ 2 ] 14417921
		dataMem[ 3 ] 2424838
		dataMem[ 4 ] 25165824
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] -1
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 0
		pcPlus1 7
	IDEX:
		instruction add 0 0 0
		pcPlus1 6
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction halt 0 0 0
		branchTarget 11
		aluResult -1
		readRegB 0
	MEMWB:
		instruction add 4 5 6
		writeData -1
	WBEND:
		instruction sw 3 4 1
		writeData -1
add 0 0 0

@@@
state before cycle 8 starts
	pc 8
	data memory:
		dataMem[ 0 ] 655363
		dataMem[ 1 ] -1
		dataMem[ 2 ] 14417921
		dataMem[ 3 ] 2424838
		dataMem[ 4 ] 25165824
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] -1
		reg[ 5 ] 0
		reg[ 6 ] -1
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 0
		pcPlus1 8
	IDEX:
		instruction add 0 0 0
		pcPlus1 7
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction add 0 0 0
		branchTarget 6
		aluResult 0
		readRegB 0
	MEMWB:
		instruction halt 0 0 0
		writeData -1
	WBEND:
		instruction add 4 5 6
		writeData -1
machine halted
total of 8 cycles executed
