

================================================================
== Vitis HLS Report for 'Axi2Mat'
================================================================
* Date:           Fri Sep  6 14:01:33 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histoframe_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+---------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   | min |   max   |   Type   |
    +---------+---------+----------+----------+-----+---------+----------+
    |       78|  1843277|  0.260 us|  6.144 ms|   77|  1843208|  dataflow|
    +---------+---------+----------+----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+---------+----------+
        |                               |                            |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
        |            Instance           |           Module           |   min   |   max   |    min    |    max    | min |   max   |   Type   |
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+---------+----------+
        |addrbound_1_U0                 |addrbound_1                 |        4|        4|  13.332 ns|  13.332 ns|    4|        4|        no|
        |Axi2Mat_Block_entry35_proc_U0  |Axi2Mat_Block_entry35_proc  |        0|        0|       0 ns|       0 ns|    0|        0|        no|
        |Axi2AxiStream_U0               |Axi2AxiStream               |       76|   115275|   0.253 us|   0.384 ms|   76|   115275|        no|
        |AxiStream2Mat_U0               |AxiStream2Mat               |        9|  1843208|  29.997 ns|   6.143 ms|    9|  1843208|  dataflow|
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      12|    -|
|FIFO             |        -|     -|     495|     335|    -|
|Instance         |        -|     4|    1495|    4819|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|    1992|    5184|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+------+------+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------+----------------------------+---------+----+------+------+-----+
    |Axi2AxiStream_U0               |Axi2AxiStream               |        0|   0|   287|   648|    0|
    |Axi2Mat_Block_entry35_proc_U0  |Axi2Mat_Block_entry35_proc  |        0|   0|    20|    20|    0|
    |AxiStream2Mat_U0               |AxiStream2Mat               |        0|   3|  1145|  4041|    0|
    |addrbound_1_U0                 |addrbound_1                 |        0|   1|    43|   110|    0|
    +-------------------------------+----------------------------+---------+----+------+------+-----+
    |Total                          |                            |        0|   4|  1495|  4819|    0|
    +-------------------------------+----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+----+----+-----+------+-----+---------+
    |     Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+----+----+-----+------+-----+---------+
    |axibound_V_U  |        0|  99|   0|    -|     2|   18|       36|
    |cols_c_U      |        0|  99|   0|    -|     4|   32|      128|
    |ldata_U       |        0|  99|   0|    -|     2|  128|      256|
    |p_channel_U   |        0|  99|   0|    -|     2|   18|       36|
    |rows_c_U      |        0|  99|   0|    -|     4|   32|      128|
    +--------------+---------+----+----+-----+------+-----+---------+
    |Total         |        0| 495|   0|    0|    14|  228|      584|
    +--------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Axi2AxiStream_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |addrbound_1_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |ap_idle                            |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                      |       and|   0|  0|   2|           1|           1|
    |ap_sync_Axi2AxiStream_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_addrbound_1_U0_ap_ready    |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  12|           6|           6|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Axi2AxiStream_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_addrbound_1_U0_ap_ready    |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  18|          4|    2|          4|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Axi2AxiStream_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_addrbound_1_U0_ap_ready    |  1|   0|    1|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  |  2|   0|    2|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|  128|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|   16|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|  128|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|         gmem1|       pointer|
|din                   |   in|   64|     ap_none|           din|        scalar|
|din_ap_vld            |   in|    1|     ap_none|           din|        scalar|
|in_mat_data1_din      |  out|    8|     ap_fifo|  in_mat_data1|       pointer|
|in_mat_data1_full_n   |   in|    1|     ap_fifo|  in_mat_data1|       pointer|
|in_mat_data1_write    |  out|    1|     ap_fifo|  in_mat_data1|       pointer|
|rows                  |   in|   32|     ap_none|          rows|        scalar|
|rows_ap_vld           |   in|    1|     ap_none|          rows|        scalar|
|cols                  |   in|   32|     ap_none|          cols|        scalar|
|cols_ap_vld           |   in|    1|     ap_none|          cols|        scalar|
|ap_clk                |   in|    1|  ap_ctrl_hs|       Axi2Mat|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|       Axi2Mat|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|       Axi2Mat|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|       Axi2Mat|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|       Axi2Mat|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|       Axi2Mat|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|       Axi2Mat|  return value|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 8 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 9 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_channel = alloca i64 1"   --->   Operation 10 'alloca' 'p_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cols_c = alloca i64 1"   --->   Operation 11 'alloca' 'cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rows_c = alloca i64 1"   --->   Operation 12 'alloca' 'rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ldata = alloca i64 1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1102]   --->   Operation 13 'alloca' 'ldata' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 14 [2/2] (1.21ns)   --->   "%call_ln214 = call void @addrbound.1, i18 %p_channel, i32 %rows_read, i32 %cols_read, i32 %rows_c, i32 %cols_c"   --->   Operation 14 'call' 'call_ln214' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln214 = call void @addrbound.1, i18 %p_channel, i32 %rows_read, i32 %cols_read, i32 %rows_c, i32 %cols_c"   --->   Operation 15 'call' 'call_ln214' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 16 [1/1] (1.21ns)   --->   "%axibound_V = call i18 @Axi2Mat_Block_entry35_proc, i18 %p_channel"   --->   Operation 16 'call' 'axibound_V' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%din_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %din"   --->   Operation 17 'read' 'din_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [2/2] (2.43ns)   --->   "%call_ln1111 = call void @Axi2AxiStream, i128 %gmem1, i64 %din_read, i128 %ldata, i18 %axibound_V" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1111]   --->   Operation 18 'call' 'call_ln1111' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln1111 = call void @Axi2AxiStream, i128 %gmem1, i64 %din_read, i128 %ldata, i18 %axibound_V" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1111]   --->   Operation 19 'call' 'call_ln1111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln1112 = call void @AxiStream2Mat, i128 %ldata, i8 %in_mat_data1, i32 %rows_c, i32 %cols_c" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1112]   --->   Operation 20 'call' 'call_ln1112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 21 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @cols_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i32 %cols_c, i32 %cols_c"   --->   Operation 21 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "%empty_72 = specchannel i32 @_ssdm_op_SpecChannel, void @rows_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i32 %rows_c, i32 %rows_c"   --->   Operation 23 'specchannel' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_17"   --->   Operation 25 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem1, void @empty_16, i32 0, i32 0, void @empty_17, i32 64, i32 115200, void @empty_14, void @empty_18, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_data1, void @empty_11, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%empty_73 = specchannel i32 @_ssdm_op_SpecChannel, void @ldata_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %ldata, i128 %ldata"   --->   Operation 28 'specchannel' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ldata, void @empty_11, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln1112 = call void @AxiStream2Mat, i128 %ldata, i8 %in_mat_data1, i32 %rows_c, i32 %cols_c" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1112]   --->   Operation 30 'call' 'call_ln1112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln1113 = ret" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1113]   --->   Operation 31 'ret' 'ret_ln1113' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ din]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_mat_data1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read                (read                ) [ 00100000]
rows_read                (read                ) [ 00100000]
p_channel                (alloca              ) [ 01110000]
cols_c                   (alloca              ) [ 01111111]
rows_c                   (alloca              ) [ 01111111]
ldata                    (alloca              ) [ 00111111]
call_ln214               (call                ) [ 00000000]
axibound_V               (call                ) [ 00001100]
din_read                 (read                ) [ 00000100]
call_ln1111              (call                ) [ 00000000]
empty                    (specchannel         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
empty_72                 (specchannel         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
empty_73                 (specchannel         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
call_ln1112              (call                ) [ 00000000]
ret_ln1113               (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="din">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_mat_data1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_mat_data1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rows">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cols">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addrbound.1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Axi2Mat_Block_entry35_proc"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Axi2AxiStream"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AxiStream2Mat"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="p_channel_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_channel/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="cols_c_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cols_c/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="rows_c_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rows_c/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="ldata_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ldata/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="cols_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="rows_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="din_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_read/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_addrbound_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="18" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="0" index="3" bw="32" slack="0"/>
<pin id="105" dir="0" index="4" bw="32" slack="0"/>
<pin id="106" dir="0" index="5" bw="32" slack="0"/>
<pin id="107" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln214/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="axibound_V_Axi2Mat_Block_entry35_proc_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="18" slack="0"/>
<pin id="113" dir="0" index="1" bw="18" slack="2"/>
<pin id="114" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="axibound_V/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_Axi2AxiStream_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="128" slack="0"/>
<pin id="119" dir="0" index="2" bw="64" slack="0"/>
<pin id="120" dir="0" index="3" bw="128" slack="3"/>
<pin id="121" dir="0" index="4" bw="18" slack="1"/>
<pin id="122" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1111/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_AxiStream2Mat_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="128" slack="5"/>
<pin id="129" dir="0" index="2" bw="8" slack="0"/>
<pin id="130" dir="0" index="3" bw="32" slack="5"/>
<pin id="131" dir="0" index="4" bw="32" slack="5"/>
<pin id="132" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1112/6 "/>
</bind>
</comp>

<comp id="135" class="1005" name="cols_read_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="140" class="1005" name="rows_read_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="145" class="1005" name="p_channel_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="18" slack="0"/>
<pin id="147" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="p_channel "/>
</bind>
</comp>

<comp id="151" class="1005" name="cols_c_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cols_c "/>
</bind>
</comp>

<comp id="157" class="1005" name="rows_c_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rows_c "/>
</bind>
</comp>

<comp id="163" class="1005" name="ldata_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="128" slack="3"/>
<pin id="165" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="ldata "/>
</bind>
</comp>

<comp id="169" class="1005" name="axibound_V_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="18" slack="1"/>
<pin id="171" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="axibound_V "/>
</bind>
</comp>

<comp id="174" class="1005" name="din_read_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="1"/>
<pin id="176" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="din_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="88" pin="2"/><net_sink comp="100" pin=2"/></net>

<net id="110"><net_src comp="82" pin="2"/><net_sink comp="100" pin=3"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="94" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="82" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="100" pin=3"/></net>

<net id="143"><net_src comp="88" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="148"><net_src comp="66" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="150"><net_src comp="145" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="154"><net_src comp="70" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="100" pin=5"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="126" pin=4"/></net>

<net id="160"><net_src comp="74" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="100" pin=4"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="126" pin=3"/></net>

<net id="166"><net_src comp="78" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="116" pin=3"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="172"><net_src comp="111" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="116" pin=4"/></net>

<net id="177"><net_src comp="94" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="116" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: in_mat_data1 | {6 7 }
 - Input state : 
	Port: Axi2Mat : gmem1 | {4 5 }
	Port: Axi2Mat : din | {4 }
	Port: Axi2Mat : in_mat_data1 | {}
	Port: Axi2Mat : rows | {1 }
	Port: Axi2Mat : cols | {1 }
  - Chain level:
	State 1
		call_ln214 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |            grp_addrbound_1_fu_100            |    1    |  0.854  |    62   |    50   |
|   call   | axibound_V_Axi2Mat_Block_entry35_proc_fu_111 |    0    |    0    |    0    |    0    |
|          |           grp_Axi2AxiStream_fu_116           |    0    |  0.854  |   449   |    56   |
|          |           grp_AxiStream2Mat_fu_126           |    3    |  2.135  |   807   |   2234  |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |             cols_read_read_fu_82             |    0    |    0    |    0    |    0    |
|   read   |             rows_read_read_fu_88             |    0    |    0    |    0    |    0    |
|          |              din_read_read_fu_94             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    4    |  3.843  |   1318  |   2340  |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|axibound_V_reg_169|   18   |
|  cols_c_reg_151  |   32   |
| cols_read_reg_135|   32   |
| din_read_reg_174 |   64   |
|   ldata_reg_163  |   128  |
| p_channel_reg_145|   18   |
|  rows_c_reg_157  |   32   |
| rows_read_reg_140|   32   |
+------------------+--------+
|       Total      |   356  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|  grp_addrbound_1_fu_100  |  p2  |   2  |  32  |   64   ||    9    |
|  grp_addrbound_1_fu_100  |  p3  |   2  |  32  |   64   ||    9    |
| grp_Axi2AxiStream_fu_116 |  p2  |   2  |  64  |   128  ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   256  ||  1.281  ||    27   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    3   |  1318  |  2340  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   356  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    5   |  1674  |  2367  |
+-----------+--------+--------+--------+--------+
