/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [5:0] _04_;
  reg [10:0] _05_;
  reg [6:0] _06_;
  wire [4:0] _07_;
  wire [4:0] _08_;
  wire [4:0] _09_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_28z;
  wire [34:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [13:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire [16:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [6:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [9:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_59z;
  wire [12:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_63z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [18:0] celloutsig_0_78z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [20:0] celloutsig_1_6z;
  wire [20:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = celloutsig_0_20z | ~(celloutsig_0_14z[2]);
  assign celloutsig_1_5z = celloutsig_1_3z[1] | ~(celloutsig_1_2z);
  assign celloutsig_1_14z = celloutsig_1_6z[5] | ~(celloutsig_1_1z[1]);
  assign celloutsig_0_18z = celloutsig_0_5z[12] | ~(celloutsig_0_13z[1]);
  assign celloutsig_0_42z = celloutsig_0_41z[4] | celloutsig_0_24z;
  assign celloutsig_0_79z = celloutsig_0_63z[0] | _02_;
  assign celloutsig_1_9z = celloutsig_1_1z[5] | celloutsig_1_2z;
  assign celloutsig_0_23z = celloutsig_0_16z[1] | celloutsig_0_6z;
  assign celloutsig_0_31z = _03_ ^ celloutsig_0_22z[3];
  assign celloutsig_0_50z = celloutsig_0_30z[0] ^ celloutsig_0_32z;
  assign celloutsig_0_59z = celloutsig_0_42z ^ in_data[58];
  assign celloutsig_0_66z = celloutsig_0_37z[6] ^ celloutsig_0_59z;
  assign celloutsig_0_7z = celloutsig_0_4z ^ celloutsig_0_5z[7];
  assign celloutsig_1_2z = celloutsig_1_1z[5] ^ in_data[160];
  assign celloutsig_0_12z = celloutsig_0_3z ^ celloutsig_0_9z[0];
  assign celloutsig_0_17z = celloutsig_0_4z ^ in_data[24];
  assign celloutsig_0_20z = celloutsig_0_9z[2] ^ celloutsig_0_3z;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _04_ <= 6'h00;
    else _04_ <= { celloutsig_0_29z[6:4], celloutsig_0_31z, celloutsig_0_20z, celloutsig_0_0z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _05_ <= 11'h000;
    else _05_ <= { celloutsig_0_50z, celloutsig_0_45z };
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _06_ <= 7'h00;
    else _06_ <= { celloutsig_1_10z[0], celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_12z };
  reg [9:0] _30_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _30_ <= 10'h000;
    else _30_ <= { _06_[3:0], celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_4z };
  assign out_data[105:96] = _30_;
  reg [4:0] _31_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _31_ <= 5'h00;
    else _31_ <= { celloutsig_0_10z[3:0], celloutsig_0_0z };
  assign { _07_[4:1], _00_ } = _31_;
  reg [4:0] _32_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _32_ <= 5'h00;
    else _32_ <= { celloutsig_0_13z[4:2], celloutsig_0_2z, celloutsig_0_6z };
  assign { _08_[4], _03_, _08_[2], _02_, _08_[0] } = _32_;
  reg [4:0] _33_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _33_ <= 5'h00;
    else _33_ <= { celloutsig_0_10z[1:0], celloutsig_0_23z, celloutsig_0_18z, celloutsig_0_6z };
  assign { _09_[4:2], _01_, _09_[0] } = _33_;
  assign celloutsig_1_8z = celloutsig_1_1z[5:1] / { 1'h1, celloutsig_1_6z[17:16], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_13z = celloutsig_0_10z / { 1'h1, celloutsig_0_1z[3:2], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_33z = { celloutsig_0_16z[5:0], celloutsig_0_17z, celloutsig_0_0z } >= { celloutsig_0_16z[6:0], celloutsig_0_20z };
  assign celloutsig_1_4z = { celloutsig_1_1z[2:0], celloutsig_1_0z, celloutsig_1_1z } >= in_data[132:121];
  assign celloutsig_1_11z = { celloutsig_1_7z[20:16], celloutsig_1_5z } > celloutsig_1_1z;
  assign celloutsig_0_2z = in_data[22:6] > { in_data[48:42], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[92:86] * { in_data[83:79], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_22z = celloutsig_0_16z[9:2] * { celloutsig_0_16z[8:2], celloutsig_0_19z };
  assign celloutsig_0_28z = { _07_[4:3], celloutsig_0_0z, celloutsig_0_4z } * { _07_[1], _00_, celloutsig_0_18z, celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[38:36] != in_data[27:25];
  assign celloutsig_0_3z = { in_data[16:10], celloutsig_0_1z } != { in_data[75:63], celloutsig_0_2z };
  assign celloutsig_0_4z = { in_data[52:49], celloutsig_0_3z } != in_data[74:70];
  assign celloutsig_0_6z = { celloutsig_0_1z[3:1], celloutsig_0_4z, celloutsig_0_3z } != celloutsig_0_1z[4:0];
  assign celloutsig_1_12z = { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_3z } != { celloutsig_1_0z[2:1], celloutsig_1_0z };
  assign celloutsig_1_13z = celloutsig_1_1z[3:0] != { celloutsig_1_8z[4:2], celloutsig_1_11z };
  assign celloutsig_1_16z = celloutsig_1_7z[19:6] != { celloutsig_1_7z[20:14], celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_13z };
  assign celloutsig_1_18z = celloutsig_1_7z[14:4] != { celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_19z = { celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z } != { in_data[95:80], celloutsig_0_6z };
  assign celloutsig_0_21z = { celloutsig_0_14z[9:3], celloutsig_0_9z, celloutsig_0_16z, _08_[4], _03_, _08_[2], _02_, _08_[0], _07_[4:1], _00_, celloutsig_0_2z, celloutsig_0_3z } != { in_data[57:49], celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_1z, _07_[4:1], _00_ };
  assign celloutsig_0_26z = { celloutsig_0_9z[1:0], celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_9z } != { celloutsig_0_16z[9:5], celloutsig_0_1z, celloutsig_0_5z, _09_[4:2], _01_, _09_[0], celloutsig_0_17z };
  assign celloutsig_0_78z = { celloutsig_0_22z[3:1], _04_, celloutsig_0_40z, celloutsig_0_22z, celloutsig_0_2z } >> { _05_, celloutsig_0_2z, celloutsig_0_50z, celloutsig_0_66z, celloutsig_0_9z };
  assign celloutsig_1_6z = { celloutsig_1_3z[0], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z } >> { in_data[153:134], celloutsig_1_2z };
  assign celloutsig_0_9z = { in_data[88:87], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z } >> { celloutsig_0_1z[5:3], celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_1_10z = celloutsig_1_1z[3:0] >> { celloutsig_1_8z[1], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_37z = { celloutsig_0_5z[11:0], celloutsig_0_28z, celloutsig_0_17z } >> { _03_, _08_[2], _02_, _08_[0], celloutsig_0_33z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_41z = { _00_, celloutsig_0_23z, _09_[4:2], _01_, _09_[0] } >> { celloutsig_0_36z, _08_[4], _03_, _08_[2], _02_, _08_[0], celloutsig_0_33z };
  assign celloutsig_0_45z = celloutsig_0_14z[11:2] >> celloutsig_0_16z;
  assign celloutsig_0_63z = { celloutsig_0_41z[2:1], celloutsig_0_42z, celloutsig_0_36z, celloutsig_0_32z } >> { _09_[4:2], celloutsig_0_21z, celloutsig_0_59z };
  assign celloutsig_1_1z = { in_data[154:152], celloutsig_1_0z } >> in_data[110:105];
  assign celloutsig_1_3z = celloutsig_1_0z >> celloutsig_1_1z[2:0];
  assign celloutsig_1_7z = { in_data[185:166], celloutsig_1_2z } >> celloutsig_1_6z;
  assign celloutsig_0_10z = celloutsig_0_1z[6:2] >> { celloutsig_0_5z[8:5], celloutsig_0_2z };
  assign celloutsig_0_29z = { celloutsig_0_10z[4:1], celloutsig_0_9z, _08_[4], _03_, _08_[2], _02_, _08_[0], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_4z } >> { celloutsig_0_13z[1], _07_[4:1], _00_, _07_[4:1], _00_, celloutsig_0_2z, celloutsig_0_21z, _09_[4:2], _01_, _09_[0], celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_4z, _09_[4:2], _01_, _09_[0], celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_30z = { celloutsig_0_1z[5:4], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_26z } >> { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_28z, _07_[4:1], _00_, celloutsig_0_24z, celloutsig_0_12z };
  assign celloutsig_0_5z = { in_data[79:69], celloutsig_0_4z, celloutsig_0_3z } - { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[166:164] - in_data[141:139];
  assign celloutsig_0_14z = { in_data[38:28], celloutsig_0_3z } - { celloutsig_0_9z[4:3], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_0_16z = { in_data[9:4], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_3z } - { celloutsig_0_1z[6:2], celloutsig_0_13z };
  assign celloutsig_0_36z = ~((celloutsig_0_19z & celloutsig_0_26z) | celloutsig_0_7z);
  assign celloutsig_0_40z = ~((celloutsig_0_21z & celloutsig_0_13z[0]) | _03_);
  assign celloutsig_0_24z = ~((celloutsig_0_14z[1] & celloutsig_0_19z) | celloutsig_0_18z);
  assign _07_[0] = _00_;
  assign { _08_[3], _08_[1] } = { _03_, _02_ };
  assign _09_[1] = _01_;
  assign { out_data[128], out_data[50:32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
