// Seed: 3370956546
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  inout id_1;
  always @(1) forever id_2 = id_1;
  logic id_3 = id_3 ^ id_3;
  assign id_1 = 1;
  logic id_4 = 1;
endmodule
