Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sram_behav xil_defaultlib.tb_sram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Programs/Work/SoC_Lecture_2022_fall/Homework/SoC_design/HW_3/sram_sync/sram_sync.srcs/sources_1/imports/HW_3/sram_sync.v" Line 1. Module sram_16x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Programs/Work/SoC_Lecture_2022_fall/Homework/SoC_design/HW_3/sram_sync/sram_sync.srcs/sources_1/imports/HW_3/sram_sync.v" Line 1. Module sram_16x8 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_16x8
Compiling module xil_defaultlib.tb_sram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sram_behav
