Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Mar 17 14:58:41 2025
| Host         : echo-x250 running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.406        0.000                      0                   42        0.209        0.000                      0                   42        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.406        0.000                      0                   42        0.209        0.000                      0                   42        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 ps2_rx_inst/parity_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_inst/scan_code_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.589ns (24.593%)  route 1.806ns (75.407%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.458     4.668    ps2_rx_inst/CLK
    SLICE_X7Y95          FDRE                                         r  ps2_rx_inst/parity_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.379     5.047 r  ps2_rx_inst/parity_bit_reg/Q
                         net (fo=2, routed)           1.076     6.123    ps2_rx_inst/parity_bit
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.105     6.228 r  ps2_rx_inst/scan_code[7]_i_3/O
                         net (fo=1, routed)           0.414     6.642    ps2_rx_inst/scan_code[7]_i_3_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.105     6.747 r  ps2_rx_inst/scan_code[7]_i_1/O
                         net (fo=8, routed)           0.316     7.063    ps2_rx_inst/p_0_in
    SLICE_X6Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.347    14.399    ps2_rx_inst/CLK
    SLICE_X6Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[0]/C
                         clock pessimism              0.242    14.640    
                         clock uncertainty           -0.035    14.605    
    SLICE_X6Y92          FDRE (Setup_fdre_C_CE)      -0.136    14.469    ps2_rx_inst/scan_code_reg[0]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 ps2_rx_inst/parity_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_inst/scan_code_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.589ns (24.593%)  route 1.806ns (75.407%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.458     4.668    ps2_rx_inst/CLK
    SLICE_X7Y95          FDRE                                         r  ps2_rx_inst/parity_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.379     5.047 r  ps2_rx_inst/parity_bit_reg/Q
                         net (fo=2, routed)           1.076     6.123    ps2_rx_inst/parity_bit
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.105     6.228 r  ps2_rx_inst/scan_code[7]_i_3/O
                         net (fo=1, routed)           0.414     6.642    ps2_rx_inst/scan_code[7]_i_3_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.105     6.747 r  ps2_rx_inst/scan_code[7]_i_1/O
                         net (fo=8, routed)           0.316     7.063    ps2_rx_inst/p_0_in
    SLICE_X6Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.347    14.399    ps2_rx_inst/CLK
    SLICE_X6Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[1]/C
                         clock pessimism              0.242    14.640    
                         clock uncertainty           -0.035    14.605    
    SLICE_X6Y92          FDRE (Setup_fdre_C_CE)      -0.136    14.469    ps2_rx_inst/scan_code_reg[1]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 ps2_rx_inst/parity_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_inst/scan_code_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.589ns (24.593%)  route 1.806ns (75.407%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.458     4.668    ps2_rx_inst/CLK
    SLICE_X7Y95          FDRE                                         r  ps2_rx_inst/parity_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.379     5.047 r  ps2_rx_inst/parity_bit_reg/Q
                         net (fo=2, routed)           1.076     6.123    ps2_rx_inst/parity_bit
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.105     6.228 r  ps2_rx_inst/scan_code[7]_i_3/O
                         net (fo=1, routed)           0.414     6.642    ps2_rx_inst/scan_code[7]_i_3_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.105     6.747 r  ps2_rx_inst/scan_code[7]_i_1/O
                         net (fo=8, routed)           0.316     7.063    ps2_rx_inst/p_0_in
    SLICE_X6Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.347    14.399    ps2_rx_inst/CLK
    SLICE_X6Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[6]/C
                         clock pessimism              0.242    14.640    
                         clock uncertainty           -0.035    14.605    
    SLICE_X6Y92          FDRE (Setup_fdre_C_CE)      -0.136    14.469    ps2_rx_inst/scan_code_reg[6]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 ps2_rx_inst/parity_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_inst/scan_code_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.589ns (24.593%)  route 1.806ns (75.407%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.458     4.668    ps2_rx_inst/CLK
    SLICE_X7Y95          FDRE                                         r  ps2_rx_inst/parity_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.379     5.047 r  ps2_rx_inst/parity_bit_reg/Q
                         net (fo=2, routed)           1.076     6.123    ps2_rx_inst/parity_bit
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.105     6.228 r  ps2_rx_inst/scan_code[7]_i_3/O
                         net (fo=1, routed)           0.414     6.642    ps2_rx_inst/scan_code[7]_i_3_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.105     6.747 r  ps2_rx_inst/scan_code[7]_i_1/O
                         net (fo=8, routed)           0.316     7.063    ps2_rx_inst/p_0_in
    SLICE_X6Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.347    14.399    ps2_rx_inst/CLK
    SLICE_X6Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[7]/C
                         clock pessimism              0.242    14.640    
                         clock uncertainty           -0.035    14.605    
    SLICE_X6Y92          FDRE (Setup_fdre_C_CE)      -0.136    14.469    ps2_rx_inst/scan_code_reg[7]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 ps2_rx_inst/parity_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_inst/scan_code_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.589ns (25.225%)  route 1.746ns (74.775%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.458     4.668    ps2_rx_inst/CLK
    SLICE_X7Y95          FDRE                                         r  ps2_rx_inst/parity_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.379     5.047 r  ps2_rx_inst/parity_bit_reg/Q
                         net (fo=2, routed)           1.076     6.123    ps2_rx_inst/parity_bit
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.105     6.228 r  ps2_rx_inst/scan_code[7]_i_3/O
                         net (fo=1, routed)           0.414     6.642    ps2_rx_inst/scan_code[7]_i_3_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.105     6.747 r  ps2_rx_inst/scan_code[7]_i_1/O
                         net (fo=8, routed)           0.256     7.003    ps2_rx_inst/p_0_in
    SLICE_X5Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.347    14.399    ps2_rx_inst/CLK
    SLICE_X5Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[2]/C
                         clock pessimism              0.242    14.640    
                         clock uncertainty           -0.035    14.605    
    SLICE_X5Y92          FDRE (Setup_fdre_C_CE)      -0.168    14.437    ps2_rx_inst/scan_code_reg[2]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 ps2_rx_inst/parity_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_inst/scan_code_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.589ns (25.225%)  route 1.746ns (74.775%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.458     4.668    ps2_rx_inst/CLK
    SLICE_X7Y95          FDRE                                         r  ps2_rx_inst/parity_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.379     5.047 r  ps2_rx_inst/parity_bit_reg/Q
                         net (fo=2, routed)           1.076     6.123    ps2_rx_inst/parity_bit
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.105     6.228 r  ps2_rx_inst/scan_code[7]_i_3/O
                         net (fo=1, routed)           0.414     6.642    ps2_rx_inst/scan_code[7]_i_3_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.105     6.747 r  ps2_rx_inst/scan_code[7]_i_1/O
                         net (fo=8, routed)           0.256     7.003    ps2_rx_inst/p_0_in
    SLICE_X5Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.347    14.399    ps2_rx_inst/CLK
    SLICE_X5Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[3]/C
                         clock pessimism              0.242    14.640    
                         clock uncertainty           -0.035    14.605    
    SLICE_X5Y92          FDRE (Setup_fdre_C_CE)      -0.168    14.437    ps2_rx_inst/scan_code_reg[3]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 ps2_rx_inst/parity_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_inst/scan_code_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.589ns (25.225%)  route 1.746ns (74.775%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.458     4.668    ps2_rx_inst/CLK
    SLICE_X7Y95          FDRE                                         r  ps2_rx_inst/parity_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.379     5.047 r  ps2_rx_inst/parity_bit_reg/Q
                         net (fo=2, routed)           1.076     6.123    ps2_rx_inst/parity_bit
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.105     6.228 r  ps2_rx_inst/scan_code[7]_i_3/O
                         net (fo=1, routed)           0.414     6.642    ps2_rx_inst/scan_code[7]_i_3_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.105     6.747 r  ps2_rx_inst/scan_code[7]_i_1/O
                         net (fo=8, routed)           0.256     7.003    ps2_rx_inst/p_0_in
    SLICE_X5Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.347    14.399    ps2_rx_inst/CLK
    SLICE_X5Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[4]/C
                         clock pessimism              0.242    14.640    
                         clock uncertainty           -0.035    14.605    
    SLICE_X5Y92          FDRE (Setup_fdre_C_CE)      -0.168    14.437    ps2_rx_inst/scan_code_reg[4]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 ps2_rx_inst/parity_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_inst/scan_code_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.589ns (25.225%)  route 1.746ns (74.775%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.458     4.668    ps2_rx_inst/CLK
    SLICE_X7Y95          FDRE                                         r  ps2_rx_inst/parity_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.379     5.047 r  ps2_rx_inst/parity_bit_reg/Q
                         net (fo=2, routed)           1.076     6.123    ps2_rx_inst/parity_bit
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.105     6.228 r  ps2_rx_inst/scan_code[7]_i_3/O
                         net (fo=1, routed)           0.414     6.642    ps2_rx_inst/scan_code[7]_i_3_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.105     6.747 r  ps2_rx_inst/scan_code[7]_i_1/O
                         net (fo=8, routed)           0.256     7.003    ps2_rx_inst/p_0_in
    SLICE_X5Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.347    14.399    ps2_rx_inst/CLK
    SLICE_X5Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[5]/C
                         clock pessimism              0.242    14.640    
                         clock uncertainty           -0.035    14.605    
    SLICE_X5Y92          FDRE (Setup_fdre_C_CE)      -0.168    14.437    ps2_rx_inst/scan_code_reg[5]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.602ns  (required time - arrival time)
  Source:                 ps2_rx_inst/ps2_clk_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_inst/shreg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.538ns (24.262%)  route 1.679ns (75.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.391     4.601    ps2_rx_inst/CLK
    SLICE_X8Y96          FDRE                                         r  ps2_rx_inst/ps2_clk_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.433     5.034 f  ps2_rx_inst/ps2_clk_sync_reg[0]/Q
                         net (fo=4, routed)           1.128     6.162    ps2_rx_inst/ps2_clk_sync[0]
    SLICE_X7Y95          LUT6 (Prop_lut6_I3_O)        0.105     6.267 r  ps2_rx_inst/shreg[7]_i_1/O
                         net (fo=8, routed)           0.551     6.819    ps2_rx_inst/shreg
    SLICE_X7Y92          FDRE                                         r  ps2_rx_inst/shreg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.347    14.399    ps2_rx_inst/CLK
    SLICE_X7Y92          FDRE                                         r  ps2_rx_inst/shreg_reg[0]/C
                         clock pessimism              0.226    14.624    
                         clock uncertainty           -0.035    14.589    
    SLICE_X7Y92          FDRE (Setup_fdre_C_CE)      -0.168    14.421    ps2_rx_inst/shreg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.421    
                         arrival time                          -6.819    
  -------------------------------------------------------------------
                         slack                                  7.602    

Slack (MET) :             7.602ns  (required time - arrival time)
  Source:                 ps2_rx_inst/ps2_clk_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_inst/shreg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.538ns (24.262%)  route 1.679ns (75.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.391     4.601    ps2_rx_inst/CLK
    SLICE_X8Y96          FDRE                                         r  ps2_rx_inst/ps2_clk_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.433     5.034 f  ps2_rx_inst/ps2_clk_sync_reg[0]/Q
                         net (fo=4, routed)           1.128     6.162    ps2_rx_inst/ps2_clk_sync[0]
    SLICE_X7Y95          LUT6 (Prop_lut6_I3_O)        0.105     6.267 r  ps2_rx_inst/shreg[7]_i_1/O
                         net (fo=8, routed)           0.551     6.819    ps2_rx_inst/shreg
    SLICE_X7Y92          FDRE                                         r  ps2_rx_inst/shreg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.347    14.399    ps2_rx_inst/CLK
    SLICE_X7Y92          FDRE                                         r  ps2_rx_inst/shreg_reg[1]/C
                         clock pessimism              0.226    14.624    
                         clock uncertainty           -0.035    14.589    
    SLICE_X7Y92          FDRE (Setup_fdre_C_CE)      -0.168    14.421    ps2_rx_inst/shreg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.421    
                         arrival time                          -6.819    
  -------------------------------------------------------------------
                         slack                                  7.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ps2_rx_inst/shreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_inst/scan_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.535%)  route 0.116ns (47.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.602     1.521    ps2_rx_inst/CLK
    SLICE_X7Y92          FDRE                                         r  ps2_rx_inst/shreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  ps2_rx_inst/shreg_reg[5]/Q
                         net (fo=3, routed)           0.116     1.765    ps2_rx_inst/p_4_in
    SLICE_X5Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.873     2.038    ps2_rx_inst/CLK
    SLICE_X5Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[5]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.019     1.556    ps2_rx_inst/scan_code_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ps2_rx_inst/shreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_inst/shreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.926%)  route 0.120ns (46.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.602     1.521    ps2_rx_inst/CLK
    SLICE_X7Y92          FDRE                                         r  ps2_rx_inst/shreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ps2_rx_inst/shreg_reg[3]/Q
                         net (fo=3, routed)           0.120     1.783    ps2_rx_inst/p_2_in
    SLICE_X7Y92          FDRE                                         r  ps2_rx_inst/shreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.873     2.038    ps2_rx_inst/CLK
    SLICE_X7Y92          FDRE                                         r  ps2_rx_inst/shreg_reg[2]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.047     1.568    ps2_rx_inst/shreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ps2_rx_inst/shreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_inst/scan_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.691%)  route 0.110ns (46.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.602     1.521    ps2_rx_inst/CLK
    SLICE_X7Y92          FDRE                                         r  ps2_rx_inst/shreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  ps2_rx_inst/shreg_reg[6]/Q
                         net (fo=3, routed)           0.110     1.760    ps2_rx_inst/p_5_in
    SLICE_X6Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.873     2.038    ps2_rx_inst/CLK
    SLICE_X6Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[6]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.010     1.544    ps2_rx_inst/scan_code_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ps2_rx_inst/bit_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_inst/parity_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.908%)  route 0.123ns (37.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.603     1.522    ps2_rx_inst/CLK
    SLICE_X6Y95          FDRE                                         r  ps2_rx_inst/bit_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  ps2_rx_inst/bit_cntr_reg[0]/Q
                         net (fo=7, routed)           0.123     1.810    ps2_rx_inst/bit_cntr[0]
    SLICE_X7Y95          LUT6 (Prop_lut6_I2_O)        0.045     1.855 r  ps2_rx_inst/parity_bit_i_1/O
                         net (fo=1, routed)           0.000     1.855    ps2_rx_inst/parity_bit_i_1_n_0
    SLICE_X7Y95          FDRE                                         r  ps2_rx_inst/parity_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.874     2.039    ps2_rx_inst/CLK
    SLICE_X7Y95          FDRE                                         r  ps2_rx_inst/parity_bit_reg/C
                         clock pessimism             -0.503     1.535    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.091     1.626    ps2_rx_inst/parity_bit_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ps2_rx_inst/ps2_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_inst/shreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.506%)  route 0.176ns (55.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.604     1.523    ps2_rx_inst/CLK
    SLICE_X7Y97          FDRE                                         r  ps2_rx_inst/ps2_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ps2_rx_inst/ps2_data_sync_reg/Q
                         net (fo=2, routed)           0.176     1.840    ps2_rx_inst/p_1_in[7]
    SLICE_X7Y94          FDRE                                         r  ps2_rx_inst/shreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.874     2.039    ps2_rx_inst/CLK
    SLICE_X7Y94          FDRE                                         r  ps2_rx_inst/shreg_reg[7]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.070     1.608    ps2_rx_inst/shreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ps2_rx_inst/shreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_inst/shreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.048%)  route 0.187ns (56.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.603     1.522    ps2_rx_inst/CLK
    SLICE_X7Y94          FDRE                                         r  ps2_rx_inst/shreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ps2_rx_inst/shreg_reg[7]/Q
                         net (fo=3, routed)           0.187     1.850    ps2_rx_inst/shreg_reg_n_0_[7]
    SLICE_X7Y92          FDRE                                         r  ps2_rx_inst/shreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.873     2.038    ps2_rx_inst/CLK
    SLICE_X7Y92          FDRE                                         r  ps2_rx_inst/shreg_reg[6]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.076     1.613    ps2_rx_inst/shreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 ps2_rx_inst/shreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_inst/scan_code_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.658%)  route 0.190ns (57.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.603     1.522    ps2_rx_inst/CLK
    SLICE_X7Y94          FDRE                                         r  ps2_rx_inst/shreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ps2_rx_inst/shreg_reg[7]/Q
                         net (fo=3, routed)           0.190     1.853    ps2_rx_inst/shreg_reg_n_0_[7]
    SLICE_X6Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.873     2.038    ps2_rx_inst/CLK
    SLICE_X6Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[7]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.063     1.600    ps2_rx_inst/scan_code_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ps2_rx_inst/shreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_inst/scan_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.153%)  route 0.162ns (55.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.602     1.521    ps2_rx_inst/CLK
    SLICE_X7Y92          FDRE                                         r  ps2_rx_inst/shreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  ps2_rx_inst/shreg_reg[4]/Q
                         net (fo=3, routed)           0.162     1.811    ps2_rx_inst/p_3_in
    SLICE_X5Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.873     2.038    ps2_rx_inst/CLK
    SLICE_X5Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[4]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.016     1.553    ps2_rx_inst/scan_code_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ps2_rx_inst/shreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_inst/shreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.640%)  route 0.159ns (55.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.602     1.521    ps2_rx_inst/CLK
    SLICE_X7Y92          FDRE                                         r  ps2_rx_inst/shreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  ps2_rx_inst/shreg_reg[5]/Q
                         net (fo=3, routed)           0.159     1.808    ps2_rx_inst/p_4_in
    SLICE_X7Y92          FDRE                                         r  ps2_rx_inst/shreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.873     2.038    ps2_rx_inst/CLK
    SLICE_X7Y92          FDRE                                         r  ps2_rx_inst/shreg_reg[4]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.022     1.543    ps2_rx_inst/shreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ps2_rx_inst/bit_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_inst/bit_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.207ns (50.336%)  route 0.204ns (49.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.603     1.522    ps2_rx_inst/CLK
    SLICE_X6Y95          FDRE                                         r  ps2_rx_inst/bit_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  ps2_rx_inst/bit_cntr_reg[0]/Q
                         net (fo=7, routed)           0.204     1.891    ps2_rx_inst/bit_cntr[0]
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.043     1.934 r  ps2_rx_inst/bit_cntr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.934    ps2_rx_inst/bit_cntr[1]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  ps2_rx_inst/bit_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.874     2.039    ps2_rx_inst/CLK
    SLICE_X6Y95          FDRE                                         r  ps2_rx_inst/bit_cntr_reg[1]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.131     1.653    ps2_rx_inst/bit_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y95     ps2_rx_inst/bit_cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y95     ps2_rx_inst/bit_cntr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y95     ps2_rx_inst/bit_cntr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y95     ps2_rx_inst/bit_cntr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y95     ps2_rx_inst/parity_bit_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y96     ps2_rx_inst/ps2_clk_sync_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y95     ps2_rx_inst/ps2_clk_sync_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y97     ps2_rx_inst/ps2_data_sync_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y92     ps2_rx_inst/scan_code_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     ps2_rx_inst/bit_cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     ps2_rx_inst/bit_cntr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     ps2_rx_inst/bit_cntr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     ps2_rx_inst/bit_cntr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     ps2_rx_inst/bit_cntr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     ps2_rx_inst/bit_cntr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     ps2_rx_inst/bit_cntr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     ps2_rx_inst/bit_cntr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     ps2_rx_inst/parity_bit_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     ps2_rx_inst/parity_bit_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     ps2_rx_inst/bit_cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     ps2_rx_inst/bit_cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     ps2_rx_inst/bit_cntr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     ps2_rx_inst/bit_cntr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     ps2_rx_inst/bit_cntr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     ps2_rx_inst/bit_cntr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     ps2_rx_inst/bit_cntr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     ps2_rx_inst/bit_cntr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     ps2_rx_inst/parity_bit_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     ps2_rx_inst/parity_bit_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_rx_inst/scan_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.303ns  (logic 4.084ns (49.183%)  route 4.219ns (50.817%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.667    ps2_rx_inst/CLK
    SLICE_X5Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.379     5.046 r  ps2_rx_inst/scan_code_reg[2]/Q
                         net (fo=10, routed)          0.919     5.966    ps2_rx_inst/scan_code__0[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I5_O)        0.105     6.071 r  ps2_rx_inst/SEG_OUT_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.682     6.753    ps2_rx_inst/SEG_OUT_OBUF[0]_inst_i_2_n_0
    SLICE_X4Y92          LUT4 (Prop_lut4_I0_O)        0.115     6.868 r  ps2_rx_inst/SEG_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.618     9.486    SEG_OUT_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.485    12.970 r  SEG_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.970    SEG_OUT[0]
    T10                                                               r  SEG_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_rx_inst/scan_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.958ns  (logic 3.890ns (48.881%)  route 4.068ns (51.119%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.667    ps2_rx_inst/CLK
    SLICE_X5Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.379     5.046 r  ps2_rx_inst/scan_code_reg[2]/Q
                         net (fo=10, routed)          1.065     6.112    ps2_rx_inst/scan_code__0[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I5_O)        0.105     6.217 r  ps2_rx_inst/SEG_OUT_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.401     6.618    ps2_rx_inst/SEG_OUT_OBUF[1]_inst_i_2_n_0
    SLICE_X4Y92          LUT4 (Prop_lut4_I0_O)        0.105     6.723 r  ps2_rx_inst/SEG_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.602     9.325    SEG_OUT_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.301    12.626 r  SEG_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.626    SEG_OUT[1]
    R10                                                               r  SEG_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_rx_inst/scan_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.605ns  (logic 4.119ns (54.158%)  route 3.486ns (45.842%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.667    ps2_rx_inst/CLK
    SLICE_X6Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.433     5.100 r  ps2_rx_inst/scan_code_reg[0]/Q
                         net (fo=10, routed)          0.698     5.798    ps2_rx_inst/scan_code__0[0]
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.105     5.903 r  ps2_rx_inst/SEG_OUT_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.826     6.730    ps2_rx_inst/SEG_OUT_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y92          LUT4 (Prop_lut4_I0_O)        0.115     6.845 r  ps2_rx_inst/SEG_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.962     8.807    SEG_OUT_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.466    12.273 r  SEG_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.273    SEG_OUT[3]
    K13                                                               r  SEG_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_rx_inst/scan_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.483ns  (logic 3.895ns (52.053%)  route 3.588ns (47.947%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.667    ps2_rx_inst/CLK
    SLICE_X5Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.379     5.046 r  ps2_rx_inst/scan_code_reg[2]/Q
                         net (fo=10, routed)          1.065     6.112    ps2_rx_inst/scan_code__0[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.105     6.217 r  ps2_rx_inst/SEG_OUT_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.116     6.332    ps2_rx_inst/SEG_OUT_OBUF[5]_inst_i_2_n_0
    SLICE_X5Y92          LUT4 (Prop_lut4_I0_O)        0.105     6.437 r  ps2_rx_inst/SEG_OUT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.407     8.844    SEG_OUT_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.306    12.151 r  SEG_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.151    SEG_OUT[5]
    T11                                                               r  SEG_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_rx_inst/scan_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.387ns  (logic 4.094ns (55.424%)  route 3.293ns (44.576%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.667    ps2_rx_inst/CLK
    SLICE_X6Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.433     5.100 r  ps2_rx_inst/scan_code_reg[1]/Q
                         net (fo=10, routed)          0.826     5.927    ps2_rx_inst/scan_code__0[1]
    SLICE_X5Y91          LUT5 (Prop_lut5_I0_O)        0.115     6.042 r  ps2_rx_inst/SEG_OUT_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.549     6.591    ps2_rx_inst/SEG_OUT_OBUF[4]_inst_i_3_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.267     6.858 r  ps2_rx_inst/SEG_OUT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.917     8.775    SEG_OUT_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.279    12.054 r  SEG_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.054    SEG_OUT[4]
    P15                                                               r  SEG_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_rx_inst/scan_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.843ns  (logic 3.828ns (55.935%)  route 3.015ns (44.065%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.667    ps2_rx_inst/CLK
    SLICE_X5Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.379     5.046 r  ps2_rx_inst/scan_code_reg[2]/Q
                         net (fo=10, routed)          0.915     5.962    ps2_rx_inst/scan_code__0[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I1_O)        0.105     6.067 r  ps2_rx_inst/SEG_OUT_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.546     6.613    ps2_rx_inst/SEG_OUT_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y92          LUT4 (Prop_lut4_I0_O)        0.105     6.718 r  ps2_rx_inst/SEG_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.554     8.272    SEG_OUT_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.239    11.511 r  SEG_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.511    SEG_OUT[2]
    K16                                                               r  SEG_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_rx_inst/scan_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.675ns  (logic 3.926ns (58.814%)  route 2.749ns (41.186%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.667    ps2_rx_inst/CLK
    SLICE_X6Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.433     5.100 f  ps2_rx_inst/scan_code_reg[1]/Q
                         net (fo=10, routed)          0.826     5.927    ps2_rx_inst/scan_code__0[1]
    SLICE_X5Y91          LUT5 (Prop_lut5_I0_O)        0.105     6.032 r  ps2_rx_inst/SEG_OUT_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.547     6.579    ps2_rx_inst/SEG_OUT_OBUF[6]_inst_i_3_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I3_O)        0.105     6.684 r  ps2_rx_inst/SEG_OUT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.376     8.060    SEG_OUT_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.283    11.343 r  SEG_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.343    SEG_OUT[6]
    L18                                                               r  SEG_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_rx_inst/scan_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.933ns  (logic 1.447ns (74.856%)  route 0.486ns (25.144%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.602     1.521    ps2_rx_inst/CLK
    SLICE_X6Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  ps2_rx_inst/scan_code_reg[0]/Q
                         net (fo=10, routed)          0.157     1.843    ps2_rx_inst/scan_code__0[0]
    SLICE_X5Y91          LUT5 (Prop_lut5_I2_O)        0.045     1.888 r  ps2_rx_inst/SEG_OUT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.329     2.216    SEG_OUT_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.455 r  SEG_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.455    SEG_OUT[6]
    L18                                                               r  SEG_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_rx_inst/scan_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.403ns (69.390%)  route 0.619ns (30.610%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.602     1.521    ps2_rx_inst/CLK
    SLICE_X6Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  ps2_rx_inst/scan_code_reg[6]/Q
                         net (fo=7, routed)           0.201     1.886    ps2_rx_inst/scan_code__0[6]
    SLICE_X4Y92          LUT4 (Prop_lut4_I1_O)        0.045     1.931 r  ps2_rx_inst/SEG_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.349    SEG_OUT_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.544 r  SEG_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.544    SEG_OUT[2]
    K16                                                               r  SEG_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_rx_inst/scan_code_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.443ns (63.733%)  route 0.821ns (36.267%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.602     1.521    ps2_rx_inst/CLK
    SLICE_X6Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  ps2_rx_inst/scan_code_reg[7]/Q
                         net (fo=7, routed)           0.226     1.912    ps2_rx_inst/scan_code[7]
    SLICE_X4Y91          LUT5 (Prop_lut5_I4_O)        0.045     1.957 r  ps2_rx_inst/SEG_OUT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.595     2.552    SEG_OUT_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.786 r  SEG_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.786    SEG_OUT[4]
    P15                                                               r  SEG_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_rx_inst/scan_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.527ns (65.747%)  route 0.795ns (34.253%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.602     1.521    ps2_rx_inst/CLK
    SLICE_X6Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  ps2_rx_inst/scan_code_reg[6]/Q
                         net (fo=7, routed)           0.201     1.886    ps2_rx_inst/scan_code__0[6]
    SLICE_X4Y92          LUT4 (Prop_lut4_I1_O)        0.045     1.931 r  ps2_rx_inst/SEG_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.594     2.526    SEG_OUT_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     3.844 r  SEG_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.844    SEG_OUT[3]
    K13                                                               r  SEG_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_rx_inst/scan_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.470ns (59.083%)  route 1.018ns (40.917%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.602     1.521    ps2_rx_inst/CLK
    SLICE_X6Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  ps2_rx_inst/scan_code_reg[6]/Q
                         net (fo=7, routed)           0.145     1.830    ps2_rx_inst/scan_code__0[6]
    SLICE_X5Y92          LUT4 (Prop_lut4_I1_O)        0.045     1.875 r  ps2_rx_inst/SEG_OUT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.873     2.749    SEG_OUT_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.010 r  SEG_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.010    SEG_OUT[5]
    T11                                                               r  SEG_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_rx_inst/scan_code_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.644ns  (logic 1.465ns (55.411%)  route 1.179ns (44.589%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.602     1.521    ps2_rx_inst/CLK
    SLICE_X6Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  ps2_rx_inst/scan_code_reg[7]/Q
                         net (fo=7, routed)           0.223     1.909    ps2_rx_inst/scan_code[7]
    SLICE_X4Y92          LUT4 (Prop_lut4_I3_O)        0.045     1.954 r  ps2_rx_inst/SEG_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.956     2.909    SEG_OUT_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.165 r  SEG_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.165    SEG_OUT[1]
    R10                                                               r  SEG_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_rx_inst/scan_code_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.722ns  (logic 1.551ns (57.005%)  route 1.170ns (42.995%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.602     1.521    ps2_rx_inst/CLK
    SLICE_X6Y92          FDRE                                         r  ps2_rx_inst/scan_code_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  ps2_rx_inst/scan_code_reg[7]/Q
                         net (fo=7, routed)           0.223     1.909    ps2_rx_inst/scan_code[7]
    SLICE_X4Y92          LUT4 (Prop_lut4_I3_O)        0.048     1.957 r  ps2_rx_inst/SEG_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.947     2.903    SEG_OUT_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.339     4.243 r  SEG_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.243    SEG_OUT[0]
    T10                                                               r  SEG_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            ps2_rx_inst/ps2_data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.989ns  (logic 1.424ns (28.542%)  route 3.565ns (71.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         1.424     1.424 r  PS2_DATA_IBUF_inst/O
                         net (fo=1, routed)           3.565     4.989    ps2_rx_inst/PS2_DATA_IBUF
    SLICE_X7Y97          FDRE                                         r  ps2_rx_inst/ps2_data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.347     4.399    ps2_rx_inst/CLK
    SLICE_X7Y97          FDRE                                         r  ps2_rx_inst/ps2_data_sync_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            ps2_rx_inst/ps2_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.663ns  (logic 1.403ns (30.082%)  route 3.261ns (69.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    F4                   IBUF (Prop_ibuf_I_O)         1.403     1.403 r  PS2_CLK_IBUF_inst/O
                         net (fo=1, routed)           3.261     4.663    ps2_rx_inst/D[0]
    SLICE_X8Y96          FDRE                                         r  ps2_rx_inst/ps2_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.280     4.332    ps2_rx_inst/CLK
    SLICE_X8Y96          FDRE                                         r  ps2_rx_inst/ps2_clk_sync_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            ps2_rx_inst/ps2_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.046ns  (logic 0.240ns (11.715%)  route 1.807ns (88.285%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  PS2_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.046    ps2_rx_inst/D[0]
    SLICE_X8Y96          FDRE                                         r  ps2_rx_inst/ps2_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.846     2.011    ps2_rx_inst/CLK
    SLICE_X8Y96          FDRE                                         r  ps2_rx_inst/ps2_clk_sync_reg[0]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            ps2_rx_inst/ps2_data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.268ns  (logic 0.261ns (11.495%)  route 2.007ns (88.505%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  PS2_DATA_IBUF_inst/O
                         net (fo=1, routed)           2.007     2.268    ps2_rx_inst/PS2_DATA_IBUF
    SLICE_X7Y97          FDRE                                         r  ps2_rx_inst/ps2_data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.875     2.040    ps2_rx_inst/CLK
    SLICE_X7Y97          FDRE                                         r  ps2_rx_inst/ps2_data_sync_reg/C





