---
title: Verible
description: A suite of SystemVerilog developer tools, including a parser, style-linter, and formatter
authors: []
links:
  gh: chipsalliance/verible
  web: https://chipsalliance.github.io/verible/
tags: []
talk: 145
---

This is a long description...
<!--more-->
... about Verible.
