Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39594faef31646b4865ca1ced470692c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_contador_prueba_behav xil_defaultlib.tb_contador_prueba xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sdany/OneDrive/Documents/TallerDigitales/SystemVerilog/Eje2/project_4.srcs/sources_1/new/contador_prueba.sv" Line 1. Module contador_prueba doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador_prueba
Compiling module xil_defaultlib.tb_contador_prueba
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_contador_prueba_behav
