{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530768121272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530768121277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  5 02:22:00 2018 " "Processing started: Thu Jul  5 02:22:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530768121277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530768121277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testeUART -c testeUART " "Command: quartus_map --read_settings_files=on --write_settings_files=off testeUART -c testeUART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530768121279 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530768121953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../modules/uart_tx.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530768122352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530768122352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../modules/uart_rx.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530768122364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530768122364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/UART_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/UART_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Controller " "Found entity 1: UART_Controller" {  } { { "../modules/UART_Controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/UART_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530768122395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530768122395 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UART.v(35) " "Verilog HDL Module Instantiation warning at UART.v(35): ignored dangling comma in List of Port Connections" {  } { { "../modules/UART.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/UART.v" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1530768122403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/UART.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../modules/UART.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530768122404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530768122404 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD1602.v(56) " "Verilog HDL information at LCD1602.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "../modules/LCD1602.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/LCD1602.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1530768122428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/LCD1602.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/LCD1602.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD1602 " "Found entity 1: LCD1602" {  } { { "../modules/LCD1602.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/LCD1602.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530768122429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530768122429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/control_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/control_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_uart " "Found entity 1: control_uart" {  } { { "../modules/control_uart.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/control_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530768122468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530768122468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "../modules/clk_divider.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530768122484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530768122484 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530768122650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:clk_divider " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:clk_divider\"" {  } { { "../modules/UART.v" "clk_divider" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/UART.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530768122733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_uart control_uart:control_uart " "Elaborating entity \"control_uart\" for hierarchy \"control_uart:control_uart\"" {  } { { "../modules/UART.v" "control_uart" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/UART.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530768122755 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "configuration control_uart.v(15) " "Verilog HDL or VHDL warning at control_uart.v(15): object \"configuration\" assigned a value but never read" {  } { { "../modules/control_uart.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/control_uart.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530768122763 "|UART|control_uart:control_uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dataOut control_uart.v(13) " "Output port \"dataOut\" at control_uart.v(13) has no driver" {  } { { "../modules/control_uart.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/control_uart.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530768122763 "|UART|control_uart:control_uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx\"" {  } { { "../modules/UART.v" "uart_rx" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/UART.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530768122766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx\"" {  } { { "../modules/UART.v" "uart_tx" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/UART.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530768122781 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1530768124237 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1530768124669 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1530768125147 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/output_files/testeUART.map.smsg " "Generated suppressed messages file /home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/output_files/testeUART.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1530768125276 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530768125584 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530768125584 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530768126107 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530768126107 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530768126107 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530768126107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "655 " "Peak virtual memory: 655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530768126126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  5 02:22:06 2018 " "Processing ended: Thu Jul  5 02:22:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530768126126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530768126126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530768126126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530768126126 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530768133334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530768133336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  5 02:22:09 2018 " "Processing started: Thu Jul  5 02:22:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530768133336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1530768133336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off testeUART -c testeUART " "Command: quartus_fit --read_settings_files=off --write_settings_files=off testeUART -c testeUART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1530768133337 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1530768133435 ""}
{ "Info" "0" "" "Project  = testeUART" {  } {  } 0 0 "Project  = testeUART" 0 0 "Fitter" 0 0 1530768133437 ""}
{ "Info" "0" "" "Revision = testeUART" {  } {  } 0 0 "Revision = testeUART" 0 0 "Fitter" 0 0 1530768133437 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1530768133609 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "testeUART EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"testeUART\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1530768133622 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530768133747 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530768133751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530768133751 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1530768134054 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1530768134083 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530768134577 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530768134577 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530768134577 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1530768134577 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530768134591 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530768134591 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530768134591 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530768134591 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530768134591 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1530768134591 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1530768134598 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "testeUART.sdc " "Synopsys Design Constraints File file not found: 'testeUART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1530768136750 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1530768136752 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1530768136759 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1530768136760 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1530768136760 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node clk~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530768136797 ""}  } { { "../modules/UART.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/UART.v" 4 0 0 } } { "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530768136797 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_divider:clk_divider\|clk_out  " "Automatically promoted node clk_divider:clk_divider\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530768136797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_divider:clk_divider\|clk_out~0 " "Destination node clk_divider:clk_divider\|clk_out~0" {  } { { "../modules/clk_divider.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/clk_divider.v" 8 -1 0 } } { "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk_divider:clk_divider|clk_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530768136797 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1530768136797 ""}  } { { "../modules/clk_divider.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/modules/clk_divider.v" 8 -1 0 } } { "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk_divider:clk_divider|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530768136797 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1530768137436 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530768137438 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530768137438 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530768137441 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530768137443 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1530768137444 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1530768137444 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1530768137444 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1530768137477 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1530768137479 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1530768137479 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530768137541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1530768139605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530768139789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1530768139834 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1530768140606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530768140606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1530768141200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1530768142537 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1530768142537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530768143478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1530768143478 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1530768143478 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1530768143502 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530768143672 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530768144112 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530768144228 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530768144595 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530768145344 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/output_files/testeUART.fit.smsg " "Generated suppressed messages file /home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/output_files/testeUART.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1530768146694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "831 " "Peak virtual memory: 831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530768147533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  5 02:22:27 2018 " "Processing ended: Thu Jul  5 02:22:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530768147533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530768147533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530768147533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1530768147533 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1530768156765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530768156767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  5 02:22:36 2018 " "Processing started: Thu Jul  5 02:22:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530768156767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1530768156767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off testeUART -c testeUART " "Command: quartus_asm --read_settings_files=off --write_settings_files=off testeUART -c testeUART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1530768156769 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1530768158621 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1530768158665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "599 " "Peak virtual memory: 599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530768159363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  5 02:22:39 2018 " "Processing ended: Thu Jul  5 02:22:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530768159363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530768159363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530768159363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1530768159363 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1530768159578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1530768164817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530768164819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  5 02:22:44 2018 " "Processing started: Thu Jul  5 02:22:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530768164819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530768164819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta testeUART -c testeUART " "Command: quartus_sta testeUART -c testeUART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530768164820 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1530768165143 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530768165457 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1530768165463 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1530768165588 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1530768165588 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "testeUART.sdc " "Synopsys Design Constraints File file not found: 'testeUART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1530768166143 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1530768166143 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:clk_divider\|clk_out clk_divider:clk_divider\|clk_out " "create_clock -period 1.000 -name clk_divider:clk_divider\|clk_out clk_divider:clk_divider\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1530768166147 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1530768166147 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1530768166147 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1530768166371 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1530768166372 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1530768166374 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1530768166384 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1530768166419 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1530768166419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.372 " "Worst-case setup slack is -2.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768166420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768166420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.372             -30.476 clk  " "   -2.372             -30.476 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768166420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.977             -57.548 clk_divider:clk_divider\|clk_out  " "   -1.977             -57.548 clk_divider:clk_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768166420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530768166420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.012 " "Worst-case hold slack is -0.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768166424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768166424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.012              -0.012 clk  " "   -0.012              -0.012 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768166424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk_divider:clk_divider\|clk_out  " "    0.453               0.000 clk_divider:clk_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768166424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530768166424 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530768166426 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530768166429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768166430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768166430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -23.818 clk  " "   -3.000             -23.818 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768166430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -57.993 clk_divider:clk_divider\|clk_out  " "   -1.487             -57.993 clk_divider:clk_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768166430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530768166430 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1530768166575 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1530768166687 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1530768167425 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1530768167556 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1530768167564 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1530768167564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.161 " "Worst-case setup slack is -2.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768167568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768167568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.161             -27.061 clk  " "   -2.161             -27.061 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768167568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.805             -50.530 clk_divider:clk_divider\|clk_out  " "   -1.805             -50.530 clk_divider:clk_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768167568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530768167568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.108 " "Worst-case hold slack is 0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768167573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768167573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 clk  " "    0.108               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768167573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk_divider:clk_divider\|clk_out  " "    0.402               0.000 clk_divider:clk_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768167573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530768167573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530768167579 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530768167585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768167591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768167591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -23.818 clk  " "   -3.000             -23.818 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768167591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -57.993 clk_divider:clk_divider\|clk_out  " "   -1.487             -57.993 clk_divider:clk_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768167591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530768167591 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1530768167723 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1530768168136 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1530768168138 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1530768168138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.459 " "Worst-case setup slack is -0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768168147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768168147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.459              -5.547 clk  " "   -0.459              -5.547 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768168147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.270              -3.995 clk_divider:clk_divider\|clk_out  " "   -0.270              -3.995 clk_divider:clk_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768168147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530768168147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.165 " "Worst-case hold slack is -0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768168156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768168156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.165              -0.165 clk  " "   -0.165              -0.165 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768168156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk_divider:clk_divider\|clk_out  " "    0.186               0.000 clk_divider:clk_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768168156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530768168156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530768168164 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530768168172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768168179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768168179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.905 clk  " "   -3.000             -17.905 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768168179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -39.000 clk_divider:clk_divider\|clk_out  " "   -1.000             -39.000 clk_divider:clk_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530768168179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530768168179 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1530768169115 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1530768169116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "617 " "Peak virtual memory: 617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530768169269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  5 02:22:49 2018 " "Processing ended: Thu Jul  5 02:22:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530768169269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530768169269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530768169269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530768169269 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530768176266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530768176269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  5 02:22:55 2018 " "Processing started: Thu Jul  5 02:22:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530768176269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530768176269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off testeUART -c testeUART " "Command: quartus_eda --read_settings_files=off --write_settings_files=off testeUART -c testeUART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530768176271 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testeUART_8_1200mv_85c_slow.vo /home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/simulation/modelsim/ simulation " "Generated file testeUART_8_1200mv_85c_slow.vo in folder \"/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1530768177389 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testeUART_8_1200mv_0c_slow.vo /home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/simulation/modelsim/ simulation " "Generated file testeUART_8_1200mv_0c_slow.vo in folder \"/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1530768177463 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testeUART_min_1200mv_0c_fast.vo /home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/simulation/modelsim/ simulation " "Generated file testeUART_min_1200mv_0c_fast.vo in folder \"/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1530768177542 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testeUART.vo /home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/simulation/modelsim/ simulation " "Generated file testeUART.vo in folder \"/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1530768177627 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testeUART_8_1200mv_85c_v_slow.sdo /home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/simulation/modelsim/ simulation " "Generated file testeUART_8_1200mv_85c_v_slow.sdo in folder \"/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1530768177747 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testeUART_8_1200mv_0c_v_slow.sdo /home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/simulation/modelsim/ simulation " "Generated file testeUART_8_1200mv_0c_v_slow.sdo in folder \"/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1530768177814 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testeUART_min_1200mv_0c_v_fast.sdo /home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/simulation/modelsim/ simulation " "Generated file testeUART_min_1200mv_0c_v_fast.sdo in folder \"/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1530768177879 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testeUART_v.sdo /home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/simulation/modelsim/ simulation " "Generated file testeUART_v.sdo in folder \"/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/src/Teste UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1530768177948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "840 " "Peak virtual memory: 840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530768178052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  5 02:22:58 2018 " "Processing ended: Thu Jul  5 02:22:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530768178052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530768178052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530768178052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530768178052 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530768178248 ""}
