set ::env(PROJECT_NAME) i650
set ::env(DESIGN_TOP) toplev
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/processors/i650/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/processors/i650/rtl/toplev.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
