
Module3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008288  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08008420  08008420  00018420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008440  08008440  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  08008440  08008440  00018440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008448  08008448  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008448  08008448  00018448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800844c  0800844c  0001844c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08008450  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004a4  20000090  080084dc  00020090  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000534  080084dc  00020534  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011416  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002005  00000000  00000000  000314d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fb0  00000000  00000000  000334d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f20  00000000  00000000  00034488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016f50  00000000  00000000  000353a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001253c  00000000  00000000  0004c2f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091890  00000000  00000000  0005e834  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f00c4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004918  00000000  00000000  000f0114  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000090 	.word	0x20000090
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08008408 	.word	0x08008408

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000094 	.word	0x20000094
 80001d4:	08008408 	.word	0x08008408

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2uiz>:
 8000b00:	004a      	lsls	r2, r1, #1
 8000b02:	d211      	bcs.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b08:	d211      	bcs.n	8000b2e <__aeabi_d2uiz+0x2e>
 8000b0a:	d50d      	bpl.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b14:	d40e      	bmi.n	8000b34 <__aeabi_d2uiz+0x34>
 8000b16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b22:	fa23 f002 	lsr.w	r0, r3, r2
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b32:	d102      	bne.n	8000b3a <__aeabi_d2uiz+0x3a>
 8000b34:	f04f 30ff 	mov.w	r0, #4294967295
 8000b38:	4770      	bx	lr
 8000b3a:	f04f 0000 	mov.w	r0, #0
 8000b3e:	4770      	bx	lr

08000b40 <__aeabi_d2f>:
 8000b40:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b44:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b48:	bf24      	itt	cs
 8000b4a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b4e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b52:	d90d      	bls.n	8000b70 <__aeabi_d2f+0x30>
 8000b54:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b58:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b5c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b60:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b64:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b68:	bf08      	it	eq
 8000b6a:	f020 0001 	biceq.w	r0, r0, #1
 8000b6e:	4770      	bx	lr
 8000b70:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b74:	d121      	bne.n	8000bba <__aeabi_d2f+0x7a>
 8000b76:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b7a:	bfbc      	itt	lt
 8000b7c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b80:	4770      	bxlt	lr
 8000b82:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b86:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b8a:	f1c2 0218 	rsb	r2, r2, #24
 8000b8e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b92:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b96:	fa20 f002 	lsr.w	r0, r0, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	f040 0001 	orrne.w	r0, r0, #1
 8000ba0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ba8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bac:	ea40 000c 	orr.w	r0, r0, ip
 8000bb0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bb4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bb8:	e7cc      	b.n	8000b54 <__aeabi_d2f+0x14>
 8000bba:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bbe:	d107      	bne.n	8000bd0 <__aeabi_d2f+0x90>
 8000bc0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bc4:	bf1e      	ittt	ne
 8000bc6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bca:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bce:	4770      	bxne	lr
 8000bd0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bd4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bd8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_frsub>:
 8000be0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000be4:	e002      	b.n	8000bec <__addsf3>
 8000be6:	bf00      	nop

08000be8 <__aeabi_fsub>:
 8000be8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bec <__addsf3>:
 8000bec:	0042      	lsls	r2, r0, #1
 8000bee:	bf1f      	itttt	ne
 8000bf0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bf4:	ea92 0f03 	teqne	r2, r3
 8000bf8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bfc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c00:	d06a      	beq.n	8000cd8 <__addsf3+0xec>
 8000c02:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c06:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c0a:	bfc1      	itttt	gt
 8000c0c:	18d2      	addgt	r2, r2, r3
 8000c0e:	4041      	eorgt	r1, r0
 8000c10:	4048      	eorgt	r0, r1
 8000c12:	4041      	eorgt	r1, r0
 8000c14:	bfb8      	it	lt
 8000c16:	425b      	neglt	r3, r3
 8000c18:	2b19      	cmp	r3, #25
 8000c1a:	bf88      	it	hi
 8000c1c:	4770      	bxhi	lr
 8000c1e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c22:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c26:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c2a:	bf18      	it	ne
 8000c2c:	4240      	negne	r0, r0
 8000c2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c32:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c36:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c3a:	bf18      	it	ne
 8000c3c:	4249      	negne	r1, r1
 8000c3e:	ea92 0f03 	teq	r2, r3
 8000c42:	d03f      	beq.n	8000cc4 <__addsf3+0xd8>
 8000c44:	f1a2 0201 	sub.w	r2, r2, #1
 8000c48:	fa41 fc03 	asr.w	ip, r1, r3
 8000c4c:	eb10 000c 	adds.w	r0, r0, ip
 8000c50:	f1c3 0320 	rsb	r3, r3, #32
 8000c54:	fa01 f103 	lsl.w	r1, r1, r3
 8000c58:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c5c:	d502      	bpl.n	8000c64 <__addsf3+0x78>
 8000c5e:	4249      	negs	r1, r1
 8000c60:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c64:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c68:	d313      	bcc.n	8000c92 <__addsf3+0xa6>
 8000c6a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c6e:	d306      	bcc.n	8000c7e <__addsf3+0x92>
 8000c70:	0840      	lsrs	r0, r0, #1
 8000c72:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c76:	f102 0201 	add.w	r2, r2, #1
 8000c7a:	2afe      	cmp	r2, #254	; 0xfe
 8000c7c:	d251      	bcs.n	8000d22 <__addsf3+0x136>
 8000c7e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c82:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c86:	bf08      	it	eq
 8000c88:	f020 0001 	biceq.w	r0, r0, #1
 8000c8c:	ea40 0003 	orr.w	r0, r0, r3
 8000c90:	4770      	bx	lr
 8000c92:	0049      	lsls	r1, r1, #1
 8000c94:	eb40 0000 	adc.w	r0, r0, r0
 8000c98:	3a01      	subs	r2, #1
 8000c9a:	bf28      	it	cs
 8000c9c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000ca0:	d2ed      	bcs.n	8000c7e <__addsf3+0x92>
 8000ca2:	fab0 fc80 	clz	ip, r0
 8000ca6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000caa:	ebb2 020c 	subs.w	r2, r2, ip
 8000cae:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cb2:	bfaa      	itet	ge
 8000cb4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cb8:	4252      	neglt	r2, r2
 8000cba:	4318      	orrge	r0, r3
 8000cbc:	bfbc      	itt	lt
 8000cbe:	40d0      	lsrlt	r0, r2
 8000cc0:	4318      	orrlt	r0, r3
 8000cc2:	4770      	bx	lr
 8000cc4:	f092 0f00 	teq	r2, #0
 8000cc8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ccc:	bf06      	itte	eq
 8000cce:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000cd2:	3201      	addeq	r2, #1
 8000cd4:	3b01      	subne	r3, #1
 8000cd6:	e7b5      	b.n	8000c44 <__addsf3+0x58>
 8000cd8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cdc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ce0:	bf18      	it	ne
 8000ce2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ce6:	d021      	beq.n	8000d2c <__addsf3+0x140>
 8000ce8:	ea92 0f03 	teq	r2, r3
 8000cec:	d004      	beq.n	8000cf8 <__addsf3+0x10c>
 8000cee:	f092 0f00 	teq	r2, #0
 8000cf2:	bf08      	it	eq
 8000cf4:	4608      	moveq	r0, r1
 8000cf6:	4770      	bx	lr
 8000cf8:	ea90 0f01 	teq	r0, r1
 8000cfc:	bf1c      	itt	ne
 8000cfe:	2000      	movne	r0, #0
 8000d00:	4770      	bxne	lr
 8000d02:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d06:	d104      	bne.n	8000d12 <__addsf3+0x126>
 8000d08:	0040      	lsls	r0, r0, #1
 8000d0a:	bf28      	it	cs
 8000d0c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d10:	4770      	bx	lr
 8000d12:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d16:	bf3c      	itt	cc
 8000d18:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d1c:	4770      	bxcc	lr
 8000d1e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d22:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d26:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d2a:	4770      	bx	lr
 8000d2c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d30:	bf16      	itet	ne
 8000d32:	4608      	movne	r0, r1
 8000d34:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d38:	4601      	movne	r1, r0
 8000d3a:	0242      	lsls	r2, r0, #9
 8000d3c:	bf06      	itte	eq
 8000d3e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d42:	ea90 0f01 	teqeq	r0, r1
 8000d46:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d4a:	4770      	bx	lr

08000d4c <__aeabi_ui2f>:
 8000d4c:	f04f 0300 	mov.w	r3, #0
 8000d50:	e004      	b.n	8000d5c <__aeabi_i2f+0x8>
 8000d52:	bf00      	nop

08000d54 <__aeabi_i2f>:
 8000d54:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d58:	bf48      	it	mi
 8000d5a:	4240      	negmi	r0, r0
 8000d5c:	ea5f 0c00 	movs.w	ip, r0
 8000d60:	bf08      	it	eq
 8000d62:	4770      	bxeq	lr
 8000d64:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d68:	4601      	mov	r1, r0
 8000d6a:	f04f 0000 	mov.w	r0, #0
 8000d6e:	e01c      	b.n	8000daa <__aeabi_l2f+0x2a>

08000d70 <__aeabi_ul2f>:
 8000d70:	ea50 0201 	orrs.w	r2, r0, r1
 8000d74:	bf08      	it	eq
 8000d76:	4770      	bxeq	lr
 8000d78:	f04f 0300 	mov.w	r3, #0
 8000d7c:	e00a      	b.n	8000d94 <__aeabi_l2f+0x14>
 8000d7e:	bf00      	nop

08000d80 <__aeabi_l2f>:
 8000d80:	ea50 0201 	orrs.w	r2, r0, r1
 8000d84:	bf08      	it	eq
 8000d86:	4770      	bxeq	lr
 8000d88:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d8c:	d502      	bpl.n	8000d94 <__aeabi_l2f+0x14>
 8000d8e:	4240      	negs	r0, r0
 8000d90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d94:	ea5f 0c01 	movs.w	ip, r1
 8000d98:	bf02      	ittt	eq
 8000d9a:	4684      	moveq	ip, r0
 8000d9c:	4601      	moveq	r1, r0
 8000d9e:	2000      	moveq	r0, #0
 8000da0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000da4:	bf08      	it	eq
 8000da6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000daa:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000dae:	fabc f28c 	clz	r2, ip
 8000db2:	3a08      	subs	r2, #8
 8000db4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000db8:	db10      	blt.n	8000ddc <__aeabi_l2f+0x5c>
 8000dba:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dbe:	4463      	add	r3, ip
 8000dc0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dc4:	f1c2 0220 	rsb	r2, r2, #32
 8000dc8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000dcc:	fa20 f202 	lsr.w	r2, r0, r2
 8000dd0:	eb43 0002 	adc.w	r0, r3, r2
 8000dd4:	bf08      	it	eq
 8000dd6:	f020 0001 	biceq.w	r0, r0, #1
 8000dda:	4770      	bx	lr
 8000ddc:	f102 0220 	add.w	r2, r2, #32
 8000de0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000de4:	f1c2 0220 	rsb	r2, r2, #32
 8000de8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dec:	fa21 f202 	lsr.w	r2, r1, r2
 8000df0:	eb43 0002 	adc.w	r0, r3, r2
 8000df4:	bf08      	it	eq
 8000df6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dfa:	4770      	bx	lr

08000dfc <__aeabi_uldivmod>:
 8000dfc:	b953      	cbnz	r3, 8000e14 <__aeabi_uldivmod+0x18>
 8000dfe:	b94a      	cbnz	r2, 8000e14 <__aeabi_uldivmod+0x18>
 8000e00:	2900      	cmp	r1, #0
 8000e02:	bf08      	it	eq
 8000e04:	2800      	cmpeq	r0, #0
 8000e06:	bf1c      	itt	ne
 8000e08:	f04f 31ff 	movne.w	r1, #4294967295
 8000e0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000e10:	f000 b974 	b.w	80010fc <__aeabi_idiv0>
 8000e14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e1c:	f000 f806 	bl	8000e2c <__udivmoddi4>
 8000e20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e28:	b004      	add	sp, #16
 8000e2a:	4770      	bx	lr

08000e2c <__udivmoddi4>:
 8000e2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e30:	9d08      	ldr	r5, [sp, #32]
 8000e32:	4604      	mov	r4, r0
 8000e34:	468e      	mov	lr, r1
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d14d      	bne.n	8000ed6 <__udivmoddi4+0xaa>
 8000e3a:	428a      	cmp	r2, r1
 8000e3c:	4694      	mov	ip, r2
 8000e3e:	d969      	bls.n	8000f14 <__udivmoddi4+0xe8>
 8000e40:	fab2 f282 	clz	r2, r2
 8000e44:	b152      	cbz	r2, 8000e5c <__udivmoddi4+0x30>
 8000e46:	fa01 f302 	lsl.w	r3, r1, r2
 8000e4a:	f1c2 0120 	rsb	r1, r2, #32
 8000e4e:	fa20 f101 	lsr.w	r1, r0, r1
 8000e52:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e56:	ea41 0e03 	orr.w	lr, r1, r3
 8000e5a:	4094      	lsls	r4, r2
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	0c21      	lsrs	r1, r4, #16
 8000e62:	fbbe f6f8 	udiv	r6, lr, r8
 8000e66:	fa1f f78c 	uxth.w	r7, ip
 8000e6a:	fb08 e316 	mls	r3, r8, r6, lr
 8000e6e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000e72:	fb06 f107 	mul.w	r1, r6, r7
 8000e76:	4299      	cmp	r1, r3
 8000e78:	d90a      	bls.n	8000e90 <__udivmoddi4+0x64>
 8000e7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e7e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000e82:	f080 811f 	bcs.w	80010c4 <__udivmoddi4+0x298>
 8000e86:	4299      	cmp	r1, r3
 8000e88:	f240 811c 	bls.w	80010c4 <__udivmoddi4+0x298>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	1a5b      	subs	r3, r3, r1
 8000e92:	b2a4      	uxth	r4, r4
 8000e94:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e98:	fb08 3310 	mls	r3, r8, r0, r3
 8000e9c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ea0:	fb00 f707 	mul.w	r7, r0, r7
 8000ea4:	42a7      	cmp	r7, r4
 8000ea6:	d90a      	bls.n	8000ebe <__udivmoddi4+0x92>
 8000ea8:	eb1c 0404 	adds.w	r4, ip, r4
 8000eac:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb0:	f080 810a 	bcs.w	80010c8 <__udivmoddi4+0x29c>
 8000eb4:	42a7      	cmp	r7, r4
 8000eb6:	f240 8107 	bls.w	80010c8 <__udivmoddi4+0x29c>
 8000eba:	4464      	add	r4, ip
 8000ebc:	3802      	subs	r0, #2
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	1be4      	subs	r4, r4, r7
 8000ec4:	2600      	movs	r6, #0
 8000ec6:	b11d      	cbz	r5, 8000ed0 <__udivmoddi4+0xa4>
 8000ec8:	40d4      	lsrs	r4, r2
 8000eca:	2300      	movs	r3, #0
 8000ecc:	e9c5 4300 	strd	r4, r3, [r5]
 8000ed0:	4631      	mov	r1, r6
 8000ed2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	d909      	bls.n	8000eee <__udivmoddi4+0xc2>
 8000eda:	2d00      	cmp	r5, #0
 8000edc:	f000 80ef 	beq.w	80010be <__udivmoddi4+0x292>
 8000ee0:	2600      	movs	r6, #0
 8000ee2:	e9c5 0100 	strd	r0, r1, [r5]
 8000ee6:	4630      	mov	r0, r6
 8000ee8:	4631      	mov	r1, r6
 8000eea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eee:	fab3 f683 	clz	r6, r3
 8000ef2:	2e00      	cmp	r6, #0
 8000ef4:	d14a      	bne.n	8000f8c <__udivmoddi4+0x160>
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	d302      	bcc.n	8000f00 <__udivmoddi4+0xd4>
 8000efa:	4282      	cmp	r2, r0
 8000efc:	f200 80f9 	bhi.w	80010f2 <__udivmoddi4+0x2c6>
 8000f00:	1a84      	subs	r4, r0, r2
 8000f02:	eb61 0303 	sbc.w	r3, r1, r3
 8000f06:	2001      	movs	r0, #1
 8000f08:	469e      	mov	lr, r3
 8000f0a:	2d00      	cmp	r5, #0
 8000f0c:	d0e0      	beq.n	8000ed0 <__udivmoddi4+0xa4>
 8000f0e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000f12:	e7dd      	b.n	8000ed0 <__udivmoddi4+0xa4>
 8000f14:	b902      	cbnz	r2, 8000f18 <__udivmoddi4+0xec>
 8000f16:	deff      	udf	#255	; 0xff
 8000f18:	fab2 f282 	clz	r2, r2
 8000f1c:	2a00      	cmp	r2, #0
 8000f1e:	f040 8092 	bne.w	8001046 <__udivmoddi4+0x21a>
 8000f22:	eba1 010c 	sub.w	r1, r1, ip
 8000f26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f2a:	fa1f fe8c 	uxth.w	lr, ip
 8000f2e:	2601      	movs	r6, #1
 8000f30:	0c20      	lsrs	r0, r4, #16
 8000f32:	fbb1 f3f7 	udiv	r3, r1, r7
 8000f36:	fb07 1113 	mls	r1, r7, r3, r1
 8000f3a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f3e:	fb0e f003 	mul.w	r0, lr, r3
 8000f42:	4288      	cmp	r0, r1
 8000f44:	d908      	bls.n	8000f58 <__udivmoddi4+0x12c>
 8000f46:	eb1c 0101 	adds.w	r1, ip, r1
 8000f4a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000f4e:	d202      	bcs.n	8000f56 <__udivmoddi4+0x12a>
 8000f50:	4288      	cmp	r0, r1
 8000f52:	f200 80cb 	bhi.w	80010ec <__udivmoddi4+0x2c0>
 8000f56:	4643      	mov	r3, r8
 8000f58:	1a09      	subs	r1, r1, r0
 8000f5a:	b2a4      	uxth	r4, r4
 8000f5c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f60:	fb07 1110 	mls	r1, r7, r0, r1
 8000f64:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000f68:	fb0e fe00 	mul.w	lr, lr, r0
 8000f6c:	45a6      	cmp	lr, r4
 8000f6e:	d908      	bls.n	8000f82 <__udivmoddi4+0x156>
 8000f70:	eb1c 0404 	adds.w	r4, ip, r4
 8000f74:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f78:	d202      	bcs.n	8000f80 <__udivmoddi4+0x154>
 8000f7a:	45a6      	cmp	lr, r4
 8000f7c:	f200 80bb 	bhi.w	80010f6 <__udivmoddi4+0x2ca>
 8000f80:	4608      	mov	r0, r1
 8000f82:	eba4 040e 	sub.w	r4, r4, lr
 8000f86:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f8a:	e79c      	b.n	8000ec6 <__udivmoddi4+0x9a>
 8000f8c:	f1c6 0720 	rsb	r7, r6, #32
 8000f90:	40b3      	lsls	r3, r6
 8000f92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f9a:	fa20 f407 	lsr.w	r4, r0, r7
 8000f9e:	fa01 f306 	lsl.w	r3, r1, r6
 8000fa2:	431c      	orrs	r4, r3
 8000fa4:	40f9      	lsrs	r1, r7
 8000fa6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000faa:	fa00 f306 	lsl.w	r3, r0, r6
 8000fae:	fbb1 f8f9 	udiv	r8, r1, r9
 8000fb2:	0c20      	lsrs	r0, r4, #16
 8000fb4:	fa1f fe8c 	uxth.w	lr, ip
 8000fb8:	fb09 1118 	mls	r1, r9, r8, r1
 8000fbc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000fc0:	fb08 f00e 	mul.w	r0, r8, lr
 8000fc4:	4288      	cmp	r0, r1
 8000fc6:	fa02 f206 	lsl.w	r2, r2, r6
 8000fca:	d90b      	bls.n	8000fe4 <__udivmoddi4+0x1b8>
 8000fcc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fd0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000fd4:	f080 8088 	bcs.w	80010e8 <__udivmoddi4+0x2bc>
 8000fd8:	4288      	cmp	r0, r1
 8000fda:	f240 8085 	bls.w	80010e8 <__udivmoddi4+0x2bc>
 8000fde:	f1a8 0802 	sub.w	r8, r8, #2
 8000fe2:	4461      	add	r1, ip
 8000fe4:	1a09      	subs	r1, r1, r0
 8000fe6:	b2a4      	uxth	r4, r4
 8000fe8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000fec:	fb09 1110 	mls	r1, r9, r0, r1
 8000ff0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ff4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ff8:	458e      	cmp	lr, r1
 8000ffa:	d908      	bls.n	800100e <__udivmoddi4+0x1e2>
 8000ffc:	eb1c 0101 	adds.w	r1, ip, r1
 8001000:	f100 34ff 	add.w	r4, r0, #4294967295
 8001004:	d26c      	bcs.n	80010e0 <__udivmoddi4+0x2b4>
 8001006:	458e      	cmp	lr, r1
 8001008:	d96a      	bls.n	80010e0 <__udivmoddi4+0x2b4>
 800100a:	3802      	subs	r0, #2
 800100c:	4461      	add	r1, ip
 800100e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8001012:	fba0 9402 	umull	r9, r4, r0, r2
 8001016:	eba1 010e 	sub.w	r1, r1, lr
 800101a:	42a1      	cmp	r1, r4
 800101c:	46c8      	mov	r8, r9
 800101e:	46a6      	mov	lr, r4
 8001020:	d356      	bcc.n	80010d0 <__udivmoddi4+0x2a4>
 8001022:	d053      	beq.n	80010cc <__udivmoddi4+0x2a0>
 8001024:	b15d      	cbz	r5, 800103e <__udivmoddi4+0x212>
 8001026:	ebb3 0208 	subs.w	r2, r3, r8
 800102a:	eb61 010e 	sbc.w	r1, r1, lr
 800102e:	fa01 f707 	lsl.w	r7, r1, r7
 8001032:	fa22 f306 	lsr.w	r3, r2, r6
 8001036:	40f1      	lsrs	r1, r6
 8001038:	431f      	orrs	r7, r3
 800103a:	e9c5 7100 	strd	r7, r1, [r5]
 800103e:	2600      	movs	r6, #0
 8001040:	4631      	mov	r1, r6
 8001042:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001046:	f1c2 0320 	rsb	r3, r2, #32
 800104a:	40d8      	lsrs	r0, r3
 800104c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001050:	fa21 f303 	lsr.w	r3, r1, r3
 8001054:	4091      	lsls	r1, r2
 8001056:	4301      	orrs	r1, r0
 8001058:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800105c:	fa1f fe8c 	uxth.w	lr, ip
 8001060:	fbb3 f0f7 	udiv	r0, r3, r7
 8001064:	fb07 3610 	mls	r6, r7, r0, r3
 8001068:	0c0b      	lsrs	r3, r1, #16
 800106a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800106e:	fb00 f60e 	mul.w	r6, r0, lr
 8001072:	429e      	cmp	r6, r3
 8001074:	fa04 f402 	lsl.w	r4, r4, r2
 8001078:	d908      	bls.n	800108c <__udivmoddi4+0x260>
 800107a:	eb1c 0303 	adds.w	r3, ip, r3
 800107e:	f100 38ff 	add.w	r8, r0, #4294967295
 8001082:	d22f      	bcs.n	80010e4 <__udivmoddi4+0x2b8>
 8001084:	429e      	cmp	r6, r3
 8001086:	d92d      	bls.n	80010e4 <__udivmoddi4+0x2b8>
 8001088:	3802      	subs	r0, #2
 800108a:	4463      	add	r3, ip
 800108c:	1b9b      	subs	r3, r3, r6
 800108e:	b289      	uxth	r1, r1
 8001090:	fbb3 f6f7 	udiv	r6, r3, r7
 8001094:	fb07 3316 	mls	r3, r7, r6, r3
 8001098:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800109c:	fb06 f30e 	mul.w	r3, r6, lr
 80010a0:	428b      	cmp	r3, r1
 80010a2:	d908      	bls.n	80010b6 <__udivmoddi4+0x28a>
 80010a4:	eb1c 0101 	adds.w	r1, ip, r1
 80010a8:	f106 38ff 	add.w	r8, r6, #4294967295
 80010ac:	d216      	bcs.n	80010dc <__udivmoddi4+0x2b0>
 80010ae:	428b      	cmp	r3, r1
 80010b0:	d914      	bls.n	80010dc <__udivmoddi4+0x2b0>
 80010b2:	3e02      	subs	r6, #2
 80010b4:	4461      	add	r1, ip
 80010b6:	1ac9      	subs	r1, r1, r3
 80010b8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80010bc:	e738      	b.n	8000f30 <__udivmoddi4+0x104>
 80010be:	462e      	mov	r6, r5
 80010c0:	4628      	mov	r0, r5
 80010c2:	e705      	b.n	8000ed0 <__udivmoddi4+0xa4>
 80010c4:	4606      	mov	r6, r0
 80010c6:	e6e3      	b.n	8000e90 <__udivmoddi4+0x64>
 80010c8:	4618      	mov	r0, r3
 80010ca:	e6f8      	b.n	8000ebe <__udivmoddi4+0x92>
 80010cc:	454b      	cmp	r3, r9
 80010ce:	d2a9      	bcs.n	8001024 <__udivmoddi4+0x1f8>
 80010d0:	ebb9 0802 	subs.w	r8, r9, r2
 80010d4:	eb64 0e0c 	sbc.w	lr, r4, ip
 80010d8:	3801      	subs	r0, #1
 80010da:	e7a3      	b.n	8001024 <__udivmoddi4+0x1f8>
 80010dc:	4646      	mov	r6, r8
 80010de:	e7ea      	b.n	80010b6 <__udivmoddi4+0x28a>
 80010e0:	4620      	mov	r0, r4
 80010e2:	e794      	b.n	800100e <__udivmoddi4+0x1e2>
 80010e4:	4640      	mov	r0, r8
 80010e6:	e7d1      	b.n	800108c <__udivmoddi4+0x260>
 80010e8:	46d0      	mov	r8, sl
 80010ea:	e77b      	b.n	8000fe4 <__udivmoddi4+0x1b8>
 80010ec:	3b02      	subs	r3, #2
 80010ee:	4461      	add	r1, ip
 80010f0:	e732      	b.n	8000f58 <__udivmoddi4+0x12c>
 80010f2:	4630      	mov	r0, r6
 80010f4:	e709      	b.n	8000f0a <__udivmoddi4+0xde>
 80010f6:	4464      	add	r4, ip
 80010f8:	3802      	subs	r0, #2
 80010fa:	e742      	b.n	8000f82 <__udivmoddi4+0x156>

080010fc <__aeabi_idiv0>:
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop

08001100 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001104:	b087      	sub	sp, #28
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001108:	f002 fd00 	bl	8003b0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800110c:	f000 fb6c 	bl	80017e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001110:	f000 fda0 	bl	8001c54 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001114:	f000 fbfe 	bl	8001914 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001118:	f000 fca8 	bl	8001a6c <MX_TIM2_Init>
  MX_DMA_Init();
 800111c:	f000 fd72 	bl	8001c04 <MX_DMA_Init>
  MX_I2C1_Init();
 8001120:	f000 fbca 	bl	80018b8 <MX_I2C1_Init>
  MX_TIM3_Init();
 8001124:	f000 fcee 	bl	8001b04 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001128:	f000 fd40 	bl	8001bac <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

UART2.huart = &huart2;
 800112c:	4b62      	ldr	r3, [pc, #392]	; (80012b8 <main+0x1b8>)
 800112e:	4a63      	ldr	r2, [pc, #396]	; (80012bc <main+0x1bc>)
 8001130:	601a      	str	r2, [r3, #0]
UART2.RxLen = 255;
 8001132:	4b61      	ldr	r3, [pc, #388]	; (80012b8 <main+0x1b8>)
 8001134:	22ff      	movs	r2, #255	; 0xff
 8001136:	80da      	strh	r2, [r3, #6]
UART2.TxLen = 255;
 8001138:	4b5f      	ldr	r3, [pc, #380]	; (80012b8 <main+0x1b8>)
 800113a:	22ff      	movs	r2, #255	; 0xff
 800113c:	809a      	strh	r2, [r3, #4]
UARTInit(&UART2);
 800113e:	485e      	ldr	r0, [pc, #376]	; (80012b8 <main+0x1b8>)
 8001140:	f000 fe2e 	bl	8001da0 <UARTInit>
UARTResetStart(&UART2);
 8001144:	485c      	ldr	r0, [pc, #368]	; (80012b8 <main+0x1b8>)
 8001146:	f000 fe53 	bl	8001df0 <UARTResetStart>


	PIDinit() ;
 800114a:	f002 f845 	bl	80031d8 <PIDinit>

  // start PWM
  HAL_TIM_Base_Start(&htim1);
 800114e:	485c      	ldr	r0, [pc, #368]	; (80012c0 <main+0x1c0>)
 8001150:	f004 fd70 	bl	8005c34 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001154:	2100      	movs	r1, #0
 8001156:	485a      	ldr	r0, [pc, #360]	; (80012c0 <main+0x1c0>)
 8001158:	f004 fe82 	bl	8005e60 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800115c:	2104      	movs	r1, #4
 800115e:	4858      	ldr	r0, [pc, #352]	; (80012c0 <main+0x1c0>)
 8001160:	f004 fe7e 	bl	8005e60 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001164:	2108      	movs	r1, #8
 8001166:	4856      	ldr	r0, [pc, #344]	; (80012c0 <main+0x1c0>)
 8001168:	f004 fe7a 	bl	8005e60 <HAL_TIM_PWM_Start>

  // start micros
  HAL_TIM_Base_Start_IT(&htim2);
 800116c:	4855      	ldr	r0, [pc, #340]	; (80012c4 <main+0x1c4>)
 800116e:	f004 fdbb 	bl	8005ce8 <HAL_TIM_Base_Start_IT>

  // start Encoder
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001172:	213c      	movs	r1, #60	; 0x3c
 8001174:	4854      	ldr	r0, [pc, #336]	; (80012c8 <main+0x1c8>)
 8001176:	f004 ffc9 	bl	800610c <HAL_TIM_Encoder_Start>
//	  Station[5] = 270;
//	  Station[6] = 45;
//	  Station[7] = 90;
//	  Station[8] = 270;
//	  Station[9] = 0;
	  if (FinishedStation)
 800117a:	4b54      	ldr	r3, [pc, #336]	; (80012cc <main+0x1cc>)
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d018      	beq.n	80011b4 <main+0xb4>
	  {
		  if (micros() - effTimestamp > 5000000)
 8001182:	f002 fa0b 	bl	800359c <micros>
 8001186:	4b52      	ldr	r3, [pc, #328]	; (80012d0 <main+0x1d0>)
 8001188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800118c:	1a84      	subs	r4, r0, r2
 800118e:	eb61 0503 	sbc.w	r5, r1, r3
 8001192:	4b50      	ldr	r3, [pc, #320]	; (80012d4 <main+0x1d4>)
 8001194:	429c      	cmp	r4, r3
 8001196:	f175 0300 	sbcs.w	r3, r5, #0
 800119a:	d30b      	bcc.n	80011b4 <main+0xb4>
		  {
			  NextStation++;
 800119c:	4b4e      	ldr	r3, [pc, #312]	; (80012d8 <main+0x1d8>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	3301      	adds	r3, #1
 80011a2:	b2da      	uxtb	r2, r3
 80011a4:	4b4c      	ldr	r3, [pc, #304]	; (80012d8 <main+0x1d8>)
 80011a6:	701a      	strb	r2, [r3, #0]
			  FinishedStation = 0;
 80011a8:	4b48      	ldr	r3, [pc, #288]	; (80012cc <main+0x1cc>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	701a      	strb	r2, [r3, #0]
			  StartMoving = 1;
 80011ae:	4b4b      	ldr	r3, [pc, #300]	; (80012dc <main+0x1dc>)
 80011b0:	2201      	movs	r2, #1
 80011b2:	701a      	strb	r2, [r3, #0]
		  }
	  }
	  FinalPos = Station[GoToStation[NextStation]];
 80011b4:	4b48      	ldr	r3, [pc, #288]	; (80012d8 <main+0x1d8>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	461a      	mov	r2, r3
 80011ba:	4b49      	ldr	r3, [pc, #292]	; (80012e0 <main+0x1e0>)
 80011bc:	5c9b      	ldrb	r3, [r3, r2]
 80011be:	461a      	mov	r2, r3
 80011c0:	4b48      	ldr	r3, [pc, #288]	; (80012e4 <main+0x1e4>)
 80011c2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80011c6:	ee07 3a90 	vmov	s15, r3
 80011ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011ce:	4b46      	ldr	r3, [pc, #280]	; (80012e8 <main+0x1e8>)
 80011d0:	edc3 7a00 	vstr	s15, [r3]
	  if (NextStation >= HowMuchStation && StartMoving)
 80011d4:	4b40      	ldr	r3, [pc, #256]	; (80012d8 <main+0x1d8>)
 80011d6:	781a      	ldrb	r2, [r3, #0]
 80011d8:	4b44      	ldr	r3, [pc, #272]	; (80012ec <main+0x1ec>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	429a      	cmp	r2, r3
 80011de:	d309      	bcc.n	80011f4 <main+0xf4>
 80011e0:	4b3e      	ldr	r3, [pc, #248]	; (80012dc <main+0x1dc>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d005      	beq.n	80011f4 <main+0xf4>
	  {
//		  NextStation = 0;
		  FinishedTask = 1;
 80011e8:	4b41      	ldr	r3, [pc, #260]	; (80012f0 <main+0x1f0>)
 80011ea:	2201      	movs	r2, #1
 80011ec:	701a      	strb	r2, [r3, #0]
		  StartMoving = 0;
 80011ee:	4b3b      	ldr	r3, [pc, #236]	; (80012dc <main+0x1dc>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	701a      	strb	r2, [r3, #0]
	  }

//***********General********************************
	  ButtonBuffer[0] = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 80011f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011f8:	483e      	ldr	r0, [pc, #248]	; (80012f4 <main+0x1f4>)
 80011fa:	f003 fbb5 	bl	8004968 <HAL_GPIO_ReadPin>
 80011fe:	4603      	mov	r3, r0
 8001200:	461a      	mov	r2, r3
 8001202:	4b3d      	ldr	r3, [pc, #244]	; (80012f8 <main+0x1f8>)
 8001204:	701a      	strb	r2, [r3, #0]
	  if (ButtonBuffer[1] == 1 && ButtonBuffer[0]== 0)
 8001206:	4b3c      	ldr	r3, [pc, #240]	; (80012f8 <main+0x1f8>)
 8001208:	785b      	ldrb	r3, [r3, #1]
 800120a:	2b01      	cmp	r3, #1
 800120c:	d10b      	bne.n	8001226 <main+0x126>
 800120e:	4b3a      	ldr	r3, [pc, #232]	; (80012f8 <main+0x1f8>)
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d107      	bne.n	8001226 <main+0x126>
	  {
		  test ++;
 8001216:	4b39      	ldr	r3, [pc, #228]	; (80012fc <main+0x1fc>)
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	3301      	adds	r3, #1
 800121c:	b2da      	uxtb	r2, r3
 800121e:	4b37      	ldr	r3, [pc, #220]	; (80012fc <main+0x1fc>)
 8001220:	701a      	strb	r2, [r3, #0]
		  EndEffWrite();
 8001222:	f000 fd91 	bl	8001d48 <EndEffWrite>
	  }
	  ButtonBuffer[1] = ButtonBuffer[0];
 8001226:	4b34      	ldr	r3, [pc, #208]	; (80012f8 <main+0x1f8>)
 8001228:	781a      	ldrb	r2, [r3, #0]
 800122a:	4b33      	ldr	r3, [pc, #204]	; (80012f8 <main+0x1f8>)
 800122c:	705a      	strb	r2, [r3, #1]
	  Degree = htim3.Instance->CNT * 360.0 / 2048.0 ; //Degree unit
 800122e:	4b26      	ldr	r3, [pc, #152]	; (80012c8 <main+0x1c8>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001234:	4618      	mov	r0, r3
 8001236:	f7ff f911 	bl	800045c <__aeabi_ui2d>
 800123a:	f04f 0200 	mov.w	r2, #0
 800123e:	4b30      	ldr	r3, [pc, #192]	; (8001300 <main+0x200>)
 8001240:	f7ff f986 	bl	8000550 <__aeabi_dmul>
 8001244:	4602      	mov	r2, r0
 8001246:	460b      	mov	r3, r1
 8001248:	4610      	mov	r0, r2
 800124a:	4619      	mov	r1, r3
 800124c:	f04f 0200 	mov.w	r2, #0
 8001250:	4b2c      	ldr	r3, [pc, #176]	; (8001304 <main+0x204>)
 8001252:	f7ff faa7 	bl	80007a4 <__aeabi_ddiv>
 8001256:	4602      	mov	r2, r0
 8001258:	460b      	mov	r3, r1
 800125a:	4610      	mov	r0, r2
 800125c:	4619      	mov	r1, r3
 800125e:	f7ff fc6f 	bl	8000b40 <__aeabi_d2f>
 8001262:	4603      	mov	r3, r0
 8001264:	4a28      	ldr	r2, [pc, #160]	; (8001308 <main+0x208>)
 8001266:	6013      	str	r3, [r2, #0]
	  PWMgeneration() ; //Gen PWM
 8001268:	f002 f91a 	bl	80034a0 <PWMgeneration>
//***************************************************
//**********Get Real Vmax****************************
	  float V;
	  VelocityRPM = Velocity() ; //rpm unit
 800126c:	f002 f8b4 	bl	80033d8 <Velocity>
 8001270:	eef0 7a40 	vmov.f32	s15, s0
 8001274:	4b25      	ldr	r3, [pc, #148]	; (800130c <main+0x20c>)
 8001276:	edc3 7a00 	vstr	s15, [r3]
	  if (VelocityRPM < 0)
 800127a:	4b24      	ldr	r3, [pc, #144]	; (800130c <main+0x20c>)
 800127c:	edd3 7a00 	vldr	s15, [r3]
 8001280:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001288:	d544      	bpl.n	8001314 <main+0x214>
	  {
		  V = (-1) * VelocityRPM;
 800128a:	4b20      	ldr	r3, [pc, #128]	; (800130c <main+0x20c>)
 800128c:	edd3 7a00 	vldr	s15, [r3]
 8001290:	eef1 7a67 	vneg.f32	s15, s15
 8001294:	edc7 7a05 	vstr	s15, [r7, #20]
		  if (V > VmaxReal)
 8001298:	4b1d      	ldr	r3, [pc, #116]	; (8001310 <main+0x210>)
 800129a:	edd3 7a00 	vldr	s15, [r3]
 800129e:	ed97 7a05 	vldr	s14, [r7, #20]
 80012a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012aa:	dd44      	ble.n	8001336 <main+0x236>
		  {
			  VmaxReal = VelocityRPM;
 80012ac:	4b17      	ldr	r3, [pc, #92]	; (800130c <main+0x20c>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a17      	ldr	r2, [pc, #92]	; (8001310 <main+0x210>)
 80012b2:	6013      	str	r3, [r2, #0]
 80012b4:	e03f      	b.n	8001336 <main+0x236>
 80012b6:	bf00      	nop
 80012b8:	200002dc 	.word	0x200002dc
 80012bc:	200001d8 	.word	0x200001d8
 80012c0:	20000100 	.word	0x20000100
 80012c4:	20000148 	.word	0x20000148
 80012c8:	20000190 	.word	0x20000190
 80012cc:	200004c4 	.word	0x200004c4
 80012d0:	200004c8 	.word	0x200004c8
 80012d4:	004c4b41 	.word	0x004c4b41
 80012d8:	200004c6 	.word	0x200004c6
 80012dc:	20000450 	.word	0x20000450
 80012e0:	200004d0 	.word	0x200004d0
 80012e4:	200003fc 	.word	0x200003fc
 80012e8:	20000010 	.word	0x20000010
 80012ec:	200004c7 	.word	0x200004c7
 80012f0:	200004c5 	.word	0x200004c5
 80012f4:	40020800 	.word	0x40020800
 80012f8:	200004fc 	.word	0x200004fc
 80012fc:	200004fe 	.word	0x200004fe
 8001300:	40768000 	.word	0x40768000
 8001304:	40a00000 	.word	0x40a00000
 8001308:	200004f4 	.word	0x200004f4
 800130c:	200004f0 	.word	0x200004f0
 8001310:	20000498 	.word	0x20000498
		  }
	  }
	  else
	  {
		  V = VelocityRPM;
 8001314:	4b5d      	ldr	r3, [pc, #372]	; (800148c <main+0x38c>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	617b      	str	r3, [r7, #20]
		  if (V > VmaxReal)
 800131a:	4b5d      	ldr	r3, [pc, #372]	; (8001490 <main+0x390>)
 800131c:	edd3 7a00 	vldr	s15, [r3]
 8001320:	ed97 7a05 	vldr	s14, [r7, #20]
 8001324:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800132c:	dd03      	ble.n	8001336 <main+0x236>
		  {
			  VmaxReal = VelocityRPM;
 800132e:	4b57      	ldr	r3, [pc, #348]	; (800148c <main+0x38c>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a57      	ldr	r2, [pc, #348]	; (8001490 <main+0x390>)
 8001334:	6013      	str	r3, [r2, #0]
		  }
	  }
//*****************************************************
//**********Set Home******************************
	  if (StartSetHome)
 8001336:	4b57      	ldr	r3, [pc, #348]	; (8001494 <main+0x394>)
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d025      	beq.n	800138a <main+0x28a>
	  {
		  SetHome() ;
 800133e:	f001 faaf 	bl	80028a0 <SetHome>
		  //**************PID******************************
		  if (micros() - TimestampPID > 1000)
 8001342:	f002 f92b 	bl	800359c <micros>
 8001346:	4b54      	ldr	r3, [pc, #336]	; (8001498 <main+0x398>)
 8001348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800134c:	ebb0 0802 	subs.w	r8, r0, r2
 8001350:	eb61 0903 	sbc.w	r9, r1, r3
 8001354:	f240 33e9 	movw	r3, #1001	; 0x3e9
 8001358:	4598      	cmp	r8, r3
 800135a:	f179 0300 	sbcs.w	r3, r9, #0
 800135e:	d314      	bcc.n	800138a <main+0x28a>
		  {
			  P = p;
 8001360:	4b4e      	ldr	r3, [pc, #312]	; (800149c <main+0x39c>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a4e      	ldr	r2, [pc, #312]	; (80014a0 <main+0x3a0>)
 8001366:	6013      	str	r3, [r2, #0]
			  I = i;
 8001368:	4b4e      	ldr	r3, [pc, #312]	; (80014a4 <main+0x3a4>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a4e      	ldr	r2, [pc, #312]	; (80014a8 <main+0x3a8>)
 800136e:	6013      	str	r3, [r2, #0]
			  D = d;
 8001370:	4b4e      	ldr	r3, [pc, #312]	; (80014ac <main+0x3ac>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a4e      	ldr	r2, [pc, #312]	; (80014b0 <main+0x3b0>)
 8001376:	6013      	str	r3, [r2, #0]
			  PID() ;
 8001378:	f001 ff76 	bl	8003268 <PID>
			  TimestampPID = micros() ;
 800137c:	f002 f90e 	bl	800359c <micros>
 8001380:	4602      	mov	r2, r0
 8001382:	460b      	mov	r3, r1
 8001384:	4944      	ldr	r1, [pc, #272]	; (8001498 <main+0x398>)
 8001386:	e9c1 2300 	strd	r2, r3, [r1]
		  //************************************************
	  }
//***********************************************

//**************UART******************************
	  int16_t inputChar = UARTReadChar(&UART2);
 800138a:	484a      	ldr	r0, [pc, #296]	; (80014b4 <main+0x3b4>)
 800138c:	f000 fd54 	bl	8001e38 <UARTReadChar>
 8001390:	4603      	mov	r3, r0
 8001392:	827b      	strh	r3, [r7, #18]
	  if (inputChar != -1)
 8001394:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800139c:	d005      	beq.n	80013aa <main+0x2aa>
	  {
		  Protocal(inputChar, &UART2);
 800139e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80013a2:	4944      	ldr	r1, [pc, #272]	; (80014b4 <main+0x3b4>)
 80013a4:	4618      	mov	r0, r3
 80013a6:	f000 fe0b 	bl	8001fc0 <Protocal>
//		  if (FinishedTask)
//		  {
//			  WriteACK2();
//		  }
//	  }
	  if (Mode == 10) //Read ACK
 80013aa:	4b43      	ldr	r3, [pc, #268]	; (80014b8 <main+0x3b8>)
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	2b0a      	cmp	r3, #10
 80013b0:	d116      	bne.n	80013e0 <main+0x2e0>
	  {
		  int16_t inputChar = UARTReadChar(&UART2);
 80013b2:	4840      	ldr	r0, [pc, #256]	; (80014b4 <main+0x3b4>)
 80013b4:	f000 fd40 	bl	8001e38 <UARTReadChar>
 80013b8:	4603      	mov	r3, r0
 80013ba:	823b      	strh	r3, [r7, #16]
		  if (inputChar != -1)
 80013bc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80013c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013c4:	d00c      	beq.n	80013e0 <main+0x2e0>
		  {
			  MainMemory[n] = inputChar ;
 80013c6:	4b3d      	ldr	r3, [pc, #244]	; (80014bc <main+0x3bc>)
 80013c8:	881b      	ldrh	r3, [r3, #0]
 80013ca:	461a      	mov	r2, r3
 80013cc:	8a3b      	ldrh	r3, [r7, #16]
 80013ce:	b2d9      	uxtb	r1, r3
 80013d0:	4b3b      	ldr	r3, [pc, #236]	; (80014c0 <main+0x3c0>)
 80013d2:	5499      	strb	r1, [r3, r2]
			  n++ ;
 80013d4:	4b39      	ldr	r3, [pc, #228]	; (80014bc <main+0x3bc>)
 80013d6:	881b      	ldrh	r3, [r3, #0]
 80013d8:	3301      	adds	r3, #1
 80013da:	b29a      	uxth	r2, r3
 80013dc:	4b37      	ldr	r3, [pc, #220]	; (80014bc <main+0x3bc>)
 80013de:	801a      	strh	r2, [r3, #0]
		  }
	  }
	  if (Mode == 11) //Read ACK
 80013e0:	4b35      	ldr	r3, [pc, #212]	; (80014b8 <main+0x3b8>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	2b0b      	cmp	r3, #11
 80013e6:	d116      	bne.n	8001416 <main+0x316>
	  {
		  int16_t inputChar = UARTReadChar(&UART2);
 80013e8:	4832      	ldr	r0, [pc, #200]	; (80014b4 <main+0x3b4>)
 80013ea:	f000 fd25 	bl	8001e38 <UARTReadChar>
 80013ee:	4603      	mov	r3, r0
 80013f0:	81fb      	strh	r3, [r7, #14]
		  if (inputChar != -1)
 80013f2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013fa:	d00c      	beq.n	8001416 <main+0x316>
		  {
			  MainMemory[n] = inputChar ;
 80013fc:	4b2f      	ldr	r3, [pc, #188]	; (80014bc <main+0x3bc>)
 80013fe:	881b      	ldrh	r3, [r3, #0]
 8001400:	461a      	mov	r2, r3
 8001402:	89fb      	ldrh	r3, [r7, #14]
 8001404:	b2d9      	uxtb	r1, r3
 8001406:	4b2e      	ldr	r3, [pc, #184]	; (80014c0 <main+0x3c0>)
 8001408:	5499      	strb	r1, [r3, r2]
			  n++ ;
 800140a:	4b2c      	ldr	r3, [pc, #176]	; (80014bc <main+0x3bc>)
 800140c:	881b      	ldrh	r3, [r3, #0]
 800140e:	3301      	adds	r3, #1
 8001410:	b29a      	uxth	r2, r3
 8001412:	4b2a      	ldr	r3, [pc, #168]	; (80014bc <main+0x3bc>)
 8001414:	801a      	strh	r2, [r3, #0]
		  }
	  }
	  if (Mode == 12)
 8001416:	4b28      	ldr	r3, [pc, #160]	; (80014b8 <main+0x3b8>)
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	2b0c      	cmp	r3, #12
 800141c:	d102      	bne.n	8001424 <main+0x324>
	  {
		  enable_eff = 1;
 800141e:	4b29      	ldr	r3, [pc, #164]	; (80014c4 <main+0x3c4>)
 8001420:	2201      	movs	r2, #1
 8001422:	701a      	strb	r2, [r3, #0]
	  }
	  if (Mode == 13)
 8001424:	4b24      	ldr	r3, [pc, #144]	; (80014b8 <main+0x3b8>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	2b0d      	cmp	r3, #13
 800142a:	d102      	bne.n	8001432 <main+0x332>
	  {
		  enable_eff = 0;
 800142c:	4b25      	ldr	r3, [pc, #148]	; (80014c4 <main+0x3c4>)
 800142e:	2200      	movs	r2, #0
 8001430:	701a      	strb	r2, [r3, #0]
//	  }


//****************************************************
//*******init Traj***********************************
	  if (StartMoving == 0 && StartSetHome == 0)
 8001432:	4b25      	ldr	r3, [pc, #148]	; (80014c8 <main+0x3c8>)
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d115      	bne.n	8001466 <main+0x366>
 800143a:	4b16      	ldr	r3, [pc, #88]	; (8001494 <main+0x394>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d111      	bne.n	8001466 <main+0x366>
	  {
		  T = 0;
 8001442:	4b22      	ldr	r3, [pc, #136]	; (80014cc <main+0x3cc>)
 8001444:	f04f 0200 	mov.w	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
		  TV = 0;
 800144a:	4b21      	ldr	r3, [pc, #132]	; (80014d0 <main+0x3d0>)
 800144c:	f04f 0200 	mov.w	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
		  TA = 0;
 8001452:	4b20      	ldr	r3, [pc, #128]	; (80014d4 <main+0x3d4>)
 8001454:	f04f 0200 	mov.w	r2, #0
 8001458:	601a      	str	r2, [r3, #0]
		  ST = 0;
 800145a:	4b1f      	ldr	r3, [pc, #124]	; (80014d8 <main+0x3d8>)
 800145c:	2200      	movs	r2, #0
 800145e:	701a      	strb	r2, [r3, #0]
		  Direction = 2;
 8001460:	4b1e      	ldr	r3, [pc, #120]	; (80014dc <main+0x3dc>)
 8001462:	2202      	movs	r2, #2
 8001464:	701a      	strb	r2, [r3, #0]

	  }
//**************************************************
//*******Start Generate Trajectory*******************

	  if (StartMoving)
 8001466:	4b18      	ldr	r3, [pc, #96]	; (80014c8 <main+0x3c8>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	2b00      	cmp	r3, #0
 800146c:	f000 818a 	beq.w	8001784 <main+0x684>
	  {
		  static State Statee = InitPID;
		  switch(Statee)
 8001470:	4b1b      	ldr	r3, [pc, #108]	; (80014e0 <main+0x3e0>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	2b0d      	cmp	r3, #13
 8001476:	f000 814f 	beq.w	8001718 <main+0x618>
 800147a:	2b0d      	cmp	r3, #13
 800147c:	f300 8187 	bgt.w	800178e <main+0x68e>
 8001480:	2b08      	cmp	r3, #8
 8001482:	d02f      	beq.n	80014e4 <main+0x3e4>
 8001484:	2b0c      	cmp	r3, #12
 8001486:	f000 8110 	beq.w	80016aa <main+0x5aa>
 800148a:	e180      	b.n	800178e <main+0x68e>
 800148c:	200004f0 	.word	0x200004f0
 8001490:	20000498 	.word	0x20000498
 8001494:	200004ad 	.word	0x200004ad
 8001498:	20000418 	.word	0x20000418
 800149c:	20000004 	.word	0x20000004
 80014a0:	20000440 	.word	0x20000440
 80014a4:	20000008 	.word	0x20000008
 80014a8:	20000444 	.word	0x20000444
 80014ac:	2000000c 	.word	0x2000000c
 80014b0:	20000448 	.word	0x20000448
 80014b4:	200002dc 	.word	0x200002dc
 80014b8:	200003f6 	.word	0x200003f6
 80014bc:	200003f4 	.word	0x200003f4
 80014c0:	200002f4 	.word	0x200002f4
 80014c4:	20000412 	.word	0x20000412
 80014c8:	20000450 	.word	0x20000450
 80014cc:	20000474 	.word	0x20000474
 80014d0:	20000470 	.word	0x20000470
 80014d4:	2000046c 	.word	0x2000046c
 80014d8:	20000451 	.word	0x20000451
 80014dc:	200004f8 	.word	0x200004f8
 80014e0:	20000018 	.word	0x20000018
		  {
		  case InitPID:
			  PIDinit();
 80014e4:	f001 fe78 	bl	80031d8 <PIDinit>
			  if (FinalPos - Degree > 90 && FinalPos - Degree < 180)
 80014e8:	4bab      	ldr	r3, [pc, #684]	; (8001798 <main+0x698>)
 80014ea:	ed93 7a00 	vldr	s14, [r3]
 80014ee:	4bab      	ldr	r3, [pc, #684]	; (800179c <main+0x69c>)
 80014f0:	edd3 7a00 	vldr	s15, [r3]
 80014f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014f8:	ed9f 7aa9 	vldr	s14, [pc, #676]	; 80017a0 <main+0x6a0>
 80014fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001500:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001504:	dd25      	ble.n	8001552 <main+0x452>
 8001506:	4ba4      	ldr	r3, [pc, #656]	; (8001798 <main+0x698>)
 8001508:	ed93 7a00 	vldr	s14, [r3]
 800150c:	4ba3      	ldr	r3, [pc, #652]	; (800179c <main+0x69c>)
 800150e:	edd3 7a00 	vldr	s15, [r3]
 8001512:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001516:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 80017a4 <main+0x6a4>
 800151a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800151e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001522:	d516      	bpl.n	8001552 <main+0x452>
			  {
				  finally = FinalPos - (FinalPos-Degree)/2 ;
 8001524:	4b9c      	ldr	r3, [pc, #624]	; (8001798 <main+0x698>)
 8001526:	ed93 7a00 	vldr	s14, [r3]
 800152a:	4b9b      	ldr	r3, [pc, #620]	; (8001798 <main+0x698>)
 800152c:	edd3 6a00 	vldr	s13, [r3]
 8001530:	4b9a      	ldr	r3, [pc, #616]	; (800179c <main+0x69c>)
 8001532:	edd3 7a00 	vldr	s15, [r3]
 8001536:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800153a:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 800153e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001542:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001546:	4b98      	ldr	r3, [pc, #608]	; (80017a8 <main+0x6a8>)
 8001548:	edc3 7a00 	vstr	s15, [r3]
				  Statee = half_traj;
 800154c:	4b97      	ldr	r3, [pc, #604]	; (80017ac <main+0x6ac>)
 800154e:	220c      	movs	r2, #12
 8001550:	701a      	strb	r2, [r3, #0]
			  }
			  if (FinalPos - Degree < -90 && FinalPos - Degree > -180)
 8001552:	4b91      	ldr	r3, [pc, #580]	; (8001798 <main+0x698>)
 8001554:	ed93 7a00 	vldr	s14, [r3]
 8001558:	4b90      	ldr	r3, [pc, #576]	; (800179c <main+0x69c>)
 800155a:	edd3 7a00 	vldr	s15, [r3]
 800155e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001562:	ed9f 7a93 	vldr	s14, [pc, #588]	; 80017b0 <main+0x6b0>
 8001566:	eef4 7ac7 	vcmpe.f32	s15, s14
 800156a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800156e:	d525      	bpl.n	80015bc <main+0x4bc>
 8001570:	4b89      	ldr	r3, [pc, #548]	; (8001798 <main+0x698>)
 8001572:	ed93 7a00 	vldr	s14, [r3]
 8001576:	4b89      	ldr	r3, [pc, #548]	; (800179c <main+0x69c>)
 8001578:	edd3 7a00 	vldr	s15, [r3]
 800157c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001580:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 80017b4 <main+0x6b4>
 8001584:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800158c:	dd16      	ble.n	80015bc <main+0x4bc>
			  {
				  finally = FinalPos - (FinalPos - Degree)/2 ;
 800158e:	4b82      	ldr	r3, [pc, #520]	; (8001798 <main+0x698>)
 8001590:	ed93 7a00 	vldr	s14, [r3]
 8001594:	4b80      	ldr	r3, [pc, #512]	; (8001798 <main+0x698>)
 8001596:	edd3 6a00 	vldr	s13, [r3]
 800159a:	4b80      	ldr	r3, [pc, #512]	; (800179c <main+0x69c>)
 800159c:	edd3 7a00 	vldr	s15, [r3]
 80015a0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80015a4:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80015a8:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80015ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015b0:	4b7d      	ldr	r3, [pc, #500]	; (80017a8 <main+0x6a8>)
 80015b2:	edc3 7a00 	vstr	s15, [r3]
				  Statee = half_traj;
 80015b6:	4b7d      	ldr	r3, [pc, #500]	; (80017ac <main+0x6ac>)
 80015b8:	220c      	movs	r2, #12
 80015ba:	701a      	strb	r2, [r3, #0]
			  }
			  if (FinalPos - Degree > 180 && FinalPos - Degree < 270)
 80015bc:	4b76      	ldr	r3, [pc, #472]	; (8001798 <main+0x698>)
 80015be:	ed93 7a00 	vldr	s14, [r3]
 80015c2:	4b76      	ldr	r3, [pc, #472]	; (800179c <main+0x69c>)
 80015c4:	edd3 7a00 	vldr	s15, [r3]
 80015c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015cc:	ed9f 7a75 	vldr	s14, [pc, #468]	; 80017a4 <main+0x6a4>
 80015d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015d8:	dd29      	ble.n	800162e <main+0x52e>
 80015da:	4b6f      	ldr	r3, [pc, #444]	; (8001798 <main+0x698>)
 80015dc:	ed93 7a00 	vldr	s14, [r3]
 80015e0:	4b6e      	ldr	r3, [pc, #440]	; (800179c <main+0x69c>)
 80015e2:	edd3 7a00 	vldr	s15, [r3]
 80015e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015ea:	ed9f 7a73 	vldr	s14, [pc, #460]	; 80017b8 <main+0x6b8>
 80015ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015f6:	d51a      	bpl.n	800162e <main+0x52e>
			  {
				  finally = (FinalPos + (Degree + 360 - FinalPos)/2) ;
 80015f8:	4b68      	ldr	r3, [pc, #416]	; (800179c <main+0x69c>)
 80015fa:	edd3 7a00 	vldr	s15, [r3]
 80015fe:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 80017bc <main+0x6bc>
 8001602:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001606:	4b64      	ldr	r3, [pc, #400]	; (8001798 <main+0x698>)
 8001608:	edd3 7a00 	vldr	s15, [r3]
 800160c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001610:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001614:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001618:	4b5f      	ldr	r3, [pc, #380]	; (8001798 <main+0x698>)
 800161a:	edd3 7a00 	vldr	s15, [r3]
 800161e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001622:	4b61      	ldr	r3, [pc, #388]	; (80017a8 <main+0x6a8>)
 8001624:	edc3 7a00 	vstr	s15, [r3]
				  Statee = half_traj;
 8001628:	4b60      	ldr	r3, [pc, #384]	; (80017ac <main+0x6ac>)
 800162a:	220c      	movs	r2, #12
 800162c:	701a      	strb	r2, [r3, #0]
			  }
			  if (FinalPos - Degree < -180 && FinalPos - Degree > -270)
 800162e:	4b5a      	ldr	r3, [pc, #360]	; (8001798 <main+0x698>)
 8001630:	ed93 7a00 	vldr	s14, [r3]
 8001634:	4b59      	ldr	r3, [pc, #356]	; (800179c <main+0x69c>)
 8001636:	edd3 7a00 	vldr	s15, [r3]
 800163a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800163e:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 80017b4 <main+0x6b4>
 8001642:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800164a:	d52a      	bpl.n	80016a2 <main+0x5a2>
 800164c:	4b52      	ldr	r3, [pc, #328]	; (8001798 <main+0x698>)
 800164e:	ed93 7a00 	vldr	s14, [r3]
 8001652:	4b52      	ldr	r3, [pc, #328]	; (800179c <main+0x69c>)
 8001654:	edd3 7a00 	vldr	s15, [r3]
 8001658:	ee77 7a67 	vsub.f32	s15, s14, s15
 800165c:	ed9f 7a58 	vldr	s14, [pc, #352]	; 80017c0 <main+0x6c0>
 8001660:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001664:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001668:	dd1b      	ble.n	80016a2 <main+0x5a2>
			  {
				  finally = (FinalPos - (FinalPos + 360 - Degree)/2) ;
 800166a:	4b4b      	ldr	r3, [pc, #300]	; (8001798 <main+0x698>)
 800166c:	ed93 7a00 	vldr	s14, [r3]
 8001670:	4b49      	ldr	r3, [pc, #292]	; (8001798 <main+0x698>)
 8001672:	edd3 7a00 	vldr	s15, [r3]
 8001676:	eddf 6a51 	vldr	s13, [pc, #324]	; 80017bc <main+0x6bc>
 800167a:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800167e:	4b47      	ldr	r3, [pc, #284]	; (800179c <main+0x69c>)
 8001680:	edd3 7a00 	vldr	s15, [r3]
 8001684:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001688:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 800168c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001690:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001694:	4b44      	ldr	r3, [pc, #272]	; (80017a8 <main+0x6a8>)
 8001696:	edc3 7a00 	vstr	s15, [r3]
				  Statee = half_traj;
 800169a:	4b44      	ldr	r3, [pc, #272]	; (80017ac <main+0x6ac>)
 800169c:	220c      	movs	r2, #12
 800169e:	701a      	strb	r2, [r3, #0]
			  }
			  else
			  {
				  Statee = final_traj;
			  }
			  break;
 80016a0:	e075      	b.n	800178e <main+0x68e>
				  Statee = final_traj;
 80016a2:	4b42      	ldr	r3, [pc, #264]	; (80017ac <main+0x6ac>)
 80016a4:	220d      	movs	r2, #13
 80016a6:	701a      	strb	r2, [r3, #0]
			  break;
 80016a8:	e071      	b.n	800178e <main+0x68e>
		  case half_traj:
			  if (micros() - TimestampPID > 1000)
 80016aa:	f001 ff77 	bl	800359c <micros>
 80016ae:	4b45      	ldr	r3, [pc, #276]	; (80017c4 <main+0x6c4>)
 80016b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b4:	ebb0 0a02 	subs.w	sl, r0, r2
 80016b8:	eb61 0b03 	sbc.w	fp, r1, r3
 80016bc:	f240 33e9 	movw	r3, #1001	; 0x3e9
 80016c0:	459a      	cmp	sl, r3
 80016c2:	f17b 0300 	sbcs.w	r3, fp, #0
 80016c6:	d314      	bcc.n	80016f2 <main+0x5f2>
			  {
				  P = p;
 80016c8:	4b3f      	ldr	r3, [pc, #252]	; (80017c8 <main+0x6c8>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a3f      	ldr	r2, [pc, #252]	; (80017cc <main+0x6cc>)
 80016ce:	6013      	str	r3, [r2, #0]
				  I = i;
 80016d0:	4b3f      	ldr	r3, [pc, #252]	; (80017d0 <main+0x6d0>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a3f      	ldr	r2, [pc, #252]	; (80017d4 <main+0x6d4>)
 80016d6:	6013      	str	r3, [r2, #0]
				  D = d;
 80016d8:	4b3f      	ldr	r3, [pc, #252]	; (80017d8 <main+0x6d8>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a3f      	ldr	r2, [pc, #252]	; (80017dc <main+0x6dc>)
 80016de:	6013      	str	r3, [r2, #0]
				  PID() ;
 80016e0:	f001 fdc2 	bl	8003268 <PID>
				  TimestampPID = micros() ;
 80016e4:	f001 ff5a 	bl	800359c <micros>
 80016e8:	4602      	mov	r2, r0
 80016ea:	460b      	mov	r3, r1
 80016ec:	4935      	ldr	r1, [pc, #212]	; (80017c4 <main+0x6c4>)
 80016ee:	e9c1 2300 	strd	r2, r3, [r1]
			  }
			  //************************************************
			  FinalPos = finally;
 80016f2:	4b2d      	ldr	r3, [pc, #180]	; (80017a8 <main+0x6a8>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a28      	ldr	r2, [pc, #160]	; (8001798 <main+0x698>)
 80016f8:	6013      	str	r3, [r2, #0]
			  Trajec();
 80016fa:	f001 f965 	bl	80029c8 <Trajec>
			  if (FinishedTraj)
 80016fe:	4b38      	ldr	r3, [pc, #224]	; (80017e0 <main+0x6e0>)
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d040      	beq.n	8001788 <main+0x688>
			  {
				  FinishedTraj = 0;
 8001706:	4b36      	ldr	r3, [pc, #216]	; (80017e0 <main+0x6e0>)
 8001708:	2200      	movs	r2, #0
 800170a:	701a      	strb	r2, [r3, #0]
				  Statee = final_traj;
 800170c:	4b27      	ldr	r3, [pc, #156]	; (80017ac <main+0x6ac>)
 800170e:	220d      	movs	r2, #13
 8001710:	701a      	strb	r2, [r3, #0]
				  PIDinit();
 8001712:	f001 fd61 	bl	80031d8 <PIDinit>
			  }
			  break;
 8001716:	e037      	b.n	8001788 <main+0x688>
		  case final_traj :
			  if (micros() - TimestampPID > 1000)
 8001718:	f001 ff40 	bl	800359c <micros>
 800171c:	4b29      	ldr	r3, [pc, #164]	; (80017c4 <main+0x6c4>)
 800171e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001722:	1a86      	subs	r6, r0, r2
 8001724:	603e      	str	r6, [r7, #0]
 8001726:	eb61 0303 	sbc.w	r3, r1, r3
 800172a:	607b      	str	r3, [r7, #4]
 800172c:	f240 33e9 	movw	r3, #1001	; 0x3e9
 8001730:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001734:	4602      	mov	r2, r0
 8001736:	429a      	cmp	r2, r3
 8001738:	460b      	mov	r3, r1
 800173a:	f173 0300 	sbcs.w	r3, r3, #0
 800173e:	d314      	bcc.n	800176a <main+0x66a>
			  {
				  P = p;
 8001740:	4b21      	ldr	r3, [pc, #132]	; (80017c8 <main+0x6c8>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a21      	ldr	r2, [pc, #132]	; (80017cc <main+0x6cc>)
 8001746:	6013      	str	r3, [r2, #0]
				  I = i;
 8001748:	4b21      	ldr	r3, [pc, #132]	; (80017d0 <main+0x6d0>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a21      	ldr	r2, [pc, #132]	; (80017d4 <main+0x6d4>)
 800174e:	6013      	str	r3, [r2, #0]
				  D = d;
 8001750:	4b21      	ldr	r3, [pc, #132]	; (80017d8 <main+0x6d8>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a21      	ldr	r2, [pc, #132]	; (80017dc <main+0x6dc>)
 8001756:	6013      	str	r3, [r2, #0]
				  PID() ;
 8001758:	f001 fd86 	bl	8003268 <PID>
				  TimestampPID = micros() ;
 800175c:	f001 ff1e 	bl	800359c <micros>
 8001760:	4602      	mov	r2, r0
 8001762:	460b      	mov	r3, r1
 8001764:	4917      	ldr	r1, [pc, #92]	; (80017c4 <main+0x6c4>)
 8001766:	e9c1 2300 	strd	r2, r3, [r1]
			  }
			  //************************************************
			  Trajec();
 800176a:	f001 f92d 	bl	80029c8 <Trajec>
			  if (FinishedTraj)
 800176e:	4b1c      	ldr	r3, [pc, #112]	; (80017e0 <main+0x6e0>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d00a      	beq.n	800178c <main+0x68c>
			  {
				  FinishedTraj = 0;
 8001776:	4b1a      	ldr	r3, [pc, #104]	; (80017e0 <main+0x6e0>)
 8001778:	2200      	movs	r2, #0
 800177a:	701a      	strb	r2, [r3, #0]
				  Statee = InitPID;
 800177c:	4b0b      	ldr	r3, [pc, #44]	; (80017ac <main+0x6ac>)
 800177e:	2208      	movs	r2, #8
 8001780:	701a      	strb	r2, [r3, #0]
			  }
			  break;
 8001782:	e003      	b.n	800178c <main+0x68c>
	  }
  }
 8001784:	bf00      	nop
 8001786:	e002      	b.n	800178e <main+0x68e>
			  break;
 8001788:	bf00      	nop
 800178a:	e000      	b.n	800178e <main+0x68e>
			  break;
 800178c:	bf00      	nop

//***************************************************
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  UARTTxDumpBuffer(&UART2);
 800178e:	4815      	ldr	r0, [pc, #84]	; (80017e4 <main+0x6e4>)
 8001790:	f000 fb7c 	bl	8001e8c <UARTTxDumpBuffer>
  {
 8001794:	e4f1      	b.n	800117a <main+0x7a>
 8001796:	bf00      	nop
 8001798:	20000010 	.word	0x20000010
 800179c:	200004f4 	.word	0x200004f4
 80017a0:	42b40000 	.word	0x42b40000
 80017a4:	43340000 	.word	0x43340000
 80017a8:	200004a0 	.word	0x200004a0
 80017ac:	20000018 	.word	0x20000018
 80017b0:	c2b40000 	.word	0xc2b40000
 80017b4:	c3340000 	.word	0xc3340000
 80017b8:	43870000 	.word	0x43870000
 80017bc:	43b40000 	.word	0x43b40000
 80017c0:	c3870000 	.word	0xc3870000
 80017c4:	20000418 	.word	0x20000418
 80017c8:	20000004 	.word	0x20000004
 80017cc:	20000440 	.word	0x20000440
 80017d0:	20000008 	.word	0x20000008
 80017d4:	20000444 	.word	0x20000444
 80017d8:	2000000c 	.word	0x2000000c
 80017dc:	20000448 	.word	0x20000448
 80017e0:	2000049c 	.word	0x2000049c
 80017e4:	200002dc 	.word	0x200002dc

080017e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b094      	sub	sp, #80	; 0x50
 80017ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017ee:	f107 0320 	add.w	r3, r7, #32
 80017f2:	2230      	movs	r2, #48	; 0x30
 80017f4:	2100      	movs	r1, #0
 80017f6:	4618      	mov	r0, r3
 80017f8:	f006 fc58 	bl	80080ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017fc:	f107 030c 	add.w	r3, r7, #12
 8001800:	2200      	movs	r2, #0
 8001802:	601a      	str	r2, [r3, #0]
 8001804:	605a      	str	r2, [r3, #4]
 8001806:	609a      	str	r2, [r3, #8]
 8001808:	60da      	str	r2, [r3, #12]
 800180a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800180c:	2300      	movs	r3, #0
 800180e:	60bb      	str	r3, [r7, #8]
 8001810:	4b27      	ldr	r3, [pc, #156]	; (80018b0 <SystemClock_Config+0xc8>)
 8001812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001814:	4a26      	ldr	r2, [pc, #152]	; (80018b0 <SystemClock_Config+0xc8>)
 8001816:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800181a:	6413      	str	r3, [r2, #64]	; 0x40
 800181c:	4b24      	ldr	r3, [pc, #144]	; (80018b0 <SystemClock_Config+0xc8>)
 800181e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001820:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001824:	60bb      	str	r3, [r7, #8]
 8001826:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001828:	2300      	movs	r3, #0
 800182a:	607b      	str	r3, [r7, #4]
 800182c:	4b21      	ldr	r3, [pc, #132]	; (80018b4 <SystemClock_Config+0xcc>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a20      	ldr	r2, [pc, #128]	; (80018b4 <SystemClock_Config+0xcc>)
 8001832:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001836:	6013      	str	r3, [r2, #0]
 8001838:	4b1e      	ldr	r3, [pc, #120]	; (80018b4 <SystemClock_Config+0xcc>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001840:	607b      	str	r3, [r7, #4]
 8001842:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001844:	2302      	movs	r3, #2
 8001846:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001848:	2301      	movs	r3, #1
 800184a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800184c:	2310      	movs	r3, #16
 800184e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001850:	2302      	movs	r3, #2
 8001852:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001854:	2300      	movs	r3, #0
 8001856:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001858:	2308      	movs	r3, #8
 800185a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 800185c:	2364      	movs	r3, #100	; 0x64
 800185e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001860:	2302      	movs	r3, #2
 8001862:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001864:	2304      	movs	r3, #4
 8001866:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001868:	f107 0320 	add.w	r3, r7, #32
 800186c:	4618      	mov	r0, r3
 800186e:	f003 fcf9 	bl	8005264 <HAL_RCC_OscConfig>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001878:	f001 feaa 	bl	80035d0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800187c:	230f      	movs	r3, #15
 800187e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001880:	2302      	movs	r3, #2
 8001882:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001884:	2300      	movs	r3, #0
 8001886:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001888:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800188c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800188e:	2300      	movs	r3, #0
 8001890:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001892:	f107 030c 	add.w	r3, r7, #12
 8001896:	2103      	movs	r1, #3
 8001898:	4618      	mov	r0, r3
 800189a:	f003 ff5b 	bl	8005754 <HAL_RCC_ClockConfig>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80018a4:	f001 fe94 	bl	80035d0 <Error_Handler>
  }
}
 80018a8:	bf00      	nop
 80018aa:	3750      	adds	r7, #80	; 0x50
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	40023800 	.word	0x40023800
 80018b4:	40007000 	.word	0x40007000

080018b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018bc:	4b12      	ldr	r3, [pc, #72]	; (8001908 <MX_I2C1_Init+0x50>)
 80018be:	4a13      	ldr	r2, [pc, #76]	; (800190c <MX_I2C1_Init+0x54>)
 80018c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80018c2:	4b11      	ldr	r3, [pc, #68]	; (8001908 <MX_I2C1_Init+0x50>)
 80018c4:	4a12      	ldr	r2, [pc, #72]	; (8001910 <MX_I2C1_Init+0x58>)
 80018c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018c8:	4b0f      	ldr	r3, [pc, #60]	; (8001908 <MX_I2C1_Init+0x50>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80018ce:	4b0e      	ldr	r3, [pc, #56]	; (8001908 <MX_I2C1_Init+0x50>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018d4:	4b0c      	ldr	r3, [pc, #48]	; (8001908 <MX_I2C1_Init+0x50>)
 80018d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018dc:	4b0a      	ldr	r3, [pc, #40]	; (8001908 <MX_I2C1_Init+0x50>)
 80018de:	2200      	movs	r2, #0
 80018e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80018e2:	4b09      	ldr	r3, [pc, #36]	; (8001908 <MX_I2C1_Init+0x50>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018e8:	4b07      	ldr	r3, [pc, #28]	; (8001908 <MX_I2C1_Init+0x50>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018ee:	4b06      	ldr	r3, [pc, #24]	; (8001908 <MX_I2C1_Init+0x50>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018f4:	4804      	ldr	r0, [pc, #16]	; (8001908 <MX_I2C1_Init+0x50>)
 80018f6:	f003 f869 	bl	80049cc <HAL_I2C_Init>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001900:	f001 fe66 	bl	80035d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001904:	bf00      	nop
 8001906:	bd80      	pop	{r7, pc}
 8001908:	200000ac 	.word	0x200000ac
 800190c:	40005400 	.word	0x40005400
 8001910:	000186a0 	.word	0x000186a0

08001914 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b096      	sub	sp, #88	; 0x58
 8001918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800191a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800191e:	2200      	movs	r2, #0
 8001920:	601a      	str	r2, [r3, #0]
 8001922:	605a      	str	r2, [r3, #4]
 8001924:	609a      	str	r2, [r3, #8]
 8001926:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001928:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800192c:	2200      	movs	r2, #0
 800192e:	601a      	str	r2, [r3, #0]
 8001930:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001932:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001936:	2200      	movs	r2, #0
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	605a      	str	r2, [r3, #4]
 800193c:	609a      	str	r2, [r3, #8]
 800193e:	60da      	str	r2, [r3, #12]
 8001940:	611a      	str	r2, [r3, #16]
 8001942:	615a      	str	r2, [r3, #20]
 8001944:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001946:	1d3b      	adds	r3, r7, #4
 8001948:	2220      	movs	r2, #32
 800194a:	2100      	movs	r1, #0
 800194c:	4618      	mov	r0, r3
 800194e:	f006 fbad 	bl	80080ac <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001952:	4b44      	ldr	r3, [pc, #272]	; (8001a64 <MX_TIM1_Init+0x150>)
 8001954:	4a44      	ldr	r2, [pc, #272]	; (8001a68 <MX_TIM1_Init+0x154>)
 8001956:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001958:	4b42      	ldr	r3, [pc, #264]	; (8001a64 <MX_TIM1_Init+0x150>)
 800195a:	2200      	movs	r2, #0
 800195c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800195e:	4b41      	ldr	r3, [pc, #260]	; (8001a64 <MX_TIM1_Init+0x150>)
 8001960:	2200      	movs	r2, #0
 8001962:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 50000;
 8001964:	4b3f      	ldr	r3, [pc, #252]	; (8001a64 <MX_TIM1_Init+0x150>)
 8001966:	f24c 3250 	movw	r2, #50000	; 0xc350
 800196a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800196c:	4b3d      	ldr	r3, [pc, #244]	; (8001a64 <MX_TIM1_Init+0x150>)
 800196e:	2200      	movs	r2, #0
 8001970:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001972:	4b3c      	ldr	r3, [pc, #240]	; (8001a64 <MX_TIM1_Init+0x150>)
 8001974:	2200      	movs	r2, #0
 8001976:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001978:	4b3a      	ldr	r3, [pc, #232]	; (8001a64 <MX_TIM1_Init+0x150>)
 800197a:	2280      	movs	r2, #128	; 0x80
 800197c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800197e:	4839      	ldr	r0, [pc, #228]	; (8001a64 <MX_TIM1_Init+0x150>)
 8001980:	f004 f908 	bl	8005b94 <HAL_TIM_Base_Init>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800198a:	f001 fe21 	bl	80035d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800198e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001992:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001994:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001998:	4619      	mov	r1, r3
 800199a:	4832      	ldr	r0, [pc, #200]	; (8001a64 <MX_TIM1_Init+0x150>)
 800199c:	f004 fd06 	bl	80063ac <HAL_TIM_ConfigClockSource>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80019a6:	f001 fe13 	bl	80035d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80019aa:	482e      	ldr	r0, [pc, #184]	; (8001a64 <MX_TIM1_Init+0x150>)
 80019ac:	f004 f9fe 	bl	8005dac <HAL_TIM_PWM_Init>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80019b6:	f001 fe0b 	bl	80035d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019ba:	2300      	movs	r3, #0
 80019bc:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019be:	2300      	movs	r3, #0
 80019c0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80019c2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80019c6:	4619      	mov	r1, r3
 80019c8:	4826      	ldr	r0, [pc, #152]	; (8001a64 <MX_TIM1_Init+0x150>)
 80019ca:	f005 f883 	bl	8006ad4 <HAL_TIMEx_MasterConfigSynchronization>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80019d4:	f001 fdfc 	bl	80035d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019d8:	2360      	movs	r3, #96	; 0x60
 80019da:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80019dc:	2300      	movs	r3, #0
 80019de:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019e0:	2300      	movs	r3, #0
 80019e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80019e4:	2300      	movs	r3, #0
 80019e6:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019e8:	2300      	movs	r3, #0
 80019ea:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80019ec:	2300      	movs	r3, #0
 80019ee:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80019f0:	2300      	movs	r3, #0
 80019f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019f8:	2200      	movs	r2, #0
 80019fa:	4619      	mov	r1, r3
 80019fc:	4819      	ldr	r0, [pc, #100]	; (8001a64 <MX_TIM1_Init+0x150>)
 80019fe:	f004 fc13 	bl	8006228 <HAL_TIM_PWM_ConfigChannel>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001a08:	f001 fde2 	bl	80035d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a10:	2204      	movs	r2, #4
 8001a12:	4619      	mov	r1, r3
 8001a14:	4813      	ldr	r0, [pc, #76]	; (8001a64 <MX_TIM1_Init+0x150>)
 8001a16:	f004 fc07 	bl	8006228 <HAL_TIM_PWM_ConfigChannel>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001a20:	f001 fdd6 	bl	80035d0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a24:	2300      	movs	r3, #0
 8001a26:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001a30:	2300      	movs	r3, #0
 8001a32:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a34:	2300      	movs	r3, #0
 8001a36:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a3c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001a42:	1d3b      	adds	r3, r7, #4
 8001a44:	4619      	mov	r1, r3
 8001a46:	4807      	ldr	r0, [pc, #28]	; (8001a64 <MX_TIM1_Init+0x150>)
 8001a48:	f005 f8b2 	bl	8006bb0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001a52:	f001 fdbd 	bl	80035d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001a56:	4803      	ldr	r0, [pc, #12]	; (8001a64 <MX_TIM1_Init+0x150>)
 8001a58:	f001 feae 	bl	80037b8 <HAL_TIM_MspPostInit>

}
 8001a5c:	bf00      	nop
 8001a5e:	3758      	adds	r7, #88	; 0x58
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	20000100 	.word	0x20000100
 8001a68:	40010000 	.word	0x40010000

08001a6c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b086      	sub	sp, #24
 8001a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a72:	f107 0308 	add.w	r3, r7, #8
 8001a76:	2200      	movs	r2, #0
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	605a      	str	r2, [r3, #4]
 8001a7c:	609a      	str	r2, [r3, #8]
 8001a7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a80:	463b      	mov	r3, r7
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a88:	4b1d      	ldr	r3, [pc, #116]	; (8001b00 <MX_TIM2_Init+0x94>)
 8001a8a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a8e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 99;
 8001a90:	4b1b      	ldr	r3, [pc, #108]	; (8001b00 <MX_TIM2_Init+0x94>)
 8001a92:	2263      	movs	r2, #99	; 0x63
 8001a94:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a96:	4b1a      	ldr	r3, [pc, #104]	; (8001b00 <MX_TIM2_Init+0x94>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001a9c:	4b18      	ldr	r3, [pc, #96]	; (8001b00 <MX_TIM2_Init+0x94>)
 8001a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8001aa2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aa4:	4b16      	ldr	r3, [pc, #88]	; (8001b00 <MX_TIM2_Init+0x94>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aaa:	4b15      	ldr	r3, [pc, #84]	; (8001b00 <MX_TIM2_Init+0x94>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ab0:	4813      	ldr	r0, [pc, #76]	; (8001b00 <MX_TIM2_Init+0x94>)
 8001ab2:	f004 f86f 	bl	8005b94 <HAL_TIM_Base_Init>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001abc:	f001 fd88 	bl	80035d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ac0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ac4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ac6:	f107 0308 	add.w	r3, r7, #8
 8001aca:	4619      	mov	r1, r3
 8001acc:	480c      	ldr	r0, [pc, #48]	; (8001b00 <MX_TIM2_Init+0x94>)
 8001ace:	f004 fc6d 	bl	80063ac <HAL_TIM_ConfigClockSource>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001ad8:	f001 fd7a 	bl	80035d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001adc:	2300      	movs	r3, #0
 8001ade:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ae4:	463b      	mov	r3, r7
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4805      	ldr	r0, [pc, #20]	; (8001b00 <MX_TIM2_Init+0x94>)
 8001aea:	f004 fff3 	bl	8006ad4 <HAL_TIMEx_MasterConfigSynchronization>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001af4:	f001 fd6c 	bl	80035d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001af8:	bf00      	nop
 8001afa:	3718      	adds	r7, #24
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	20000148 	.word	0x20000148

08001b04 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08c      	sub	sp, #48	; 0x30
 8001b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b0a:	f107 030c 	add.w	r3, r7, #12
 8001b0e:	2224      	movs	r2, #36	; 0x24
 8001b10:	2100      	movs	r1, #0
 8001b12:	4618      	mov	r0, r3
 8001b14:	f006 faca 	bl	80080ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b18:	1d3b      	adds	r3, r7, #4
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
 8001b1e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b20:	4b20      	ldr	r3, [pc, #128]	; (8001ba4 <MX_TIM3_Init+0xa0>)
 8001b22:	4a21      	ldr	r2, [pc, #132]	; (8001ba8 <MX_TIM3_Init+0xa4>)
 8001b24:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001b26:	4b1f      	ldr	r3, [pc, #124]	; (8001ba4 <MX_TIM3_Init+0xa0>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b2c:	4b1d      	ldr	r3, [pc, #116]	; (8001ba4 <MX_TIM3_Init+0xa0>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2047;
 8001b32:	4b1c      	ldr	r3, [pc, #112]	; (8001ba4 <MX_TIM3_Init+0xa0>)
 8001b34:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8001b38:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b3a:	4b1a      	ldr	r3, [pc, #104]	; (8001ba4 <MX_TIM3_Init+0xa0>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b40:	4b18      	ldr	r3, [pc, #96]	; (8001ba4 <MX_TIM3_Init+0xa0>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001b46:	2303      	movs	r3, #3
 8001b48:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b52:	2300      	movs	r3, #0
 8001b54:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001b56:	2300      	movs	r3, #0
 8001b58:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b62:	2300      	movs	r3, #0
 8001b64:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001b66:	2300      	movs	r3, #0
 8001b68:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001b6a:	f107 030c 	add.w	r3, r7, #12
 8001b6e:	4619      	mov	r1, r3
 8001b70:	480c      	ldr	r0, [pc, #48]	; (8001ba4 <MX_TIM3_Init+0xa0>)
 8001b72:	f004 fa25 	bl	8005fc0 <HAL_TIM_Encoder_Init>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d001      	beq.n	8001b80 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001b7c:	f001 fd28 	bl	80035d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b80:	2300      	movs	r3, #0
 8001b82:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b84:	2300      	movs	r3, #0
 8001b86:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b88:	1d3b      	adds	r3, r7, #4
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	4805      	ldr	r0, [pc, #20]	; (8001ba4 <MX_TIM3_Init+0xa0>)
 8001b8e:	f004 ffa1 	bl	8006ad4 <HAL_TIMEx_MasterConfigSynchronization>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001b98:	f001 fd1a 	bl	80035d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001b9c:	bf00      	nop
 8001b9e:	3730      	adds	r7, #48	; 0x30
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	20000190 	.word	0x20000190
 8001ba8:	40000400 	.word	0x40000400

08001bac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001bb0:	4b12      	ldr	r3, [pc, #72]	; (8001bfc <MX_USART2_UART_Init+0x50>)
 8001bb2:	4a13      	ldr	r2, [pc, #76]	; (8001c00 <MX_USART2_UART_Init+0x54>)
 8001bb4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 512000;
 8001bb6:	4b11      	ldr	r3, [pc, #68]	; (8001bfc <MX_USART2_UART_Init+0x50>)
 8001bb8:	f44f 22fa 	mov.w	r2, #512000	; 0x7d000
 8001bbc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8001bbe:	4b0f      	ldr	r3, [pc, #60]	; (8001bfc <MX_USART2_UART_Init+0x50>)
 8001bc0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001bc4:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001bc6:	4b0d      	ldr	r3, [pc, #52]	; (8001bfc <MX_USART2_UART_Init+0x50>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8001bcc:	4b0b      	ldr	r3, [pc, #44]	; (8001bfc <MX_USART2_UART_Init+0x50>)
 8001bce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001bd2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bd4:	4b09      	ldr	r3, [pc, #36]	; (8001bfc <MX_USART2_UART_Init+0x50>)
 8001bd6:	220c      	movs	r2, #12
 8001bd8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bda:	4b08      	ldr	r3, [pc, #32]	; (8001bfc <MX_USART2_UART_Init+0x50>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001be0:	4b06      	ldr	r3, [pc, #24]	; (8001bfc <MX_USART2_UART_Init+0x50>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001be6:	4805      	ldr	r0, [pc, #20]	; (8001bfc <MX_USART2_UART_Init+0x50>)
 8001be8:	f005 f834 	bl	8006c54 <HAL_UART_Init>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 8001bf2:	f001 fced 	bl	80035d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001bf6:	bf00      	nop
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	200001d8 	.word	0x200001d8
 8001c00:	40004400 	.word	0x40004400

08001c04 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	607b      	str	r3, [r7, #4]
 8001c0e:	4b10      	ldr	r3, [pc, #64]	; (8001c50 <MX_DMA_Init+0x4c>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c12:	4a0f      	ldr	r2, [pc, #60]	; (8001c50 <MX_DMA_Init+0x4c>)
 8001c14:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c18:	6313      	str	r3, [r2, #48]	; 0x30
 8001c1a:	4b0d      	ldr	r3, [pc, #52]	; (8001c50 <MX_DMA_Init+0x4c>)
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c22:	607b      	str	r3, [r7, #4]
 8001c24:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001c26:	2200      	movs	r2, #0
 8001c28:	2100      	movs	r1, #0
 8001c2a:	2010      	movs	r0, #16
 8001c2c:	f002 f8df 	bl	8003dee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001c30:	2010      	movs	r0, #16
 8001c32:	f002 f8f8 	bl	8003e26 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001c36:	2200      	movs	r2, #0
 8001c38:	2100      	movs	r1, #0
 8001c3a:	2011      	movs	r0, #17
 8001c3c:	f002 f8d7 	bl	8003dee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001c40:	2011      	movs	r0, #17
 8001c42:	f002 f8f0 	bl	8003e26 <HAL_NVIC_EnableIRQ>

}
 8001c46:	bf00      	nop
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	40023800 	.word	0x40023800

08001c54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b08a      	sub	sp, #40	; 0x28
 8001c58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c5a:	f107 0314 	add.w	r3, r7, #20
 8001c5e:	2200      	movs	r2, #0
 8001c60:	601a      	str	r2, [r3, #0]
 8001c62:	605a      	str	r2, [r3, #4]
 8001c64:	609a      	str	r2, [r3, #8]
 8001c66:	60da      	str	r2, [r3, #12]
 8001c68:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	613b      	str	r3, [r7, #16]
 8001c6e:	4b33      	ldr	r3, [pc, #204]	; (8001d3c <MX_GPIO_Init+0xe8>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c72:	4a32      	ldr	r2, [pc, #200]	; (8001d3c <MX_GPIO_Init+0xe8>)
 8001c74:	f043 0304 	orr.w	r3, r3, #4
 8001c78:	6313      	str	r3, [r2, #48]	; 0x30
 8001c7a:	4b30      	ldr	r3, [pc, #192]	; (8001d3c <MX_GPIO_Init+0xe8>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7e:	f003 0304 	and.w	r3, r3, #4
 8001c82:	613b      	str	r3, [r7, #16]
 8001c84:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c86:	2300      	movs	r3, #0
 8001c88:	60fb      	str	r3, [r7, #12]
 8001c8a:	4b2c      	ldr	r3, [pc, #176]	; (8001d3c <MX_GPIO_Init+0xe8>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8e:	4a2b      	ldr	r2, [pc, #172]	; (8001d3c <MX_GPIO_Init+0xe8>)
 8001c90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c94:	6313      	str	r3, [r2, #48]	; 0x30
 8001c96:	4b29      	ldr	r3, [pc, #164]	; (8001d3c <MX_GPIO_Init+0xe8>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c9e:	60fb      	str	r3, [r7, #12]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	60bb      	str	r3, [r7, #8]
 8001ca6:	4b25      	ldr	r3, [pc, #148]	; (8001d3c <MX_GPIO_Init+0xe8>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001caa:	4a24      	ldr	r2, [pc, #144]	; (8001d3c <MX_GPIO_Init+0xe8>)
 8001cac:	f043 0301 	orr.w	r3, r3, #1
 8001cb0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cb2:	4b22      	ldr	r3, [pc, #136]	; (8001d3c <MX_GPIO_Init+0xe8>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb6:	f003 0301 	and.w	r3, r3, #1
 8001cba:	60bb      	str	r3, [r7, #8]
 8001cbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	607b      	str	r3, [r7, #4]
 8001cc2:	4b1e      	ldr	r3, [pc, #120]	; (8001d3c <MX_GPIO_Init+0xe8>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc6:	4a1d      	ldr	r2, [pc, #116]	; (8001d3c <MX_GPIO_Init+0xe8>)
 8001cc8:	f043 0302 	orr.w	r3, r3, #2
 8001ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cce:	4b1b      	ldr	r3, [pc, #108]	; (8001d3c <MX_GPIO_Init+0xe8>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd2:	f003 0302 	and.w	r3, r3, #2
 8001cd6:	607b      	str	r3, [r7, #4]
 8001cd8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001cda:	2200      	movs	r2, #0
 8001cdc:	2120      	movs	r1, #32
 8001cde:	4818      	ldr	r0, [pc, #96]	; (8001d40 <MX_GPIO_Init+0xec>)
 8001ce0:	f002 fe5a 	bl	8004998 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001ce4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ce8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001cea:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001cee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001cf4:	f107 0314 	add.w	r3, r7, #20
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	4812      	ldr	r0, [pc, #72]	; (8001d44 <MX_GPIO_Init+0xf0>)
 8001cfc:	f002 fcb0 	bl	8004660 <HAL_GPIO_Init>

  /*Configure GPIO pin : Home_Pin */
  GPIO_InitStruct.Pin = Home_Pin;
 8001d00:	2301      	movs	r3, #1
 8001d02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d04:	2300      	movs	r3, #0
 8001d06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Home_GPIO_Port, &GPIO_InitStruct);
 8001d0c:	f107 0314 	add.w	r3, r7, #20
 8001d10:	4619      	mov	r1, r3
 8001d12:	480c      	ldr	r0, [pc, #48]	; (8001d44 <MX_GPIO_Init+0xf0>)
 8001d14:	f002 fca4 	bl	8004660 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001d18:	2320      	movs	r3, #32
 8001d1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d20:	2300      	movs	r3, #0
 8001d22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d24:	2300      	movs	r3, #0
 8001d26:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001d28:	f107 0314 	add.w	r3, r7, #20
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	4804      	ldr	r0, [pc, #16]	; (8001d40 <MX_GPIO_Init+0xec>)
 8001d30:	f002 fc96 	bl	8004660 <HAL_GPIO_Init>

}
 8001d34:	bf00      	nop
 8001d36:	3728      	adds	r7, #40	; 0x28
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	40023800 	.word	0x40023800
 8001d40:	40020000 	.word	0x40020000
 8001d44:	40020800 	.word	0x40020800

08001d48 <EndEffWrite>:

/* USER CODE BEGIN 4 */
void EndEffWrite()
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af02      	add	r7, sp, #8
//	if (hi2c1.State == HAL_I2C_STATE_READY && enable_eff)
	if (hi2c1.State == HAL_I2C_STATE_READY)
 8001d4e:	4b12      	ldr	r3, [pc, #72]	; (8001d98 <EndEffWrite+0x50>)
 8001d50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	2b20      	cmp	r3, #32
 8001d58:	d119      	bne.n	8001d8e <EndEffWrite+0x46>
	{
		test ++;
 8001d5a:	4b10      	ldr	r3, [pc, #64]	; (8001d9c <EndEffWrite+0x54>)
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	3301      	adds	r3, #1
 8001d60:	b2da      	uxtb	r2, r3
 8001d62:	4b0e      	ldr	r3, [pc, #56]	; (8001d9c <EndEffWrite+0x54>)
 8001d64:	701a      	strb	r2, [r3, #0]
		HAL_Delay(500);
 8001d66:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001d6a:	f001 ff41 	bl	8003bf0 <HAL_Delay>
		uint8_t temp = 0x45;
 8001d6e:	2345      	movs	r3, #69	; 0x45
 8001d70:	71bb      	strb	r3, [r7, #6]
		uint8_t add = 0x23;
 8001d72:	2323      	movs	r3, #35	; 0x23
 8001d74:	71fb      	strb	r3, [r7, #7]
		HAL_I2C_Master_Transmit(&hi2c1, add << 1, &temp, 1, 1000); //Write eff
 8001d76:	79fb      	ldrb	r3, [r7, #7]
 8001d78:	b29b      	uxth	r3, r3
 8001d7a:	005b      	lsls	r3, r3, #1
 8001d7c:	b299      	uxth	r1, r3
 8001d7e:	1dba      	adds	r2, r7, #6
 8001d80:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d84:	9300      	str	r3, [sp, #0]
 8001d86:	2301      	movs	r3, #1
 8001d88:	4803      	ldr	r0, [pc, #12]	; (8001d98 <EndEffWrite+0x50>)
 8001d8a:	f002 ff63 	bl	8004c54 <HAL_I2C_Master_Transmit>
	}

}
 8001d8e:	bf00      	nop
 8001d90:	3708      	adds	r7, #8
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	200000ac 	.word	0x200000ac
 8001d9c:	200004fe 	.word	0x200004fe

08001da0 <UARTInit>:

void UARTInit(UARTStucrture *uart)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
	//dynamic memory allocate
	uart->RxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.RxLen);
 8001da8:	4b10      	ldr	r3, [pc, #64]	; (8001dec <UARTInit+0x4c>)
 8001daa:	88db      	ldrh	r3, [r3, #6]
 8001dac:	4619      	mov	r1, r3
 8001dae:	2001      	movs	r0, #1
 8001db0:	f006 f93c 	bl	800802c <calloc>
 8001db4:	4603      	mov	r3, r0
 8001db6:	461a      	mov	r2, r3
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	611a      	str	r2, [r3, #16]
	uart->TxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.TxLen);
 8001dbc:	4b0b      	ldr	r3, [pc, #44]	; (8001dec <UARTInit+0x4c>)
 8001dbe:	889b      	ldrh	r3, [r3, #4]
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	2001      	movs	r0, #1
 8001dc4:	f006 f932 	bl	800802c <calloc>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	461a      	mov	r2, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	609a      	str	r2, [r3, #8]
	uart->RxTail = 0;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	829a      	strh	r2, [r3, #20]
	uart->TxTail = 0;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	819a      	strh	r2, [r3, #12]
	uart->TxHead = 0;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2200      	movs	r2, #0
 8001de0:	81da      	strh	r2, [r3, #14]

}
 8001de2:	bf00      	nop
 8001de4:	3708      	adds	r7, #8
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	200002dc 	.word	0x200002dc

08001df0 <UARTResetStart>:

void UARTResetStart(UARTStucrture *uart)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(uart->huart, uart->RxBuffer, uart->RxLen);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6818      	ldr	r0, [r3, #0]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6919      	ldr	r1, [r3, #16]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	88db      	ldrh	r3, [r3, #6]
 8001e04:	461a      	mov	r2, r3
 8001e06:	f004 fff1 	bl	8006dec <HAL_UART_Receive_DMA>
}
 8001e0a:	bf00      	nop
 8001e0c:	3708      	adds	r7, #8
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}

08001e12 <UARTGetRxHead>:
uint32_t UARTGetRxHead(UARTStucrture *uart)
{
 8001e12:	b480      	push	{r7}
 8001e14:	b083      	sub	sp, #12
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	6078      	str	r0, [r7, #4]
	return uart->RxLen - __HAL_DMA_GET_COUNTER(uart->huart->hdmarx);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	88db      	ldrh	r3, [r3, #6]
 8001e1e:	461a      	mov	r2, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	1ad3      	subs	r3, r2, r3
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	370c      	adds	r7, #12
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr

08001e38 <UARTReadChar>:
int16_t UARTReadChar(UARTStucrture *uart)
{
 8001e38:	b590      	push	{r4, r7, lr}
 8001e3a:	b085      	sub	sp, #20
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
	uint16_t Result = -1; // -1 Mean no new data
 8001e40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e44:	81fb      	strh	r3, [r7, #14]

	//check Buffer Position
	if (uart->RxTail != UARTGetRxHead(uart))
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	8a9b      	ldrh	r3, [r3, #20]
 8001e4a:	461c      	mov	r4, r3
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f7ff ffe0 	bl	8001e12 <UARTGetRxHead>
 8001e52:	4603      	mov	r3, r0
 8001e54:	429c      	cmp	r4, r3
 8001e56:	d013      	beq.n	8001e80 <UARTReadChar+0x48>
	{
		//get data from buffer
		Result = uart->RxBuffer[uart->RxTail];
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	691b      	ldr	r3, [r3, #16]
 8001e5c:	687a      	ldr	r2, [r7, #4]
 8001e5e:	8a92      	ldrh	r2, [r2, #20]
 8001e60:	4413      	add	r3, r2
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	81fb      	strh	r3, [r7, #14]
		uart->RxTail = (uart->RxTail + 1) % uart->RxLen;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	8a9b      	ldrh	r3, [r3, #20]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	88d2      	ldrh	r2, [r2, #6]
 8001e70:	fb93 f1f2 	sdiv	r1, r3, r2
 8001e74:	fb01 f202 	mul.w	r2, r1, r2
 8001e78:	1a9b      	subs	r3, r3, r2
 8001e7a:	b29a      	uxth	r2, r3
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	829a      	strh	r2, [r3, #20]

	}
	return Result;
 8001e80:	f9b7 300e 	ldrsh.w	r3, [r7, #14]

}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3714      	adds	r7, #20
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd90      	pop	{r4, r7, pc}

08001e8c <UARTTxDumpBuffer>:
void UARTTxDumpBuffer(UARTStucrture *uart)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
	static uint8_t MultiProcessBlocker = 0;

	if (uart->huart->gState == HAL_UART_STATE_READY && !MultiProcessBlocker)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	2b20      	cmp	r3, #32
 8001ea0:	d13d      	bne.n	8001f1e <UARTTxDumpBuffer+0x92>
 8001ea2:	4b21      	ldr	r3, [pc, #132]	; (8001f28 <UARTTxDumpBuffer+0x9c>)
 8001ea4:	781b      	ldrb	r3, [r3, #0]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d139      	bne.n	8001f1e <UARTTxDumpBuffer+0x92>
	{
		MultiProcessBlocker = 1;
 8001eaa:	4b1f      	ldr	r3, [pc, #124]	; (8001f28 <UARTTxDumpBuffer+0x9c>)
 8001eac:	2201      	movs	r2, #1
 8001eae:	701a      	strb	r2, [r3, #0]

		if (uart->TxHead != uart->TxTail)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	89da      	ldrh	r2, [r3, #14]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	899b      	ldrh	r3, [r3, #12]
 8001eb8:	429a      	cmp	r2, r3
 8001eba:	d02d      	beq.n	8001f18 <UARTTxDumpBuffer+0x8c>
		{
			//find len of data in buffer (Circular buffer but do in one way)
			uint16_t sentingLen =
					uart->TxHead > uart->TxTail ?
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	89da      	ldrh	r2, [r3, #14]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d906      	bls.n	8001ed6 <UARTTxDumpBuffer+0x4a>
							uart->TxHead - uart->TxTail :
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	89da      	ldrh	r2, [r3, #14]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	e005      	b.n	8001ee2 <UARTTxDumpBuffer+0x56>
							uart->TxLen - uart->TxTail;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	889a      	ldrh	r2, [r3, #4]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8001ede:	1ad3      	subs	r3, r2, r3
 8001ee0:	b29b      	uxth	r3, r3
 8001ee2:	81fb      	strh	r3, [r7, #14]

			//sent data via DMA
			HAL_UART_Transmit_DMA(uart->huart, &(uart->TxBuffer[uart->TxTail]),
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6818      	ldr	r0, [r3, #0]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	687a      	ldr	r2, [r7, #4]
 8001eee:	8992      	ldrh	r2, [r2, #12]
 8001ef0:	4413      	add	r3, r2
 8001ef2:	89fa      	ldrh	r2, [r7, #14]
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	f004 fefb 	bl	8006cf0 <HAL_UART_Transmit_DMA>
					sentingLen);
			//move tail to new position
			uart->TxTail = (uart->TxTail + sentingLen) % uart->TxLen;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	899b      	ldrh	r3, [r3, #12]
 8001efe:	461a      	mov	r2, r3
 8001f00:	89fb      	ldrh	r3, [r7, #14]
 8001f02:	4413      	add	r3, r2
 8001f04:	687a      	ldr	r2, [r7, #4]
 8001f06:	8892      	ldrh	r2, [r2, #4]
 8001f08:	fb93 f1f2 	sdiv	r1, r3, r2
 8001f0c:	fb01 f202 	mul.w	r2, r1, r2
 8001f10:	1a9b      	subs	r3, r3, r2
 8001f12:	b29a      	uxth	r2, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	819a      	strh	r2, [r3, #12]

		}
		MultiProcessBlocker = 0;
 8001f18:	4b03      	ldr	r3, [pc, #12]	; (8001f28 <UARTTxDumpBuffer+0x9c>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	701a      	strb	r2, [r3, #0]
	}

}
 8001f1e:	bf00      	nop
 8001f20:	3710      	adds	r7, #16
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	20000505 	.word	0x20000505

08001f2c <UARTTxWrite>:
void UARTTxWrite(UARTStucrture *uart, uint8_t *pData, uint16_t len)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b086      	sub	sp, #24
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	60f8      	str	r0, [r7, #12]
 8001f34:	60b9      	str	r1, [r7, #8]
 8001f36:	4613      	mov	r3, r2
 8001f38:	80fb      	strh	r3, [r7, #6]

	//check data len is more than buffer?
	uint16_t lenAddBuffer = (len <= uart->TxLen) ? len : uart->TxLen;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	889b      	ldrh	r3, [r3, #4]
 8001f3e:	88fa      	ldrh	r2, [r7, #6]
 8001f40:	4293      	cmp	r3, r2
 8001f42:	bf28      	it	cs
 8001f44:	4613      	movcs	r3, r2
 8001f46:	82fb      	strh	r3, [r7, #22]

	// find number of data before end of ring buffer
	uint16_t numberOfdataCanCopy =
			lenAddBuffer <= uart->TxLen - uart->TxHead ?
					lenAddBuffer : uart->TxLen - uart->TxHead;
 8001f48:	8afa      	ldrh	r2, [r7, #22]
			lenAddBuffer <= uart->TxLen - uart->TxHead ?
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	889b      	ldrh	r3, [r3, #4]
 8001f4e:	4619      	mov	r1, r3
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	89db      	ldrh	r3, [r3, #14]
 8001f54:	1acb      	subs	r3, r1, r3
					lenAddBuffer : uart->TxLen - uart->TxHead;
 8001f56:	4293      	cmp	r3, r2
 8001f58:	bfa8      	it	ge
 8001f5a:	4613      	movge	r3, r2
	uint16_t numberOfdataCanCopy =
 8001f5c:	82bb      	strh	r3, [r7, #20]
	//copy data to the buffer
	memcpy(&(uart->TxBuffer[uart->TxHead]), pData, numberOfdataCanCopy);
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	68fa      	ldr	r2, [r7, #12]
 8001f64:	89d2      	ldrh	r2, [r2, #14]
 8001f66:	4413      	add	r3, r2
 8001f68:	8aba      	ldrh	r2, [r7, #20]
 8001f6a:	68b9      	ldr	r1, [r7, #8]
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f006 f88f 	bl	8008090 <memcpy>

	//Move Head to new position

	uart->TxHead = (uart->TxHead + lenAddBuffer) % uart->TxLen;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	89db      	ldrh	r3, [r3, #14]
 8001f76:	461a      	mov	r2, r3
 8001f78:	8afb      	ldrh	r3, [r7, #22]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	68fa      	ldr	r2, [r7, #12]
 8001f7e:	8892      	ldrh	r2, [r2, #4]
 8001f80:	fb93 f1f2 	sdiv	r1, r3, r2
 8001f84:	fb01 f202 	mul.w	r2, r1, r2
 8001f88:	1a9b      	subs	r3, r3, r2
 8001f8a:	b29a      	uxth	r2, r3
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	81da      	strh	r2, [r3, #14]
	//Check that we copy all data That We can?
	if (lenAddBuffer != numberOfdataCanCopy)
 8001f90:	8afa      	ldrh	r2, [r7, #22]
 8001f92:	8abb      	ldrh	r3, [r7, #20]
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d00a      	beq.n	8001fae <UARTTxWrite+0x82>
	{
		memcpy(uart->TxBuffer, &(pData[numberOfdataCanCopy]),
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	6898      	ldr	r0, [r3, #8]
 8001f9c:	8abb      	ldrh	r3, [r7, #20]
 8001f9e:	68ba      	ldr	r2, [r7, #8]
 8001fa0:	18d1      	adds	r1, r2, r3
				lenAddBuffer - numberOfdataCanCopy);
 8001fa2:	8afa      	ldrh	r2, [r7, #22]
 8001fa4:	8abb      	ldrh	r3, [r7, #20]
 8001fa6:	1ad3      	subs	r3, r2, r3
		memcpy(uart->TxBuffer, &(pData[numberOfdataCanCopy]),
 8001fa8:	461a      	mov	r2, r3
 8001faa:	f006 f871 	bl	8008090 <memcpy>
	}
	UARTTxDumpBuffer(uart);
 8001fae:	68f8      	ldr	r0, [r7, #12]
 8001fb0:	f7ff ff6c 	bl	8001e8c <UARTTxDumpBuffer>
}
 8001fb4:	bf00      	nop
 8001fb6:	3718      	adds	r7, #24
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	0000      	movs	r0, r0
	...

08001fc0 <Protocal>:

void Protocal(int16_t dataIn,UARTStucrture *uart)
{
 8001fc0:	b5b0      	push	{r4, r5, r7, lr}
 8001fc2:	b088      	sub	sp, #32
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	60b9      	str	r1, [r7, #8]
 8001fca:	81fb      	strh	r3, [r7, #14]
	static uint16_t CollectedData2 = 0;
	static uint16_t stationSUM;
	static uint8_t CurrentAngle1 = 0;
	static uint8_t CurrentAngle2 = 0;

	DataInTest = dataIn&0xf0;
 8001fcc:	89fb      	ldrh	r3, [r7, #14]
 8001fce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001fd2:	b29a      	uxth	r2, r3
 8001fd4:	4b0b      	ldr	r3, [pc, #44]	; (8002004 <Protocal+0x44>)
 8001fd6:	801a      	strh	r2, [r3, #0]


//	//State Machine
	switch (State)
 8001fd8:	4b0b      	ldr	r3, [pc, #44]	; (8002008 <Protocal+0x48>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	2b06      	cmp	r3, #6
 8001fde:	f200 83d6 	bhi.w	800278e <Protocal+0x7ce>
 8001fe2:	a201      	add	r2, pc, #4	; (adr r2, 8001fe8 <Protocal+0x28>)
 8001fe4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fe8:	0800200d 	.word	0x0800200d
 8001fec:	080022e9 	.word	0x080022e9
 8001ff0:	08002607 	.word	0x08002607
 8001ff4:	08002615 	.word	0x08002615
 8001ff8:	08002779 	.word	0x08002779
 8001ffc:	08002789 	.word	0x08002789
 8002000:	08002623 	.word	0x08002623
 8002004:	20000502 	.word	0x20000502
 8002008:	20000506 	.word	0x20000506
	{
	case Idle:
		UARTsuccess = 0;
 800200c:	4ba1      	ldr	r3, [pc, #644]	; (8002294 <Protocal+0x2d4>)
 800200e:	2200      	movs	r2, #0
 8002010:	701a      	strb	r2, [r3, #0]
		UARTerror = 0;
 8002012:	4ba1      	ldr	r3, [pc, #644]	; (8002298 <Protocal+0x2d8>)
 8002014:	2200      	movs	r2, #0
 8002016:	701a      	strb	r2, [r3, #0]
		if (DataInTest == 0b10010000)
 8002018:	4ba0      	ldr	r3, [pc, #640]	; (800229c <Protocal+0x2dc>)
 800201a:	881b      	ldrh	r3, [r3, #0]
 800201c:	2b90      	cmp	r3, #144	; 0x90
 800201e:	f040 815f 	bne.w	80022e0 <Protocal+0x320>
		{
			ModeIN = dataIn&0xf;
 8002022:	89fb      	ldrh	r3, [r7, #14]
 8002024:	b2db      	uxtb	r3, r3
 8002026:	f003 030f 	and.w	r3, r3, #15
 800202a:	b2da      	uxtb	r2, r3
 800202c:	4b9c      	ldr	r3, [pc, #624]	; (80022a0 <Protocal+0x2e0>)
 800202e:	701a      	strb	r2, [r3, #0]
			if (ModeIN == 0b0001)
 8002030:	4b9b      	ldr	r3, [pc, #620]	; (80022a0 <Protocal+0x2e0>)
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	2b01      	cmp	r3, #1
 8002036:	d112      	bne.n	800205e <Protocal+0x9e>
			{
				Mode = 1;
 8002038:	4b9a      	ldr	r3, [pc, #616]	; (80022a4 <Protocal+0x2e4>)
 800203a:	2201      	movs	r2, #1
 800203c:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b1;
 800203e:	4b9a      	ldr	r3, [pc, #616]	; (80022a8 <Protocal+0x2e8>)
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	011b      	lsls	r3, r3, #4
 8002044:	b25b      	sxtb	r3, r3
 8002046:	f043 0301 	orr.w	r3, r3, #1
 800204a:	b25b      	sxtb	r3, r3
 800204c:	b2da      	uxtb	r2, r3
 800204e:	4b97      	ldr	r3, [pc, #604]	; (80022ac <Protocal+0x2ec>)
 8002050:	701a      	strb	r2, [r3, #0]
				Frame = 2;
 8002052:	4b97      	ldr	r3, [pc, #604]	; (80022b0 <Protocal+0x2f0>)
 8002054:	2202      	movs	r2, #2
 8002056:	701a      	strb	r2, [r3, #0]
				State = Frame2_1;
 8002058:	4b96      	ldr	r3, [pc, #600]	; (80022b4 <Protocal+0x2f4>)
 800205a:	2202      	movs	r2, #2
 800205c:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b0010)
 800205e:	4b90      	ldr	r3, [pc, #576]	; (80022a0 <Protocal+0x2e0>)
 8002060:	781b      	ldrb	r3, [r3, #0]
 8002062:	2b02      	cmp	r3, #2
 8002064:	d112      	bne.n	800208c <Protocal+0xcc>
			{
				Mode = 2;
 8002066:	4b8f      	ldr	r3, [pc, #572]	; (80022a4 <Protocal+0x2e4>)
 8002068:	2202      	movs	r2, #2
 800206a:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 800206c:	4b91      	ldr	r3, [pc, #580]	; (80022b4 <Protocal+0x2f4>)
 800206e:	2201      	movs	r2, #1
 8002070:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 8002072:	4b8f      	ldr	r3, [pc, #572]	; (80022b0 <Protocal+0x2f0>)
 8002074:	2201      	movs	r2, #1
 8002076:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b10;
 8002078:	4b8b      	ldr	r3, [pc, #556]	; (80022a8 <Protocal+0x2e8>)
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	011b      	lsls	r3, r3, #4
 800207e:	b25b      	sxtb	r3, r3
 8002080:	f043 0302 	orr.w	r3, r3, #2
 8002084:	b25b      	sxtb	r3, r3
 8002086:	b2da      	uxtb	r2, r3
 8002088:	4b88      	ldr	r3, [pc, #544]	; (80022ac <Protocal+0x2ec>)
 800208a:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b0011)
 800208c:	4b84      	ldr	r3, [pc, #528]	; (80022a0 <Protocal+0x2e0>)
 800208e:	781b      	ldrb	r3, [r3, #0]
 8002090:	2b03      	cmp	r3, #3
 8002092:	d112      	bne.n	80020ba <Protocal+0xfa>
			{
				Mode = 3;
 8002094:	4b83      	ldr	r3, [pc, #524]	; (80022a4 <Protocal+0x2e4>)
 8002096:	2203      	movs	r2, #3
 8002098:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 800209a:	4b86      	ldr	r3, [pc, #536]	; (80022b4 <Protocal+0x2f4>)
 800209c:	2201      	movs	r2, #1
 800209e:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 80020a0:	4b83      	ldr	r3, [pc, #524]	; (80022b0 <Protocal+0x2f0>)
 80020a2:	2201      	movs	r2, #1
 80020a4:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b11;
 80020a6:	4b80      	ldr	r3, [pc, #512]	; (80022a8 <Protocal+0x2e8>)
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	011b      	lsls	r3, r3, #4
 80020ac:	b25b      	sxtb	r3, r3
 80020ae:	f043 0303 	orr.w	r3, r3, #3
 80020b2:	b25b      	sxtb	r3, r3
 80020b4:	b2da      	uxtb	r2, r3
 80020b6:	4b7d      	ldr	r3, [pc, #500]	; (80022ac <Protocal+0x2ec>)
 80020b8:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b0100)
 80020ba:	4b79      	ldr	r3, [pc, #484]	; (80022a0 <Protocal+0x2e0>)
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	2b04      	cmp	r3, #4
 80020c0:	d112      	bne.n	80020e8 <Protocal+0x128>
			{
				Mode = 4;
 80020c2:	4b78      	ldr	r3, [pc, #480]	; (80022a4 <Protocal+0x2e4>)
 80020c4:	2204      	movs	r2, #4
 80020c6:	701a      	strb	r2, [r3, #0]
				State = Frame2_1;
 80020c8:	4b7a      	ldr	r3, [pc, #488]	; (80022b4 <Protocal+0x2f4>)
 80020ca:	2202      	movs	r2, #2
 80020cc:	701a      	strb	r2, [r3, #0]
				Frame = 2;
 80020ce:	4b78      	ldr	r3, [pc, #480]	; (80022b0 <Protocal+0x2f0>)
 80020d0:	2202      	movs	r2, #2
 80020d2:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b100;
 80020d4:	4b74      	ldr	r3, [pc, #464]	; (80022a8 <Protocal+0x2e8>)
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	011b      	lsls	r3, r3, #4
 80020da:	b25b      	sxtb	r3, r3
 80020dc:	f043 0304 	orr.w	r3, r3, #4
 80020e0:	b25b      	sxtb	r3, r3
 80020e2:	b2da      	uxtb	r2, r3
 80020e4:	4b71      	ldr	r3, [pc, #452]	; (80022ac <Protocal+0x2ec>)
 80020e6:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b0101)
 80020e8:	4b6d      	ldr	r3, [pc, #436]	; (80022a0 <Protocal+0x2e0>)
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	2b05      	cmp	r3, #5
 80020ee:	d112      	bne.n	8002116 <Protocal+0x156>
			{
				Mode = 5;
 80020f0:	4b6c      	ldr	r3, [pc, #432]	; (80022a4 <Protocal+0x2e4>)
 80020f2:	2205      	movs	r2, #5
 80020f4:	701a      	strb	r2, [r3, #0]
				State = Frame2_1;
 80020f6:	4b6f      	ldr	r3, [pc, #444]	; (80022b4 <Protocal+0x2f4>)
 80020f8:	2202      	movs	r2, #2
 80020fa:	701a      	strb	r2, [r3, #0]
				Frame = 2;
 80020fc:	4b6c      	ldr	r3, [pc, #432]	; (80022b0 <Protocal+0x2f0>)
 80020fe:	2202      	movs	r2, #2
 8002100:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b101;
 8002102:	4b69      	ldr	r3, [pc, #420]	; (80022a8 <Protocal+0x2e8>)
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	011b      	lsls	r3, r3, #4
 8002108:	b25b      	sxtb	r3, r3
 800210a:	f043 0305 	orr.w	r3, r3, #5
 800210e:	b25b      	sxtb	r3, r3
 8002110:	b2da      	uxtb	r2, r3
 8002112:	4b66      	ldr	r3, [pc, #408]	; (80022ac <Protocal+0x2ec>)
 8002114:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b0110)
 8002116:	4b62      	ldr	r3, [pc, #392]	; (80022a0 <Protocal+0x2e0>)
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	2b06      	cmp	r3, #6
 800211c:	d112      	bne.n	8002144 <Protocal+0x184>
			{
				Mode = 6;
 800211e:	4b61      	ldr	r3, [pc, #388]	; (80022a4 <Protocal+0x2e4>)
 8002120:	2206      	movs	r2, #6
 8002122:	701a      	strb	r2, [r3, #0]
				State = Frame2_1;
 8002124:	4b63      	ldr	r3, [pc, #396]	; (80022b4 <Protocal+0x2f4>)
 8002126:	2202      	movs	r2, #2
 8002128:	701a      	strb	r2, [r3, #0]
				Frame = 2;
 800212a:	4b61      	ldr	r3, [pc, #388]	; (80022b0 <Protocal+0x2f0>)
 800212c:	2202      	movs	r2, #2
 800212e:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b110;
 8002130:	4b5d      	ldr	r3, [pc, #372]	; (80022a8 <Protocal+0x2e8>)
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	011b      	lsls	r3, r3, #4
 8002136:	b25b      	sxtb	r3, r3
 8002138:	f043 0306 	orr.w	r3, r3, #6
 800213c:	b25b      	sxtb	r3, r3
 800213e:	b2da      	uxtb	r2, r3
 8002140:	4b5a      	ldr	r3, [pc, #360]	; (80022ac <Protocal+0x2ec>)
 8002142:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b0111)
 8002144:	4b56      	ldr	r3, [pc, #344]	; (80022a0 <Protocal+0x2e0>)
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	2b07      	cmp	r3, #7
 800214a:	d112      	bne.n	8002172 <Protocal+0x1b2>
			{
				Mode = 7;
 800214c:	4b55      	ldr	r3, [pc, #340]	; (80022a4 <Protocal+0x2e4>)
 800214e:	2207      	movs	r2, #7
 8002150:	701a      	strb	r2, [r3, #0]
				State = Frame3_n;
 8002152:	4b58      	ldr	r3, [pc, #352]	; (80022b4 <Protocal+0x2f4>)
 8002154:	2204      	movs	r2, #4
 8002156:	701a      	strb	r2, [r3, #0]
				Frame = 3;
 8002158:	4b55      	ldr	r3, [pc, #340]	; (80022b0 <Protocal+0x2f0>)
 800215a:	2203      	movs	r2, #3
 800215c:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b111;
 800215e:	4b52      	ldr	r3, [pc, #328]	; (80022a8 <Protocal+0x2e8>)
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	011b      	lsls	r3, r3, #4
 8002164:	b25b      	sxtb	r3, r3
 8002166:	f043 0307 	orr.w	r3, r3, #7
 800216a:	b25b      	sxtb	r3, r3
 800216c:	b2da      	uxtb	r2, r3
 800216e:	4b4f      	ldr	r3, [pc, #316]	; (80022ac <Protocal+0x2ec>)
 8002170:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b1000)
 8002172:	4b4b      	ldr	r3, [pc, #300]	; (80022a0 <Protocal+0x2e0>)
 8002174:	781b      	ldrb	r3, [r3, #0]
 8002176:	2b08      	cmp	r3, #8
 8002178:	d112      	bne.n	80021a0 <Protocal+0x1e0>
			{
				Mode = 8;
 800217a:	4b4a      	ldr	r3, [pc, #296]	; (80022a4 <Protocal+0x2e4>)
 800217c:	2208      	movs	r2, #8
 800217e:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 8002180:	4b4c      	ldr	r3, [pc, #304]	; (80022b4 <Protocal+0x2f4>)
 8002182:	2201      	movs	r2, #1
 8002184:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 8002186:	4b4a      	ldr	r3, [pc, #296]	; (80022b0 <Protocal+0x2f0>)
 8002188:	2201      	movs	r2, #1
 800218a:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b1000;
 800218c:	4b46      	ldr	r3, [pc, #280]	; (80022a8 <Protocal+0x2e8>)
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	011b      	lsls	r3, r3, #4
 8002192:	b25b      	sxtb	r3, r3
 8002194:	f043 0308 	orr.w	r3, r3, #8
 8002198:	b25b      	sxtb	r3, r3
 800219a:	b2da      	uxtb	r2, r3
 800219c:	4b43      	ldr	r3, [pc, #268]	; (80022ac <Protocal+0x2ec>)
 800219e:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b1001)
 80021a0:	4b3f      	ldr	r3, [pc, #252]	; (80022a0 <Protocal+0x2e0>)
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	2b09      	cmp	r3, #9
 80021a6:	d112      	bne.n	80021ce <Protocal+0x20e>
			{
				Mode = 9;
 80021a8:	4b3e      	ldr	r3, [pc, #248]	; (80022a4 <Protocal+0x2e4>)
 80021aa:	2209      	movs	r2, #9
 80021ac:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 80021ae:	4b41      	ldr	r3, [pc, #260]	; (80022b4 <Protocal+0x2f4>)
 80021b0:	2201      	movs	r2, #1
 80021b2:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 80021b4:	4b3e      	ldr	r3, [pc, #248]	; (80022b0 <Protocal+0x2f0>)
 80021b6:	2201      	movs	r2, #1
 80021b8:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b1001;
 80021ba:	4b3b      	ldr	r3, [pc, #236]	; (80022a8 <Protocal+0x2e8>)
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	011b      	lsls	r3, r3, #4
 80021c0:	b25b      	sxtb	r3, r3
 80021c2:	f043 0309 	orr.w	r3, r3, #9
 80021c6:	b25b      	sxtb	r3, r3
 80021c8:	b2da      	uxtb	r2, r3
 80021ca:	4b38      	ldr	r3, [pc, #224]	; (80022ac <Protocal+0x2ec>)
 80021cc:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b1010)
 80021ce:	4b34      	ldr	r3, [pc, #208]	; (80022a0 <Protocal+0x2e0>)
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	2b0a      	cmp	r3, #10
 80021d4:	d112      	bne.n	80021fc <Protocal+0x23c>
			{
				Mode = 10;
 80021d6:	4b33      	ldr	r3, [pc, #204]	; (80022a4 <Protocal+0x2e4>)
 80021d8:	220a      	movs	r2, #10
 80021da:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 80021dc:	4b35      	ldr	r3, [pc, #212]	; (80022b4 <Protocal+0x2f4>)
 80021de:	2201      	movs	r2, #1
 80021e0:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 80021e2:	4b33      	ldr	r3, [pc, #204]	; (80022b0 <Protocal+0x2f0>)
 80021e4:	2201      	movs	r2, #1
 80021e6:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b1010;
 80021e8:	4b2f      	ldr	r3, [pc, #188]	; (80022a8 <Protocal+0x2e8>)
 80021ea:	781b      	ldrb	r3, [r3, #0]
 80021ec:	011b      	lsls	r3, r3, #4
 80021ee:	b25b      	sxtb	r3, r3
 80021f0:	f043 030a 	orr.w	r3, r3, #10
 80021f4:	b25b      	sxtb	r3, r3
 80021f6:	b2da      	uxtb	r2, r3
 80021f8:	4b2c      	ldr	r3, [pc, #176]	; (80022ac <Protocal+0x2ec>)
 80021fa:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b1011)
 80021fc:	4b28      	ldr	r3, [pc, #160]	; (80022a0 <Protocal+0x2e0>)
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	2b0b      	cmp	r3, #11
 8002202:	d112      	bne.n	800222a <Protocal+0x26a>
			{
				Mode = 11;
 8002204:	4b27      	ldr	r3, [pc, #156]	; (80022a4 <Protocal+0x2e4>)
 8002206:	220b      	movs	r2, #11
 8002208:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 800220a:	4b2a      	ldr	r3, [pc, #168]	; (80022b4 <Protocal+0x2f4>)
 800220c:	2201      	movs	r2, #1
 800220e:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 8002210:	4b27      	ldr	r3, [pc, #156]	; (80022b0 <Protocal+0x2f0>)
 8002212:	2201      	movs	r2, #1
 8002214:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b1011;
 8002216:	4b24      	ldr	r3, [pc, #144]	; (80022a8 <Protocal+0x2e8>)
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	011b      	lsls	r3, r3, #4
 800221c:	b25b      	sxtb	r3, r3
 800221e:	f043 030b 	orr.w	r3, r3, #11
 8002222:	b25b      	sxtb	r3, r3
 8002224:	b2da      	uxtb	r2, r3
 8002226:	4b21      	ldr	r3, [pc, #132]	; (80022ac <Protocal+0x2ec>)
 8002228:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b1100)
 800222a:	4b1d      	ldr	r3, [pc, #116]	; (80022a0 <Protocal+0x2e0>)
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	2b0c      	cmp	r3, #12
 8002230:	d112      	bne.n	8002258 <Protocal+0x298>
			{
				Mode = 12;
 8002232:	4b1c      	ldr	r3, [pc, #112]	; (80022a4 <Protocal+0x2e4>)
 8002234:	220c      	movs	r2, #12
 8002236:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 8002238:	4b1e      	ldr	r3, [pc, #120]	; (80022b4 <Protocal+0x2f4>)
 800223a:	2201      	movs	r2, #1
 800223c:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 800223e:	4b1c      	ldr	r3, [pc, #112]	; (80022b0 <Protocal+0x2f0>)
 8002240:	2201      	movs	r2, #1
 8002242:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b1100;
 8002244:	4b18      	ldr	r3, [pc, #96]	; (80022a8 <Protocal+0x2e8>)
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	011b      	lsls	r3, r3, #4
 800224a:	b25b      	sxtb	r3, r3
 800224c:	f043 030c 	orr.w	r3, r3, #12
 8002250:	b25b      	sxtb	r3, r3
 8002252:	b2da      	uxtb	r2, r3
 8002254:	4b15      	ldr	r3, [pc, #84]	; (80022ac <Protocal+0x2ec>)
 8002256:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b1101)
 8002258:	4b11      	ldr	r3, [pc, #68]	; (80022a0 <Protocal+0x2e0>)
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	2b0d      	cmp	r3, #13
 800225e:	d112      	bne.n	8002286 <Protocal+0x2c6>
			{
				Mode = 13;
 8002260:	4b10      	ldr	r3, [pc, #64]	; (80022a4 <Protocal+0x2e4>)
 8002262:	220d      	movs	r2, #13
 8002264:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 8002266:	4b13      	ldr	r3, [pc, #76]	; (80022b4 <Protocal+0x2f4>)
 8002268:	2201      	movs	r2, #1
 800226a:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 800226c:	4b10      	ldr	r3, [pc, #64]	; (80022b0 <Protocal+0x2f0>)
 800226e:	2201      	movs	r2, #1
 8002270:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b1101;
 8002272:	4b0d      	ldr	r3, [pc, #52]	; (80022a8 <Protocal+0x2e8>)
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	011b      	lsls	r3, r3, #4
 8002278:	b25b      	sxtb	r3, r3
 800227a:	f043 030d 	orr.w	r3, r3, #13
 800227e:	b25b      	sxtb	r3, r3
 8002280:	b2da      	uxtb	r2, r3
 8002282:	4b0a      	ldr	r3, [pc, #40]	; (80022ac <Protocal+0x2ec>)
 8002284:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b1110)
 8002286:	4b06      	ldr	r3, [pc, #24]	; (80022a0 <Protocal+0x2e0>)
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	2b0e      	cmp	r3, #14
 800228c:	f040 827e 	bne.w	800278c <Protocal+0x7cc>
 8002290:	e012      	b.n	80022b8 <Protocal+0x2f8>
 8002292:	bf00      	nop
 8002294:	20000410 	.word	0x20000410
 8002298:	20000411 	.word	0x20000411
 800229c:	20000502 	.word	0x20000502
 80022a0:	20000507 	.word	0x20000507
 80022a4:	200003f6 	.word	0x200003f6
 80022a8:	20000019 	.word	0x20000019
 80022ac:	20000508 	.word	0x20000508
 80022b0:	200003f7 	.word	0x200003f7
 80022b4:	20000506 	.word	0x20000506
			{
				Mode = 14;
 80022b8:	4bb3      	ldr	r3, [pc, #716]	; (8002588 <Protocal+0x5c8>)
 80022ba:	220e      	movs	r2, #14
 80022bc:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 80022be:	4bb3      	ldr	r3, [pc, #716]	; (800258c <Protocal+0x5cc>)
 80022c0:	2201      	movs	r2, #1
 80022c2:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 80022c4:	4bb2      	ldr	r3, [pc, #712]	; (8002590 <Protocal+0x5d0>)
 80022c6:	2201      	movs	r2, #1
 80022c8:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b1110;
 80022ca:	4bb2      	ldr	r3, [pc, #712]	; (8002594 <Protocal+0x5d4>)
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	011b      	lsls	r3, r3, #4
 80022d0:	b25b      	sxtb	r3, r3
 80022d2:	f043 030e 	orr.w	r3, r3, #14
 80022d6:	b25b      	sxtb	r3, r3
 80022d8:	b2da      	uxtb	r2, r3
 80022da:	4baf      	ldr	r3, [pc, #700]	; (8002598 <Protocal+0x5d8>)
 80022dc:	701a      	strb	r2, [r3, #0]
		}
		else
		{
			State = Idle;
		}
		break;
 80022de:	e255      	b.n	800278c <Protocal+0x7cc>
			State = Idle;
 80022e0:	4baa      	ldr	r3, [pc, #680]	; (800258c <Protocal+0x5cc>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	701a      	strb	r2, [r3, #0]
		break;
 80022e6:	e251      	b.n	800278c <Protocal+0x7cc>
	case Frame1:
		frame1 = dataIn;
 80022e8:	89fb      	ldrh	r3, [r7, #14]
 80022ea:	b2da      	uxtb	r2, r3
 80022ec:	4bab      	ldr	r3, [pc, #684]	; (800259c <Protocal+0x5dc>)
 80022ee:	701a      	strb	r2, [r3, #0]
		checksumtest = CheckSumFunction(CheckSum, Frame, CollectedData);
 80022f0:	4ba9      	ldr	r3, [pc, #676]	; (8002598 <Protocal+0x5d8>)
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	4aa6      	ldr	r2, [pc, #664]	; (8002590 <Protocal+0x5d0>)
 80022f6:	7811      	ldrb	r1, [r2, #0]
 80022f8:	4aa9      	ldr	r2, [pc, #676]	; (80025a0 <Protocal+0x5e0>)
 80022fa:	8812      	ldrh	r2, [r2, #0]
 80022fc:	b2d2      	uxtb	r2, r2
 80022fe:	4618      	mov	r0, r3
 8002300:	f000 fa7a 	bl	80027f8 <CheckSumFunction>
 8002304:	4603      	mov	r3, r0
 8002306:	b2da      	uxtb	r2, r3
 8002308:	4ba6      	ldr	r3, [pc, #664]	; (80025a4 <Protocal+0x5e4>)
 800230a:	701a      	strb	r2, [r3, #0]
			if (frame1 == checksumtest)
 800230c:	4ba3      	ldr	r3, [pc, #652]	; (800259c <Protocal+0x5dc>)
 800230e:	781a      	ldrb	r2, [r3, #0]
 8002310:	4ba4      	ldr	r3, [pc, #656]	; (80025a4 <Protocal+0x5e4>)
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	429a      	cmp	r2, r3
 8002316:	f040 8169 	bne.w	80025ec <Protocal+0x62c>
			{
				UARTsuccess += 1;
 800231a:	4ba3      	ldr	r3, [pc, #652]	; (80025a8 <Protocal+0x5e8>)
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	3301      	adds	r3, #1
 8002320:	b2da      	uxtb	r2, r3
 8002322:	4ba1      	ldr	r3, [pc, #644]	; (80025a8 <Protocal+0x5e8>)
 8002324:	701a      	strb	r2, [r3, #0]
				if (Mode == 2 || Mode == 3 || Mode == 12 || Mode == 13 || Mode == 14)
 8002326:	4b98      	ldr	r3, [pc, #608]	; (8002588 <Protocal+0x5c8>)
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	2b02      	cmp	r3, #2
 800232c:	d00f      	beq.n	800234e <Protocal+0x38e>
 800232e:	4b96      	ldr	r3, [pc, #600]	; (8002588 <Protocal+0x5c8>)
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	2b03      	cmp	r3, #3
 8002334:	d00b      	beq.n	800234e <Protocal+0x38e>
 8002336:	4b94      	ldr	r3, [pc, #592]	; (8002588 <Protocal+0x5c8>)
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	2b0c      	cmp	r3, #12
 800233c:	d007      	beq.n	800234e <Protocal+0x38e>
 800233e:	4b92      	ldr	r3, [pc, #584]	; (8002588 <Protocal+0x5c8>)
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	2b0d      	cmp	r3, #13
 8002344:	d003      	beq.n	800234e <Protocal+0x38e>
 8002346:	4b90      	ldr	r3, [pc, #576]	; (8002588 <Protocal+0x5c8>)
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	2b0e      	cmp	r3, #14
 800234c:	d101      	bne.n	8002352 <Protocal+0x392>
				{
					WriteACK1();
 800234e:	f000 fa83 	bl	8002858 <WriteACK1>
				}
				if (Mode == 8) // Go to Station N
 8002352:	4b8d      	ldr	r3, [pc, #564]	; (8002588 <Protocal+0x5c8>)
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	2b08      	cmp	r3, #8
 8002358:	d10a      	bne.n	8002370 <Protocal+0x3b0>
				{
					WriteACK1();
 800235a:	f000 fa7d 	bl	8002858 <WriteACK1>
					StartMoving = 1;
 800235e:	4b93      	ldr	r3, [pc, #588]	; (80025ac <Protocal+0x5ec>)
 8002360:	2201      	movs	r2, #1
 8002362:	701a      	strb	r2, [r3, #0]
					NextStation = 0;
 8002364:	4b92      	ldr	r3, [pc, #584]	; (80025b0 <Protocal+0x5f0>)
 8002366:	2200      	movs	r2, #0
 8002368:	701a      	strb	r2, [r3, #0]
					FinishedTask = 0;
 800236a:	4b92      	ldr	r3, [pc, #584]	; (80025b4 <Protocal+0x5f4>)
 800236c:	2200      	movs	r2, #0
 800236e:	701a      	strb	r2, [r3, #0]
				}
				if (Mode == 9)
 8002370:	4b85      	ldr	r3, [pc, #532]	; (8002588 <Protocal+0x5c8>)
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	2b09      	cmp	r3, #9
 8002376:	d126      	bne.n	80023c6 <Protocal+0x406>
				{
					//send current station**************************************************************************
					if (FinishedTask)
 8002378:	4b8e      	ldr	r3, [pc, #568]	; (80025b4 <Protocal+0x5f4>)
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d002      	beq.n	8002386 <Protocal+0x3c6>
					{
						WriteACK2();
 8002380:	f000 fa7c 	bl	800287c <WriteACK2>
 8002384:	e01f      	b.n	80023c6 <Protocal+0x406>
					}
					else
					{
						WriteACK1();
 8002386:	f000 fa67 	bl	8002858 <WriteACK1>
						uint8_t temp[] = {153,0,GoToStation[NextStation],CheckSumFunction(153, 2, GoToStation[NextStation])};
 800238a:	2399      	movs	r3, #153	; 0x99
 800238c:	773b      	strb	r3, [r7, #28]
 800238e:	2300      	movs	r3, #0
 8002390:	777b      	strb	r3, [r7, #29]
 8002392:	4b87      	ldr	r3, [pc, #540]	; (80025b0 <Protocal+0x5f0>)
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	461a      	mov	r2, r3
 8002398:	4b87      	ldr	r3, [pc, #540]	; (80025b8 <Protocal+0x5f8>)
 800239a:	5c9b      	ldrb	r3, [r3, r2]
 800239c:	77bb      	strb	r3, [r7, #30]
 800239e:	4b84      	ldr	r3, [pc, #528]	; (80025b0 <Protocal+0x5f0>)
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	461a      	mov	r2, r3
 80023a4:	4b84      	ldr	r3, [pc, #528]	; (80025b8 <Protocal+0x5f8>)
 80023a6:	5c9b      	ldrb	r3, [r3, r2]
 80023a8:	461a      	mov	r2, r3
 80023aa:	2102      	movs	r1, #2
 80023ac:	2099      	movs	r0, #153	; 0x99
 80023ae:	f000 fa23 	bl	80027f8 <CheckSumFunction>
 80023b2:	4603      	mov	r3, r0
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	77fb      	strb	r3, [r7, #31]
						UARTTxWrite(&UART2, temp, 4) ;
 80023b8:	f107 031c 	add.w	r3, r7, #28
 80023bc:	2204      	movs	r2, #4
 80023be:	4619      	mov	r1, r3
 80023c0:	487e      	ldr	r0, [pc, #504]	; (80025bc <Protocal+0x5fc>)
 80023c2:	f7ff fdb3 	bl	8001f2c <UARTTxWrite>
					}
				}
				if (Mode == 10) //Decimal 4 degree
 80023c6:	4b70      	ldr	r3, [pc, #448]	; (8002588 <Protocal+0x5c8>)
 80023c8:	781b      	ldrb	r3, [r3, #0]
 80023ca:	2b0a      	cmp	r3, #10
 80023cc:	d17d      	bne.n	80024ca <Protocal+0x50a>
				{
					if (FinishedTask)
 80023ce:	4b79      	ldr	r3, [pc, #484]	; (80025b4 <Protocal+0x5f4>)
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d002      	beq.n	80023dc <Protocal+0x41c>
					{
						WriteACK2();
 80023d6:	f000 fa51 	bl	800287c <WriteACK2>
 80023da:	e076      	b.n	80024ca <Protocal+0x50a>
					}
					else
					{
						WriteACK1();
 80023dc:	f000 fa3c 	bl	8002858 <WriteACK1>
						CurrentAngle1 = (int8_t)(Degree * 10000 * 3.14159265 / 256 /180) ;
 80023e0:	4b77      	ldr	r3, [pc, #476]	; (80025c0 <Protocal+0x600>)
 80023e2:	edd3 7a00 	vldr	s15, [r3]
 80023e6:	ed9f 7a77 	vldr	s14, [pc, #476]	; 80025c4 <Protocal+0x604>
 80023ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023ee:	ee17 0a90 	vmov	r0, s15
 80023f2:	f7fe f855 	bl	80004a0 <__aeabi_f2d>
 80023f6:	a362      	add	r3, pc, #392	; (adr r3, 8002580 <Protocal+0x5c0>)
 80023f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023fc:	f7fe f8a8 	bl	8000550 <__aeabi_dmul>
 8002400:	4602      	mov	r2, r0
 8002402:	460b      	mov	r3, r1
 8002404:	4610      	mov	r0, r2
 8002406:	4619      	mov	r1, r3
 8002408:	f04f 0200 	mov.w	r2, #0
 800240c:	4b6e      	ldr	r3, [pc, #440]	; (80025c8 <Protocal+0x608>)
 800240e:	f7fe f9c9 	bl	80007a4 <__aeabi_ddiv>
 8002412:	4602      	mov	r2, r0
 8002414:	460b      	mov	r3, r1
 8002416:	4610      	mov	r0, r2
 8002418:	4619      	mov	r1, r3
 800241a:	f04f 0200 	mov.w	r2, #0
 800241e:	4b6b      	ldr	r3, [pc, #428]	; (80025cc <Protocal+0x60c>)
 8002420:	f7fe f9c0 	bl	80007a4 <__aeabi_ddiv>
 8002424:	4602      	mov	r2, r0
 8002426:	460b      	mov	r3, r1
 8002428:	4610      	mov	r0, r2
 800242a:	4619      	mov	r1, r3
 800242c:	f7fe fb40 	bl	8000ab0 <__aeabi_d2iz>
 8002430:	4603      	mov	r3, r0
 8002432:	b25b      	sxtb	r3, r3
 8002434:	b2da      	uxtb	r2, r3
 8002436:	4b66      	ldr	r3, [pc, #408]	; (80025d0 <Protocal+0x610>)
 8002438:	701a      	strb	r2, [r3, #0]
						CurrentAngle2 = (int8_t)((int)(Degree* 10000 * 3.14159265 / 180) % 256) ;
 800243a:	4b61      	ldr	r3, [pc, #388]	; (80025c0 <Protocal+0x600>)
 800243c:	edd3 7a00 	vldr	s15, [r3]
 8002440:	ed9f 7a60 	vldr	s14, [pc, #384]	; 80025c4 <Protocal+0x604>
 8002444:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002448:	ee17 0a90 	vmov	r0, s15
 800244c:	f7fe f828 	bl	80004a0 <__aeabi_f2d>
 8002450:	a34b      	add	r3, pc, #300	; (adr r3, 8002580 <Protocal+0x5c0>)
 8002452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002456:	f7fe f87b 	bl	8000550 <__aeabi_dmul>
 800245a:	4602      	mov	r2, r0
 800245c:	460b      	mov	r3, r1
 800245e:	4610      	mov	r0, r2
 8002460:	4619      	mov	r1, r3
 8002462:	f04f 0200 	mov.w	r2, #0
 8002466:	4b59      	ldr	r3, [pc, #356]	; (80025cc <Protocal+0x60c>)
 8002468:	f7fe f99c 	bl	80007a4 <__aeabi_ddiv>
 800246c:	4602      	mov	r2, r0
 800246e:	460b      	mov	r3, r1
 8002470:	4610      	mov	r0, r2
 8002472:	4619      	mov	r1, r3
 8002474:	f7fe fb1c 	bl	8000ab0 <__aeabi_d2iz>
 8002478:	4603      	mov	r3, r0
 800247a:	425a      	negs	r2, r3
 800247c:	b2db      	uxtb	r3, r3
 800247e:	b2d2      	uxtb	r2, r2
 8002480:	bf58      	it	pl
 8002482:	4253      	negpl	r3, r2
 8002484:	b2da      	uxtb	r2, r3
 8002486:	4b53      	ldr	r3, [pc, #332]	; (80025d4 <Protocal+0x614>)
 8002488:	701a      	strb	r2, [r3, #0]
						uint8_t temp[] = {154,CurrentAngle1, CurrentAngle2,CheckSumFunction(154, 2, CurrentAngle1+CurrentAngle2)};
 800248a:	239a      	movs	r3, #154	; 0x9a
 800248c:	763b      	strb	r3, [r7, #24]
 800248e:	4b50      	ldr	r3, [pc, #320]	; (80025d0 <Protocal+0x610>)
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	767b      	strb	r3, [r7, #25]
 8002494:	4b4f      	ldr	r3, [pc, #316]	; (80025d4 <Protocal+0x614>)
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	76bb      	strb	r3, [r7, #26]
 800249a:	4b4d      	ldr	r3, [pc, #308]	; (80025d0 <Protocal+0x610>)
 800249c:	781a      	ldrb	r2, [r3, #0]
 800249e:	4b4d      	ldr	r3, [pc, #308]	; (80025d4 <Protocal+0x614>)
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	4413      	add	r3, r2
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	461a      	mov	r2, r3
 80024a8:	2102      	movs	r1, #2
 80024aa:	209a      	movs	r0, #154	; 0x9a
 80024ac:	f000 f9a4 	bl	80027f8 <CheckSumFunction>
 80024b0:	4603      	mov	r3, r0
 80024b2:	b2db      	uxtb	r3, r3
 80024b4:	76fb      	strb	r3, [r7, #27]
						UARTTxWrite(&UART2, temp, 4);
 80024b6:	f107 0318 	add.w	r3, r7, #24
 80024ba:	2204      	movs	r2, #4
 80024bc:	4619      	mov	r1, r3
 80024be:	483f      	ldr	r0, [pc, #252]	; (80025bc <Protocal+0x5fc>)
 80024c0:	f7ff fd34 	bl	8001f2c <UARTTxWrite>
						n = 0;
 80024c4:	4b44      	ldr	r3, [pc, #272]	; (80025d8 <Protocal+0x618>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	801a      	strh	r2, [r3, #0]
						//read Ack in while loop
					}
				}
				if (Mode == 11) //error; send now speed and top speed
 80024ca:	4b2f      	ldr	r3, [pc, #188]	; (8002588 <Protocal+0x5c8>)
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	2b0b      	cmp	r3, #11
 80024d0:	d147      	bne.n	8002562 <Protocal+0x5a2>
				{
					if (FinishedTask)
 80024d2:	4b38      	ldr	r3, [pc, #224]	; (80025b4 <Protocal+0x5f4>)
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d002      	beq.n	80024e0 <Protocal+0x520>
					{
						WriteACK2();
 80024da:	f000 f9cf 	bl	800287c <WriteACK2>
 80024de:	e040      	b.n	8002562 <Protocal+0x5a2>
					}
					else
					{
						WriteACK1();
 80024e0:	f000 f9ba 	bl	8002858 <WriteACK1>
						uint8_t temp[] = {155,0,(int8_t)VmaxReal * 255 / 10,CheckSumFunction(155, 2, (int8_t)VmaxReal * 255 / 10)};
 80024e4:	239b      	movs	r3, #155	; 0x9b
 80024e6:	753b      	strb	r3, [r7, #20]
 80024e8:	2300      	movs	r3, #0
 80024ea:	757b      	strb	r3, [r7, #21]
 80024ec:	4b3b      	ldr	r3, [pc, #236]	; (80025dc <Protocal+0x61c>)
 80024ee:	edd3 7a00 	vldr	s15, [r3]
 80024f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024f6:	edc7 7a01 	vstr	s15, [r7, #4]
 80024fa:	793b      	ldrb	r3, [r7, #4]
 80024fc:	b25b      	sxtb	r3, r3
 80024fe:	461a      	mov	r2, r3
 8002500:	4613      	mov	r3, r2
 8002502:	021b      	lsls	r3, r3, #8
 8002504:	1a9b      	subs	r3, r3, r2
 8002506:	4a36      	ldr	r2, [pc, #216]	; (80025e0 <Protocal+0x620>)
 8002508:	fb82 1203 	smull	r1, r2, r2, r3
 800250c:	1092      	asrs	r2, r2, #2
 800250e:	17db      	asrs	r3, r3, #31
 8002510:	1ad3      	subs	r3, r2, r3
 8002512:	b2db      	uxtb	r3, r3
 8002514:	75bb      	strb	r3, [r7, #22]
 8002516:	4b31      	ldr	r3, [pc, #196]	; (80025dc <Protocal+0x61c>)
 8002518:	edd3 7a00 	vldr	s15, [r3]
 800251c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002520:	edc7 7a01 	vstr	s15, [r7, #4]
 8002524:	793b      	ldrb	r3, [r7, #4]
 8002526:	b25b      	sxtb	r3, r3
 8002528:	461a      	mov	r2, r3
 800252a:	4613      	mov	r3, r2
 800252c:	021b      	lsls	r3, r3, #8
 800252e:	1a9b      	subs	r3, r3, r2
 8002530:	4a2b      	ldr	r2, [pc, #172]	; (80025e0 <Protocal+0x620>)
 8002532:	fb82 1203 	smull	r1, r2, r2, r3
 8002536:	1092      	asrs	r2, r2, #2
 8002538:	17db      	asrs	r3, r3, #31
 800253a:	1ad3      	subs	r3, r2, r3
 800253c:	b2db      	uxtb	r3, r3
 800253e:	461a      	mov	r2, r3
 8002540:	2102      	movs	r1, #2
 8002542:	209b      	movs	r0, #155	; 0x9b
 8002544:	f000 f958 	bl	80027f8 <CheckSumFunction>
 8002548:	4603      	mov	r3, r0
 800254a:	b2db      	uxtb	r3, r3
 800254c:	75fb      	strb	r3, [r7, #23]
						UARTTxWrite(&UART2, temp, 4) ;
 800254e:	f107 0314 	add.w	r3, r7, #20
 8002552:	2204      	movs	r2, #4
 8002554:	4619      	mov	r1, r3
 8002556:	4819      	ldr	r0, [pc, #100]	; (80025bc <Protocal+0x5fc>)
 8002558:	f7ff fce8 	bl	8001f2c <UARTTxWrite>
						//send Vmax
						n = 0;
 800255c:	4b1e      	ldr	r3, [pc, #120]	; (80025d8 <Protocal+0x618>)
 800255e:	2200      	movs	r2, #0
 8002560:	801a      	strh	r2, [r3, #0]
						//read Ack in while loop
					}

				}
				if (Mode == 14)
 8002562:	4b09      	ldr	r3, [pc, #36]	; (8002588 <Protocal+0x5c8>)
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	2b0e      	cmp	r3, #14
 8002568:	d105      	bne.n	8002576 <Protocal+0x5b6>
				{
					StartSetHome = 1;
 800256a:	4b1e      	ldr	r3, [pc, #120]	; (80025e4 <Protocal+0x624>)
 800256c:	2201      	movs	r2, #1
 800256e:	701a      	strb	r2, [r3, #0]
					SetHomeFlag = 0;
 8002570:	4b1d      	ldr	r3, [pc, #116]	; (80025e8 <Protocal+0x628>)
 8002572:	2200      	movs	r2, #0
 8002574:	701a      	strb	r2, [r3, #0]
				}
				State = Idle;
 8002576:	4b05      	ldr	r3, [pc, #20]	; (800258c <Protocal+0x5cc>)
 8002578:	2200      	movs	r2, #0
 800257a:	701a      	strb	r2, [r3, #0]
			{
				Mode = 0;
				UARTerror += 1;
				State = Idle;
			}
		break;
 800257c:	e107      	b.n	800278e <Protocal+0x7ce>
 800257e:	bf00      	nop
 8002580:	53c8d4f1 	.word	0x53c8d4f1
 8002584:	400921fb 	.word	0x400921fb
 8002588:	200003f6 	.word	0x200003f6
 800258c:	20000506 	.word	0x20000506
 8002590:	200003f7 	.word	0x200003f7
 8002594:	20000019 	.word	0x20000019
 8002598:	20000508 	.word	0x20000508
 800259c:	200004ff 	.word	0x200004ff
 80025a0:	2000050a 	.word	0x2000050a
 80025a4:	20000504 	.word	0x20000504
 80025a8:	20000410 	.word	0x20000410
 80025ac:	20000450 	.word	0x20000450
 80025b0:	200004c6 	.word	0x200004c6
 80025b4:	200004c5 	.word	0x200004c5
 80025b8:	200004d0 	.word	0x200004d0
 80025bc:	200002dc 	.word	0x200002dc
 80025c0:	200004f4 	.word	0x200004f4
 80025c4:	461c4000 	.word	0x461c4000
 80025c8:	40700000 	.word	0x40700000
 80025cc:	40668000 	.word	0x40668000
 80025d0:	2000050c 	.word	0x2000050c
 80025d4:	2000050d 	.word	0x2000050d
 80025d8:	200003f4 	.word	0x200003f4
 80025dc:	20000498 	.word	0x20000498
 80025e0:	66666667 	.word	0x66666667
 80025e4:	200004ad 	.word	0x200004ad
 80025e8:	200004ac 	.word	0x200004ac
				Mode = 0;
 80025ec:	4b70      	ldr	r3, [pc, #448]	; (80027b0 <Protocal+0x7f0>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	701a      	strb	r2, [r3, #0]
				UARTerror += 1;
 80025f2:	4b70      	ldr	r3, [pc, #448]	; (80027b4 <Protocal+0x7f4>)
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	3301      	adds	r3, #1
 80025f8:	b2da      	uxtb	r2, r3
 80025fa:	4b6e      	ldr	r3, [pc, #440]	; (80027b4 <Protocal+0x7f4>)
 80025fc:	701a      	strb	r2, [r3, #0]
				State = Idle;
 80025fe:	4b6e      	ldr	r3, [pc, #440]	; (80027b8 <Protocal+0x7f8>)
 8002600:	2200      	movs	r2, #0
 8002602:	701a      	strb	r2, [r3, #0]
		break;
 8002604:	e0c3      	b.n	800278e <Protocal+0x7ce>

	case Frame2_1:
		CollectedData = dataIn;
 8002606:	89fa      	ldrh	r2, [r7, #14]
 8002608:	4b6c      	ldr	r3, [pc, #432]	; (80027bc <Protocal+0x7fc>)
 800260a:	801a      	strh	r2, [r3, #0]
		State = Frame2_2;
 800260c:	4b6a      	ldr	r3, [pc, #424]	; (80027b8 <Protocal+0x7f8>)
 800260e:	2203      	movs	r2, #3
 8002610:	701a      	strb	r2, [r3, #0]
		break;
 8002612:	e0bc      	b.n	800278e <Protocal+0x7ce>
	case Frame2_2:
		CollectedData2 = dataIn;
 8002614:	89fa      	ldrh	r2, [r7, #14]
 8002616:	4b6a      	ldr	r3, [pc, #424]	; (80027c0 <Protocal+0x800>)
 8002618:	801a      	strh	r2, [r3, #0]
		State = CheckSum2;
 800261a:	4b67      	ldr	r3, [pc, #412]	; (80027b8 <Protocal+0x7f8>)
 800261c:	2206      	movs	r2, #6
 800261e:	701a      	strb	r2, [r3, #0]
		break;
 8002620:	e0b5      	b.n	800278e <Protocal+0x7ce>
	case CheckSum2:
		frame2 = dataIn;
 8002622:	89fb      	ldrh	r3, [r7, #14]
 8002624:	b2da      	uxtb	r2, r3
 8002626:	4b67      	ldr	r3, [pc, #412]	; (80027c4 <Protocal+0x804>)
 8002628:	701a      	strb	r2, [r3, #0]
		checksumtest = CheckSumFunction(CheckSum, Frame, CollectedData + CollectedData2);
 800262a:	4b67      	ldr	r3, [pc, #412]	; (80027c8 <Protocal+0x808>)
 800262c:	7818      	ldrb	r0, [r3, #0]
 800262e:	4b67      	ldr	r3, [pc, #412]	; (80027cc <Protocal+0x80c>)
 8002630:	7819      	ldrb	r1, [r3, #0]
 8002632:	4b62      	ldr	r3, [pc, #392]	; (80027bc <Protocal+0x7fc>)
 8002634:	881b      	ldrh	r3, [r3, #0]
 8002636:	b2da      	uxtb	r2, r3
 8002638:	4b61      	ldr	r3, [pc, #388]	; (80027c0 <Protocal+0x800>)
 800263a:	881b      	ldrh	r3, [r3, #0]
 800263c:	b2db      	uxtb	r3, r3
 800263e:	4413      	add	r3, r2
 8002640:	b2db      	uxtb	r3, r3
 8002642:	461a      	mov	r2, r3
 8002644:	f000 f8d8 	bl	80027f8 <CheckSumFunction>
 8002648:	4603      	mov	r3, r0
 800264a:	b2da      	uxtb	r2, r3
 800264c:	4b60      	ldr	r3, [pc, #384]	; (80027d0 <Protocal+0x810>)
 800264e:	701a      	strb	r2, [r3, #0]
		if (frame2 == checksumtest)
 8002650:	4b5c      	ldr	r3, [pc, #368]	; (80027c4 <Protocal+0x804>)
 8002652:	781a      	ldrb	r2, [r3, #0]
 8002654:	4b5e      	ldr	r3, [pc, #376]	; (80027d0 <Protocal+0x810>)
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	429a      	cmp	r2, r3
 800265a:	f040 8083 	bne.w	8002764 <Protocal+0x7a4>
		{
			UARTsuccess += 1;
 800265e:	4b5d      	ldr	r3, [pc, #372]	; (80027d4 <Protocal+0x814>)
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	3301      	adds	r3, #1
 8002664:	b2da      	uxtb	r2, r3
 8002666:	4b5b      	ldr	r3, [pc, #364]	; (80027d4 <Protocal+0x814>)
 8002668:	701a      	strb	r2, [r3, #0]
			if (Mode == 4)
 800266a:	4b51      	ldr	r3, [pc, #324]	; (80027b0 <Protocal+0x7f0>)
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	2b04      	cmp	r3, #4
 8002670:	d11d      	bne.n	80026ae <Protocal+0x6ee>
			{
				VmaxRPM = (double)CollectedData2/255*10 ;
 8002672:	4b53      	ldr	r3, [pc, #332]	; (80027c0 <Protocal+0x800>)
 8002674:	881b      	ldrh	r3, [r3, #0]
 8002676:	4618      	mov	r0, r3
 8002678:	f7fd fef0 	bl	800045c <__aeabi_ui2d>
 800267c:	a346      	add	r3, pc, #280	; (adr r3, 8002798 <Protocal+0x7d8>)
 800267e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002682:	f7fe f88f 	bl	80007a4 <__aeabi_ddiv>
 8002686:	4602      	mov	r2, r0
 8002688:	460b      	mov	r3, r1
 800268a:	4610      	mov	r0, r2
 800268c:	4619      	mov	r1, r3
 800268e:	f04f 0200 	mov.w	r2, #0
 8002692:	4b51      	ldr	r3, [pc, #324]	; (80027d8 <Protocal+0x818>)
 8002694:	f7fd ff5c 	bl	8000550 <__aeabi_dmul>
 8002698:	4602      	mov	r2, r0
 800269a:	460b      	mov	r3, r1
 800269c:	4610      	mov	r0, r2
 800269e:	4619      	mov	r1, r3
 80026a0:	f7fe fa4e 	bl	8000b40 <__aeabi_d2f>
 80026a4:	4603      	mov	r3, r0
 80026a6:	4a4d      	ldr	r2, [pc, #308]	; (80027dc <Protocal+0x81c>)
 80026a8:	6013      	str	r3, [r2, #0]
				WriteACK1();
 80026aa:	f000 f8d5 	bl	8002858 <WriteACK1>
			}
			if (Mode == 5)
 80026ae:	4b40      	ldr	r3, [pc, #256]	; (80027b0 <Protocal+0x7f0>)
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	2b05      	cmp	r3, #5
 80026b4:	d145      	bne.n	8002742 <Protocal+0x782>
			{
				Station[0] = (((double)CollectedData * 256) + ((double)CollectedData2))/10000/3.14159265*180;
 80026b6:	4b41      	ldr	r3, [pc, #260]	; (80027bc <Protocal+0x7fc>)
 80026b8:	881b      	ldrh	r3, [r3, #0]
 80026ba:	4618      	mov	r0, r3
 80026bc:	f7fd fece 	bl	800045c <__aeabi_ui2d>
 80026c0:	f04f 0200 	mov.w	r2, #0
 80026c4:	4b46      	ldr	r3, [pc, #280]	; (80027e0 <Protocal+0x820>)
 80026c6:	f7fd ff43 	bl	8000550 <__aeabi_dmul>
 80026ca:	4602      	mov	r2, r0
 80026cc:	460b      	mov	r3, r1
 80026ce:	4614      	mov	r4, r2
 80026d0:	461d      	mov	r5, r3
 80026d2:	4b3b      	ldr	r3, [pc, #236]	; (80027c0 <Protocal+0x800>)
 80026d4:	881b      	ldrh	r3, [r3, #0]
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7fd fec0 	bl	800045c <__aeabi_ui2d>
 80026dc:	4602      	mov	r2, r0
 80026de:	460b      	mov	r3, r1
 80026e0:	4620      	mov	r0, r4
 80026e2:	4629      	mov	r1, r5
 80026e4:	f7fd fd7e 	bl	80001e4 <__adddf3>
 80026e8:	4602      	mov	r2, r0
 80026ea:	460b      	mov	r3, r1
 80026ec:	4610      	mov	r0, r2
 80026ee:	4619      	mov	r1, r3
 80026f0:	a32b      	add	r3, pc, #172	; (adr r3, 80027a0 <Protocal+0x7e0>)
 80026f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026f6:	f7fe f855 	bl	80007a4 <__aeabi_ddiv>
 80026fa:	4602      	mov	r2, r0
 80026fc:	460b      	mov	r3, r1
 80026fe:	4610      	mov	r0, r2
 8002700:	4619      	mov	r1, r3
 8002702:	a329      	add	r3, pc, #164	; (adr r3, 80027a8 <Protocal+0x7e8>)
 8002704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002708:	f7fe f84c 	bl	80007a4 <__aeabi_ddiv>
 800270c:	4602      	mov	r2, r0
 800270e:	460b      	mov	r3, r1
 8002710:	4610      	mov	r0, r2
 8002712:	4619      	mov	r1, r3
 8002714:	f04f 0200 	mov.w	r2, #0
 8002718:	4b32      	ldr	r3, [pc, #200]	; (80027e4 <Protocal+0x824>)
 800271a:	f7fd ff19 	bl	8000550 <__aeabi_dmul>
 800271e:	4602      	mov	r2, r0
 8002720:	460b      	mov	r3, r1
 8002722:	4610      	mov	r0, r2
 8002724:	4619      	mov	r1, r3
 8002726:	f7fe f9eb 	bl	8000b00 <__aeabi_d2uiz>
 800272a:	4603      	mov	r3, r0
 800272c:	b29a      	uxth	r2, r3
 800272e:	4b2e      	ldr	r3, [pc, #184]	; (80027e8 <Protocal+0x828>)
 8002730:	801a      	strh	r2, [r3, #0]
				GoToStation[0] = 0;
 8002732:	4b2e      	ldr	r3, [pc, #184]	; (80027ec <Protocal+0x82c>)
 8002734:	2200      	movs	r2, #0
 8002736:	701a      	strb	r2, [r3, #0]
				HowMuchStation = 1;
 8002738:	4b2d      	ldr	r3, [pc, #180]	; (80027f0 <Protocal+0x830>)
 800273a:	2201      	movs	r2, #1
 800273c:	701a      	strb	r2, [r3, #0]
				WriteACK1();
 800273e:	f000 f88b 	bl	8002858 <WriteACK1>
			}
			if (Mode == 6)
 8002742:	4b1b      	ldr	r3, [pc, #108]	; (80027b0 <Protocal+0x7f0>)
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	2b06      	cmp	r3, #6
 8002748:	d108      	bne.n	800275c <Protocal+0x79c>
			{
				GoToStation[0] = dataIn;
 800274a:	89fb      	ldrh	r3, [r7, #14]
 800274c:	b2da      	uxtb	r2, r3
 800274e:	4b27      	ldr	r3, [pc, #156]	; (80027ec <Protocal+0x82c>)
 8002750:	701a      	strb	r2, [r3, #0]
				HowMuchStation = 1;
 8002752:	4b27      	ldr	r3, [pc, #156]	; (80027f0 <Protocal+0x830>)
 8002754:	2201      	movs	r2, #1
 8002756:	701a      	strb	r2, [r3, #0]
				WriteACK1();
 8002758:	f000 f87e 	bl	8002858 <WriteACK1>
			if (Mode == 7)
			{
				//recieved n station
			}

			State = Idle;
 800275c:	4b16      	ldr	r3, [pc, #88]	; (80027b8 <Protocal+0x7f8>)
 800275e:	2200      	movs	r2, #0
 8002760:	701a      	strb	r2, [r3, #0]
		{
			UARTerror += 1;
			State = Idle;
		}

		break;
 8002762:	e014      	b.n	800278e <Protocal+0x7ce>
			UARTerror += 1;
 8002764:	4b13      	ldr	r3, [pc, #76]	; (80027b4 <Protocal+0x7f4>)
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	3301      	adds	r3, #1
 800276a:	b2da      	uxtb	r2, r3
 800276c:	4b11      	ldr	r3, [pc, #68]	; (80027b4 <Protocal+0x7f4>)
 800276e:	701a      	strb	r2, [r3, #0]
			State = Idle;
 8002770:	4b11      	ldr	r3, [pc, #68]	; (80027b8 <Protocal+0x7f8>)
 8002772:	2200      	movs	r2, #0
 8002774:	701a      	strb	r2, [r3, #0]
		break;
 8002776:	e00a      	b.n	800278e <Protocal+0x7ce>
	case Frame3_n:
		n_Station = dataIn;
 8002778:	89fb      	ldrh	r3, [r7, #14]
 800277a:	b2da      	uxtb	r2, r3
 800277c:	4b1d      	ldr	r3, [pc, #116]	; (80027f4 <Protocal+0x834>)
 800277e:	701a      	strb	r2, [r3, #0]
		State = Frame3_station;
 8002780:	4b0d      	ldr	r3, [pc, #52]	; (80027b8 <Protocal+0x7f8>)
 8002782:	2205      	movs	r2, #5
 8002784:	701a      	strb	r2, [r3, #0]
		break;
 8002786:	e002      	b.n	800278e <Protocal+0x7ce>
	case Frame3_station:
		break;
 8002788:	bf00      	nop
 800278a:	e000      	b.n	800278e <Protocal+0x7ce>
		break;
 800278c:	bf00      	nop
	}
}
 800278e:	bf00      	nop
 8002790:	3720      	adds	r7, #32
 8002792:	46bd      	mov	sp, r7
 8002794:	bdb0      	pop	{r4, r5, r7, pc}
 8002796:	bf00      	nop
 8002798:	00000000 	.word	0x00000000
 800279c:	406fe000 	.word	0x406fe000
 80027a0:	00000000 	.word	0x00000000
 80027a4:	40c38800 	.word	0x40c38800
 80027a8:	53c8d4f1 	.word	0x53c8d4f1
 80027ac:	400921fb 	.word	0x400921fb
 80027b0:	200003f6 	.word	0x200003f6
 80027b4:	20000411 	.word	0x20000411
 80027b8:	20000506 	.word	0x20000506
 80027bc:	2000050a 	.word	0x2000050a
 80027c0:	2000050e 	.word	0x2000050e
 80027c4:	20000500 	.word	0x20000500
 80027c8:	20000508 	.word	0x20000508
 80027cc:	200003f7 	.word	0x200003f7
 80027d0:	20000504 	.word	0x20000504
 80027d4:	20000410 	.word	0x20000410
 80027d8:	40240000 	.word	0x40240000
 80027dc:	20000014 	.word	0x20000014
 80027e0:	40700000 	.word	0x40700000
 80027e4:	40668000 	.word	0x40668000
 80027e8:	200003fc 	.word	0x200003fc
 80027ec:	200004d0 	.word	0x200004d0
 80027f0:	200004c7 	.word	0x200004c7
 80027f4:	200003f8 	.word	0x200003f8

080027f8 <CheckSumFunction>:

int16_t CheckSumFunction(uint8_t CheckSum, uint8_t Frame, uint8_t Data)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b085      	sub	sp, #20
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	4603      	mov	r3, r0
 8002800:	71fb      	strb	r3, [r7, #7]
 8002802:	460b      	mov	r3, r1
 8002804:	71bb      	strb	r3, [r7, #6]
 8002806:	4613      	mov	r3, r2
 8002808:	717b      	strb	r3, [r7, #5]
	uint16_t result = 0;
 800280a:	2300      	movs	r3, #0
 800280c:	81fb      	strh	r3, [r7, #14]
	if (Frame == 1)
 800280e:	79bb      	ldrb	r3, [r7, #6]
 8002810:	2b01      	cmp	r3, #1
 8002812:	d103      	bne.n	800281c <CheckSumFunction+0x24>
	{
		result = ~(CheckSum);
 8002814:	79fb      	ldrb	r3, [r7, #7]
 8002816:	b29b      	uxth	r3, r3
 8002818:	43db      	mvns	r3, r3
 800281a:	81fb      	strh	r3, [r7, #14]
	}
	if (Frame == 2)
 800281c:	79bb      	ldrb	r3, [r7, #6]
 800281e:	2b02      	cmp	r3, #2
 8002820:	d107      	bne.n	8002832 <CheckSumFunction+0x3a>
	{
		result = ~((CheckSum)+Data);
 8002822:	79fb      	ldrb	r3, [r7, #7]
 8002824:	b29a      	uxth	r2, r3
 8002826:	797b      	ldrb	r3, [r7, #5]
 8002828:	b29b      	uxth	r3, r3
 800282a:	4413      	add	r3, r2
 800282c:	b29b      	uxth	r3, r3
 800282e:	43db      	mvns	r3, r3
 8002830:	81fb      	strh	r3, [r7, #14]
	}
	if (Frame == 3)
 8002832:	79bb      	ldrb	r3, [r7, #6]
 8002834:	2b03      	cmp	r3, #3
 8002836:	d107      	bne.n	8002848 <CheckSumFunction+0x50>
	{
		result = ~((CheckSum)+Data);
 8002838:	79fb      	ldrb	r3, [r7, #7]
 800283a:	b29a      	uxth	r2, r3
 800283c:	797b      	ldrb	r3, [r7, #5]
 800283e:	b29b      	uxth	r3, r3
 8002840:	4413      	add	r3, r2
 8002842:	b29b      	uxth	r3, r3
 8002844:	43db      	mvns	r3, r3
 8002846:	81fb      	strh	r3, [r7, #14]
	}
	return result;
 8002848:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800284c:	4618      	mov	r0, r3
 800284e:	3714      	adds	r7, #20
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr

08002858 <WriteACK1>:

void WriteACK1()
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b082      	sub	sp, #8
 800285c:	af00      	add	r7, sp, #0
	//*********write ACK1*****************
	uint8_t temp[] = {0x58, 0b01110101};
 800285e:	f247 5358 	movw	r3, #30040	; 0x7558
 8002862:	80bb      	strh	r3, [r7, #4]
	UARTTxWrite(&UART2, temp, 2);
 8002864:	1d3b      	adds	r3, r7, #4
 8002866:	2202      	movs	r2, #2
 8002868:	4619      	mov	r1, r3
 800286a:	4803      	ldr	r0, [pc, #12]	; (8002878 <WriteACK1+0x20>)
 800286c:	f7ff fb5e 	bl	8001f2c <UARTTxWrite>
	//************************************
}
 8002870:	bf00      	nop
 8002872:	3708      	adds	r7, #8
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	200002dc 	.word	0x200002dc

0800287c <WriteACK2>:
void WriteACK2()
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b082      	sub	sp, #8
 8002880:	af00      	add	r7, sp, #0
	//*********write ACK2*****************
	uint8_t temp[] = {70, 0x6e};
 8002882:	f646 6346 	movw	r3, #28230	; 0x6e46
 8002886:	80bb      	strh	r3, [r7, #4]
	UARTTxWrite(&UART2, temp, 2);
 8002888:	1d3b      	adds	r3, r7, #4
 800288a:	2202      	movs	r2, #2
 800288c:	4619      	mov	r1, r3
 800288e:	4803      	ldr	r0, [pc, #12]	; (800289c <WriteACK2+0x20>)
 8002890:	f7ff fb4c 	bl	8001f2c <UARTTxWrite>
	//************************************
}
 8002894:	bf00      	nop
 8002896:	3708      	adds	r7, #8
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	200002dc 	.word	0x200002dc

080028a0 <SetHome>:
void SetHome()
{
 80028a0:	b5b0      	push	{r4, r5, r7, lr}
 80028a2:	af00      	add	r7, sp, #0
	HomeSignal[0] = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) ; //Read set home
 80028a4:	2101      	movs	r1, #1
 80028a6:	483c      	ldr	r0, [pc, #240]	; (8002998 <SetHome+0xf8>)
 80028a8:	f002 f85e 	bl	8004968 <HAL_GPIO_ReadPin>
 80028ac:	4603      	mov	r3, r0
 80028ae:	461a      	mov	r2, r3
 80028b0:	4b3a      	ldr	r3, [pc, #232]	; (800299c <SetHome+0xfc>)
 80028b2:	701a      	strb	r2, [r3, #0]
	sum = HomeSignal[0] + HomeSignal[1]+ HomeSignal[2]+ HomeSignal[3]+ HomeSignal[4]+ HomeSignal[5]+ HomeSignal[6]+ HomeSignal[7];
 80028b4:	4b39      	ldr	r3, [pc, #228]	; (800299c <SetHome+0xfc>)
 80028b6:	781a      	ldrb	r2, [r3, #0]
 80028b8:	4b38      	ldr	r3, [pc, #224]	; (800299c <SetHome+0xfc>)
 80028ba:	785b      	ldrb	r3, [r3, #1]
 80028bc:	4413      	add	r3, r2
 80028be:	b2da      	uxtb	r2, r3
 80028c0:	4b36      	ldr	r3, [pc, #216]	; (800299c <SetHome+0xfc>)
 80028c2:	789b      	ldrb	r3, [r3, #2]
 80028c4:	4413      	add	r3, r2
 80028c6:	b2da      	uxtb	r2, r3
 80028c8:	4b34      	ldr	r3, [pc, #208]	; (800299c <SetHome+0xfc>)
 80028ca:	78db      	ldrb	r3, [r3, #3]
 80028cc:	4413      	add	r3, r2
 80028ce:	b2da      	uxtb	r2, r3
 80028d0:	4b32      	ldr	r3, [pc, #200]	; (800299c <SetHome+0xfc>)
 80028d2:	791b      	ldrb	r3, [r3, #4]
 80028d4:	4413      	add	r3, r2
 80028d6:	b2da      	uxtb	r2, r3
 80028d8:	4b30      	ldr	r3, [pc, #192]	; (800299c <SetHome+0xfc>)
 80028da:	795b      	ldrb	r3, [r3, #5]
 80028dc:	4413      	add	r3, r2
 80028de:	b2da      	uxtb	r2, r3
 80028e0:	4b2e      	ldr	r3, [pc, #184]	; (800299c <SetHome+0xfc>)
 80028e2:	799b      	ldrb	r3, [r3, #6]
 80028e4:	4413      	add	r3, r2
 80028e6:	b2da      	uxtb	r2, r3
 80028e8:	4b2c      	ldr	r3, [pc, #176]	; (800299c <SetHome+0xfc>)
 80028ea:	79db      	ldrb	r3, [r3, #7]
 80028ec:	4413      	add	r3, r2
 80028ee:	b2da      	uxtb	r2, r3
 80028f0:	4b2b      	ldr	r3, [pc, #172]	; (80029a0 <SetHome+0x100>)
 80028f2:	701a      	strb	r2, [r3, #0]

	if (SetHomeFlag == 0)
 80028f4:	4b2b      	ldr	r3, [pc, #172]	; (80029a4 <SetHome+0x104>)
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d113      	bne.n	8002924 <SetHome+0x84>
	{
		request = 5;
 80028fc:	4b2a      	ldr	r3, [pc, #168]	; (80029a8 <SetHome+0x108>)
 80028fe:	4a2b      	ldr	r2, [pc, #172]	; (80029ac <SetHome+0x10c>)
 8002900:	601a      	str	r2, [r3, #0]
		Direction = 0;
 8002902:	4b2b      	ldr	r3, [pc, #172]	; (80029b0 <SetHome+0x110>)
 8002904:	2200      	movs	r2, #0
 8002906:	701a      	strb	r2, [r3, #0]
		if (sum > 0)
 8002908:	4b25      	ldr	r3, [pc, #148]	; (80029a0 <SetHome+0x100>)
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d009      	beq.n	8002924 <SetHome+0x84>
		{
			SetHomeFlag = 1;
 8002910:	4b24      	ldr	r3, [pc, #144]	; (80029a4 <SetHome+0x104>)
 8002912:	2201      	movs	r2, #1
 8002914:	701a      	strb	r2, [r3, #0]
			SetHomeTimeStamp = micros();
 8002916:	f000 fe41 	bl	800359c <micros>
 800291a:	4602      	mov	r2, r0
 800291c:	460b      	mov	r3, r1
 800291e:	4925      	ldr	r1, [pc, #148]	; (80029b4 <SetHome+0x114>)
 8002920:	e9c1 2300 	strd	r2, r3, [r1]
		}
	}
	if (SetHomeFlag == 1)
 8002924:	4b1f      	ldr	r3, [pc, #124]	; (80029a4 <SetHome+0x104>)
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	2b01      	cmp	r3, #1
 800292a:	d116      	bne.n	800295a <SetHome+0xba>
	{
		request = 0;
 800292c:	4b1e      	ldr	r3, [pc, #120]	; (80029a8 <SetHome+0x108>)
 800292e:	f04f 0200 	mov.w	r2, #0
 8002932:	601a      	str	r2, [r3, #0]
		Direction = 2;
 8002934:	4b1e      	ldr	r3, [pc, #120]	; (80029b0 <SetHome+0x110>)
 8002936:	2202      	movs	r2, #2
 8002938:	701a      	strb	r2, [r3, #0]
		if (micros()-SetHomeTimeStamp > 1000000)
 800293a:	f000 fe2f 	bl	800359c <micros>
 800293e:	4b1d      	ldr	r3, [pc, #116]	; (80029b4 <SetHome+0x114>)
 8002940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002944:	1a84      	subs	r4, r0, r2
 8002946:	eb61 0503 	sbc.w	r5, r1, r3
 800294a:	4b1b      	ldr	r3, [pc, #108]	; (80029b8 <SetHome+0x118>)
 800294c:	429c      	cmp	r4, r3
 800294e:	f175 0300 	sbcs.w	r3, r5, #0
 8002952:	d302      	bcc.n	800295a <SetHome+0xba>
		{
			SetHomeFlag = 2;
 8002954:	4b13      	ldr	r3, [pc, #76]	; (80029a4 <SetHome+0x104>)
 8002956:	2202      	movs	r2, #2
 8002958:	701a      	strb	r2, [r3, #0]
		}
	}
	if (SetHomeFlag == 2)
 800295a:	4b12      	ldr	r3, [pc, #72]	; (80029a4 <SetHome+0x104>)
 800295c:	781b      	ldrb	r3, [r3, #0]
 800295e:	2b02      	cmp	r3, #2
 8002960:	d118      	bne.n	8002994 <SetHome+0xf4>
	{
		request = -0.5;
 8002962:	4b11      	ldr	r3, [pc, #68]	; (80029a8 <SetHome+0x108>)
 8002964:	f04f 423f 	mov.w	r2, #3204448256	; 0xbf000000
 8002968:	601a      	str	r2, [r3, #0]
		Direction = 1;
 800296a:	4b11      	ldr	r3, [pc, #68]	; (80029b0 <SetHome+0x110>)
 800296c:	2201      	movs	r2, #1
 800296e:	701a      	strb	r2, [r3, #0]
		if (sum > 0)
 8002970:	4b0b      	ldr	r3, [pc, #44]	; (80029a0 <SetHome+0x100>)
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d00d      	beq.n	8002994 <SetHome+0xf4>
		{
			request = 0;
 8002978:	4b0b      	ldr	r3, [pc, #44]	; (80029a8 <SetHome+0x108>)
 800297a:	f04f 0200 	mov.w	r2, #0
 800297e:	601a      	str	r2, [r3, #0]
			htim3.Instance->CNT = 0;
 8002980:	4b0e      	ldr	r3, [pc, #56]	; (80029bc <SetHome+0x11c>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	2200      	movs	r2, #0
 8002986:	625a      	str	r2, [r3, #36]	; 0x24
			SetHomeFlag = 0;
 8002988:	4b06      	ldr	r3, [pc, #24]	; (80029a4 <SetHome+0x104>)
 800298a:	2200      	movs	r2, #0
 800298c:	701a      	strb	r2, [r3, #0]
			StartSetHome = 0;
 800298e:	4b0c      	ldr	r3, [pc, #48]	; (80029c0 <SetHome+0x120>)
 8002990:	2200      	movs	r2, #0
 8002992:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8002994:	bf00      	nop
 8002996:	bdb0      	pop	{r4, r5, r7, pc}
 8002998:	40020800 	.word	0x40020800
 800299c:	200004a4 	.word	0x200004a4
 80029a0:	200004ae 	.word	0x200004ae
 80029a4:	200004ac 	.word	0x200004ac
 80029a8:	200004dc 	.word	0x200004dc
 80029ac:	40a00000 	.word	0x40a00000
 80029b0:	200004f8 	.word	0x200004f8
 80029b4:	200004b0 	.word	0x200004b0
 80029b8:	000f4241 	.word	0x000f4241
 80029bc:	20000190 	.word	0x20000190
 80029c0:	200004ad 	.word	0x200004ad
 80029c4:	00000000 	.word	0x00000000

080029c8 <Trajec>:


void Trajec()
{
 80029c8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80029cc:	b088      	sub	sp, #32
 80029ce:	af00      	add	r7, sp, #0
	float Vmax;
	Vmax = VmaxRPM * 0.10472 ; //rad per sec
 80029d0:	4bbb      	ldr	r3, [pc, #748]	; (8002cc0 <Trajec+0x2f8>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4618      	mov	r0, r3
 80029d6:	f7fd fd63 	bl	80004a0 <__aeabi_f2d>
 80029da:	a3ad      	add	r3, pc, #692	; (adr r3, 8002c90 <Trajec+0x2c8>)
 80029dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029e0:	f7fd fdb6 	bl	8000550 <__aeabi_dmul>
 80029e4:	4602      	mov	r2, r0
 80029e6:	460b      	mov	r3, r1
 80029e8:	4610      	mov	r0, r2
 80029ea:	4619      	mov	r1, r3
 80029ec:	f7fe f8a8 	bl	8000b40 <__aeabi_d2f>
 80029f0:	4603      	mov	r3, r0
 80029f2:	61fb      	str	r3, [r7, #28]
	float Amax = 0.5 ;  //rad per sec square
 80029f4:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80029f8:	61bb      	str	r3, [r7, #24]
	if (ST == 0)
 80029fa:	4bb2      	ldr	r3, [pc, #712]	; (8002cc4 <Trajec+0x2fc>)
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d129      	bne.n	8002a56 <Trajec+0x8e>
	{
		StartTime = micros() ;
 8002a02:	f000 fdcb 	bl	800359c <micros>
 8002a06:	4602      	mov	r2, r0
 8002a08:	460b      	mov	r3, r1
 8002a0a:	4610      	mov	r0, r2
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	f7fe f9af 	bl	8000d70 <__aeabi_ul2f>
 8002a12:	4603      	mov	r3, r0
 8002a14:	4aac      	ldr	r2, [pc, #688]	; (8002cc8 <Trajec+0x300>)
 8002a16:	6013      	str	r3, [r2, #0]
		ST = 1 ;
 8002a18:	4baa      	ldr	r3, [pc, #680]	; (8002cc4 <Trajec+0x2fc>)
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	701a      	strb	r2, [r3, #0]
		StartPos = Degree * 3.14159 / 180.0 ; //rad
 8002a1e:	4bab      	ldr	r3, [pc, #684]	; (8002ccc <Trajec+0x304>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4618      	mov	r0, r3
 8002a24:	f7fd fd3c 	bl	80004a0 <__aeabi_f2d>
 8002a28:	a39b      	add	r3, pc, #620	; (adr r3, 8002c98 <Trajec+0x2d0>)
 8002a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a2e:	f7fd fd8f 	bl	8000550 <__aeabi_dmul>
 8002a32:	4602      	mov	r2, r0
 8002a34:	460b      	mov	r3, r1
 8002a36:	4610      	mov	r0, r2
 8002a38:	4619      	mov	r1, r3
 8002a3a:	f04f 0200 	mov.w	r2, #0
 8002a3e:	4ba4      	ldr	r3, [pc, #656]	; (8002cd0 <Trajec+0x308>)
 8002a40:	f7fd feb0 	bl	80007a4 <__aeabi_ddiv>
 8002a44:	4602      	mov	r2, r0
 8002a46:	460b      	mov	r3, r1
 8002a48:	4610      	mov	r0, r2
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	f7fe f878 	bl	8000b40 <__aeabi_d2f>
 8002a50:	4603      	mov	r3, r0
 8002a52:	4aa0      	ldr	r2, [pc, #640]	; (8002cd4 <Trajec+0x30c>)
 8002a54:	6013      	str	r3, [r2, #0]
	}
	tau = (micros() - StartTime) / 1000000 ; //sec
 8002a56:	f000 fda1 	bl	800359c <micros>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	460b      	mov	r3, r1
 8002a5e:	4610      	mov	r0, r2
 8002a60:	4619      	mov	r1, r3
 8002a62:	f7fe f985 	bl	8000d70 <__aeabi_ul2f>
 8002a66:	ee07 0a10 	vmov	s14, r0
 8002a6a:	4b97      	ldr	r3, [pc, #604]	; (8002cc8 <Trajec+0x300>)
 8002a6c:	edd3 7a00 	vldr	s15, [r3]
 8002a70:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a74:	eddf 6a98 	vldr	s13, [pc, #608]	; 8002cd8 <Trajec+0x310>
 8002a78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a7c:	4b97      	ldr	r3, [pc, #604]	; (8002cdc <Trajec+0x314>)
 8002a7e:	edc3 7a00 	vstr	s15, [r3]

	Qi = StartPos ;
 8002a82:	4b94      	ldr	r3, [pc, #592]	; (8002cd4 <Trajec+0x30c>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a96      	ldr	r2, [pc, #600]	; (8002ce0 <Trajec+0x318>)
 8002a88:	6013      	str	r3, [r2, #0]
	Qf = FinalPos * 3.14159 / 180.0 ;
 8002a8a:	4b96      	ldr	r3, [pc, #600]	; (8002ce4 <Trajec+0x31c>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7fd fd06 	bl	80004a0 <__aeabi_f2d>
 8002a94:	a380      	add	r3, pc, #512	; (adr r3, 8002c98 <Trajec+0x2d0>)
 8002a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a9a:	f7fd fd59 	bl	8000550 <__aeabi_dmul>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	460b      	mov	r3, r1
 8002aa2:	4610      	mov	r0, r2
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	f04f 0200 	mov.w	r2, #0
 8002aaa:	4b89      	ldr	r3, [pc, #548]	; (8002cd0 <Trajec+0x308>)
 8002aac:	f7fd fe7a 	bl	80007a4 <__aeabi_ddiv>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	460b      	mov	r3, r1
 8002ab4:	4610      	mov	r0, r2
 8002ab6:	4619      	mov	r1, r3
 8002ab8:	f7fe f842 	bl	8000b40 <__aeabi_d2f>
 8002abc:	4603      	mov	r3, r0
 8002abe:	4a8a      	ldr	r2, [pc, #552]	; (8002ce8 <Trajec+0x320>)
 8002ac0:	6013      	str	r3, [r2, #0]

	if (Qf - Qi > 3.14159265)
 8002ac2:	4b89      	ldr	r3, [pc, #548]	; (8002ce8 <Trajec+0x320>)
 8002ac4:	ed93 7a00 	vldr	s14, [r3]
 8002ac8:	4b85      	ldr	r3, [pc, #532]	; (8002ce0 <Trajec+0x318>)
 8002aca:	edd3 7a00 	vldr	s15, [r3]
 8002ace:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ad2:	ee17 0a90 	vmov	r0, s15
 8002ad6:	f7fd fce3 	bl	80004a0 <__aeabi_f2d>
 8002ada:	a371      	add	r3, pc, #452	; (adr r3, 8002ca0 <Trajec+0x2d8>)
 8002adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ae0:	f7fd ffc6 	bl	8000a70 <__aeabi_dcmpgt>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d012      	beq.n	8002b10 <Trajec+0x148>
	{
		Qi += 2*3.14159265;
 8002aea:	4b7d      	ldr	r3, [pc, #500]	; (8002ce0 <Trajec+0x318>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4618      	mov	r0, r3
 8002af0:	f7fd fcd6 	bl	80004a0 <__aeabi_f2d>
 8002af4:	a36c      	add	r3, pc, #432	; (adr r3, 8002ca8 <Trajec+0x2e0>)
 8002af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002afa:	f7fd fb73 	bl	80001e4 <__adddf3>
 8002afe:	4602      	mov	r2, r0
 8002b00:	460b      	mov	r3, r1
 8002b02:	4610      	mov	r0, r2
 8002b04:	4619      	mov	r1, r3
 8002b06:	f7fe f81b 	bl	8000b40 <__aeabi_d2f>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	4a74      	ldr	r2, [pc, #464]	; (8002ce0 <Trajec+0x318>)
 8002b0e:	6013      	str	r3, [r2, #0]
	}
	if (Qf - Qi < -3.14159265)
 8002b10:	4b75      	ldr	r3, [pc, #468]	; (8002ce8 <Trajec+0x320>)
 8002b12:	ed93 7a00 	vldr	s14, [r3]
 8002b16:	4b72      	ldr	r3, [pc, #456]	; (8002ce0 <Trajec+0x318>)
 8002b18:	edd3 7a00 	vldr	s15, [r3]
 8002b1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b20:	ee17 0a90 	vmov	r0, s15
 8002b24:	f7fd fcbc 	bl	80004a0 <__aeabi_f2d>
 8002b28:	a361      	add	r3, pc, #388	; (adr r3, 8002cb0 <Trajec+0x2e8>)
 8002b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b2e:	f7fd ff81 	bl	8000a34 <__aeabi_dcmplt>
 8002b32:	4603      	mov	r3, r0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d012      	beq.n	8002b5e <Trajec+0x196>
	{
		Qf += 2*3.14159265;
 8002b38:	4b6b      	ldr	r3, [pc, #428]	; (8002ce8 <Trajec+0x320>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f7fd fcaf 	bl	80004a0 <__aeabi_f2d>
 8002b42:	a359      	add	r3, pc, #356	; (adr r3, 8002ca8 <Trajec+0x2e0>)
 8002b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b48:	f7fd fb4c 	bl	80001e4 <__adddf3>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	460b      	mov	r3, r1
 8002b50:	4610      	mov	r0, r2
 8002b52:	4619      	mov	r1, r3
 8002b54:	f7fd fff4 	bl	8000b40 <__aeabi_d2f>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	4a63      	ldr	r2, [pc, #396]	; (8002ce8 <Trajec+0x320>)
 8002b5c:	6013      	str	r3, [r2, #0]
	}
	TA1= (40.0 * sqrt(3.0))*(Qf - Qi);
 8002b5e:	4b62      	ldr	r3, [pc, #392]	; (8002ce8 <Trajec+0x320>)
 8002b60:	ed93 7a00 	vldr	s14, [r3]
 8002b64:	4b5e      	ldr	r3, [pc, #376]	; (8002ce0 <Trajec+0x318>)
 8002b66:	edd3 7a00 	vldr	s15, [r3]
 8002b6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b6e:	ee17 0a90 	vmov	r0, s15
 8002b72:	f7fd fc95 	bl	80004a0 <__aeabi_f2d>
 8002b76:	a350      	add	r3, pc, #320	; (adr r3, 8002cb8 <Trajec+0x2f0>)
 8002b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b7c:	f7fd fce8 	bl	8000550 <__aeabi_dmul>
 8002b80:	4602      	mov	r2, r0
 8002b82:	460b      	mov	r3, r1
 8002b84:	4610      	mov	r0, r2
 8002b86:	4619      	mov	r1, r3
 8002b88:	f7fd ffda 	bl	8000b40 <__aeabi_d2f>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	4a57      	ldr	r2, [pc, #348]	; (8002cec <Trajec+0x324>)
 8002b90:	6013      	str	r3, [r2, #0]
	TA2 = TA1/(3.0*Amax) ;
 8002b92:	4b56      	ldr	r3, [pc, #344]	; (8002cec <Trajec+0x324>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4618      	mov	r0, r3
 8002b98:	f7fd fc82 	bl	80004a0 <__aeabi_f2d>
 8002b9c:	4680      	mov	r8, r0
 8002b9e:	4689      	mov	r9, r1
 8002ba0:	69b8      	ldr	r0, [r7, #24]
 8002ba2:	f7fd fc7d 	bl	80004a0 <__aeabi_f2d>
 8002ba6:	f04f 0200 	mov.w	r2, #0
 8002baa:	4b51      	ldr	r3, [pc, #324]	; (8002cf0 <Trajec+0x328>)
 8002bac:	f7fd fcd0 	bl	8000550 <__aeabi_dmul>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	460b      	mov	r3, r1
 8002bb4:	4640      	mov	r0, r8
 8002bb6:	4649      	mov	r1, r9
 8002bb8:	f7fd fdf4 	bl	80007a4 <__aeabi_ddiv>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	460b      	mov	r3, r1
 8002bc0:	4610      	mov	r0, r2
 8002bc2:	4619      	mov	r1, r3
 8002bc4:	f7fd ffbc 	bl	8000b40 <__aeabi_d2f>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	4a4a      	ldr	r2, [pc, #296]	; (8002cf4 <Trajec+0x32c>)
 8002bcc:	6013      	str	r3, [r2, #0]
	if (TA2 >= 0)
 8002bce:	4b49      	ldr	r3, [pc, #292]	; (8002cf4 <Trajec+0x32c>)
 8002bd0:	edd3 7a00 	vldr	s15, [r3]
 8002bd4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002bd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bdc:	db04      	blt.n	8002be8 <Trajec+0x220>
	{
		TA3 = TA2;
 8002bde:	4b45      	ldr	r3, [pc, #276]	; (8002cf4 <Trajec+0x32c>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a45      	ldr	r2, [pc, #276]	; (8002cf8 <Trajec+0x330>)
 8002be4:	6013      	str	r3, [r2, #0]
 8002be6:	e00c      	b.n	8002c02 <Trajec+0x23a>
	}
	else
	{
		TA3 = TA2 - (2*TA2);
 8002be8:	4b42      	ldr	r3, [pc, #264]	; (8002cf4 <Trajec+0x32c>)
 8002bea:	ed93 7a00 	vldr	s14, [r3]
 8002bee:	4b41      	ldr	r3, [pc, #260]	; (8002cf4 <Trajec+0x32c>)
 8002bf0:	edd3 7a00 	vldr	s15, [r3]
 8002bf4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002bf8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bfc:	4b3e      	ldr	r3, [pc, #248]	; (8002cf8 <Trajec+0x330>)
 8002bfe:	edc3 7a00 	vstr	s15, [r3]
	}
	TA = sqrt(TA3) / 2.0 ;
 8002c02:	4b3d      	ldr	r3, [pc, #244]	; (8002cf8 <Trajec+0x330>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4618      	mov	r0, r3
 8002c08:	f7fd fc4a 	bl	80004a0 <__aeabi_f2d>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	460b      	mov	r3, r1
 8002c10:	ec43 2b10 	vmov	d0, r2, r3
 8002c14:	f005 fb1a 	bl	800824c <sqrt>
 8002c18:	ec51 0b10 	vmov	r0, r1, d0
 8002c1c:	f04f 0200 	mov.w	r2, #0
 8002c20:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002c24:	f7fd fdbe 	bl	80007a4 <__aeabi_ddiv>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	460b      	mov	r3, r1
 8002c2c:	4610      	mov	r0, r2
 8002c2e:	4619      	mov	r1, r3
 8002c30:	f7fd ff86 	bl	8000b40 <__aeabi_d2f>
 8002c34:	4603      	mov	r3, r0
 8002c36:	4a31      	ldr	r2, [pc, #196]	; (8002cfc <Trajec+0x334>)
 8002c38:	6013      	str	r3, [r2, #0]

	TV1 = (15*Qf - 15*Qi)/(8*Vmax);
 8002c3a:	4b2b      	ldr	r3, [pc, #172]	; (8002ce8 <Trajec+0x320>)
 8002c3c:	edd3 7a00 	vldr	s15, [r3]
 8002c40:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8002c44:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002c48:	4b25      	ldr	r3, [pc, #148]	; (8002ce0 <Trajec+0x318>)
 8002c4a:	edd3 7a00 	vldr	s15, [r3]
 8002c4e:	eef2 6a0e 	vmov.f32	s13, #46	; 0x41700000  15.0
 8002c52:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002c56:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002c5a:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c5e:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8002c62:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002c66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c6a:	4b25      	ldr	r3, [pc, #148]	; (8002d00 <Trajec+0x338>)
 8002c6c:	edc3 7a00 	vstr	s15, [r3]
	if (TV1 >= 0)
 8002c70:	4b23      	ldr	r3, [pc, #140]	; (8002d00 <Trajec+0x338>)
 8002c72:	edd3 7a00 	vldr	s15, [r3]
 8002c76:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c7e:	db43      	blt.n	8002d08 <Trajec+0x340>
	{
		TV = TV1;
 8002c80:	4b1f      	ldr	r3, [pc, #124]	; (8002d00 <Trajec+0x338>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a1f      	ldr	r2, [pc, #124]	; (8002d04 <Trajec+0x33c>)
 8002c86:	6013      	str	r3, [r2, #0]
 8002c88:	e04b      	b.n	8002d22 <Trajec+0x35a>
 8002c8a:	bf00      	nop
 8002c8c:	f3af 8000 	nop.w
 8002c90:	0f3cb3e5 	.word	0x0f3cb3e5
 8002c94:	3fbaceee 	.word	0x3fbaceee
 8002c98:	f01b866e 	.word	0xf01b866e
 8002c9c:	400921f9 	.word	0x400921f9
 8002ca0:	53c8d4f1 	.word	0x53c8d4f1
 8002ca4:	400921fb 	.word	0x400921fb
 8002ca8:	53c8d4f1 	.word	0x53c8d4f1
 8002cac:	401921fb 	.word	0x401921fb
 8002cb0:	53c8d4f1 	.word	0x53c8d4f1
 8002cb4:	c00921fb 	.word	0xc00921fb
 8002cb8:	d1372fea 	.word	0xd1372fea
 8002cbc:	4051520c 	.word	0x4051520c
 8002cc0:	20000014 	.word	0x20000014
 8002cc4:	20000451 	.word	0x20000451
 8002cc8:	2000044c 	.word	0x2000044c
 8002ccc:	200004f4 	.word	0x200004f4
 8002cd0:	40668000 	.word	0x40668000
 8002cd4:	20000460 	.word	0x20000460
 8002cd8:	49742400 	.word	0x49742400
 8002cdc:	20000478 	.word	0x20000478
 8002ce0:	20000464 	.word	0x20000464
 8002ce4:	20000010 	.word	0x20000010
 8002ce8:	20000468 	.word	0x20000468
 8002cec:	2000047c 	.word	0x2000047c
 8002cf0:	40080000 	.word	0x40080000
 8002cf4:	20000480 	.word	0x20000480
 8002cf8:	20000484 	.word	0x20000484
 8002cfc:	2000046c 	.word	0x2000046c
 8002d00:	20000488 	.word	0x20000488
 8002d04:	20000470 	.word	0x20000470
	}
	else
	{
		TV = TV1 - (2*TV1);
 8002d08:	4bd6      	ldr	r3, [pc, #856]	; (8003064 <Trajec+0x69c>)
 8002d0a:	ed93 7a00 	vldr	s14, [r3]
 8002d0e:	4bd5      	ldr	r3, [pc, #852]	; (8003064 <Trajec+0x69c>)
 8002d10:	edd3 7a00 	vldr	s15, [r3]
 8002d14:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002d18:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d1c:	4bd2      	ldr	r3, [pc, #840]	; (8003068 <Trajec+0x6a0>)
 8002d1e:	edc3 7a00 	vstr	s15, [r3]
	}

	if (TV > TA)
 8002d22:	4bd1      	ldr	r3, [pc, #836]	; (8003068 <Trajec+0x6a0>)
 8002d24:	ed93 7a00 	vldr	s14, [r3]
 8002d28:	4bd0      	ldr	r3, [pc, #832]	; (800306c <Trajec+0x6a4>)
 8002d2a:	edd3 7a00 	vldr	s15, [r3]
 8002d2e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d36:	dd03      	ble.n	8002d40 <Trajec+0x378>
	{
		T = TV ;
 8002d38:	4bcb      	ldr	r3, [pc, #812]	; (8003068 <Trajec+0x6a0>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4acc      	ldr	r2, [pc, #816]	; (8003070 <Trajec+0x6a8>)
 8002d3e:	6013      	str	r3, [r2, #0]
	}
	if (TV <= TA)
 8002d40:	4bc9      	ldr	r3, [pc, #804]	; (8003068 <Trajec+0x6a0>)
 8002d42:	ed93 7a00 	vldr	s14, [r3]
 8002d46:	4bc9      	ldr	r3, [pc, #804]	; (800306c <Trajec+0x6a4>)
 8002d48:	edd3 7a00 	vldr	s15, [r3]
 8002d4c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d54:	d803      	bhi.n	8002d5e <Trajec+0x396>
	{
		T = TA ;
 8002d56:	4bc5      	ldr	r3, [pc, #788]	; (800306c <Trajec+0x6a4>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4ac5      	ldr	r2, [pc, #788]	; (8003070 <Trajec+0x6a8>)
 8002d5c:	6013      	str	r3, [r2, #0]
	}
	float a0 = Qi ;
 8002d5e:	4bc5      	ldr	r3, [pc, #788]	; (8003074 <Trajec+0x6ac>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	617b      	str	r3, [r7, #20]
	float a1 = 0 ;
 8002d64:	f04f 0300 	mov.w	r3, #0
 8002d68:	613b      	str	r3, [r7, #16]
	float a2 = 0 ;
 8002d6a:	f04f 0300 	mov.w	r3, #0
 8002d6e:	60fb      	str	r3, [r7, #12]
	float a3 = (1 / (2 * (T*T*T))) * (20 * (Qf-Qi)) ;
 8002d70:	4bbf      	ldr	r3, [pc, #764]	; (8003070 <Trajec+0x6a8>)
 8002d72:	ed93 7a00 	vldr	s14, [r3]
 8002d76:	4bbe      	ldr	r3, [pc, #760]	; (8003070 <Trajec+0x6a8>)
 8002d78:	edd3 7a00 	vldr	s15, [r3]
 8002d7c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d80:	4bbb      	ldr	r3, [pc, #748]	; (8003070 <Trajec+0x6a8>)
 8002d82:	edd3 7a00 	vldr	s15, [r3]
 8002d86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d8a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002d8e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002d92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002d96:	4bb8      	ldr	r3, [pc, #736]	; (8003078 <Trajec+0x6b0>)
 8002d98:	edd3 6a00 	vldr	s13, [r3]
 8002d9c:	4bb5      	ldr	r3, [pc, #724]	; (8003074 <Trajec+0x6ac>)
 8002d9e:	edd3 7a00 	vldr	s15, [r3]
 8002da2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002da6:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8002daa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002dae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002db2:	edc7 7a02 	vstr	s15, [r7, #8]
	float a4 = (1 / (2 * (T*T*T*T))) * (30 * (Qi-Qf)) ;
 8002db6:	4bae      	ldr	r3, [pc, #696]	; (8003070 <Trajec+0x6a8>)
 8002db8:	ed93 7a00 	vldr	s14, [r3]
 8002dbc:	4bac      	ldr	r3, [pc, #688]	; (8003070 <Trajec+0x6a8>)
 8002dbe:	edd3 7a00 	vldr	s15, [r3]
 8002dc2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002dc6:	4baa      	ldr	r3, [pc, #680]	; (8003070 <Trajec+0x6a8>)
 8002dc8:	edd3 7a00 	vldr	s15, [r3]
 8002dcc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002dd0:	4ba7      	ldr	r3, [pc, #668]	; (8003070 <Trajec+0x6a8>)
 8002dd2:	edd3 7a00 	vldr	s15, [r3]
 8002dd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dda:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002dde:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002de2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002de6:	4ba3      	ldr	r3, [pc, #652]	; (8003074 <Trajec+0x6ac>)
 8002de8:	edd3 6a00 	vldr	s13, [r3]
 8002dec:	4ba2      	ldr	r3, [pc, #648]	; (8003078 <Trajec+0x6b0>)
 8002dee:	edd3 7a00 	vldr	s15, [r3]
 8002df2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002df6:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 8002dfa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002dfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e02:	edc7 7a01 	vstr	s15, [r7, #4]
	float a5 = (1 / (2 * (T*T*T*T*T))) * (12 * (Qf-Qi)) ;
 8002e06:	4b9a      	ldr	r3, [pc, #616]	; (8003070 <Trajec+0x6a8>)
 8002e08:	ed93 7a00 	vldr	s14, [r3]
 8002e0c:	4b98      	ldr	r3, [pc, #608]	; (8003070 <Trajec+0x6a8>)
 8002e0e:	edd3 7a00 	vldr	s15, [r3]
 8002e12:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e16:	4b96      	ldr	r3, [pc, #600]	; (8003070 <Trajec+0x6a8>)
 8002e18:	edd3 7a00 	vldr	s15, [r3]
 8002e1c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e20:	4b93      	ldr	r3, [pc, #588]	; (8003070 <Trajec+0x6a8>)
 8002e22:	edd3 7a00 	vldr	s15, [r3]
 8002e26:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e2a:	4b91      	ldr	r3, [pc, #580]	; (8003070 <Trajec+0x6a8>)
 8002e2c:	edd3 7a00 	vldr	s15, [r3]
 8002e30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e34:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002e38:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002e3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e40:	4b8d      	ldr	r3, [pc, #564]	; (8003078 <Trajec+0x6b0>)
 8002e42:	edd3 6a00 	vldr	s13, [r3]
 8002e46:	4b8b      	ldr	r3, [pc, #556]	; (8003074 <Trajec+0x6ac>)
 8002e48:	edd3 7a00 	vldr	s15, [r3]
 8002e4c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002e50:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 8002e54:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002e58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e5c:	edc7 7a00 	vstr	s15, [r7]

	if (micros() - StartTime < T*1000000)
 8002e60:	f000 fb9c 	bl	800359c <micros>
 8002e64:	4602      	mov	r2, r0
 8002e66:	460b      	mov	r3, r1
 8002e68:	4610      	mov	r0, r2
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	f7fd ff80 	bl	8000d70 <__aeabi_ul2f>
 8002e70:	ee07 0a10 	vmov	s14, r0
 8002e74:	4b81      	ldr	r3, [pc, #516]	; (800307c <Trajec+0x6b4>)
 8002e76:	edd3 7a00 	vldr	s15, [r3]
 8002e7a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e7e:	4b7c      	ldr	r3, [pc, #496]	; (8003070 <Trajec+0x6a8>)
 8002e80:	edd3 7a00 	vldr	s15, [r3]
 8002e84:	eddf 6a7e 	vldr	s13, [pc, #504]	; 8003080 <Trajec+0x6b8>
 8002e88:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002e8c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e94:	f140 8156 	bpl.w	8003144 <Trajec+0x77c>
	{
		if (micros() - Trajtimestamp > 1500)
 8002e98:	f000 fb80 	bl	800359c <micros>
 8002e9c:	4b79      	ldr	r3, [pc, #484]	; (8003084 <Trajec+0x6bc>)
 8002e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ea2:	1a84      	subs	r4, r0, r2
 8002ea4:	eb61 0503 	sbc.w	r5, r1, r3
 8002ea8:	f240 53dd 	movw	r3, #1501	; 0x5dd
 8002eac:	429c      	cmp	r4, r3
 8002eae:	f175 0300 	sbcs.w	r3, r5, #0
 8002eb2:	f0c0 8147 	bcc.w	8003144 <Trajec+0x77c>
		{
			position = a0 + a1*tau + a2*tau*tau + a3*tau*tau*tau + a4*tau*tau*tau*tau + a5*tau*tau*tau*tau*tau; //rad
 8002eb6:	4b74      	ldr	r3, [pc, #464]	; (8003088 <Trajec+0x6c0>)
 8002eb8:	ed93 7a00 	vldr	s14, [r3]
 8002ebc:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ec0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ec4:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ec8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ecc:	4b6e      	ldr	r3, [pc, #440]	; (8003088 <Trajec+0x6c0>)
 8002ece:	edd3 6a00 	vldr	s13, [r3]
 8002ed2:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ed6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002eda:	4b6b      	ldr	r3, [pc, #428]	; (8003088 <Trajec+0x6c0>)
 8002edc:	edd3 7a00 	vldr	s15, [r3]
 8002ee0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ee4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ee8:	4b67      	ldr	r3, [pc, #412]	; (8003088 <Trajec+0x6c0>)
 8002eea:	edd3 6a00 	vldr	s13, [r3]
 8002eee:	edd7 7a02 	vldr	s15, [r7, #8]
 8002ef2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002ef6:	4b64      	ldr	r3, [pc, #400]	; (8003088 <Trajec+0x6c0>)
 8002ef8:	edd3 7a00 	vldr	s15, [r3]
 8002efc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f00:	4b61      	ldr	r3, [pc, #388]	; (8003088 <Trajec+0x6c0>)
 8002f02:	edd3 7a00 	vldr	s15, [r3]
 8002f06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f0a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f0e:	4b5e      	ldr	r3, [pc, #376]	; (8003088 <Trajec+0x6c0>)
 8002f10:	edd3 6a00 	vldr	s13, [r3]
 8002f14:	edd7 7a01 	vldr	s15, [r7, #4]
 8002f18:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f1c:	4b5a      	ldr	r3, [pc, #360]	; (8003088 <Trajec+0x6c0>)
 8002f1e:	edd3 7a00 	vldr	s15, [r3]
 8002f22:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f26:	4b58      	ldr	r3, [pc, #352]	; (8003088 <Trajec+0x6c0>)
 8002f28:	edd3 7a00 	vldr	s15, [r3]
 8002f2c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f30:	4b55      	ldr	r3, [pc, #340]	; (8003088 <Trajec+0x6c0>)
 8002f32:	edd3 7a00 	vldr	s15, [r3]
 8002f36:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f3a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f3e:	4b52      	ldr	r3, [pc, #328]	; (8003088 <Trajec+0x6c0>)
 8002f40:	edd3 6a00 	vldr	s13, [r3]
 8002f44:	edd7 7a00 	vldr	s15, [r7]
 8002f48:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f4c:	4b4e      	ldr	r3, [pc, #312]	; (8003088 <Trajec+0x6c0>)
 8002f4e:	edd3 7a00 	vldr	s15, [r3]
 8002f52:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f56:	4b4c      	ldr	r3, [pc, #304]	; (8003088 <Trajec+0x6c0>)
 8002f58:	edd3 7a00 	vldr	s15, [r3]
 8002f5c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f60:	4b49      	ldr	r3, [pc, #292]	; (8003088 <Trajec+0x6c0>)
 8002f62:	edd3 7a00 	vldr	s15, [r3]
 8002f66:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f6a:	4b47      	ldr	r3, [pc, #284]	; (8003088 <Trajec+0x6c0>)
 8002f6c:	edd3 7a00 	vldr	s15, [r3]
 8002f70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f78:	4b44      	ldr	r3, [pc, #272]	; (800308c <Trajec+0x6c4>)
 8002f7a:	edc3 7a00 	vstr	s15, [r3]
			velocity = a1 + 2*a2*tau + 3*a3*tau*tau + 4*a4*tau*tau*tau + 5*a5*tau*tau*tau*tau; //rad/s
 8002f7e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f82:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002f86:	4b40      	ldr	r3, [pc, #256]	; (8003088 <Trajec+0x6c0>)
 8002f88:	edd3 7a00 	vldr	s15, [r3]
 8002f8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f90:	edd7 7a04 	vldr	s15, [r7, #16]
 8002f94:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f98:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f9c:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8002fa0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002fa4:	4b38      	ldr	r3, [pc, #224]	; (8003088 <Trajec+0x6c0>)
 8002fa6:	edd3 7a00 	vldr	s15, [r3]
 8002faa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002fae:	4b36      	ldr	r3, [pc, #216]	; (8003088 <Trajec+0x6c0>)
 8002fb0:	edd3 7a00 	vldr	s15, [r3]
 8002fb4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fb8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fbc:	edd7 7a01 	vldr	s15, [r7, #4]
 8002fc0:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8002fc4:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002fc8:	4b2f      	ldr	r3, [pc, #188]	; (8003088 <Trajec+0x6c0>)
 8002fca:	edd3 7a00 	vldr	s15, [r3]
 8002fce:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002fd2:	4b2d      	ldr	r3, [pc, #180]	; (8003088 <Trajec+0x6c0>)
 8002fd4:	edd3 7a00 	vldr	s15, [r3]
 8002fd8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002fdc:	4b2a      	ldr	r3, [pc, #168]	; (8003088 <Trajec+0x6c0>)
 8002fde:	edd3 7a00 	vldr	s15, [r3]
 8002fe2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fe6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fea:	edd7 7a00 	vldr	s15, [r7]
 8002fee:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8002ff2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002ff6:	4b24      	ldr	r3, [pc, #144]	; (8003088 <Trajec+0x6c0>)
 8002ff8:	edd3 7a00 	vldr	s15, [r3]
 8002ffc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003000:	4b21      	ldr	r3, [pc, #132]	; (8003088 <Trajec+0x6c0>)
 8003002:	edd3 7a00 	vldr	s15, [r3]
 8003006:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800300a:	4b1f      	ldr	r3, [pc, #124]	; (8003088 <Trajec+0x6c0>)
 800300c:	edd3 7a00 	vldr	s15, [r3]
 8003010:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003014:	4b1c      	ldr	r3, [pc, #112]	; (8003088 <Trajec+0x6c0>)
 8003016:	edd3 7a00 	vldr	s15, [r3]
 800301a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800301e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003022:	4b1b      	ldr	r3, [pc, #108]	; (8003090 <Trajec+0x6c8>)
 8003024:	edc3 7a00 	vstr	s15, [r3]
			acceleration = 2*a2 + 6*a3*tau + 12*a4*tau*tau + 20*a5*tau*tau*tau; //rad per secsquare
 8003028:	edd7 7a03 	vldr	s15, [r7, #12]
 800302c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003030:	edd7 7a02 	vldr	s15, [r7, #8]
 8003034:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8003038:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800303c:	4b12      	ldr	r3, [pc, #72]	; (8003088 <Trajec+0x6c0>)
 800303e:	edd3 7a00 	vldr	s15, [r3]
 8003042:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003046:	ee37 7a27 	vadd.f32	s14, s14, s15
 800304a:	edd7 7a01 	vldr	s15, [r7, #4]
 800304e:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 8003052:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8003056:	4b0c      	ldr	r3, [pc, #48]	; (8003088 <Trajec+0x6c0>)
 8003058:	edd3 7a00 	vldr	s15, [r3]
 800305c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003060:	e018      	b.n	8003094 <Trajec+0x6cc>
 8003062:	bf00      	nop
 8003064:	20000488 	.word	0x20000488
 8003068:	20000470 	.word	0x20000470
 800306c:	2000046c 	.word	0x2000046c
 8003070:	20000474 	.word	0x20000474
 8003074:	20000464 	.word	0x20000464
 8003078:	20000468 	.word	0x20000468
 800307c:	2000044c 	.word	0x2000044c
 8003080:	49742400 	.word	0x49742400
 8003084:	20000490 	.word	0x20000490
 8003088:	20000478 	.word	0x20000478
 800308c:	20000458 	.word	0x20000458
 8003090:	20000454 	.word	0x20000454
 8003094:	4b44      	ldr	r3, [pc, #272]	; (80031a8 <Trajec+0x7e0>)
 8003096:	edd3 7a00 	vldr	s15, [r3]
 800309a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800309e:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030a2:	edd7 7a00 	vldr	s15, [r7]
 80030a6:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 80030aa:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80030ae:	4b3e      	ldr	r3, [pc, #248]	; (80031a8 <Trajec+0x7e0>)
 80030b0:	edd3 7a00 	vldr	s15, [r3]
 80030b4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80030b8:	4b3b      	ldr	r3, [pc, #236]	; (80031a8 <Trajec+0x7e0>)
 80030ba:	edd3 7a00 	vldr	s15, [r3]
 80030be:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80030c2:	4b39      	ldr	r3, [pc, #228]	; (80031a8 <Trajec+0x7e0>)
 80030c4:	edd3 7a00 	vldr	s15, [r3]
 80030c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030d0:	4b36      	ldr	r3, [pc, #216]	; (80031ac <Trajec+0x7e4>)
 80030d2:	edc3 7a00 	vstr	s15, [r3]

			position = position * 180 / 3.1415 ; //degree
 80030d6:	4b36      	ldr	r3, [pc, #216]	; (80031b0 <Trajec+0x7e8>)
 80030d8:	edd3 7a00 	vldr	s15, [r3]
 80030dc:	ed9f 7a35 	vldr	s14, [pc, #212]	; 80031b4 <Trajec+0x7ec>
 80030e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030e4:	ee17 0a90 	vmov	r0, s15
 80030e8:	f7fd f9da 	bl	80004a0 <__aeabi_f2d>
 80030ec:	a32a      	add	r3, pc, #168	; (adr r3, 8003198 <Trajec+0x7d0>)
 80030ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030f2:	f7fd fb57 	bl	80007a4 <__aeabi_ddiv>
 80030f6:	4602      	mov	r2, r0
 80030f8:	460b      	mov	r3, r1
 80030fa:	4610      	mov	r0, r2
 80030fc:	4619      	mov	r1, r3
 80030fe:	f7fd fd1f 	bl	8000b40 <__aeabi_d2f>
 8003102:	4603      	mov	r3, r0
 8003104:	4a2a      	ldr	r2, [pc, #168]	; (80031b0 <Trajec+0x7e8>)
 8003106:	6013      	str	r3, [r2, #0]
			velocity = velocity * 9.549297; //rpm
 8003108:	4b2b      	ldr	r3, [pc, #172]	; (80031b8 <Trajec+0x7f0>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4618      	mov	r0, r3
 800310e:	f7fd f9c7 	bl	80004a0 <__aeabi_f2d>
 8003112:	a323      	add	r3, pc, #140	; (adr r3, 80031a0 <Trajec+0x7d8>)
 8003114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003118:	f7fd fa1a 	bl	8000550 <__aeabi_dmul>
 800311c:	4602      	mov	r2, r0
 800311e:	460b      	mov	r3, r1
 8003120:	4610      	mov	r0, r2
 8003122:	4619      	mov	r1, r3
 8003124:	f7fd fd0c 	bl	8000b40 <__aeabi_d2f>
 8003128:	4603      	mov	r3, r0
 800312a:	4a23      	ldr	r2, [pc, #140]	; (80031b8 <Trajec+0x7f0>)
 800312c:	6013      	str	r3, [r2, #0]
			Trajtimestamp = micros() ;
 800312e:	f000 fa35 	bl	800359c <micros>
 8003132:	4602      	mov	r2, r0
 8003134:	460b      	mov	r3, r1
 8003136:	4921      	ldr	r1, [pc, #132]	; (80031bc <Trajec+0x7f4>)
 8003138:	e9c1 2300 	strd	r2, r3, [r1]
			request = velocity ;
 800313c:	4b1e      	ldr	r3, [pc, #120]	; (80031b8 <Trajec+0x7f0>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a1f      	ldr	r2, [pc, #124]	; (80031c0 <Trajec+0x7f8>)
 8003142:	6013      	str	r3, [r2, #0]
		}
	}
	if (micros() - StartTime > (T*1000000)+500000)
 8003144:	f000 fa2a 	bl	800359c <micros>
 8003148:	4602      	mov	r2, r0
 800314a:	460b      	mov	r3, r1
 800314c:	4610      	mov	r0, r2
 800314e:	4619      	mov	r1, r3
 8003150:	f7fd fe0e 	bl	8000d70 <__aeabi_ul2f>
 8003154:	ee07 0a10 	vmov	s14, r0
 8003158:	4b1a      	ldr	r3, [pc, #104]	; (80031c4 <Trajec+0x7fc>)
 800315a:	edd3 7a00 	vldr	s15, [r3]
 800315e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003162:	4b19      	ldr	r3, [pc, #100]	; (80031c8 <Trajec+0x800>)
 8003164:	edd3 7a00 	vldr	s15, [r3]
 8003168:	eddf 6a18 	vldr	s13, [pc, #96]	; 80031cc <Trajec+0x804>
 800316c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003170:	eddf 6a17 	vldr	s13, [pc, #92]	; 80031d0 <Trajec+0x808>
 8003174:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003178:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800317c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003180:	dc00      	bgt.n	8003184 <Trajec+0x7bc>
	{
		FinishedTraj = 1;
	}

}
 8003182:	e002      	b.n	800318a <Trajec+0x7c2>
		FinishedTraj = 1;
 8003184:	4b13      	ldr	r3, [pc, #76]	; (80031d4 <Trajec+0x80c>)
 8003186:	2201      	movs	r2, #1
 8003188:	701a      	strb	r2, [r3, #0]
}
 800318a:	bf00      	nop
 800318c:	3720      	adds	r7, #32
 800318e:	46bd      	mov	sp, r7
 8003190:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003194:	f3af 8000 	nop.w
 8003198:	c083126f 	.word	0xc083126f
 800319c:	400921ca 	.word	0x400921ca
 80031a0:	74d594f2 	.word	0x74d594f2
 80031a4:	4023193d 	.word	0x4023193d
 80031a8:	20000478 	.word	0x20000478
 80031ac:	2000045c 	.word	0x2000045c
 80031b0:	20000458 	.word	0x20000458
 80031b4:	43340000 	.word	0x43340000
 80031b8:	20000454 	.word	0x20000454
 80031bc:	20000490 	.word	0x20000490
 80031c0:	200004dc 	.word	0x200004dc
 80031c4:	2000044c 	.word	0x2000044c
 80031c8:	20000474 	.word	0x20000474
 80031cc:	49742400 	.word	0x49742400
 80031d0:	48f42400 	.word	0x48f42400
 80031d4:	2000049c 	.word	0x2000049c

080031d8 <PIDinit>:

void PIDinit()
{
 80031d8:	b480      	push	{r7}
 80031da:	af00      	add	r7, sp, #0
	preErr1 = 0 ;
 80031dc:	4b17      	ldr	r3, [pc, #92]	; (800323c <PIDinit+0x64>)
 80031de:	f04f 0200 	mov.w	r2, #0
 80031e2:	601a      	str	r2, [r3, #0]
	preErr2 = 0 ;
 80031e4:	4b16      	ldr	r3, [pc, #88]	; (8003240 <PIDinit+0x68>)
 80031e6:	f04f 0200 	mov.w	r2, #0
 80031ea:	601a      	str	r2, [r3, #0]
	PreviousPWM = 0 ;
 80031ec:	4b15      	ldr	r3, [pc, #84]	; (8003244 <PIDinit+0x6c>)
 80031ee:	f04f 0200 	mov.w	r2, #0
 80031f2:	601a      	str	r2, [r3, #0]
	PWMPercent = 0 ;
 80031f4:	4b14      	ldr	r3, [pc, #80]	; (8003248 <PIDinit+0x70>)
 80031f6:	2200      	movs	r2, #0
 80031f8:	801a      	strh	r2, [r3, #0]
	Propotional = 0 ;
 80031fa:	4b14      	ldr	r3, [pc, #80]	; (800324c <PIDinit+0x74>)
 80031fc:	f04f 0200 	mov.w	r2, #0
 8003200:	601a      	str	r2, [r3, #0]
	Integrator = 0 ;
 8003202:	4b13      	ldr	r3, [pc, #76]	; (8003250 <PIDinit+0x78>)
 8003204:	f04f 0200 	mov.w	r2, #0
 8003208:	601a      	str	r2, [r3, #0]
	Differentiator = 0 ;
 800320a:	4b12      	ldr	r3, [pc, #72]	; (8003254 <PIDinit+0x7c>)
 800320c:	f04f 0200 	mov.w	r2, #0
 8003210:	601a      	str	r2, [r3, #0]
	P = 0 ;
 8003212:	4b11      	ldr	r3, [pc, #68]	; (8003258 <PIDinit+0x80>)
 8003214:	f04f 0200 	mov.w	r2, #0
 8003218:	601a      	str	r2, [r3, #0]
	I = 0 ;
 800321a:	4b10      	ldr	r3, [pc, #64]	; (800325c <PIDinit+0x84>)
 800321c:	f04f 0200 	mov.w	r2, #0
 8003220:	601a      	str	r2, [r3, #0]
	D = 0 ;
 8003222:	4b0f      	ldr	r3, [pc, #60]	; (8003260 <PIDinit+0x88>)
 8003224:	f04f 0200 	mov.w	r2, #0
 8003228:	601a      	str	r2, [r3, #0]
	Tau = 0 ;
 800322a:	4b0e      	ldr	r3, [pc, #56]	; (8003264 <PIDinit+0x8c>)
 800322c:	f04f 0200 	mov.w	r2, #0
 8003230:	601a      	str	r2, [r3, #0]
}
 8003232:	bf00      	nop
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr
 800323c:	20000424 	.word	0x20000424
 8003240:	20000428 	.word	0x20000428
 8003244:	20000420 	.word	0x20000420
 8003248:	200004e0 	.word	0x200004e0
 800324c:	2000042c 	.word	0x2000042c
 8003250:	20000430 	.word	0x20000430
 8003254:	20000434 	.word	0x20000434
 8003258:	20000440 	.word	0x20000440
 800325c:	20000444 	.word	0x20000444
 8003260:	20000448 	.word	0x20000448
 8003264:	20000438 	.word	0x20000438

08003268 <PID>:

void PID()
{
 8003268:	b480      	push	{r7}
 800326a:	b085      	sub	sp, #20
 800326c:	af00      	add	r7, sp, #0
	float req,Vel ;
	if (request < 0)
 800326e:	4b4e      	ldr	r3, [pc, #312]	; (80033a8 <PID+0x140>)
 8003270:	edd3 7a00 	vldr	s15, [r3]
 8003274:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003278:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800327c:	d510      	bpl.n	80032a0 <PID+0x38>
	{
		req = - request ;
 800327e:	4b4a      	ldr	r3, [pc, #296]	; (80033a8 <PID+0x140>)
 8003280:	edd3 7a00 	vldr	s15, [r3]
 8003284:	eef1 7a67 	vneg.f32	s15, s15
 8003288:	edc7 7a03 	vstr	s15, [r7, #12]
		Vel = - VelocityRPM ;
 800328c:	4b47      	ldr	r3, [pc, #284]	; (80033ac <PID+0x144>)
 800328e:	edd3 7a00 	vldr	s15, [r3]
 8003292:	eef1 7a67 	vneg.f32	s15, s15
 8003296:	edc7 7a02 	vstr	s15, [r7, #8]
		Direction = 1 ;
 800329a:	4b45      	ldr	r3, [pc, #276]	; (80033b0 <PID+0x148>)
 800329c:	2201      	movs	r2, #1
 800329e:	701a      	strb	r2, [r3, #0]
	}
	if (request > 0)
 80032a0:	4b41      	ldr	r3, [pc, #260]	; (80033a8 <PID+0x140>)
 80032a2:	edd3 7a00 	vldr	s15, [r3]
 80032a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80032aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032ae:	dd08      	ble.n	80032c2 <PID+0x5a>
	{
		req = request ;
 80032b0:	4b3d      	ldr	r3, [pc, #244]	; (80033a8 <PID+0x140>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	60fb      	str	r3, [r7, #12]
		Vel = VelocityRPM ;
 80032b6:	4b3d      	ldr	r3, [pc, #244]	; (80033ac <PID+0x144>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	60bb      	str	r3, [r7, #8]
		Direction = 0 ;
 80032bc:	4b3c      	ldr	r3, [pc, #240]	; (80033b0 <PID+0x148>)
 80032be:	2200      	movs	r2, #0
 80032c0:	701a      	strb	r2, [r3, #0]
	}
	float error = req - Vel;
 80032c2:	ed97 7a03 	vldr	s14, [r7, #12]
 80032c6:	edd7 7a02 	vldr	s15, [r7, #8]
 80032ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032ce:	edc7 7a01 	vstr	s15, [r7, #4]
	DeltaU = ((P+I+D)*error) - ((P+(2*D))*preErr1) + (D*preErr2) ;
 80032d2:	4b38      	ldr	r3, [pc, #224]	; (80033b4 <PID+0x14c>)
 80032d4:	ed93 7a00 	vldr	s14, [r3]
 80032d8:	4b37      	ldr	r3, [pc, #220]	; (80033b8 <PID+0x150>)
 80032da:	edd3 7a00 	vldr	s15, [r3]
 80032de:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032e2:	4b36      	ldr	r3, [pc, #216]	; (80033bc <PID+0x154>)
 80032e4:	edd3 7a00 	vldr	s15, [r3]
 80032e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80032f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032f4:	4b31      	ldr	r3, [pc, #196]	; (80033bc <PID+0x154>)
 80032f6:	edd3 7a00 	vldr	s15, [r3]
 80032fa:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80032fe:	4b2d      	ldr	r3, [pc, #180]	; (80033b4 <PID+0x14c>)
 8003300:	edd3 7a00 	vldr	s15, [r3]
 8003304:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003308:	4b2d      	ldr	r3, [pc, #180]	; (80033c0 <PID+0x158>)
 800330a:	edd3 7a00 	vldr	s15, [r3]
 800330e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003312:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003316:	4b29      	ldr	r3, [pc, #164]	; (80033bc <PID+0x154>)
 8003318:	edd3 6a00 	vldr	s13, [r3]
 800331c:	4b29      	ldr	r3, [pc, #164]	; (80033c4 <PID+0x15c>)
 800331e:	edd3 7a00 	vldr	s15, [r3]
 8003322:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003326:	ee77 7a27 	vadd.f32	s15, s14, s15
 800332a:	4b27      	ldr	r3, [pc, #156]	; (80033c8 <PID+0x160>)
 800332c:	edc3 7a00 	vstr	s15, [r3]
	PWMPercent = PreviousPWM + DeltaU + InitialPWM ;
 8003330:	4b26      	ldr	r3, [pc, #152]	; (80033cc <PID+0x164>)
 8003332:	ed93 7a00 	vldr	s14, [r3]
 8003336:	4b24      	ldr	r3, [pc, #144]	; (80033c8 <PID+0x160>)
 8003338:	edd3 7a00 	vldr	s15, [r3]
 800333c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003340:	4b23      	ldr	r3, [pc, #140]	; (80033d0 <PID+0x168>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	ee07 3a90 	vmov	s15, r3
 8003348:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800334c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003350:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003354:	ee17 3a90 	vmov	r3, s15
 8003358:	b29a      	uxth	r2, r3
 800335a:	4b1e      	ldr	r3, [pc, #120]	; (80033d4 <PID+0x16c>)
 800335c:	801a      	strh	r2, [r3, #0]
	if (PWMPercent > 50000)
 800335e:	4b1d      	ldr	r3, [pc, #116]	; (80033d4 <PID+0x16c>)
 8003360:	881b      	ldrh	r3, [r3, #0]
 8003362:	f24c 3250 	movw	r2, #50000	; 0xc350
 8003366:	4293      	cmp	r3, r2
 8003368:	d903      	bls.n	8003372 <PID+0x10a>
	{
		PWMPercent = 50000;
 800336a:	4b1a      	ldr	r3, [pc, #104]	; (80033d4 <PID+0x16c>)
 800336c:	f24c 3250 	movw	r2, #50000	; 0xc350
 8003370:	801a      	strh	r2, [r3, #0]
	}
	if (PWMPercent < 0)
	{
		PWMPercent = 0 ;
	}
	PreviousPWM = PWMPercent - InitialPWM ;
 8003372:	4b18      	ldr	r3, [pc, #96]	; (80033d4 <PID+0x16c>)
 8003374:	881b      	ldrh	r3, [r3, #0]
 8003376:	461a      	mov	r2, r3
 8003378:	4b15      	ldr	r3, [pc, #84]	; (80033d0 <PID+0x168>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	ee07 3a90 	vmov	s15, r3
 8003382:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003386:	4b11      	ldr	r3, [pc, #68]	; (80033cc <PID+0x164>)
 8003388:	edc3 7a00 	vstr	s15, [r3]
	preErr2 = preErr1 ;
 800338c:	4b0c      	ldr	r3, [pc, #48]	; (80033c0 <PID+0x158>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a0c      	ldr	r2, [pc, #48]	; (80033c4 <PID+0x15c>)
 8003392:	6013      	str	r3, [r2, #0]
	preErr1 = error ;
 8003394:	4a0a      	ldr	r2, [pc, #40]	; (80033c0 <PID+0x158>)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6013      	str	r3, [r2, #0]

}
 800339a:	bf00      	nop
 800339c:	3714      	adds	r7, #20
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr
 80033a6:	bf00      	nop
 80033a8:	200004dc 	.word	0x200004dc
 80033ac:	200004f0 	.word	0x200004f0
 80033b0:	200004f8 	.word	0x200004f8
 80033b4:	20000440 	.word	0x20000440
 80033b8:	20000444 	.word	0x20000444
 80033bc:	20000448 	.word	0x20000448
 80033c0:	20000424 	.word	0x20000424
 80033c4:	20000428 	.word	0x20000428
 80033c8:	2000043c 	.word	0x2000043c
 80033cc:	20000420 	.word	0x20000420
 80033d0:	20000000 	.word	0x20000000
 80033d4:	200004e0 	.word	0x200004e0

080033d8 <Velocity>:
	PPreerror = error;
}


float Velocity()
{
 80033d8:	b5b0      	push	{r4, r5, r7, lr}
 80033da:	ed2d 8b02 	vpush	{d8}
 80033de:	af00      	add	r7, sp, #0
	  if (micros() - TimestampEncoder >= 100)
 80033e0:	f000 f8dc 	bl	800359c <micros>
 80033e4:	4b28      	ldr	r3, [pc, #160]	; (8003488 <Velocity+0xb0>)
 80033e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ea:	1a84      	subs	r4, r0, r2
 80033ec:	eb61 0503 	sbc.w	r5, r1, r3
 80033f0:	2c64      	cmp	r4, #100	; 0x64
 80033f2:	f175 0300 	sbcs.w	r3, r5, #0
 80033f6:	d325      	bcc.n	8003444 <Velocity+0x6c>
	  {
		  TimestampEncoder = micros();
 80033f8:	f000 f8d0 	bl	800359c <micros>
 80033fc:	4602      	mov	r2, r0
 80033fe:	460b      	mov	r3, r1
 8003400:	4921      	ldr	r1, [pc, #132]	; (8003488 <Velocity+0xb0>)
 8003402:	e9c1 2300 	strd	r2, r3, [r1]
		  EncoderVel = (EncoderVel * 999 + EncoderVelocity_Update()) / 1000.0;
 8003406:	4b21      	ldr	r3, [pc, #132]	; (800348c <Velocity+0xb4>)
 8003408:	edd3 7a00 	vldr	s15, [r3]
 800340c:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8003490 <Velocity+0xb8>
 8003410:	ee27 8a87 	vmul.f32	s16, s15, s14
 8003414:	f000 f86e 	bl	80034f4 <EncoderVelocity_Update>
 8003418:	eef0 7a40 	vmov.f32	s15, s0
 800341c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003420:	ee17 0a90 	vmov	r0, s15
 8003424:	f7fd f83c 	bl	80004a0 <__aeabi_f2d>
 8003428:	f04f 0200 	mov.w	r2, #0
 800342c:	4b19      	ldr	r3, [pc, #100]	; (8003494 <Velocity+0xbc>)
 800342e:	f7fd f9b9 	bl	80007a4 <__aeabi_ddiv>
 8003432:	4602      	mov	r2, r0
 8003434:	460b      	mov	r3, r1
 8003436:	4610      	mov	r0, r2
 8003438:	4619      	mov	r1, r3
 800343a:	f7fd fb81 	bl	8000b40 <__aeabi_d2f>
 800343e:	4603      	mov	r3, r0
 8003440:	4a12      	ldr	r2, [pc, #72]	; (800348c <Velocity+0xb4>)
 8003442:	6013      	str	r3, [r2, #0]
	  }
	  return EncoderVel * 60.0 / 2048.0; //pulse per sec to rpm
 8003444:	4b11      	ldr	r3, [pc, #68]	; (800348c <Velocity+0xb4>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4618      	mov	r0, r3
 800344a:	f7fd f829 	bl	80004a0 <__aeabi_f2d>
 800344e:	f04f 0200 	mov.w	r2, #0
 8003452:	4b11      	ldr	r3, [pc, #68]	; (8003498 <Velocity+0xc0>)
 8003454:	f7fd f87c 	bl	8000550 <__aeabi_dmul>
 8003458:	4602      	mov	r2, r0
 800345a:	460b      	mov	r3, r1
 800345c:	4610      	mov	r0, r2
 800345e:	4619      	mov	r1, r3
 8003460:	f04f 0200 	mov.w	r2, #0
 8003464:	4b0d      	ldr	r3, [pc, #52]	; (800349c <Velocity+0xc4>)
 8003466:	f7fd f99d 	bl	80007a4 <__aeabi_ddiv>
 800346a:	4602      	mov	r2, r0
 800346c:	460b      	mov	r3, r1
 800346e:	4610      	mov	r0, r2
 8003470:	4619      	mov	r1, r3
 8003472:	f7fd fb65 	bl	8000b40 <__aeabi_d2f>
 8003476:	4603      	mov	r3, r0
 8003478:	ee07 3a90 	vmov	s15, r3
}
 800347c:	eeb0 0a67 	vmov.f32	s0, s15
 8003480:	46bd      	mov	sp, r7
 8003482:	ecbd 8b02 	vpop	{d8}
 8003486:	bdb0      	pop	{r4, r5, r7, pc}
 8003488:	200004b8 	.word	0x200004b8
 800348c:	200004c0 	.word	0x200004c0
 8003490:	4479c000 	.word	0x4479c000
 8003494:	408f4000 	.word	0x408f4000
 8003498:	404e0000 	.word	0x404e0000
 800349c:	40a00000 	.word	0x40a00000

080034a0 <PWMgeneration>:
void PWMgeneration()
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	af00      	add	r7, sp, #0
	  if (Direction == 0)
 80034a4:	4b10      	ldr	r3, [pc, #64]	; (80034e8 <PWMgeneration+0x48>)
 80034a6:	781b      	ldrb	r3, [r3, #0]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d104      	bne.n	80034b6 <PWMgeneration+0x16>
	  {
		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 50000);
 80034ac:	4b0f      	ldr	r3, [pc, #60]	; (80034ec <PWMgeneration+0x4c>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f24c 3250 	movw	r2, #50000	; 0xc350
 80034b4:	635a      	str	r2, [r3, #52]	; 0x34
	  }
	  if (Direction == 1)
 80034b6:	4b0c      	ldr	r3, [pc, #48]	; (80034e8 <PWMgeneration+0x48>)
 80034b8:	781b      	ldrb	r3, [r3, #0]
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d103      	bne.n	80034c6 <PWMgeneration+0x26>
	  {
		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80034be:	4b0b      	ldr	r3, [pc, #44]	; (80034ec <PWMgeneration+0x4c>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	2200      	movs	r2, #0
 80034c4:	635a      	str	r2, [r3, #52]	; 0x34
	  }
	  if (Direction == 2)
 80034c6:	4b08      	ldr	r3, [pc, #32]	; (80034e8 <PWMgeneration+0x48>)
 80034c8:	781b      	ldrb	r3, [r3, #0]
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	d104      	bne.n	80034d8 <PWMgeneration+0x38>
	  {
		  PIDinit() ;
 80034ce:	f7ff fe83 	bl	80031d8 <PIDinit>
		  PWMPercent = 0 ;
 80034d2:	4b07      	ldr	r3, [pc, #28]	; (80034f0 <PWMgeneration+0x50>)
 80034d4:	2200      	movs	r2, #0
 80034d6:	801a      	strh	r2, [r3, #0]
	  }
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, PWMPercent);
 80034d8:	4b05      	ldr	r3, [pc, #20]	; (80034f0 <PWMgeneration+0x50>)
 80034da:	881a      	ldrh	r2, [r3, #0]
 80034dc:	4b03      	ldr	r3, [pc, #12]	; (80034ec <PWMgeneration+0x4c>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	639a      	str	r2, [r3, #56]	; 0x38
}
 80034e2:	bf00      	nop
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	200004f8 	.word	0x200004f8
 80034ec:	20000100 	.word	0x20000100
 80034f0:	200004e0 	.word	0x200004e0

080034f4 <EncoderVelocity_Update>:
#define  HTIM_ENCODER htim3
#define  MAX_SUBPOSITION_OVERFLOW 1024
#define  MAX_ENCODER_PERIOD 2048

float EncoderVelocity_Update()
{
 80034f4:	b5b0      	push	{r4, r5, r7, lr}
 80034f6:	ed2d 8b02 	vpush	{d8}
 80034fa:	b086      	sub	sp, #24
 80034fc:	af00      	add	r7, sp, #0
	//Save Last state
	static uint32_t EncoderLastPosition = 0;
	static uint64_t EncoderLastTimestamp = 0;

	//read data
	uint32_t EncoderNowPosition = HTIM_ENCODER.Instance->CNT;
 80034fe:	4b23      	ldr	r3, [pc, #140]	; (800358c <EncoderVelocity_Update+0x98>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003504:	613b      	str	r3, [r7, #16]
	uint64_t EncoderNowTimestamp = micros();
 8003506:	f000 f849 	bl	800359c <micros>
 800350a:	e9c7 0102 	strd	r0, r1, [r7, #8]

	int32_t EncoderPositionDiff;
	uint64_t EncoderTimeDiff;

	EncoderTimeDiff = EncoderNowTimestamp - EncoderLastTimestamp;
 800350e:	4b20      	ldr	r3, [pc, #128]	; (8003590 <EncoderVelocity_Update+0x9c>)
 8003510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003514:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003518:	1a84      	subs	r4, r0, r2
 800351a:	eb61 0503 	sbc.w	r5, r1, r3
 800351e:	e9c7 4500 	strd	r4, r5, [r7]
	EncoderPositionDiff = EncoderNowPosition - EncoderLastPosition;
 8003522:	4b1c      	ldr	r3, [pc, #112]	; (8003594 <EncoderVelocity_Update+0xa0>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	693a      	ldr	r2, [r7, #16]
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	617b      	str	r3, [r7, #20]

	//compensate overflow and underflow
	if (EncoderPositionDiff >= MAX_SUBPOSITION_OVERFLOW)
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003532:	db04      	blt.n	800353e <EncoderVelocity_Update+0x4a>
	{
		EncoderPositionDiff -= MAX_ENCODER_PERIOD;
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800353a:	617b      	str	r3, [r7, #20]
 800353c:	e007      	b.n	800354e <EncoderVelocity_Update+0x5a>
	}
	else if (-EncoderPositionDiff >= MAX_SUBPOSITION_OVERFLOW)
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	f513 6f80 	cmn.w	r3, #1024	; 0x400
 8003544:	dc03      	bgt.n	800354e <EncoderVelocity_Update+0x5a>
	{
		EncoderPositionDiff += MAX_ENCODER_PERIOD;
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800354c:	617b      	str	r3, [r7, #20]
	}

	//Update Position and time
	EncoderLastPosition = EncoderNowPosition;
 800354e:	4a11      	ldr	r2, [pc, #68]	; (8003594 <EncoderVelocity_Update+0xa0>)
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	6013      	str	r3, [r2, #0]
	EncoderLastTimestamp = EncoderNowTimestamp;
 8003554:	490e      	ldr	r1, [pc, #56]	; (8003590 <EncoderVelocity_Update+0x9c>)
 8003556:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800355a:	e9c1 2300 	strd	r2, r3, [r1]

	//Calculate velocity
	//EncoderTimeDiff is in uS
	return (EncoderPositionDiff * 1000000) / (float) EncoderTimeDiff;
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	4a0d      	ldr	r2, [pc, #52]	; (8003598 <EncoderVelocity_Update+0xa4>)
 8003562:	fb02 f303 	mul.w	r3, r2, r3
 8003566:	ee07 3a90 	vmov	s15, r3
 800356a:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800356e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003572:	f7fd fbfd 	bl	8000d70 <__aeabi_ul2f>
 8003576:	ee07 0a10 	vmov	s14, r0
 800357a:	eec8 7a07 	vdiv.f32	s15, s16, s14

}
 800357e:	eeb0 0a67 	vmov.f32	s0, s15
 8003582:	3718      	adds	r7, #24
 8003584:	46bd      	mov	sp, r7
 8003586:	ecbd 8b02 	vpop	{d8}
 800358a:	bdb0      	pop	{r4, r5, r7, pc}
 800358c:	20000190 	.word	0x20000190
 8003590:	20000510 	.word	0x20000510
 8003594:	20000518 	.word	0x20000518
 8003598:	000f4240 	.word	0x000f4240

0800359c <micros>:
	{
		_micros += 4294967295;
	}
}
uint64_t micros()
{
 800359c:	b4b0      	push	{r4, r5, r7}
 800359e:	af00      	add	r7, sp, #0
	return _micros + htim2.Instance->CNT;
 80035a0:	4b09      	ldr	r3, [pc, #36]	; (80035c8 <micros+0x2c>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a6:	2200      	movs	r2, #0
 80035a8:	4618      	mov	r0, r3
 80035aa:	4611      	mov	r1, r2
 80035ac:	4b07      	ldr	r3, [pc, #28]	; (80035cc <micros+0x30>)
 80035ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035b2:	1884      	adds	r4, r0, r2
 80035b4:	eb41 0503 	adc.w	r5, r1, r3
 80035b8:	4622      	mov	r2, r4
 80035ba:	462b      	mov	r3, r5
}
 80035bc:	4610      	mov	r0, r2
 80035be:	4619      	mov	r1, r3
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bcb0      	pop	{r4, r5, r7}
 80035c4:	4770      	bx	lr
 80035c6:	bf00      	nop
 80035c8:	20000148 	.word	0x20000148
 80035cc:	200004e8 	.word	0x200004e8

080035d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80035d0:	b480      	push	{r7}
 80035d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80035d4:	b672      	cpsid	i
}
 80035d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80035d8:	e7fe      	b.n	80035d8 <Error_Handler+0x8>
	...

080035dc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b082      	sub	sp, #8
 80035e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035e2:	2300      	movs	r3, #0
 80035e4:	607b      	str	r3, [r7, #4]
 80035e6:	4b10      	ldr	r3, [pc, #64]	; (8003628 <HAL_MspInit+0x4c>)
 80035e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ea:	4a0f      	ldr	r2, [pc, #60]	; (8003628 <HAL_MspInit+0x4c>)
 80035ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035f0:	6453      	str	r3, [r2, #68]	; 0x44
 80035f2:	4b0d      	ldr	r3, [pc, #52]	; (8003628 <HAL_MspInit+0x4c>)
 80035f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035fa:	607b      	str	r3, [r7, #4]
 80035fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80035fe:	2300      	movs	r3, #0
 8003600:	603b      	str	r3, [r7, #0]
 8003602:	4b09      	ldr	r3, [pc, #36]	; (8003628 <HAL_MspInit+0x4c>)
 8003604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003606:	4a08      	ldr	r2, [pc, #32]	; (8003628 <HAL_MspInit+0x4c>)
 8003608:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800360c:	6413      	str	r3, [r2, #64]	; 0x40
 800360e:	4b06      	ldr	r3, [pc, #24]	; (8003628 <HAL_MspInit+0x4c>)
 8003610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003612:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003616:	603b      	str	r3, [r7, #0]
 8003618:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800361a:	2007      	movs	r0, #7
 800361c:	f000 fbdc 	bl	8003dd8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003620:	bf00      	nop
 8003622:	3708      	adds	r7, #8
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}
 8003628:	40023800 	.word	0x40023800

0800362c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b08a      	sub	sp, #40	; 0x28
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003634:	f107 0314 	add.w	r3, r7, #20
 8003638:	2200      	movs	r2, #0
 800363a:	601a      	str	r2, [r3, #0]
 800363c:	605a      	str	r2, [r3, #4]
 800363e:	609a      	str	r2, [r3, #8]
 8003640:	60da      	str	r2, [r3, #12]
 8003642:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a19      	ldr	r2, [pc, #100]	; (80036b0 <HAL_I2C_MspInit+0x84>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d12b      	bne.n	80036a6 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800364e:	2300      	movs	r3, #0
 8003650:	613b      	str	r3, [r7, #16]
 8003652:	4b18      	ldr	r3, [pc, #96]	; (80036b4 <HAL_I2C_MspInit+0x88>)
 8003654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003656:	4a17      	ldr	r2, [pc, #92]	; (80036b4 <HAL_I2C_MspInit+0x88>)
 8003658:	f043 0302 	orr.w	r3, r3, #2
 800365c:	6313      	str	r3, [r2, #48]	; 0x30
 800365e:	4b15      	ldr	r3, [pc, #84]	; (80036b4 <HAL_I2C_MspInit+0x88>)
 8003660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003662:	f003 0302 	and.w	r3, r3, #2
 8003666:	613b      	str	r3, [r7, #16]
 8003668:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800366a:	23c0      	movs	r3, #192	; 0xc0
 800366c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800366e:	2312      	movs	r3, #18
 8003670:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003672:	2301      	movs	r3, #1
 8003674:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003676:	2303      	movs	r3, #3
 8003678:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800367a:	2304      	movs	r3, #4
 800367c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800367e:	f107 0314 	add.w	r3, r7, #20
 8003682:	4619      	mov	r1, r3
 8003684:	480c      	ldr	r0, [pc, #48]	; (80036b8 <HAL_I2C_MspInit+0x8c>)
 8003686:	f000 ffeb 	bl	8004660 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800368a:	2300      	movs	r3, #0
 800368c:	60fb      	str	r3, [r7, #12]
 800368e:	4b09      	ldr	r3, [pc, #36]	; (80036b4 <HAL_I2C_MspInit+0x88>)
 8003690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003692:	4a08      	ldr	r2, [pc, #32]	; (80036b4 <HAL_I2C_MspInit+0x88>)
 8003694:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003698:	6413      	str	r3, [r2, #64]	; 0x40
 800369a:	4b06      	ldr	r3, [pc, #24]	; (80036b4 <HAL_I2C_MspInit+0x88>)
 800369c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800369e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036a2:	60fb      	str	r3, [r7, #12]
 80036a4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80036a6:	bf00      	nop
 80036a8:	3728      	adds	r7, #40	; 0x28
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	bf00      	nop
 80036b0:	40005400 	.word	0x40005400
 80036b4:	40023800 	.word	0x40023800
 80036b8:	40020400 	.word	0x40020400

080036bc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80036bc:	b480      	push	{r7}
 80036be:	b085      	sub	sp, #20
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a15      	ldr	r2, [pc, #84]	; (8003720 <HAL_TIM_Base_MspInit+0x64>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d10e      	bne.n	80036ec <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80036ce:	2300      	movs	r3, #0
 80036d0:	60fb      	str	r3, [r7, #12]
 80036d2:	4b14      	ldr	r3, [pc, #80]	; (8003724 <HAL_TIM_Base_MspInit+0x68>)
 80036d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036d6:	4a13      	ldr	r2, [pc, #76]	; (8003724 <HAL_TIM_Base_MspInit+0x68>)
 80036d8:	f043 0301 	orr.w	r3, r3, #1
 80036dc:	6453      	str	r3, [r2, #68]	; 0x44
 80036de:	4b11      	ldr	r3, [pc, #68]	; (8003724 <HAL_TIM_Base_MspInit+0x68>)
 80036e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036e2:	f003 0301 	and.w	r3, r3, #1
 80036e6:	60fb      	str	r3, [r7, #12]
 80036e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80036ea:	e012      	b.n	8003712 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM2)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036f4:	d10d      	bne.n	8003712 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80036f6:	2300      	movs	r3, #0
 80036f8:	60bb      	str	r3, [r7, #8]
 80036fa:	4b0a      	ldr	r3, [pc, #40]	; (8003724 <HAL_TIM_Base_MspInit+0x68>)
 80036fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036fe:	4a09      	ldr	r2, [pc, #36]	; (8003724 <HAL_TIM_Base_MspInit+0x68>)
 8003700:	f043 0301 	orr.w	r3, r3, #1
 8003704:	6413      	str	r3, [r2, #64]	; 0x40
 8003706:	4b07      	ldr	r3, [pc, #28]	; (8003724 <HAL_TIM_Base_MspInit+0x68>)
 8003708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800370a:	f003 0301 	and.w	r3, r3, #1
 800370e:	60bb      	str	r3, [r7, #8]
 8003710:	68bb      	ldr	r3, [r7, #8]
}
 8003712:	bf00      	nop
 8003714:	3714      	adds	r7, #20
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr
 800371e:	bf00      	nop
 8003720:	40010000 	.word	0x40010000
 8003724:	40023800 	.word	0x40023800

08003728 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b08a      	sub	sp, #40	; 0x28
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003730:	f107 0314 	add.w	r3, r7, #20
 8003734:	2200      	movs	r2, #0
 8003736:	601a      	str	r2, [r3, #0]
 8003738:	605a      	str	r2, [r3, #4]
 800373a:	609a      	str	r2, [r3, #8]
 800373c:	60da      	str	r2, [r3, #12]
 800373e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a19      	ldr	r2, [pc, #100]	; (80037ac <HAL_TIM_Encoder_MspInit+0x84>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d12b      	bne.n	80037a2 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800374a:	2300      	movs	r3, #0
 800374c:	613b      	str	r3, [r7, #16]
 800374e:	4b18      	ldr	r3, [pc, #96]	; (80037b0 <HAL_TIM_Encoder_MspInit+0x88>)
 8003750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003752:	4a17      	ldr	r2, [pc, #92]	; (80037b0 <HAL_TIM_Encoder_MspInit+0x88>)
 8003754:	f043 0302 	orr.w	r3, r3, #2
 8003758:	6413      	str	r3, [r2, #64]	; 0x40
 800375a:	4b15      	ldr	r3, [pc, #84]	; (80037b0 <HAL_TIM_Encoder_MspInit+0x88>)
 800375c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800375e:	f003 0302 	and.w	r3, r3, #2
 8003762:	613b      	str	r3, [r7, #16]
 8003764:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003766:	2300      	movs	r3, #0
 8003768:	60fb      	str	r3, [r7, #12]
 800376a:	4b11      	ldr	r3, [pc, #68]	; (80037b0 <HAL_TIM_Encoder_MspInit+0x88>)
 800376c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800376e:	4a10      	ldr	r2, [pc, #64]	; (80037b0 <HAL_TIM_Encoder_MspInit+0x88>)
 8003770:	f043 0301 	orr.w	r3, r3, #1
 8003774:	6313      	str	r3, [r2, #48]	; 0x30
 8003776:	4b0e      	ldr	r3, [pc, #56]	; (80037b0 <HAL_TIM_Encoder_MspInit+0x88>)
 8003778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800377a:	f003 0301 	and.w	r3, r3, #1
 800377e:	60fb      	str	r3, [r7, #12]
 8003780:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003782:	23c0      	movs	r3, #192	; 0xc0
 8003784:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003786:	2302      	movs	r3, #2
 8003788:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800378a:	2300      	movs	r3, #0
 800378c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800378e:	2300      	movs	r3, #0
 8003790:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003792:	2302      	movs	r3, #2
 8003794:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003796:	f107 0314 	add.w	r3, r7, #20
 800379a:	4619      	mov	r1, r3
 800379c:	4805      	ldr	r0, [pc, #20]	; (80037b4 <HAL_TIM_Encoder_MspInit+0x8c>)
 800379e:	f000 ff5f 	bl	8004660 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80037a2:	bf00      	nop
 80037a4:	3728      	adds	r7, #40	; 0x28
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	40000400 	.word	0x40000400
 80037b0:	40023800 	.word	0x40023800
 80037b4:	40020000 	.word	0x40020000

080037b8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b088      	sub	sp, #32
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037c0:	f107 030c 	add.w	r3, r7, #12
 80037c4:	2200      	movs	r2, #0
 80037c6:	601a      	str	r2, [r3, #0]
 80037c8:	605a      	str	r2, [r3, #4]
 80037ca:	609a      	str	r2, [r3, #8]
 80037cc:	60da      	str	r2, [r3, #12]
 80037ce:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a12      	ldr	r2, [pc, #72]	; (8003820 <HAL_TIM_MspPostInit+0x68>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d11e      	bne.n	8003818 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037da:	2300      	movs	r3, #0
 80037dc:	60bb      	str	r3, [r7, #8]
 80037de:	4b11      	ldr	r3, [pc, #68]	; (8003824 <HAL_TIM_MspPostInit+0x6c>)
 80037e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037e2:	4a10      	ldr	r2, [pc, #64]	; (8003824 <HAL_TIM_MspPostInit+0x6c>)
 80037e4:	f043 0301 	orr.w	r3, r3, #1
 80037e8:	6313      	str	r3, [r2, #48]	; 0x30
 80037ea:	4b0e      	ldr	r3, [pc, #56]	; (8003824 <HAL_TIM_MspPostInit+0x6c>)
 80037ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ee:	f003 0301 	and.w	r3, r3, #1
 80037f2:	60bb      	str	r3, [r7, #8]
 80037f4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80037f6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80037fa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037fc:	2302      	movs	r3, #2
 80037fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003800:	2300      	movs	r3, #0
 8003802:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003804:	2300      	movs	r3, #0
 8003806:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003808:	2301      	movs	r3, #1
 800380a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800380c:	f107 030c 	add.w	r3, r7, #12
 8003810:	4619      	mov	r1, r3
 8003812:	4805      	ldr	r0, [pc, #20]	; (8003828 <HAL_TIM_MspPostInit+0x70>)
 8003814:	f000 ff24 	bl	8004660 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003818:	bf00      	nop
 800381a:	3720      	adds	r7, #32
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}
 8003820:	40010000 	.word	0x40010000
 8003824:	40023800 	.word	0x40023800
 8003828:	40020000 	.word	0x40020000

0800382c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b08a      	sub	sp, #40	; 0x28
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003834:	f107 0314 	add.w	r3, r7, #20
 8003838:	2200      	movs	r2, #0
 800383a:	601a      	str	r2, [r3, #0]
 800383c:	605a      	str	r2, [r3, #4]
 800383e:	609a      	str	r2, [r3, #8]
 8003840:	60da      	str	r2, [r3, #12]
 8003842:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a4c      	ldr	r2, [pc, #304]	; (800397c <HAL_UART_MspInit+0x150>)
 800384a:	4293      	cmp	r3, r2
 800384c:	f040 8091 	bne.w	8003972 <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003850:	2300      	movs	r3, #0
 8003852:	613b      	str	r3, [r7, #16]
 8003854:	4b4a      	ldr	r3, [pc, #296]	; (8003980 <HAL_UART_MspInit+0x154>)
 8003856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003858:	4a49      	ldr	r2, [pc, #292]	; (8003980 <HAL_UART_MspInit+0x154>)
 800385a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800385e:	6413      	str	r3, [r2, #64]	; 0x40
 8003860:	4b47      	ldr	r3, [pc, #284]	; (8003980 <HAL_UART_MspInit+0x154>)
 8003862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003864:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003868:	613b      	str	r3, [r7, #16]
 800386a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800386c:	2300      	movs	r3, #0
 800386e:	60fb      	str	r3, [r7, #12]
 8003870:	4b43      	ldr	r3, [pc, #268]	; (8003980 <HAL_UART_MspInit+0x154>)
 8003872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003874:	4a42      	ldr	r2, [pc, #264]	; (8003980 <HAL_UART_MspInit+0x154>)
 8003876:	f043 0301 	orr.w	r3, r3, #1
 800387a:	6313      	str	r3, [r2, #48]	; 0x30
 800387c:	4b40      	ldr	r3, [pc, #256]	; (8003980 <HAL_UART_MspInit+0x154>)
 800387e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003880:	f003 0301 	and.w	r3, r3, #1
 8003884:	60fb      	str	r3, [r7, #12]
 8003886:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003888:	230c      	movs	r3, #12
 800388a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800388c:	2302      	movs	r3, #2
 800388e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003890:	2300      	movs	r3, #0
 8003892:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003894:	2303      	movs	r3, #3
 8003896:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003898:	2307      	movs	r3, #7
 800389a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800389c:	f107 0314 	add.w	r3, r7, #20
 80038a0:	4619      	mov	r1, r3
 80038a2:	4838      	ldr	r0, [pc, #224]	; (8003984 <HAL_UART_MspInit+0x158>)
 80038a4:	f000 fedc 	bl	8004660 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80038a8:	4b37      	ldr	r3, [pc, #220]	; (8003988 <HAL_UART_MspInit+0x15c>)
 80038aa:	4a38      	ldr	r2, [pc, #224]	; (800398c <HAL_UART_MspInit+0x160>)
 80038ac:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80038ae:	4b36      	ldr	r3, [pc, #216]	; (8003988 <HAL_UART_MspInit+0x15c>)
 80038b0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80038b4:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80038b6:	4b34      	ldr	r3, [pc, #208]	; (8003988 <HAL_UART_MspInit+0x15c>)
 80038b8:	2200      	movs	r2, #0
 80038ba:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80038bc:	4b32      	ldr	r3, [pc, #200]	; (8003988 <HAL_UART_MspInit+0x15c>)
 80038be:	2200      	movs	r2, #0
 80038c0:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80038c2:	4b31      	ldr	r3, [pc, #196]	; (8003988 <HAL_UART_MspInit+0x15c>)
 80038c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80038c8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80038ca:	4b2f      	ldr	r3, [pc, #188]	; (8003988 <HAL_UART_MspInit+0x15c>)
 80038cc:	2200      	movs	r2, #0
 80038ce:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80038d0:	4b2d      	ldr	r3, [pc, #180]	; (8003988 <HAL_UART_MspInit+0x15c>)
 80038d2:	2200      	movs	r2, #0
 80038d4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80038d6:	4b2c      	ldr	r3, [pc, #176]	; (8003988 <HAL_UART_MspInit+0x15c>)
 80038d8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80038dc:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80038de:	4b2a      	ldr	r3, [pc, #168]	; (8003988 <HAL_UART_MspInit+0x15c>)
 80038e0:	2200      	movs	r2, #0
 80038e2:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80038e4:	4b28      	ldr	r3, [pc, #160]	; (8003988 <HAL_UART_MspInit+0x15c>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80038ea:	4827      	ldr	r0, [pc, #156]	; (8003988 <HAL_UART_MspInit+0x15c>)
 80038ec:	f000 fab6 	bl	8003e5c <HAL_DMA_Init>
 80038f0:	4603      	mov	r3, r0
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d001      	beq.n	80038fa <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80038f6:	f7ff fe6b 	bl	80035d0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4a22      	ldr	r2, [pc, #136]	; (8003988 <HAL_UART_MspInit+0x15c>)
 80038fe:	639a      	str	r2, [r3, #56]	; 0x38
 8003900:	4a21      	ldr	r2, [pc, #132]	; (8003988 <HAL_UART_MspInit+0x15c>)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8003906:	4b22      	ldr	r3, [pc, #136]	; (8003990 <HAL_UART_MspInit+0x164>)
 8003908:	4a22      	ldr	r2, [pc, #136]	; (8003994 <HAL_UART_MspInit+0x168>)
 800390a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800390c:	4b20      	ldr	r3, [pc, #128]	; (8003990 <HAL_UART_MspInit+0x164>)
 800390e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003912:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003914:	4b1e      	ldr	r3, [pc, #120]	; (8003990 <HAL_UART_MspInit+0x164>)
 8003916:	2240      	movs	r2, #64	; 0x40
 8003918:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800391a:	4b1d      	ldr	r3, [pc, #116]	; (8003990 <HAL_UART_MspInit+0x164>)
 800391c:	2200      	movs	r2, #0
 800391e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003920:	4b1b      	ldr	r3, [pc, #108]	; (8003990 <HAL_UART_MspInit+0x164>)
 8003922:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003926:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003928:	4b19      	ldr	r3, [pc, #100]	; (8003990 <HAL_UART_MspInit+0x164>)
 800392a:	2200      	movs	r2, #0
 800392c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800392e:	4b18      	ldr	r3, [pc, #96]	; (8003990 <HAL_UART_MspInit+0x164>)
 8003930:	2200      	movs	r2, #0
 8003932:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003934:	4b16      	ldr	r3, [pc, #88]	; (8003990 <HAL_UART_MspInit+0x164>)
 8003936:	2200      	movs	r2, #0
 8003938:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800393a:	4b15      	ldr	r3, [pc, #84]	; (8003990 <HAL_UART_MspInit+0x164>)
 800393c:	2200      	movs	r2, #0
 800393e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003940:	4b13      	ldr	r3, [pc, #76]	; (8003990 <HAL_UART_MspInit+0x164>)
 8003942:	2200      	movs	r2, #0
 8003944:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003946:	4812      	ldr	r0, [pc, #72]	; (8003990 <HAL_UART_MspInit+0x164>)
 8003948:	f000 fa88 	bl	8003e5c <HAL_DMA_Init>
 800394c:	4603      	mov	r3, r0
 800394e:	2b00      	cmp	r3, #0
 8003950:	d001      	beq.n	8003956 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8003952:	f7ff fe3d 	bl	80035d0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4a0d      	ldr	r2, [pc, #52]	; (8003990 <HAL_UART_MspInit+0x164>)
 800395a:	635a      	str	r2, [r3, #52]	; 0x34
 800395c:	4a0c      	ldr	r2, [pc, #48]	; (8003990 <HAL_UART_MspInit+0x164>)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003962:	2200      	movs	r2, #0
 8003964:	2100      	movs	r1, #0
 8003966:	2026      	movs	r0, #38	; 0x26
 8003968:	f000 fa41 	bl	8003dee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800396c:	2026      	movs	r0, #38	; 0x26
 800396e:	f000 fa5a 	bl	8003e26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003972:	bf00      	nop
 8003974:	3728      	adds	r7, #40	; 0x28
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	40004400 	.word	0x40004400
 8003980:	40023800 	.word	0x40023800
 8003984:	40020000 	.word	0x40020000
 8003988:	2000021c 	.word	0x2000021c
 800398c:	40026088 	.word	0x40026088
 8003990:	2000027c 	.word	0x2000027c
 8003994:	400260a0 	.word	0x400260a0

08003998 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003998:	b480      	push	{r7}
 800399a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800399c:	e7fe      	b.n	800399c <NMI_Handler+0x4>

0800399e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800399e:	b480      	push	{r7}
 80039a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80039a2:	e7fe      	b.n	80039a2 <HardFault_Handler+0x4>

080039a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80039a4:	b480      	push	{r7}
 80039a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80039a8:	e7fe      	b.n	80039a8 <MemManage_Handler+0x4>

080039aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80039aa:	b480      	push	{r7}
 80039ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80039ae:	e7fe      	b.n	80039ae <BusFault_Handler+0x4>

080039b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80039b0:	b480      	push	{r7}
 80039b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80039b4:	e7fe      	b.n	80039b4 <UsageFault_Handler+0x4>

080039b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80039b6:	b480      	push	{r7}
 80039b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80039ba:	bf00      	nop
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr

080039c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80039c4:	b480      	push	{r7}
 80039c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80039c8:	bf00      	nop
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr

080039d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80039d2:	b480      	push	{r7}
 80039d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80039d6:	bf00      	nop
 80039d8:	46bd      	mov	sp, r7
 80039da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039de:	4770      	bx	lr

080039e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80039e4:	f000 f8e4 	bl	8003bb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80039e8:	bf00      	nop
 80039ea:	bd80      	pop	{r7, pc}

080039ec <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80039f0:	4802      	ldr	r0, [pc, #8]	; (80039fc <DMA1_Stream5_IRQHandler+0x10>)
 80039f2:	f000 fbcb 	bl	800418c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80039f6:	bf00      	nop
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop
 80039fc:	2000021c 	.word	0x2000021c

08003a00 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003a04:	4802      	ldr	r0, [pc, #8]	; (8003a10 <DMA1_Stream6_IRQHandler+0x10>)
 8003a06:	f000 fbc1 	bl	800418c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003a0a:	bf00      	nop
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	2000027c 	.word	0x2000027c

08003a14 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003a18:	4802      	ldr	r0, [pc, #8]	; (8003a24 <USART2_IRQHandler+0x10>)
 8003a1a:	f003 fa17 	bl	8006e4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003a1e:	bf00      	nop
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	bf00      	nop
 8003a24:	200001d8 	.word	0x200001d8

08003a28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b086      	sub	sp, #24
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003a30:	4a14      	ldr	r2, [pc, #80]	; (8003a84 <_sbrk+0x5c>)
 8003a32:	4b15      	ldr	r3, [pc, #84]	; (8003a88 <_sbrk+0x60>)
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003a3c:	4b13      	ldr	r3, [pc, #76]	; (8003a8c <_sbrk+0x64>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d102      	bne.n	8003a4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003a44:	4b11      	ldr	r3, [pc, #68]	; (8003a8c <_sbrk+0x64>)
 8003a46:	4a12      	ldr	r2, [pc, #72]	; (8003a90 <_sbrk+0x68>)
 8003a48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003a4a:	4b10      	ldr	r3, [pc, #64]	; (8003a8c <_sbrk+0x64>)
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	4413      	add	r3, r2
 8003a52:	693a      	ldr	r2, [r7, #16]
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d207      	bcs.n	8003a68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003a58:	f004 faf0 	bl	800803c <__errno>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	220c      	movs	r2, #12
 8003a60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003a62:	f04f 33ff 	mov.w	r3, #4294967295
 8003a66:	e009      	b.n	8003a7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a68:	4b08      	ldr	r3, [pc, #32]	; (8003a8c <_sbrk+0x64>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003a6e:	4b07      	ldr	r3, [pc, #28]	; (8003a8c <_sbrk+0x64>)
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	4413      	add	r3, r2
 8003a76:	4a05      	ldr	r2, [pc, #20]	; (8003a8c <_sbrk+0x64>)
 8003a78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	3718      	adds	r7, #24
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	20020000 	.word	0x20020000
 8003a88:	00000400 	.word	0x00000400
 8003a8c:	2000051c 	.word	0x2000051c
 8003a90:	20000538 	.word	0x20000538

08003a94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003a94:	b480      	push	{r7}
 8003a96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003a98:	4b06      	ldr	r3, [pc, #24]	; (8003ab4 <SystemInit+0x20>)
 8003a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a9e:	4a05      	ldr	r2, [pc, #20]	; (8003ab4 <SystemInit+0x20>)
 8003aa0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003aa4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003aa8:	bf00      	nop
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab0:	4770      	bx	lr
 8003ab2:	bf00      	nop
 8003ab4:	e000ed00 	.word	0xe000ed00

08003ab8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003ab8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003af0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003abc:	480d      	ldr	r0, [pc, #52]	; (8003af4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003abe:	490e      	ldr	r1, [pc, #56]	; (8003af8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003ac0:	4a0e      	ldr	r2, [pc, #56]	; (8003afc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003ac2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ac4:	e002      	b.n	8003acc <LoopCopyDataInit>

08003ac6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ac6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ac8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003aca:	3304      	adds	r3, #4

08003acc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003acc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ace:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ad0:	d3f9      	bcc.n	8003ac6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003ad2:	4a0b      	ldr	r2, [pc, #44]	; (8003b00 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003ad4:	4c0b      	ldr	r4, [pc, #44]	; (8003b04 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003ad6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ad8:	e001      	b.n	8003ade <LoopFillZerobss>

08003ada <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ada:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003adc:	3204      	adds	r2, #4

08003ade <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003ade:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ae0:	d3fb      	bcc.n	8003ada <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003ae2:	f7ff ffd7 	bl	8003a94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003ae6:	f004 faaf 	bl	8008048 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003aea:	f7fd fb09 	bl	8001100 <main>
  bx  lr    
 8003aee:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003af0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003af4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003af8:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8003afc:	08008450 	.word	0x08008450
  ldr r2, =_sbss
 8003b00:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8003b04:	20000534 	.word	0x20000534

08003b08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003b08:	e7fe      	b.n	8003b08 <ADC_IRQHandler>
	...

08003b0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003b10:	4b0e      	ldr	r3, [pc, #56]	; (8003b4c <HAL_Init+0x40>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a0d      	ldr	r2, [pc, #52]	; (8003b4c <HAL_Init+0x40>)
 8003b16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003b1c:	4b0b      	ldr	r3, [pc, #44]	; (8003b4c <HAL_Init+0x40>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a0a      	ldr	r2, [pc, #40]	; (8003b4c <HAL_Init+0x40>)
 8003b22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b28:	4b08      	ldr	r3, [pc, #32]	; (8003b4c <HAL_Init+0x40>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a07      	ldr	r2, [pc, #28]	; (8003b4c <HAL_Init+0x40>)
 8003b2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b34:	2003      	movs	r0, #3
 8003b36:	f000 f94f 	bl	8003dd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b3a:	2000      	movs	r0, #0
 8003b3c:	f000 f808 	bl	8003b50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003b40:	f7ff fd4c 	bl	80035dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	40023c00 	.word	0x40023c00

08003b50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b082      	sub	sp, #8
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b58:	4b12      	ldr	r3, [pc, #72]	; (8003ba4 <HAL_InitTick+0x54>)
 8003b5a:	681a      	ldr	r2, [r3, #0]
 8003b5c:	4b12      	ldr	r3, [pc, #72]	; (8003ba8 <HAL_InitTick+0x58>)
 8003b5e:	781b      	ldrb	r3, [r3, #0]
 8003b60:	4619      	mov	r1, r3
 8003b62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b66:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f000 f967 	bl	8003e42 <HAL_SYSTICK_Config>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d001      	beq.n	8003b7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e00e      	b.n	8003b9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2b0f      	cmp	r3, #15
 8003b82:	d80a      	bhi.n	8003b9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b84:	2200      	movs	r2, #0
 8003b86:	6879      	ldr	r1, [r7, #4]
 8003b88:	f04f 30ff 	mov.w	r0, #4294967295
 8003b8c:	f000 f92f 	bl	8003dee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b90:	4a06      	ldr	r2, [pc, #24]	; (8003bac <HAL_InitTick+0x5c>)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003b96:	2300      	movs	r3, #0
 8003b98:	e000      	b.n	8003b9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	3708      	adds	r7, #8
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	2000001c 	.word	0x2000001c
 8003ba8:	20000024 	.word	0x20000024
 8003bac:	20000020 	.word	0x20000020

08003bb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003bb4:	4b06      	ldr	r3, [pc, #24]	; (8003bd0 <HAL_IncTick+0x20>)
 8003bb6:	781b      	ldrb	r3, [r3, #0]
 8003bb8:	461a      	mov	r2, r3
 8003bba:	4b06      	ldr	r3, [pc, #24]	; (8003bd4 <HAL_IncTick+0x24>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4413      	add	r3, r2
 8003bc0:	4a04      	ldr	r2, [pc, #16]	; (8003bd4 <HAL_IncTick+0x24>)
 8003bc2:	6013      	str	r3, [r2, #0]
}
 8003bc4:	bf00      	nop
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop
 8003bd0:	20000024 	.word	0x20000024
 8003bd4:	20000520 	.word	0x20000520

08003bd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	af00      	add	r7, sp, #0
  return uwTick;
 8003bdc:	4b03      	ldr	r3, [pc, #12]	; (8003bec <HAL_GetTick+0x14>)
 8003bde:	681b      	ldr	r3, [r3, #0]
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr
 8003bea:	bf00      	nop
 8003bec:	20000520 	.word	0x20000520

08003bf0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003bf8:	f7ff ffee 	bl	8003bd8 <HAL_GetTick>
 8003bfc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c08:	d005      	beq.n	8003c16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c0a:	4b0a      	ldr	r3, [pc, #40]	; (8003c34 <HAL_Delay+0x44>)
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	461a      	mov	r2, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	4413      	add	r3, r2
 8003c14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003c16:	bf00      	nop
 8003c18:	f7ff ffde 	bl	8003bd8 <HAL_GetTick>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	1ad3      	subs	r3, r2, r3
 8003c22:	68fa      	ldr	r2, [r7, #12]
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d8f7      	bhi.n	8003c18 <HAL_Delay+0x28>
  {
  }
}
 8003c28:	bf00      	nop
 8003c2a:	bf00      	nop
 8003c2c:	3710      	adds	r7, #16
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	20000024 	.word	0x20000024

08003c38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b085      	sub	sp, #20
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f003 0307 	and.w	r3, r3, #7
 8003c46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c48:	4b0c      	ldr	r3, [pc, #48]	; (8003c7c <__NVIC_SetPriorityGrouping+0x44>)
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c4e:	68ba      	ldr	r2, [r7, #8]
 8003c50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003c54:	4013      	ands	r3, r2
 8003c56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003c64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c6a:	4a04      	ldr	r2, [pc, #16]	; (8003c7c <__NVIC_SetPriorityGrouping+0x44>)
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	60d3      	str	r3, [r2, #12]
}
 8003c70:	bf00      	nop
 8003c72:	3714      	adds	r7, #20
 8003c74:	46bd      	mov	sp, r7
 8003c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7a:	4770      	bx	lr
 8003c7c:	e000ed00 	.word	0xe000ed00

08003c80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c80:	b480      	push	{r7}
 8003c82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c84:	4b04      	ldr	r3, [pc, #16]	; (8003c98 <__NVIC_GetPriorityGrouping+0x18>)
 8003c86:	68db      	ldr	r3, [r3, #12]
 8003c88:	0a1b      	lsrs	r3, r3, #8
 8003c8a:	f003 0307 	and.w	r3, r3, #7
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr
 8003c98:	e000ed00 	.word	0xe000ed00

08003c9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	db0b      	blt.n	8003cc6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003cae:	79fb      	ldrb	r3, [r7, #7]
 8003cb0:	f003 021f 	and.w	r2, r3, #31
 8003cb4:	4907      	ldr	r1, [pc, #28]	; (8003cd4 <__NVIC_EnableIRQ+0x38>)
 8003cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cba:	095b      	lsrs	r3, r3, #5
 8003cbc:	2001      	movs	r0, #1
 8003cbe:	fa00 f202 	lsl.w	r2, r0, r2
 8003cc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003cc6:	bf00      	nop
 8003cc8:	370c      	adds	r7, #12
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr
 8003cd2:	bf00      	nop
 8003cd4:	e000e100 	.word	0xe000e100

08003cd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b083      	sub	sp, #12
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	4603      	mov	r3, r0
 8003ce0:	6039      	str	r1, [r7, #0]
 8003ce2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ce4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	db0a      	blt.n	8003d02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	b2da      	uxtb	r2, r3
 8003cf0:	490c      	ldr	r1, [pc, #48]	; (8003d24 <__NVIC_SetPriority+0x4c>)
 8003cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cf6:	0112      	lsls	r2, r2, #4
 8003cf8:	b2d2      	uxtb	r2, r2
 8003cfa:	440b      	add	r3, r1
 8003cfc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d00:	e00a      	b.n	8003d18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	b2da      	uxtb	r2, r3
 8003d06:	4908      	ldr	r1, [pc, #32]	; (8003d28 <__NVIC_SetPriority+0x50>)
 8003d08:	79fb      	ldrb	r3, [r7, #7]
 8003d0a:	f003 030f 	and.w	r3, r3, #15
 8003d0e:	3b04      	subs	r3, #4
 8003d10:	0112      	lsls	r2, r2, #4
 8003d12:	b2d2      	uxtb	r2, r2
 8003d14:	440b      	add	r3, r1
 8003d16:	761a      	strb	r2, [r3, #24]
}
 8003d18:	bf00      	nop
 8003d1a:	370c      	adds	r7, #12
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr
 8003d24:	e000e100 	.word	0xe000e100
 8003d28:	e000ed00 	.word	0xe000ed00

08003d2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b089      	sub	sp, #36	; 0x24
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	60f8      	str	r0, [r7, #12]
 8003d34:	60b9      	str	r1, [r7, #8]
 8003d36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f003 0307 	and.w	r3, r3, #7
 8003d3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	f1c3 0307 	rsb	r3, r3, #7
 8003d46:	2b04      	cmp	r3, #4
 8003d48:	bf28      	it	cs
 8003d4a:	2304      	movcs	r3, #4
 8003d4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	3304      	adds	r3, #4
 8003d52:	2b06      	cmp	r3, #6
 8003d54:	d902      	bls.n	8003d5c <NVIC_EncodePriority+0x30>
 8003d56:	69fb      	ldr	r3, [r7, #28]
 8003d58:	3b03      	subs	r3, #3
 8003d5a:	e000      	b.n	8003d5e <NVIC_EncodePriority+0x32>
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d60:	f04f 32ff 	mov.w	r2, #4294967295
 8003d64:	69bb      	ldr	r3, [r7, #24]
 8003d66:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6a:	43da      	mvns	r2, r3
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	401a      	ands	r2, r3
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d74:	f04f 31ff 	mov.w	r1, #4294967295
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d7e:	43d9      	mvns	r1, r3
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d84:	4313      	orrs	r3, r2
         );
}
 8003d86:	4618      	mov	r0, r3
 8003d88:	3724      	adds	r7, #36	; 0x24
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d90:	4770      	bx	lr
	...

08003d94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b082      	sub	sp, #8
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003da4:	d301      	bcc.n	8003daa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003da6:	2301      	movs	r3, #1
 8003da8:	e00f      	b.n	8003dca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003daa:	4a0a      	ldr	r2, [pc, #40]	; (8003dd4 <SysTick_Config+0x40>)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	3b01      	subs	r3, #1
 8003db0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003db2:	210f      	movs	r1, #15
 8003db4:	f04f 30ff 	mov.w	r0, #4294967295
 8003db8:	f7ff ff8e 	bl	8003cd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003dbc:	4b05      	ldr	r3, [pc, #20]	; (8003dd4 <SysTick_Config+0x40>)
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003dc2:	4b04      	ldr	r3, [pc, #16]	; (8003dd4 <SysTick_Config+0x40>)
 8003dc4:	2207      	movs	r2, #7
 8003dc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003dc8:	2300      	movs	r3, #0
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3708      	adds	r7, #8
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop
 8003dd4:	e000e010 	.word	0xe000e010

08003dd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b082      	sub	sp, #8
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003de0:	6878      	ldr	r0, [r7, #4]
 8003de2:	f7ff ff29 	bl	8003c38 <__NVIC_SetPriorityGrouping>
}
 8003de6:	bf00      	nop
 8003de8:	3708      	adds	r7, #8
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}

08003dee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003dee:	b580      	push	{r7, lr}
 8003df0:	b086      	sub	sp, #24
 8003df2:	af00      	add	r7, sp, #0
 8003df4:	4603      	mov	r3, r0
 8003df6:	60b9      	str	r1, [r7, #8]
 8003df8:	607a      	str	r2, [r7, #4]
 8003dfa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e00:	f7ff ff3e 	bl	8003c80 <__NVIC_GetPriorityGrouping>
 8003e04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e06:	687a      	ldr	r2, [r7, #4]
 8003e08:	68b9      	ldr	r1, [r7, #8]
 8003e0a:	6978      	ldr	r0, [r7, #20]
 8003e0c:	f7ff ff8e 	bl	8003d2c <NVIC_EncodePriority>
 8003e10:	4602      	mov	r2, r0
 8003e12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e16:	4611      	mov	r1, r2
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f7ff ff5d 	bl	8003cd8 <__NVIC_SetPriority>
}
 8003e1e:	bf00      	nop
 8003e20:	3718      	adds	r7, #24
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}

08003e26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e26:	b580      	push	{r7, lr}
 8003e28:	b082      	sub	sp, #8
 8003e2a:	af00      	add	r7, sp, #0
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e34:	4618      	mov	r0, r3
 8003e36:	f7ff ff31 	bl	8003c9c <__NVIC_EnableIRQ>
}
 8003e3a:	bf00      	nop
 8003e3c:	3708      	adds	r7, #8
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}

08003e42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e42:	b580      	push	{r7, lr}
 8003e44:	b082      	sub	sp, #8
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f7ff ffa2 	bl	8003d94 <SysTick_Config>
 8003e50:	4603      	mov	r3, r0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3708      	adds	r7, #8
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
	...

08003e5c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b086      	sub	sp, #24
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003e64:	2300      	movs	r3, #0
 8003e66:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003e68:	f7ff feb6 	bl	8003bd8 <HAL_GetTick>
 8003e6c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d101      	bne.n	8003e78 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e099      	b.n	8003fac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2202      	movs	r2, #2
 8003e7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2200      	movs	r2, #0
 8003e84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f022 0201 	bic.w	r2, r2, #1
 8003e96:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e98:	e00f      	b.n	8003eba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e9a:	f7ff fe9d 	bl	8003bd8 <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	2b05      	cmp	r3, #5
 8003ea6:	d908      	bls.n	8003eba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2220      	movs	r2, #32
 8003eac:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2203      	movs	r2, #3
 8003eb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e078      	b.n	8003fac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0301 	and.w	r3, r3, #1
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d1e8      	bne.n	8003e9a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003ed0:	697a      	ldr	r2, [r7, #20]
 8003ed2:	4b38      	ldr	r3, [pc, #224]	; (8003fb4 <HAL_DMA_Init+0x158>)
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	685a      	ldr	r2, [r3, #4]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ee6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	691b      	ldr	r3, [r3, #16]
 8003eec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ef2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	699b      	ldr	r3, [r3, #24]
 8003ef8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003efe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6a1b      	ldr	r3, [r3, #32]
 8003f04:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f06:	697a      	ldr	r2, [r7, #20]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f10:	2b04      	cmp	r3, #4
 8003f12:	d107      	bne.n	8003f24 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	697a      	ldr	r2, [r7, #20]
 8003f20:	4313      	orrs	r3, r2
 8003f22:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	697a      	ldr	r2, [r7, #20]
 8003f2a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	695b      	ldr	r3, [r3, #20]
 8003f32:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	f023 0307 	bic.w	r3, r3, #7
 8003f3a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f40:	697a      	ldr	r2, [r7, #20]
 8003f42:	4313      	orrs	r3, r2
 8003f44:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4a:	2b04      	cmp	r3, #4
 8003f4c:	d117      	bne.n	8003f7e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f52:	697a      	ldr	r2, [r7, #20]
 8003f54:	4313      	orrs	r3, r2
 8003f56:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d00e      	beq.n	8003f7e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f000 fb01 	bl	8004568 <DMA_CheckFifoParam>
 8003f66:	4603      	mov	r3, r0
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d008      	beq.n	8003f7e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2240      	movs	r2, #64	; 0x40
 8003f70:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2201      	movs	r2, #1
 8003f76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e016      	b.n	8003fac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	697a      	ldr	r2, [r7, #20]
 8003f84:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	f000 fab8 	bl	80044fc <DMA_CalcBaseAndBitshift>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f94:	223f      	movs	r2, #63	; 0x3f
 8003f96:	409a      	lsls	r2, r3
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003faa:	2300      	movs	r3, #0
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	3718      	adds	r7, #24
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}
 8003fb4:	f010803f 	.word	0xf010803f

08003fb8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b086      	sub	sp, #24
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	60f8      	str	r0, [r7, #12]
 8003fc0:	60b9      	str	r1, [r7, #8]
 8003fc2:	607a      	str	r2, [r7, #4]
 8003fc4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fce:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d101      	bne.n	8003fde <HAL_DMA_Start_IT+0x26>
 8003fda:	2302      	movs	r3, #2
 8003fdc:	e040      	b.n	8004060 <HAL_DMA_Start_IT+0xa8>
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d12f      	bne.n	8004052 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2202      	movs	r2, #2
 8003ff6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	687a      	ldr	r2, [r7, #4]
 8004004:	68b9      	ldr	r1, [r7, #8]
 8004006:	68f8      	ldr	r0, [r7, #12]
 8004008:	f000 fa4a 	bl	80044a0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004010:	223f      	movs	r2, #63	; 0x3f
 8004012:	409a      	lsls	r2, r3
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f042 0216 	orr.w	r2, r2, #22
 8004026:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800402c:	2b00      	cmp	r3, #0
 800402e:	d007      	beq.n	8004040 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f042 0208 	orr.w	r2, r2, #8
 800403e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f042 0201 	orr.w	r2, r2, #1
 800404e:	601a      	str	r2, [r3, #0]
 8004050:	e005      	b.n	800405e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800405a:	2302      	movs	r3, #2
 800405c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800405e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004060:	4618      	mov	r0, r3
 8004062:	3718      	adds	r7, #24
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}

08004068 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b084      	sub	sp, #16
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004074:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004076:	f7ff fdaf 	bl	8003bd8 <HAL_GetTick>
 800407a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004082:	b2db      	uxtb	r3, r3
 8004084:	2b02      	cmp	r3, #2
 8004086:	d008      	beq.n	800409a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2280      	movs	r2, #128	; 0x80
 800408c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e052      	b.n	8004140 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f022 0216 	bic.w	r2, r2, #22
 80040a8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	695a      	ldr	r2, [r3, #20]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80040b8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d103      	bne.n	80040ca <HAL_DMA_Abort+0x62>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d007      	beq.n	80040da <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f022 0208 	bic.w	r2, r2, #8
 80040d8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	681a      	ldr	r2, [r3, #0]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f022 0201 	bic.w	r2, r2, #1
 80040e8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80040ea:	e013      	b.n	8004114 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80040ec:	f7ff fd74 	bl	8003bd8 <HAL_GetTick>
 80040f0:	4602      	mov	r2, r0
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	2b05      	cmp	r3, #5
 80040f8:	d90c      	bls.n	8004114 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2220      	movs	r2, #32
 80040fe:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2203      	movs	r2, #3
 8004104:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004110:	2303      	movs	r3, #3
 8004112:	e015      	b.n	8004140 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 0301 	and.w	r3, r3, #1
 800411e:	2b00      	cmp	r3, #0
 8004120:	d1e4      	bne.n	80040ec <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004126:	223f      	movs	r2, #63	; 0x3f
 8004128:	409a      	lsls	r2, r3
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800413e:	2300      	movs	r3, #0
}
 8004140:	4618      	mov	r0, r3
 8004142:	3710      	adds	r7, #16
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004156:	b2db      	uxtb	r3, r3
 8004158:	2b02      	cmp	r3, #2
 800415a:	d004      	beq.n	8004166 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2280      	movs	r2, #128	; 0x80
 8004160:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e00c      	b.n	8004180 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2205      	movs	r2, #5
 800416a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f022 0201 	bic.w	r2, r2, #1
 800417c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800417e:	2300      	movs	r3, #0
}
 8004180:	4618      	mov	r0, r3
 8004182:	370c      	adds	r7, #12
 8004184:	46bd      	mov	sp, r7
 8004186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418a:	4770      	bx	lr

0800418c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b086      	sub	sp, #24
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004194:	2300      	movs	r3, #0
 8004196:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004198:	4b8e      	ldr	r3, [pc, #568]	; (80043d4 <HAL_DMA_IRQHandler+0x248>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a8e      	ldr	r2, [pc, #568]	; (80043d8 <HAL_DMA_IRQHandler+0x24c>)
 800419e:	fba2 2303 	umull	r2, r3, r2, r3
 80041a2:	0a9b      	lsrs	r3, r3, #10
 80041a4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041aa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041b6:	2208      	movs	r2, #8
 80041b8:	409a      	lsls	r2, r3
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	4013      	ands	r3, r2
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d01a      	beq.n	80041f8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 0304 	and.w	r3, r3, #4
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d013      	beq.n	80041f8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f022 0204 	bic.w	r2, r2, #4
 80041de:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041e4:	2208      	movs	r2, #8
 80041e6:	409a      	lsls	r2, r3
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041f0:	f043 0201 	orr.w	r2, r3, #1
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041fc:	2201      	movs	r2, #1
 80041fe:	409a      	lsls	r2, r3
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	4013      	ands	r3, r2
 8004204:	2b00      	cmp	r3, #0
 8004206:	d012      	beq.n	800422e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	695b      	ldr	r3, [r3, #20]
 800420e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004212:	2b00      	cmp	r3, #0
 8004214:	d00b      	beq.n	800422e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800421a:	2201      	movs	r2, #1
 800421c:	409a      	lsls	r2, r3
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004226:	f043 0202 	orr.w	r2, r3, #2
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004232:	2204      	movs	r2, #4
 8004234:	409a      	lsls	r2, r3
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	4013      	ands	r3, r2
 800423a:	2b00      	cmp	r3, #0
 800423c:	d012      	beq.n	8004264 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 0302 	and.w	r3, r3, #2
 8004248:	2b00      	cmp	r3, #0
 800424a:	d00b      	beq.n	8004264 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004250:	2204      	movs	r2, #4
 8004252:	409a      	lsls	r2, r3
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800425c:	f043 0204 	orr.w	r2, r3, #4
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004268:	2210      	movs	r2, #16
 800426a:	409a      	lsls	r2, r3
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	4013      	ands	r3, r2
 8004270:	2b00      	cmp	r3, #0
 8004272:	d043      	beq.n	80042fc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 0308 	and.w	r3, r3, #8
 800427e:	2b00      	cmp	r3, #0
 8004280:	d03c      	beq.n	80042fc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004286:	2210      	movs	r2, #16
 8004288:	409a      	lsls	r2, r3
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004298:	2b00      	cmp	r3, #0
 800429a:	d018      	beq.n	80042ce <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d108      	bne.n	80042bc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d024      	beq.n	80042fc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	4798      	blx	r3
 80042ba:	e01f      	b.n	80042fc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d01b      	beq.n	80042fc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	4798      	blx	r3
 80042cc:	e016      	b.n	80042fc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d107      	bne.n	80042ec <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f022 0208 	bic.w	r2, r2, #8
 80042ea:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d003      	beq.n	80042fc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004300:	2220      	movs	r2, #32
 8004302:	409a      	lsls	r2, r3
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	4013      	ands	r3, r2
 8004308:	2b00      	cmp	r3, #0
 800430a:	f000 808f 	beq.w	800442c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f003 0310 	and.w	r3, r3, #16
 8004318:	2b00      	cmp	r3, #0
 800431a:	f000 8087 	beq.w	800442c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004322:	2220      	movs	r2, #32
 8004324:	409a      	lsls	r2, r3
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004330:	b2db      	uxtb	r3, r3
 8004332:	2b05      	cmp	r3, #5
 8004334:	d136      	bne.n	80043a4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f022 0216 	bic.w	r2, r2, #22
 8004344:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	695a      	ldr	r2, [r3, #20]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004354:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800435a:	2b00      	cmp	r3, #0
 800435c:	d103      	bne.n	8004366 <HAL_DMA_IRQHandler+0x1da>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004362:	2b00      	cmp	r3, #0
 8004364:	d007      	beq.n	8004376 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f022 0208 	bic.w	r2, r2, #8
 8004374:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800437a:	223f      	movs	r2, #63	; 0x3f
 800437c:	409a      	lsls	r2, r3
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2201      	movs	r2, #1
 8004386:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004396:	2b00      	cmp	r3, #0
 8004398:	d07e      	beq.n	8004498 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	4798      	blx	r3
        }
        return;
 80043a2:	e079      	b.n	8004498 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d01d      	beq.n	80043ee <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d10d      	bne.n	80043dc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d031      	beq.n	800442c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043cc:	6878      	ldr	r0, [r7, #4]
 80043ce:	4798      	blx	r3
 80043d0:	e02c      	b.n	800442c <HAL_DMA_IRQHandler+0x2a0>
 80043d2:	bf00      	nop
 80043d4:	2000001c 	.word	0x2000001c
 80043d8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d023      	beq.n	800442c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	4798      	blx	r3
 80043ec:	e01e      	b.n	800442c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d10f      	bne.n	800441c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f022 0210 	bic.w	r2, r2, #16
 800440a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2200      	movs	r2, #0
 8004418:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004420:	2b00      	cmp	r3, #0
 8004422:	d003      	beq.n	800442c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004428:	6878      	ldr	r0, [r7, #4]
 800442a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004430:	2b00      	cmp	r3, #0
 8004432:	d032      	beq.n	800449a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004438:	f003 0301 	and.w	r3, r3, #1
 800443c:	2b00      	cmp	r3, #0
 800443e:	d022      	beq.n	8004486 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2205      	movs	r2, #5
 8004444:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f022 0201 	bic.w	r2, r2, #1
 8004456:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	3301      	adds	r3, #1
 800445c:	60bb      	str	r3, [r7, #8]
 800445e:	697a      	ldr	r2, [r7, #20]
 8004460:	429a      	cmp	r2, r3
 8004462:	d307      	bcc.n	8004474 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f003 0301 	and.w	r3, r3, #1
 800446e:	2b00      	cmp	r3, #0
 8004470:	d1f2      	bne.n	8004458 <HAL_DMA_IRQHandler+0x2cc>
 8004472:	e000      	b.n	8004476 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004474:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2201      	movs	r2, #1
 800447a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2200      	movs	r2, #0
 8004482:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800448a:	2b00      	cmp	r3, #0
 800448c:	d005      	beq.n	800449a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	4798      	blx	r3
 8004496:	e000      	b.n	800449a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004498:	bf00      	nop
    }
  }
}
 800449a:	3718      	adds	r7, #24
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}

080044a0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b085      	sub	sp, #20
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	60f8      	str	r0, [r7, #12]
 80044a8:	60b9      	str	r1, [r7, #8]
 80044aa:	607a      	str	r2, [r7, #4]
 80044ac:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80044bc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	683a      	ldr	r2, [r7, #0]
 80044c4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	2b40      	cmp	r3, #64	; 0x40
 80044cc:	d108      	bne.n	80044e0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	68ba      	ldr	r2, [r7, #8]
 80044dc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80044de:	e007      	b.n	80044f0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	68ba      	ldr	r2, [r7, #8]
 80044e6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	687a      	ldr	r2, [r7, #4]
 80044ee:	60da      	str	r2, [r3, #12]
}
 80044f0:	bf00      	nop
 80044f2:	3714      	adds	r7, #20
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr

080044fc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b085      	sub	sp, #20
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	b2db      	uxtb	r3, r3
 800450a:	3b10      	subs	r3, #16
 800450c:	4a14      	ldr	r2, [pc, #80]	; (8004560 <DMA_CalcBaseAndBitshift+0x64>)
 800450e:	fba2 2303 	umull	r2, r3, r2, r3
 8004512:	091b      	lsrs	r3, r3, #4
 8004514:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004516:	4a13      	ldr	r2, [pc, #76]	; (8004564 <DMA_CalcBaseAndBitshift+0x68>)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	4413      	add	r3, r2
 800451c:	781b      	ldrb	r3, [r3, #0]
 800451e:	461a      	mov	r2, r3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2b03      	cmp	r3, #3
 8004528:	d909      	bls.n	800453e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004532:	f023 0303 	bic.w	r3, r3, #3
 8004536:	1d1a      	adds	r2, r3, #4
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	659a      	str	r2, [r3, #88]	; 0x58
 800453c:	e007      	b.n	800454e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004546:	f023 0303 	bic.w	r3, r3, #3
 800454a:	687a      	ldr	r2, [r7, #4]
 800454c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004552:	4618      	mov	r0, r3
 8004554:	3714      	adds	r7, #20
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr
 800455e:	bf00      	nop
 8004560:	aaaaaaab 	.word	0xaaaaaaab
 8004564:	08008438 	.word	0x08008438

08004568 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004568:	b480      	push	{r7}
 800456a:	b085      	sub	sp, #20
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004570:	2300      	movs	r3, #0
 8004572:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004578:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	699b      	ldr	r3, [r3, #24]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d11f      	bne.n	80045c2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	2b03      	cmp	r3, #3
 8004586:	d856      	bhi.n	8004636 <DMA_CheckFifoParam+0xce>
 8004588:	a201      	add	r2, pc, #4	; (adr r2, 8004590 <DMA_CheckFifoParam+0x28>)
 800458a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800458e:	bf00      	nop
 8004590:	080045a1 	.word	0x080045a1
 8004594:	080045b3 	.word	0x080045b3
 8004598:	080045a1 	.word	0x080045a1
 800459c:	08004637 	.word	0x08004637
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d046      	beq.n	800463a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045b0:	e043      	b.n	800463a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045b6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80045ba:	d140      	bne.n	800463e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045c0:	e03d      	b.n	800463e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	699b      	ldr	r3, [r3, #24]
 80045c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045ca:	d121      	bne.n	8004610 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	2b03      	cmp	r3, #3
 80045d0:	d837      	bhi.n	8004642 <DMA_CheckFifoParam+0xda>
 80045d2:	a201      	add	r2, pc, #4	; (adr r2, 80045d8 <DMA_CheckFifoParam+0x70>)
 80045d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045d8:	080045e9 	.word	0x080045e9
 80045dc:	080045ef 	.word	0x080045ef
 80045e0:	080045e9 	.word	0x080045e9
 80045e4:	08004601 	.word	0x08004601
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	73fb      	strb	r3, [r7, #15]
      break;
 80045ec:	e030      	b.n	8004650 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d025      	beq.n	8004646 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045fe:	e022      	b.n	8004646 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004604:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004608:	d11f      	bne.n	800464a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800460e:	e01c      	b.n	800464a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	2b02      	cmp	r3, #2
 8004614:	d903      	bls.n	800461e <DMA_CheckFifoParam+0xb6>
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	2b03      	cmp	r3, #3
 800461a:	d003      	beq.n	8004624 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800461c:	e018      	b.n	8004650 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	73fb      	strb	r3, [r7, #15]
      break;
 8004622:	e015      	b.n	8004650 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004628:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800462c:	2b00      	cmp	r3, #0
 800462e:	d00e      	beq.n	800464e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	73fb      	strb	r3, [r7, #15]
      break;
 8004634:	e00b      	b.n	800464e <DMA_CheckFifoParam+0xe6>
      break;
 8004636:	bf00      	nop
 8004638:	e00a      	b.n	8004650 <DMA_CheckFifoParam+0xe8>
      break;
 800463a:	bf00      	nop
 800463c:	e008      	b.n	8004650 <DMA_CheckFifoParam+0xe8>
      break;
 800463e:	bf00      	nop
 8004640:	e006      	b.n	8004650 <DMA_CheckFifoParam+0xe8>
      break;
 8004642:	bf00      	nop
 8004644:	e004      	b.n	8004650 <DMA_CheckFifoParam+0xe8>
      break;
 8004646:	bf00      	nop
 8004648:	e002      	b.n	8004650 <DMA_CheckFifoParam+0xe8>
      break;   
 800464a:	bf00      	nop
 800464c:	e000      	b.n	8004650 <DMA_CheckFifoParam+0xe8>
      break;
 800464e:	bf00      	nop
    }
  } 
  
  return status; 
 8004650:	7bfb      	ldrb	r3, [r7, #15]
}
 8004652:	4618      	mov	r0, r3
 8004654:	3714      	adds	r7, #20
 8004656:	46bd      	mov	sp, r7
 8004658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465c:	4770      	bx	lr
 800465e:	bf00      	nop

08004660 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004660:	b480      	push	{r7}
 8004662:	b089      	sub	sp, #36	; 0x24
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800466a:	2300      	movs	r3, #0
 800466c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800466e:	2300      	movs	r3, #0
 8004670:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004672:	2300      	movs	r3, #0
 8004674:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004676:	2300      	movs	r3, #0
 8004678:	61fb      	str	r3, [r7, #28]
 800467a:	e159      	b.n	8004930 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800467c:	2201      	movs	r2, #1
 800467e:	69fb      	ldr	r3, [r7, #28]
 8004680:	fa02 f303 	lsl.w	r3, r2, r3
 8004684:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	697a      	ldr	r2, [r7, #20]
 800468c:	4013      	ands	r3, r2
 800468e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004690:	693a      	ldr	r2, [r7, #16]
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	429a      	cmp	r2, r3
 8004696:	f040 8148 	bne.w	800492a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	f003 0303 	and.w	r3, r3, #3
 80046a2:	2b01      	cmp	r3, #1
 80046a4:	d005      	beq.n	80046b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80046ae:	2b02      	cmp	r3, #2
 80046b0:	d130      	bne.n	8004714 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80046b8:	69fb      	ldr	r3, [r7, #28]
 80046ba:	005b      	lsls	r3, r3, #1
 80046bc:	2203      	movs	r2, #3
 80046be:	fa02 f303 	lsl.w	r3, r2, r3
 80046c2:	43db      	mvns	r3, r3
 80046c4:	69ba      	ldr	r2, [r7, #24]
 80046c6:	4013      	ands	r3, r2
 80046c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	68da      	ldr	r2, [r3, #12]
 80046ce:	69fb      	ldr	r3, [r7, #28]
 80046d0:	005b      	lsls	r3, r3, #1
 80046d2:	fa02 f303 	lsl.w	r3, r2, r3
 80046d6:	69ba      	ldr	r2, [r7, #24]
 80046d8:	4313      	orrs	r3, r2
 80046da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	69ba      	ldr	r2, [r7, #24]
 80046e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80046e8:	2201      	movs	r2, #1
 80046ea:	69fb      	ldr	r3, [r7, #28]
 80046ec:	fa02 f303 	lsl.w	r3, r2, r3
 80046f0:	43db      	mvns	r3, r3
 80046f2:	69ba      	ldr	r2, [r7, #24]
 80046f4:	4013      	ands	r3, r2
 80046f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	091b      	lsrs	r3, r3, #4
 80046fe:	f003 0201 	and.w	r2, r3, #1
 8004702:	69fb      	ldr	r3, [r7, #28]
 8004704:	fa02 f303 	lsl.w	r3, r2, r3
 8004708:	69ba      	ldr	r2, [r7, #24]
 800470a:	4313      	orrs	r3, r2
 800470c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	69ba      	ldr	r2, [r7, #24]
 8004712:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	f003 0303 	and.w	r3, r3, #3
 800471c:	2b03      	cmp	r3, #3
 800471e:	d017      	beq.n	8004750 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	68db      	ldr	r3, [r3, #12]
 8004724:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004726:	69fb      	ldr	r3, [r7, #28]
 8004728:	005b      	lsls	r3, r3, #1
 800472a:	2203      	movs	r2, #3
 800472c:	fa02 f303 	lsl.w	r3, r2, r3
 8004730:	43db      	mvns	r3, r3
 8004732:	69ba      	ldr	r2, [r7, #24]
 8004734:	4013      	ands	r3, r2
 8004736:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	689a      	ldr	r2, [r3, #8]
 800473c:	69fb      	ldr	r3, [r7, #28]
 800473e:	005b      	lsls	r3, r3, #1
 8004740:	fa02 f303 	lsl.w	r3, r2, r3
 8004744:	69ba      	ldr	r2, [r7, #24]
 8004746:	4313      	orrs	r3, r2
 8004748:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	69ba      	ldr	r2, [r7, #24]
 800474e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	f003 0303 	and.w	r3, r3, #3
 8004758:	2b02      	cmp	r3, #2
 800475a:	d123      	bne.n	80047a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800475c:	69fb      	ldr	r3, [r7, #28]
 800475e:	08da      	lsrs	r2, r3, #3
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	3208      	adds	r2, #8
 8004764:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004768:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	f003 0307 	and.w	r3, r3, #7
 8004770:	009b      	lsls	r3, r3, #2
 8004772:	220f      	movs	r2, #15
 8004774:	fa02 f303 	lsl.w	r3, r2, r3
 8004778:	43db      	mvns	r3, r3
 800477a:	69ba      	ldr	r2, [r7, #24]
 800477c:	4013      	ands	r3, r2
 800477e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	691a      	ldr	r2, [r3, #16]
 8004784:	69fb      	ldr	r3, [r7, #28]
 8004786:	f003 0307 	and.w	r3, r3, #7
 800478a:	009b      	lsls	r3, r3, #2
 800478c:	fa02 f303 	lsl.w	r3, r2, r3
 8004790:	69ba      	ldr	r2, [r7, #24]
 8004792:	4313      	orrs	r3, r2
 8004794:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004796:	69fb      	ldr	r3, [r7, #28]
 8004798:	08da      	lsrs	r2, r3, #3
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	3208      	adds	r2, #8
 800479e:	69b9      	ldr	r1, [r7, #24]
 80047a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	005b      	lsls	r3, r3, #1
 80047ae:	2203      	movs	r2, #3
 80047b0:	fa02 f303 	lsl.w	r3, r2, r3
 80047b4:	43db      	mvns	r3, r3
 80047b6:	69ba      	ldr	r2, [r7, #24]
 80047b8:	4013      	ands	r3, r2
 80047ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f003 0203 	and.w	r2, r3, #3
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	005b      	lsls	r3, r3, #1
 80047c8:	fa02 f303 	lsl.w	r3, r2, r3
 80047cc:	69ba      	ldr	r2, [r7, #24]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	69ba      	ldr	r2, [r7, #24]
 80047d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	f000 80a2 	beq.w	800492a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047e6:	2300      	movs	r3, #0
 80047e8:	60fb      	str	r3, [r7, #12]
 80047ea:	4b57      	ldr	r3, [pc, #348]	; (8004948 <HAL_GPIO_Init+0x2e8>)
 80047ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047ee:	4a56      	ldr	r2, [pc, #344]	; (8004948 <HAL_GPIO_Init+0x2e8>)
 80047f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80047f4:	6453      	str	r3, [r2, #68]	; 0x44
 80047f6:	4b54      	ldr	r3, [pc, #336]	; (8004948 <HAL_GPIO_Init+0x2e8>)
 80047f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047fe:	60fb      	str	r3, [r7, #12]
 8004800:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004802:	4a52      	ldr	r2, [pc, #328]	; (800494c <HAL_GPIO_Init+0x2ec>)
 8004804:	69fb      	ldr	r3, [r7, #28]
 8004806:	089b      	lsrs	r3, r3, #2
 8004808:	3302      	adds	r3, #2
 800480a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800480e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004810:	69fb      	ldr	r3, [r7, #28]
 8004812:	f003 0303 	and.w	r3, r3, #3
 8004816:	009b      	lsls	r3, r3, #2
 8004818:	220f      	movs	r2, #15
 800481a:	fa02 f303 	lsl.w	r3, r2, r3
 800481e:	43db      	mvns	r3, r3
 8004820:	69ba      	ldr	r2, [r7, #24]
 8004822:	4013      	ands	r3, r2
 8004824:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	4a49      	ldr	r2, [pc, #292]	; (8004950 <HAL_GPIO_Init+0x2f0>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d019      	beq.n	8004862 <HAL_GPIO_Init+0x202>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a48      	ldr	r2, [pc, #288]	; (8004954 <HAL_GPIO_Init+0x2f4>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d013      	beq.n	800485e <HAL_GPIO_Init+0x1fe>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a47      	ldr	r2, [pc, #284]	; (8004958 <HAL_GPIO_Init+0x2f8>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d00d      	beq.n	800485a <HAL_GPIO_Init+0x1fa>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	4a46      	ldr	r2, [pc, #280]	; (800495c <HAL_GPIO_Init+0x2fc>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d007      	beq.n	8004856 <HAL_GPIO_Init+0x1f6>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	4a45      	ldr	r2, [pc, #276]	; (8004960 <HAL_GPIO_Init+0x300>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d101      	bne.n	8004852 <HAL_GPIO_Init+0x1f2>
 800484e:	2304      	movs	r3, #4
 8004850:	e008      	b.n	8004864 <HAL_GPIO_Init+0x204>
 8004852:	2307      	movs	r3, #7
 8004854:	e006      	b.n	8004864 <HAL_GPIO_Init+0x204>
 8004856:	2303      	movs	r3, #3
 8004858:	e004      	b.n	8004864 <HAL_GPIO_Init+0x204>
 800485a:	2302      	movs	r3, #2
 800485c:	e002      	b.n	8004864 <HAL_GPIO_Init+0x204>
 800485e:	2301      	movs	r3, #1
 8004860:	e000      	b.n	8004864 <HAL_GPIO_Init+0x204>
 8004862:	2300      	movs	r3, #0
 8004864:	69fa      	ldr	r2, [r7, #28]
 8004866:	f002 0203 	and.w	r2, r2, #3
 800486a:	0092      	lsls	r2, r2, #2
 800486c:	4093      	lsls	r3, r2
 800486e:	69ba      	ldr	r2, [r7, #24]
 8004870:	4313      	orrs	r3, r2
 8004872:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004874:	4935      	ldr	r1, [pc, #212]	; (800494c <HAL_GPIO_Init+0x2ec>)
 8004876:	69fb      	ldr	r3, [r7, #28]
 8004878:	089b      	lsrs	r3, r3, #2
 800487a:	3302      	adds	r3, #2
 800487c:	69ba      	ldr	r2, [r7, #24]
 800487e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004882:	4b38      	ldr	r3, [pc, #224]	; (8004964 <HAL_GPIO_Init+0x304>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	43db      	mvns	r3, r3
 800488c:	69ba      	ldr	r2, [r7, #24]
 800488e:	4013      	ands	r3, r2
 8004890:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d003      	beq.n	80048a6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800489e:	69ba      	ldr	r2, [r7, #24]
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80048a6:	4a2f      	ldr	r2, [pc, #188]	; (8004964 <HAL_GPIO_Init+0x304>)
 80048a8:	69bb      	ldr	r3, [r7, #24]
 80048aa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80048ac:	4b2d      	ldr	r3, [pc, #180]	; (8004964 <HAL_GPIO_Init+0x304>)
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	43db      	mvns	r3, r3
 80048b6:	69ba      	ldr	r2, [r7, #24]
 80048b8:	4013      	ands	r3, r2
 80048ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d003      	beq.n	80048d0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80048c8:	69ba      	ldr	r2, [r7, #24]
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	4313      	orrs	r3, r2
 80048ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80048d0:	4a24      	ldr	r2, [pc, #144]	; (8004964 <HAL_GPIO_Init+0x304>)
 80048d2:	69bb      	ldr	r3, [r7, #24]
 80048d4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80048d6:	4b23      	ldr	r3, [pc, #140]	; (8004964 <HAL_GPIO_Init+0x304>)
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	43db      	mvns	r3, r3
 80048e0:	69ba      	ldr	r2, [r7, #24]
 80048e2:	4013      	ands	r3, r2
 80048e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d003      	beq.n	80048fa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80048f2:	69ba      	ldr	r2, [r7, #24]
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	4313      	orrs	r3, r2
 80048f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80048fa:	4a1a      	ldr	r2, [pc, #104]	; (8004964 <HAL_GPIO_Init+0x304>)
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004900:	4b18      	ldr	r3, [pc, #96]	; (8004964 <HAL_GPIO_Init+0x304>)
 8004902:	68db      	ldr	r3, [r3, #12]
 8004904:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	43db      	mvns	r3, r3
 800490a:	69ba      	ldr	r2, [r7, #24]
 800490c:	4013      	ands	r3, r2
 800490e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004918:	2b00      	cmp	r3, #0
 800491a:	d003      	beq.n	8004924 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800491c:	69ba      	ldr	r2, [r7, #24]
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	4313      	orrs	r3, r2
 8004922:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004924:	4a0f      	ldr	r2, [pc, #60]	; (8004964 <HAL_GPIO_Init+0x304>)
 8004926:	69bb      	ldr	r3, [r7, #24]
 8004928:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800492a:	69fb      	ldr	r3, [r7, #28]
 800492c:	3301      	adds	r3, #1
 800492e:	61fb      	str	r3, [r7, #28]
 8004930:	69fb      	ldr	r3, [r7, #28]
 8004932:	2b0f      	cmp	r3, #15
 8004934:	f67f aea2 	bls.w	800467c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004938:	bf00      	nop
 800493a:	bf00      	nop
 800493c:	3724      	adds	r7, #36	; 0x24
 800493e:	46bd      	mov	sp, r7
 8004940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004944:	4770      	bx	lr
 8004946:	bf00      	nop
 8004948:	40023800 	.word	0x40023800
 800494c:	40013800 	.word	0x40013800
 8004950:	40020000 	.word	0x40020000
 8004954:	40020400 	.word	0x40020400
 8004958:	40020800 	.word	0x40020800
 800495c:	40020c00 	.word	0x40020c00
 8004960:	40021000 	.word	0x40021000
 8004964:	40013c00 	.word	0x40013c00

08004968 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004968:	b480      	push	{r7}
 800496a:	b085      	sub	sp, #20
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
 8004970:	460b      	mov	r3, r1
 8004972:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	691a      	ldr	r2, [r3, #16]
 8004978:	887b      	ldrh	r3, [r7, #2]
 800497a:	4013      	ands	r3, r2
 800497c:	2b00      	cmp	r3, #0
 800497e:	d002      	beq.n	8004986 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004980:	2301      	movs	r3, #1
 8004982:	73fb      	strb	r3, [r7, #15]
 8004984:	e001      	b.n	800498a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004986:	2300      	movs	r3, #0
 8004988:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800498a:	7bfb      	ldrb	r3, [r7, #15]
}
 800498c:	4618      	mov	r0, r3
 800498e:	3714      	adds	r7, #20
 8004990:	46bd      	mov	sp, r7
 8004992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004996:	4770      	bx	lr

08004998 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004998:	b480      	push	{r7}
 800499a:	b083      	sub	sp, #12
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
 80049a0:	460b      	mov	r3, r1
 80049a2:	807b      	strh	r3, [r7, #2]
 80049a4:	4613      	mov	r3, r2
 80049a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80049a8:	787b      	ldrb	r3, [r7, #1]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d003      	beq.n	80049b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80049ae:	887a      	ldrh	r2, [r7, #2]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80049b4:	e003      	b.n	80049be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80049b6:	887b      	ldrh	r3, [r7, #2]
 80049b8:	041a      	lsls	r2, r3, #16
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	619a      	str	r2, [r3, #24]
}
 80049be:	bf00      	nop
 80049c0:	370c      	adds	r7, #12
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr
	...

080049cc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b084      	sub	sp, #16
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d101      	bne.n	80049de <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e12b      	b.n	8004c36 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d106      	bne.n	80049f8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f7fe fe1a 	bl	800362c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2224      	movs	r2, #36	; 0x24
 80049fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f022 0201 	bic.w	r2, r2, #1
 8004a0e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004a1e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004a2e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004a30:	f001 f888 	bl	8005b44 <HAL_RCC_GetPCLK1Freq>
 8004a34:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	4a81      	ldr	r2, [pc, #516]	; (8004c40 <HAL_I2C_Init+0x274>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d807      	bhi.n	8004a50 <HAL_I2C_Init+0x84>
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	4a80      	ldr	r2, [pc, #512]	; (8004c44 <HAL_I2C_Init+0x278>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	bf94      	ite	ls
 8004a48:	2301      	movls	r3, #1
 8004a4a:	2300      	movhi	r3, #0
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	e006      	b.n	8004a5e <HAL_I2C_Init+0x92>
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	4a7d      	ldr	r2, [pc, #500]	; (8004c48 <HAL_I2C_Init+0x27c>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	bf94      	ite	ls
 8004a58:	2301      	movls	r3, #1
 8004a5a:	2300      	movhi	r3, #0
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d001      	beq.n	8004a66 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	e0e7      	b.n	8004c36 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	4a78      	ldr	r2, [pc, #480]	; (8004c4c <HAL_I2C_Init+0x280>)
 8004a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a6e:	0c9b      	lsrs	r3, r3, #18
 8004a70:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	68ba      	ldr	r2, [r7, #8]
 8004a82:	430a      	orrs	r2, r1
 8004a84:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	6a1b      	ldr	r3, [r3, #32]
 8004a8c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	4a6a      	ldr	r2, [pc, #424]	; (8004c40 <HAL_I2C_Init+0x274>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d802      	bhi.n	8004aa0 <HAL_I2C_Init+0xd4>
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	3301      	adds	r3, #1
 8004a9e:	e009      	b.n	8004ab4 <HAL_I2C_Init+0xe8>
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004aa6:	fb02 f303 	mul.w	r3, r2, r3
 8004aaa:	4a69      	ldr	r2, [pc, #420]	; (8004c50 <HAL_I2C_Init+0x284>)
 8004aac:	fba2 2303 	umull	r2, r3, r2, r3
 8004ab0:	099b      	lsrs	r3, r3, #6
 8004ab2:	3301      	adds	r3, #1
 8004ab4:	687a      	ldr	r2, [r7, #4]
 8004ab6:	6812      	ldr	r2, [r2, #0]
 8004ab8:	430b      	orrs	r3, r1
 8004aba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	69db      	ldr	r3, [r3, #28]
 8004ac2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004ac6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	495c      	ldr	r1, [pc, #368]	; (8004c40 <HAL_I2C_Init+0x274>)
 8004ad0:	428b      	cmp	r3, r1
 8004ad2:	d819      	bhi.n	8004b08 <HAL_I2C_Init+0x13c>
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	1e59      	subs	r1, r3, #1
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	005b      	lsls	r3, r3, #1
 8004ade:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ae2:	1c59      	adds	r1, r3, #1
 8004ae4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004ae8:	400b      	ands	r3, r1
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d00a      	beq.n	8004b04 <HAL_I2C_Init+0x138>
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	1e59      	subs	r1, r3, #1
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	005b      	lsls	r3, r3, #1
 8004af8:	fbb1 f3f3 	udiv	r3, r1, r3
 8004afc:	3301      	adds	r3, #1
 8004afe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b02:	e051      	b.n	8004ba8 <HAL_I2C_Init+0x1dc>
 8004b04:	2304      	movs	r3, #4
 8004b06:	e04f      	b.n	8004ba8 <HAL_I2C_Init+0x1dc>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d111      	bne.n	8004b34 <HAL_I2C_Init+0x168>
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	1e58      	subs	r0, r3, #1
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6859      	ldr	r1, [r3, #4]
 8004b18:	460b      	mov	r3, r1
 8004b1a:	005b      	lsls	r3, r3, #1
 8004b1c:	440b      	add	r3, r1
 8004b1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b22:	3301      	adds	r3, #1
 8004b24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	bf0c      	ite	eq
 8004b2c:	2301      	moveq	r3, #1
 8004b2e:	2300      	movne	r3, #0
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	e012      	b.n	8004b5a <HAL_I2C_Init+0x18e>
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	1e58      	subs	r0, r3, #1
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6859      	ldr	r1, [r3, #4]
 8004b3c:	460b      	mov	r3, r1
 8004b3e:	009b      	lsls	r3, r3, #2
 8004b40:	440b      	add	r3, r1
 8004b42:	0099      	lsls	r1, r3, #2
 8004b44:	440b      	add	r3, r1
 8004b46:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b4a:	3301      	adds	r3, #1
 8004b4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	bf0c      	ite	eq
 8004b54:	2301      	moveq	r3, #1
 8004b56:	2300      	movne	r3, #0
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d001      	beq.n	8004b62 <HAL_I2C_Init+0x196>
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e022      	b.n	8004ba8 <HAL_I2C_Init+0x1dc>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d10e      	bne.n	8004b88 <HAL_I2C_Init+0x1bc>
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	1e58      	subs	r0, r3, #1
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6859      	ldr	r1, [r3, #4]
 8004b72:	460b      	mov	r3, r1
 8004b74:	005b      	lsls	r3, r3, #1
 8004b76:	440b      	add	r3, r1
 8004b78:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b7c:	3301      	adds	r3, #1
 8004b7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004b86:	e00f      	b.n	8004ba8 <HAL_I2C_Init+0x1dc>
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	1e58      	subs	r0, r3, #1
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6859      	ldr	r1, [r3, #4]
 8004b90:	460b      	mov	r3, r1
 8004b92:	009b      	lsls	r3, r3, #2
 8004b94:	440b      	add	r3, r1
 8004b96:	0099      	lsls	r1, r3, #2
 8004b98:	440b      	add	r3, r1
 8004b9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b9e:	3301      	adds	r3, #1
 8004ba0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ba4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004ba8:	6879      	ldr	r1, [r7, #4]
 8004baa:	6809      	ldr	r1, [r1, #0]
 8004bac:	4313      	orrs	r3, r2
 8004bae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	69da      	ldr	r2, [r3, #28]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6a1b      	ldr	r3, [r3, #32]
 8004bc2:	431a      	orrs	r2, r3
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	430a      	orrs	r2, r1
 8004bca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004bd6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004bda:	687a      	ldr	r2, [r7, #4]
 8004bdc:	6911      	ldr	r1, [r2, #16]
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	68d2      	ldr	r2, [r2, #12]
 8004be2:	4311      	orrs	r1, r2
 8004be4:	687a      	ldr	r2, [r7, #4]
 8004be6:	6812      	ldr	r2, [r2, #0]
 8004be8:	430b      	orrs	r3, r1
 8004bea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68db      	ldr	r3, [r3, #12]
 8004bf2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	695a      	ldr	r2, [r3, #20]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	699b      	ldr	r3, [r3, #24]
 8004bfe:	431a      	orrs	r2, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	430a      	orrs	r2, r1
 8004c06:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f042 0201 	orr.w	r2, r2, #1
 8004c16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2220      	movs	r2, #32
 8004c22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004c34:	2300      	movs	r3, #0
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3710      	adds	r7, #16
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}
 8004c3e:	bf00      	nop
 8004c40:	000186a0 	.word	0x000186a0
 8004c44:	001e847f 	.word	0x001e847f
 8004c48:	003d08ff 	.word	0x003d08ff
 8004c4c:	431bde83 	.word	0x431bde83
 8004c50:	10624dd3 	.word	0x10624dd3

08004c54 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b088      	sub	sp, #32
 8004c58:	af02      	add	r7, sp, #8
 8004c5a:	60f8      	str	r0, [r7, #12]
 8004c5c:	607a      	str	r2, [r7, #4]
 8004c5e:	461a      	mov	r2, r3
 8004c60:	460b      	mov	r3, r1
 8004c62:	817b      	strh	r3, [r7, #10]
 8004c64:	4613      	mov	r3, r2
 8004c66:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004c68:	f7fe ffb6 	bl	8003bd8 <HAL_GetTick>
 8004c6c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	2b20      	cmp	r3, #32
 8004c78:	f040 80e0 	bne.w	8004e3c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	9300      	str	r3, [sp, #0]
 8004c80:	2319      	movs	r3, #25
 8004c82:	2201      	movs	r2, #1
 8004c84:	4970      	ldr	r1, [pc, #448]	; (8004e48 <HAL_I2C_Master_Transmit+0x1f4>)
 8004c86:	68f8      	ldr	r0, [r7, #12]
 8004c88:	f000 f964 	bl	8004f54 <I2C_WaitOnFlagUntilTimeout>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d001      	beq.n	8004c96 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004c92:	2302      	movs	r3, #2
 8004c94:	e0d3      	b.n	8004e3e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d101      	bne.n	8004ca4 <HAL_I2C_Master_Transmit+0x50>
 8004ca0:	2302      	movs	r3, #2
 8004ca2:	e0cc      	b.n	8004e3e <HAL_I2C_Master_Transmit+0x1ea>
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f003 0301 	and.w	r3, r3, #1
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d007      	beq.n	8004cca <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f042 0201 	orr.w	r2, r2, #1
 8004cc8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004cd8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2221      	movs	r2, #33	; 0x21
 8004cde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2210      	movs	r2, #16
 8004ce6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2200      	movs	r2, #0
 8004cee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	893a      	ldrh	r2, [r7, #8]
 8004cfa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d00:	b29a      	uxth	r2, r3
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	4a50      	ldr	r2, [pc, #320]	; (8004e4c <HAL_I2C_Master_Transmit+0x1f8>)
 8004d0a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004d0c:	8979      	ldrh	r1, [r7, #10]
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	6a3a      	ldr	r2, [r7, #32]
 8004d12:	68f8      	ldr	r0, [r7, #12]
 8004d14:	f000 f89c 	bl	8004e50 <I2C_MasterRequestWrite>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d001      	beq.n	8004d22 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e08d      	b.n	8004e3e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d22:	2300      	movs	r3, #0
 8004d24:	613b      	str	r3, [r7, #16]
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	695b      	ldr	r3, [r3, #20]
 8004d2c:	613b      	str	r3, [r7, #16]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	699b      	ldr	r3, [r3, #24]
 8004d34:	613b      	str	r3, [r7, #16]
 8004d36:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004d38:	e066      	b.n	8004e08 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d3a:	697a      	ldr	r2, [r7, #20]
 8004d3c:	6a39      	ldr	r1, [r7, #32]
 8004d3e:	68f8      	ldr	r0, [r7, #12]
 8004d40:	f000 f9de 	bl	8005100 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d44:	4603      	mov	r3, r0
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d00d      	beq.n	8004d66 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d4e:	2b04      	cmp	r3, #4
 8004d50:	d107      	bne.n	8004d62 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d60:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e06b      	b.n	8004e3e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d6a:	781a      	ldrb	r2, [r3, #0]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d76:	1c5a      	adds	r2, r3, #1
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	3b01      	subs	r3, #1
 8004d84:	b29a      	uxth	r2, r3
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d8e:	3b01      	subs	r3, #1
 8004d90:	b29a      	uxth	r2, r3
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	695b      	ldr	r3, [r3, #20]
 8004d9c:	f003 0304 	and.w	r3, r3, #4
 8004da0:	2b04      	cmp	r3, #4
 8004da2:	d11b      	bne.n	8004ddc <HAL_I2C_Master_Transmit+0x188>
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d017      	beq.n	8004ddc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db0:	781a      	ldrb	r2, [r3, #0]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dbc:	1c5a      	adds	r2, r3, #1
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	3b01      	subs	r3, #1
 8004dca:	b29a      	uxth	r2, r3
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dd4:	3b01      	subs	r3, #1
 8004dd6:	b29a      	uxth	r2, r3
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ddc:	697a      	ldr	r2, [r7, #20]
 8004dde:	6a39      	ldr	r1, [r7, #32]
 8004de0:	68f8      	ldr	r0, [r7, #12]
 8004de2:	f000 f9ce 	bl	8005182 <I2C_WaitOnBTFFlagUntilTimeout>
 8004de6:	4603      	mov	r3, r0
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d00d      	beq.n	8004e08 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004df0:	2b04      	cmp	r3, #4
 8004df2:	d107      	bne.n	8004e04 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e02:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e04:	2301      	movs	r3, #1
 8004e06:	e01a      	b.n	8004e3e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d194      	bne.n	8004d3a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2220      	movs	r2, #32
 8004e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2200      	movs	r2, #0
 8004e34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	e000      	b.n	8004e3e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004e3c:	2302      	movs	r3, #2
  }
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	3718      	adds	r7, #24
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}
 8004e46:	bf00      	nop
 8004e48:	00100002 	.word	0x00100002
 8004e4c:	ffff0000 	.word	0xffff0000

08004e50 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b088      	sub	sp, #32
 8004e54:	af02      	add	r7, sp, #8
 8004e56:	60f8      	str	r0, [r7, #12]
 8004e58:	607a      	str	r2, [r7, #4]
 8004e5a:	603b      	str	r3, [r7, #0]
 8004e5c:	460b      	mov	r3, r1
 8004e5e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e64:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	2b08      	cmp	r3, #8
 8004e6a:	d006      	beq.n	8004e7a <I2C_MasterRequestWrite+0x2a>
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	2b01      	cmp	r3, #1
 8004e70:	d003      	beq.n	8004e7a <I2C_MasterRequestWrite+0x2a>
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004e78:	d108      	bne.n	8004e8c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	681a      	ldr	r2, [r3, #0]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e88:	601a      	str	r2, [r3, #0]
 8004e8a:	e00b      	b.n	8004ea4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e90:	2b12      	cmp	r3, #18
 8004e92:	d107      	bne.n	8004ea4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ea2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	9300      	str	r3, [sp, #0]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004eb0:	68f8      	ldr	r0, [r7, #12]
 8004eb2:	f000 f84f 	bl	8004f54 <I2C_WaitOnFlagUntilTimeout>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d00d      	beq.n	8004ed8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ec6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004eca:	d103      	bne.n	8004ed4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ed2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004ed4:	2303      	movs	r3, #3
 8004ed6:	e035      	b.n	8004f44 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	691b      	ldr	r3, [r3, #16]
 8004edc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004ee0:	d108      	bne.n	8004ef4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ee2:	897b      	ldrh	r3, [r7, #10]
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	461a      	mov	r2, r3
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004ef0:	611a      	str	r2, [r3, #16]
 8004ef2:	e01b      	b.n	8004f2c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004ef4:	897b      	ldrh	r3, [r7, #10]
 8004ef6:	11db      	asrs	r3, r3, #7
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	f003 0306 	and.w	r3, r3, #6
 8004efe:	b2db      	uxtb	r3, r3
 8004f00:	f063 030f 	orn	r3, r3, #15
 8004f04:	b2da      	uxtb	r2, r3
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	687a      	ldr	r2, [r7, #4]
 8004f10:	490e      	ldr	r1, [pc, #56]	; (8004f4c <I2C_MasterRequestWrite+0xfc>)
 8004f12:	68f8      	ldr	r0, [r7, #12]
 8004f14:	f000 f875 	bl	8005002 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d001      	beq.n	8004f22 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e010      	b.n	8004f44 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004f22:	897b      	ldrh	r3, [r7, #10]
 8004f24:	b2da      	uxtb	r2, r3
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	687a      	ldr	r2, [r7, #4]
 8004f30:	4907      	ldr	r1, [pc, #28]	; (8004f50 <I2C_MasterRequestWrite+0x100>)
 8004f32:	68f8      	ldr	r0, [r7, #12]
 8004f34:	f000 f865 	bl	8005002 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d001      	beq.n	8004f42 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e000      	b.n	8004f44 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004f42:	2300      	movs	r3, #0
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	3718      	adds	r7, #24
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}
 8004f4c:	00010008 	.word	0x00010008
 8004f50:	00010002 	.word	0x00010002

08004f54 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b084      	sub	sp, #16
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	60f8      	str	r0, [r7, #12]
 8004f5c:	60b9      	str	r1, [r7, #8]
 8004f5e:	603b      	str	r3, [r7, #0]
 8004f60:	4613      	mov	r3, r2
 8004f62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f64:	e025      	b.n	8004fb2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f6c:	d021      	beq.n	8004fb2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f6e:	f7fe fe33 	bl	8003bd8 <HAL_GetTick>
 8004f72:	4602      	mov	r2, r0
 8004f74:	69bb      	ldr	r3, [r7, #24]
 8004f76:	1ad3      	subs	r3, r2, r3
 8004f78:	683a      	ldr	r2, [r7, #0]
 8004f7a:	429a      	cmp	r2, r3
 8004f7c:	d302      	bcc.n	8004f84 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d116      	bne.n	8004fb2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2200      	movs	r2, #0
 8004f88:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2220      	movs	r2, #32
 8004f8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2200      	movs	r2, #0
 8004f96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f9e:	f043 0220 	orr.w	r2, r3, #32
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e023      	b.n	8004ffa <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	0c1b      	lsrs	r3, r3, #16
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d10d      	bne.n	8004fd8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	695b      	ldr	r3, [r3, #20]
 8004fc2:	43da      	mvns	r2, r3
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	4013      	ands	r3, r2
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	bf0c      	ite	eq
 8004fce:	2301      	moveq	r3, #1
 8004fd0:	2300      	movne	r3, #0
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	461a      	mov	r2, r3
 8004fd6:	e00c      	b.n	8004ff2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	699b      	ldr	r3, [r3, #24]
 8004fde:	43da      	mvns	r2, r3
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	b29b      	uxth	r3, r3
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	bf0c      	ite	eq
 8004fea:	2301      	moveq	r3, #1
 8004fec:	2300      	movne	r3, #0
 8004fee:	b2db      	uxtb	r3, r3
 8004ff0:	461a      	mov	r2, r3
 8004ff2:	79fb      	ldrb	r3, [r7, #7]
 8004ff4:	429a      	cmp	r2, r3
 8004ff6:	d0b6      	beq.n	8004f66 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004ff8:	2300      	movs	r3, #0
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	3710      	adds	r7, #16
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd80      	pop	{r7, pc}

08005002 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005002:	b580      	push	{r7, lr}
 8005004:	b084      	sub	sp, #16
 8005006:	af00      	add	r7, sp, #0
 8005008:	60f8      	str	r0, [r7, #12]
 800500a:	60b9      	str	r1, [r7, #8]
 800500c:	607a      	str	r2, [r7, #4]
 800500e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005010:	e051      	b.n	80050b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	695b      	ldr	r3, [r3, #20]
 8005018:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800501c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005020:	d123      	bne.n	800506a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	681a      	ldr	r2, [r3, #0]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005030:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800503a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2200      	movs	r2, #0
 8005040:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2220      	movs	r2, #32
 8005046:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2200      	movs	r2, #0
 800504e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005056:	f043 0204 	orr.w	r2, r3, #4
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2200      	movs	r2, #0
 8005062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	e046      	b.n	80050f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005070:	d021      	beq.n	80050b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005072:	f7fe fdb1 	bl	8003bd8 <HAL_GetTick>
 8005076:	4602      	mov	r2, r0
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	1ad3      	subs	r3, r2, r3
 800507c:	687a      	ldr	r2, [r7, #4]
 800507e:	429a      	cmp	r2, r3
 8005080:	d302      	bcc.n	8005088 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d116      	bne.n	80050b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	2200      	movs	r2, #0
 800508c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2220      	movs	r2, #32
 8005092:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2200      	movs	r2, #0
 800509a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a2:	f043 0220 	orr.w	r2, r3, #32
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2200      	movs	r2, #0
 80050ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e020      	b.n	80050f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	0c1b      	lsrs	r3, r3, #16
 80050ba:	b2db      	uxtb	r3, r3
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d10c      	bne.n	80050da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	695b      	ldr	r3, [r3, #20]
 80050c6:	43da      	mvns	r2, r3
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	4013      	ands	r3, r2
 80050cc:	b29b      	uxth	r3, r3
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	bf14      	ite	ne
 80050d2:	2301      	movne	r3, #1
 80050d4:	2300      	moveq	r3, #0
 80050d6:	b2db      	uxtb	r3, r3
 80050d8:	e00b      	b.n	80050f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	699b      	ldr	r3, [r3, #24]
 80050e0:	43da      	mvns	r2, r3
 80050e2:	68bb      	ldr	r3, [r7, #8]
 80050e4:	4013      	ands	r3, r2
 80050e6:	b29b      	uxth	r3, r3
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	bf14      	ite	ne
 80050ec:	2301      	movne	r3, #1
 80050ee:	2300      	moveq	r3, #0
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d18d      	bne.n	8005012 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80050f6:	2300      	movs	r3, #0
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	3710      	adds	r7, #16
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}

08005100 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b084      	sub	sp, #16
 8005104:	af00      	add	r7, sp, #0
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	60b9      	str	r1, [r7, #8]
 800510a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800510c:	e02d      	b.n	800516a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800510e:	68f8      	ldr	r0, [r7, #12]
 8005110:	f000 f878 	bl	8005204 <I2C_IsAcknowledgeFailed>
 8005114:	4603      	mov	r3, r0
 8005116:	2b00      	cmp	r3, #0
 8005118:	d001      	beq.n	800511e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	e02d      	b.n	800517a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005124:	d021      	beq.n	800516a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005126:	f7fe fd57 	bl	8003bd8 <HAL_GetTick>
 800512a:	4602      	mov	r2, r0
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	1ad3      	subs	r3, r2, r3
 8005130:	68ba      	ldr	r2, [r7, #8]
 8005132:	429a      	cmp	r2, r3
 8005134:	d302      	bcc.n	800513c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d116      	bne.n	800516a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2200      	movs	r2, #0
 8005140:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2220      	movs	r2, #32
 8005146:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2200      	movs	r2, #0
 800514e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005156:	f043 0220 	orr.w	r2, r3, #32
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e007      	b.n	800517a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	695b      	ldr	r3, [r3, #20]
 8005170:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005174:	2b80      	cmp	r3, #128	; 0x80
 8005176:	d1ca      	bne.n	800510e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005178:	2300      	movs	r3, #0
}
 800517a:	4618      	mov	r0, r3
 800517c:	3710      	adds	r7, #16
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}

08005182 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005182:	b580      	push	{r7, lr}
 8005184:	b084      	sub	sp, #16
 8005186:	af00      	add	r7, sp, #0
 8005188:	60f8      	str	r0, [r7, #12]
 800518a:	60b9      	str	r1, [r7, #8]
 800518c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800518e:	e02d      	b.n	80051ec <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005190:	68f8      	ldr	r0, [r7, #12]
 8005192:	f000 f837 	bl	8005204 <I2C_IsAcknowledgeFailed>
 8005196:	4603      	mov	r3, r0
 8005198:	2b00      	cmp	r3, #0
 800519a:	d001      	beq.n	80051a0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e02d      	b.n	80051fc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051a6:	d021      	beq.n	80051ec <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051a8:	f7fe fd16 	bl	8003bd8 <HAL_GetTick>
 80051ac:	4602      	mov	r2, r0
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	1ad3      	subs	r3, r2, r3
 80051b2:	68ba      	ldr	r2, [r7, #8]
 80051b4:	429a      	cmp	r2, r3
 80051b6:	d302      	bcc.n	80051be <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d116      	bne.n	80051ec <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2200      	movs	r2, #0
 80051c2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2220      	movs	r2, #32
 80051c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2200      	movs	r2, #0
 80051d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051d8:	f043 0220 	orr.w	r2, r3, #32
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2200      	movs	r2, #0
 80051e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	e007      	b.n	80051fc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	695b      	ldr	r3, [r3, #20]
 80051f2:	f003 0304 	and.w	r3, r3, #4
 80051f6:	2b04      	cmp	r3, #4
 80051f8:	d1ca      	bne.n	8005190 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80051fa:	2300      	movs	r3, #0
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	3710      	adds	r7, #16
 8005200:	46bd      	mov	sp, r7
 8005202:	bd80      	pop	{r7, pc}

08005204 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005204:	b480      	push	{r7}
 8005206:	b083      	sub	sp, #12
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	695b      	ldr	r3, [r3, #20]
 8005212:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005216:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800521a:	d11b      	bne.n	8005254 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005224:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2220      	movs	r2, #32
 8005230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005240:	f043 0204 	orr.w	r2, r3, #4
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2200      	movs	r2, #0
 800524c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005250:	2301      	movs	r3, #1
 8005252:	e000      	b.n	8005256 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005254:	2300      	movs	r3, #0
}
 8005256:	4618      	mov	r0, r3
 8005258:	370c      	adds	r7, #12
 800525a:	46bd      	mov	sp, r7
 800525c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005260:	4770      	bx	lr
	...

08005264 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b086      	sub	sp, #24
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d101      	bne.n	8005276 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e267      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 0301 	and.w	r3, r3, #1
 800527e:	2b00      	cmp	r3, #0
 8005280:	d075      	beq.n	800536e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005282:	4b88      	ldr	r3, [pc, #544]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	f003 030c 	and.w	r3, r3, #12
 800528a:	2b04      	cmp	r3, #4
 800528c:	d00c      	beq.n	80052a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800528e:	4b85      	ldr	r3, [pc, #532]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005296:	2b08      	cmp	r3, #8
 8005298:	d112      	bne.n	80052c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800529a:	4b82      	ldr	r3, [pc, #520]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052a6:	d10b      	bne.n	80052c0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052a8:	4b7e      	ldr	r3, [pc, #504]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d05b      	beq.n	800536c <HAL_RCC_OscConfig+0x108>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d157      	bne.n	800536c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e242      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052c8:	d106      	bne.n	80052d8 <HAL_RCC_OscConfig+0x74>
 80052ca:	4b76      	ldr	r3, [pc, #472]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a75      	ldr	r2, [pc, #468]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 80052d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052d4:	6013      	str	r3, [r2, #0]
 80052d6:	e01d      	b.n	8005314 <HAL_RCC_OscConfig+0xb0>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80052e0:	d10c      	bne.n	80052fc <HAL_RCC_OscConfig+0x98>
 80052e2:	4b70      	ldr	r3, [pc, #448]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a6f      	ldr	r2, [pc, #444]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 80052e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80052ec:	6013      	str	r3, [r2, #0]
 80052ee:	4b6d      	ldr	r3, [pc, #436]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4a6c      	ldr	r2, [pc, #432]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 80052f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052f8:	6013      	str	r3, [r2, #0]
 80052fa:	e00b      	b.n	8005314 <HAL_RCC_OscConfig+0xb0>
 80052fc:	4b69      	ldr	r3, [pc, #420]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a68      	ldr	r2, [pc, #416]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 8005302:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005306:	6013      	str	r3, [r2, #0]
 8005308:	4b66      	ldr	r3, [pc, #408]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a65      	ldr	r2, [pc, #404]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 800530e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005312:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d013      	beq.n	8005344 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800531c:	f7fe fc5c 	bl	8003bd8 <HAL_GetTick>
 8005320:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005322:	e008      	b.n	8005336 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005324:	f7fe fc58 	bl	8003bd8 <HAL_GetTick>
 8005328:	4602      	mov	r2, r0
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	2b64      	cmp	r3, #100	; 0x64
 8005330:	d901      	bls.n	8005336 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005332:	2303      	movs	r3, #3
 8005334:	e207      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005336:	4b5b      	ldr	r3, [pc, #364]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800533e:	2b00      	cmp	r3, #0
 8005340:	d0f0      	beq.n	8005324 <HAL_RCC_OscConfig+0xc0>
 8005342:	e014      	b.n	800536e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005344:	f7fe fc48 	bl	8003bd8 <HAL_GetTick>
 8005348:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800534a:	e008      	b.n	800535e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800534c:	f7fe fc44 	bl	8003bd8 <HAL_GetTick>
 8005350:	4602      	mov	r2, r0
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	1ad3      	subs	r3, r2, r3
 8005356:	2b64      	cmp	r3, #100	; 0x64
 8005358:	d901      	bls.n	800535e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800535a:	2303      	movs	r3, #3
 800535c:	e1f3      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800535e:	4b51      	ldr	r3, [pc, #324]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005366:	2b00      	cmp	r3, #0
 8005368:	d1f0      	bne.n	800534c <HAL_RCC_OscConfig+0xe8>
 800536a:	e000      	b.n	800536e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800536c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f003 0302 	and.w	r3, r3, #2
 8005376:	2b00      	cmp	r3, #0
 8005378:	d063      	beq.n	8005442 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800537a:	4b4a      	ldr	r3, [pc, #296]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	f003 030c 	and.w	r3, r3, #12
 8005382:	2b00      	cmp	r3, #0
 8005384:	d00b      	beq.n	800539e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005386:	4b47      	ldr	r3, [pc, #284]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800538e:	2b08      	cmp	r3, #8
 8005390:	d11c      	bne.n	80053cc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005392:	4b44      	ldr	r3, [pc, #272]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800539a:	2b00      	cmp	r3, #0
 800539c:	d116      	bne.n	80053cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800539e:	4b41      	ldr	r3, [pc, #260]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f003 0302 	and.w	r3, r3, #2
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d005      	beq.n	80053b6 <HAL_RCC_OscConfig+0x152>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	68db      	ldr	r3, [r3, #12]
 80053ae:	2b01      	cmp	r3, #1
 80053b0:	d001      	beq.n	80053b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	e1c7      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053b6:	4b3b      	ldr	r3, [pc, #236]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	691b      	ldr	r3, [r3, #16]
 80053c2:	00db      	lsls	r3, r3, #3
 80053c4:	4937      	ldr	r1, [pc, #220]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 80053c6:	4313      	orrs	r3, r2
 80053c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053ca:	e03a      	b.n	8005442 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	68db      	ldr	r3, [r3, #12]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d020      	beq.n	8005416 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80053d4:	4b34      	ldr	r3, [pc, #208]	; (80054a8 <HAL_RCC_OscConfig+0x244>)
 80053d6:	2201      	movs	r2, #1
 80053d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053da:	f7fe fbfd 	bl	8003bd8 <HAL_GetTick>
 80053de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053e0:	e008      	b.n	80053f4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80053e2:	f7fe fbf9 	bl	8003bd8 <HAL_GetTick>
 80053e6:	4602      	mov	r2, r0
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	1ad3      	subs	r3, r2, r3
 80053ec:	2b02      	cmp	r3, #2
 80053ee:	d901      	bls.n	80053f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80053f0:	2303      	movs	r3, #3
 80053f2:	e1a8      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053f4:	4b2b      	ldr	r3, [pc, #172]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f003 0302 	and.w	r3, r3, #2
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d0f0      	beq.n	80053e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005400:	4b28      	ldr	r3, [pc, #160]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	691b      	ldr	r3, [r3, #16]
 800540c:	00db      	lsls	r3, r3, #3
 800540e:	4925      	ldr	r1, [pc, #148]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 8005410:	4313      	orrs	r3, r2
 8005412:	600b      	str	r3, [r1, #0]
 8005414:	e015      	b.n	8005442 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005416:	4b24      	ldr	r3, [pc, #144]	; (80054a8 <HAL_RCC_OscConfig+0x244>)
 8005418:	2200      	movs	r2, #0
 800541a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800541c:	f7fe fbdc 	bl	8003bd8 <HAL_GetTick>
 8005420:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005422:	e008      	b.n	8005436 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005424:	f7fe fbd8 	bl	8003bd8 <HAL_GetTick>
 8005428:	4602      	mov	r2, r0
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	2b02      	cmp	r3, #2
 8005430:	d901      	bls.n	8005436 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005432:	2303      	movs	r3, #3
 8005434:	e187      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005436:	4b1b      	ldr	r3, [pc, #108]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f003 0302 	and.w	r3, r3, #2
 800543e:	2b00      	cmp	r3, #0
 8005440:	d1f0      	bne.n	8005424 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f003 0308 	and.w	r3, r3, #8
 800544a:	2b00      	cmp	r3, #0
 800544c:	d036      	beq.n	80054bc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	695b      	ldr	r3, [r3, #20]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d016      	beq.n	8005484 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005456:	4b15      	ldr	r3, [pc, #84]	; (80054ac <HAL_RCC_OscConfig+0x248>)
 8005458:	2201      	movs	r2, #1
 800545a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800545c:	f7fe fbbc 	bl	8003bd8 <HAL_GetTick>
 8005460:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005462:	e008      	b.n	8005476 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005464:	f7fe fbb8 	bl	8003bd8 <HAL_GetTick>
 8005468:	4602      	mov	r2, r0
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	1ad3      	subs	r3, r2, r3
 800546e:	2b02      	cmp	r3, #2
 8005470:	d901      	bls.n	8005476 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005472:	2303      	movs	r3, #3
 8005474:	e167      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005476:	4b0b      	ldr	r3, [pc, #44]	; (80054a4 <HAL_RCC_OscConfig+0x240>)
 8005478:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800547a:	f003 0302 	and.w	r3, r3, #2
 800547e:	2b00      	cmp	r3, #0
 8005480:	d0f0      	beq.n	8005464 <HAL_RCC_OscConfig+0x200>
 8005482:	e01b      	b.n	80054bc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005484:	4b09      	ldr	r3, [pc, #36]	; (80054ac <HAL_RCC_OscConfig+0x248>)
 8005486:	2200      	movs	r2, #0
 8005488:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800548a:	f7fe fba5 	bl	8003bd8 <HAL_GetTick>
 800548e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005490:	e00e      	b.n	80054b0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005492:	f7fe fba1 	bl	8003bd8 <HAL_GetTick>
 8005496:	4602      	mov	r2, r0
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	1ad3      	subs	r3, r2, r3
 800549c:	2b02      	cmp	r3, #2
 800549e:	d907      	bls.n	80054b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80054a0:	2303      	movs	r3, #3
 80054a2:	e150      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
 80054a4:	40023800 	.word	0x40023800
 80054a8:	42470000 	.word	0x42470000
 80054ac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054b0:	4b88      	ldr	r3, [pc, #544]	; (80056d4 <HAL_RCC_OscConfig+0x470>)
 80054b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054b4:	f003 0302 	and.w	r3, r3, #2
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d1ea      	bne.n	8005492 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f003 0304 	and.w	r3, r3, #4
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	f000 8097 	beq.w	80055f8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054ca:	2300      	movs	r3, #0
 80054cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054ce:	4b81      	ldr	r3, [pc, #516]	; (80056d4 <HAL_RCC_OscConfig+0x470>)
 80054d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d10f      	bne.n	80054fa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054da:	2300      	movs	r3, #0
 80054dc:	60bb      	str	r3, [r7, #8]
 80054de:	4b7d      	ldr	r3, [pc, #500]	; (80056d4 <HAL_RCC_OscConfig+0x470>)
 80054e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054e2:	4a7c      	ldr	r2, [pc, #496]	; (80056d4 <HAL_RCC_OscConfig+0x470>)
 80054e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054e8:	6413      	str	r3, [r2, #64]	; 0x40
 80054ea:	4b7a      	ldr	r3, [pc, #488]	; (80056d4 <HAL_RCC_OscConfig+0x470>)
 80054ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054f2:	60bb      	str	r3, [r7, #8]
 80054f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054f6:	2301      	movs	r3, #1
 80054f8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054fa:	4b77      	ldr	r3, [pc, #476]	; (80056d8 <HAL_RCC_OscConfig+0x474>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005502:	2b00      	cmp	r3, #0
 8005504:	d118      	bne.n	8005538 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005506:	4b74      	ldr	r3, [pc, #464]	; (80056d8 <HAL_RCC_OscConfig+0x474>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a73      	ldr	r2, [pc, #460]	; (80056d8 <HAL_RCC_OscConfig+0x474>)
 800550c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005510:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005512:	f7fe fb61 	bl	8003bd8 <HAL_GetTick>
 8005516:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005518:	e008      	b.n	800552c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800551a:	f7fe fb5d 	bl	8003bd8 <HAL_GetTick>
 800551e:	4602      	mov	r2, r0
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	1ad3      	subs	r3, r2, r3
 8005524:	2b02      	cmp	r3, #2
 8005526:	d901      	bls.n	800552c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005528:	2303      	movs	r3, #3
 800552a:	e10c      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800552c:	4b6a      	ldr	r3, [pc, #424]	; (80056d8 <HAL_RCC_OscConfig+0x474>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005534:	2b00      	cmp	r3, #0
 8005536:	d0f0      	beq.n	800551a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	2b01      	cmp	r3, #1
 800553e:	d106      	bne.n	800554e <HAL_RCC_OscConfig+0x2ea>
 8005540:	4b64      	ldr	r3, [pc, #400]	; (80056d4 <HAL_RCC_OscConfig+0x470>)
 8005542:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005544:	4a63      	ldr	r2, [pc, #396]	; (80056d4 <HAL_RCC_OscConfig+0x470>)
 8005546:	f043 0301 	orr.w	r3, r3, #1
 800554a:	6713      	str	r3, [r2, #112]	; 0x70
 800554c:	e01c      	b.n	8005588 <HAL_RCC_OscConfig+0x324>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	2b05      	cmp	r3, #5
 8005554:	d10c      	bne.n	8005570 <HAL_RCC_OscConfig+0x30c>
 8005556:	4b5f      	ldr	r3, [pc, #380]	; (80056d4 <HAL_RCC_OscConfig+0x470>)
 8005558:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800555a:	4a5e      	ldr	r2, [pc, #376]	; (80056d4 <HAL_RCC_OscConfig+0x470>)
 800555c:	f043 0304 	orr.w	r3, r3, #4
 8005560:	6713      	str	r3, [r2, #112]	; 0x70
 8005562:	4b5c      	ldr	r3, [pc, #368]	; (80056d4 <HAL_RCC_OscConfig+0x470>)
 8005564:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005566:	4a5b      	ldr	r2, [pc, #364]	; (80056d4 <HAL_RCC_OscConfig+0x470>)
 8005568:	f043 0301 	orr.w	r3, r3, #1
 800556c:	6713      	str	r3, [r2, #112]	; 0x70
 800556e:	e00b      	b.n	8005588 <HAL_RCC_OscConfig+0x324>
 8005570:	4b58      	ldr	r3, [pc, #352]	; (80056d4 <HAL_RCC_OscConfig+0x470>)
 8005572:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005574:	4a57      	ldr	r2, [pc, #348]	; (80056d4 <HAL_RCC_OscConfig+0x470>)
 8005576:	f023 0301 	bic.w	r3, r3, #1
 800557a:	6713      	str	r3, [r2, #112]	; 0x70
 800557c:	4b55      	ldr	r3, [pc, #340]	; (80056d4 <HAL_RCC_OscConfig+0x470>)
 800557e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005580:	4a54      	ldr	r2, [pc, #336]	; (80056d4 <HAL_RCC_OscConfig+0x470>)
 8005582:	f023 0304 	bic.w	r3, r3, #4
 8005586:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d015      	beq.n	80055bc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005590:	f7fe fb22 	bl	8003bd8 <HAL_GetTick>
 8005594:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005596:	e00a      	b.n	80055ae <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005598:	f7fe fb1e 	bl	8003bd8 <HAL_GetTick>
 800559c:	4602      	mov	r2, r0
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	1ad3      	subs	r3, r2, r3
 80055a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d901      	bls.n	80055ae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80055aa:	2303      	movs	r3, #3
 80055ac:	e0cb      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055ae:	4b49      	ldr	r3, [pc, #292]	; (80056d4 <HAL_RCC_OscConfig+0x470>)
 80055b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055b2:	f003 0302 	and.w	r3, r3, #2
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d0ee      	beq.n	8005598 <HAL_RCC_OscConfig+0x334>
 80055ba:	e014      	b.n	80055e6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055bc:	f7fe fb0c 	bl	8003bd8 <HAL_GetTick>
 80055c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055c2:	e00a      	b.n	80055da <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055c4:	f7fe fb08 	bl	8003bd8 <HAL_GetTick>
 80055c8:	4602      	mov	r2, r0
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	1ad3      	subs	r3, r2, r3
 80055ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d901      	bls.n	80055da <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80055d6:	2303      	movs	r3, #3
 80055d8:	e0b5      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055da:	4b3e      	ldr	r3, [pc, #248]	; (80056d4 <HAL_RCC_OscConfig+0x470>)
 80055dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055de:	f003 0302 	and.w	r3, r3, #2
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d1ee      	bne.n	80055c4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80055e6:	7dfb      	ldrb	r3, [r7, #23]
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d105      	bne.n	80055f8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055ec:	4b39      	ldr	r3, [pc, #228]	; (80056d4 <HAL_RCC_OscConfig+0x470>)
 80055ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055f0:	4a38      	ldr	r2, [pc, #224]	; (80056d4 <HAL_RCC_OscConfig+0x470>)
 80055f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055f6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	699b      	ldr	r3, [r3, #24]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	f000 80a1 	beq.w	8005744 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005602:	4b34      	ldr	r3, [pc, #208]	; (80056d4 <HAL_RCC_OscConfig+0x470>)
 8005604:	689b      	ldr	r3, [r3, #8]
 8005606:	f003 030c 	and.w	r3, r3, #12
 800560a:	2b08      	cmp	r3, #8
 800560c:	d05c      	beq.n	80056c8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	699b      	ldr	r3, [r3, #24]
 8005612:	2b02      	cmp	r3, #2
 8005614:	d141      	bne.n	800569a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005616:	4b31      	ldr	r3, [pc, #196]	; (80056dc <HAL_RCC_OscConfig+0x478>)
 8005618:	2200      	movs	r2, #0
 800561a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800561c:	f7fe fadc 	bl	8003bd8 <HAL_GetTick>
 8005620:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005622:	e008      	b.n	8005636 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005624:	f7fe fad8 	bl	8003bd8 <HAL_GetTick>
 8005628:	4602      	mov	r2, r0
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	1ad3      	subs	r3, r2, r3
 800562e:	2b02      	cmp	r3, #2
 8005630:	d901      	bls.n	8005636 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005632:	2303      	movs	r3, #3
 8005634:	e087      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005636:	4b27      	ldr	r3, [pc, #156]	; (80056d4 <HAL_RCC_OscConfig+0x470>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800563e:	2b00      	cmp	r3, #0
 8005640:	d1f0      	bne.n	8005624 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	69da      	ldr	r2, [r3, #28]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6a1b      	ldr	r3, [r3, #32]
 800564a:	431a      	orrs	r2, r3
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005650:	019b      	lsls	r3, r3, #6
 8005652:	431a      	orrs	r2, r3
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005658:	085b      	lsrs	r3, r3, #1
 800565a:	3b01      	subs	r3, #1
 800565c:	041b      	lsls	r3, r3, #16
 800565e:	431a      	orrs	r2, r3
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005664:	061b      	lsls	r3, r3, #24
 8005666:	491b      	ldr	r1, [pc, #108]	; (80056d4 <HAL_RCC_OscConfig+0x470>)
 8005668:	4313      	orrs	r3, r2
 800566a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800566c:	4b1b      	ldr	r3, [pc, #108]	; (80056dc <HAL_RCC_OscConfig+0x478>)
 800566e:	2201      	movs	r2, #1
 8005670:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005672:	f7fe fab1 	bl	8003bd8 <HAL_GetTick>
 8005676:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005678:	e008      	b.n	800568c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800567a:	f7fe faad 	bl	8003bd8 <HAL_GetTick>
 800567e:	4602      	mov	r2, r0
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	1ad3      	subs	r3, r2, r3
 8005684:	2b02      	cmp	r3, #2
 8005686:	d901      	bls.n	800568c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005688:	2303      	movs	r3, #3
 800568a:	e05c      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800568c:	4b11      	ldr	r3, [pc, #68]	; (80056d4 <HAL_RCC_OscConfig+0x470>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005694:	2b00      	cmp	r3, #0
 8005696:	d0f0      	beq.n	800567a <HAL_RCC_OscConfig+0x416>
 8005698:	e054      	b.n	8005744 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800569a:	4b10      	ldr	r3, [pc, #64]	; (80056dc <HAL_RCC_OscConfig+0x478>)
 800569c:	2200      	movs	r2, #0
 800569e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056a0:	f7fe fa9a 	bl	8003bd8 <HAL_GetTick>
 80056a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056a6:	e008      	b.n	80056ba <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056a8:	f7fe fa96 	bl	8003bd8 <HAL_GetTick>
 80056ac:	4602      	mov	r2, r0
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	1ad3      	subs	r3, r2, r3
 80056b2:	2b02      	cmp	r3, #2
 80056b4:	d901      	bls.n	80056ba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80056b6:	2303      	movs	r3, #3
 80056b8:	e045      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056ba:	4b06      	ldr	r3, [pc, #24]	; (80056d4 <HAL_RCC_OscConfig+0x470>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d1f0      	bne.n	80056a8 <HAL_RCC_OscConfig+0x444>
 80056c6:	e03d      	b.n	8005744 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	699b      	ldr	r3, [r3, #24]
 80056cc:	2b01      	cmp	r3, #1
 80056ce:	d107      	bne.n	80056e0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	e038      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
 80056d4:	40023800 	.word	0x40023800
 80056d8:	40007000 	.word	0x40007000
 80056dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80056e0:	4b1b      	ldr	r3, [pc, #108]	; (8005750 <HAL_RCC_OscConfig+0x4ec>)
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	699b      	ldr	r3, [r3, #24]
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	d028      	beq.n	8005740 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d121      	bne.n	8005740 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005706:	429a      	cmp	r2, r3
 8005708:	d11a      	bne.n	8005740 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800570a:	68fa      	ldr	r2, [r7, #12]
 800570c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005710:	4013      	ands	r3, r2
 8005712:	687a      	ldr	r2, [r7, #4]
 8005714:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005716:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005718:	4293      	cmp	r3, r2
 800571a:	d111      	bne.n	8005740 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005726:	085b      	lsrs	r3, r3, #1
 8005728:	3b01      	subs	r3, #1
 800572a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800572c:	429a      	cmp	r2, r3
 800572e:	d107      	bne.n	8005740 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800573a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800573c:	429a      	cmp	r2, r3
 800573e:	d001      	beq.n	8005744 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	e000      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005744:	2300      	movs	r3, #0
}
 8005746:	4618      	mov	r0, r3
 8005748:	3718      	adds	r7, #24
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}
 800574e:	bf00      	nop
 8005750:	40023800 	.word	0x40023800

08005754 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b084      	sub	sp, #16
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d101      	bne.n	8005768 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	e0cc      	b.n	8005902 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005768:	4b68      	ldr	r3, [pc, #416]	; (800590c <HAL_RCC_ClockConfig+0x1b8>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f003 0307 	and.w	r3, r3, #7
 8005770:	683a      	ldr	r2, [r7, #0]
 8005772:	429a      	cmp	r2, r3
 8005774:	d90c      	bls.n	8005790 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005776:	4b65      	ldr	r3, [pc, #404]	; (800590c <HAL_RCC_ClockConfig+0x1b8>)
 8005778:	683a      	ldr	r2, [r7, #0]
 800577a:	b2d2      	uxtb	r2, r2
 800577c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800577e:	4b63      	ldr	r3, [pc, #396]	; (800590c <HAL_RCC_ClockConfig+0x1b8>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f003 0307 	and.w	r3, r3, #7
 8005786:	683a      	ldr	r2, [r7, #0]
 8005788:	429a      	cmp	r2, r3
 800578a:	d001      	beq.n	8005790 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800578c:	2301      	movs	r3, #1
 800578e:	e0b8      	b.n	8005902 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f003 0302 	and.w	r3, r3, #2
 8005798:	2b00      	cmp	r3, #0
 800579a:	d020      	beq.n	80057de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f003 0304 	and.w	r3, r3, #4
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d005      	beq.n	80057b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80057a8:	4b59      	ldr	r3, [pc, #356]	; (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 80057aa:	689b      	ldr	r3, [r3, #8]
 80057ac:	4a58      	ldr	r2, [pc, #352]	; (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 80057ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80057b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f003 0308 	and.w	r3, r3, #8
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d005      	beq.n	80057cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80057c0:	4b53      	ldr	r3, [pc, #332]	; (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	4a52      	ldr	r2, [pc, #328]	; (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 80057c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80057ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057cc:	4b50      	ldr	r3, [pc, #320]	; (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	494d      	ldr	r1, [pc, #308]	; (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 80057da:	4313      	orrs	r3, r2
 80057dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 0301 	and.w	r3, r3, #1
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d044      	beq.n	8005874 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	d107      	bne.n	8005802 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057f2:	4b47      	ldr	r3, [pc, #284]	; (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d119      	bne.n	8005832 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	e07f      	b.n	8005902 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	2b02      	cmp	r3, #2
 8005808:	d003      	beq.n	8005812 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800580e:	2b03      	cmp	r3, #3
 8005810:	d107      	bne.n	8005822 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005812:	4b3f      	ldr	r3, [pc, #252]	; (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800581a:	2b00      	cmp	r3, #0
 800581c:	d109      	bne.n	8005832 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e06f      	b.n	8005902 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005822:	4b3b      	ldr	r3, [pc, #236]	; (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f003 0302 	and.w	r3, r3, #2
 800582a:	2b00      	cmp	r3, #0
 800582c:	d101      	bne.n	8005832 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	e067      	b.n	8005902 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005832:	4b37      	ldr	r3, [pc, #220]	; (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	f023 0203 	bic.w	r2, r3, #3
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	4934      	ldr	r1, [pc, #208]	; (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 8005840:	4313      	orrs	r3, r2
 8005842:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005844:	f7fe f9c8 	bl	8003bd8 <HAL_GetTick>
 8005848:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800584a:	e00a      	b.n	8005862 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800584c:	f7fe f9c4 	bl	8003bd8 <HAL_GetTick>
 8005850:	4602      	mov	r2, r0
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	1ad3      	subs	r3, r2, r3
 8005856:	f241 3288 	movw	r2, #5000	; 0x1388
 800585a:	4293      	cmp	r3, r2
 800585c:	d901      	bls.n	8005862 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800585e:	2303      	movs	r3, #3
 8005860:	e04f      	b.n	8005902 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005862:	4b2b      	ldr	r3, [pc, #172]	; (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	f003 020c 	and.w	r2, r3, #12
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	009b      	lsls	r3, r3, #2
 8005870:	429a      	cmp	r2, r3
 8005872:	d1eb      	bne.n	800584c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005874:	4b25      	ldr	r3, [pc, #148]	; (800590c <HAL_RCC_ClockConfig+0x1b8>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f003 0307 	and.w	r3, r3, #7
 800587c:	683a      	ldr	r2, [r7, #0]
 800587e:	429a      	cmp	r2, r3
 8005880:	d20c      	bcs.n	800589c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005882:	4b22      	ldr	r3, [pc, #136]	; (800590c <HAL_RCC_ClockConfig+0x1b8>)
 8005884:	683a      	ldr	r2, [r7, #0]
 8005886:	b2d2      	uxtb	r2, r2
 8005888:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800588a:	4b20      	ldr	r3, [pc, #128]	; (800590c <HAL_RCC_ClockConfig+0x1b8>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 0307 	and.w	r3, r3, #7
 8005892:	683a      	ldr	r2, [r7, #0]
 8005894:	429a      	cmp	r2, r3
 8005896:	d001      	beq.n	800589c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	e032      	b.n	8005902 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f003 0304 	and.w	r3, r3, #4
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d008      	beq.n	80058ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058a8:	4b19      	ldr	r3, [pc, #100]	; (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	68db      	ldr	r3, [r3, #12]
 80058b4:	4916      	ldr	r1, [pc, #88]	; (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 80058b6:	4313      	orrs	r3, r2
 80058b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f003 0308 	and.w	r3, r3, #8
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d009      	beq.n	80058da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058c6:	4b12      	ldr	r3, [pc, #72]	; (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 80058c8:	689b      	ldr	r3, [r3, #8]
 80058ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	691b      	ldr	r3, [r3, #16]
 80058d2:	00db      	lsls	r3, r3, #3
 80058d4:	490e      	ldr	r1, [pc, #56]	; (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 80058d6:	4313      	orrs	r3, r2
 80058d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80058da:	f000 f821 	bl	8005920 <HAL_RCC_GetSysClockFreq>
 80058de:	4602      	mov	r2, r0
 80058e0:	4b0b      	ldr	r3, [pc, #44]	; (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	091b      	lsrs	r3, r3, #4
 80058e6:	f003 030f 	and.w	r3, r3, #15
 80058ea:	490a      	ldr	r1, [pc, #40]	; (8005914 <HAL_RCC_ClockConfig+0x1c0>)
 80058ec:	5ccb      	ldrb	r3, [r1, r3]
 80058ee:	fa22 f303 	lsr.w	r3, r2, r3
 80058f2:	4a09      	ldr	r2, [pc, #36]	; (8005918 <HAL_RCC_ClockConfig+0x1c4>)
 80058f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80058f6:	4b09      	ldr	r3, [pc, #36]	; (800591c <HAL_RCC_ClockConfig+0x1c8>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4618      	mov	r0, r3
 80058fc:	f7fe f928 	bl	8003b50 <HAL_InitTick>

  return HAL_OK;
 8005900:	2300      	movs	r3, #0
}
 8005902:	4618      	mov	r0, r3
 8005904:	3710      	adds	r7, #16
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}
 800590a:	bf00      	nop
 800590c:	40023c00 	.word	0x40023c00
 8005910:	40023800 	.word	0x40023800
 8005914:	08008420 	.word	0x08008420
 8005918:	2000001c 	.word	0x2000001c
 800591c:	20000020 	.word	0x20000020

08005920 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005920:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005924:	b094      	sub	sp, #80	; 0x50
 8005926:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005928:	2300      	movs	r3, #0
 800592a:	647b      	str	r3, [r7, #68]	; 0x44
 800592c:	2300      	movs	r3, #0
 800592e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005930:	2300      	movs	r3, #0
 8005932:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005934:	2300      	movs	r3, #0
 8005936:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005938:	4b79      	ldr	r3, [pc, #484]	; (8005b20 <HAL_RCC_GetSysClockFreq+0x200>)
 800593a:	689b      	ldr	r3, [r3, #8]
 800593c:	f003 030c 	and.w	r3, r3, #12
 8005940:	2b08      	cmp	r3, #8
 8005942:	d00d      	beq.n	8005960 <HAL_RCC_GetSysClockFreq+0x40>
 8005944:	2b08      	cmp	r3, #8
 8005946:	f200 80e1 	bhi.w	8005b0c <HAL_RCC_GetSysClockFreq+0x1ec>
 800594a:	2b00      	cmp	r3, #0
 800594c:	d002      	beq.n	8005954 <HAL_RCC_GetSysClockFreq+0x34>
 800594e:	2b04      	cmp	r3, #4
 8005950:	d003      	beq.n	800595a <HAL_RCC_GetSysClockFreq+0x3a>
 8005952:	e0db      	b.n	8005b0c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005954:	4b73      	ldr	r3, [pc, #460]	; (8005b24 <HAL_RCC_GetSysClockFreq+0x204>)
 8005956:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005958:	e0db      	b.n	8005b12 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800595a:	4b73      	ldr	r3, [pc, #460]	; (8005b28 <HAL_RCC_GetSysClockFreq+0x208>)
 800595c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800595e:	e0d8      	b.n	8005b12 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005960:	4b6f      	ldr	r3, [pc, #444]	; (8005b20 <HAL_RCC_GetSysClockFreq+0x200>)
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005968:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800596a:	4b6d      	ldr	r3, [pc, #436]	; (8005b20 <HAL_RCC_GetSysClockFreq+0x200>)
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005972:	2b00      	cmp	r3, #0
 8005974:	d063      	beq.n	8005a3e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005976:	4b6a      	ldr	r3, [pc, #424]	; (8005b20 <HAL_RCC_GetSysClockFreq+0x200>)
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	099b      	lsrs	r3, r3, #6
 800597c:	2200      	movs	r2, #0
 800597e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005980:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005984:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005988:	633b      	str	r3, [r7, #48]	; 0x30
 800598a:	2300      	movs	r3, #0
 800598c:	637b      	str	r3, [r7, #52]	; 0x34
 800598e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005992:	4622      	mov	r2, r4
 8005994:	462b      	mov	r3, r5
 8005996:	f04f 0000 	mov.w	r0, #0
 800599a:	f04f 0100 	mov.w	r1, #0
 800599e:	0159      	lsls	r1, r3, #5
 80059a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80059a4:	0150      	lsls	r0, r2, #5
 80059a6:	4602      	mov	r2, r0
 80059a8:	460b      	mov	r3, r1
 80059aa:	4621      	mov	r1, r4
 80059ac:	1a51      	subs	r1, r2, r1
 80059ae:	6139      	str	r1, [r7, #16]
 80059b0:	4629      	mov	r1, r5
 80059b2:	eb63 0301 	sbc.w	r3, r3, r1
 80059b6:	617b      	str	r3, [r7, #20]
 80059b8:	f04f 0200 	mov.w	r2, #0
 80059bc:	f04f 0300 	mov.w	r3, #0
 80059c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80059c4:	4659      	mov	r1, fp
 80059c6:	018b      	lsls	r3, r1, #6
 80059c8:	4651      	mov	r1, sl
 80059ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80059ce:	4651      	mov	r1, sl
 80059d0:	018a      	lsls	r2, r1, #6
 80059d2:	4651      	mov	r1, sl
 80059d4:	ebb2 0801 	subs.w	r8, r2, r1
 80059d8:	4659      	mov	r1, fp
 80059da:	eb63 0901 	sbc.w	r9, r3, r1
 80059de:	f04f 0200 	mov.w	r2, #0
 80059e2:	f04f 0300 	mov.w	r3, #0
 80059e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80059ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80059ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80059f2:	4690      	mov	r8, r2
 80059f4:	4699      	mov	r9, r3
 80059f6:	4623      	mov	r3, r4
 80059f8:	eb18 0303 	adds.w	r3, r8, r3
 80059fc:	60bb      	str	r3, [r7, #8]
 80059fe:	462b      	mov	r3, r5
 8005a00:	eb49 0303 	adc.w	r3, r9, r3
 8005a04:	60fb      	str	r3, [r7, #12]
 8005a06:	f04f 0200 	mov.w	r2, #0
 8005a0a:	f04f 0300 	mov.w	r3, #0
 8005a0e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005a12:	4629      	mov	r1, r5
 8005a14:	024b      	lsls	r3, r1, #9
 8005a16:	4621      	mov	r1, r4
 8005a18:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005a1c:	4621      	mov	r1, r4
 8005a1e:	024a      	lsls	r2, r1, #9
 8005a20:	4610      	mov	r0, r2
 8005a22:	4619      	mov	r1, r3
 8005a24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a26:	2200      	movs	r2, #0
 8005a28:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a2a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005a2c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005a30:	f7fb f9e4 	bl	8000dfc <__aeabi_uldivmod>
 8005a34:	4602      	mov	r2, r0
 8005a36:	460b      	mov	r3, r1
 8005a38:	4613      	mov	r3, r2
 8005a3a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a3c:	e058      	b.n	8005af0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a3e:	4b38      	ldr	r3, [pc, #224]	; (8005b20 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	099b      	lsrs	r3, r3, #6
 8005a44:	2200      	movs	r2, #0
 8005a46:	4618      	mov	r0, r3
 8005a48:	4611      	mov	r1, r2
 8005a4a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005a4e:	623b      	str	r3, [r7, #32]
 8005a50:	2300      	movs	r3, #0
 8005a52:	627b      	str	r3, [r7, #36]	; 0x24
 8005a54:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005a58:	4642      	mov	r2, r8
 8005a5a:	464b      	mov	r3, r9
 8005a5c:	f04f 0000 	mov.w	r0, #0
 8005a60:	f04f 0100 	mov.w	r1, #0
 8005a64:	0159      	lsls	r1, r3, #5
 8005a66:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005a6a:	0150      	lsls	r0, r2, #5
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	460b      	mov	r3, r1
 8005a70:	4641      	mov	r1, r8
 8005a72:	ebb2 0a01 	subs.w	sl, r2, r1
 8005a76:	4649      	mov	r1, r9
 8005a78:	eb63 0b01 	sbc.w	fp, r3, r1
 8005a7c:	f04f 0200 	mov.w	r2, #0
 8005a80:	f04f 0300 	mov.w	r3, #0
 8005a84:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005a88:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005a8c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005a90:	ebb2 040a 	subs.w	r4, r2, sl
 8005a94:	eb63 050b 	sbc.w	r5, r3, fp
 8005a98:	f04f 0200 	mov.w	r2, #0
 8005a9c:	f04f 0300 	mov.w	r3, #0
 8005aa0:	00eb      	lsls	r3, r5, #3
 8005aa2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005aa6:	00e2      	lsls	r2, r4, #3
 8005aa8:	4614      	mov	r4, r2
 8005aaa:	461d      	mov	r5, r3
 8005aac:	4643      	mov	r3, r8
 8005aae:	18e3      	adds	r3, r4, r3
 8005ab0:	603b      	str	r3, [r7, #0]
 8005ab2:	464b      	mov	r3, r9
 8005ab4:	eb45 0303 	adc.w	r3, r5, r3
 8005ab8:	607b      	str	r3, [r7, #4]
 8005aba:	f04f 0200 	mov.w	r2, #0
 8005abe:	f04f 0300 	mov.w	r3, #0
 8005ac2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005ac6:	4629      	mov	r1, r5
 8005ac8:	028b      	lsls	r3, r1, #10
 8005aca:	4621      	mov	r1, r4
 8005acc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005ad0:	4621      	mov	r1, r4
 8005ad2:	028a      	lsls	r2, r1, #10
 8005ad4:	4610      	mov	r0, r2
 8005ad6:	4619      	mov	r1, r3
 8005ad8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ada:	2200      	movs	r2, #0
 8005adc:	61bb      	str	r3, [r7, #24]
 8005ade:	61fa      	str	r2, [r7, #28]
 8005ae0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ae4:	f7fb f98a 	bl	8000dfc <__aeabi_uldivmod>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	460b      	mov	r3, r1
 8005aec:	4613      	mov	r3, r2
 8005aee:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005af0:	4b0b      	ldr	r3, [pc, #44]	; (8005b20 <HAL_RCC_GetSysClockFreq+0x200>)
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	0c1b      	lsrs	r3, r3, #16
 8005af6:	f003 0303 	and.w	r3, r3, #3
 8005afa:	3301      	adds	r3, #1
 8005afc:	005b      	lsls	r3, r3, #1
 8005afe:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005b00:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005b02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b04:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b08:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005b0a:	e002      	b.n	8005b12 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005b0c:	4b05      	ldr	r3, [pc, #20]	; (8005b24 <HAL_RCC_GetSysClockFreq+0x204>)
 8005b0e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005b10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005b14:	4618      	mov	r0, r3
 8005b16:	3750      	adds	r7, #80	; 0x50
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b1e:	bf00      	nop
 8005b20:	40023800 	.word	0x40023800
 8005b24:	00f42400 	.word	0x00f42400
 8005b28:	007a1200 	.word	0x007a1200

08005b2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b30:	4b03      	ldr	r3, [pc, #12]	; (8005b40 <HAL_RCC_GetHCLKFreq+0x14>)
 8005b32:	681b      	ldr	r3, [r3, #0]
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	46bd      	mov	sp, r7
 8005b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3c:	4770      	bx	lr
 8005b3e:	bf00      	nop
 8005b40:	2000001c 	.word	0x2000001c

08005b44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005b48:	f7ff fff0 	bl	8005b2c <HAL_RCC_GetHCLKFreq>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	4b05      	ldr	r3, [pc, #20]	; (8005b64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005b50:	689b      	ldr	r3, [r3, #8]
 8005b52:	0a9b      	lsrs	r3, r3, #10
 8005b54:	f003 0307 	and.w	r3, r3, #7
 8005b58:	4903      	ldr	r1, [pc, #12]	; (8005b68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b5a:	5ccb      	ldrb	r3, [r1, r3]
 8005b5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b60:	4618      	mov	r0, r3
 8005b62:	bd80      	pop	{r7, pc}
 8005b64:	40023800 	.word	0x40023800
 8005b68:	08008430 	.word	0x08008430

08005b6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005b70:	f7ff ffdc 	bl	8005b2c <HAL_RCC_GetHCLKFreq>
 8005b74:	4602      	mov	r2, r0
 8005b76:	4b05      	ldr	r3, [pc, #20]	; (8005b8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	0b5b      	lsrs	r3, r3, #13
 8005b7c:	f003 0307 	and.w	r3, r3, #7
 8005b80:	4903      	ldr	r1, [pc, #12]	; (8005b90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b82:	5ccb      	ldrb	r3, [r1, r3]
 8005b84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	bd80      	pop	{r7, pc}
 8005b8c:	40023800 	.word	0x40023800
 8005b90:	08008430 	.word	0x08008430

08005b94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b082      	sub	sp, #8
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d101      	bne.n	8005ba6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e041      	b.n	8005c2a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bac:	b2db      	uxtb	r3, r3
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d106      	bne.n	8005bc0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f7fd fd7e 	bl	80036bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2202      	movs	r2, #2
 8005bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681a      	ldr	r2, [r3, #0]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	3304      	adds	r3, #4
 8005bd0:	4619      	mov	r1, r3
 8005bd2:	4610      	mov	r0, r2
 8005bd4:	f000 fcb2 	bl	800653c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2201      	movs	r2, #1
 8005bdc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2201      	movs	r2, #1
 8005be4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c28:	2300      	movs	r3, #0
}
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	3708      	adds	r7, #8
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	bd80      	pop	{r7, pc}
	...

08005c34 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b085      	sub	sp, #20
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c42:	b2db      	uxtb	r3, r3
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d001      	beq.n	8005c4c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	e03c      	b.n	8005cc6 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2202      	movs	r2, #2
 8005c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4a1e      	ldr	r2, [pc, #120]	; (8005cd4 <HAL_TIM_Base_Start+0xa0>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d018      	beq.n	8005c90 <HAL_TIM_Base_Start+0x5c>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c66:	d013      	beq.n	8005c90 <HAL_TIM_Base_Start+0x5c>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4a1a      	ldr	r2, [pc, #104]	; (8005cd8 <HAL_TIM_Base_Start+0xa4>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d00e      	beq.n	8005c90 <HAL_TIM_Base_Start+0x5c>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a19      	ldr	r2, [pc, #100]	; (8005cdc <HAL_TIM_Base_Start+0xa8>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d009      	beq.n	8005c90 <HAL_TIM_Base_Start+0x5c>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a17      	ldr	r2, [pc, #92]	; (8005ce0 <HAL_TIM_Base_Start+0xac>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d004      	beq.n	8005c90 <HAL_TIM_Base_Start+0x5c>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4a16      	ldr	r2, [pc, #88]	; (8005ce4 <HAL_TIM_Base_Start+0xb0>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d111      	bne.n	8005cb4 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	f003 0307 	and.w	r3, r3, #7
 8005c9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2b06      	cmp	r3, #6
 8005ca0:	d010      	beq.n	8005cc4 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f042 0201 	orr.w	r2, r2, #1
 8005cb0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cb2:	e007      	b.n	8005cc4 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	681a      	ldr	r2, [r3, #0]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f042 0201 	orr.w	r2, r2, #1
 8005cc2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005cc4:	2300      	movs	r3, #0
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3714      	adds	r7, #20
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr
 8005cd2:	bf00      	nop
 8005cd4:	40010000 	.word	0x40010000
 8005cd8:	40000400 	.word	0x40000400
 8005cdc:	40000800 	.word	0x40000800
 8005ce0:	40000c00 	.word	0x40000c00
 8005ce4:	40014000 	.word	0x40014000

08005ce8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b085      	sub	sp, #20
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cf6:	b2db      	uxtb	r3, r3
 8005cf8:	2b01      	cmp	r3, #1
 8005cfa:	d001      	beq.n	8005d00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	e044      	b.n	8005d8a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2202      	movs	r2, #2
 8005d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	68da      	ldr	r2, [r3, #12]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f042 0201 	orr.w	r2, r2, #1
 8005d16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a1e      	ldr	r2, [pc, #120]	; (8005d98 <HAL_TIM_Base_Start_IT+0xb0>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d018      	beq.n	8005d54 <HAL_TIM_Base_Start_IT+0x6c>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d2a:	d013      	beq.n	8005d54 <HAL_TIM_Base_Start_IT+0x6c>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a1a      	ldr	r2, [pc, #104]	; (8005d9c <HAL_TIM_Base_Start_IT+0xb4>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d00e      	beq.n	8005d54 <HAL_TIM_Base_Start_IT+0x6c>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a19      	ldr	r2, [pc, #100]	; (8005da0 <HAL_TIM_Base_Start_IT+0xb8>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d009      	beq.n	8005d54 <HAL_TIM_Base_Start_IT+0x6c>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a17      	ldr	r2, [pc, #92]	; (8005da4 <HAL_TIM_Base_Start_IT+0xbc>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d004      	beq.n	8005d54 <HAL_TIM_Base_Start_IT+0x6c>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a16      	ldr	r2, [pc, #88]	; (8005da8 <HAL_TIM_Base_Start_IT+0xc0>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d111      	bne.n	8005d78 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	689b      	ldr	r3, [r3, #8]
 8005d5a:	f003 0307 	and.w	r3, r3, #7
 8005d5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2b06      	cmp	r3, #6
 8005d64:	d010      	beq.n	8005d88 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681a      	ldr	r2, [r3, #0]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f042 0201 	orr.w	r2, r2, #1
 8005d74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d76:	e007      	b.n	8005d88 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f042 0201 	orr.w	r2, r2, #1
 8005d86:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d88:	2300      	movs	r3, #0
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	3714      	adds	r7, #20
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d94:	4770      	bx	lr
 8005d96:	bf00      	nop
 8005d98:	40010000 	.word	0x40010000
 8005d9c:	40000400 	.word	0x40000400
 8005da0:	40000800 	.word	0x40000800
 8005da4:	40000c00 	.word	0x40000c00
 8005da8:	40014000 	.word	0x40014000

08005dac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b082      	sub	sp, #8
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d101      	bne.n	8005dbe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e041      	b.n	8005e42 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dc4:	b2db      	uxtb	r3, r3
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d106      	bne.n	8005dd8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f000 f839 	bl	8005e4a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2202      	movs	r2, #2
 8005ddc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	3304      	adds	r3, #4
 8005de8:	4619      	mov	r1, r3
 8005dea:	4610      	mov	r0, r2
 8005dec:	f000 fba6 	bl	800653c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2201      	movs	r2, #1
 8005e14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2201      	movs	r2, #1
 8005e24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2201      	movs	r2, #1
 8005e34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e40:	2300      	movs	r3, #0
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	3708      	adds	r7, #8
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}

08005e4a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005e4a:	b480      	push	{r7}
 8005e4c:	b083      	sub	sp, #12
 8005e4e:	af00      	add	r7, sp, #0
 8005e50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005e52:	bf00      	nop
 8005e54:	370c      	adds	r7, #12
 8005e56:	46bd      	mov	sp, r7
 8005e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5c:	4770      	bx	lr
	...

08005e60 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b084      	sub	sp, #16
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
 8005e68:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d109      	bne.n	8005e84 <HAL_TIM_PWM_Start+0x24>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e76:	b2db      	uxtb	r3, r3
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	bf14      	ite	ne
 8005e7c:	2301      	movne	r3, #1
 8005e7e:	2300      	moveq	r3, #0
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	e022      	b.n	8005eca <HAL_TIM_PWM_Start+0x6a>
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	2b04      	cmp	r3, #4
 8005e88:	d109      	bne.n	8005e9e <HAL_TIM_PWM_Start+0x3e>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	bf14      	ite	ne
 8005e96:	2301      	movne	r3, #1
 8005e98:	2300      	moveq	r3, #0
 8005e9a:	b2db      	uxtb	r3, r3
 8005e9c:	e015      	b.n	8005eca <HAL_TIM_PWM_Start+0x6a>
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	2b08      	cmp	r3, #8
 8005ea2:	d109      	bne.n	8005eb8 <HAL_TIM_PWM_Start+0x58>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005eaa:	b2db      	uxtb	r3, r3
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	bf14      	ite	ne
 8005eb0:	2301      	movne	r3, #1
 8005eb2:	2300      	moveq	r3, #0
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	e008      	b.n	8005eca <HAL_TIM_PWM_Start+0x6a>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ebe:	b2db      	uxtb	r3, r3
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	bf14      	ite	ne
 8005ec4:	2301      	movne	r3, #1
 8005ec6:	2300      	moveq	r3, #0
 8005ec8:	b2db      	uxtb	r3, r3
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d001      	beq.n	8005ed2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e068      	b.n	8005fa4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d104      	bne.n	8005ee2 <HAL_TIM_PWM_Start+0x82>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2202      	movs	r2, #2
 8005edc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ee0:	e013      	b.n	8005f0a <HAL_TIM_PWM_Start+0xaa>
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	2b04      	cmp	r3, #4
 8005ee6:	d104      	bne.n	8005ef2 <HAL_TIM_PWM_Start+0x92>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2202      	movs	r2, #2
 8005eec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ef0:	e00b      	b.n	8005f0a <HAL_TIM_PWM_Start+0xaa>
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	2b08      	cmp	r3, #8
 8005ef6:	d104      	bne.n	8005f02 <HAL_TIM_PWM_Start+0xa2>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2202      	movs	r2, #2
 8005efc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f00:	e003      	b.n	8005f0a <HAL_TIM_PWM_Start+0xaa>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2202      	movs	r2, #2
 8005f06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	6839      	ldr	r1, [r7, #0]
 8005f12:	4618      	mov	r0, r3
 8005f14:	f000 fdb8 	bl	8006a88 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a23      	ldr	r2, [pc, #140]	; (8005fac <HAL_TIM_PWM_Start+0x14c>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d107      	bne.n	8005f32 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f30:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a1d      	ldr	r2, [pc, #116]	; (8005fac <HAL_TIM_PWM_Start+0x14c>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d018      	beq.n	8005f6e <HAL_TIM_PWM_Start+0x10e>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f44:	d013      	beq.n	8005f6e <HAL_TIM_PWM_Start+0x10e>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4a19      	ldr	r2, [pc, #100]	; (8005fb0 <HAL_TIM_PWM_Start+0x150>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d00e      	beq.n	8005f6e <HAL_TIM_PWM_Start+0x10e>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4a17      	ldr	r2, [pc, #92]	; (8005fb4 <HAL_TIM_PWM_Start+0x154>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d009      	beq.n	8005f6e <HAL_TIM_PWM_Start+0x10e>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a16      	ldr	r2, [pc, #88]	; (8005fb8 <HAL_TIM_PWM_Start+0x158>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d004      	beq.n	8005f6e <HAL_TIM_PWM_Start+0x10e>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a14      	ldr	r2, [pc, #80]	; (8005fbc <HAL_TIM_PWM_Start+0x15c>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d111      	bne.n	8005f92 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	f003 0307 	and.w	r3, r3, #7
 8005f78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	2b06      	cmp	r3, #6
 8005f7e:	d010      	beq.n	8005fa2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681a      	ldr	r2, [r3, #0]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f042 0201 	orr.w	r2, r2, #1
 8005f8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f90:	e007      	b.n	8005fa2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f042 0201 	orr.w	r2, r2, #1
 8005fa0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005fa2:	2300      	movs	r3, #0
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3710      	adds	r7, #16
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd80      	pop	{r7, pc}
 8005fac:	40010000 	.word	0x40010000
 8005fb0:	40000400 	.word	0x40000400
 8005fb4:	40000800 	.word	0x40000800
 8005fb8:	40000c00 	.word	0x40000c00
 8005fbc:	40014000 	.word	0x40014000

08005fc0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b086      	sub	sp, #24
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
 8005fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d101      	bne.n	8005fd4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	e097      	b.n	8006104 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fda:	b2db      	uxtb	r3, r3
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d106      	bne.n	8005fee <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005fe8:	6878      	ldr	r0, [r7, #4]
 8005fea:	f7fd fb9d 	bl	8003728 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2202      	movs	r2, #2
 8005ff2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	687a      	ldr	r2, [r7, #4]
 8005ffe:	6812      	ldr	r2, [r2, #0]
 8006000:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006004:	f023 0307 	bic.w	r3, r3, #7
 8006008:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681a      	ldr	r2, [r3, #0]
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	3304      	adds	r3, #4
 8006012:	4619      	mov	r1, r3
 8006014:	4610      	mov	r0, r2
 8006016:	f000 fa91 	bl	800653c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	699b      	ldr	r3, [r3, #24]
 8006028:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	6a1b      	ldr	r3, [r3, #32]
 8006030:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	697a      	ldr	r2, [r7, #20]
 8006038:	4313      	orrs	r3, r2
 800603a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006042:	f023 0303 	bic.w	r3, r3, #3
 8006046:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	689a      	ldr	r2, [r3, #8]
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	699b      	ldr	r3, [r3, #24]
 8006050:	021b      	lsls	r3, r3, #8
 8006052:	4313      	orrs	r3, r2
 8006054:	693a      	ldr	r2, [r7, #16]
 8006056:	4313      	orrs	r3, r2
 8006058:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800605a:	693b      	ldr	r3, [r7, #16]
 800605c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006060:	f023 030c 	bic.w	r3, r3, #12
 8006064:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800606c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006070:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	68da      	ldr	r2, [r3, #12]
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	69db      	ldr	r3, [r3, #28]
 800607a:	021b      	lsls	r3, r3, #8
 800607c:	4313      	orrs	r3, r2
 800607e:	693a      	ldr	r2, [r7, #16]
 8006080:	4313      	orrs	r3, r2
 8006082:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	691b      	ldr	r3, [r3, #16]
 8006088:	011a      	lsls	r2, r3, #4
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	6a1b      	ldr	r3, [r3, #32]
 800608e:	031b      	lsls	r3, r3, #12
 8006090:	4313      	orrs	r3, r2
 8006092:	693a      	ldr	r2, [r7, #16]
 8006094:	4313      	orrs	r3, r2
 8006096:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800609e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80060a6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	685a      	ldr	r2, [r3, #4]
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	695b      	ldr	r3, [r3, #20]
 80060b0:	011b      	lsls	r3, r3, #4
 80060b2:	4313      	orrs	r3, r2
 80060b4:	68fa      	ldr	r2, [r7, #12]
 80060b6:	4313      	orrs	r3, r2
 80060b8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	697a      	ldr	r2, [r7, #20]
 80060c0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	693a      	ldr	r2, [r7, #16]
 80060c8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	68fa      	ldr	r2, [r7, #12]
 80060d0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2201      	movs	r2, #1
 80060d6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2201      	movs	r2, #1
 80060de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2201      	movs	r2, #1
 80060e6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2201      	movs	r2, #1
 80060ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2201      	movs	r2, #1
 80060f6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2201      	movs	r2, #1
 80060fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006102:	2300      	movs	r3, #0
}
 8006104:	4618      	mov	r0, r3
 8006106:	3718      	adds	r7, #24
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}

0800610c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b084      	sub	sp, #16
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
 8006114:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800611c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006124:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800612c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006134:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d110      	bne.n	800615e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800613c:	7bfb      	ldrb	r3, [r7, #15]
 800613e:	2b01      	cmp	r3, #1
 8006140:	d102      	bne.n	8006148 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006142:	7b7b      	ldrb	r3, [r7, #13]
 8006144:	2b01      	cmp	r3, #1
 8006146:	d001      	beq.n	800614c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006148:	2301      	movs	r3, #1
 800614a:	e069      	b.n	8006220 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2202      	movs	r2, #2
 8006150:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2202      	movs	r2, #2
 8006158:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800615c:	e031      	b.n	80061c2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	2b04      	cmp	r3, #4
 8006162:	d110      	bne.n	8006186 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006164:	7bbb      	ldrb	r3, [r7, #14]
 8006166:	2b01      	cmp	r3, #1
 8006168:	d102      	bne.n	8006170 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800616a:	7b3b      	ldrb	r3, [r7, #12]
 800616c:	2b01      	cmp	r3, #1
 800616e:	d001      	beq.n	8006174 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006170:	2301      	movs	r3, #1
 8006172:	e055      	b.n	8006220 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2202      	movs	r2, #2
 8006178:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2202      	movs	r2, #2
 8006180:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006184:	e01d      	b.n	80061c2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006186:	7bfb      	ldrb	r3, [r7, #15]
 8006188:	2b01      	cmp	r3, #1
 800618a:	d108      	bne.n	800619e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800618c:	7bbb      	ldrb	r3, [r7, #14]
 800618e:	2b01      	cmp	r3, #1
 8006190:	d105      	bne.n	800619e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006192:	7b7b      	ldrb	r3, [r7, #13]
 8006194:	2b01      	cmp	r3, #1
 8006196:	d102      	bne.n	800619e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006198:	7b3b      	ldrb	r3, [r7, #12]
 800619a:	2b01      	cmp	r3, #1
 800619c:	d001      	beq.n	80061a2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	e03e      	b.n	8006220 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2202      	movs	r2, #2
 80061a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2202      	movs	r2, #2
 80061ae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2202      	movs	r2, #2
 80061b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2202      	movs	r2, #2
 80061be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d003      	beq.n	80061d0 <HAL_TIM_Encoder_Start+0xc4>
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	2b04      	cmp	r3, #4
 80061cc:	d008      	beq.n	80061e0 <HAL_TIM_Encoder_Start+0xd4>
 80061ce:	e00f      	b.n	80061f0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	2201      	movs	r2, #1
 80061d6:	2100      	movs	r1, #0
 80061d8:	4618      	mov	r0, r3
 80061da:	f000 fc55 	bl	8006a88 <TIM_CCxChannelCmd>
      break;
 80061de:	e016      	b.n	800620e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	2201      	movs	r2, #1
 80061e6:	2104      	movs	r1, #4
 80061e8:	4618      	mov	r0, r3
 80061ea:	f000 fc4d 	bl	8006a88 <TIM_CCxChannelCmd>
      break;
 80061ee:	e00e      	b.n	800620e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	2201      	movs	r2, #1
 80061f6:	2100      	movs	r1, #0
 80061f8:	4618      	mov	r0, r3
 80061fa:	f000 fc45 	bl	8006a88 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	2201      	movs	r2, #1
 8006204:	2104      	movs	r1, #4
 8006206:	4618      	mov	r0, r3
 8006208:	f000 fc3e 	bl	8006a88 <TIM_CCxChannelCmd>
      break;
 800620c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	681a      	ldr	r2, [r3, #0]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f042 0201 	orr.w	r2, r2, #1
 800621c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800621e:	2300      	movs	r3, #0
}
 8006220:	4618      	mov	r0, r3
 8006222:	3710      	adds	r7, #16
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}

08006228 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b086      	sub	sp, #24
 800622c:	af00      	add	r7, sp, #0
 800622e:	60f8      	str	r0, [r7, #12]
 8006230:	60b9      	str	r1, [r7, #8]
 8006232:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006234:	2300      	movs	r3, #0
 8006236:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800623e:	2b01      	cmp	r3, #1
 8006240:	d101      	bne.n	8006246 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006242:	2302      	movs	r3, #2
 8006244:	e0ae      	b.n	80063a4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	2201      	movs	r2, #1
 800624a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2b0c      	cmp	r3, #12
 8006252:	f200 809f 	bhi.w	8006394 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006256:	a201      	add	r2, pc, #4	; (adr r2, 800625c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800625c:	08006291 	.word	0x08006291
 8006260:	08006395 	.word	0x08006395
 8006264:	08006395 	.word	0x08006395
 8006268:	08006395 	.word	0x08006395
 800626c:	080062d1 	.word	0x080062d1
 8006270:	08006395 	.word	0x08006395
 8006274:	08006395 	.word	0x08006395
 8006278:	08006395 	.word	0x08006395
 800627c:	08006313 	.word	0x08006313
 8006280:	08006395 	.word	0x08006395
 8006284:	08006395 	.word	0x08006395
 8006288:	08006395 	.word	0x08006395
 800628c:	08006353 	.word	0x08006353
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	68b9      	ldr	r1, [r7, #8]
 8006296:	4618      	mov	r0, r3
 8006298:	f000 f9d0 	bl	800663c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	699a      	ldr	r2, [r3, #24]
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f042 0208 	orr.w	r2, r2, #8
 80062aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	699a      	ldr	r2, [r3, #24]
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f022 0204 	bic.w	r2, r2, #4
 80062ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	6999      	ldr	r1, [r3, #24]
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	691a      	ldr	r2, [r3, #16]
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	430a      	orrs	r2, r1
 80062cc:	619a      	str	r2, [r3, #24]
      break;
 80062ce:	e064      	b.n	800639a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	68b9      	ldr	r1, [r7, #8]
 80062d6:	4618      	mov	r0, r3
 80062d8:	f000 fa16 	bl	8006708 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	699a      	ldr	r2, [r3, #24]
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80062ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	699a      	ldr	r2, [r3, #24]
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80062fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	6999      	ldr	r1, [r3, #24]
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	691b      	ldr	r3, [r3, #16]
 8006306:	021a      	lsls	r2, r3, #8
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	430a      	orrs	r2, r1
 800630e:	619a      	str	r2, [r3, #24]
      break;
 8006310:	e043      	b.n	800639a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	68b9      	ldr	r1, [r7, #8]
 8006318:	4618      	mov	r0, r3
 800631a:	f000 fa61 	bl	80067e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	69da      	ldr	r2, [r3, #28]
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f042 0208 	orr.w	r2, r2, #8
 800632c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	69da      	ldr	r2, [r3, #28]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f022 0204 	bic.w	r2, r2, #4
 800633c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	69d9      	ldr	r1, [r3, #28]
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	691a      	ldr	r2, [r3, #16]
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	430a      	orrs	r2, r1
 800634e:	61da      	str	r2, [r3, #28]
      break;
 8006350:	e023      	b.n	800639a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	68b9      	ldr	r1, [r7, #8]
 8006358:	4618      	mov	r0, r3
 800635a:	f000 faab 	bl	80068b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	69da      	ldr	r2, [r3, #28]
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800636c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	69da      	ldr	r2, [r3, #28]
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800637c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	69d9      	ldr	r1, [r3, #28]
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	691b      	ldr	r3, [r3, #16]
 8006388:	021a      	lsls	r2, r3, #8
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	430a      	orrs	r2, r1
 8006390:	61da      	str	r2, [r3, #28]
      break;
 8006392:	e002      	b.n	800639a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006394:	2301      	movs	r3, #1
 8006396:	75fb      	strb	r3, [r7, #23]
      break;
 8006398:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2200      	movs	r2, #0
 800639e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80063a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	3718      	adds	r7, #24
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}

080063ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b084      	sub	sp, #16
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
 80063b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80063b6:	2300      	movs	r3, #0
 80063b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063c0:	2b01      	cmp	r3, #1
 80063c2:	d101      	bne.n	80063c8 <HAL_TIM_ConfigClockSource+0x1c>
 80063c4:	2302      	movs	r3, #2
 80063c6:	e0b4      	b.n	8006532 <HAL_TIM_ConfigClockSource+0x186>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2201      	movs	r2, #1
 80063cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2202      	movs	r2, #2
 80063d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	689b      	ldr	r3, [r3, #8]
 80063de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80063e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80063ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	68ba      	ldr	r2, [r7, #8]
 80063f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006400:	d03e      	beq.n	8006480 <HAL_TIM_ConfigClockSource+0xd4>
 8006402:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006406:	f200 8087 	bhi.w	8006518 <HAL_TIM_ConfigClockSource+0x16c>
 800640a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800640e:	f000 8086 	beq.w	800651e <HAL_TIM_ConfigClockSource+0x172>
 8006412:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006416:	d87f      	bhi.n	8006518 <HAL_TIM_ConfigClockSource+0x16c>
 8006418:	2b70      	cmp	r3, #112	; 0x70
 800641a:	d01a      	beq.n	8006452 <HAL_TIM_ConfigClockSource+0xa6>
 800641c:	2b70      	cmp	r3, #112	; 0x70
 800641e:	d87b      	bhi.n	8006518 <HAL_TIM_ConfigClockSource+0x16c>
 8006420:	2b60      	cmp	r3, #96	; 0x60
 8006422:	d050      	beq.n	80064c6 <HAL_TIM_ConfigClockSource+0x11a>
 8006424:	2b60      	cmp	r3, #96	; 0x60
 8006426:	d877      	bhi.n	8006518 <HAL_TIM_ConfigClockSource+0x16c>
 8006428:	2b50      	cmp	r3, #80	; 0x50
 800642a:	d03c      	beq.n	80064a6 <HAL_TIM_ConfigClockSource+0xfa>
 800642c:	2b50      	cmp	r3, #80	; 0x50
 800642e:	d873      	bhi.n	8006518 <HAL_TIM_ConfigClockSource+0x16c>
 8006430:	2b40      	cmp	r3, #64	; 0x40
 8006432:	d058      	beq.n	80064e6 <HAL_TIM_ConfigClockSource+0x13a>
 8006434:	2b40      	cmp	r3, #64	; 0x40
 8006436:	d86f      	bhi.n	8006518 <HAL_TIM_ConfigClockSource+0x16c>
 8006438:	2b30      	cmp	r3, #48	; 0x30
 800643a:	d064      	beq.n	8006506 <HAL_TIM_ConfigClockSource+0x15a>
 800643c:	2b30      	cmp	r3, #48	; 0x30
 800643e:	d86b      	bhi.n	8006518 <HAL_TIM_ConfigClockSource+0x16c>
 8006440:	2b20      	cmp	r3, #32
 8006442:	d060      	beq.n	8006506 <HAL_TIM_ConfigClockSource+0x15a>
 8006444:	2b20      	cmp	r3, #32
 8006446:	d867      	bhi.n	8006518 <HAL_TIM_ConfigClockSource+0x16c>
 8006448:	2b00      	cmp	r3, #0
 800644a:	d05c      	beq.n	8006506 <HAL_TIM_ConfigClockSource+0x15a>
 800644c:	2b10      	cmp	r3, #16
 800644e:	d05a      	beq.n	8006506 <HAL_TIM_ConfigClockSource+0x15a>
 8006450:	e062      	b.n	8006518 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6818      	ldr	r0, [r3, #0]
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	6899      	ldr	r1, [r3, #8]
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	685a      	ldr	r2, [r3, #4]
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	68db      	ldr	r3, [r3, #12]
 8006462:	f000 faf1 	bl	8006a48 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	689b      	ldr	r3, [r3, #8]
 800646c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006474:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	68ba      	ldr	r2, [r7, #8]
 800647c:	609a      	str	r2, [r3, #8]
      break;
 800647e:	e04f      	b.n	8006520 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6818      	ldr	r0, [r3, #0]
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	6899      	ldr	r1, [r3, #8]
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	685a      	ldr	r2, [r3, #4]
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	68db      	ldr	r3, [r3, #12]
 8006490:	f000 fada 	bl	8006a48 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	689a      	ldr	r2, [r3, #8]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80064a2:	609a      	str	r2, [r3, #8]
      break;
 80064a4:	e03c      	b.n	8006520 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6818      	ldr	r0, [r3, #0]
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	6859      	ldr	r1, [r3, #4]
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	68db      	ldr	r3, [r3, #12]
 80064b2:	461a      	mov	r2, r3
 80064b4:	f000 fa4e 	bl	8006954 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	2150      	movs	r1, #80	; 0x50
 80064be:	4618      	mov	r0, r3
 80064c0:	f000 faa7 	bl	8006a12 <TIM_ITRx_SetConfig>
      break;
 80064c4:	e02c      	b.n	8006520 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6818      	ldr	r0, [r3, #0]
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	6859      	ldr	r1, [r3, #4]
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	68db      	ldr	r3, [r3, #12]
 80064d2:	461a      	mov	r2, r3
 80064d4:	f000 fa6d 	bl	80069b2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	2160      	movs	r1, #96	; 0x60
 80064de:	4618      	mov	r0, r3
 80064e0:	f000 fa97 	bl	8006a12 <TIM_ITRx_SetConfig>
      break;
 80064e4:	e01c      	b.n	8006520 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6818      	ldr	r0, [r3, #0]
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	6859      	ldr	r1, [r3, #4]
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	68db      	ldr	r3, [r3, #12]
 80064f2:	461a      	mov	r2, r3
 80064f4:	f000 fa2e 	bl	8006954 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	2140      	movs	r1, #64	; 0x40
 80064fe:	4618      	mov	r0, r3
 8006500:	f000 fa87 	bl	8006a12 <TIM_ITRx_SetConfig>
      break;
 8006504:	e00c      	b.n	8006520 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681a      	ldr	r2, [r3, #0]
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4619      	mov	r1, r3
 8006510:	4610      	mov	r0, r2
 8006512:	f000 fa7e 	bl	8006a12 <TIM_ITRx_SetConfig>
      break;
 8006516:	e003      	b.n	8006520 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	73fb      	strb	r3, [r7, #15]
      break;
 800651c:	e000      	b.n	8006520 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800651e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2201      	movs	r2, #1
 8006524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2200      	movs	r2, #0
 800652c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006530:	7bfb      	ldrb	r3, [r7, #15]
}
 8006532:	4618      	mov	r0, r3
 8006534:	3710      	adds	r7, #16
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}
	...

0800653c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800653c:	b480      	push	{r7}
 800653e:	b085      	sub	sp, #20
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
 8006544:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	4a34      	ldr	r2, [pc, #208]	; (8006620 <TIM_Base_SetConfig+0xe4>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d00f      	beq.n	8006574 <TIM_Base_SetConfig+0x38>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800655a:	d00b      	beq.n	8006574 <TIM_Base_SetConfig+0x38>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	4a31      	ldr	r2, [pc, #196]	; (8006624 <TIM_Base_SetConfig+0xe8>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d007      	beq.n	8006574 <TIM_Base_SetConfig+0x38>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	4a30      	ldr	r2, [pc, #192]	; (8006628 <TIM_Base_SetConfig+0xec>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d003      	beq.n	8006574 <TIM_Base_SetConfig+0x38>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	4a2f      	ldr	r2, [pc, #188]	; (800662c <TIM_Base_SetConfig+0xf0>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d108      	bne.n	8006586 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800657a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	68fa      	ldr	r2, [r7, #12]
 8006582:	4313      	orrs	r3, r2
 8006584:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	4a25      	ldr	r2, [pc, #148]	; (8006620 <TIM_Base_SetConfig+0xe4>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d01b      	beq.n	80065c6 <TIM_Base_SetConfig+0x8a>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006594:	d017      	beq.n	80065c6 <TIM_Base_SetConfig+0x8a>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	4a22      	ldr	r2, [pc, #136]	; (8006624 <TIM_Base_SetConfig+0xe8>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d013      	beq.n	80065c6 <TIM_Base_SetConfig+0x8a>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	4a21      	ldr	r2, [pc, #132]	; (8006628 <TIM_Base_SetConfig+0xec>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d00f      	beq.n	80065c6 <TIM_Base_SetConfig+0x8a>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	4a20      	ldr	r2, [pc, #128]	; (800662c <TIM_Base_SetConfig+0xf0>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d00b      	beq.n	80065c6 <TIM_Base_SetConfig+0x8a>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	4a1f      	ldr	r2, [pc, #124]	; (8006630 <TIM_Base_SetConfig+0xf4>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d007      	beq.n	80065c6 <TIM_Base_SetConfig+0x8a>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	4a1e      	ldr	r2, [pc, #120]	; (8006634 <TIM_Base_SetConfig+0xf8>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d003      	beq.n	80065c6 <TIM_Base_SetConfig+0x8a>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	4a1d      	ldr	r2, [pc, #116]	; (8006638 <TIM_Base_SetConfig+0xfc>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d108      	bne.n	80065d8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	68db      	ldr	r3, [r3, #12]
 80065d2:	68fa      	ldr	r2, [r7, #12]
 80065d4:	4313      	orrs	r3, r2
 80065d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	695b      	ldr	r3, [r3, #20]
 80065e2:	4313      	orrs	r3, r2
 80065e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	68fa      	ldr	r2, [r7, #12]
 80065ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	689a      	ldr	r2, [r3, #8]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	681a      	ldr	r2, [r3, #0]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	4a08      	ldr	r2, [pc, #32]	; (8006620 <TIM_Base_SetConfig+0xe4>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d103      	bne.n	800660c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	691a      	ldr	r2, [r3, #16]
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2201      	movs	r2, #1
 8006610:	615a      	str	r2, [r3, #20]
}
 8006612:	bf00      	nop
 8006614:	3714      	adds	r7, #20
 8006616:	46bd      	mov	sp, r7
 8006618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661c:	4770      	bx	lr
 800661e:	bf00      	nop
 8006620:	40010000 	.word	0x40010000
 8006624:	40000400 	.word	0x40000400
 8006628:	40000800 	.word	0x40000800
 800662c:	40000c00 	.word	0x40000c00
 8006630:	40014000 	.word	0x40014000
 8006634:	40014400 	.word	0x40014400
 8006638:	40014800 	.word	0x40014800

0800663c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800663c:	b480      	push	{r7}
 800663e:	b087      	sub	sp, #28
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
 8006644:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6a1b      	ldr	r3, [r3, #32]
 800664a:	f023 0201 	bic.w	r2, r3, #1
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6a1b      	ldr	r3, [r3, #32]
 8006656:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	685b      	ldr	r3, [r3, #4]
 800665c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	699b      	ldr	r3, [r3, #24]
 8006662:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800666a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	f023 0303 	bic.w	r3, r3, #3
 8006672:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	68fa      	ldr	r2, [r7, #12]
 800667a:	4313      	orrs	r3, r2
 800667c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800667e:	697b      	ldr	r3, [r7, #20]
 8006680:	f023 0302 	bic.w	r3, r3, #2
 8006684:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	689b      	ldr	r3, [r3, #8]
 800668a:	697a      	ldr	r2, [r7, #20]
 800668c:	4313      	orrs	r3, r2
 800668e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	4a1c      	ldr	r2, [pc, #112]	; (8006704 <TIM_OC1_SetConfig+0xc8>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d10c      	bne.n	80066b2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	f023 0308 	bic.w	r3, r3, #8
 800669e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	68db      	ldr	r3, [r3, #12]
 80066a4:	697a      	ldr	r2, [r7, #20]
 80066a6:	4313      	orrs	r3, r2
 80066a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	f023 0304 	bic.w	r3, r3, #4
 80066b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	4a13      	ldr	r2, [pc, #76]	; (8006704 <TIM_OC1_SetConfig+0xc8>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d111      	bne.n	80066de <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80066ba:	693b      	ldr	r3, [r7, #16]
 80066bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80066c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80066c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	695b      	ldr	r3, [r3, #20]
 80066ce:	693a      	ldr	r2, [r7, #16]
 80066d0:	4313      	orrs	r3, r2
 80066d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	699b      	ldr	r3, [r3, #24]
 80066d8:	693a      	ldr	r2, [r7, #16]
 80066da:	4313      	orrs	r3, r2
 80066dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	693a      	ldr	r2, [r7, #16]
 80066e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	68fa      	ldr	r2, [r7, #12]
 80066e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	685a      	ldr	r2, [r3, #4]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	697a      	ldr	r2, [r7, #20]
 80066f6:	621a      	str	r2, [r3, #32]
}
 80066f8:	bf00      	nop
 80066fa:	371c      	adds	r7, #28
 80066fc:	46bd      	mov	sp, r7
 80066fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006702:	4770      	bx	lr
 8006704:	40010000 	.word	0x40010000

08006708 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006708:	b480      	push	{r7}
 800670a:	b087      	sub	sp, #28
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
 8006710:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6a1b      	ldr	r3, [r3, #32]
 8006716:	f023 0210 	bic.w	r2, r3, #16
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6a1b      	ldr	r3, [r3, #32]
 8006722:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	699b      	ldr	r3, [r3, #24]
 800672e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006736:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800673e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	021b      	lsls	r3, r3, #8
 8006746:	68fa      	ldr	r2, [r7, #12]
 8006748:	4313      	orrs	r3, r2
 800674a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	f023 0320 	bic.w	r3, r3, #32
 8006752:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	689b      	ldr	r3, [r3, #8]
 8006758:	011b      	lsls	r3, r3, #4
 800675a:	697a      	ldr	r2, [r7, #20]
 800675c:	4313      	orrs	r3, r2
 800675e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	4a1e      	ldr	r2, [pc, #120]	; (80067dc <TIM_OC2_SetConfig+0xd4>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d10d      	bne.n	8006784 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800676e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	68db      	ldr	r3, [r3, #12]
 8006774:	011b      	lsls	r3, r3, #4
 8006776:	697a      	ldr	r2, [r7, #20]
 8006778:	4313      	orrs	r3, r2
 800677a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006782:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	4a15      	ldr	r2, [pc, #84]	; (80067dc <TIM_OC2_SetConfig+0xd4>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d113      	bne.n	80067b4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800678c:	693b      	ldr	r3, [r7, #16]
 800678e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006792:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800679a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	695b      	ldr	r3, [r3, #20]
 80067a0:	009b      	lsls	r3, r3, #2
 80067a2:	693a      	ldr	r2, [r7, #16]
 80067a4:	4313      	orrs	r3, r2
 80067a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	699b      	ldr	r3, [r3, #24]
 80067ac:	009b      	lsls	r3, r3, #2
 80067ae:	693a      	ldr	r2, [r7, #16]
 80067b0:	4313      	orrs	r3, r2
 80067b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	693a      	ldr	r2, [r7, #16]
 80067b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	68fa      	ldr	r2, [r7, #12]
 80067be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	685a      	ldr	r2, [r3, #4]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	697a      	ldr	r2, [r7, #20]
 80067cc:	621a      	str	r2, [r3, #32]
}
 80067ce:	bf00      	nop
 80067d0:	371c      	adds	r7, #28
 80067d2:	46bd      	mov	sp, r7
 80067d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d8:	4770      	bx	lr
 80067da:	bf00      	nop
 80067dc:	40010000 	.word	0x40010000

080067e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b087      	sub	sp, #28
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
 80067e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6a1b      	ldr	r3, [r3, #32]
 80067ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6a1b      	ldr	r3, [r3, #32]
 80067fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	69db      	ldr	r3, [r3, #28]
 8006806:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800680e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f023 0303 	bic.w	r3, r3, #3
 8006816:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	68fa      	ldr	r2, [r7, #12]
 800681e:	4313      	orrs	r3, r2
 8006820:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006822:	697b      	ldr	r3, [r7, #20]
 8006824:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006828:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	689b      	ldr	r3, [r3, #8]
 800682e:	021b      	lsls	r3, r3, #8
 8006830:	697a      	ldr	r2, [r7, #20]
 8006832:	4313      	orrs	r3, r2
 8006834:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	4a1d      	ldr	r2, [pc, #116]	; (80068b0 <TIM_OC3_SetConfig+0xd0>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d10d      	bne.n	800685a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006844:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	68db      	ldr	r3, [r3, #12]
 800684a:	021b      	lsls	r3, r3, #8
 800684c:	697a      	ldr	r2, [r7, #20]
 800684e:	4313      	orrs	r3, r2
 8006850:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006858:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	4a14      	ldr	r2, [pc, #80]	; (80068b0 <TIM_OC3_SetConfig+0xd0>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d113      	bne.n	800688a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006868:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800686a:	693b      	ldr	r3, [r7, #16]
 800686c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006870:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	695b      	ldr	r3, [r3, #20]
 8006876:	011b      	lsls	r3, r3, #4
 8006878:	693a      	ldr	r2, [r7, #16]
 800687a:	4313      	orrs	r3, r2
 800687c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	699b      	ldr	r3, [r3, #24]
 8006882:	011b      	lsls	r3, r3, #4
 8006884:	693a      	ldr	r2, [r7, #16]
 8006886:	4313      	orrs	r3, r2
 8006888:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	693a      	ldr	r2, [r7, #16]
 800688e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	68fa      	ldr	r2, [r7, #12]
 8006894:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	685a      	ldr	r2, [r3, #4]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	697a      	ldr	r2, [r7, #20]
 80068a2:	621a      	str	r2, [r3, #32]
}
 80068a4:	bf00      	nop
 80068a6:	371c      	adds	r7, #28
 80068a8:	46bd      	mov	sp, r7
 80068aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ae:	4770      	bx	lr
 80068b0:	40010000 	.word	0x40010000

080068b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80068b4:	b480      	push	{r7}
 80068b6:	b087      	sub	sp, #28
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
 80068bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6a1b      	ldr	r3, [r3, #32]
 80068c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6a1b      	ldr	r3, [r3, #32]
 80068ce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	69db      	ldr	r3, [r3, #28]
 80068da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	021b      	lsls	r3, r3, #8
 80068f2:	68fa      	ldr	r2, [r7, #12]
 80068f4:	4313      	orrs	r3, r2
 80068f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80068fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	689b      	ldr	r3, [r3, #8]
 8006904:	031b      	lsls	r3, r3, #12
 8006906:	693a      	ldr	r2, [r7, #16]
 8006908:	4313      	orrs	r3, r2
 800690a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	4a10      	ldr	r2, [pc, #64]	; (8006950 <TIM_OC4_SetConfig+0x9c>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d109      	bne.n	8006928 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800691a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	695b      	ldr	r3, [r3, #20]
 8006920:	019b      	lsls	r3, r3, #6
 8006922:	697a      	ldr	r2, [r7, #20]
 8006924:	4313      	orrs	r3, r2
 8006926:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	697a      	ldr	r2, [r7, #20]
 800692c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	68fa      	ldr	r2, [r7, #12]
 8006932:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	685a      	ldr	r2, [r3, #4]
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	693a      	ldr	r2, [r7, #16]
 8006940:	621a      	str	r2, [r3, #32]
}
 8006942:	bf00      	nop
 8006944:	371c      	adds	r7, #28
 8006946:	46bd      	mov	sp, r7
 8006948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694c:	4770      	bx	lr
 800694e:	bf00      	nop
 8006950:	40010000 	.word	0x40010000

08006954 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006954:	b480      	push	{r7}
 8006956:	b087      	sub	sp, #28
 8006958:	af00      	add	r7, sp, #0
 800695a:	60f8      	str	r0, [r7, #12]
 800695c:	60b9      	str	r1, [r7, #8]
 800695e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	6a1b      	ldr	r3, [r3, #32]
 8006964:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	6a1b      	ldr	r3, [r3, #32]
 800696a:	f023 0201 	bic.w	r2, r3, #1
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	699b      	ldr	r3, [r3, #24]
 8006976:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006978:	693b      	ldr	r3, [r7, #16]
 800697a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800697e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	011b      	lsls	r3, r3, #4
 8006984:	693a      	ldr	r2, [r7, #16]
 8006986:	4313      	orrs	r3, r2
 8006988:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	f023 030a 	bic.w	r3, r3, #10
 8006990:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006992:	697a      	ldr	r2, [r7, #20]
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	4313      	orrs	r3, r2
 8006998:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	693a      	ldr	r2, [r7, #16]
 800699e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	697a      	ldr	r2, [r7, #20]
 80069a4:	621a      	str	r2, [r3, #32]
}
 80069a6:	bf00      	nop
 80069a8:	371c      	adds	r7, #28
 80069aa:	46bd      	mov	sp, r7
 80069ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b0:	4770      	bx	lr

080069b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069b2:	b480      	push	{r7}
 80069b4:	b087      	sub	sp, #28
 80069b6:	af00      	add	r7, sp, #0
 80069b8:	60f8      	str	r0, [r7, #12]
 80069ba:	60b9      	str	r1, [r7, #8]
 80069bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	6a1b      	ldr	r3, [r3, #32]
 80069c2:	f023 0210 	bic.w	r2, r3, #16
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	699b      	ldr	r3, [r3, #24]
 80069ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	6a1b      	ldr	r3, [r3, #32]
 80069d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80069dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	031b      	lsls	r3, r3, #12
 80069e2:	697a      	ldr	r2, [r7, #20]
 80069e4:	4313      	orrs	r3, r2
 80069e6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80069ee:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	011b      	lsls	r3, r3, #4
 80069f4:	693a      	ldr	r2, [r7, #16]
 80069f6:	4313      	orrs	r3, r2
 80069f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	697a      	ldr	r2, [r7, #20]
 80069fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	693a      	ldr	r2, [r7, #16]
 8006a04:	621a      	str	r2, [r3, #32]
}
 8006a06:	bf00      	nop
 8006a08:	371c      	adds	r7, #28
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a10:	4770      	bx	lr

08006a12 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a12:	b480      	push	{r7}
 8006a14:	b085      	sub	sp, #20
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	6078      	str	r0, [r7, #4]
 8006a1a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	689b      	ldr	r3, [r3, #8]
 8006a20:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a28:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a2a:	683a      	ldr	r2, [r7, #0]
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	f043 0307 	orr.w	r3, r3, #7
 8006a34:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	68fa      	ldr	r2, [r7, #12]
 8006a3a:	609a      	str	r2, [r3, #8]
}
 8006a3c:	bf00      	nop
 8006a3e:	3714      	adds	r7, #20
 8006a40:	46bd      	mov	sp, r7
 8006a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a46:	4770      	bx	lr

08006a48 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a48:	b480      	push	{r7}
 8006a4a:	b087      	sub	sp, #28
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	60f8      	str	r0, [r7, #12]
 8006a50:	60b9      	str	r1, [r7, #8]
 8006a52:	607a      	str	r2, [r7, #4]
 8006a54:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	689b      	ldr	r3, [r3, #8]
 8006a5a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a5c:	697b      	ldr	r3, [r7, #20]
 8006a5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006a62:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	021a      	lsls	r2, r3, #8
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	431a      	orrs	r2, r3
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	697a      	ldr	r2, [r7, #20]
 8006a72:	4313      	orrs	r3, r2
 8006a74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	697a      	ldr	r2, [r7, #20]
 8006a7a:	609a      	str	r2, [r3, #8]
}
 8006a7c:	bf00      	nop
 8006a7e:	371c      	adds	r7, #28
 8006a80:	46bd      	mov	sp, r7
 8006a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a86:	4770      	bx	lr

08006a88 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b087      	sub	sp, #28
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	60f8      	str	r0, [r7, #12]
 8006a90:	60b9      	str	r1, [r7, #8]
 8006a92:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	f003 031f 	and.w	r3, r3, #31
 8006a9a:	2201      	movs	r2, #1
 8006a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8006aa0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	6a1a      	ldr	r2, [r3, #32]
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	43db      	mvns	r3, r3
 8006aaa:	401a      	ands	r2, r3
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	6a1a      	ldr	r2, [r3, #32]
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	f003 031f 	and.w	r3, r3, #31
 8006aba:	6879      	ldr	r1, [r7, #4]
 8006abc:	fa01 f303 	lsl.w	r3, r1, r3
 8006ac0:	431a      	orrs	r2, r3
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	621a      	str	r2, [r3, #32]
}
 8006ac6:	bf00      	nop
 8006ac8:	371c      	adds	r7, #28
 8006aca:	46bd      	mov	sp, r7
 8006acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad0:	4770      	bx	lr
	...

08006ad4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b085      	sub	sp, #20
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ae4:	2b01      	cmp	r3, #1
 8006ae6:	d101      	bne.n	8006aec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ae8:	2302      	movs	r3, #2
 8006aea:	e050      	b.n	8006b8e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2201      	movs	r2, #1
 8006af0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2202      	movs	r2, #2
 8006af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	689b      	ldr	r3, [r3, #8]
 8006b0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	68fa      	ldr	r2, [r7, #12]
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	68fa      	ldr	r2, [r7, #12]
 8006b24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a1c      	ldr	r2, [pc, #112]	; (8006b9c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d018      	beq.n	8006b62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b38:	d013      	beq.n	8006b62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a18      	ldr	r2, [pc, #96]	; (8006ba0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d00e      	beq.n	8006b62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4a16      	ldr	r2, [pc, #88]	; (8006ba4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d009      	beq.n	8006b62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4a15      	ldr	r2, [pc, #84]	; (8006ba8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d004      	beq.n	8006b62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	4a13      	ldr	r2, [pc, #76]	; (8006bac <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d10c      	bne.n	8006b7c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b68:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	68ba      	ldr	r2, [r7, #8]
 8006b70:	4313      	orrs	r3, r2
 8006b72:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	68ba      	ldr	r2, [r7, #8]
 8006b7a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2201      	movs	r2, #1
 8006b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2200      	movs	r2, #0
 8006b88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b8c:	2300      	movs	r3, #0
}
 8006b8e:	4618      	mov	r0, r3
 8006b90:	3714      	adds	r7, #20
 8006b92:	46bd      	mov	sp, r7
 8006b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b98:	4770      	bx	lr
 8006b9a:	bf00      	nop
 8006b9c:	40010000 	.word	0x40010000
 8006ba0:	40000400 	.word	0x40000400
 8006ba4:	40000800 	.word	0x40000800
 8006ba8:	40000c00 	.word	0x40000c00
 8006bac:	40014000 	.word	0x40014000

08006bb0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b085      	sub	sp, #20
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
 8006bb8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006bba:	2300      	movs	r3, #0
 8006bbc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bc4:	2b01      	cmp	r3, #1
 8006bc6:	d101      	bne.n	8006bcc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006bc8:	2302      	movs	r3, #2
 8006bca:	e03d      	b.n	8006c48 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2201      	movs	r2, #1
 8006bd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	68db      	ldr	r3, [r3, #12]
 8006bde:	4313      	orrs	r3, r2
 8006be0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	689b      	ldr	r3, [r3, #8]
 8006bec:	4313      	orrs	r3, r2
 8006bee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	4313      	orrs	r3, r2
 8006bfc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4313      	orrs	r3, r2
 8006c0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	691b      	ldr	r3, [r3, #16]
 8006c16:	4313      	orrs	r3, r2
 8006c18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	695b      	ldr	r3, [r3, #20]
 8006c24:	4313      	orrs	r3, r2
 8006c26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	69db      	ldr	r3, [r3, #28]
 8006c32:	4313      	orrs	r3, r2
 8006c34:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	68fa      	ldr	r2, [r7, #12]
 8006c3c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2200      	movs	r2, #0
 8006c42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c46:	2300      	movs	r3, #0
}
 8006c48:	4618      	mov	r0, r3
 8006c4a:	3714      	adds	r7, #20
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c52:	4770      	bx	lr

08006c54 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b082      	sub	sp, #8
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d101      	bne.n	8006c66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c62:	2301      	movs	r3, #1
 8006c64:	e03f      	b.n	8006ce6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c6c:	b2db      	uxtb	r3, r3
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d106      	bne.n	8006c80 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2200      	movs	r2, #0
 8006c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	f7fc fdd6 	bl	800382c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2224      	movs	r2, #36	; 0x24
 8006c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	68da      	ldr	r2, [r3, #12]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006c96:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006c98:	6878      	ldr	r0, [r7, #4]
 8006c9a:	f000 ff53 	bl	8007b44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	691a      	ldr	r2, [r3, #16]
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006cac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	695a      	ldr	r2, [r3, #20]
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006cbc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	68da      	ldr	r2, [r3, #12]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006ccc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2220      	movs	r2, #32
 8006cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2220      	movs	r2, #32
 8006ce0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006ce4:	2300      	movs	r3, #0
}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	3708      	adds	r7, #8
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}
	...

08006cf0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b08c      	sub	sp, #48	; 0x30
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	60f8      	str	r0, [r7, #12]
 8006cf8:	60b9      	str	r1, [r7, #8]
 8006cfa:	4613      	mov	r3, r2
 8006cfc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d04:	b2db      	uxtb	r3, r3
 8006d06:	2b20      	cmp	r3, #32
 8006d08:	d165      	bne.n	8006dd6 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d002      	beq.n	8006d16 <HAL_UART_Transmit_DMA+0x26>
 8006d10:	88fb      	ldrh	r3, [r7, #6]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d101      	bne.n	8006d1a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006d16:	2301      	movs	r3, #1
 8006d18:	e05e      	b.n	8006dd8 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d20:	2b01      	cmp	r3, #1
 8006d22:	d101      	bne.n	8006d28 <HAL_UART_Transmit_DMA+0x38>
 8006d24:	2302      	movs	r3, #2
 8006d26:	e057      	b.n	8006dd8 <HAL_UART_Transmit_DMA+0xe8>
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	2201      	movs	r2, #1
 8006d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8006d30:	68ba      	ldr	r2, [r7, #8]
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	88fa      	ldrh	r2, [r7, #6]
 8006d3a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	88fa      	ldrh	r2, [r7, #6]
 8006d40:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2200      	movs	r2, #0
 8006d46:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	2221      	movs	r2, #33	; 0x21
 8006d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d54:	4a22      	ldr	r2, [pc, #136]	; (8006de0 <HAL_UART_Transmit_DMA+0xf0>)
 8006d56:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d5c:	4a21      	ldr	r2, [pc, #132]	; (8006de4 <HAL_UART_Transmit_DMA+0xf4>)
 8006d5e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d64:	4a20      	ldr	r2, [pc, #128]	; (8006de8 <HAL_UART_Transmit_DMA+0xf8>)
 8006d66:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8006d70:	f107 0308 	add.w	r3, r7, #8
 8006d74:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8006d7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d7c:	6819      	ldr	r1, [r3, #0]
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	3304      	adds	r3, #4
 8006d84:	461a      	mov	r2, r3
 8006d86:	88fb      	ldrh	r3, [r7, #6]
 8006d88:	f7fd f916 	bl	8003fb8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006d94:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	3314      	adds	r3, #20
 8006da4:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006da6:	69bb      	ldr	r3, [r7, #24]
 8006da8:	e853 3f00 	ldrex	r3, [r3]
 8006dac:	617b      	str	r3, [r7, #20]
   return(result);
 8006dae:	697b      	ldr	r3, [r7, #20]
 8006db0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006db4:	62bb      	str	r3, [r7, #40]	; 0x28
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	3314      	adds	r3, #20
 8006dbc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006dbe:	627a      	str	r2, [r7, #36]	; 0x24
 8006dc0:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dc2:	6a39      	ldr	r1, [r7, #32]
 8006dc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006dc6:	e841 2300 	strex	r3, r2, [r1]
 8006dca:	61fb      	str	r3, [r7, #28]
   return(result);
 8006dcc:	69fb      	ldr	r3, [r7, #28]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d1e5      	bne.n	8006d9e <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	e000      	b.n	8006dd8 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8006dd6:	2302      	movs	r3, #2
  }
}
 8006dd8:	4618      	mov	r0, r3
 8006dda:	3730      	adds	r7, #48	; 0x30
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bd80      	pop	{r7, pc}
 8006de0:	080073e5 	.word	0x080073e5
 8006de4:	0800747f 	.word	0x0800747f
 8006de8:	080075f7 	.word	0x080075f7

08006dec <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b084      	sub	sp, #16
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	60f8      	str	r0, [r7, #12]
 8006df4:	60b9      	str	r1, [r7, #8]
 8006df6:	4613      	mov	r3, r2
 8006df8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e00:	b2db      	uxtb	r3, r3
 8006e02:	2b20      	cmp	r3, #32
 8006e04:	d11d      	bne.n	8006e42 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e06:	68bb      	ldr	r3, [r7, #8]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d002      	beq.n	8006e12 <HAL_UART_Receive_DMA+0x26>
 8006e0c:	88fb      	ldrh	r3, [r7, #6]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d101      	bne.n	8006e16 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006e12:	2301      	movs	r3, #1
 8006e14:	e016      	b.n	8006e44 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e1c:	2b01      	cmp	r3, #1
 8006e1e:	d101      	bne.n	8006e24 <HAL_UART_Receive_DMA+0x38>
 8006e20:	2302      	movs	r3, #2
 8006e22:	e00f      	b.n	8006e44 <HAL_UART_Receive_DMA+0x58>
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2201      	movs	r2, #1
 8006e28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006e32:	88fb      	ldrh	r3, [r7, #6]
 8006e34:	461a      	mov	r2, r3
 8006e36:	68b9      	ldr	r1, [r7, #8]
 8006e38:	68f8      	ldr	r0, [r7, #12]
 8006e3a:	f000 fc27 	bl	800768c <UART_Start_Receive_DMA>
 8006e3e:	4603      	mov	r3, r0
 8006e40:	e000      	b.n	8006e44 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006e42:	2302      	movs	r3, #2
  }
}
 8006e44:	4618      	mov	r0, r3
 8006e46:	3710      	adds	r7, #16
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	bd80      	pop	{r7, pc}

08006e4c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b0ba      	sub	sp, #232	; 0xe8
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	68db      	ldr	r3, [r3, #12]
 8006e64:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	695b      	ldr	r3, [r3, #20]
 8006e6e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006e72:	2300      	movs	r3, #0
 8006e74:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006e78:	2300      	movs	r3, #0
 8006e7a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006e7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e82:	f003 030f 	and.w	r3, r3, #15
 8006e86:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006e8a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d10f      	bne.n	8006eb2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e96:	f003 0320 	and.w	r3, r3, #32
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d009      	beq.n	8006eb2 <HAL_UART_IRQHandler+0x66>
 8006e9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ea2:	f003 0320 	and.w	r3, r3, #32
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d003      	beq.n	8006eb2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f000 fd8f 	bl	80079ce <UART_Receive_IT>
      return;
 8006eb0:	e256      	b.n	8007360 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006eb2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	f000 80de 	beq.w	8007078 <HAL_UART_IRQHandler+0x22c>
 8006ebc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ec0:	f003 0301 	and.w	r3, r3, #1
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d106      	bne.n	8006ed6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006ec8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ecc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	f000 80d1 	beq.w	8007078 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006ed6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006eda:	f003 0301 	and.w	r3, r3, #1
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d00b      	beq.n	8006efa <HAL_UART_IRQHandler+0xae>
 8006ee2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ee6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d005      	beq.n	8006efa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ef2:	f043 0201 	orr.w	r2, r3, #1
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006efa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006efe:	f003 0304 	and.w	r3, r3, #4
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d00b      	beq.n	8006f1e <HAL_UART_IRQHandler+0xd2>
 8006f06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f0a:	f003 0301 	and.w	r3, r3, #1
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d005      	beq.n	8006f1e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f16:	f043 0202 	orr.w	r2, r3, #2
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f22:	f003 0302 	and.w	r3, r3, #2
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d00b      	beq.n	8006f42 <HAL_UART_IRQHandler+0xf6>
 8006f2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f2e:	f003 0301 	and.w	r3, r3, #1
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d005      	beq.n	8006f42 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f3a:	f043 0204 	orr.w	r2, r3, #4
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006f42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f46:	f003 0308 	and.w	r3, r3, #8
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d011      	beq.n	8006f72 <HAL_UART_IRQHandler+0x126>
 8006f4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f52:	f003 0320 	and.w	r3, r3, #32
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d105      	bne.n	8006f66 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006f5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f5e:	f003 0301 	and.w	r3, r3, #1
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d005      	beq.n	8006f72 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f6a:	f043 0208 	orr.w	r2, r3, #8
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	f000 81ed 	beq.w	8007356 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006f7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f80:	f003 0320 	and.w	r3, r3, #32
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d008      	beq.n	8006f9a <HAL_UART_IRQHandler+0x14e>
 8006f88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f8c:	f003 0320 	and.w	r3, r3, #32
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d002      	beq.n	8006f9a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f000 fd1a 	bl	80079ce <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	695b      	ldr	r3, [r3, #20]
 8006fa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fa4:	2b40      	cmp	r3, #64	; 0x40
 8006fa6:	bf0c      	ite	eq
 8006fa8:	2301      	moveq	r3, #1
 8006faa:	2300      	movne	r3, #0
 8006fac:	b2db      	uxtb	r3, r3
 8006fae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fb6:	f003 0308 	and.w	r3, r3, #8
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d103      	bne.n	8006fc6 <HAL_UART_IRQHandler+0x17a>
 8006fbe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d04f      	beq.n	8007066 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006fc6:	6878      	ldr	r0, [r7, #4]
 8006fc8:	f000 fc22 	bl	8007810 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	695b      	ldr	r3, [r3, #20]
 8006fd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fd6:	2b40      	cmp	r3, #64	; 0x40
 8006fd8:	d141      	bne.n	800705e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	3314      	adds	r3, #20
 8006fe0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fe4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006fe8:	e853 3f00 	ldrex	r3, [r3]
 8006fec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006ff0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006ff4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ff8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	3314      	adds	r3, #20
 8007002:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007006:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800700a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800700e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007012:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007016:	e841 2300 	strex	r3, r2, [r1]
 800701a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800701e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007022:	2b00      	cmp	r3, #0
 8007024:	d1d9      	bne.n	8006fda <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800702a:	2b00      	cmp	r3, #0
 800702c:	d013      	beq.n	8007056 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007032:	4a7d      	ldr	r2, [pc, #500]	; (8007228 <HAL_UART_IRQHandler+0x3dc>)
 8007034:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800703a:	4618      	mov	r0, r3
 800703c:	f7fd f884 	bl	8004148 <HAL_DMA_Abort_IT>
 8007040:	4603      	mov	r3, r0
 8007042:	2b00      	cmp	r3, #0
 8007044:	d016      	beq.n	8007074 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800704a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800704c:	687a      	ldr	r2, [r7, #4]
 800704e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007050:	4610      	mov	r0, r2
 8007052:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007054:	e00e      	b.n	8007074 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007056:	6878      	ldr	r0, [r7, #4]
 8007058:	f000 f9ae 	bl	80073b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800705c:	e00a      	b.n	8007074 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f000 f9aa 	bl	80073b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007064:	e006      	b.n	8007074 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007066:	6878      	ldr	r0, [r7, #4]
 8007068:	f000 f9a6 	bl	80073b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2200      	movs	r2, #0
 8007070:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007072:	e170      	b.n	8007356 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007074:	bf00      	nop
    return;
 8007076:	e16e      	b.n	8007356 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800707c:	2b01      	cmp	r3, #1
 800707e:	f040 814a 	bne.w	8007316 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007082:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007086:	f003 0310 	and.w	r3, r3, #16
 800708a:	2b00      	cmp	r3, #0
 800708c:	f000 8143 	beq.w	8007316 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007090:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007094:	f003 0310 	and.w	r3, r3, #16
 8007098:	2b00      	cmp	r3, #0
 800709a:	f000 813c 	beq.w	8007316 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800709e:	2300      	movs	r3, #0
 80070a0:	60bb      	str	r3, [r7, #8]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	60bb      	str	r3, [r7, #8]
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	60bb      	str	r3, [r7, #8]
 80070b2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	695b      	ldr	r3, [r3, #20]
 80070ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070be:	2b40      	cmp	r3, #64	; 0x40
 80070c0:	f040 80b4 	bne.w	800722c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80070d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	f000 8140 	beq.w	800735a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80070de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80070e2:	429a      	cmp	r2, r3
 80070e4:	f080 8139 	bcs.w	800735a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80070ee:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070f4:	69db      	ldr	r3, [r3, #28]
 80070f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80070fa:	f000 8088 	beq.w	800720e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	330c      	adds	r3, #12
 8007104:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007108:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800710c:	e853 3f00 	ldrex	r3, [r3]
 8007110:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007114:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007118:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800711c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	330c      	adds	r3, #12
 8007126:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800712a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800712e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007132:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007136:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800713a:	e841 2300 	strex	r3, r2, [r1]
 800713e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007142:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007146:	2b00      	cmp	r3, #0
 8007148:	d1d9      	bne.n	80070fe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	3314      	adds	r3, #20
 8007150:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007152:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007154:	e853 3f00 	ldrex	r3, [r3]
 8007158:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800715a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800715c:	f023 0301 	bic.w	r3, r3, #1
 8007160:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	3314      	adds	r3, #20
 800716a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800716e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007172:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007174:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007176:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800717a:	e841 2300 	strex	r3, r2, [r1]
 800717e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007180:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007182:	2b00      	cmp	r3, #0
 8007184:	d1e1      	bne.n	800714a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	3314      	adds	r3, #20
 800718c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800718e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007190:	e853 3f00 	ldrex	r3, [r3]
 8007194:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007196:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007198:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800719c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	3314      	adds	r3, #20
 80071a6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80071aa:	66fa      	str	r2, [r7, #108]	; 0x6c
 80071ac:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ae:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80071b0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80071b2:	e841 2300 	strex	r3, r2, [r1]
 80071b6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80071b8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d1e3      	bne.n	8007186 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2220      	movs	r2, #32
 80071c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2200      	movs	r2, #0
 80071ca:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	330c      	adds	r3, #12
 80071d2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071d6:	e853 3f00 	ldrex	r3, [r3]
 80071da:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80071dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071de:	f023 0310 	bic.w	r3, r3, #16
 80071e2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	330c      	adds	r3, #12
 80071ec:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80071f0:	65ba      	str	r2, [r7, #88]	; 0x58
 80071f2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071f4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80071f6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80071f8:	e841 2300 	strex	r3, r2, [r1]
 80071fc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80071fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007200:	2b00      	cmp	r3, #0
 8007202:	d1e3      	bne.n	80071cc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007208:	4618      	mov	r0, r3
 800720a:	f7fc ff2d 	bl	8004068 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007216:	b29b      	uxth	r3, r3
 8007218:	1ad3      	subs	r3, r2, r3
 800721a:	b29b      	uxth	r3, r3
 800721c:	4619      	mov	r1, r3
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	f000 f8d4 	bl	80073cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007224:	e099      	b.n	800735a <HAL_UART_IRQHandler+0x50e>
 8007226:	bf00      	nop
 8007228:	080078d7 	.word	0x080078d7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007234:	b29b      	uxth	r3, r3
 8007236:	1ad3      	subs	r3, r2, r3
 8007238:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007240:	b29b      	uxth	r3, r3
 8007242:	2b00      	cmp	r3, #0
 8007244:	f000 808b 	beq.w	800735e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007248:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800724c:	2b00      	cmp	r3, #0
 800724e:	f000 8086 	beq.w	800735e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	330c      	adds	r3, #12
 8007258:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800725a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800725c:	e853 3f00 	ldrex	r3, [r3]
 8007260:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007262:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007264:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007268:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	330c      	adds	r3, #12
 8007272:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007276:	647a      	str	r2, [r7, #68]	; 0x44
 8007278:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800727a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800727c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800727e:	e841 2300 	strex	r3, r2, [r1]
 8007282:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007284:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007286:	2b00      	cmp	r3, #0
 8007288:	d1e3      	bne.n	8007252 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	3314      	adds	r3, #20
 8007290:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007294:	e853 3f00 	ldrex	r3, [r3]
 8007298:	623b      	str	r3, [r7, #32]
   return(result);
 800729a:	6a3b      	ldr	r3, [r7, #32]
 800729c:	f023 0301 	bic.w	r3, r3, #1
 80072a0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	3314      	adds	r3, #20
 80072aa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80072ae:	633a      	str	r2, [r7, #48]	; 0x30
 80072b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80072b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072b6:	e841 2300 	strex	r3, r2, [r1]
 80072ba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80072bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d1e3      	bne.n	800728a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2220      	movs	r2, #32
 80072c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2200      	movs	r2, #0
 80072ce:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	330c      	adds	r3, #12
 80072d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072d8:	693b      	ldr	r3, [r7, #16]
 80072da:	e853 3f00 	ldrex	r3, [r3]
 80072de:	60fb      	str	r3, [r7, #12]
   return(result);
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	f023 0310 	bic.w	r3, r3, #16
 80072e6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	330c      	adds	r3, #12
 80072f0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80072f4:	61fa      	str	r2, [r7, #28]
 80072f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072f8:	69b9      	ldr	r1, [r7, #24]
 80072fa:	69fa      	ldr	r2, [r7, #28]
 80072fc:	e841 2300 	strex	r3, r2, [r1]
 8007300:	617b      	str	r3, [r7, #20]
   return(result);
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d1e3      	bne.n	80072d0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007308:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800730c:	4619      	mov	r1, r3
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f000 f85c 	bl	80073cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007314:	e023      	b.n	800735e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007316:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800731a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800731e:	2b00      	cmp	r3, #0
 8007320:	d009      	beq.n	8007336 <HAL_UART_IRQHandler+0x4ea>
 8007322:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007326:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800732a:	2b00      	cmp	r3, #0
 800732c:	d003      	beq.n	8007336 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f000 fae5 	bl	80078fe <UART_Transmit_IT>
    return;
 8007334:	e014      	b.n	8007360 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007336:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800733a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800733e:	2b00      	cmp	r3, #0
 8007340:	d00e      	beq.n	8007360 <HAL_UART_IRQHandler+0x514>
 8007342:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007346:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800734a:	2b00      	cmp	r3, #0
 800734c:	d008      	beq.n	8007360 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800734e:	6878      	ldr	r0, [r7, #4]
 8007350:	f000 fb25 	bl	800799e <UART_EndTransmit_IT>
    return;
 8007354:	e004      	b.n	8007360 <HAL_UART_IRQHandler+0x514>
    return;
 8007356:	bf00      	nop
 8007358:	e002      	b.n	8007360 <HAL_UART_IRQHandler+0x514>
      return;
 800735a:	bf00      	nop
 800735c:	e000      	b.n	8007360 <HAL_UART_IRQHandler+0x514>
      return;
 800735e:	bf00      	nop
  }
}
 8007360:	37e8      	adds	r7, #232	; 0xe8
 8007362:	46bd      	mov	sp, r7
 8007364:	bd80      	pop	{r7, pc}
 8007366:	bf00      	nop

08007368 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007368:	b480      	push	{r7}
 800736a:	b083      	sub	sp, #12
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007370:	bf00      	nop
 8007372:	370c      	adds	r7, #12
 8007374:	46bd      	mov	sp, r7
 8007376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737a:	4770      	bx	lr

0800737c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800737c:	b480      	push	{r7}
 800737e:	b083      	sub	sp, #12
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007384:	bf00      	nop
 8007386:	370c      	adds	r7, #12
 8007388:	46bd      	mov	sp, r7
 800738a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738e:	4770      	bx	lr

08007390 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007390:	b480      	push	{r7}
 8007392:	b083      	sub	sp, #12
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007398:	bf00      	nop
 800739a:	370c      	adds	r7, #12
 800739c:	46bd      	mov	sp, r7
 800739e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a2:	4770      	bx	lr

080073a4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80073a4:	b480      	push	{r7}
 80073a6:	b083      	sub	sp, #12
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80073ac:	bf00      	nop
 80073ae:	370c      	adds	r7, #12
 80073b0:	46bd      	mov	sp, r7
 80073b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b6:	4770      	bx	lr

080073b8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b083      	sub	sp, #12
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80073c0:	bf00      	nop
 80073c2:	370c      	adds	r7, #12
 80073c4:	46bd      	mov	sp, r7
 80073c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ca:	4770      	bx	lr

080073cc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b083      	sub	sp, #12
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
 80073d4:	460b      	mov	r3, r1
 80073d6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80073d8:	bf00      	nop
 80073da:	370c      	adds	r7, #12
 80073dc:	46bd      	mov	sp, r7
 80073de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e2:	4770      	bx	lr

080073e4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b090      	sub	sp, #64	; 0x40
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073f0:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d137      	bne.n	8007470 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8007400:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007402:	2200      	movs	r2, #0
 8007404:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007406:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	3314      	adds	r3, #20
 800740c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800740e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007410:	e853 3f00 	ldrex	r3, [r3]
 8007414:	623b      	str	r3, [r7, #32]
   return(result);
 8007416:	6a3b      	ldr	r3, [r7, #32]
 8007418:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800741c:	63bb      	str	r3, [r7, #56]	; 0x38
 800741e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	3314      	adds	r3, #20
 8007424:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007426:	633a      	str	r2, [r7, #48]	; 0x30
 8007428:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800742a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800742c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800742e:	e841 2300 	strex	r3, r2, [r1]
 8007432:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007436:	2b00      	cmp	r3, #0
 8007438:	d1e5      	bne.n	8007406 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800743a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	330c      	adds	r3, #12
 8007440:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007442:	693b      	ldr	r3, [r7, #16]
 8007444:	e853 3f00 	ldrex	r3, [r3]
 8007448:	60fb      	str	r3, [r7, #12]
   return(result);
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007450:	637b      	str	r3, [r7, #52]	; 0x34
 8007452:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	330c      	adds	r3, #12
 8007458:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800745a:	61fa      	str	r2, [r7, #28]
 800745c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800745e:	69b9      	ldr	r1, [r7, #24]
 8007460:	69fa      	ldr	r2, [r7, #28]
 8007462:	e841 2300 	strex	r3, r2, [r1]
 8007466:	617b      	str	r3, [r7, #20]
   return(result);
 8007468:	697b      	ldr	r3, [r7, #20]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d1e5      	bne.n	800743a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800746e:	e002      	b.n	8007476 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007470:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007472:	f7ff ff79 	bl	8007368 <HAL_UART_TxCpltCallback>
}
 8007476:	bf00      	nop
 8007478:	3740      	adds	r7, #64	; 0x40
 800747a:	46bd      	mov	sp, r7
 800747c:	bd80      	pop	{r7, pc}

0800747e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800747e:	b580      	push	{r7, lr}
 8007480:	b084      	sub	sp, #16
 8007482:	af00      	add	r7, sp, #0
 8007484:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800748a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800748c:	68f8      	ldr	r0, [r7, #12]
 800748e:	f7ff ff75 	bl	800737c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007492:	bf00      	nop
 8007494:	3710      	adds	r7, #16
 8007496:	46bd      	mov	sp, r7
 8007498:	bd80      	pop	{r7, pc}

0800749a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800749a:	b580      	push	{r7, lr}
 800749c:	b09c      	sub	sp, #112	; 0x70
 800749e:	af00      	add	r7, sp, #0
 80074a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074a6:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d172      	bne.n	800759c <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80074b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074b8:	2200      	movs	r2, #0
 80074ba:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80074bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	330c      	adds	r3, #12
 80074c2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80074c6:	e853 3f00 	ldrex	r3, [r3]
 80074ca:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80074cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80074ce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80074d2:	66bb      	str	r3, [r7, #104]	; 0x68
 80074d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	330c      	adds	r3, #12
 80074da:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80074dc:	65ba      	str	r2, [r7, #88]	; 0x58
 80074de:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074e0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80074e2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80074e4:	e841 2300 	strex	r3, r2, [r1]
 80074e8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80074ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d1e5      	bne.n	80074bc <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	3314      	adds	r3, #20
 80074f6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074fa:	e853 3f00 	ldrex	r3, [r3]
 80074fe:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007500:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007502:	f023 0301 	bic.w	r3, r3, #1
 8007506:	667b      	str	r3, [r7, #100]	; 0x64
 8007508:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	3314      	adds	r3, #20
 800750e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007510:	647a      	str	r2, [r7, #68]	; 0x44
 8007512:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007514:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007516:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007518:	e841 2300 	strex	r3, r2, [r1]
 800751c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800751e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007520:	2b00      	cmp	r3, #0
 8007522:	d1e5      	bne.n	80074f0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007524:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	3314      	adds	r3, #20
 800752a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800752c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800752e:	e853 3f00 	ldrex	r3, [r3]
 8007532:	623b      	str	r3, [r7, #32]
   return(result);
 8007534:	6a3b      	ldr	r3, [r7, #32]
 8007536:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800753a:	663b      	str	r3, [r7, #96]	; 0x60
 800753c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	3314      	adds	r3, #20
 8007542:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007544:	633a      	str	r2, [r7, #48]	; 0x30
 8007546:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007548:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800754a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800754c:	e841 2300 	strex	r3, r2, [r1]
 8007550:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007554:	2b00      	cmp	r3, #0
 8007556:	d1e5      	bne.n	8007524 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007558:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800755a:	2220      	movs	r2, #32
 800755c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007560:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007564:	2b01      	cmp	r3, #1
 8007566:	d119      	bne.n	800759c <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007568:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	330c      	adds	r3, #12
 800756e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	e853 3f00 	ldrex	r3, [r3]
 8007576:	60fb      	str	r3, [r7, #12]
   return(result);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	f023 0310 	bic.w	r3, r3, #16
 800757e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007580:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	330c      	adds	r3, #12
 8007586:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007588:	61fa      	str	r2, [r7, #28]
 800758a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800758c:	69b9      	ldr	r1, [r7, #24]
 800758e:	69fa      	ldr	r2, [r7, #28]
 8007590:	e841 2300 	strex	r3, r2, [r1]
 8007594:	617b      	str	r3, [r7, #20]
   return(result);
 8007596:	697b      	ldr	r3, [r7, #20]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d1e5      	bne.n	8007568 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800759c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800759e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075a0:	2b01      	cmp	r3, #1
 80075a2:	d106      	bne.n	80075b2 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80075a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075a6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80075a8:	4619      	mov	r1, r3
 80075aa:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80075ac:	f7ff ff0e 	bl	80073cc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80075b0:	e002      	b.n	80075b8 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80075b2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80075b4:	f7ff feec 	bl	8007390 <HAL_UART_RxCpltCallback>
}
 80075b8:	bf00      	nop
 80075ba:	3770      	adds	r7, #112	; 0x70
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}

080075c0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b084      	sub	sp, #16
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075cc:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075d2:	2b01      	cmp	r3, #1
 80075d4:	d108      	bne.n	80075e8 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80075da:	085b      	lsrs	r3, r3, #1
 80075dc:	b29b      	uxth	r3, r3
 80075de:	4619      	mov	r1, r3
 80075e0:	68f8      	ldr	r0, [r7, #12]
 80075e2:	f7ff fef3 	bl	80073cc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80075e6:	e002      	b.n	80075ee <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80075e8:	68f8      	ldr	r0, [r7, #12]
 80075ea:	f7ff fedb 	bl	80073a4 <HAL_UART_RxHalfCpltCallback>
}
 80075ee:	bf00      	nop
 80075f0:	3710      	adds	r7, #16
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bd80      	pop	{r7, pc}

080075f6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80075f6:	b580      	push	{r7, lr}
 80075f8:	b084      	sub	sp, #16
 80075fa:	af00      	add	r7, sp, #0
 80075fc:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80075fe:	2300      	movs	r3, #0
 8007600:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007606:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	695b      	ldr	r3, [r3, #20]
 800760e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007612:	2b80      	cmp	r3, #128	; 0x80
 8007614:	bf0c      	ite	eq
 8007616:	2301      	moveq	r3, #1
 8007618:	2300      	movne	r3, #0
 800761a:	b2db      	uxtb	r3, r3
 800761c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007624:	b2db      	uxtb	r3, r3
 8007626:	2b21      	cmp	r3, #33	; 0x21
 8007628:	d108      	bne.n	800763c <UART_DMAError+0x46>
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d005      	beq.n	800763c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	2200      	movs	r2, #0
 8007634:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007636:	68b8      	ldr	r0, [r7, #8]
 8007638:	f000 f8c2 	bl	80077c0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	695b      	ldr	r3, [r3, #20]
 8007642:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007646:	2b40      	cmp	r3, #64	; 0x40
 8007648:	bf0c      	ite	eq
 800764a:	2301      	moveq	r3, #1
 800764c:	2300      	movne	r3, #0
 800764e:	b2db      	uxtb	r3, r3
 8007650:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007658:	b2db      	uxtb	r3, r3
 800765a:	2b22      	cmp	r3, #34	; 0x22
 800765c:	d108      	bne.n	8007670 <UART_DMAError+0x7a>
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d005      	beq.n	8007670 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	2200      	movs	r2, #0
 8007668:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800766a:	68b8      	ldr	r0, [r7, #8]
 800766c:	f000 f8d0 	bl	8007810 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007674:	f043 0210 	orr.w	r2, r3, #16
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800767c:	68b8      	ldr	r0, [r7, #8]
 800767e:	f7ff fe9b 	bl	80073b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007682:	bf00      	nop
 8007684:	3710      	adds	r7, #16
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}
	...

0800768c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	b098      	sub	sp, #96	; 0x60
 8007690:	af00      	add	r7, sp, #0
 8007692:	60f8      	str	r0, [r7, #12]
 8007694:	60b9      	str	r1, [r7, #8]
 8007696:	4613      	mov	r3, r2
 8007698:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800769a:	68ba      	ldr	r2, [r7, #8]
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	88fa      	ldrh	r2, [r7, #6]
 80076a4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	2200      	movs	r2, #0
 80076aa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	2222      	movs	r2, #34	; 0x22
 80076b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076b8:	4a3e      	ldr	r2, [pc, #248]	; (80077b4 <UART_Start_Receive_DMA+0x128>)
 80076ba:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076c0:	4a3d      	ldr	r2, [pc, #244]	; (80077b8 <UART_Start_Receive_DMA+0x12c>)
 80076c2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076c8:	4a3c      	ldr	r2, [pc, #240]	; (80077bc <UART_Start_Receive_DMA+0x130>)
 80076ca:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076d0:	2200      	movs	r2, #0
 80076d2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80076d4:	f107 0308 	add.w	r3, r7, #8
 80076d8:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	3304      	adds	r3, #4
 80076e4:	4619      	mov	r1, r3
 80076e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80076e8:	681a      	ldr	r2, [r3, #0]
 80076ea:	88fb      	ldrh	r3, [r7, #6]
 80076ec:	f7fc fc64 	bl	8003fb8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80076f0:	2300      	movs	r3, #0
 80076f2:	613b      	str	r3, [r7, #16]
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	613b      	str	r3, [r7, #16]
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	685b      	ldr	r3, [r3, #4]
 8007702:	613b      	str	r3, [r7, #16]
 8007704:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2200      	movs	r2, #0
 800770a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	330c      	adds	r3, #12
 8007714:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007716:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007718:	e853 3f00 	ldrex	r3, [r3]
 800771c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800771e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007720:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007724:	65bb      	str	r3, [r7, #88]	; 0x58
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	330c      	adds	r3, #12
 800772c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800772e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007730:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007732:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007734:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007736:	e841 2300 	strex	r3, r2, [r1]
 800773a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800773c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800773e:	2b00      	cmp	r3, #0
 8007740:	d1e5      	bne.n	800770e <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	3314      	adds	r3, #20
 8007748:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800774a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800774c:	e853 3f00 	ldrex	r3, [r3]
 8007750:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007754:	f043 0301 	orr.w	r3, r3, #1
 8007758:	657b      	str	r3, [r7, #84]	; 0x54
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	3314      	adds	r3, #20
 8007760:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007762:	63ba      	str	r2, [r7, #56]	; 0x38
 8007764:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007766:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007768:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800776a:	e841 2300 	strex	r3, r2, [r1]
 800776e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007772:	2b00      	cmp	r3, #0
 8007774:	d1e5      	bne.n	8007742 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	3314      	adds	r3, #20
 800777c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800777e:	69bb      	ldr	r3, [r7, #24]
 8007780:	e853 3f00 	ldrex	r3, [r3]
 8007784:	617b      	str	r3, [r7, #20]
   return(result);
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800778c:	653b      	str	r3, [r7, #80]	; 0x50
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	3314      	adds	r3, #20
 8007794:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007796:	627a      	str	r2, [r7, #36]	; 0x24
 8007798:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800779a:	6a39      	ldr	r1, [r7, #32]
 800779c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800779e:	e841 2300 	strex	r3, r2, [r1]
 80077a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80077a4:	69fb      	ldr	r3, [r7, #28]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d1e5      	bne.n	8007776 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80077aa:	2300      	movs	r3, #0
}
 80077ac:	4618      	mov	r0, r3
 80077ae:	3760      	adds	r7, #96	; 0x60
 80077b0:	46bd      	mov	sp, r7
 80077b2:	bd80      	pop	{r7, pc}
 80077b4:	0800749b 	.word	0x0800749b
 80077b8:	080075c1 	.word	0x080075c1
 80077bc:	080075f7 	.word	0x080075f7

080077c0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80077c0:	b480      	push	{r7}
 80077c2:	b089      	sub	sp, #36	; 0x24
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	330c      	adds	r3, #12
 80077ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	e853 3f00 	ldrex	r3, [r3]
 80077d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80077de:	61fb      	str	r3, [r7, #28]
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	330c      	adds	r3, #12
 80077e6:	69fa      	ldr	r2, [r7, #28]
 80077e8:	61ba      	str	r2, [r7, #24]
 80077ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ec:	6979      	ldr	r1, [r7, #20]
 80077ee:	69ba      	ldr	r2, [r7, #24]
 80077f0:	e841 2300 	strex	r3, r2, [r1]
 80077f4:	613b      	str	r3, [r7, #16]
   return(result);
 80077f6:	693b      	ldr	r3, [r7, #16]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d1e5      	bne.n	80077c8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2220      	movs	r2, #32
 8007800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007804:	bf00      	nop
 8007806:	3724      	adds	r7, #36	; 0x24
 8007808:	46bd      	mov	sp, r7
 800780a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780e:	4770      	bx	lr

08007810 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007810:	b480      	push	{r7}
 8007812:	b095      	sub	sp, #84	; 0x54
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	330c      	adds	r3, #12
 800781e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007820:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007822:	e853 3f00 	ldrex	r3, [r3]
 8007826:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800782a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800782e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	330c      	adds	r3, #12
 8007836:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007838:	643a      	str	r2, [r7, #64]	; 0x40
 800783a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800783c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800783e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007840:	e841 2300 	strex	r3, r2, [r1]
 8007844:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007848:	2b00      	cmp	r3, #0
 800784a:	d1e5      	bne.n	8007818 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	3314      	adds	r3, #20
 8007852:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007854:	6a3b      	ldr	r3, [r7, #32]
 8007856:	e853 3f00 	ldrex	r3, [r3]
 800785a:	61fb      	str	r3, [r7, #28]
   return(result);
 800785c:	69fb      	ldr	r3, [r7, #28]
 800785e:	f023 0301 	bic.w	r3, r3, #1
 8007862:	64bb      	str	r3, [r7, #72]	; 0x48
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	3314      	adds	r3, #20
 800786a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800786c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800786e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007870:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007872:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007874:	e841 2300 	strex	r3, r2, [r1]
 8007878:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800787a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800787c:	2b00      	cmp	r3, #0
 800787e:	d1e5      	bne.n	800784c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007884:	2b01      	cmp	r3, #1
 8007886:	d119      	bne.n	80078bc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	330c      	adds	r3, #12
 800788e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	e853 3f00 	ldrex	r3, [r3]
 8007896:	60bb      	str	r3, [r7, #8]
   return(result);
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	f023 0310 	bic.w	r3, r3, #16
 800789e:	647b      	str	r3, [r7, #68]	; 0x44
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	330c      	adds	r3, #12
 80078a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80078a8:	61ba      	str	r2, [r7, #24]
 80078aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ac:	6979      	ldr	r1, [r7, #20]
 80078ae:	69ba      	ldr	r2, [r7, #24]
 80078b0:	e841 2300 	strex	r3, r2, [r1]
 80078b4:	613b      	str	r3, [r7, #16]
   return(result);
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d1e5      	bne.n	8007888 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2220      	movs	r2, #32
 80078c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2200      	movs	r2, #0
 80078c8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80078ca:	bf00      	nop
 80078cc:	3754      	adds	r7, #84	; 0x54
 80078ce:	46bd      	mov	sp, r7
 80078d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d4:	4770      	bx	lr

080078d6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80078d6:	b580      	push	{r7, lr}
 80078d8:	b084      	sub	sp, #16
 80078da:	af00      	add	r7, sp, #0
 80078dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078e2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2200      	movs	r2, #0
 80078e8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	2200      	movs	r2, #0
 80078ee:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80078f0:	68f8      	ldr	r0, [r7, #12]
 80078f2:	f7ff fd61 	bl	80073b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80078f6:	bf00      	nop
 80078f8:	3710      	adds	r7, #16
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bd80      	pop	{r7, pc}

080078fe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80078fe:	b480      	push	{r7}
 8007900:	b085      	sub	sp, #20
 8007902:	af00      	add	r7, sp, #0
 8007904:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800790c:	b2db      	uxtb	r3, r3
 800790e:	2b21      	cmp	r3, #33	; 0x21
 8007910:	d13e      	bne.n	8007990 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	689b      	ldr	r3, [r3, #8]
 8007916:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800791a:	d114      	bne.n	8007946 <UART_Transmit_IT+0x48>
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	691b      	ldr	r3, [r3, #16]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d110      	bne.n	8007946 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	6a1b      	ldr	r3, [r3, #32]
 8007928:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	881b      	ldrh	r3, [r3, #0]
 800792e:	461a      	mov	r2, r3
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007938:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6a1b      	ldr	r3, [r3, #32]
 800793e:	1c9a      	adds	r2, r3, #2
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	621a      	str	r2, [r3, #32]
 8007944:	e008      	b.n	8007958 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6a1b      	ldr	r3, [r3, #32]
 800794a:	1c59      	adds	r1, r3, #1
 800794c:	687a      	ldr	r2, [r7, #4]
 800794e:	6211      	str	r1, [r2, #32]
 8007950:	781a      	ldrb	r2, [r3, #0]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800795c:	b29b      	uxth	r3, r3
 800795e:	3b01      	subs	r3, #1
 8007960:	b29b      	uxth	r3, r3
 8007962:	687a      	ldr	r2, [r7, #4]
 8007964:	4619      	mov	r1, r3
 8007966:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007968:	2b00      	cmp	r3, #0
 800796a:	d10f      	bne.n	800798c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	68da      	ldr	r2, [r3, #12]
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800797a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	68da      	ldr	r2, [r3, #12]
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800798a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800798c:	2300      	movs	r3, #0
 800798e:	e000      	b.n	8007992 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007990:	2302      	movs	r3, #2
  }
}
 8007992:	4618      	mov	r0, r3
 8007994:	3714      	adds	r7, #20
 8007996:	46bd      	mov	sp, r7
 8007998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799c:	4770      	bx	lr

0800799e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800799e:	b580      	push	{r7, lr}
 80079a0:	b082      	sub	sp, #8
 80079a2:	af00      	add	r7, sp, #0
 80079a4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	68da      	ldr	r2, [r3, #12]
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80079b4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2220      	movs	r2, #32
 80079ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80079be:	6878      	ldr	r0, [r7, #4]
 80079c0:	f7ff fcd2 	bl	8007368 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80079c4:	2300      	movs	r3, #0
}
 80079c6:	4618      	mov	r0, r3
 80079c8:	3708      	adds	r7, #8
 80079ca:	46bd      	mov	sp, r7
 80079cc:	bd80      	pop	{r7, pc}

080079ce <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80079ce:	b580      	push	{r7, lr}
 80079d0:	b08c      	sub	sp, #48	; 0x30
 80079d2:	af00      	add	r7, sp, #0
 80079d4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80079dc:	b2db      	uxtb	r3, r3
 80079de:	2b22      	cmp	r3, #34	; 0x22
 80079e0:	f040 80ab 	bne.w	8007b3a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	689b      	ldr	r3, [r3, #8]
 80079e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079ec:	d117      	bne.n	8007a1e <UART_Receive_IT+0x50>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	691b      	ldr	r3, [r3, #16]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d113      	bne.n	8007a1e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80079f6:	2300      	movs	r3, #0
 80079f8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079fe:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	b29b      	uxth	r3, r3
 8007a08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a0c:	b29a      	uxth	r2, r3
 8007a0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a10:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a16:	1c9a      	adds	r2, r3, #2
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	629a      	str	r2, [r3, #40]	; 0x28
 8007a1c:	e026      	b.n	8007a6c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a22:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007a24:	2300      	movs	r3, #0
 8007a26:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	689b      	ldr	r3, [r3, #8]
 8007a2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a30:	d007      	beq.n	8007a42 <UART_Receive_IT+0x74>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	689b      	ldr	r3, [r3, #8]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d10a      	bne.n	8007a50 <UART_Receive_IT+0x82>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	691b      	ldr	r3, [r3, #16]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d106      	bne.n	8007a50 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	b2da      	uxtb	r2, r3
 8007a4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a4c:	701a      	strb	r2, [r3, #0]
 8007a4e:	e008      	b.n	8007a62 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	685b      	ldr	r3, [r3, #4]
 8007a56:	b2db      	uxtb	r3, r3
 8007a58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007a5c:	b2da      	uxtb	r2, r3
 8007a5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a60:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a66:	1c5a      	adds	r2, r3, #1
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007a70:	b29b      	uxth	r3, r3
 8007a72:	3b01      	subs	r3, #1
 8007a74:	b29b      	uxth	r3, r3
 8007a76:	687a      	ldr	r2, [r7, #4]
 8007a78:	4619      	mov	r1, r3
 8007a7a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d15a      	bne.n	8007b36 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	68da      	ldr	r2, [r3, #12]
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f022 0220 	bic.w	r2, r2, #32
 8007a8e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	68da      	ldr	r2, [r3, #12]
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007a9e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	695a      	ldr	r2, [r3, #20]
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f022 0201 	bic.w	r2, r2, #1
 8007aae:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2220      	movs	r2, #32
 8007ab4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007abc:	2b01      	cmp	r3, #1
 8007abe:	d135      	bne.n	8007b2c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	330c      	adds	r3, #12
 8007acc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ace:	697b      	ldr	r3, [r7, #20]
 8007ad0:	e853 3f00 	ldrex	r3, [r3]
 8007ad4:	613b      	str	r3, [r7, #16]
   return(result);
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	f023 0310 	bic.w	r3, r3, #16
 8007adc:	627b      	str	r3, [r7, #36]	; 0x24
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	330c      	adds	r3, #12
 8007ae4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ae6:	623a      	str	r2, [r7, #32]
 8007ae8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aea:	69f9      	ldr	r1, [r7, #28]
 8007aec:	6a3a      	ldr	r2, [r7, #32]
 8007aee:	e841 2300 	strex	r3, r2, [r1]
 8007af2:	61bb      	str	r3, [r7, #24]
   return(result);
 8007af4:	69bb      	ldr	r3, [r7, #24]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d1e5      	bne.n	8007ac6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f003 0310 	and.w	r3, r3, #16
 8007b04:	2b10      	cmp	r3, #16
 8007b06:	d10a      	bne.n	8007b1e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007b08:	2300      	movs	r3, #0
 8007b0a:	60fb      	str	r3, [r7, #12]
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	60fb      	str	r3, [r7, #12]
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	685b      	ldr	r3, [r3, #4]
 8007b1a:	60fb      	str	r3, [r7, #12]
 8007b1c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007b22:	4619      	mov	r1, r3
 8007b24:	6878      	ldr	r0, [r7, #4]
 8007b26:	f7ff fc51 	bl	80073cc <HAL_UARTEx_RxEventCallback>
 8007b2a:	e002      	b.n	8007b32 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007b2c:	6878      	ldr	r0, [r7, #4]
 8007b2e:	f7ff fc2f 	bl	8007390 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007b32:	2300      	movs	r3, #0
 8007b34:	e002      	b.n	8007b3c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007b36:	2300      	movs	r3, #0
 8007b38:	e000      	b.n	8007b3c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007b3a:	2302      	movs	r3, #2
  }
}
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	3730      	adds	r7, #48	; 0x30
 8007b40:	46bd      	mov	sp, r7
 8007b42:	bd80      	pop	{r7, pc}

08007b44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b48:	b0c0      	sub	sp, #256	; 0x100
 8007b4a:	af00      	add	r7, sp, #0
 8007b4c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	691b      	ldr	r3, [r3, #16]
 8007b58:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007b5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b60:	68d9      	ldr	r1, [r3, #12]
 8007b62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b66:	681a      	ldr	r2, [r3, #0]
 8007b68:	ea40 0301 	orr.w	r3, r0, r1
 8007b6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007b6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b72:	689a      	ldr	r2, [r3, #8]
 8007b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b78:	691b      	ldr	r3, [r3, #16]
 8007b7a:	431a      	orrs	r2, r3
 8007b7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b80:	695b      	ldr	r3, [r3, #20]
 8007b82:	431a      	orrs	r2, r3
 8007b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b88:	69db      	ldr	r3, [r3, #28]
 8007b8a:	4313      	orrs	r3, r2
 8007b8c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007b90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	68db      	ldr	r3, [r3, #12]
 8007b98:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007b9c:	f021 010c 	bic.w	r1, r1, #12
 8007ba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ba4:	681a      	ldr	r2, [r3, #0]
 8007ba6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007baa:	430b      	orrs	r3, r1
 8007bac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007bae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	695b      	ldr	r3, [r3, #20]
 8007bb6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007bba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bbe:	6999      	ldr	r1, [r3, #24]
 8007bc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bc4:	681a      	ldr	r2, [r3, #0]
 8007bc6:	ea40 0301 	orr.w	r3, r0, r1
 8007bca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bd0:	681a      	ldr	r2, [r3, #0]
 8007bd2:	4b8f      	ldr	r3, [pc, #572]	; (8007e10 <UART_SetConfig+0x2cc>)
 8007bd4:	429a      	cmp	r2, r3
 8007bd6:	d005      	beq.n	8007be4 <UART_SetConfig+0xa0>
 8007bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bdc:	681a      	ldr	r2, [r3, #0]
 8007bde:	4b8d      	ldr	r3, [pc, #564]	; (8007e14 <UART_SetConfig+0x2d0>)
 8007be0:	429a      	cmp	r2, r3
 8007be2:	d104      	bne.n	8007bee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007be4:	f7fd ffc2 	bl	8005b6c <HAL_RCC_GetPCLK2Freq>
 8007be8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007bec:	e003      	b.n	8007bf6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007bee:	f7fd ffa9 	bl	8005b44 <HAL_RCC_GetPCLK1Freq>
 8007bf2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007bf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bfa:	69db      	ldr	r3, [r3, #28]
 8007bfc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c00:	f040 810c 	bne.w	8007e1c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007c04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007c08:	2200      	movs	r2, #0
 8007c0a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007c0e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007c12:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007c16:	4622      	mov	r2, r4
 8007c18:	462b      	mov	r3, r5
 8007c1a:	1891      	adds	r1, r2, r2
 8007c1c:	65b9      	str	r1, [r7, #88]	; 0x58
 8007c1e:	415b      	adcs	r3, r3
 8007c20:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007c22:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007c26:	4621      	mov	r1, r4
 8007c28:	eb12 0801 	adds.w	r8, r2, r1
 8007c2c:	4629      	mov	r1, r5
 8007c2e:	eb43 0901 	adc.w	r9, r3, r1
 8007c32:	f04f 0200 	mov.w	r2, #0
 8007c36:	f04f 0300 	mov.w	r3, #0
 8007c3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007c3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007c42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007c46:	4690      	mov	r8, r2
 8007c48:	4699      	mov	r9, r3
 8007c4a:	4623      	mov	r3, r4
 8007c4c:	eb18 0303 	adds.w	r3, r8, r3
 8007c50:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007c54:	462b      	mov	r3, r5
 8007c56:	eb49 0303 	adc.w	r3, r9, r3
 8007c5a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007c5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c62:	685b      	ldr	r3, [r3, #4]
 8007c64:	2200      	movs	r2, #0
 8007c66:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007c6a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007c6e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007c72:	460b      	mov	r3, r1
 8007c74:	18db      	adds	r3, r3, r3
 8007c76:	653b      	str	r3, [r7, #80]	; 0x50
 8007c78:	4613      	mov	r3, r2
 8007c7a:	eb42 0303 	adc.w	r3, r2, r3
 8007c7e:	657b      	str	r3, [r7, #84]	; 0x54
 8007c80:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007c84:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007c88:	f7f9 f8b8 	bl	8000dfc <__aeabi_uldivmod>
 8007c8c:	4602      	mov	r2, r0
 8007c8e:	460b      	mov	r3, r1
 8007c90:	4b61      	ldr	r3, [pc, #388]	; (8007e18 <UART_SetConfig+0x2d4>)
 8007c92:	fba3 2302 	umull	r2, r3, r3, r2
 8007c96:	095b      	lsrs	r3, r3, #5
 8007c98:	011c      	lsls	r4, r3, #4
 8007c9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007ca4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007ca8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007cac:	4642      	mov	r2, r8
 8007cae:	464b      	mov	r3, r9
 8007cb0:	1891      	adds	r1, r2, r2
 8007cb2:	64b9      	str	r1, [r7, #72]	; 0x48
 8007cb4:	415b      	adcs	r3, r3
 8007cb6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007cb8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007cbc:	4641      	mov	r1, r8
 8007cbe:	eb12 0a01 	adds.w	sl, r2, r1
 8007cc2:	4649      	mov	r1, r9
 8007cc4:	eb43 0b01 	adc.w	fp, r3, r1
 8007cc8:	f04f 0200 	mov.w	r2, #0
 8007ccc:	f04f 0300 	mov.w	r3, #0
 8007cd0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007cd4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007cd8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007cdc:	4692      	mov	sl, r2
 8007cde:	469b      	mov	fp, r3
 8007ce0:	4643      	mov	r3, r8
 8007ce2:	eb1a 0303 	adds.w	r3, sl, r3
 8007ce6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007cea:	464b      	mov	r3, r9
 8007cec:	eb4b 0303 	adc.w	r3, fp, r3
 8007cf0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cf8:	685b      	ldr	r3, [r3, #4]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007d00:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007d04:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007d08:	460b      	mov	r3, r1
 8007d0a:	18db      	adds	r3, r3, r3
 8007d0c:	643b      	str	r3, [r7, #64]	; 0x40
 8007d0e:	4613      	mov	r3, r2
 8007d10:	eb42 0303 	adc.w	r3, r2, r3
 8007d14:	647b      	str	r3, [r7, #68]	; 0x44
 8007d16:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007d1a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007d1e:	f7f9 f86d 	bl	8000dfc <__aeabi_uldivmod>
 8007d22:	4602      	mov	r2, r0
 8007d24:	460b      	mov	r3, r1
 8007d26:	4611      	mov	r1, r2
 8007d28:	4b3b      	ldr	r3, [pc, #236]	; (8007e18 <UART_SetConfig+0x2d4>)
 8007d2a:	fba3 2301 	umull	r2, r3, r3, r1
 8007d2e:	095b      	lsrs	r3, r3, #5
 8007d30:	2264      	movs	r2, #100	; 0x64
 8007d32:	fb02 f303 	mul.w	r3, r2, r3
 8007d36:	1acb      	subs	r3, r1, r3
 8007d38:	00db      	lsls	r3, r3, #3
 8007d3a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007d3e:	4b36      	ldr	r3, [pc, #216]	; (8007e18 <UART_SetConfig+0x2d4>)
 8007d40:	fba3 2302 	umull	r2, r3, r3, r2
 8007d44:	095b      	lsrs	r3, r3, #5
 8007d46:	005b      	lsls	r3, r3, #1
 8007d48:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007d4c:	441c      	add	r4, r3
 8007d4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007d52:	2200      	movs	r2, #0
 8007d54:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007d58:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007d5c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007d60:	4642      	mov	r2, r8
 8007d62:	464b      	mov	r3, r9
 8007d64:	1891      	adds	r1, r2, r2
 8007d66:	63b9      	str	r1, [r7, #56]	; 0x38
 8007d68:	415b      	adcs	r3, r3
 8007d6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007d6c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007d70:	4641      	mov	r1, r8
 8007d72:	1851      	adds	r1, r2, r1
 8007d74:	6339      	str	r1, [r7, #48]	; 0x30
 8007d76:	4649      	mov	r1, r9
 8007d78:	414b      	adcs	r3, r1
 8007d7a:	637b      	str	r3, [r7, #52]	; 0x34
 8007d7c:	f04f 0200 	mov.w	r2, #0
 8007d80:	f04f 0300 	mov.w	r3, #0
 8007d84:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007d88:	4659      	mov	r1, fp
 8007d8a:	00cb      	lsls	r3, r1, #3
 8007d8c:	4651      	mov	r1, sl
 8007d8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007d92:	4651      	mov	r1, sl
 8007d94:	00ca      	lsls	r2, r1, #3
 8007d96:	4610      	mov	r0, r2
 8007d98:	4619      	mov	r1, r3
 8007d9a:	4603      	mov	r3, r0
 8007d9c:	4642      	mov	r2, r8
 8007d9e:	189b      	adds	r3, r3, r2
 8007da0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007da4:	464b      	mov	r3, r9
 8007da6:	460a      	mov	r2, r1
 8007da8:	eb42 0303 	adc.w	r3, r2, r3
 8007dac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007db0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007db4:	685b      	ldr	r3, [r3, #4]
 8007db6:	2200      	movs	r2, #0
 8007db8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007dbc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007dc0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007dc4:	460b      	mov	r3, r1
 8007dc6:	18db      	adds	r3, r3, r3
 8007dc8:	62bb      	str	r3, [r7, #40]	; 0x28
 8007dca:	4613      	mov	r3, r2
 8007dcc:	eb42 0303 	adc.w	r3, r2, r3
 8007dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007dd2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007dd6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007dda:	f7f9 f80f 	bl	8000dfc <__aeabi_uldivmod>
 8007dde:	4602      	mov	r2, r0
 8007de0:	460b      	mov	r3, r1
 8007de2:	4b0d      	ldr	r3, [pc, #52]	; (8007e18 <UART_SetConfig+0x2d4>)
 8007de4:	fba3 1302 	umull	r1, r3, r3, r2
 8007de8:	095b      	lsrs	r3, r3, #5
 8007dea:	2164      	movs	r1, #100	; 0x64
 8007dec:	fb01 f303 	mul.w	r3, r1, r3
 8007df0:	1ad3      	subs	r3, r2, r3
 8007df2:	00db      	lsls	r3, r3, #3
 8007df4:	3332      	adds	r3, #50	; 0x32
 8007df6:	4a08      	ldr	r2, [pc, #32]	; (8007e18 <UART_SetConfig+0x2d4>)
 8007df8:	fba2 2303 	umull	r2, r3, r2, r3
 8007dfc:	095b      	lsrs	r3, r3, #5
 8007dfe:	f003 0207 	and.w	r2, r3, #7
 8007e02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4422      	add	r2, r4
 8007e0a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007e0c:	e105      	b.n	800801a <UART_SetConfig+0x4d6>
 8007e0e:	bf00      	nop
 8007e10:	40011000 	.word	0x40011000
 8007e14:	40011400 	.word	0x40011400
 8007e18:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007e1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007e20:	2200      	movs	r2, #0
 8007e22:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007e26:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007e2a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007e2e:	4642      	mov	r2, r8
 8007e30:	464b      	mov	r3, r9
 8007e32:	1891      	adds	r1, r2, r2
 8007e34:	6239      	str	r1, [r7, #32]
 8007e36:	415b      	adcs	r3, r3
 8007e38:	627b      	str	r3, [r7, #36]	; 0x24
 8007e3a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007e3e:	4641      	mov	r1, r8
 8007e40:	1854      	adds	r4, r2, r1
 8007e42:	4649      	mov	r1, r9
 8007e44:	eb43 0501 	adc.w	r5, r3, r1
 8007e48:	f04f 0200 	mov.w	r2, #0
 8007e4c:	f04f 0300 	mov.w	r3, #0
 8007e50:	00eb      	lsls	r3, r5, #3
 8007e52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007e56:	00e2      	lsls	r2, r4, #3
 8007e58:	4614      	mov	r4, r2
 8007e5a:	461d      	mov	r5, r3
 8007e5c:	4643      	mov	r3, r8
 8007e5e:	18e3      	adds	r3, r4, r3
 8007e60:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007e64:	464b      	mov	r3, r9
 8007e66:	eb45 0303 	adc.w	r3, r5, r3
 8007e6a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007e6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e72:	685b      	ldr	r3, [r3, #4]
 8007e74:	2200      	movs	r2, #0
 8007e76:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007e7a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007e7e:	f04f 0200 	mov.w	r2, #0
 8007e82:	f04f 0300 	mov.w	r3, #0
 8007e86:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007e8a:	4629      	mov	r1, r5
 8007e8c:	008b      	lsls	r3, r1, #2
 8007e8e:	4621      	mov	r1, r4
 8007e90:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007e94:	4621      	mov	r1, r4
 8007e96:	008a      	lsls	r2, r1, #2
 8007e98:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007e9c:	f7f8 ffae 	bl	8000dfc <__aeabi_uldivmod>
 8007ea0:	4602      	mov	r2, r0
 8007ea2:	460b      	mov	r3, r1
 8007ea4:	4b60      	ldr	r3, [pc, #384]	; (8008028 <UART_SetConfig+0x4e4>)
 8007ea6:	fba3 2302 	umull	r2, r3, r3, r2
 8007eaa:	095b      	lsrs	r3, r3, #5
 8007eac:	011c      	lsls	r4, r3, #4
 8007eae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007eb8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007ebc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007ec0:	4642      	mov	r2, r8
 8007ec2:	464b      	mov	r3, r9
 8007ec4:	1891      	adds	r1, r2, r2
 8007ec6:	61b9      	str	r1, [r7, #24]
 8007ec8:	415b      	adcs	r3, r3
 8007eca:	61fb      	str	r3, [r7, #28]
 8007ecc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007ed0:	4641      	mov	r1, r8
 8007ed2:	1851      	adds	r1, r2, r1
 8007ed4:	6139      	str	r1, [r7, #16]
 8007ed6:	4649      	mov	r1, r9
 8007ed8:	414b      	adcs	r3, r1
 8007eda:	617b      	str	r3, [r7, #20]
 8007edc:	f04f 0200 	mov.w	r2, #0
 8007ee0:	f04f 0300 	mov.w	r3, #0
 8007ee4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007ee8:	4659      	mov	r1, fp
 8007eea:	00cb      	lsls	r3, r1, #3
 8007eec:	4651      	mov	r1, sl
 8007eee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007ef2:	4651      	mov	r1, sl
 8007ef4:	00ca      	lsls	r2, r1, #3
 8007ef6:	4610      	mov	r0, r2
 8007ef8:	4619      	mov	r1, r3
 8007efa:	4603      	mov	r3, r0
 8007efc:	4642      	mov	r2, r8
 8007efe:	189b      	adds	r3, r3, r2
 8007f00:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007f04:	464b      	mov	r3, r9
 8007f06:	460a      	mov	r2, r1
 8007f08:	eb42 0303 	adc.w	r3, r2, r3
 8007f0c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f14:	685b      	ldr	r3, [r3, #4]
 8007f16:	2200      	movs	r2, #0
 8007f18:	67bb      	str	r3, [r7, #120]	; 0x78
 8007f1a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007f1c:	f04f 0200 	mov.w	r2, #0
 8007f20:	f04f 0300 	mov.w	r3, #0
 8007f24:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007f28:	4649      	mov	r1, r9
 8007f2a:	008b      	lsls	r3, r1, #2
 8007f2c:	4641      	mov	r1, r8
 8007f2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007f32:	4641      	mov	r1, r8
 8007f34:	008a      	lsls	r2, r1, #2
 8007f36:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007f3a:	f7f8 ff5f 	bl	8000dfc <__aeabi_uldivmod>
 8007f3e:	4602      	mov	r2, r0
 8007f40:	460b      	mov	r3, r1
 8007f42:	4b39      	ldr	r3, [pc, #228]	; (8008028 <UART_SetConfig+0x4e4>)
 8007f44:	fba3 1302 	umull	r1, r3, r3, r2
 8007f48:	095b      	lsrs	r3, r3, #5
 8007f4a:	2164      	movs	r1, #100	; 0x64
 8007f4c:	fb01 f303 	mul.w	r3, r1, r3
 8007f50:	1ad3      	subs	r3, r2, r3
 8007f52:	011b      	lsls	r3, r3, #4
 8007f54:	3332      	adds	r3, #50	; 0x32
 8007f56:	4a34      	ldr	r2, [pc, #208]	; (8008028 <UART_SetConfig+0x4e4>)
 8007f58:	fba2 2303 	umull	r2, r3, r2, r3
 8007f5c:	095b      	lsrs	r3, r3, #5
 8007f5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007f62:	441c      	add	r4, r3
 8007f64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f68:	2200      	movs	r2, #0
 8007f6a:	673b      	str	r3, [r7, #112]	; 0x70
 8007f6c:	677a      	str	r2, [r7, #116]	; 0x74
 8007f6e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007f72:	4642      	mov	r2, r8
 8007f74:	464b      	mov	r3, r9
 8007f76:	1891      	adds	r1, r2, r2
 8007f78:	60b9      	str	r1, [r7, #8]
 8007f7a:	415b      	adcs	r3, r3
 8007f7c:	60fb      	str	r3, [r7, #12]
 8007f7e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007f82:	4641      	mov	r1, r8
 8007f84:	1851      	adds	r1, r2, r1
 8007f86:	6039      	str	r1, [r7, #0]
 8007f88:	4649      	mov	r1, r9
 8007f8a:	414b      	adcs	r3, r1
 8007f8c:	607b      	str	r3, [r7, #4]
 8007f8e:	f04f 0200 	mov.w	r2, #0
 8007f92:	f04f 0300 	mov.w	r3, #0
 8007f96:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007f9a:	4659      	mov	r1, fp
 8007f9c:	00cb      	lsls	r3, r1, #3
 8007f9e:	4651      	mov	r1, sl
 8007fa0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007fa4:	4651      	mov	r1, sl
 8007fa6:	00ca      	lsls	r2, r1, #3
 8007fa8:	4610      	mov	r0, r2
 8007faa:	4619      	mov	r1, r3
 8007fac:	4603      	mov	r3, r0
 8007fae:	4642      	mov	r2, r8
 8007fb0:	189b      	adds	r3, r3, r2
 8007fb2:	66bb      	str	r3, [r7, #104]	; 0x68
 8007fb4:	464b      	mov	r3, r9
 8007fb6:	460a      	mov	r2, r1
 8007fb8:	eb42 0303 	adc.w	r3, r2, r3
 8007fbc:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007fbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fc2:	685b      	ldr	r3, [r3, #4]
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	663b      	str	r3, [r7, #96]	; 0x60
 8007fc8:	667a      	str	r2, [r7, #100]	; 0x64
 8007fca:	f04f 0200 	mov.w	r2, #0
 8007fce:	f04f 0300 	mov.w	r3, #0
 8007fd2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007fd6:	4649      	mov	r1, r9
 8007fd8:	008b      	lsls	r3, r1, #2
 8007fda:	4641      	mov	r1, r8
 8007fdc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007fe0:	4641      	mov	r1, r8
 8007fe2:	008a      	lsls	r2, r1, #2
 8007fe4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007fe8:	f7f8 ff08 	bl	8000dfc <__aeabi_uldivmod>
 8007fec:	4602      	mov	r2, r0
 8007fee:	460b      	mov	r3, r1
 8007ff0:	4b0d      	ldr	r3, [pc, #52]	; (8008028 <UART_SetConfig+0x4e4>)
 8007ff2:	fba3 1302 	umull	r1, r3, r3, r2
 8007ff6:	095b      	lsrs	r3, r3, #5
 8007ff8:	2164      	movs	r1, #100	; 0x64
 8007ffa:	fb01 f303 	mul.w	r3, r1, r3
 8007ffe:	1ad3      	subs	r3, r2, r3
 8008000:	011b      	lsls	r3, r3, #4
 8008002:	3332      	adds	r3, #50	; 0x32
 8008004:	4a08      	ldr	r2, [pc, #32]	; (8008028 <UART_SetConfig+0x4e4>)
 8008006:	fba2 2303 	umull	r2, r3, r2, r3
 800800a:	095b      	lsrs	r3, r3, #5
 800800c:	f003 020f 	and.w	r2, r3, #15
 8008010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	4422      	add	r2, r4
 8008018:	609a      	str	r2, [r3, #8]
}
 800801a:	bf00      	nop
 800801c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008020:	46bd      	mov	sp, r7
 8008022:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008026:	bf00      	nop
 8008028:	51eb851f 	.word	0x51eb851f

0800802c <calloc>:
 800802c:	4b02      	ldr	r3, [pc, #8]	; (8008038 <calloc+0xc>)
 800802e:	460a      	mov	r2, r1
 8008030:	4601      	mov	r1, r0
 8008032:	6818      	ldr	r0, [r3, #0]
 8008034:	f000 b842 	b.w	80080bc <_calloc_r>
 8008038:	20000028 	.word	0x20000028

0800803c <__errno>:
 800803c:	4b01      	ldr	r3, [pc, #4]	; (8008044 <__errno+0x8>)
 800803e:	6818      	ldr	r0, [r3, #0]
 8008040:	4770      	bx	lr
 8008042:	bf00      	nop
 8008044:	20000028 	.word	0x20000028

08008048 <__libc_init_array>:
 8008048:	b570      	push	{r4, r5, r6, lr}
 800804a:	4d0d      	ldr	r5, [pc, #52]	; (8008080 <__libc_init_array+0x38>)
 800804c:	4c0d      	ldr	r4, [pc, #52]	; (8008084 <__libc_init_array+0x3c>)
 800804e:	1b64      	subs	r4, r4, r5
 8008050:	10a4      	asrs	r4, r4, #2
 8008052:	2600      	movs	r6, #0
 8008054:	42a6      	cmp	r6, r4
 8008056:	d109      	bne.n	800806c <__libc_init_array+0x24>
 8008058:	4d0b      	ldr	r5, [pc, #44]	; (8008088 <__libc_init_array+0x40>)
 800805a:	4c0c      	ldr	r4, [pc, #48]	; (800808c <__libc_init_array+0x44>)
 800805c:	f000 f9d4 	bl	8008408 <_init>
 8008060:	1b64      	subs	r4, r4, r5
 8008062:	10a4      	asrs	r4, r4, #2
 8008064:	2600      	movs	r6, #0
 8008066:	42a6      	cmp	r6, r4
 8008068:	d105      	bne.n	8008076 <__libc_init_array+0x2e>
 800806a:	bd70      	pop	{r4, r5, r6, pc}
 800806c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008070:	4798      	blx	r3
 8008072:	3601      	adds	r6, #1
 8008074:	e7ee      	b.n	8008054 <__libc_init_array+0xc>
 8008076:	f855 3b04 	ldr.w	r3, [r5], #4
 800807a:	4798      	blx	r3
 800807c:	3601      	adds	r6, #1
 800807e:	e7f2      	b.n	8008066 <__libc_init_array+0x1e>
 8008080:	08008448 	.word	0x08008448
 8008084:	08008448 	.word	0x08008448
 8008088:	08008448 	.word	0x08008448
 800808c:	0800844c 	.word	0x0800844c

08008090 <memcpy>:
 8008090:	440a      	add	r2, r1
 8008092:	4291      	cmp	r1, r2
 8008094:	f100 33ff 	add.w	r3, r0, #4294967295
 8008098:	d100      	bne.n	800809c <memcpy+0xc>
 800809a:	4770      	bx	lr
 800809c:	b510      	push	{r4, lr}
 800809e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080a6:	4291      	cmp	r1, r2
 80080a8:	d1f9      	bne.n	800809e <memcpy+0xe>
 80080aa:	bd10      	pop	{r4, pc}

080080ac <memset>:
 80080ac:	4402      	add	r2, r0
 80080ae:	4603      	mov	r3, r0
 80080b0:	4293      	cmp	r3, r2
 80080b2:	d100      	bne.n	80080b6 <memset+0xa>
 80080b4:	4770      	bx	lr
 80080b6:	f803 1b01 	strb.w	r1, [r3], #1
 80080ba:	e7f9      	b.n	80080b0 <memset+0x4>

080080bc <_calloc_r>:
 80080bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80080be:	fba1 2402 	umull	r2, r4, r1, r2
 80080c2:	b94c      	cbnz	r4, 80080d8 <_calloc_r+0x1c>
 80080c4:	4611      	mov	r1, r2
 80080c6:	9201      	str	r2, [sp, #4]
 80080c8:	f000 f82e 	bl	8008128 <_malloc_r>
 80080cc:	9a01      	ldr	r2, [sp, #4]
 80080ce:	4605      	mov	r5, r0
 80080d0:	b930      	cbnz	r0, 80080e0 <_calloc_r+0x24>
 80080d2:	4628      	mov	r0, r5
 80080d4:	b003      	add	sp, #12
 80080d6:	bd30      	pop	{r4, r5, pc}
 80080d8:	220c      	movs	r2, #12
 80080da:	6002      	str	r2, [r0, #0]
 80080dc:	2500      	movs	r5, #0
 80080de:	e7f8      	b.n	80080d2 <_calloc_r+0x16>
 80080e0:	4621      	mov	r1, r4
 80080e2:	f7ff ffe3 	bl	80080ac <memset>
 80080e6:	e7f4      	b.n	80080d2 <_calloc_r+0x16>

080080e8 <sbrk_aligned>:
 80080e8:	b570      	push	{r4, r5, r6, lr}
 80080ea:	4e0e      	ldr	r6, [pc, #56]	; (8008124 <sbrk_aligned+0x3c>)
 80080ec:	460c      	mov	r4, r1
 80080ee:	6831      	ldr	r1, [r6, #0]
 80080f0:	4605      	mov	r5, r0
 80080f2:	b911      	cbnz	r1, 80080fa <sbrk_aligned+0x12>
 80080f4:	f000 f88c 	bl	8008210 <_sbrk_r>
 80080f8:	6030      	str	r0, [r6, #0]
 80080fa:	4621      	mov	r1, r4
 80080fc:	4628      	mov	r0, r5
 80080fe:	f000 f887 	bl	8008210 <_sbrk_r>
 8008102:	1c43      	adds	r3, r0, #1
 8008104:	d00a      	beq.n	800811c <sbrk_aligned+0x34>
 8008106:	1cc4      	adds	r4, r0, #3
 8008108:	f024 0403 	bic.w	r4, r4, #3
 800810c:	42a0      	cmp	r0, r4
 800810e:	d007      	beq.n	8008120 <sbrk_aligned+0x38>
 8008110:	1a21      	subs	r1, r4, r0
 8008112:	4628      	mov	r0, r5
 8008114:	f000 f87c 	bl	8008210 <_sbrk_r>
 8008118:	3001      	adds	r0, #1
 800811a:	d101      	bne.n	8008120 <sbrk_aligned+0x38>
 800811c:	f04f 34ff 	mov.w	r4, #4294967295
 8008120:	4620      	mov	r0, r4
 8008122:	bd70      	pop	{r4, r5, r6, pc}
 8008124:	20000528 	.word	0x20000528

08008128 <_malloc_r>:
 8008128:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800812c:	1ccd      	adds	r5, r1, #3
 800812e:	f025 0503 	bic.w	r5, r5, #3
 8008132:	3508      	adds	r5, #8
 8008134:	2d0c      	cmp	r5, #12
 8008136:	bf38      	it	cc
 8008138:	250c      	movcc	r5, #12
 800813a:	2d00      	cmp	r5, #0
 800813c:	4607      	mov	r7, r0
 800813e:	db01      	blt.n	8008144 <_malloc_r+0x1c>
 8008140:	42a9      	cmp	r1, r5
 8008142:	d905      	bls.n	8008150 <_malloc_r+0x28>
 8008144:	230c      	movs	r3, #12
 8008146:	603b      	str	r3, [r7, #0]
 8008148:	2600      	movs	r6, #0
 800814a:	4630      	mov	r0, r6
 800814c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008150:	4e2e      	ldr	r6, [pc, #184]	; (800820c <_malloc_r+0xe4>)
 8008152:	f000 f86d 	bl	8008230 <__malloc_lock>
 8008156:	6833      	ldr	r3, [r6, #0]
 8008158:	461c      	mov	r4, r3
 800815a:	bb34      	cbnz	r4, 80081aa <_malloc_r+0x82>
 800815c:	4629      	mov	r1, r5
 800815e:	4638      	mov	r0, r7
 8008160:	f7ff ffc2 	bl	80080e8 <sbrk_aligned>
 8008164:	1c43      	adds	r3, r0, #1
 8008166:	4604      	mov	r4, r0
 8008168:	d14d      	bne.n	8008206 <_malloc_r+0xde>
 800816a:	6834      	ldr	r4, [r6, #0]
 800816c:	4626      	mov	r6, r4
 800816e:	2e00      	cmp	r6, #0
 8008170:	d140      	bne.n	80081f4 <_malloc_r+0xcc>
 8008172:	6823      	ldr	r3, [r4, #0]
 8008174:	4631      	mov	r1, r6
 8008176:	4638      	mov	r0, r7
 8008178:	eb04 0803 	add.w	r8, r4, r3
 800817c:	f000 f848 	bl	8008210 <_sbrk_r>
 8008180:	4580      	cmp	r8, r0
 8008182:	d13a      	bne.n	80081fa <_malloc_r+0xd2>
 8008184:	6821      	ldr	r1, [r4, #0]
 8008186:	3503      	adds	r5, #3
 8008188:	1a6d      	subs	r5, r5, r1
 800818a:	f025 0503 	bic.w	r5, r5, #3
 800818e:	3508      	adds	r5, #8
 8008190:	2d0c      	cmp	r5, #12
 8008192:	bf38      	it	cc
 8008194:	250c      	movcc	r5, #12
 8008196:	4629      	mov	r1, r5
 8008198:	4638      	mov	r0, r7
 800819a:	f7ff ffa5 	bl	80080e8 <sbrk_aligned>
 800819e:	3001      	adds	r0, #1
 80081a0:	d02b      	beq.n	80081fa <_malloc_r+0xd2>
 80081a2:	6823      	ldr	r3, [r4, #0]
 80081a4:	442b      	add	r3, r5
 80081a6:	6023      	str	r3, [r4, #0]
 80081a8:	e00e      	b.n	80081c8 <_malloc_r+0xa0>
 80081aa:	6822      	ldr	r2, [r4, #0]
 80081ac:	1b52      	subs	r2, r2, r5
 80081ae:	d41e      	bmi.n	80081ee <_malloc_r+0xc6>
 80081b0:	2a0b      	cmp	r2, #11
 80081b2:	d916      	bls.n	80081e2 <_malloc_r+0xba>
 80081b4:	1961      	adds	r1, r4, r5
 80081b6:	42a3      	cmp	r3, r4
 80081b8:	6025      	str	r5, [r4, #0]
 80081ba:	bf18      	it	ne
 80081bc:	6059      	strne	r1, [r3, #4]
 80081be:	6863      	ldr	r3, [r4, #4]
 80081c0:	bf08      	it	eq
 80081c2:	6031      	streq	r1, [r6, #0]
 80081c4:	5162      	str	r2, [r4, r5]
 80081c6:	604b      	str	r3, [r1, #4]
 80081c8:	4638      	mov	r0, r7
 80081ca:	f104 060b 	add.w	r6, r4, #11
 80081ce:	f000 f835 	bl	800823c <__malloc_unlock>
 80081d2:	f026 0607 	bic.w	r6, r6, #7
 80081d6:	1d23      	adds	r3, r4, #4
 80081d8:	1af2      	subs	r2, r6, r3
 80081da:	d0b6      	beq.n	800814a <_malloc_r+0x22>
 80081dc:	1b9b      	subs	r3, r3, r6
 80081de:	50a3      	str	r3, [r4, r2]
 80081e0:	e7b3      	b.n	800814a <_malloc_r+0x22>
 80081e2:	6862      	ldr	r2, [r4, #4]
 80081e4:	42a3      	cmp	r3, r4
 80081e6:	bf0c      	ite	eq
 80081e8:	6032      	streq	r2, [r6, #0]
 80081ea:	605a      	strne	r2, [r3, #4]
 80081ec:	e7ec      	b.n	80081c8 <_malloc_r+0xa0>
 80081ee:	4623      	mov	r3, r4
 80081f0:	6864      	ldr	r4, [r4, #4]
 80081f2:	e7b2      	b.n	800815a <_malloc_r+0x32>
 80081f4:	4634      	mov	r4, r6
 80081f6:	6876      	ldr	r6, [r6, #4]
 80081f8:	e7b9      	b.n	800816e <_malloc_r+0x46>
 80081fa:	230c      	movs	r3, #12
 80081fc:	603b      	str	r3, [r7, #0]
 80081fe:	4638      	mov	r0, r7
 8008200:	f000 f81c 	bl	800823c <__malloc_unlock>
 8008204:	e7a1      	b.n	800814a <_malloc_r+0x22>
 8008206:	6025      	str	r5, [r4, #0]
 8008208:	e7de      	b.n	80081c8 <_malloc_r+0xa0>
 800820a:	bf00      	nop
 800820c:	20000524 	.word	0x20000524

08008210 <_sbrk_r>:
 8008210:	b538      	push	{r3, r4, r5, lr}
 8008212:	4d06      	ldr	r5, [pc, #24]	; (800822c <_sbrk_r+0x1c>)
 8008214:	2300      	movs	r3, #0
 8008216:	4604      	mov	r4, r0
 8008218:	4608      	mov	r0, r1
 800821a:	602b      	str	r3, [r5, #0]
 800821c:	f7fb fc04 	bl	8003a28 <_sbrk>
 8008220:	1c43      	adds	r3, r0, #1
 8008222:	d102      	bne.n	800822a <_sbrk_r+0x1a>
 8008224:	682b      	ldr	r3, [r5, #0]
 8008226:	b103      	cbz	r3, 800822a <_sbrk_r+0x1a>
 8008228:	6023      	str	r3, [r4, #0]
 800822a:	bd38      	pop	{r3, r4, r5, pc}
 800822c:	2000052c 	.word	0x2000052c

08008230 <__malloc_lock>:
 8008230:	4801      	ldr	r0, [pc, #4]	; (8008238 <__malloc_lock+0x8>)
 8008232:	f000 b809 	b.w	8008248 <__retarget_lock_acquire_recursive>
 8008236:	bf00      	nop
 8008238:	20000530 	.word	0x20000530

0800823c <__malloc_unlock>:
 800823c:	4801      	ldr	r0, [pc, #4]	; (8008244 <__malloc_unlock+0x8>)
 800823e:	f000 b804 	b.w	800824a <__retarget_lock_release_recursive>
 8008242:	bf00      	nop
 8008244:	20000530 	.word	0x20000530

08008248 <__retarget_lock_acquire_recursive>:
 8008248:	4770      	bx	lr

0800824a <__retarget_lock_release_recursive>:
 800824a:	4770      	bx	lr

0800824c <sqrt>:
 800824c:	b538      	push	{r3, r4, r5, lr}
 800824e:	ed2d 8b02 	vpush	{d8}
 8008252:	ec55 4b10 	vmov	r4, r5, d0
 8008256:	f000 f825 	bl	80082a4 <__ieee754_sqrt>
 800825a:	4622      	mov	r2, r4
 800825c:	462b      	mov	r3, r5
 800825e:	4620      	mov	r0, r4
 8008260:	4629      	mov	r1, r5
 8008262:	eeb0 8a40 	vmov.f32	s16, s0
 8008266:	eef0 8a60 	vmov.f32	s17, s1
 800826a:	f7f8 fc0b 	bl	8000a84 <__aeabi_dcmpun>
 800826e:	b990      	cbnz	r0, 8008296 <sqrt+0x4a>
 8008270:	2200      	movs	r2, #0
 8008272:	2300      	movs	r3, #0
 8008274:	4620      	mov	r0, r4
 8008276:	4629      	mov	r1, r5
 8008278:	f7f8 fbdc 	bl	8000a34 <__aeabi_dcmplt>
 800827c:	b158      	cbz	r0, 8008296 <sqrt+0x4a>
 800827e:	f7ff fedd 	bl	800803c <__errno>
 8008282:	2321      	movs	r3, #33	; 0x21
 8008284:	6003      	str	r3, [r0, #0]
 8008286:	2200      	movs	r2, #0
 8008288:	2300      	movs	r3, #0
 800828a:	4610      	mov	r0, r2
 800828c:	4619      	mov	r1, r3
 800828e:	f7f8 fa89 	bl	80007a4 <__aeabi_ddiv>
 8008292:	ec41 0b18 	vmov	d8, r0, r1
 8008296:	eeb0 0a48 	vmov.f32	s0, s16
 800829a:	eef0 0a68 	vmov.f32	s1, s17
 800829e:	ecbd 8b02 	vpop	{d8}
 80082a2:	bd38      	pop	{r3, r4, r5, pc}

080082a4 <__ieee754_sqrt>:
 80082a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082a8:	ec55 4b10 	vmov	r4, r5, d0
 80082ac:	4e55      	ldr	r6, [pc, #340]	; (8008404 <__ieee754_sqrt+0x160>)
 80082ae:	43ae      	bics	r6, r5
 80082b0:	ee10 0a10 	vmov	r0, s0
 80082b4:	ee10 3a10 	vmov	r3, s0
 80082b8:	462a      	mov	r2, r5
 80082ba:	4629      	mov	r1, r5
 80082bc:	d110      	bne.n	80082e0 <__ieee754_sqrt+0x3c>
 80082be:	ee10 2a10 	vmov	r2, s0
 80082c2:	462b      	mov	r3, r5
 80082c4:	f7f8 f944 	bl	8000550 <__aeabi_dmul>
 80082c8:	4602      	mov	r2, r0
 80082ca:	460b      	mov	r3, r1
 80082cc:	4620      	mov	r0, r4
 80082ce:	4629      	mov	r1, r5
 80082d0:	f7f7 ff88 	bl	80001e4 <__adddf3>
 80082d4:	4604      	mov	r4, r0
 80082d6:	460d      	mov	r5, r1
 80082d8:	ec45 4b10 	vmov	d0, r4, r5
 80082dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082e0:	2d00      	cmp	r5, #0
 80082e2:	dc10      	bgt.n	8008306 <__ieee754_sqrt+0x62>
 80082e4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80082e8:	4330      	orrs	r0, r6
 80082ea:	d0f5      	beq.n	80082d8 <__ieee754_sqrt+0x34>
 80082ec:	b15d      	cbz	r5, 8008306 <__ieee754_sqrt+0x62>
 80082ee:	ee10 2a10 	vmov	r2, s0
 80082f2:	462b      	mov	r3, r5
 80082f4:	ee10 0a10 	vmov	r0, s0
 80082f8:	f7f7 ff72 	bl	80001e0 <__aeabi_dsub>
 80082fc:	4602      	mov	r2, r0
 80082fe:	460b      	mov	r3, r1
 8008300:	f7f8 fa50 	bl	80007a4 <__aeabi_ddiv>
 8008304:	e7e6      	b.n	80082d4 <__ieee754_sqrt+0x30>
 8008306:	1512      	asrs	r2, r2, #20
 8008308:	d074      	beq.n	80083f4 <__ieee754_sqrt+0x150>
 800830a:	07d4      	lsls	r4, r2, #31
 800830c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008310:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8008314:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008318:	bf5e      	ittt	pl
 800831a:	0fda      	lsrpl	r2, r3, #31
 800831c:	005b      	lslpl	r3, r3, #1
 800831e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8008322:	2400      	movs	r4, #0
 8008324:	0fda      	lsrs	r2, r3, #31
 8008326:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800832a:	107f      	asrs	r7, r7, #1
 800832c:	005b      	lsls	r3, r3, #1
 800832e:	2516      	movs	r5, #22
 8008330:	4620      	mov	r0, r4
 8008332:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8008336:	1886      	adds	r6, r0, r2
 8008338:	428e      	cmp	r6, r1
 800833a:	bfde      	ittt	le
 800833c:	1b89      	suble	r1, r1, r6
 800833e:	18b0      	addle	r0, r6, r2
 8008340:	18a4      	addle	r4, r4, r2
 8008342:	0049      	lsls	r1, r1, #1
 8008344:	3d01      	subs	r5, #1
 8008346:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800834a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800834e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008352:	d1f0      	bne.n	8008336 <__ieee754_sqrt+0x92>
 8008354:	462a      	mov	r2, r5
 8008356:	f04f 0e20 	mov.w	lr, #32
 800835a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800835e:	4281      	cmp	r1, r0
 8008360:	eb06 0c05 	add.w	ip, r6, r5
 8008364:	dc02      	bgt.n	800836c <__ieee754_sqrt+0xc8>
 8008366:	d113      	bne.n	8008390 <__ieee754_sqrt+0xec>
 8008368:	459c      	cmp	ip, r3
 800836a:	d811      	bhi.n	8008390 <__ieee754_sqrt+0xec>
 800836c:	f1bc 0f00 	cmp.w	ip, #0
 8008370:	eb0c 0506 	add.w	r5, ip, r6
 8008374:	da43      	bge.n	80083fe <__ieee754_sqrt+0x15a>
 8008376:	2d00      	cmp	r5, #0
 8008378:	db41      	blt.n	80083fe <__ieee754_sqrt+0x15a>
 800837a:	f100 0801 	add.w	r8, r0, #1
 800837e:	1a09      	subs	r1, r1, r0
 8008380:	459c      	cmp	ip, r3
 8008382:	bf88      	it	hi
 8008384:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8008388:	eba3 030c 	sub.w	r3, r3, ip
 800838c:	4432      	add	r2, r6
 800838e:	4640      	mov	r0, r8
 8008390:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8008394:	f1be 0e01 	subs.w	lr, lr, #1
 8008398:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800839c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80083a0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80083a4:	d1db      	bne.n	800835e <__ieee754_sqrt+0xba>
 80083a6:	430b      	orrs	r3, r1
 80083a8:	d006      	beq.n	80083b8 <__ieee754_sqrt+0x114>
 80083aa:	1c50      	adds	r0, r2, #1
 80083ac:	bf13      	iteet	ne
 80083ae:	3201      	addne	r2, #1
 80083b0:	3401      	addeq	r4, #1
 80083b2:	4672      	moveq	r2, lr
 80083b4:	f022 0201 	bicne.w	r2, r2, #1
 80083b8:	1063      	asrs	r3, r4, #1
 80083ba:	0852      	lsrs	r2, r2, #1
 80083bc:	07e1      	lsls	r1, r4, #31
 80083be:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80083c2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80083c6:	bf48      	it	mi
 80083c8:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80083cc:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80083d0:	4614      	mov	r4, r2
 80083d2:	e781      	b.n	80082d8 <__ieee754_sqrt+0x34>
 80083d4:	0ad9      	lsrs	r1, r3, #11
 80083d6:	3815      	subs	r0, #21
 80083d8:	055b      	lsls	r3, r3, #21
 80083da:	2900      	cmp	r1, #0
 80083dc:	d0fa      	beq.n	80083d4 <__ieee754_sqrt+0x130>
 80083de:	02cd      	lsls	r5, r1, #11
 80083e0:	d50a      	bpl.n	80083f8 <__ieee754_sqrt+0x154>
 80083e2:	f1c2 0420 	rsb	r4, r2, #32
 80083e6:	fa23 f404 	lsr.w	r4, r3, r4
 80083ea:	1e55      	subs	r5, r2, #1
 80083ec:	4093      	lsls	r3, r2
 80083ee:	4321      	orrs	r1, r4
 80083f0:	1b42      	subs	r2, r0, r5
 80083f2:	e78a      	b.n	800830a <__ieee754_sqrt+0x66>
 80083f4:	4610      	mov	r0, r2
 80083f6:	e7f0      	b.n	80083da <__ieee754_sqrt+0x136>
 80083f8:	0049      	lsls	r1, r1, #1
 80083fa:	3201      	adds	r2, #1
 80083fc:	e7ef      	b.n	80083de <__ieee754_sqrt+0x13a>
 80083fe:	4680      	mov	r8, r0
 8008400:	e7bd      	b.n	800837e <__ieee754_sqrt+0xda>
 8008402:	bf00      	nop
 8008404:	7ff00000 	.word	0x7ff00000

08008408 <_init>:
 8008408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800840a:	bf00      	nop
 800840c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800840e:	bc08      	pop	{r3}
 8008410:	469e      	mov	lr, r3
 8008412:	4770      	bx	lr

08008414 <_fini>:
 8008414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008416:	bf00      	nop
 8008418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800841a:	bc08      	pop	{r3}
 800841c:	469e      	mov	lr, r3
 800841e:	4770      	bx	lr
