Timing Analyzer report for Ethernet
Sat Jun 17 17:32:25 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Setup: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'
 25. Slow 1200mV 0C Model Hold: 'clk'
 26. Slow 1200mV 0C Model Hold: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Setup: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'
 35. Fast 1200mV 0C Model Hold: 'clk'
 36. Fast 1200mV 0C Model Hold: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; Ethernet                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6E22C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.42        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  24.0%      ;
;     Processor 3            ;   3.6%      ;
;     Processor 4            ;   3.0%      ;
;     Processors 5-8         ;   2.8%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                     ;
+----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------+
; Clock Name                                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                          ;
+----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------+
; clk                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                          ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] } ;
+----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                 ;
+------------+-----------------+----------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                   ; Note ;
+------------+-----------------+----------------------------------------------+------+
; 24.82 MHz  ; 24.82 MHz       ; clk                                          ;      ;
; 271.96 MHz ; 271.96 MHz      ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ;      ;
+------------+-----------------+----------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                    ;
+----------------------------------------------+---------+---------------+
; Clock                                        ; Slack   ; End Point TNS ;
+----------------------------------------------+---------+---------------+
; clk                                          ; -39.297 ; -3567.459     ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; -2.677  ; -76.803       ;
+----------------------------------------------+---------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                   ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; clk                                          ; 0.432 ; 0.000         ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.627 ; 0.000         ;
+----------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                     ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; clk                                          ; -3.201 ; -1330.868     ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; -1.487 ; -52.045       ;
+----------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                              ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -39.297 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.380      ; 40.678     ;
; -39.202 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.380      ; 40.583     ;
; -39.116 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.380      ; 40.497     ;
; -39.114 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.380      ; 40.495     ;
; -39.021 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.380      ; 40.402     ;
; -39.019 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.380      ; 40.400     ;
; -38.992 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.380      ; 40.373     ;
; -38.811 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.380      ; 40.192     ;
; -38.809 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.380      ; 40.190     ;
; -38.597 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; -0.082     ; 39.516     ;
; -38.592 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.082     ; 39.511     ;
; -38.389 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.422      ; 39.812     ;
; -38.387 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.422      ; 39.810     ;
; -38.387 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.422      ; 39.810     ;
; -38.385 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.422      ; 39.808     ;
; -38.374 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; -0.082     ; 39.293     ;
; -38.373 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; -0.082     ; 39.292     ;
; -38.371 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.422      ; 39.794     ;
; -38.369 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.082     ; 39.288     ;
; -38.369 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.422      ; 39.792     ;
; -38.368 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.082     ; 39.287     ;
; -38.263 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.422      ; 39.686     ;
; -38.261 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.422      ; 39.684     ;
; -38.214 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.422      ; 39.637     ;
; -38.213 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.379      ; 39.593     ;
; -38.212 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.422      ; 39.635     ;
; -38.211 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.379      ; 39.591     ;
; -38.195 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.379      ; 39.575     ;
; -38.163 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.393      ; 39.557     ;
; -38.087 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.379      ; 39.467     ;
; -38.038 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.379      ; 39.418     ;
; -38.033 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.379      ; 39.413     ;
; -38.031 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.379      ; 39.411     ;
; -38.015 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.379      ; 39.395     ;
; -37.940 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.393      ; 39.334     ;
; -37.939 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.393      ; 39.333     ;
; -37.907 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.379      ; 39.287     ;
; -37.890 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.380      ; 39.271     ;
; -37.858 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.379      ; 39.238     ;
; -37.709 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.380      ; 39.090     ;
; -37.707 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.380      ; 39.088     ;
; -37.348 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; -0.089     ; 38.260     ;
; -37.253 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; -0.089     ; 38.165     ;
; -37.181 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; -0.082     ; 38.100     ;
; -37.176 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.082     ; 38.095     ;
; -37.043 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; -0.089     ; 37.955     ;
; -36.747 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.393      ; 38.141     ;
; -36.367 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.422      ; 37.790     ;
; -36.365 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.422      ; 37.788     ;
; -36.191 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.379      ; 37.571     ;
; -36.011 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.379      ; 37.391     ;
; -35.941 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; -0.089     ; 36.853     ;
; -35.463 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.380      ; 36.844     ;
; -35.282 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.380      ; 36.663     ;
; -35.280 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.380      ; 36.661     ;
; -35.214 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.422      ; 36.637     ;
; -35.212 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.422      ; 36.635     ;
; -35.038 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.379      ; 36.418     ;
; -34.858 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.379      ; 36.238     ;
; -34.511 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; -0.082     ; 35.430     ;
; -34.506 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.082     ; 35.425     ;
; -34.077 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.393      ; 35.471     ;
; -33.461 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; -0.089     ; 34.373     ;
; -32.887 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.380      ; 34.268     ;
; -32.706 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.380      ; 34.087     ;
; -32.704 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.380      ; 34.085     ;
; -32.483 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.422      ; 33.906     ;
; -32.481 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.422      ; 33.904     ;
; -32.307 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.379      ; 33.687     ;
; -32.127 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.379      ; 33.507     ;
; -31.786 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; -0.082     ; 32.705     ;
; -31.781 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.082     ; 32.700     ;
; -31.352 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.393      ; 32.746     ;
; -30.965 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.078     ; 31.888     ;
; -30.933 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.078     ; 31.856     ;
; -30.887 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; -0.089     ; 31.799     ;
; -30.869 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.078     ; 31.792     ;
; -30.860 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.078     ; 31.783     ;
; -30.789 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.078     ; 31.712     ;
; -30.712 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.078     ; 31.635     ;
; -30.489 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.078     ; 31.412     ;
; -30.306 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.380      ; 31.687     ;
; -30.125 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.380      ; 31.506     ;
; -30.123 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.380      ; 31.504     ;
; -29.968 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.094     ; 30.875     ;
; -29.936 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.094     ; 30.843     ;
; -29.872 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.094     ; 30.779     ;
; -29.863 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.094     ; 30.770     ;
; -29.797 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.094     ; 30.704     ;
; -29.796 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.094     ; 30.703     ;
; -29.792 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.094     ; 30.699     ;
; -29.765 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.094     ; 30.672     ;
; -29.764 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.094     ; 30.671     ;
; -29.715 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.094     ; 30.622     ;
; -29.701 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.094     ; 30.608     ;
; -29.700 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.094     ; 30.607     ;
; -29.692 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.094     ; 30.599     ;
; -29.691 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.094     ; 30.598     ;
; -29.656 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; -0.082     ; 30.575     ;
; -29.651 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.082     ; 30.570     ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'                                                                                                                                                                                   ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -2.677 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.596      ;
; -2.677 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.596      ;
; -2.677 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.596      ;
; -2.668 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.587      ;
; -2.668 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.587      ;
; -2.668 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.587      ;
; -2.629 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.613     ; 3.017      ;
; -2.618 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.537      ;
; -2.618 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.538      ;
; -2.614 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.613     ; 3.002      ;
; -2.614 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.613     ; 3.002      ;
; -2.614 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.613     ; 3.002      ;
; -2.609 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.528      ;
; -2.574 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.495      ;
; -2.574 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.495      ;
; -2.574 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.495      ;
; -2.574 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.495      ;
; -2.574 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.495      ;
; -2.574 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.495      ;
; -2.574 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.495      ;
; -2.574 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.495      ;
; -2.574 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.495      ;
; -2.574 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.495      ;
; -2.574 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.495      ;
; -2.574 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.495      ;
; -2.574 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.495      ;
; -2.574 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.495      ;
; -2.574 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.495      ;
; -2.548 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.613     ; 2.936      ;
; -2.537 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.457      ;
; -2.533 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.453      ;
; -2.512 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.571     ; 2.942      ;
; -2.512 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.571     ; 2.942      ;
; -2.512 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.571     ; 2.942      ;
; -2.512 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.571     ; 2.942      ;
; -2.512 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.571     ; 2.942      ;
; -2.512 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.571     ; 2.942      ;
; -2.512 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.571     ; 2.942      ;
; -2.512 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.571     ; 2.942      ;
; -2.512 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.571     ; 2.942      ;
; -2.512 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.571     ; 2.942      ;
; -2.512 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.571     ; 2.942      ;
; -2.512 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.571     ; 2.942      ;
; -2.512 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.571     ; 2.942      ;
; -2.512 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.571     ; 2.942      ;
; -2.512 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.571     ; 2.942      ;
; -2.469 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.389      ;
; -2.468 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.387      ;
; -2.468 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.387      ;
; -2.468 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.387      ;
; -2.452 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.372      ;
; -2.446 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.614     ; 2.833      ;
; -2.446 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.614     ; 2.833      ;
; -2.446 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.614     ; 2.833      ;
; -2.438 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.358      ;
; -2.438 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.358      ;
; -2.438 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.358      ;
; -2.429 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.350      ;
; -2.429 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.350      ;
; -2.429 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.350      ;
; -2.429 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.350      ;
; -2.429 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.350      ;
; -2.429 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.350      ;
; -2.429 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.350      ;
; -2.429 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.350      ;
; -2.429 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.350      ;
; -2.429 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.350      ;
; -2.429 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.350      ;
; -2.429 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.350      ;
; -2.429 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.350      ;
; -2.429 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.350      ;
; -2.429 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.350      ;
; -2.409 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.328      ;
; -2.388 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.308      ;
; -2.387 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.614     ; 2.774      ;
; -2.386 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.306      ;
; -2.380 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.301      ;
; -2.380 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.301      ;
; -2.380 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.301      ;
; -2.380 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.301      ;
; -2.380 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.301      ;
; -2.380 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.301      ;
; -2.380 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.301      ;
; -2.380 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.301      ;
; -2.380 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.301      ;
; -2.380 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.301      ;
; -2.380 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.301      ;
; -2.380 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.301      ;
; -2.380 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.301      ;
; -2.380 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.301      ;
; -2.380 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.301      ;
; -2.374 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.294      ;
; -2.374 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.294      ;
; -2.374 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.294      ;
; -2.367 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.613     ; 2.755      ;
; -2.367 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.288      ;
; -2.367 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.288      ;
; -2.367 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.288      ;
; -2.367 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.288      ;
; -2.367 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.288      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.432 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.RD_DAT                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.RD_DAT                                                                                      ; clk          ; clk         ; 0.000        ; 0.102      ; 0.746      ;
; 0.452 ; UART_driver:u_UART_driver|UART_send:UART_send_init|UART_tx                                                                           ; UART_driver:u_UART_driver|UART_send:UART_send_init|UART_tx                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_w5500_rst                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_w5500_rst                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|mosi                             ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|mosi                                                                                              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_dat[6]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_dat[6]                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_DAT                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_DAT                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[1]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[1]                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[2]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[2]                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_CMD                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_CMD                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_ADR                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_ADR                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; UART_driver:u_UART_driver|xcnt[2]                                                                                                    ; UART_driver:u_UART_driver|xcnt[2]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_driver:u_UART_driver|xcnt[3]                                                                                                    ; UART_driver:u_UART_driver|xcnt[3]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_driver:u_UART_driver|xcnt[1]                                                                                                    ; UART_driver:u_UART_driver|xcnt[1]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_driver:u_UART_driver|xcnt[0]                                                                                                    ; UART_driver:u_UART_driver|xcnt[0]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_driver:u_UART_driver|UART_send:UART_send_init|tx_en                                                                             ; UART_driver:u_UART_driver|UART_send:UART_send_init|tx_en                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[1]                                                                        ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[1]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[2]                                                                        ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[2]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[3]                                                                        ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[3]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[0]                                                                        ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[0]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|sck                              ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|sck                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cs                               ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cs                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_dat[0]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_dat[0]                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|tx_ptr[5]  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|tx_ptr[5]                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.IDLE                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.IDLE                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_RX                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_RX                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.DLY                        ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.DLY                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|state[3]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|state[3]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_TX                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_TX                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_SN                 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_SN                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mac_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mac_ok                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sip_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sip_ok                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|gar_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|gar_ok                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sub_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sub_ok                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_cfg_vld                   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_cfg_vld                                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_ok                        ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_ok                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_ok                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_cfg_vld                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_cfg_vld                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|phy_cfg_vld                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|phy_cfg_vld                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_cfg_vld                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_cfg_vld                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_WIC                ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_WIC                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[5]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[5]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[7]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[7]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[6]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[6]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[0]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[0]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[2]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[2]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[1]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[1]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[2]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[1]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[1]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[4]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[4]                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_cfg_vld ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_cfg_vld                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[1]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[1]                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|o_dat_tx_req                                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|o_dat_tx_req                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|state[0]                                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|state[0]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[0]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[0]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.500 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[45]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[45]                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[3]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_addr[14] ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_adr[14]                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[42]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[42]                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[41]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[41]                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[5]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[5]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_addr[9]  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_adr[9]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[46]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[46]                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[2]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[2]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[0]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[0]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[40]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[40]                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[4]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.796      ;
; 0.506 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[39]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[47]                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.800      ;
; 0.507 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[32]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[32]                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[38]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[46]                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[37]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[37]                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[33]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[33]                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[37]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[45]                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[38]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[38]                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[39]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[39]                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[33]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[41]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[34]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[42]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[34]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[34]                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.804      ;
; 0.512 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[32]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[40]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.805      ;
; 0.518 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[3]    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[11]                                                                    ; clk          ; clk         ; 0.000        ; 0.099      ; 0.829      ;
; 0.526 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[27]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[27]                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[2]    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[10]                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[22]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[30]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[0]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|waddr[2]                                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.465      ; 1.247      ;
; 0.528 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[25]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[25]                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.822      ;
; 0.528 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[17]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[25]                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.822      ;
; 0.528 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[23]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[31]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.821      ;
; 0.529 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[20]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[28]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.822      ;
; 0.530 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[31]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[31]                                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.823      ;
; 0.534 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_RX                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.STAND_BY                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.827      ;
; 0.554 ; UART_driver:u_UART_driver|xcnt[0]                                                                                                    ; UART_driver:u_UART_driver|xcnt[1]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.847      ;
; 0.574 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[1]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.867      ;
; 0.579 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|waddr[3]                                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.465      ; 1.298      ;
; 0.583 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[0]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.876      ;
; 0.592 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|raddr[1]                                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.402      ; 1.248      ;
; 0.666 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_DAT                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.END1                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.960      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'                                                                                                                                                                                   ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.627 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.571      ; 1.410      ;
; 0.669 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.571      ; 1.452      ;
; 0.744 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.100      ; 1.058      ;
; 0.747 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.041      ;
; 0.753 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.761 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.571      ; 1.550      ;
; 0.787 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.079      ;
; 0.788 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.790 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.082      ;
; 0.790 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.082      ;
; 0.809 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.571      ; 1.592      ;
; 0.908 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.571      ; 1.691      ;
; 0.926 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.571      ; 1.709      ;
; 1.048 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.571      ; 1.831      ;
; 1.064 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.571      ; 1.847      ;
; 1.098 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.392      ;
; 1.099 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.108 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.402      ;
; 1.115 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.409      ;
; 1.117 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.124 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.421      ;
; 1.128 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.130 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.613      ; 1.955      ;
; 1.133 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.427      ;
; 1.134 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.426      ;
; 1.135 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.613      ; 1.960      ;
; 1.136 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.428      ;
; 1.137 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.429      ;
; 1.142 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.436      ;
; 1.151 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.443      ;
; 1.151 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.443      ;
; 1.160 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.452      ;
; 1.170 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.464      ;
; 1.187 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.571      ; 1.970      ;
; 1.205 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.571      ; 1.988      ;
; 1.230 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.523      ;
; 1.238 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.532      ;
; 1.239 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.532      ;
; 1.246 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.540      ;
; 1.248 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.542      ;
; 1.249 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.541      ;
; 1.250 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.542      ;
; 1.250 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.542      ;
; 1.251 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.613      ; 2.076      ;
; 1.255 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.549      ;
; 1.256 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.550      ;
; 1.257 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.549      ;
; 1.258 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.550      ;
; 1.258 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.552      ;
; 1.259 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.551      ;
; 1.259 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.551      ;
; 1.264 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.558      ;
; 1.265 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.557      ;
; 1.266 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.266 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.558      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                  ;
+------------+-----------------+----------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                   ; Note ;
+------------+-----------------+----------------------------------------------+------+
; 27.22 MHz  ; 27.22 MHz       ; clk                                          ;      ;
; 290.87 MHz ; 290.87 MHz      ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ;      ;
+------------+-----------------+----------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                     ;
+----------------------------------------------+---------+---------------+
; Clock                                        ; Slack   ; End Point TNS ;
+----------------------------------------------+---------+---------------+
; clk                                          ; -35.740 ; -3283.178     ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; -2.438  ; -68.627       ;
+----------------------------------------------+---------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                    ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; clk                                          ; 0.382 ; 0.000         ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.569 ; 0.000         ;
+----------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                      ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; clk                                          ; -3.201 ; -1330.868     ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; -1.487 ; -52.045       ;
+----------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                               ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -35.740 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.363      ; 37.105     ;
; -35.654 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.363      ; 37.019     ;
; -35.572 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.363      ; 36.937     ;
; -35.570 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.363      ; 36.935     ;
; -35.486 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.363      ; 36.851     ;
; -35.484 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.363      ; 36.849     ;
; -35.472 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.363      ; 36.837     ;
; -35.304 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.363      ; 36.669     ;
; -35.302 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.363      ; 36.667     ;
; -35.186 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 36.113     ;
; -35.181 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 36.108     ;
; -35.102 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.399      ; 36.503     ;
; -35.100 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.399      ; 36.501     ;
; -35.089 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.399      ; 36.490     ;
; -35.087 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.399      ; 36.488     ;
; -35.009 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.399      ; 36.410     ;
; -35.007 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.399      ; 36.408     ;
; -34.957 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 35.884     ;
; -34.954 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.399      ; 36.355     ;
; -34.952 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.359      ; 36.313     ;
; -34.952 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 35.879     ;
; -34.952 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.399      ; 36.353     ;
; -34.939 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 35.866     ;
; -34.939 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.359      ; 36.300     ;
; -34.934 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 35.861     ;
; -34.913 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.399      ; 36.314     ;
; -34.911 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.399      ; 36.312     ;
; -34.859 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.359      ; 36.220     ;
; -34.804 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.359      ; 36.165     ;
; -34.796 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.359      ; 36.157     ;
; -34.783 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.359      ; 36.144     ;
; -34.768 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.373      ; 36.143     ;
; -34.763 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.359      ; 36.124     ;
; -34.703 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.359      ; 36.064     ;
; -34.648 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.359      ; 36.009     ;
; -34.607 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.359      ; 35.968     ;
; -34.539 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.373      ; 35.914     ;
; -34.521 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.373      ; 35.896     ;
; -34.482 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.363      ; 35.847     ;
; -34.314 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.363      ; 35.679     ;
; -34.312 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.363      ; 35.677     ;
; -33.961 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 34.888     ;
; -33.956 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 34.883     ;
; -33.887 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; -0.081     ; 34.808     ;
; -33.801 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; -0.081     ; 34.722     ;
; -33.619 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; -0.081     ; 34.540     ;
; -33.543 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.373      ; 34.918     ;
; -33.292 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.399      ; 34.693     ;
; -33.290 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.399      ; 34.691     ;
; -33.142 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.359      ; 34.503     ;
; -32.986 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.359      ; 34.347     ;
; -32.607 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; -0.081     ; 33.528     ;
; -32.325 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.363      ; 33.690     ;
; -32.293 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.399      ; 33.694     ;
; -32.291 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.399      ; 33.692     ;
; -32.157 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.363      ; 33.522     ;
; -32.155 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.363      ; 33.520     ;
; -32.143 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.359      ; 33.504     ;
; -31.987 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.359      ; 33.348     ;
; -31.478 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 32.405     ;
; -31.473 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 32.400     ;
; -31.060 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.373      ; 32.435     ;
; -30.450 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; -0.081     ; 31.371     ;
; -29.950 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.363      ; 31.315     ;
; -29.814 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.399      ; 31.215     ;
; -29.812 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.399      ; 31.213     ;
; -29.782 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.363      ; 31.147     ;
; -29.780 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.363      ; 31.145     ;
; -29.664 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.359      ; 31.025     ;
; -29.508 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.359      ; 30.869     ;
; -28.957 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 29.884     ;
; -28.952 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 29.879     ;
; -28.539 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.373      ; 29.914     ;
; -28.274 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.068     ; 29.208     ;
; -28.240 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.068     ; 29.174     ;
; -28.191 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.068     ; 29.125     ;
; -28.178 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.068     ; 29.112     ;
; -28.116 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.068     ; 29.050     ;
; -28.075 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; -0.081     ; 28.996     ;
; -28.056 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.068     ; 28.990     ;
; -27.858 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.068     ; 28.792     ;
; -27.615 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.363      ; 28.980     ;
; -27.447 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.363      ; 28.812     ;
; -27.445 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.363      ; 28.810     ;
; -27.302 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.084     ; 28.220     ;
; -27.268 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.084     ; 28.186     ;
; -27.219 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.084     ; 28.137     ;
; -27.206 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.084     ; 28.124     ;
; -27.171 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.084     ; 28.089     ;
; -27.145 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.084     ; 28.063     ;
; -27.144 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.084     ; 28.062     ;
; -27.137 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.084     ; 28.055     ;
; -27.111 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.084     ; 28.029     ;
; -27.088 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.084     ; 28.006     ;
; -27.084 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.084     ; 28.002     ;
; -27.075 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.084     ; 27.993     ;
; -27.062 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.084     ; 27.980     ;
; -27.049 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.084     ; 27.967     ;
; -27.035 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 27.962     ;
; -27.030 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 27.957     ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -2.438 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.576     ; 2.864      ;
; -2.438 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.576     ; 2.864      ;
; -2.438 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.576     ; 2.864      ;
; -2.435 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.074     ; 3.363      ;
; -2.435 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.074     ; 3.363      ;
; -2.435 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.074     ; 3.363      ;
; -2.428 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.074     ; 3.356      ;
; -2.428 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.074     ; 3.356      ;
; -2.428 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.074     ; 3.356      ;
; -2.371 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.575     ; 2.798      ;
; -2.368 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.297      ;
; -2.361 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.290      ;
; -2.353 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.284      ;
; -2.353 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.284      ;
; -2.353 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.284      ;
; -2.353 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.284      ;
; -2.353 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.284      ;
; -2.353 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.284      ;
; -2.353 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.284      ;
; -2.353 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.284      ;
; -2.353 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.284      ;
; -2.353 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.284      ;
; -2.353 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.284      ;
; -2.353 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.284      ;
; -2.353 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.284      ;
; -2.353 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.284      ;
; -2.353 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.284      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.531     ; 2.772      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.531     ; 2.772      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.531     ; 2.772      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.531     ; 2.772      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.531     ; 2.772      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.531     ; 2.772      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.531     ; 2.772      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.531     ; 2.772      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.531     ; 2.772      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.531     ; 2.772      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.531     ; 2.772      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.531     ; 2.772      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.531     ; 2.772      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.531     ; 2.772      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.531     ; 2.772      ;
; -2.274 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.203      ;
; -2.274 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.203      ;
; -2.274 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.203      ;
; -2.260 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.576     ; 2.686      ;
; -2.260 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.576     ; 2.686      ;
; -2.260 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.576     ; 2.686      ;
; -2.258 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.074     ; 3.186      ;
; -2.258 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.074     ; 3.186      ;
; -2.258 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.074     ; 3.186      ;
; -2.231 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.161      ;
; -2.214 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.575     ; 2.641      ;
; -2.207 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.137      ;
; -2.193 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.575     ; 2.620      ;
; -2.191 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.120      ;
; -2.177 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.108      ;
; -2.177 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.108      ;
; -2.177 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.108      ;
; -2.177 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.108      ;
; -2.177 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.108      ;
; -2.177 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.108      ;
; -2.177 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.108      ;
; -2.177 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.108      ;
; -2.177 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.108      ;
; -2.177 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.108      ;
; -2.177 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.108      ;
; -2.177 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.108      ;
; -2.177 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.108      ;
; -2.177 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.108      ;
; -2.177 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.108      ;
; -2.174 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.103      ;
; -2.174 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.103      ;
; -2.174 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.103      ;
; -2.166 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.095      ;
; -2.166 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.095      ;
; -2.166 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.095      ;
; -2.166 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.096      ;
; -2.162 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.091      ;
; -2.162 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.091      ;
; -2.162 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.091      ;
; -2.157 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.088      ;
; -2.157 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.088      ;
; -2.157 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.088      ;
; -2.157 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.088      ;
; -2.157 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.088      ;
; -2.157 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.088      ;
; -2.157 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.088      ;
; -2.157 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.088      ;
; -2.157 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.088      ;
; -2.157 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.088      ;
; -2.157 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.088      ;
; -2.157 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.088      ;
; -2.157 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.088      ;
; -2.157 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.088      ;
; -2.157 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.088      ;
; -2.145 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.076      ;
; -2.145 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.076      ;
; -2.145 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.076      ;
; -2.145 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.071     ; 3.076      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.382 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.RD_DAT                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.RD_DAT                                                                                      ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.400 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_CMD                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_CMD                                                                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_ADR                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_ADR                                                                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; UART_driver:u_UART_driver|UART_send:UART_send_init|UART_tx                                                                           ; UART_driver:u_UART_driver|UART_send:UART_send_init|UART_tx                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_driver:u_UART_driver|xcnt[2]                                                                                                    ; UART_driver:u_UART_driver|xcnt[2]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_driver:u_UART_driver|xcnt[3]                                                                                                    ; UART_driver:u_UART_driver|xcnt[3]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_driver:u_UART_driver|xcnt[1]                                                                                                    ; UART_driver:u_UART_driver|xcnt[1]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_driver:u_UART_driver|xcnt[0]                                                                                                    ; UART_driver:u_UART_driver|xcnt[0]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_w5500_rst                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_w5500_rst                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|mosi                             ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|mosi                                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|sck                              ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|sck                                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cs                               ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cs                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_dat[6]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_dat[6]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_dat[0]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_dat[0]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|tx_ptr[5]  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|tx_ptr[5]                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_DAT                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_DAT                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.IDLE                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.IDLE                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[1]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[1]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[2]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[2]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_RX                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_RX                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.DLY                        ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.DLY                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|state[3]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|state[3]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_TX                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_TX                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_SN                 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_SN                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mac_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mac_ok                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sip_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sip_ok                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|gar_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|gar_ok                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sub_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sub_ok                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_ok                        ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_ok                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_ok                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_cfg_vld                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_cfg_vld                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|phy_cfg_vld                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|phy_cfg_vld                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_cfg_vld                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_cfg_vld                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_WIC                ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_WIC                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[5]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[5]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[7]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[7]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[6]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[6]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[0]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[0]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[2]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[2]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[1]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[1]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[2]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[1]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[1]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[4]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[4]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_cfg_vld ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_cfg_vld                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[1]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[1]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; UART_driver:u_UART_driver|UART_send:UART_send_init|tx_en                                                                             ; UART_driver:u_UART_driver|UART_send:UART_send_init|tx_en                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[1]                                                                        ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[1]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[2]                                                                        ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[2]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[3]                                                                        ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[3]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[0]                                                                        ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[0]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_cfg_vld                   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_cfg_vld                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|state[0]                                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|state[0]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|o_dat_tx_req                                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|o_dat_tx_req                                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[0]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[0]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.469 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[45]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[45]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[3]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_addr[14] ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_adr[14]                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[42]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[42]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[41]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[41]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[0]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[0]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[5]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[5]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_addr[9]  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_adr[9]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[46]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[46]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[40]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[40]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[2]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[2]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[4]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.740      ;
; 0.475 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[32]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[32]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.743      ;
; 0.475 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[38]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[46]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.743      ;
; 0.475 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[39]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[47]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[37]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[37]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[33]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[33]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[33]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[41]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[38]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[38]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[34]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[34]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[34]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[42]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[37]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[45]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[39]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[39]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[32]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[40]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.747      ;
; 0.484 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[3]    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[11]                                                                    ; clk          ; clk         ; 0.000        ; 0.090      ; 0.769      ;
; 0.484 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[0]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.752      ;
; 0.491 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[22]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[30]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[2]    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[10]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[27]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[27]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[23]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[31]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.761      ;
; 0.494 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[25]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[25]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.762      ;
; 0.494 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[17]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[25]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.762      ;
; 0.494 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[20]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[28]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.762      ;
; 0.495 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[31]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[31]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.763      ;
; 0.499 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|waddr[2]                                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.411      ; 1.140      ;
; 0.502 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_RX                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.STAND_BY                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.770      ;
; 0.515 ; UART_driver:u_UART_driver|xcnt[0]                                                                                                    ; UART_driver:u_UART_driver|xcnt[1]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.783      ;
; 0.535 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[0]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.803      ;
; 0.544 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|waddr[3]                                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.411      ; 1.185      ;
; 0.544 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[1]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.812      ;
; 0.556 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|raddr[1]                                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.353      ; 1.139      ;
; 0.607 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[9] ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_length[9]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.874      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'                                                                                                                                                                                    ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.569 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.531      ; 1.295      ;
; 0.609 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.531      ; 1.335      ;
; 0.692 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.531      ; 1.418      ;
; 0.693 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.090      ; 0.979      ;
; 0.698 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.701 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.969      ;
; 0.707 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.712 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 0.978      ;
; 0.713 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.731 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.531      ; 1.457      ;
; 0.734 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.002      ;
; 0.735 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.001      ;
; 0.735 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.001      ;
; 0.735 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.001      ;
; 0.818 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.531      ; 1.544      ;
; 0.832 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.531      ; 1.558      ;
; 0.940 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.531      ; 1.666      ;
; 0.949 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.531      ; 1.675      ;
; 1.016 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.284      ;
; 1.017 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.285      ;
; 1.017 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.285      ;
; 1.018 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.286      ;
; 1.027 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.032 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.298      ;
; 1.034 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.300      ;
; 1.035 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.303      ;
; 1.042 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.576      ; 1.813      ;
; 1.042 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.310      ;
; 1.042 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.074      ; 1.311      ;
; 1.043 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.309      ;
; 1.044 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.576      ; 1.815      ;
; 1.045 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.311      ;
; 1.046 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.312      ;
; 1.047 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.313      ;
; 1.048 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.314      ;
; 1.050 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.318      ;
; 1.053 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.319      ;
; 1.053 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.319      ;
; 1.057 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.531      ; 1.783      ;
; 1.069 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.335      ;
; 1.075 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.531      ; 1.801      ;
; 1.086 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.354      ;
; 1.115 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.383      ;
; 1.122 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.388      ;
; 1.123 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.389      ;
; 1.123 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.389      ;
; 1.123 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.389      ;
; 1.126 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.394      ;
; 1.127 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.393      ;
; 1.129 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.395      ;
; 1.130 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.396      ;
; 1.135 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.403      ;
; 1.138 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.575      ; 1.908      ;
; 1.139 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.407      ;
; 1.139 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.407      ;
; 1.140 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.408      ;
; 1.144 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.074      ; 1.413      ;
; 1.147 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.576      ; 1.918      ;
; 1.149 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.074      ; 1.418      ;
; 1.150 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.150 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.416      ;
; 1.151 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.417      ;
; 1.151 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.417      ;
; 1.151 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.417      ;
; 1.152 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.418      ;
; 1.152 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.418      ;
; 1.153 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.421      ;
; 1.154 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.071      ; 1.420      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                     ;
+----------------------------------------------+---------+---------------+
; Clock                                        ; Slack   ; End Point TNS ;
+----------------------------------------------+---------+---------------+
; clk                                          ; -16.223 ; -1055.550     ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; -0.593  ; -13.136       ;
+----------------------------------------------+---------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                    ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; clk                                          ; 0.177 ; 0.000         ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.255 ; 0.000         ;
+----------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                      ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; clk                                          ; -3.000 ; -939.074      ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; -1.000 ; -35.000       ;
+----------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                               ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -16.223 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.145      ; 17.355     ;
; -16.173 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.145      ; 17.305     ;
; -16.138 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.145      ; 17.270     ;
; -16.136 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.145      ; 17.268     ;
; -16.127 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.156      ; 17.270     ;
; -16.126 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.156      ; 17.269     ;
; -16.088 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.145      ; 17.220     ;
; -16.086 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.145      ; 17.218     ;
; -16.077 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.145      ; 17.209     ;
; -16.068 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.156      ; 17.211     ;
; -16.067 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.156      ; 17.210     ;
; -16.041 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.156      ; 17.184     ;
; -16.040 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.156      ; 17.183     ;
; -16.030 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.156      ; 17.173     ;
; -16.029 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.156      ; 17.172     ;
; -16.011 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.142      ; 17.140     ;
; -15.992 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.145      ; 17.124     ;
; -15.990 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.145      ; 17.122     ;
; -15.959 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.156      ; 17.102     ;
; -15.958 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.142      ; 17.087     ;
; -15.958 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.156      ; 17.101     ;
; -15.952 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.142      ; 17.081     ;
; -15.925 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.142      ; 17.054     ;
; -15.914 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.142      ; 17.043     ;
; -15.899 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.142      ; 17.028     ;
; -15.872 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.142      ; 17.001     ;
; -15.861 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.142      ; 16.990     ;
; -15.843 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.142      ; 16.972     ;
; -15.806 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; -0.039     ; 16.754     ;
; -15.801 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.039     ; 16.749     ;
; -15.790 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.142      ; 16.919     ;
; -15.760 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; -0.039     ; 16.708     ;
; -15.755 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.039     ; 16.703     ;
; -15.729 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; -0.039     ; 16.677     ;
; -15.724 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.039     ; 16.672     ;
; -15.651 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.153      ; 16.791     ;
; -15.628 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.145      ; 16.760     ;
; -15.605 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.153      ; 16.745     ;
; -15.574 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.153      ; 16.714     ;
; -15.543 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.145      ; 16.675     ;
; -15.541 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.145      ; 16.673     ;
; -15.287 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; -0.044     ; 16.230     ;
; -15.279 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; -0.039     ; 16.227     ;
; -15.274 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.039     ; 16.222     ;
; -15.260 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.156      ; 16.403     ;
; -15.259 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.156      ; 16.402     ;
; -15.237 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; -0.044     ; 16.180     ;
; -15.144 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.142      ; 16.273     ;
; -15.141 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; -0.044     ; 16.084     ;
; -15.124 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.153      ; 16.264     ;
; -15.091 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.142      ; 16.220     ;
; -14.708 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; -0.044     ; 15.651     ;
; -14.706 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.156      ; 15.849     ;
; -14.705 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.156      ; 15.848     ;
; -14.590 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.142      ; 15.719     ;
; -14.583 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.145      ; 15.715     ;
; -14.537 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.142      ; 15.666     ;
; -14.498 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.145      ; 15.630     ;
; -14.496 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.145      ; 15.628     ;
; -14.127 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; -0.039     ; 15.075     ;
; -14.122 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.039     ; 15.070     ;
; -13.972 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.153      ; 15.112     ;
; -13.663 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; -0.044     ; 14.606     ;
; -13.581 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.156      ; 14.724     ;
; -13.580 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.156      ; 14.723     ;
; -13.485 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.145      ; 14.617     ;
; -13.465 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.142      ; 14.594     ;
; -13.412 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.142      ; 14.541     ;
; -13.400 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.145      ; 14.532     ;
; -13.398 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.145      ; 14.530     ;
; -12.995 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; -0.039     ; 13.943     ;
; -12.990 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.039     ; 13.938     ;
; -12.840 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.153      ; 13.980     ;
; -12.766 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.036     ; 13.717     ;
; -12.758 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.036     ; 13.709     ;
; -12.723 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.036     ; 13.674     ;
; -12.715 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.036     ; 13.666     ;
; -12.697 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.036     ; 13.648     ;
; -12.642 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.036     ; 13.593     ;
; -12.610 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; -0.044     ; 13.553     ;
; -12.557 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.036     ; 13.508     ;
; -12.431 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.145      ; 13.563     ;
; -12.346 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.145      ; 13.478     ;
; -12.344 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.145      ; 13.476     ;
; -12.329 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.047     ; 13.269     ;
; -12.321 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.047     ; 13.261     ;
; -12.286 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.047     ; 13.226     ;
; -12.278 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.047     ; 13.218     ;
; -12.260 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.047     ; 13.200     ;
; -12.254 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.047     ; 13.194     ;
; -12.252 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.047     ; 13.192     ;
; -12.246 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.047     ; 13.186     ;
; -12.244 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.047     ; 13.184     ;
; -12.211 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.047     ; 13.151     ;
; -12.209 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.047     ; 13.149     ;
; -12.205 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.047     ; 13.145     ;
; -12.203 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.047     ; 13.143     ;
; -12.201 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.047     ; 13.141     ;
; -12.195 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[10] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.156      ; 13.338     ;
; -12.194 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[10] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.156      ; 13.337     ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -0.593 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.544      ;
; -0.576 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.248     ; 1.315      ;
; -0.576 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.248     ; 1.315      ;
; -0.576 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.248     ; 1.315      ;
; -0.564 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.248     ; 1.303      ;
; -0.561 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.512      ;
; -0.553 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.503      ;
; -0.553 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.503      ;
; -0.553 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.503      ;
; -0.552 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.502      ;
; -0.552 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.502      ;
; -0.552 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.502      ;
; -0.550 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.501      ;
; -0.532 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.248     ; 1.271      ;
; -0.523 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.474      ;
; -0.521 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.471      ;
; -0.520 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.470      ;
; -0.518 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.469      ;
; -0.515 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.466      ;
; -0.515 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.466      ;
; -0.515 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.466      ;
; -0.503 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.249     ; 1.241      ;
; -0.503 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.249     ; 1.241      ;
; -0.503 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.249     ; 1.241      ;
; -0.500 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.451      ;
; -0.500 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.451      ;
; -0.500 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.451      ;
; -0.499 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.450      ;
; -0.499 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.450      ;
; -0.499 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.450      ;
; -0.491 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.442      ;
; -0.482 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.433      ;
; -0.480 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.431      ;
; -0.480 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.431      ;
; -0.480 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.431      ;
; -0.480 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.431      ;
; -0.480 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.431      ;
; -0.480 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.431      ;
; -0.480 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.431      ;
; -0.480 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.431      ;
; -0.480 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.431      ;
; -0.480 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.431      ;
; -0.480 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.431      ;
; -0.480 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.431      ;
; -0.480 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.431      ;
; -0.480 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.431      ;
; -0.480 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.431      ;
; -0.471 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.249     ; 1.209      ;
; -0.468 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.419      ;
; -0.467 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.418      ;
; -0.466 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.416      ;
; -0.466 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.416      ;
; -0.466 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.416      ;
; -0.465 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.416      ;
; -0.456 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.407      ;
; -0.456 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.407      ;
; -0.456 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.407      ;
; -0.453 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.205      ;
; -0.453 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.205      ;
; -0.453 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.205      ;
; -0.453 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.205      ;
; -0.453 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.205      ;
; -0.453 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.205      ;
; -0.453 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.205      ;
; -0.453 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.205      ;
; -0.453 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.205      ;
; -0.453 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.205      ;
; -0.453 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.205      ;
; -0.453 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.205      ;
; -0.453 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.205      ;
; -0.453 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.205      ;
; -0.453 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.205      ;
; -0.450 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.401      ;
; -0.447 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.398      ;
; -0.447 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.398      ;
; -0.447 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.398      ;
; -0.445 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.396      ;
; -0.445 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.396      ;
; -0.445 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.396      ;
; -0.445 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.396      ;
; -0.445 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.396      ;
; -0.445 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.396      ;
; -0.445 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.396      ;
; -0.445 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.396      ;
; -0.445 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.396      ;
; -0.445 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.396      ;
; -0.445 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.396      ;
; -0.445 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.396      ;
; -0.445 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.396      ;
; -0.445 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.396      ;
; -0.445 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.396      ;
; -0.439 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.390      ;
; -0.439 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.390      ;
; -0.439 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.390      ;
; -0.434 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.384      ;
; -0.434 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.385      ;
; -0.434 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.385      ;
; -0.434 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.385      ;
; -0.433 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.384      ;
; -0.430 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.248     ; 1.169      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                                                                               ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; 0.177 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.RD_DAT                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.RD_DAT                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]                                                                                         ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[1]                                                                                                                                                          ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; clk         ; 0.000        ; 0.816      ; 1.212      ;
; 0.177 ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]                                                                                         ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]                                                                                                                                                          ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; clk         ; 0.000        ; 1.191      ; 1.587      ;
; 0.178 ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]                                                                                         ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[4]                                                                                                                                                          ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; clk         ; 0.000        ; 0.816      ; 1.213      ;
; 0.179 ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]                                                                                         ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[5]                                                                                                                                                          ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; clk         ; 0.000        ; 0.816      ; 1.214      ;
; 0.186 ; UART_driver:u_UART_driver|UART_send:UART_send_init|UART_tx                                                                           ; UART_driver:u_UART_driver|UART_send:UART_send_init|UART_tx                                                                                                                                            ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_w5500_rst                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_w5500_rst                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|sck                              ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|sck                                                                                               ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cs                               ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cs                                                                                                ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_dat[6]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_dat[6]                                                                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_dat[0]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_dat[0]                                                                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_DAT                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_DAT                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.IDLE                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.IDLE                                                                                        ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[1]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[1]                                                                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[2]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[2]                                                                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_RX                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_RX                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.DLY                        ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.DLY                                                                                         ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|state[3]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|state[3]                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_TX                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_TX                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_SN                 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_SN                                                                                  ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mac_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mac_ok                                                                                        ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sip_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sip_ok                                                                                        ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|gar_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|gar_ok                                                                                        ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sub_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sub_ok                                                                                        ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_cfg_vld                   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_cfg_vld                                                                                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_cfg_vld                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_cfg_vld                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|phy_cfg_vld                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|phy_cfg_vld                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_cfg_vld                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_cfg_vld                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_WIC                ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_WIC                                                                                 ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[5]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[5]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[7]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[7]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[6]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[6]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[0]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[0]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[2]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[2]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_CMD                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_CMD                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_ADR                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_ADR                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[4]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[4]                                                                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; UART_driver:u_UART_driver|xcnt[2]                                                                                                    ; UART_driver:u_UART_driver|xcnt[2]                                                                                                                                                                     ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_driver:u_UART_driver|xcnt[3]                                                                                                    ; UART_driver:u_UART_driver|xcnt[3]                                                                                                                                                                     ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_driver:u_UART_driver|xcnt[1]                                                                                                    ; UART_driver:u_UART_driver|xcnt[1]                                                                                                                                                                     ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_driver:u_UART_driver|xcnt[0]                                                                                                    ; UART_driver:u_UART_driver|xcnt[0]                                                                                                                                                                     ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_driver:u_UART_driver|UART_send:UART_send_init|tx_en                                                                             ; UART_driver:u_UART_driver|UART_send:UART_send_init|tx_en                                                                                                                                              ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[1]                                                                        ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[1]                                                                                                                                         ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[2]                                                                        ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[2]                                                                                                                                         ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[3]                                                                        ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[3]                                                                                                                                         ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[0]                                                                        ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[0]                                                                                                                                         ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|mosi                             ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|mosi                                                                                              ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|tx_ptr[5]  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|tx_ptr[5]                                                                   ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_ok                        ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_ok                                                                                         ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_ok                                                                                        ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[1]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[1]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[2]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[2]                                                                                        ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[1]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[1]                                                                                        ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[1]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[1]                                                                                        ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_cfg_vld ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_cfg_vld                                                                  ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[1]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[1]                                                                    ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|waddr[2]                                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                          ; clk         ; 0.000        ; 0.217      ; 0.510      ;
; 0.192 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[3]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|state[0]                                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|state[0]                                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[0]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[0]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[5]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[5]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_addr[14] ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_adr[14]                                                                                         ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_addr[9]  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_adr[9]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|o_dat_tx_req                                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|o_dat_tx_req                                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[45]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[45]                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[42]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[42]                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[41]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[41]                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[2]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[2]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[0]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[0]                                                                                        ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[0]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[0]                                                                                        ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[4]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[32]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[32]                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[46]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[46]                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[40]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[40]                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[39]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[47]                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[37]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[37]                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[33]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[33]                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[38]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[46]                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.317      ;
; 0.199 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[33]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[41]                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[37]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[45]                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[38]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[38]                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[39]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[39]                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[34]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[34]                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[32]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[40]                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[34]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[42]                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.320      ;
; 0.204 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[22]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[30]                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[3]    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[11]                                                                    ; clk                                          ; clk         ; 0.000        ; 0.044      ; 0.332      ;
; 0.205 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[27]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[27]                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[2]    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[10]                                                                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|waddr[3]                                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                          ; clk         ; 0.000        ; 0.217      ; 0.527      ;
; 0.206 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[23]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[31]                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[25]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[25]                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[17]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[25]                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[20]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[28]                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[31]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[31]                                                                                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.329      ;
; 0.210 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_RX                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.STAND_BY                                                                                ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.331      ;
; 0.215 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[0]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[1]                                                                                        ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.335      ;
; 0.220 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|raddr[1]                                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                          ; clk         ; 0.000        ; 0.185      ; 0.509      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'                                                                                                                                                                                    ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.255 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.574      ;
; 0.281 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.600      ;
; 0.298 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.304 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.317 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.319 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.321 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.640      ;
; 0.347 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.666      ;
; 0.388 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.707      ;
; 0.401 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.720      ;
; 0.447 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.454 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.773      ;
; 0.455 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.457 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.248      ; 0.790      ;
; 0.459 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.461 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.582      ;
; 0.463 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.785      ;
; 0.467 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.248      ; 0.799      ;
; 0.468 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.473 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.594      ;
; 0.477 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.477 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.480 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.600      ;
; 0.510 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.513 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.045      ; 0.642      ;
; 0.513 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.515 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.248      ; 0.847      ;
; 0.517 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.249      ; 0.852      ;
; 0.519 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.838      ;
; 0.519 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.529 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.650      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+-----------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                         ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                              ; -39.297   ; 0.177 ; N/A      ; N/A     ; -3.201              ;
;  clk                                          ; -39.297   ; 0.177 ; N/A      ; N/A     ; -3.201              ;
;  sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; -2.677    ; 0.255 ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS                               ; -3644.262 ; 0.0   ; 0.0      ; 0.0     ; -1382.913           ;
;  clk                                          ; -3567.459 ; 0.000 ; N/A      ; N/A     ; -1330.868           ;
;  sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; -76.803   ; 0.000 ; N/A      ; N/A     ; -52.045             ;
+-----------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; trig          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_cs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_sck       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_mosi      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; w5500_rst     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; uart_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rstn                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_miso                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; echo                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; trig          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sel[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sel[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; spi_cs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; spi_sck       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; w5500_rst     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; trig          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sel[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sel[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; spi_cs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; spi_sck       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; w5500_rst     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; trig          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sel[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sel[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; spi_cs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; spi_sck       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; w5500_rst     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+----------------------------------------------+----------------------------------------------+--------------+----------+----------+----------+
; From Clock                                   ; To Clock                                     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------------+--------------+----------+----------+----------+
; clk                                          ; clk                                          ; > 2147483647 ; 0        ; 0        ; 0        ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; clk                                          ; 246          ; 9        ; 0        ; 0        ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 734          ; 0        ; 0        ; 0        ;
+----------------------------------------------+----------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+----------------------------------------------+----------------------------------------------+--------------+----------+----------+----------+
; From Clock                                   ; To Clock                                     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------------+--------------+----------+----------+----------+
; clk                                          ; clk                                          ; > 2147483647 ; 0        ; 0        ; 0        ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; clk                                          ; 246          ; 9        ; 0        ; 0        ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 734          ; 0        ; 0        ; 0        ;
+----------------------------------------------+----------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 924   ; 924  ;
; Unconstrained Output Ports      ; 27    ; 27   ;
; Unconstrained Output Port Paths ; 45    ; 45   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                             ;
+----------------------------------------------+----------------------------------------------+------+-------------+
; Target                                       ; Clock                                        ; Type ; Status      ;
+----------------------------------------------+----------------------------------------------+------+-------------+
; clk                                          ; clk                                          ; Base ; Constrained ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; Base ; Constrained ;
+----------------------------------------------+----------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; echo       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rstn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_cs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_sck     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; trig        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w5500_rst   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; echo       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rstn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_cs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_sck     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; trig        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w5500_rst   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat Jun 17 17:32:22 2023
Info: Command: quartus_sta Ethernet -c Ethernet
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Ethernet.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -39.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -39.297           -3567.459 clk 
    Info (332119):    -2.677             -76.803 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332146): Worst-case hold slack is 0.432
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.432               0.000 clk 
    Info (332119):     0.627               0.000 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201           -1330.868 clk 
    Info (332119):    -1.487             -52.045 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -35.740
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -35.740           -3283.178 clk 
    Info (332119):    -2.438             -68.627 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 clk 
    Info (332119):     0.569               0.000 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201           -1330.868 clk 
    Info (332119):    -1.487             -52.045 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -16.223
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.223           -1055.550 clk 
    Info (332119):    -0.593             -13.136 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332146): Worst-case hold slack is 0.177
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.177               0.000 clk 
    Info (332119):     0.255               0.000 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -939.074 clk 
    Info (332119):    -1.000             -35.000 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4843 megabytes
    Info: Processing ended: Sat Jun 17 17:32:25 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


