{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705587144680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705587144680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 18 11:12:24 2024 " "Processing started: Thu Jan 18 11:12:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705587144680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705587144680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off classes -c classes " "Command: quartus_map --read_settings_files=on --write_settings_files=off classes -c classes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705587144680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705587145181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705587145181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1 practical class/ex01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 1 practical class/ex01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex01-arq_ex01 " "Found design unit 1: ex01-arq_ex01" {  } { { "1 practical class/ex01.vhd" "" { Text "C:/temp/wp-github/TecDigitais/1 practical class/ex01.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152062 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex01 " "Found entity 1: ex01" {  } { { "1 practical class/ex01.vhd" "" { Text "C:/temp/wp-github/TecDigitais/1 practical class/ex01.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705587152062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1 practical class/ex02.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 1 practical class/ex02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex02-arq_ex02 " "Found design unit 1: ex02-arq_ex02" {  } { { "1 practical class/ex02.vhd" "" { Text "C:/temp/wp-github/TecDigitais/1 practical class/ex02.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152062 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex02 " "Found entity 1: ex02" {  } { { "1 practical class/ex02.vhd" "" { Text "C:/temp/wp-github/TecDigitais/1 practical class/ex02.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705587152062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1 practical class/ex03.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 1 practical class/ex03.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex03-arq_ex03 " "Found design unit 1: ex03-arq_ex03" {  } { { "1 practical class/ex03.vhd" "" { Text "C:/temp/wp-github/TecDigitais/1 practical class/ex03.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152078 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex03 " "Found entity 1: ex03" {  } { { "1 practical class/ex03.vhd" "" { Text "C:/temp/wp-github/TecDigitais/1 practical class/ex03.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705587152078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1 practical class/ex04.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 1 practical class/ex04.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex04-arq_ex04 " "Found design unit 1: ex04-arq_ex04" {  } { { "1 practical class/ex04.vhd" "" { Text "C:/temp/wp-github/TecDigitais/1 practical class/ex04.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152078 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex04 " "Found entity 1: ex04" {  } { { "1 practical class/ex04.vhd" "" { Text "C:/temp/wp-github/TecDigitais/1 practical class/ex04.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705587152078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2 practical class/ex05.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2 practical class/ex05.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex05-arq_ex05 " "Found design unit 1: ex05-arq_ex05" {  } { { "2 practical class/ex05.vhd" "" { Text "C:/temp/wp-github/TecDigitais/2 practical class/ex05.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152078 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex05 " "Found entity 1: ex05" {  } { { "2 practical class/ex05.vhd" "" { Text "C:/temp/wp-github/TecDigitais/2 practical class/ex05.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705587152078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2 practical class/ex06.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2 practical class/ex06.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex06-arq_ex06 " "Found design unit 1: ex06-arq_ex06" {  } { { "2 practical class/ex06.vhd" "" { Text "C:/temp/wp-github/TecDigitais/2 practical class/ex06.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152078 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex06 " "Found entity 1: ex06" {  } { { "2 practical class/ex06.vhd" "" { Text "C:/temp/wp-github/TecDigitais/2 practical class/ex06.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705587152078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2 practical class/ex07.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2 practical class/ex07.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex07-arq_ex07 " "Found design unit 1: ex07-arq_ex07" {  } { { "2 practical class/ex07.vhd" "" { Text "C:/temp/wp-github/TecDigitais/2 practical class/ex07.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152093 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex07 " "Found entity 1: ex07" {  } { { "2 practical class/ex07.vhd" "" { Text "C:/temp/wp-github/TecDigitais/2 practical class/ex07.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705587152093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3 practical class/ex09_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3 practical class/ex09_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex09_full_adder-arch_ex09_full_adder " "Found design unit 1: ex09_full_adder-arch_ex09_full_adder" {  } { { "3 practical class/ex09_full_adder.vhd" "" { Text "C:/temp/wp-github/TecDigitais/3 practical class/ex09_full_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152093 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex09_full_adder " "Found entity 1: ex09_full_adder" {  } { { "3 practical class/ex09_full_adder.vhd" "" { Text "C:/temp/wp-github/TecDigitais/3 practical class/ex09_full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705587152093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3 practical class/ex08_half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3 practical class/ex08_half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex08_half_adder-arch_ex08_half_adder " "Found design unit 1: ex08_half_adder-arch_ex08_half_adder" {  } { { "3 practical class/ex08_half_adder.vhd" "" { Text "C:/temp/wp-github/TecDigitais/3 practical class/ex08_half_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152093 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex08_half_adder " "Found entity 1: ex08_half_adder" {  } { { "3 practical class/ex08_half_adder.vhd" "" { Text "C:/temp/wp-github/TecDigitais/3 practical class/ex08_half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705587152093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3 practical class/ex10_inaccurate_half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3 practical class/ex10_inaccurate_half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex10_inaccurate_half_adder-arch_ex10_inaccurate_half_adder " "Found design unit 1: ex10_inaccurate_half_adder-arch_ex10_inaccurate_half_adder" {  } { { "3 practical class/ex10_inaccurate_half_adder.vhd" "" { Text "C:/temp/wp-github/TecDigitais/3 practical class/ex10_inaccurate_half_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152109 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex10_inaccurate_half_adder " "Found entity 1: ex10_inaccurate_half_adder" {  } { { "3 practical class/ex10_inaccurate_half_adder.vhd" "" { Text "C:/temp/wp-github/TecDigitais/3 practical class/ex10_inaccurate_half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705587152109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4 practical class/ex11_inaccurate_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4 practical class/ex11_inaccurate_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex11_inaccurate_adder-arch_ex11_inaccurate_adder " "Found design unit 1: ex11_inaccurate_adder-arch_ex11_inaccurate_adder" {  } { { "4 practical class/ex11_inaccurate_adder.vhd" "" { Text "C:/temp/wp-github/TecDigitais/4 practical class/ex11_inaccurate_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152109 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex11_inaccurate_adder " "Found entity 1: ex11_inaccurate_adder" {  } { { "4 practical class/ex11_inaccurate_adder.vhd" "" { Text "C:/temp/wp-github/TecDigitais/4 practical class/ex11_inaccurate_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705587152109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4 practical class/ex12_inaccurate_part.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4 practical class/ex12_inaccurate_part.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex12_inaccurate_part-arch_ex12_inaccurate_part " "Found design unit 1: ex12_inaccurate_part-arch_ex12_inaccurate_part" {  } { { "4 practical class/ex12_inaccurate_part.vhd" "" { Text "C:/temp/wp-github/TecDigitais/4 practical class/ex12_inaccurate_part.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152109 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex12_inaccurate_part " "Found entity 1: ex12_inaccurate_part" {  } { { "4 practical class/ex12_inaccurate_part.vhd" "" { Text "C:/temp/wp-github/TecDigitais/4 practical class/ex12_inaccurate_part.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705587152109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4 practical class/ex13_inaccurate_final_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4 practical class/ex13_inaccurate_final_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex13_inaccurate_final_adder-arch_ex13_inaccurate_final_adder " "Found design unit 1: ex13_inaccurate_final_adder-arch_ex13_inaccurate_final_adder" {  } { { "4 practical class/ex13_inaccurate_final_adder.vhd" "" { Text "C:/temp/wp-github/TecDigitais/4 practical class/ex13_inaccurate_final_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152109 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex13_inaccurate_final_adder " "Found entity 1: ex13_inaccurate_final_adder" {  } { { "4 practical class/ex13_inaccurate_final_adder.vhd" "" { Text "C:/temp/wp-github/TecDigitais/4 practical class/ex13_inaccurate_final_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705587152109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4 practical class/ex14_accurate_half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4 practical class/ex14_accurate_half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex14_accurate_half_adder-arch_ex14_accurate_half_adder " "Found design unit 1: ex14_accurate_half_adder-arch_ex14_accurate_half_adder" {  } { { "4 practical class/ex14_accurate_half_adder.vhd" "" { Text "C:/temp/wp-github/TecDigitais/4 practical class/ex14_accurate_half_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152109 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex14_accurate_half_adder " "Found entity 1: ex14_accurate_half_adder" {  } { { "4 practical class/ex14_accurate_half_adder.vhd" "" { Text "C:/temp/wp-github/TecDigitais/4 practical class/ex14_accurate_half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705587152109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705587152109 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex12_inaccurate_part " "Elaborating entity \"ex12_inaccurate_part\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705587152172 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s ex12_inaccurate_part.vhd(10) " "VHDL Signal Declaration warning at ex12_inaccurate_part.vhd(10): used implicit default value for signal \"s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "4 practical class/ex12_inaccurate_part.vhd" "" { Text "C:/temp/wp-github/TecDigitais/4 practical class/ex12_inaccurate_part.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705587152234 "|ex12_inaccurate_part"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex11_inaccurate_adder ex11_inaccurate_adder:half0 " "Elaborating entity \"ex11_inaccurate_adder\" for hierarchy \"ex11_inaccurate_adder:half0\"" {  } { { "4 practical class/ex12_inaccurate_part.vhd" "half0" { Text "C:/temp/wp-github/TecDigitais/4 practical class/ex12_inaccurate_part.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705587152250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex13_inaccurate_final_adder ex13_inaccurate_final_adder:half3 " "Elaborating entity \"ex13_inaccurate_final_adder\" for hierarchy \"ex13_inaccurate_final_adder:half3\"" {  } { { "4 practical class/ex12_inaccurate_part.vhd" "half3" { Text "C:/temp/wp-github/TecDigitais/4 practical class/ex12_inaccurate_part.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705587152258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex14_accurate_half_adder ex14_accurate_half_adder:half4 " "Elaborating entity \"ex14_accurate_half_adder\" for hierarchy \"ex14_accurate_half_adder:half4\"" {  } { { "4 practical class/ex12_inaccurate_part.vhd" "half4" { Text "C:/temp/wp-github/TecDigitais/4 practical class/ex12_inaccurate_part.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705587152268 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s GND " "Pin \"s\" is stuck at GND" {  } { { "4 practical class/ex12_inaccurate_part.vhd" "" { Text "C:/temp/wp-github/TecDigitais/4 practical class/ex12_inaccurate_part.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705587152688 "|ex12_inaccurate_part|s"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1705587152688 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1705587152750 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705587153157 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705587153157 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705587153282 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705587153282 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705587153282 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705587153282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705587153297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 18 11:12:33 2024 " "Processing ended: Thu Jan 18 11:12:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705587153297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705587153297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705587153297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705587153297 ""}
