// Seed: 1187605534
macromodule module_0 (
    input  wor   id_0,
    output uwire id_1
);
  logic id_3;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input tri1 id_2,
    output tri id_3,
    output supply0 id_4
);
  assign id_3 = ~1;
  module_0 modCall_1 (
      id_0,
      id_3
  );
endmodule
module module_2 (
    input wand id_0,
    output supply0 id_1,
    input wire id_2
);
  assign id_1 = 1'b0 + -1'b0;
  logic [-1  +  1 : 1 'h0] id_4;
  assign id_4 = id_2;
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
