============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.17-s071_1
  Generated on:           May 05 2025  05:11:52 pm
  Module:                 accumulator
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2204 ps) Late External Delay Assertion at pin acc_out[0]
          Group: clk
     Startpoint: (R) acc_out_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) acc_out[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    2204                  

Exceptions/Constraints:
  output_delay             2500            accumulator_gate.sdc_line_13_13_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  acc_out_reg[0]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  acc_out_reg[0]/Q  -       CK->Q R     SDFFRHQX1      2  6.5   120   296     296    (-,-) 
  acc_out[0]        -       -     R     (port)         -    -     -     0     296    (-,-) 
#------------------------------------------------------------------------------------------



Path 2: MET (2204 ps) Late External Delay Assertion at pin acc_out[1]
          Group: clk
     Startpoint: (R) acc_out_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) acc_out[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    2204                  

Exceptions/Constraints:
  output_delay             2500            accumulator_gate.sdc_line_13_12_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  acc_out_reg[1]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  acc_out_reg[1]/Q  -       CK->Q R     SDFFRHQX1      2  6.5   120   296     296    (-,-) 
  acc_out[1]        -       -     R     (port)         -    -     -     0     296    (-,-) 
#------------------------------------------------------------------------------------------



Path 3: MET (2204 ps) Late External Delay Assertion at pin acc_out[2]
          Group: clk
     Startpoint: (R) acc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) acc_out[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    2204                  

Exceptions/Constraints:
  output_delay             2500            accumulator_gate.sdc_line_13_11_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  acc_out_reg[2]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  acc_out_reg[2]/Q  -       CK->Q R     SDFFRHQX1      2  6.5   120   296     296    (-,-) 
  acc_out[2]        -       -     R     (port)         -    -     -     0     296    (-,-) 
#------------------------------------------------------------------------------------------



Path 4: MET (2204 ps) Late External Delay Assertion at pin acc_out[3]
          Group: clk
     Startpoint: (R) acc_out_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) acc_out[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    2204                  

Exceptions/Constraints:
  output_delay             2500            accumulator_gate.sdc_line_13_10_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  acc_out_reg[3]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  acc_out_reg[3]/Q  -       CK->Q R     SDFFRHQX1      2  6.5   120   296     296    (-,-) 
  acc_out[3]        -       -     R     (port)         -    -     -     0     296    (-,-) 
#------------------------------------------------------------------------------------------



Path 5: MET (2204 ps) Late External Delay Assertion at pin acc_out[4]
          Group: clk
     Startpoint: (R) acc_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) acc_out[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    2204                  

Exceptions/Constraints:
  output_delay             2500            accumulator_gate.sdc_line_13_9_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  acc_out_reg[4]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  acc_out_reg[4]/Q  -       CK->Q R     SDFFRHQX1      2  6.5   120   296     296    (-,-) 
  acc_out[4]        -       -     R     (port)         -    -     -     0     296    (-,-) 
#------------------------------------------------------------------------------------------



Path 6: MET (2204 ps) Late External Delay Assertion at pin acc_out[5]
          Group: clk
     Startpoint: (R) acc_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) acc_out[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    2204                  

Exceptions/Constraints:
  output_delay             2500            accumulator_gate.sdc_line_13_8_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  acc_out_reg[5]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  acc_out_reg[5]/Q  -       CK->Q R     SDFFRHQX1      2  6.5   120   296     296    (-,-) 
  acc_out[5]        -       -     R     (port)         -    -     -     0     296    (-,-) 
#------------------------------------------------------------------------------------------



Path 7: MET (2204 ps) Late External Delay Assertion at pin acc_out[6]
          Group: clk
     Startpoint: (R) acc_out_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) acc_out[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    2204                  

Exceptions/Constraints:
  output_delay             2500            accumulator_gate.sdc_line_13_7_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  acc_out_reg[6]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  acc_out_reg[6]/Q  -       CK->Q R     SDFFRHQX1      2  6.5   120   296     296    (-,-) 
  acc_out[6]        -       -     R     (port)         -    -     -     0     296    (-,-) 
#------------------------------------------------------------------------------------------



Path 8: MET (2204 ps) Late External Delay Assertion at pin acc_out[7]
          Group: clk
     Startpoint: (R) acc_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) acc_out[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    2204                  

Exceptions/Constraints:
  output_delay             2500            accumulator_gate.sdc_line_13 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  acc_out_reg[7]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  acc_out_reg[7]/Q  -       CK->Q R     SDFFRHQX1      2  6.5   120   296     296    (-,-) 
  acc_out[7]        -       -     R     (port)         -    -     -     0     296    (-,-) 
#------------------------------------------------------------------------------------------



Path 9: MET (2306 ps) Setup Check with Pin acc_out_reg[0]/CK->SE
          Group: clk
     Startpoint: (F) load
          Clock: (R) clk
       Endpoint: (F) acc_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     194                  
     Required Time:=    4806                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-       0                  
             Slack:=    2306                  

Exceptions/Constraints:
  input_delay             2500            accumulator_gate.sdc_line_9 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  load              -       -     F     (arrival)      8 29.0     0     0    2500    (-,-) 
  acc_out_reg[0]/SE -       -     F     SDFFRHQX1      8    -     -     0    2500    (-,-) 
#------------------------------------------------------------------------------------------



Path 10: MET (2306 ps) Setup Check with Pin acc_out_reg[5]/CK->SE
          Group: clk
     Startpoint: (F) load
          Clock: (R) clk
       Endpoint: (F) acc_out_reg[5]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     194                  
     Required Time:=    4806                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-       0                  
             Slack:=    2306                  

Exceptions/Constraints:
  input_delay             2500            accumulator_gate.sdc_line_9 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  load              -       -     F     (arrival)      8 29.0     0     0    2500    (-,-) 
  acc_out_reg[5]/SE -       -     F     SDFFRHQX1      8    -     -     0    2500    (-,-) 
#------------------------------------------------------------------------------------------



Path 11: MET (2306 ps) Setup Check with Pin acc_out_reg[7]/CK->SE
          Group: clk
     Startpoint: (F) load
          Clock: (R) clk
       Endpoint: (F) acc_out_reg[7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     194                  
     Required Time:=    4806                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-       0                  
             Slack:=    2306                  

Exceptions/Constraints:
  input_delay             2500            accumulator_gate.sdc_line_9 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  load              -       -     F     (arrival)      8 29.0     0     0    2500    (-,-) 
  acc_out_reg[7]/SE -       -     F     SDFFRHQX1      8    -     -     0    2500    (-,-) 
#------------------------------------------------------------------------------------------



Path 12: MET (2306 ps) Setup Check with Pin acc_out_reg[2]/CK->SE
          Group: clk
     Startpoint: (F) load
          Clock: (R) clk
       Endpoint: (F) acc_out_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     194                  
     Required Time:=    4806                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-       0                  
             Slack:=    2306                  

Exceptions/Constraints:
  input_delay             2500            accumulator_gate.sdc_line_9 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  load              -       -     F     (arrival)      8 29.0     0     0    2500    (-,-) 
  acc_out_reg[2]/SE -       -     F     SDFFRHQX1      8    -     -     0    2500    (-,-) 
#------------------------------------------------------------------------------------------



Path 13: MET (2306 ps) Setup Check with Pin acc_out_reg[1]/CK->SE
          Group: clk
     Startpoint: (F) load
          Clock: (R) clk
       Endpoint: (F) acc_out_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     194                  
     Required Time:=    4806                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-       0                  
             Slack:=    2306                  

Exceptions/Constraints:
  input_delay             2500            accumulator_gate.sdc_line_9 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  load              -       -     F     (arrival)      8 29.0     0     0    2500    (-,-) 
  acc_out_reg[1]/SE -       -     F     SDFFRHQX1      8    -     -     0    2500    (-,-) 
#------------------------------------------------------------------------------------------



Path 14: MET (2306 ps) Setup Check with Pin acc_out_reg[3]/CK->SE
          Group: clk
     Startpoint: (F) load
          Clock: (R) clk
       Endpoint: (F) acc_out_reg[3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     194                  
     Required Time:=    4806                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-       0                  
             Slack:=    2306                  

Exceptions/Constraints:
  input_delay             2500            accumulator_gate.sdc_line_9 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  load              -       -     F     (arrival)      8 29.0     0     0    2500    (-,-) 
  acc_out_reg[3]/SE -       -     F     SDFFRHQX1      8    -     -     0    2500    (-,-) 
#------------------------------------------------------------------------------------------



Path 15: MET (2306 ps) Setup Check with Pin acc_out_reg[4]/CK->SE
          Group: clk
     Startpoint: (F) load
          Clock: (R) clk
       Endpoint: (F) acc_out_reg[4]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     194                  
     Required Time:=    4806                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-       0                  
             Slack:=    2306                  

Exceptions/Constraints:
  input_delay             2500            accumulator_gate.sdc_line_9 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  load              -       -     F     (arrival)      8 29.0     0     0    2500    (-,-) 
  acc_out_reg[4]/SE -       -     F     SDFFRHQX1      8    -     -     0    2500    (-,-) 
#------------------------------------------------------------------------------------------



Path 16: MET (2306 ps) Setup Check with Pin acc_out_reg[6]/CK->SE
          Group: clk
     Startpoint: (F) load
          Clock: (R) clk
       Endpoint: (F) acc_out_reg[6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     194                  
     Required Time:=    4806                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-       0                  
             Slack:=    2306                  

Exceptions/Constraints:
  input_delay             2500            accumulator_gate.sdc_line_9 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  load              -       -     F     (arrival)      8 29.0     0     0    2500    (-,-) 
  acc_out_reg[6]/SE -       -     F     SDFFRHQX1      8    -     -     0    2500    (-,-) 
#------------------------------------------------------------------------------------------



Path 17: MET (2331 ps) Setup Check with Pin acc_out_reg[0]/CK->SI
          Group: clk
     Startpoint: (R) data_in[0]
          Clock: (R) clk
       Endpoint: (R) acc_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     169                  
     Required Time:=    4831                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-       0                  
             Slack:=    2331                  

Exceptions/Constraints:
  input_delay             2500            accumulator_gate.sdc_line_10_7_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  data_in[0]        -       -     R     (arrival)      1  4.8     0     0    2500    (-,-) 
  acc_out_reg[0]/SI -       -     R     SDFFRHQX1      1    -     -     0    2500    (-,-) 
#------------------------------------------------------------------------------------------



Path 18: MET (2331 ps) Setup Check with Pin acc_out_reg[5]/CK->SI
          Group: clk
     Startpoint: (R) data_in[5]
          Clock: (R) clk
       Endpoint: (R) acc_out_reg[5]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     169                  
     Required Time:=    4831                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-       0                  
             Slack:=    2331                  

Exceptions/Constraints:
  input_delay             2500            accumulator_gate.sdc_line_10_2_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  data_in[5]        -       -     R     (arrival)      1  4.8     0     0    2500    (-,-) 
  acc_out_reg[5]/SI -       -     R     SDFFRHQX1      1    -     -     0    2500    (-,-) 
#------------------------------------------------------------------------------------------



Path 19: MET (2331 ps) Setup Check with Pin acc_out_reg[7]/CK->SI
          Group: clk
     Startpoint: (R) data_in[7]
          Clock: (R) clk
       Endpoint: (R) acc_out_reg[7]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     169                  
     Required Time:=    4831                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-       0                  
             Slack:=    2331                  

Exceptions/Constraints:
  input_delay             2500            accumulator_gate.sdc_line_10 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  data_in[7]        -       -     R     (arrival)      1  4.8     0     0    2500    (-,-) 
  acc_out_reg[7]/SI -       -     R     SDFFRHQX1      1    -     -     0    2500    (-,-) 
#------------------------------------------------------------------------------------------



Path 20: MET (2331 ps) Setup Check with Pin acc_out_reg[2]/CK->SI
          Group: clk
     Startpoint: (R) data_in[2]
          Clock: (R) clk
       Endpoint: (R) acc_out_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     169                  
     Required Time:=    4831                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-       0                  
             Slack:=    2331                  

Exceptions/Constraints:
  input_delay             2500            accumulator_gate.sdc_line_10_5_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  data_in[2]        -       -     R     (arrival)      1  4.8     0     0    2500    (-,-) 
  acc_out_reg[2]/SI -       -     R     SDFFRHQX1      1    -     -     0    2500    (-,-) 
#------------------------------------------------------------------------------------------



Path 21: MET (2331 ps) Setup Check with Pin acc_out_reg[1]/CK->SI
          Group: clk
     Startpoint: (R) data_in[1]
          Clock: (R) clk
       Endpoint: (R) acc_out_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     169                  
     Required Time:=    4831                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-       0                  
             Slack:=    2331                  

Exceptions/Constraints:
  input_delay             2500            accumulator_gate.sdc_line_10_6_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  data_in[1]        -       -     R     (arrival)      1  4.8     0     0    2500    (-,-) 
  acc_out_reg[1]/SI -       -     R     SDFFRHQX1      1    -     -     0    2500    (-,-) 
#------------------------------------------------------------------------------------------



Path 22: MET (2331 ps) Setup Check with Pin acc_out_reg[3]/CK->SI
          Group: clk
     Startpoint: (R) data_in[3]
          Clock: (R) clk
       Endpoint: (R) acc_out_reg[3]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     169                  
     Required Time:=    4831                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-       0                  
             Slack:=    2331                  

Exceptions/Constraints:
  input_delay             2500            accumulator_gate.sdc_line_10_4_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  data_in[3]        -       -     R     (arrival)      1  4.8     0     0    2500    (-,-) 
  acc_out_reg[3]/SI -       -     R     SDFFRHQX1      1    -     -     0    2500    (-,-) 
#------------------------------------------------------------------------------------------



Path 23: MET (2331 ps) Setup Check with Pin acc_out_reg[4]/CK->SI
          Group: clk
     Startpoint: (R) data_in[4]
          Clock: (R) clk
       Endpoint: (R) acc_out_reg[4]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     169                  
     Required Time:=    4831                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-       0                  
             Slack:=    2331                  

Exceptions/Constraints:
  input_delay             2500            accumulator_gate.sdc_line_10_3_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  data_in[4]        -       -     R     (arrival)      1  4.8     0     0    2500    (-,-) 
  acc_out_reg[4]/SI -       -     R     SDFFRHQX1      1    -     -     0    2500    (-,-) 
#------------------------------------------------------------------------------------------



Path 24: MET (2331 ps) Setup Check with Pin acc_out_reg[6]/CK->SI
          Group: clk
     Startpoint: (R) data_in[6]
          Clock: (R) clk
       Endpoint: (R) acc_out_reg[6]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     169                  
     Required Time:=    4831                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-       0                  
             Slack:=    2331                  

Exceptions/Constraints:
  input_delay             2500            accumulator_gate.sdc_line_10_1_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  data_in[6]        -       -     R     (arrival)      1  4.8     0     0    2500    (-,-) 
  acc_out_reg[6]/SI -       -     R     SDFFRHQX1      1    -     -     0    2500    (-,-) 
#------------------------------------------------------------------------------------------



Path 25: MET (4490 ps) Setup Check with Pin acc_out_reg[0]/CK->D
          Group: clk
     Startpoint: (R) acc_out_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) acc_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     214                  
     Required Time:=    4786                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    4490                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  acc_out_reg[0]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  acc_out_reg[0]/Q  -       CK->Q R     SDFFRHQX1      2  6.5   120   296     296    (-,-) 
  acc_out_reg[0]/D  -       -     R     SDFFRHQX1      2    -     -     0     296    (-,-) 
#------------------------------------------------------------------------------------------



Path 26: MET (4490 ps) Setup Check with Pin acc_out_reg[5]/CK->D
          Group: clk
     Startpoint: (R) acc_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) acc_out_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     214                  
     Required Time:=    4786                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    4490                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  acc_out_reg[5]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  acc_out_reg[5]/Q  -       CK->Q R     SDFFRHQX1      2  6.5   120   296     296    (-,-) 
  acc_out_reg[5]/D  -       -     R     SDFFRHQX1      2    -     -     0     296    (-,-) 
#------------------------------------------------------------------------------------------



Path 27: MET (4490 ps) Setup Check with Pin acc_out_reg[7]/CK->D
          Group: clk
     Startpoint: (R) acc_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) acc_out_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     214                  
     Required Time:=    4786                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    4490                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  acc_out_reg[7]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  acc_out_reg[7]/Q  -       CK->Q R     SDFFRHQX1      2  6.5   120   296     296    (-,-) 
  acc_out_reg[7]/D  -       -     R     SDFFRHQX1      2    -     -     0     296    (-,-) 
#------------------------------------------------------------------------------------------



Path 28: MET (4490 ps) Setup Check with Pin acc_out_reg[2]/CK->D
          Group: clk
     Startpoint: (R) acc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) acc_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     214                  
     Required Time:=    4786                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    4490                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  acc_out_reg[2]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  acc_out_reg[2]/Q  -       CK->Q R     SDFFRHQX1      2  6.5   120   296     296    (-,-) 
  acc_out_reg[2]/D  -       -     R     SDFFRHQX1      2    -     -     0     296    (-,-) 
#------------------------------------------------------------------------------------------



Path 29: MET (4490 ps) Setup Check with Pin acc_out_reg[1]/CK->D
          Group: clk
     Startpoint: (R) acc_out_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) acc_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     214                  
     Required Time:=    4786                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    4490                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  acc_out_reg[1]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  acc_out_reg[1]/Q  -       CK->Q R     SDFFRHQX1      2  6.5   120   296     296    (-,-) 
  acc_out_reg[1]/D  -       -     R     SDFFRHQX1      2    -     -     0     296    (-,-) 
#------------------------------------------------------------------------------------------



Path 30: MET (4490 ps) Setup Check with Pin acc_out_reg[3]/CK->D
          Group: clk
     Startpoint: (R) acc_out_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) acc_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     214                  
     Required Time:=    4786                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    4490                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  acc_out_reg[3]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  acc_out_reg[3]/Q  -       CK->Q R     SDFFRHQX1      2  6.5   120   296     296    (-,-) 
  acc_out_reg[3]/D  -       -     R     SDFFRHQX1      2    -     -     0     296    (-,-) 
#------------------------------------------------------------------------------------------



Path 31: MET (4490 ps) Setup Check with Pin acc_out_reg[4]/CK->D
          Group: clk
     Startpoint: (R) acc_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) acc_out_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     214                  
     Required Time:=    4786                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    4490                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  acc_out_reg[4]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  acc_out_reg[4]/Q  -       CK->Q R     SDFFRHQX1      2  6.5   120   296     296    (-,-) 
  acc_out_reg[4]/D  -       -     R     SDFFRHQX1      2    -     -     0     296    (-,-) 
#------------------------------------------------------------------------------------------



Path 32: MET (4490 ps) Setup Check with Pin acc_out_reg[6]/CK->D
          Group: clk
     Startpoint: (R) acc_out_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) acc_out_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     214                  
     Required Time:=    4786                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    4490                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  acc_out_reg[6]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  acc_out_reg[6]/Q  -       CK->Q R     SDFFRHQX1      2  6.5   120   296     296    (-,-) 
  acc_out_reg[6]/D  -       -     R     SDFFRHQX1      2    -     -     0     296    (-,-) 
#------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

