[tasks]
bmc        # Bounded Model Checking
prove      # Inductive proof
cover      # Cover property checking

[options]
bmc: mode bmc
bmc: depth 50

prove: mode prove
prove: depth 25

cover: mode cover
cover: depth 30

[engines]
bmc: smtbmc z3
prove: smtbmc z3
cover: smtbmc z3

[script]
# Read VHDL files
ghdl --std=08 timer.vhd timer_formal.vhd -e timer_formal

# Prepare for formal verification
prep -top timer_formal

[files]
../src/timer.vhd
timer_formal.vhd