<?xml version="1.0" encoding="UTF-8"?>
<cdfg:DBCdfg xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:cdfg="http://www.autoesl.com/DBCdfg" timeStamp="1636051983859">
  <ports id="2" name="edge_list" type="PortType" coreName="RAM_2P_BRAM" coreId="1852402793" bitwidth="32" iftype="IfTypeRegister" arraysize="1000">
    <dataOutputObjs>call</dataOutputObjs>
  </ports>
  <ports id="3" name="connectivity_mask_final_0" type="PortType" coreName="RAM_2P_BRAM" coreId="1601399156" bitwidth="32" direction="DirOut" iftype="IfTypeRegister" arraysize="100">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="4" name="connectivity_mask_final_1" type="PortType" coreName="RAM_2P_BRAM" coreId="1767255928" bitwidth="32" direction="DirOut" iftype="IfTypeRegister" arraysize="100">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="5" name="connectivity_mask_final_2" type="PortType" coreName="RAM_2P_BRAM" coreId="1769236822" bitwidth="32" direction="DirOut" iftype="IfTypeRegister" arraysize="100">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="6" name="connectivity_mask_final_3" type="PortType" coreName="RAM_2P_BRAM" coreId="1852402793" bitwidth="32" direction="DirOut" iftype="IfTypeRegister" arraysize="100">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="7" name="connectivity_mask_final_4" type="PortType" coreName="RAM_2P_BRAM" coreId="796421737" bitwidth="32" direction="DirOut" iftype="IfTypeRegister" arraysize="100">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="8" name="connectivity_mask_final_5" type="PortType" coreName="RAM_2P_BRAM" coreId="796421737" bitwidth="32" direction="DirOut" iftype="IfTypeRegister" arraysize="100">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="9" name="connectivity_mask_final_6" type="PortType" coreName="RAM_2P_BRAM" coreId="1767255928" bitwidth="32" direction="DirOut" iftype="IfTypeRegister" arraysize="100">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="10" name="connectivity_mask_final_7" type="PortType" coreName="RAM_2P_BRAM" coreId="1852402793" bitwidth="32" direction="DirOut" iftype="IfTypeRegister" arraysize="100">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="11" name="connectivity_mask_final_8" type="PortType" coreName="RAM_2P_BRAM" coreId="1852402793" bitwidth="32" direction="DirOut" iftype="IfTypeRegister" arraysize="100">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="12" name="connectivity_mask_final_9" type="PortType" coreName="RAM_2P_BRAM" coreId="1852402793" bitwidth="32" direction="DirOut" iftype="IfTypeRegister" arraysize="100">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="13" name="connectivity_mask_final_10" type="PortType" coreName="RAM_2P_BRAM" coreId="793988168" bitwidth="32" direction="DirOut" iftype="IfTypeRegister" arraysize="100">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="14" name="connectivity_mask_final_11" type="PortType" coreName="RAM_2P_BRAM" coreId="796421737" bitwidth="32" direction="DirOut" iftype="IfTypeRegister" arraysize="100">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="15" name="connectivity_mask_final_12" type="PortType" coreName="RAM_2P_BRAM" coreId="1767255928" bitwidth="32" direction="DirOut" iftype="IfTypeRegister" arraysize="100">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="16" name="connectivity_mask_final_13" type="PortType" coreName="RAM_2P_BRAM" coreId="1767255928" bitwidth="32" direction="DirOut" iftype="IfTypeRegister" arraysize="100">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="17" name="connectivity_mask_final_14" type="PortType" coreName="RAM_2P_BRAM" coreId="1852402793" bitwidth="32" direction="DirOut" iftype="IfTypeRegister" arraysize="100">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="18" name="connectivity_mask_final_15" type="PortType" coreName="RAM_2P_BRAM" coreId="796421737" bitwidth="32" direction="DirOut" iftype="IfTypeRegister" arraysize="100">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="19" name="connectivity_mask_final_16" type="PortType" coreName="RAM_2P_BRAM" coreId="1852402793" bitwidth="32" direction="DirOut" iftype="IfTypeRegister" arraysize="100">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="20" name="connectivity_mask_final_17" type="PortType" coreName="RAM_2P_BRAM" coreId="1852402793" bitwidth="32" direction="DirOut" iftype="IfTypeRegister" arraysize="100">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="21" name="connectivity_mask_final_18" type="PortType" coreName="RAM_2P_BRAM" coreId="1852402793" bitwidth="32" direction="DirOut" iftype="IfTypeRegister" arraysize="100">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <edges id="39" sink_obj="//@blocks.0/@node_objs.0"/>
  <edges id="40" source_obj="//@ports.0" sink_obj="//@blocks.0/@node_objs.1"/>
  <edges id="41" sink_obj="//@blocks.0/@node_objs.1"/>
  <edges id="42" sink_obj="//@blocks.0/@node_objs.2"/>
  <edges id="43" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@ports.1"/>
  <edges id="44" sink_obj="//@blocks.0/@node_objs.3"/>
  <edges id="45" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@ports.2"/>
  <edges id="46" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@ports.3"/>
  <edges id="47" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@ports.4"/>
  <edges id="48" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@ports.5"/>
  <edges id="49" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@ports.6"/>
  <edges id="50" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@ports.7"/>
  <edges id="51" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@ports.8"/>
  <edges id="52" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@ports.9"/>
  <edges id="53" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@ports.10"/>
  <edges id="54" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@ports.11"/>
  <edges id="55" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@ports.12"/>
  <edges id="56" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@ports.13"/>
  <edges id="57" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@ports.14"/>
  <edges id="58" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@ports.15"/>
  <edges id="59" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@ports.16"/>
  <edges id="60" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@ports.17"/>
  <edges id="61" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@ports.18"/>
  <edges id="62" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@ports.19"/>
  <edges id="262" edge_type="VirtEdge" source_obj="//@blocks.0/@node_objs.2" sink_obj="//@blocks.0/@node_objs.3"/>
  <edges id="263" edge_type="VirtEdge" source_obj="//@blocks.0/@node_objs.1" sink_obj="//@blocks.0/@node_objs.2"/>
  <edges id="264" edge_type="VirtEdge" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.0/@node_objs.1"/>
  <edges id="265" edge_type="VirtEdge" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.0/@node_objs.1"/>
  <edges id="266" edge_type="VirtEdge" source_obj="//@blocks.0/@node_objs.1" sink_obj="//@blocks.0/@node_objs.2"/>
  <edges id="267" edge_type="VirtEdge" source_obj="//@blocks.0/@node_objs.2" sink_obj="//@blocks.0/@node_objs.3"/>
  <blocks id="30" name="compute_connectivity_mask" type="BlockType">
    <node_objs xsi:type="cdfg:CdfgNode" id="25" name="_ln0" rtlName="grp_compute_connectivity_mask_Pipeline_1_fu_220" coreId="1013281633" opcode="call" nodeLatency="1" m_display="0" m_topoIndex="1" m_clusterGroupNumber="-1">
      <constName>compute_connectivity_mask_Pipeline_1</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="26" name="_ln0" rtlName="grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_371_1_fu_226" coreId="1013281633" opcode="call" nodeLabel="2.0" nodeLatency="1" m_display="0" m_topoIndex="2" m_clusterGroupNumber="-1">
      <dataInputObjs>edge_list</dataInputObjs>
      <constName>compute_connectivity_mask_Pipeline_VITIS_LOOP_371_1</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="27" name="_ln0" rtlName="grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_376_2_fu_234" coreId="1013281633" opcode="call" nodeLabel="4.0" nodeLatency="1" m_display="0" m_topoIndex="3" m_clusterGroupNumber="-1">
      <constName>compute_connectivity_mask_Pipeline_VITIS_LOOP_376_2</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="28" name="_ln0" rtlName="grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_380_3_VITIS_LOOP_381_4_fu_240" coreId="741488444" opcode="call" nodeLabel="6.0" nodeLatency="1" m_display="0" m_topoIndex="4" m_clusterGroupNumber="-1">
      <dataOutputObjs>connectivity_mask_final_0</dataOutputObjs>
      <dataOutputObjs>connectivity_mask_final_1</dataOutputObjs>
      <dataOutputObjs>connectivity_mask_final_2</dataOutputObjs>
      <dataOutputObjs>connectivity_mask_final_3</dataOutputObjs>
      <dataOutputObjs>connectivity_mask_final_4</dataOutputObjs>
      <dataOutputObjs>connectivity_mask_final_5</dataOutputObjs>
      <dataOutputObjs>connectivity_mask_final_6</dataOutputObjs>
      <dataOutputObjs>connectivity_mask_final_7</dataOutputObjs>
      <dataOutputObjs>connectivity_mask_final_8</dataOutputObjs>
      <dataOutputObjs>connectivity_mask_final_9</dataOutputObjs>
      <dataOutputObjs>connectivity_mask_final_10</dataOutputObjs>
      <dataOutputObjs>connectivity_mask_final_11</dataOutputObjs>
      <dataOutputObjs>connectivity_mask_final_12</dataOutputObjs>
      <dataOutputObjs>connectivity_mask_final_13</dataOutputObjs>
      <dataOutputObjs>connectivity_mask_final_14</dataOutputObjs>
      <dataOutputObjs>connectivity_mask_final_15</dataOutputObjs>
      <dataOutputObjs>connectivity_mask_final_16</dataOutputObjs>
      <dataOutputObjs>connectivity_mask_final_17</dataOutputObjs>
      <dataOutputObjs>connectivity_mask_final_18</dataOutputObjs>
      <constName>compute_connectivity_mask_Pipeline_VITIS_LOOP_380_3_VITIS_LOOP_381_4</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="29" name="_ln390" lineNumber="390" fileName="GAT_compute.cc" fileDirectory=".." coreId="1633836900" contextFuncName="compute_connectivity_mask" opcode="ret" nodeLabel="7.0" m_display="0" m_topoIndex="5" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="GAT_compute.cc" linenumber="390" fileDirectory="C:\Users\david\Desktop\GNN_Acc\GAT\HLS_test_v2" functionName="compute_connectivity_mask"/>
    </node_objs>
    <fileValidLineNumbers fileName="GAT_compute.cc">
      <validLinenumbers>390</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <ScheduleInfo time="0"/>
  <ScheduleInfo time="1"/>
  <ScheduleInfo time="2"/>
  <ScheduleInfo time="3"/>
  <ScheduleInfo time="4"/>
  <ScheduleInfo time="5"/>
  <ScheduleInfo time="6"/>
  <ScheduleInfo time="7"/>
  <moduleNodes realName="grp_compute_connectivity_mask_Pipeline_1_fu_220">
    <nodeIds>25</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_376_2_fu_234">
    <nodeIds>27</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_380_3_VITIS_LOOP_381_4_fu_240">
    <nodeIds>28</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_371_1_fu_226">
    <nodeIds>26</nodeIds>
  </moduleNodes>
  <memoryPorts dataString="connectivity_mask" portID="100">
    <nodeIds>25</nodeIds>
    <nodeIds>26</nodeIds>
    <nodeIds>27</nodeIds>
    <nodeIds>28</nodeIds>
  </memoryPorts>
  <fsm>
    <states id="1">
      <operations id="25" stage="2" latency="2"/>
    </states>
    <states id="2">
      <operations id="25" stage="1" latency="2"/>
    </states>
    <states id="3">
      <operations id="26" stage="2" latency="2"/>
    </states>
    <states id="4">
      <operations id="26" stage="1" latency="2"/>
    </states>
    <states id="5">
      <operations id="27" stage="2" latency="2"/>
    </states>
    <states id="6">
      <operations id="27" stage="1" latency="2"/>
    </states>
    <states id="7">
      <operations id="28" stage="2" latency="2"/>
    </states>
    <states id="8">
      <operations id="22" stage="1" latency="1"/>
      <operations id="23" stage="1" latency="1"/>
      <operations id="24" stage="1" latency="1"/>
      <operations id="28" stage="1" latency="2"/>
      <operations id="29" stage="1" latency="1"/>
    </states>
    <transitions inState="1" outState="2">
      <condition id="-1"/>
    </transitions>
    <transitions inState="2" outState="3">
      <condition id="-1"/>
    </transitions>
    <transitions inState="3" outState="4">
      <condition id="-1"/>
    </transitions>
    <transitions inState="4" outState="5">
      <condition id="-1"/>
    </transitions>
    <transitions inState="5" outState="6">
      <condition id="-1"/>
    </transitions>
    <transitions inState="6" outState="7">
      <condition id="-1"/>
    </transitions>
    <transitions inState="7" outState="8">
      <condition id="-1"/>
    </transitions>
  </fsm>
  <CFGRegionsRoot>
    <cfgRegions mId="1" mTag="compute_connectivity_mask" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1" mMinLatency="884" mMaxLatency="884">
      <basicBlocks>30</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
  </CFGRegionsRoot>
</cdfg:DBCdfg>
