\hypertarget{classBridge}{
\section{クラス Bridge}
\label{classBridge}\index{Bridge@{Bridge}}
}


{\ttfamily \#include $<$bridge.hh$>$}Bridgeに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=5cm]{classBridge}
\end{center}
\end{figure}
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{classBridge_1_1Bridge}{Bridge}
\item 
class \hyperlink{classBridge_1_1BridgeMasterPort}{BridgeMasterPort}
\item 
class \hyperlink{classBridge_1_1BridgeSlavePort}{BridgeSlavePort}
\item 
class \hyperlink{classBridge_1_1DeferredPacket}{DeferredPacket}
\item 
class \hyperlink{classBridge_1_1RequestState}{RequestState}
\end{DoxyCompactItemize}
\subsection*{Public 型}
\begin{DoxyCompactItemize}
\item 
typedef BridgeParams \hyperlink{classBridge_aff1c1420f91a1e81dfd9dc93d1fd470f}{Params}
\end{DoxyCompactItemize}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
virtual \hyperlink{classBaseMasterPort}{BaseMasterPort} \& \hyperlink{classBridge_adc4e675e51defbdd1e354dac729d0703}{getMasterPort} (const std::string \&if\_\-name, \hyperlink{base_2types_8hh_acef4d7d41cb21fdc252e20c04cd7bb8e}{PortID} idx=\hyperlink{base_2types_8hh_a65bf40f138cf863f0c5e2d8ca1144126}{InvalidPortID})
\item 
virtual \hyperlink{classBaseSlavePort}{BaseSlavePort} \& \hyperlink{classBridge_ac918a145092d7514ebc6dbd952dceafb}{getSlavePort} (const std::string \&if\_\-name, \hyperlink{base_2types_8hh_acef4d7d41cb21fdc252e20c04cd7bb8e}{PortID} idx=\hyperlink{base_2types_8hh_a65bf40f138cf863f0c5e2d8ca1144126}{InvalidPortID})
\item 
virtual void \hyperlink{classBridge_a02fd73d861ef2e4aabb38c0c9ff82947}{init} ()
\item 
\hyperlink{classBridge_a4fa35e032793298488841f07943d549f}{Bridge} (\hyperlink{classBridge_aff1c1420f91a1e81dfd9dc93d1fd470f}{Params} $\ast$p)
\end{DoxyCompactItemize}
\subsection*{Protected 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classBridge_1_1BridgeSlavePort}{BridgeSlavePort} \hyperlink{classBridge_a6cd5ac4c156de16d290c21f566968ac4}{slavePort}
\item 
\hyperlink{classBridge_1_1BridgeMasterPort}{BridgeMasterPort} \hyperlink{classBridge_a4ab26988f47c3d65c5f1b16488742580}{masterPort}
\end{DoxyCompactItemize}


\subsection{説明}
A bridge is used to interface two different busses (or in general a memory-\/mapped master and slave), with buffering for requests and responses. The bridge has a fixed delay for packets passing through it and responds to a fixed set of address ranges.

The bridge comprises a slave port and a master port, that buffer outgoing responses and requests respectively. \hyperlink{classBuffer}{Buffer} space is reserved when a request arrives, also reserving response space before forwarding the request. If there is no space present, then the bridge will delay accepting the packet until space becomes available. 

\subsection{型定義}
\hypertarget{classBridge_aff1c1420f91a1e81dfd9dc93d1fd470f}{
\index{Bridge@{Bridge}!Params@{Params}}
\index{Params@{Params}!Bridge@{Bridge}}
\subsubsection[{Params}]{\setlength{\rightskip}{0pt plus 5cm}typedef BridgeParams {\bf Params}}}
\label{classBridge_aff1c1420f91a1e81dfd9dc93d1fd470f}


\hyperlink{classMemObject_a905bbc621eeec0ed08859e21c8c95412}{MemObject}を再定義しています。

\subsection{コンストラクタとデストラクタ}
\hypertarget{classBridge_a4fa35e032793298488841f07943d549f}{
\index{Bridge@{Bridge}!Bridge@{Bridge}}
\index{Bridge@{Bridge}!Bridge@{Bridge}}
\subsubsection[{Bridge}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Bridge} ({\bf Params} $\ast$ {\em p})}}
\label{classBridge_a4fa35e032793298488841f07943d549f}



\begin{DoxyCode}
78     : MemObject(p),
79       slavePort(p->name + ".slave", *this, masterPort,
80                 ticksToCycles(p->delay), p->resp_size, p->ranges),
81       masterPort(p->name + ".master", *this, slavePort,
82                  ticksToCycles(p->delay), p->req_size)
83 {
84 }
\end{DoxyCode}


\subsection{関数}
\hypertarget{classBridge_adc4e675e51defbdd1e354dac729d0703}{
\index{Bridge@{Bridge}!getMasterPort@{getMasterPort}}
\index{getMasterPort@{getMasterPort}!Bridge@{Bridge}}
\subsubsection[{getMasterPort}]{\setlength{\rightskip}{0pt plus 5cm}{\bf BaseMasterPort} \& getMasterPort (const std::string \& {\em if\_\-name}, \/  {\bf PortID} {\em idx} = {\ttfamily {\bf InvalidPortID}})\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classBridge_adc4e675e51defbdd1e354dac729d0703}
Get a master port with a given name and index. This is used at binding time and returns a reference to a protocol-\/agnostic base master port.


\begin{DoxyParams}{引数}
\item[{\em if\_\-name}]\hyperlink{classPort}{Port} name \item[{\em idx}]Index in the case of a VectorPort\end{DoxyParams}
\begin{DoxyReturn}{戻り値}
A reference to the given port 
\end{DoxyReturn}


\hyperlink{classMemObject_adc4e675e51defbdd1e354dac729d0703}{MemObject}を再定義しています。


\begin{DoxyCode}
88 {
89     if (if_name == "master")
90         return masterPort;
91     else
92         // pass it along to our super class
93         return MemObject::getMasterPort(if_name, idx);
94 }
\end{DoxyCode}
\hypertarget{classBridge_ac918a145092d7514ebc6dbd952dceafb}{
\index{Bridge@{Bridge}!getSlavePort@{getSlavePort}}
\index{getSlavePort@{getSlavePort}!Bridge@{Bridge}}
\subsubsection[{getSlavePort}]{\setlength{\rightskip}{0pt plus 5cm}{\bf BaseSlavePort} \& getSlavePort (const std::string \& {\em if\_\-name}, \/  {\bf PortID} {\em idx} = {\ttfamily {\bf InvalidPortID}})\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classBridge_ac918a145092d7514ebc6dbd952dceafb}
Get a slave port with a given name and index. This is used at binding time and returns a reference to a protocol-\/agnostic base master port.


\begin{DoxyParams}{引数}
\item[{\em if\_\-name}]\hyperlink{classPort}{Port} name \item[{\em idx}]Index in the case of a VectorPort\end{DoxyParams}
\begin{DoxyReturn}{戻り値}
A reference to the given port 
\end{DoxyReturn}


\hyperlink{classMemObject_ac918a145092d7514ebc6dbd952dceafb}{MemObject}を再定義しています。


\begin{DoxyCode}
98 {
99     if (if_name == "slave")
100         return slavePort;
101     else
102         // pass it along to our super class
103         return MemObject::getSlavePort(if_name, idx);
104 }
\end{DoxyCode}
\hypertarget{classBridge_a02fd73d861ef2e4aabb38c0c9ff82947}{
\index{Bridge@{Bridge}!init@{init}}
\index{init@{init}!Bridge@{Bridge}}
\subsubsection[{init}]{\setlength{\rightskip}{0pt plus 5cm}void init ()\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classBridge_a02fd73d861ef2e4aabb38c0c9ff82947}
\hyperlink{classBridge_a02fd73d861ef2e4aabb38c0c9ff82947}{init()} is called after all C++ SimObjects have been created and all ports are connected. Initializations that are independent of unserialization but rely on a fully instantiated and connected \hyperlink{classSimObject}{SimObject} graph should be done here. 

\hyperlink{classSimObject_a02fd73d861ef2e4aabb38c0c9ff82947}{SimObject}を再定義しています。


\begin{DoxyCode}
108 {
109     // make sure both sides are connected and have the same block size
110     if (!slavePort.isConnected() || !masterPort.isConnected())
111         fatal("Both ports of bus bridge are not connected to a bus.\n");
112 
113     // notify the master side  of our address ranges
114     slavePort.sendRangeChange();
115 }
\end{DoxyCode}


\subsection{変数}
\hypertarget{classBridge_a4ab26988f47c3d65c5f1b16488742580}{
\index{Bridge@{Bridge}!masterPort@{masterPort}}
\index{masterPort@{masterPort}!Bridge@{Bridge}}
\subsubsection[{masterPort}]{\setlength{\rightskip}{0pt plus 5cm}{\bf BridgeMasterPort} {\bf masterPort}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classBridge_a4ab26988f47c3d65c5f1b16488742580}
Master port of the bridge. \hypertarget{classBridge_a6cd5ac4c156de16d290c21f566968ac4}{
\index{Bridge@{Bridge}!slavePort@{slavePort}}
\index{slavePort@{slavePort}!Bridge@{Bridge}}
\subsubsection[{slavePort}]{\setlength{\rightskip}{0pt plus 5cm}{\bf BridgeSlavePort} {\bf slavePort}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classBridge_a6cd5ac4c156de16d290c21f566968ac4}
Slave port of the bridge. 

このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
mem/\hyperlink{bridge_8hh}{bridge.hh}\item 
mem/\hyperlink{bridge_8cc}{bridge.cc}\end{DoxyCompactItemize}
