INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'hisha' on host 'hisham-dell' (Windows NT_amd64 version 6.2) on Wed Jun 05 17:26:28 +0300 2024
INFO: [HLS 200-10] In directory 'D:/gam3a/zzzzzzzzzz/4-Memorty_Caching/window_2d/m42'
Sourcing Tcl script 'D:/gam3a/zzzzzzzzzz/4-Memorty_Caching/window_2d/m42/m42/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project m42 
INFO: [HLS 200-10] Opening project 'D:/gam3a/zzzzzzzzzz/4-Memorty_Caching/window_2d/m42/m42'.
INFO: [HLS 200-1510] Running: set_top window_avg 
INFO: [HLS 200-1510] Running: add_files ../src/window_2d.h 
INFO: [HLS 200-10] Adding design file '../src/window_2d.h' to the project
INFO: [HLS 200-1510] Running: add_files ../src/window_2d.cpp 
INFO: [HLS 200-10] Adding design file '../src/window_2d.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/singleport_ram.hpp 
INFO: [HLS 200-10] Adding design file '../src/singleport_ram.hpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../tb/test_window_2d.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../tb/test_window_2d.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../tb/test_singleport_ram.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../tb/test_singleport_ram.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution 'D:/gam3a/zzzzzzzzzz/4-Memorty_Caching/window_2d/m42/m42/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../src/window_2d.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.393 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:565:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>& ap_int_base<1, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::ap_range_ref(ap_int_base<16, false>*, int, int)' into 'ap_int_base<16, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<16>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<8>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:42:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:66:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:64:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:61:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:60:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:51:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:54)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:46:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:45:22)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:43:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:43:29)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:42:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:42:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:39:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:456:5)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:373)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:417)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>& ap_int_base<11, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::operator++()' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:904:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::to_uint() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:92)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:52:40)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:52:46)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:52:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:69:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:62)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_14_1' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:14:22)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:13:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (../src/window_2d.cpp:14:22) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../src/window_2d.cpp:13:13) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'clip_window(int, ap_uint<8>*)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:50:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dout' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'din' with compact=none mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring complete partitioning for array 'w' on dimension 1 (../src/window_2d.cpp:54:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_class.std::ios_base::Inits' into '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'buff(ap_uint<8>, int, ap_uint<8>*)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:64:25)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:69:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.426 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-101] Partitioning array 'w.V' (../src/window_2d.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/./singleport_ram.hpp:42:17) to (../src/./singleport_ram.hpp:48:9) in function 'buff'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'window_avg' (../src/window_2d.cpp:17:17)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (../src/window_2d.cpp:55:16) in function 'window_avg'.
INFO: [HLS 200-472] Inferring partial write operation for 'buff1.ram.V' (../src/./singleport_ram.hpp:56:36)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'window_avg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'buff'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'buff'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 144, loop 'ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_read_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_read_data_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buff' pipeline 'buff' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'buff'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'window_avg' to 's_axilite & ap_ctrl_chain'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'window_avg' pipeline 'ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'din', 'dout' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'window_avg' is 5733 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_avg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'window_avg_buff_buff1_ram_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.991 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for window_avg.
INFO: [VLOG 209-307] Generating Verilog RTL for window_avg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 15.832 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.734 seconds; peak allocated memory: 1.173 GB.
