module wideexpr_00096(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (2'sb10)<<<((ctrl[0]?(s3)>>((ctrl[2]?+(3'sb110):+((ctrl[3]?$unsigned(3'sb100):1'b0)))):s6));
  assign y1 = ((-(2'sb10))>>>($signed(((s1)&(s1))>>(4'sb1010))))>>($signed(s2));
  assign y2 = (3'sb010)-(((5'sb01010)>>>((((2'sb00)<<(((s0)<<<(s6))<<<((ctrl[6]?s7:s6))))|((+($signed(3'b110)))>>(({2'sb11})&(4'b1101))))<<<(+(|(&(s3))))))>>($signed(1'sb0)));
  assign y3 = (ctrl[6]?6'sb011001:4'sb0000);
  assign y4 = ($unsigned(s2))<=((ctrl[2]?(((1'sb0)>=({2{{4{(5'sb00110)<<(2'sb10)}}}}))&({1{5'sb11110}}))^(({1{((|(u1))<<<({4'sb1100,s2,2'sb11,s4}))|(6'sb100000)}})<<((4'sb0000)<<<(-(((ctrl[5]?s7:5'sb01010))<<((ctrl[5]?s6:u4)))))):{{1{+((ctrl[7]?$signed(4'sb0011):(ctrl[0]?(ctrl[5]?s5:s2):(5'sb10010)|(s3))))}},(6'b010001)^(s1)}));
  assign y5 = (!((ctrl[3]?s6:((!(1'sb0))^~(s1))==((ctrl[4]?6'sb110100:(ctrl[1]?s1:4'sb1011))))))<<(~(5'sb01000));
  assign y6 = +(2'b00);
  assign y7 = s3;
endmodule
