Version 4.0 HI-TECH Software Intermediate Code
[v F24044 `(v ~T0 @X0 0 tf ]
[v F24046 `(v ~T0 @X0 0 tf ]
[v F24092 `(v ~T0 @X0 0 tf ]
[v F24094 `(v ~T0 @X0 0 tf ]
"270 ./vconfig.h
[; ;./vconfig.h: 270:  typedef struct V_help {
[s S3284 `Cuc -> 32 `i `Cuc -> 32 `i ]
[n S3284 V_help message display ]
"57 gemsecs.c
[; ;gemsecs.c: 57: LINK_STATES m_protocol(LINK_STATES *m_link)
[c E23572 0 1 2 3 4 5 6 .. ]
[n E23572 . LINK_STATE_IDLE LINK_STATE_ENQ LINK_STATE_EOT LINK_STATE_ACK LINK_STATE_DONE LINK_STATE_NAK LINK_STATE_ERROR  ]
"29 ./gemsecs.h
[; ;./gemsecs.h: 29:  typedef struct block10_type {
[s S3291 `ul 1 `uc 1 :7 `uc 1 :1 `uc 1 `uc 1 :7 `uc 1 :1 `uc 1 `uc 1 :7 `uc 1 :1 `uc 1 ]
[n S3291 block10_type systemb bidl bidh ebit function stream wbit didl didh rbit ]
"42
[; ;./gemsecs.h: 42:  typedef union block10 {
[u S3292 `uc -> 10 `i `S3291 1 ]
[n S3292 block10 b block ]
"125
[; ;./gemsecs.h: 125:  typedef struct header254 {
[s S3304 `us 1 `uc -> 244 `i `S3292 1 `uc 1 ]
[n S3304 header254 checksum data block length ]
"20 gemsecs.c
[; ;gemsecs.c: 20: extern header254 H254[];
[v _H254 `S3304 ~T0 @X0 -> 0 `x e ]
"163 ./mcc_generated_files/uart1.h
[; ;./mcc_generated_files/uart1.h: 163: _Bool UART1_is_rx_ready(void);
[v _UART1_is_rx_ready `(a ~T0 @X0 0 ef ]
"355
[; ;./mcc_generated_files/uart1.h: 355: uint8_t UART1_Read(void);
[v _UART1_Read `(uc ~T0 @X0 0 ef ]
"3628 /root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h
[s S3157 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S3157 . LATB0 LATB1 LATB2 LATB3 LATB4 LATB5 LATB6 LATB7 ]
"3627
[u S3156 `S3157 1 ]
[n S3156 . . ]
"3639
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 3639: extern volatile unsigned char SPI1TCNTL __attribute__((address(0x082)));
[v _LATBbits `VS3156 ~T0 @X0 0 e@1215 ]
"72 gemsecs.c
[; ;gemsecs.c: 72:     V.uart = 1;
[c E23541 0 1 2 3 4 5 6 .. ]
[n E23541 . SEQ_STATE_INIT SEQ_STATE_RX SEQ_STATE_TX SEQ_STATE_TRIGGER SEQ_STATE_QUEUE SEQ_STATE_DONE SEQ_STATE_ERROR  ]
[c E23550 0 1 2 3 4 .. ]
[n E23550 . UI_STATE_INIT UI_STATE_HOST UI_STATE_DEBUG UI_STATE_LOG UI_STATE_ERROR  ]
[c E23557 0 1 2 3 4 5 .. ]
[n E23557 . GEM_STATE_DISABLE GEM_STATE_COMM GEM_STATE_OFFLINE GEM_STATE_ONLINE GEM_STATE_REMOTE GEM_STATE_ERROR  ]
[c E23566 0 1 2 3 .. ]
[n E23566 . GEM_GENERIC GEM_VII80 GEM_E220 GEM_ERROR  ]
[c E23514 0 1 2 3 4 5 6 7 8 9 10 .. ]
[n E23514 . DIS_STR DIS_TERM DIS_LOG DIS_LOAD DIS_UNLOAD DIS_PUMP DIS_HELP DIS_SEQUENCE DIS_SEQUENCE_M DIS_ERR DIS_CLEAR  ]
"162 ./vconfig.h
[; ;./vconfig.h: 162:  typedef struct terminal_type {
[s S3282 `uc -> 32 `i `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 :1 `uc 1 `E23514 1 `E23514 1 `us 1 `us 1 ]
[n S3282 terminal_type ack mesgid TID mcode mparm cmdlen log_seq host_display_ack info help_temp ceid log_num ]
"247
[; ;./vconfig.h: 247:  typedef struct V_data {
[s S3283 `E23541 1 `E23550 1 `E23557 1 `E23566 1 `E23572 1 `E23572 1 `E23572 1 `uc -> 64 `i `uc -> 160 `i `uc -> 64 `i `ul 1 `ul 1 `l 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `E23550 1 `us 1 `us 1 `us 1 `us 1 `us 1 `us 1 `us 1 `us 1 `us 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :2 `uc 1 `S3282 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `Vuc 1 `a 1 ]
[n S3283 V_data s_state ui_state g_state e_types m_l_state r_l_state t_l_state buf terminal info ticks systemb testing stream function error abort msg_error msg_ret alarm ui_sw r_checksum t_checksum checksum_error timer_error ping mode_pwm equip_timeout sequences all_errors rbit wbit ebit set_sequ failed_send failed_receive queue debug help stack help_id response uart llid sid ping_count euart ticker flipper ]
"6 gemsecs.c
[; ;gemsecs.c: 6: extern struct V_data V;
[v _V `S3283 ~T0 @X0 0 e ]
[v F24145 `(v ~T0 @X0 1 tf2`uc`us ]
"31 ./timers.h
[; ;./timers.h: 31: __attribute__((inline)) void StartTimer(uint8_t timer, uint16_t count);
[v _StartTimer `TF24145 ~T0 @X0 0 e ]
"73 gemsecs.c
[; ;gemsecs.c: 73:     StartTimer(TMR_T2, 3000);
[c E24129 0 1 2 3 4 5 6 7 8 9 10 11 12 13 .. ]
[n E24129 APP_TIMERS TMR_INTERNAL TMR_T1 TMR_T2 TMR_T3 TMR_T4 TMR_MC_TX TMR_HBIO TMR_INFO TMR_HELP TMR_HELPDIS TMR_DISPLAY TMR_SEQ TMR_FLIPPER TMR_COUNT  ]
"74
[; ;gemsecs.c: 74:     V.error = LINK_ERROR_NONE;
[c E23581 10 11 12 13 14 15 16 17 18 .. ]
[n E23581 . LINK_ERROR_NONE LINK_ERROR_T1 LINK_ERROR_T2 LINK_ERROR_T3 LINK_ERROR_T4 LINK_ERROR_CHECKSUM LINK_ERROR_NAK LINK_ERROR_ABORT LINK_ERROR_SEND  ]
"163 ./mcc_generated_files/uart2.h
[; ;./mcc_generated_files/uart2.h: 163: _Bool UART2_is_rx_ready(void);
[v _UART2_is_rx_ready `(a ~T0 @X0 0 ef ]
"355
[; ;./mcc_generated_files/uart2.h: 355: uint8_t UART2_Read(void);
[v _UART2_Read `(uc ~T0 @X0 0 ef ]
[v F24149 `(a ~T0 @X0 1 tf1`uc ]
"32 ./timers.h
[; ;./timers.h: 32: __attribute__((inline)) _Bool TimerDone(uint8_t timer);
[v _TimerDone `TF24149 ~T0 @X0 0 e ]
"47 ./gemsecs.h
[; ;./gemsecs.h: 47:  typedef struct header10 {
[s S3293 `us 1 `S3292 1 `uc 1 ]
[n S3293 header10 checksum block length ]
"7 gemsecs.c
[; ;gemsecs.c: 7: extern header10 r_block;
[v _r_block `S3293 ~T0 @X0 0 e ]
"8
[; ;gemsecs.c: 8: extern struct header10 H10[];
[v _H10 `S3293 ~T0 @X0 -> 0 `x e ]
"33 ./timers.h
[; ;./timers.h: 33: void WaitMs(uint16_t numMilliseconds);
[v _WaitMs `(v ~T0 @X0 0 ef1`us ]
"167 ./gemsecs.h
[; ;./gemsecs.h: 167:  void secs_II_monitor_message(uint8_t, uint8_t, uint16_t);
[v _secs_II_monitor_message `(v ~T0 @X0 0 ef3`uc`uc`us ]
"168
[; ;./gemsecs.h: 168:  GEM_STATES secs_gem_state(uint8_t, uint8_t);
[v _secs_gem_state `(E23557 ~T0 @X0 0 ef2`uc`uc ]
"3752 /root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 3752:         unsigned SDOP :1;
[s S3161 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S3161 . LATD0 LATD1 LATD2 LATD3 LATD4 LATD5 LATD6 LATD7 ]
"3751
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 3751:     struct {
[u S3160 `S3161 1 ]
[n S3160 . . ]
"3763
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 3763:         unsigned SPI1SDIP :1;
[v _LATDbits `VS3160 ~T0 @X0 0 e@1217 ]
"382 ./mcc_generated_files/uart1.h
[; ;./mcc_generated_files/uart1.h: 382: void UART1_Write(uint8_t txData);
[v _UART1_Write `(v ~T0 @X0 0 ef1`uc ]
"115 ./eadog.h
[; ;./eadog.h: 115:  void eaDogM_WriteStringAtPos(const uint8_t, const uint8_t, char *);
[v _eaDogM_WriteStringAtPos `(v ~T0 @X0 0 ef3`Cuc`Cuc`*uc ]
"132 ./gemsecs.h
[; ;./gemsecs.h: 132:  typedef struct response_type {
[s S3305 `*uc 1 `uc 1 `*uc 1 `uc 1 :1 `uc 1 ]
[n S3305 response_type header length reply reply_length respond ]
"357 ./mcc_generated_files/uart1.h
[; ;./mcc_generated_files/uart1.h: 357: void UART1_put_buffer(uint8_t);
[v _UART1_put_buffer `(v ~T0 @X0 0 ef1`uc ]
"164 ./gemsecs.h
[; ;./gemsecs.h: 164:  response_type secs_II_message(uint8_t, uint8_t);
[v _secs_II_message `(S3305 ~T0 @X0 0 ef2`uc`uc ]
"24 gemsecs.c
[; ;gemsecs.c: 24: static _Bool secs_send(uint8_t *, const uint8_t, const _Bool, const uint8_t);
[v _secs_send `(a ~T0 @X0 0 sf4`*uc`Cuc`Ca`Cuc ]
"211 ./mcc_generated_files/uart2.h
[; ;./mcc_generated_files/uart2.h: 211: _Bool UART2_is_tx_ready(void);
[v _UART2_is_tx_ready `(a ~T0 @X0 0 ef ]
"382
[; ;./mcc_generated_files/uart2.h: 382: void UART2_put_buffer(uint8_t);
[v _UART2_put_buffer `(v ~T0 @X0 0 ef1`uc ]
"380
[; ;./mcc_generated_files/uart2.h: 380: void UART2_Write(uint8_t txData);
[v _UART2_Write `(v ~T0 @X0 0 ef1`uc ]
"211 ./mcc_generated_files/uart1.h
[; ;./mcc_generated_files/uart1.h: 211: _Bool UART1_is_tx_ready(void);
[v _UART1_is_tx_ready `(a ~T0 @X0 0 ef ]
"629 gemsecs.c
[; ;gemsecs.c: 629:  if (V.msg_error == MSG_ERROR_NONE) {
[c E23592 0 1 3 5 7 9 11 20 .. ]
[n E23592 . MSG_ERROR_NONE MSG_ERROR_ID MSG_ERROR_STREAM MSG_ERROR_FUNCTION MSG_ERROR_DATA MSG_ERROR_TIMEOUT MSG_ERROR_DATASIZE MSG_ERROR_RESET  ]
"111 ./gemsecs.h
[; ;./gemsecs.h: 111:  typedef struct header33 {
[s S3302 `us 1 `uc -> 23 `i `S3292 1 `uc 1 ]
[n S3302 header33 checksum data block length ]
"140
[; ;./gemsecs.h: 140:  typedef struct gem_message_type {
[s S3306 `S3302 1 `S3305 1 `us 1 `uc 1 ]
[n S3306 gem_message_type message block delay stack ]
"21 gemsecs.c
[; ;gemsecs.c: 21: extern gem_message_type S[10];
[v _S `S3306 ~T0 @X0 -> 0 `x e ]
"18
[; ;gemsecs.c: 18: extern const header33 HC33[];
[v _HC33 `CS3302 ~T0 @X0 -> 0 `x e ]
"118 ./gemsecs.h
[; ;./gemsecs.h: 118:  typedef struct header153 {
[s S3303 `us 1 `uc -> 143 `i `S3292 1 `uc 1 ]
[n S3303 header153 checksum data block length ]
"147
[; ;./gemsecs.h: 147:  typedef struct gem_display_type {
[s S3307 `S3303 1 `S3305 1 `us 1 `uc 1 ]
[n S3307 gem_display_type message block delay stack ]
"22 gemsecs.c
[; ;gemsecs.c: 22: extern gem_display_type D[2];
[v _D `S3307 ~T0 @X0 -> 0 `x e ]
"19
[; ;gemsecs.c: 19: extern struct header153 H153[];
[v _H153 `S3303 ~T0 @X0 -> 0 `x e ]
"702
[; ;gemsecs.c: 702: void terminal_format(DISPLAY_TYPES t_format)
[c E24239 0 1 2 .. ]
[n E24239 . display_message display_online display_comm  ]
"121 /opt/microchip/xc8/v3.00/pic/include/c99/stdio.h
[; ;/opt/microchip/xc8/v3.00/pic/include/c99/stdio.h: 121: int sprintf(char *restrict, const char *restrict, ...);
[v _sprintf `(i ~T0 @X0 0 e1v`*uc`*Cuc ]
"54 /opt/microchip/xc8/v3.00/pic/include/c99/string.h
[; ;/opt/microchip/xc8/v3.00/pic/include/c99/string.h: 54: size_t strlen (const char *);
[v _strlen `(ui ~T0 @X0 0 ef1`*Cuc ]
"17 gemsecs.c
[; ;gemsecs.c: 17: extern struct header33 H33[];
[v _H33 `S3302 ~T0 @X0 -> 0 `x e ]
"812
[; ;gemsecs.c: 812: P_CODES s10f1_opcmd(void)
[c E23499 0 1 2 3 4 5 6 7 8 9 10 11 12 .. ]
[n E23499 . CODE_TS CODE_TM CODE_ONLOCAL CODE_ONREMOTE CODE_OFFLINE CODE_DEBUG CODE_LOG CODE_LOAD CODE_UNLOAD CODE_PUMP CODE_HELP CODE_SEQUENCE CODE_ERR  ]
"58 ./mydisplay.h
[; ;./mydisplay.h: 58: D_CODES set_display_info(const D_CODES);
[v _set_display_info `(E23514 ~T0 @X0 0 ef1`CE23514 ]
"53
[; ;./mydisplay.h: 53: void vterm_sequence(void);
[v _vterm_sequence `(v ~T0 @X0 0 ef ]
"53 ./gemsecs.h
[; ;./gemsecs.h: 53:  typedef struct header12 {
[s S3294 `us 1 `uc -> 2 `i `S3292 1 `uc 1 ]
[n S3294 header12 checksum data block length ]
"9 gemsecs.c
[; ;gemsecs.c: 9: extern struct header12 H12[];
[v _H12 `S3294 ~T0 @X0 -> 0 `x e ]
"67 ./gemsecs.h
[; ;./gemsecs.h: 67:  typedef struct header14 {
[s S3296 `us 1 `uc -> 4 `i `S3292 1 `uc 1 ]
[n S3296 header14 checksum data block length ]
"11 gemsecs.c
[; ;gemsecs.c: 11: extern struct header14 H14[];
[v _H14 `S3296 ~T0 @X0 -> 0 `x e ]
"74 ./gemsecs.h
[; ;./gemsecs.h: 74:  typedef struct header17 {
[s S3297 `us 1 `uc -> 7 `i `S3292 1 `uc 1 ]
[n S3297 header17 checksum data block length ]
"12 gemsecs.c
[; ;gemsecs.c: 12: extern struct header17 H17[];
[v _H17 `S3297 ~T0 @X0 -> 0 `x e ]
"96 ./gemsecs.h
[; ;./gemsecs.h: 96:  typedef struct header26 {
[s S3300 `us 1 `uc -> 14 `i `uc -> 2 `i `S3292 1 `uc 1 ]
[n S3300 header26 checksum data datam block length ]
"15 gemsecs.c
[; ;gemsecs.c: 15: extern struct header26 H26[];
[v _H26 `S3300 ~T0 @X0 -> 0 `x e ]
"60 ./gemsecs.h
[; ;./gemsecs.h: 60:  typedef struct header13 {
[s S3295 `us 1 `uc -> 3 `i `S3292 1 `uc 1 ]
[n S3295 header13 checksum data block length ]
"10 gemsecs.c
[; ;gemsecs.c: 10: extern struct header13 H13[];
[v _H13 `S3295 ~T0 @X0 -> 0 `x e ]
"212 ./mcc_generated_files/memory.h
[; ;./mcc_generated_files/memory.h: 212: void DATAEE_WriteByte(uint16_t bAdd, uint8_t bData);
[v _DATAEE_WriteByte `(v ~T0 @X0 0 ef2`us`uc ]
"59 ./mydisplay.h
[; ;./mydisplay.h: 59: D_CODES set_temp_display_help(const D_CODES);
[v _set_temp_display_help `(E23514 ~T0 @X0 0 ef1`CE23514 ]
[v F24226 `(E23514 ~T0 @X0 1 tf ]
"54
[; ;./mydisplay.h: 54: __attribute__((inline)) D_CODES display_info(void);
[v _display_info `TF24226 ~T0 @X0 0 e ]
"362 /root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 362: __asm("BOOTREG equ 038h");
[; <" BOOTREG equ 038h ;# ">
"394
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 394: __asm("CLKRCON equ 039h");
[; <" CLKRCON equ 039h ;# ">
"498
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 498: __asm("CLKRCLK equ 03Ah");
[; <" CLKRCLK equ 03Ah ;# ">
"582
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 582: __asm("NVMCON0 equ 040h");
[; <" NVMCON0 equ 040h ;# ">
"618
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 618: __asm("NVMCON1 equ 041h");
[; <" NVMCON1 equ 041h ;# ">
"653
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 653: __asm("NVMLOCK equ 042h");
[; <" NVMLOCK equ 042h ;# ">
"675
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 675: __asm("NVMADR equ 043h");
[; <" NVMADR equ 043h ;# ">
"682
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 682: __asm("NVMADRL equ 043h");
[; <" NVMADRL equ 043h ;# ">
"752
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 752: __asm("NVMADRH equ 044h");
[; <" NVMADRH equ 044h ;# ">
"822
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 822: __asm("NVMADRU equ 045h");
[; <" NVMADRU equ 045h ;# ">
"880
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 880: __asm("NVMDAT equ 046h");
[; <" NVMDAT equ 046h ;# ">
"887
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 887: __asm("NVMDATL equ 046h");
[; <" NVMDATL equ 046h ;# ">
"957
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 957: __asm("NVMDATH equ 047h");
[; <" NVMDATH equ 047h ;# ">
"1027
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 1027: __asm("VREGCON equ 048h");
[; <" VREGCON equ 048h ;# ">
"1081
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 1081: __asm("BORCON equ 049h");
[; <" BORCON equ 049h ;# ">
"1108
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 1108: __asm("HLVDCON0 equ 04Ah");
[; <" HLVDCON0 equ 04Ah ;# ">
"1188
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 1188: __asm("HLVDCON1 equ 04Bh");
[; <" HLVDCON1 equ 04Bh ;# ">
"1260
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 1260: __asm("ZCDCON equ 04Ch");
[; <" ZCDCON equ 04Ch ;# ">
"1340
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 1340: __asm("PMD0 equ 060h");
[; <" PMD0 equ 060h ;# ">
"1406
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 1406: __asm("PMD1 equ 061h");
[; <" PMD1 equ 061h ;# ">
"1468
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 1468: __asm("PMD2 equ 062h");
[; <" PMD2 equ 062h ;# ">
"1515
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 1515: __asm("PMD3 equ 063h");
[; <" PMD3 equ 063h ;# ">
"1566
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 1566: __asm("PMD4 equ 064h");
[; <" PMD4 equ 064h ;# ">
"1622
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 1622: __asm("PMD5 equ 065h");
[; <" PMD5 equ 065h ;# ">
"1679
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 1679: __asm("PMD6 equ 066h");
[; <" PMD6 equ 066h ;# ">
"1741
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 1741: __asm("PMD7 equ 067h");
[; <" PMD7 equ 067h ;# ">
"1803
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 1803: __asm("PMD8 equ 068h");
[; <" PMD8 equ 068h ;# ">
"1865
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 1865: __asm("MD1CON0 equ 06Ah");
[; <" MD1CON0 equ 06Ah ;# ">
"1933
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 1933: __asm("MD1CON1 equ 06Bh");
[; <" MD1CON1 equ 06Bh ;# ">
"1999
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 1999: __asm("MD1SRC equ 06Ch");
[; <" MD1SRC equ 06Ch ;# ">
"2103
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 2103: __asm("MD1CARL equ 06Dh");
[; <" MD1CARL equ 06Dh ;# ">
"2195
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 2195: __asm("MD1CARH equ 06Eh");
[; <" MD1CARH equ 06Eh ;# ">
"2287
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 2287: __asm("CMOUT equ 06Fh");
[; <" CMOUT equ 06Fh ;# ">
"2313
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 2313: __asm("CM1CON0 equ 070h");
[; <" CM1CON0 equ 070h ;# ">
"2393
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 2393: __asm("CM1CON1 equ 071h");
[; <" CM1CON1 equ 071h ;# ">
"2433
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 2433: __asm("CM1NCH equ 072h");
[; <" CM1NCH equ 072h ;# ">
"2493
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 2493: __asm("CM1PCH equ 073h");
[; <" CM1PCH equ 073h ;# ">
"2553
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 2553: __asm("CM2CON0 equ 074h");
[; <" CM2CON0 equ 074h ;# ">
"2633
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 2633: __asm("CM2CON1 equ 075h");
[; <" CM2CON1 equ 075h ;# ">
"2673
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 2673: __asm("CM2NCH equ 076h");
[; <" CM2NCH equ 076h ;# ">
"2733
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 2733: __asm("CM2PCH equ 077h");
[; <" CM2PCH equ 077h ;# ">
"2793
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 2793: __asm("WDTCON0 equ 078h");
[; <" WDTCON0 equ 078h ;# ">
"2868
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 2868: __asm("WDTCON1 equ 079h");
[; <" WDTCON1 equ 079h ;# ">
"2962
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 2962: __asm("WDTPSL equ 07Ah");
[; <" WDTPSL equ 07Ah ;# ">
"3090
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 3090: __asm("WDTPSH equ 07Bh");
[; <" WDTPSH equ 07Bh ;# ">
"3218
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 3218: __asm("WDTTMR equ 07Ch");
[; <" WDTTMR equ 07Ch ;# ">
"3306
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 3306: __asm("DAC1DAT equ 07Dh");
[; <" DAC1DAT equ 07Dh ;# ">
"3313
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 3313: __asm("DAC1DATL equ 07Dh");
[; <" DAC1DATL equ 07Dh ;# ">
"3391
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 3391: __asm("DAC1CON equ 07Fh");
[; <" DAC1CON equ 07Fh ;# ">
"3494
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 3494: __asm("SPI1RXB equ 080h");
[; <" SPI1RXB equ 080h ;# ">
"3564
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 3564: __asm("SPI1TXB equ 081h");
[; <" SPI1TXB equ 081h ;# ">
"3634
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 3634: __asm("SPI1TCNT equ 082h");
[; <" SPI1TCNT equ 082h ;# ">
"3641
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 3641: __asm("SPI1TCNTL equ 082h");
[; <" SPI1TCNTL equ 082h ;# ">
"3661
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 3661: __asm("SPI1TCNTH equ 083h");
[; <" SPI1TCNTH equ 083h ;# ">
"3681
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 3681: __asm("SPI1CON0 equ 084h");
[; <" SPI1CON0 equ 084h ;# ">
"3747
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 3747: __asm("SPI1CON1 equ 085h");
[; <" SPI1CON1 equ 085h ;# ">
"3849
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 3849: __asm("SPI1CON2 equ 086h");
[; <" SPI1CON2 equ 086h ;# ">
"3927
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 3927: __asm("SPI1STATUS equ 087h");
[; <" SPI1STATUS equ 087h ;# ">
"4009
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 4009: __asm("SPI1TWIDTH equ 088h");
[; <" SPI1TWIDTH equ 088h ;# ">
"4049
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 4049: __asm("SPI1BAUD equ 089h");
[; <" SPI1BAUD equ 089h ;# ">
"4119
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 4119: __asm("SPI1INTF equ 08Ah");
[; <" SPI1INTF equ 08Ah ;# ">
"4211
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 4211: __asm("SPI1INTE equ 08Bh");
[; <" SPI1INTE equ 08Bh ;# ">
"4303
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 4303: __asm("SPI1CLK equ 08Ch");
[; <" SPI1CLK equ 08Ch ;# ">
"4395
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 4395: __asm("SPI2RXB equ 08Dh");
[; <" SPI2RXB equ 08Dh ;# ">
"4465
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 4465: __asm("SPI2TXB equ 08Eh");
[; <" SPI2TXB equ 08Eh ;# ">
"4535
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 4535: __asm("SPI2TCNT equ 08Fh");
[; <" SPI2TCNT equ 08Fh ;# ">
"4542
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 4542: __asm("SPI2TCNTL equ 08Fh");
[; <" SPI2TCNTL equ 08Fh ;# ">
"4562
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 4562: __asm("SPI2TCNTH equ 090h");
[; <" SPI2TCNTH equ 090h ;# ">
"4582
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 4582: __asm("SPI2CON0 equ 091h");
[; <" SPI2CON0 equ 091h ;# ">
"4648
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 4648: __asm("SPI2CON1 equ 092h");
[; <" SPI2CON1 equ 092h ;# ">
"4750
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 4750: __asm("SPI2CON2 equ 093h");
[; <" SPI2CON2 equ 093h ;# ">
"4828
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 4828: __asm("SPI2STATUS equ 094h");
[; <" SPI2STATUS equ 094h ;# ">
"4910
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 4910: __asm("SPI2TWIDTH equ 095h");
[; <" SPI2TWIDTH equ 095h ;# ">
"4950
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 4950: __asm("SPI2BAUD equ 096h");
[; <" SPI2BAUD equ 096h ;# ">
"5020
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 5020: __asm("SPI2INTF equ 097h");
[; <" SPI2INTF equ 097h ;# ">
"5112
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 5112: __asm("SPI2INTE equ 098h");
[; <" SPI2INTE equ 098h ;# ">
"5204
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 5204: __asm("SPI2CLK equ 099h");
[; <" SPI2CLK equ 099h ;# ">
"5296
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 5296: __asm("ACTCON equ 0ACh");
[; <" ACTCON equ 0ACh ;# ">
"5337
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 5337: __asm("OSCCON1 equ 0ADh");
[; <" OSCCON1 equ 0ADh ;# ">
"5407
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 5407: __asm("OSCCON2 equ 0AEh");
[; <" OSCCON2 equ 0AEh ;# ">
"5477
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 5477: __asm("OSCCON3 equ 0AFh");
[; <" OSCCON3 equ 0AFh ;# ">
"5517
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 5517: __asm("OSCTUNE equ 0B0h");
[; <" OSCTUNE equ 0B0h ;# ">
"5575
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 5575: __asm("OSCFRQ equ 0B1h");
[; <" OSCFRQ equ 0B1h ;# ">
"5580
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 5580: __asm("OSCFREQ equ 0B1h");
[; <" OSCFREQ equ 0B1h ;# ">
"5665
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 5665: __asm("OSCSTAT equ 0B2h");
[; <" OSCSTAT equ 0B2h ;# ">
"5670
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 5670: __asm("OSCSTAT1 equ 0B2h");
[; <" OSCSTAT1 equ 0B2h ;# ">
"5777
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 5777: __asm("OSCEN equ 0B3h");
[; <" OSCEN equ 0B3h ;# ">
"5834
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 5834: __asm("PRLOCK equ 0B4h");
[; <" PRLOCK equ 0B4h ;# ">
"5854
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 5854: __asm("SCANPR equ 0B5h");
[; <" SCANPR equ 0B5h ;# ">
"5922
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 5922: __asm("DMA1PR equ 0B6h");
[; <" DMA1PR equ 0B6h ;# ">
"5990
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 5990: __asm("DMA2PR equ 0B7h");
[; <" DMA2PR equ 0B7h ;# ">
"6058
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 6058: __asm("DMA3PR equ 0B8h");
[; <" DMA3PR equ 0B8h ;# ">
"6126
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 6126: __asm("DMA4PR equ 0B9h");
[; <" DMA4PR equ 0B9h ;# ">
"6194
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 6194: __asm("DMA5PR equ 0BAh");
[; <" DMA5PR equ 0BAh ;# ">
"6262
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 6262: __asm("DMA6PR equ 0BBh");
[; <" DMA6PR equ 0BBh ;# ">
"6330
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 6330: __asm("DMA7PR equ 0BCh");
[; <" DMA7PR equ 0BCh ;# ">
"6398
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 6398: __asm("DMA8PR equ 0BDh");
[; <" DMA8PR equ 0BDh ;# ">
"6466
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 6466: __asm("MAINPR equ 0BEh");
[; <" MAINPR equ 0BEh ;# ">
"6534
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 6534: __asm("ISRPR equ 0BFh");
[; <" ISRPR equ 0BFh ;# ">
"6602
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 6602: __asm("CLCDATA equ 0D4h");
[; <" CLCDATA equ 0D4h ;# ">
"6722
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 6722: __asm("CLCSELECT equ 0D5h");
[; <" CLCSELECT equ 0D5h ;# ">
"6762
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 6762: __asm("CLCnCON equ 0D6h");
[; <" CLCnCON equ 0D6h ;# ">
"6832
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 6832: __asm("CLCnPOL equ 0D7h");
[; <" CLCnPOL equ 0D7h ;# ">
"6877
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 6877: __asm("CLCnSEL0 equ 0D8h");
[; <" CLCnSEL0 equ 0D8h ;# ">
"6947
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 6947: __asm("CLCnSEL1 equ 0D9h");
[; <" CLCnSEL1 equ 0D9h ;# ">
"7017
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 7017: __asm("CLCnSEL2 equ 0DAh");
[; <" CLCnSEL2 equ 0DAh ;# ">
"7087
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 7087: __asm("CLCnSEL3 equ 0DBh");
[; <" CLCnSEL3 equ 0DBh ;# ">
"7157
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 7157: __asm("CLCnGLS0 equ 0DCh");
[; <" CLCnGLS0 equ 0DCh ;# ">
"7219
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 7219: __asm("CLCnGLS1 equ 0DDh");
[; <" CLCnGLS1 equ 0DDh ;# ">
"7281
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 7281: __asm("CLCnGLS2 equ 0DEh");
[; <" CLCnGLS2 equ 0DEh ;# ">
"7343
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 7343: __asm("CLCnGLS3 equ 0DFh");
[; <" CLCnGLS3 equ 0DFh ;# ">
"7405
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 7405: __asm("DMASELECT equ 0E8h");
[; <" DMASELECT equ 0E8h ;# ">
"7445
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 7445: __asm("DMAnBUF equ 0E9h");
[; <" DMAnBUF equ 0E9h ;# ">
"7515
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 7515: __asm("DMAnDCNT equ 0EAh");
[; <" DMAnDCNT equ 0EAh ;# ">
"7522
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 7522: __asm("DMAnDCNTL equ 0EAh");
[; <" DMAnDCNTL equ 0EAh ;# ">
"7592
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 7592: __asm("DMAnDCNTH equ 0EBh");
[; <" DMAnDCNTH equ 0EBh ;# ">
"7638
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 7638: __asm("DMAnDPTR equ 0ECh");
[; <" DMAnDPTR equ 0ECh ;# ">
"7645
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 7645: __asm("DMAnDPTRL equ 0ECh");
[; <" DMAnDPTRL equ 0ECh ;# ">
"7715
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 7715: __asm("DMAnDPTRH equ 0EDh");
[; <" DMAnDPTRH equ 0EDh ;# ">
"7785
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 7785: __asm("DMAnDSZ equ 0EEh");
[; <" DMAnDSZ equ 0EEh ;# ">
"7792
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 7792: __asm("DMAnDSZL equ 0EEh");
[; <" DMAnDSZL equ 0EEh ;# ">
"7862
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 7862: __asm("DMAnDSZH equ 0EFh");
[; <" DMAnDSZH equ 0EFh ;# ">
"7908
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 7908: __asm("DMAnDSA equ 0F0h");
[; <" DMAnDSA equ 0F0h ;# ">
"7915
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 7915: __asm("DMAnDSAL equ 0F0h");
[; <" DMAnDSAL equ 0F0h ;# ">
"7985
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 7985: __asm("DMAnDSAH equ 0F1h");
[; <" DMAnDSAH equ 0F1h ;# ">
"8055
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 8055: __asm("DMAnSCNT equ 0F2h");
[; <" DMAnSCNT equ 0F2h ;# ">
"8062
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 8062: __asm("DMAnSCNTL equ 0F2h");
[; <" DMAnSCNTL equ 0F2h ;# ">
"8132
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 8132: __asm("DMAnSCNTH equ 0F3h");
[; <" DMAnSCNTH equ 0F3h ;# ">
"8180
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 8180: __asm("DMAnSPTR equ 0F4h");
[; <" DMAnSPTR equ 0F4h ;# ">
"8187
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 8187: __asm("DMAnSPTRL equ 0F4h");
[; <" DMAnSPTRL equ 0F4h ;# ">
"8257
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 8257: __asm("DMAnSPTRH equ 0F5h");
[; <" DMAnSPTRH equ 0F5h ;# ">
"8327
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 8327: __asm("DMAnSPTRU equ 0F6h");
[; <" DMAnSPTRU equ 0F6h ;# ">
"8385
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 8385: __asm("DMAnSSZ equ 0F7h");
[; <" DMAnSSZ equ 0F7h ;# ">
"8392
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 8392: __asm("DMAnSSZL equ 0F7h");
[; <" DMAnSSZL equ 0F7h ;# ">
"8462
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 8462: __asm("DMAnSSZH equ 0F8h");
[; <" DMAnSSZH equ 0F8h ;# ">
"8510
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 8510: __asm("DMAnSSA equ 0F9h");
[; <" DMAnSSA equ 0F9h ;# ">
"8517
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 8517: __asm("DMAnSSAL equ 0F9h");
[; <" DMAnSSAL equ 0F9h ;# ">
"8587
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 8587: __asm("DMAnSSAH equ 0FAh");
[; <" DMAnSSAH equ 0FAh ;# ">
"8657
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 8657: __asm("DMAnSSAU equ 0FBh");
[; <" DMAnSSAU equ 0FBh ;# ">
"8715
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 8715: __asm("DMAnCON0 equ 0FCh");
[; <" DMAnCON0 equ 0FCh ;# ">
"8761
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 8761: __asm("DMAnCON1 equ 0FDh");
[; <" DMAnCON1 equ 0FDh ;# ">
"8805
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 8805: __asm("DMAnAIRQ equ 0FEh");
[; <" DMAnAIRQ equ 0FEh ;# ">
"8875
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 8875: __asm("DMAnSIRQ equ 0FFh");
[; <" DMAnSIRQ equ 0FFh ;# ">
"8945
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 8945: __asm("C1CONL equ 0100h");
[; <" C1CONL equ 0100h ;# ">
"9015
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 9015: __asm("C1CONH equ 0101h");
[; <" C1CONH equ 0101h ;# ">
"9086
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 9086: __asm("C1CONU equ 0102h");
[; <" C1CONU equ 0102h ;# ">
"9157
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 9157: __asm("C1CONT equ 0103h");
[; <" C1CONT equ 0103h ;# ">
"9234
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 9234: __asm("C1NBTCFGL equ 0104h");
[; <" C1NBTCFGL equ 0104h ;# ">
"9298
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 9298: __asm("C1NBTCFGH equ 0105h");
[; <" C1NBTCFGH equ 0105h ;# ">
"9362
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 9362: __asm("C1NBTCFGU equ 0106h");
[; <" C1NBTCFGU equ 0106h ;# ">
"9432
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 9432: __asm("C1NBTCFGT equ 0107h");
[; <" C1NBTCFGT equ 0107h ;# ">
"9502
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 9502: __asm("C1DBTCFGL equ 0108h");
[; <" C1DBTCFGL equ 0108h ;# ">
"9548
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 9548: __asm("C1DBTCFGH equ 0109h");
[; <" C1DBTCFGH equ 0109h ;# ">
"9594
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 9594: __asm("C1DBTCFGU equ 010Ah");
[; <" C1DBTCFGU equ 010Ah ;# ">
"9646
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 9646: __asm("C1DBTCFGT equ 010Bh");
[; <" C1DBTCFGT equ 010Bh ;# ">
"9716
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 9716: __asm("C1TDCL equ 010Ch");
[; <" C1TDCL equ 010Ch ;# ">
"9774
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 9774: __asm("C1TDCH equ 010Dh");
[; <" C1TDCH equ 010Dh ;# ">
"9838
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 9838: __asm("C1TDCU equ 010Eh");
[; <" C1TDCU equ 010Eh ;# ">
"9872
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 9872: __asm("C1TDCT equ 010Fh");
[; <" C1TDCT equ 010Fh ;# ">
"9898
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 9898: __asm("C1TBC equ 0110h");
[; <" C1TBC equ 0110h ;# ">
"9905
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 9905: __asm("C1TBCL equ 0110h");
[; <" C1TBCL equ 0110h ;# ">
"9975
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 9975: __asm("C1TBCH equ 0111h");
[; <" C1TBCH equ 0111h ;# ">
"10045
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 10045: __asm("C1TBCU equ 0112h");
[; <" C1TBCU equ 0112h ;# ">
"10115
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 10115: __asm("C1TBCT equ 0113h");
[; <" C1TBCT equ 0113h ;# ">
"10185
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 10185: __asm("C1TSCONL equ 0114h");
[; <" C1TSCONL equ 0114h ;# ">
"10255
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 10255: __asm("C1TSCONH equ 0115h");
[; <" C1TSCONH equ 0115h ;# ">
"10289
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 10289: __asm("C1TSCONU equ 0116h");
[; <" C1TSCONU equ 0116h ;# ">
"10321
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 10321: __asm("C1TSCONT equ 0117h");
[; <" C1TSCONT equ 0117h ;# ">
"10328
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 10328: __asm("C1VECL equ 0118h");
[; <" C1VECL equ 0118h ;# ">
"10348
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 10348: __asm("C1VECH equ 0119h");
[; <" C1VECH equ 0119h ;# ">
"10368
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 10368: __asm("C1VECU equ 011Ah");
[; <" C1VECU equ 011Ah ;# ">
"10388
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 10388: __asm("C1VECT equ 011Bh");
[; <" C1VECT equ 011Bh ;# ">
"10408
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 10408: __asm("C1INTL equ 011Ch");
[; <" C1INTL equ 011Ch ;# ">
"10452
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 10452: __asm("C1INTH equ 011Dh");
[; <" C1INTH equ 011Dh ;# ">
"10503
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 10503: __asm("C1INTU equ 011Eh");
[; <" C1INTU equ 011Eh ;# ">
"10547
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 10547: __asm("C1INTT equ 011Fh");
[; <" C1INTT equ 011Fh ;# ">
"10598
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 10598: __asm("C1RXIF equ 0120h");
[; <" C1RXIF equ 0120h ;# ">
"10605
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 10605: __asm("C1RXIFL equ 0120h");
[; <" C1RXIFL equ 0120h ;# ">
"10671
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 10671: __asm("C1RXIFH equ 0121h");
[; <" C1RXIFH equ 0121h ;# ">
"10741
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 10741: __asm("C1RXIFU equ 0122h");
[; <" C1RXIFU equ 0122h ;# ">
"10811
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 10811: __asm("C1RXIFT equ 0123h");
[; <" C1RXIFT equ 0123h ;# ">
"10881
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 10881: __asm("C1TXIF equ 0124h");
[; <" C1TXIF equ 0124h ;# ">
"10888
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 10888: __asm("C1TXIFL equ 0124h");
[; <" C1TXIFL equ 0124h ;# ">
"10958
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 10958: __asm("C1TXIFH equ 0125h");
[; <" C1TXIFH equ 0125h ;# ">
"11028
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 11028: __asm("C1TXIFU equ 0126h");
[; <" C1TXIFU equ 0126h ;# ">
"11098
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 11098: __asm("C1TXIFT equ 0127h");
[; <" C1TXIFT equ 0127h ;# ">
"11168
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 11168: __asm("C1RXOVIF equ 0128h");
[; <" C1RXOVIF equ 0128h ;# ">
"11175
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 11175: __asm("C1RXOVIFL equ 0128h");
[; <" C1RXOVIFL equ 0128h ;# ">
"11241
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 11241: __asm("C1RXOVIFH equ 0129h");
[; <" C1RXOVIFH equ 0129h ;# ">
"11311
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 11311: __asm("C1RXOVIFU equ 012Ah");
[; <" C1RXOVIFU equ 012Ah ;# ">
"11381
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 11381: __asm("C1RXOVIFT equ 012Bh");
[; <" C1RXOVIFT equ 012Bh ;# ">
"11451
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 11451: __asm("C1TXATIF equ 012Ch");
[; <" C1TXATIF equ 012Ch ;# ">
"11458
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 11458: __asm("C1TXATIFL equ 012Ch");
[; <" C1TXATIFL equ 012Ch ;# ">
"11528
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 11528: __asm("C1TXATIFH equ 012Dh");
[; <" C1TXATIFH equ 012Dh ;# ">
"11598
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 11598: __asm("C1TXATIFU equ 012Eh");
[; <" C1TXATIFU equ 012Eh ;# ">
"11668
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 11668: __asm("C1TXATIFT equ 012Fh");
[; <" C1TXATIFT equ 012Fh ;# ">
"11738
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 11738: __asm("C1TXREQ equ 0130h");
[; <" C1TXREQ equ 0130h ;# ">
"11745
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 11745: __asm("C1TXREQL equ 0130h");
[; <" C1TXREQL equ 0130h ;# ">
"11815
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 11815: __asm("C1TXREQH equ 0131h");
[; <" C1TXREQH equ 0131h ;# ">
"11885
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 11885: __asm("C1TXREQU equ 0132h");
[; <" C1TXREQU equ 0132h ;# ">
"11955
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 11955: __asm("C1TXREQT equ 0133h");
[; <" C1TXREQT equ 0133h ;# ">
"12025
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 12025: __asm("C1TRECL equ 0134h");
[; <" C1TRECL equ 0134h ;# ">
"12095
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 12095: __asm("C1TRECH equ 0135h");
[; <" C1TRECH equ 0135h ;# ">
"12165
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 12165: __asm("C1TRECU equ 0136h");
[; <" C1TRECU equ 0136h ;# ">
"12215
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 12215: __asm("C1TRECT equ 0137h");
[; <" C1TRECT equ 0137h ;# ">
"12222
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 12222: __asm("C1BDIAG0L equ 0138h");
[; <" C1BDIAG0L equ 0138h ;# ">
"12292
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 12292: __asm("C1BDIAG0H equ 0139h");
[; <" C1BDIAG0H equ 0139h ;# ">
"12362
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 12362: __asm("C1BDIAG0U equ 013Ah");
[; <" C1BDIAG0U equ 013Ah ;# ">
"12432
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 12432: __asm("C1BDIAG0T equ 013Bh");
[; <" C1BDIAG0T equ 013Bh ;# ">
"12502
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 12502: __asm("C1BDIAG1L equ 013Ch");
[; <" C1BDIAG1L equ 013Ch ;# ">
"12572
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 12572: __asm("C1BDIAG1H equ 013Dh");
[; <" C1BDIAG1H equ 013Dh ;# ">
"12642
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 12642: __asm("C1BDIAG1U equ 013Eh");
[; <" C1BDIAG1U equ 013Eh ;# ">
"12699
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 12699: __asm("C1BDIAG1T equ 013Fh");
[; <" C1BDIAG1T equ 013Fh ;# ">
"12756
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 12756: __asm("C1TEFCONL equ 0140h");
[; <" C1TEFCONL equ 0140h ;# ">
"12801
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 12801: __asm("C1TEFCONH equ 0141h");
[; <" C1TEFCONH equ 0141h ;# ">
"12828
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 12828: __asm("C1TEFCONU equ 0142h");
[; <" C1TEFCONU equ 0142h ;# ">
"12835
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 12835: __asm("C1TEFCONT equ 0143h");
[; <" C1TEFCONT equ 0143h ;# ">
"12887
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 12887: __asm("C1TEFSTAL equ 0144h");
[; <" C1TEFSTAL equ 0144h ;# ">
"12925
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 12925: __asm("C1TEFSTAH equ 0145h");
[; <" C1TEFSTAH equ 0145h ;# ">
"12932
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 12932: __asm("C1TEFSTAU equ 0146h");
[; <" C1TEFSTAU equ 0146h ;# ">
"12939
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 12939: __asm("C1TEFSTAT equ 0147h");
[; <" C1TEFSTAT equ 0147h ;# ">
"12946
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 12946: __asm("C1TEFUA equ 0148h");
[; <" C1TEFUA equ 0148h ;# ">
"12953
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 12953: __asm("C1TEFUAL equ 0148h");
[; <" C1TEFUAL equ 0148h ;# ">
"13023
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 13023: __asm("C1TEFUAH equ 0149h");
[; <" C1TEFUAH equ 0149h ;# ">
"13093
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 13093: __asm("C1TEFUAU equ 014Ah");
[; <" C1TEFUAU equ 014Ah ;# ">
"13163
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 13163: __asm("C1TEFUAT equ 014Bh");
[; <" C1TEFUAT equ 014Bh ;# ">
"13233
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 13233: __asm("C1FIFOBA equ 014Ch");
[; <" C1FIFOBA equ 014Ch ;# ">
"13240
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 13240: __asm("C1FIFOBAL equ 014Ch");
[; <" C1FIFOBAL equ 014Ch ;# ">
"13310
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 13310: __asm("C1FIFOBAH equ 014Dh");
[; <" C1FIFOBAH equ 014Dh ;# ">
"13380
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 13380: __asm("C1FIFOBAU equ 014Eh");
[; <" C1FIFOBAU equ 014Eh ;# ">
"13450
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 13450: __asm("C1FIFOBAT equ 014Fh");
[; <" C1FIFOBAT equ 014Fh ;# ">
"13520
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 13520: __asm("C1TXQCONL equ 0150h");
[; <" C1TXQCONL equ 0150h ;# ">
"13561
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 13561: __asm("C1TXQCONH equ 0151h");
[; <" C1TXQCONH equ 0151h ;# ">
"13593
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 13593: __asm("C1TXQCONU equ 0152h");
[; <" C1TXQCONU equ 0152h ;# ">
"13663
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 13663: __asm("C1TXQCONT equ 0153h");
[; <" C1TXQCONT equ 0153h ;# ">
"13739
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 13739: __asm("C1TXQSTAL equ 0154h");
[; <" C1TXQSTAL equ 0154h ;# ">
"13791
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 13791: __asm("C1TXQSTAH equ 0155h");
[; <" C1TXQSTAH equ 0155h ;# ">
"13843
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 13843: __asm("C1TXQSTAU equ 0156h");
[; <" C1TXQSTAU equ 0156h ;# ">
"13850
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 13850: __asm("C1TXQSTAT equ 0157h");
[; <" C1TXQSTAT equ 0157h ;# ">
"13857
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 13857: __asm("C1TXQUA equ 0158h");
[; <" C1TXQUA equ 0158h ;# ">
"13864
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 13864: __asm("C1TXQUAL equ 0158h");
[; <" C1TXQUAL equ 0158h ;# ">
"13934
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 13934: __asm("C1TXQUAH equ 0159h");
[; <" C1TXQUAH equ 0159h ;# ">
"14004
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 14004: __asm("C1TXQUAU equ 015Ah");
[; <" C1TXQUAU equ 015Ah ;# ">
"14074
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 14074: __asm("C1TXQUAT equ 015Bh");
[; <" C1TXQUAT equ 015Bh ;# ">
"14144
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 14144: __asm("C1FIFOCON1 equ 015Ch");
[; <" C1FIFOCON1 equ 015Ch ;# ">
"14151
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 14151: __asm("C1FIFOCON1L equ 015Ch");
[; <" C1FIFOCON1L equ 015Ch ;# ">
"14213
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 14213: __asm("C1FIFOCON1H equ 015Dh");
[; <" C1FIFOCON1H equ 015Dh ;# ">
"14245
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 14245: __asm("C1FIFOCON1U equ 015Eh");
[; <" C1FIFOCON1U equ 015Eh ;# ">
"14315
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 14315: __asm("C1FIFOCON1T equ 015Fh");
[; <" C1FIFOCON1T equ 015Fh ;# ">
"14391
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 14391: __asm("C1FIFOSTA1 equ 0160h");
[; <" C1FIFOSTA1 equ 0160h ;# ">
"14398
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 14398: __asm("C1FIFOSTA1L equ 0160h");
[; <" C1FIFOSTA1L equ 0160h ;# ">
"14460
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 14460: __asm("C1FIFOSTA1H equ 0161h");
[; <" C1FIFOSTA1H equ 0161h ;# ">
"14512
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 14512: __asm("C1FIFOSTA1U equ 0162h");
[; <" C1FIFOSTA1U equ 0162h ;# ">
"14519
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 14519: __asm("C1FIFOSTA1T equ 0163h");
[; <" C1FIFOSTA1T equ 0163h ;# ">
"14526
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 14526: __asm("C1FIFOUA1 equ 0164h");
[; <" C1FIFOUA1 equ 0164h ;# ">
"14533
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 14533: __asm("C1FIFOUA1L equ 0164h");
[; <" C1FIFOUA1L equ 0164h ;# ">
"14603
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 14603: __asm("C1FIFOUA1H equ 0165h");
[; <" C1FIFOUA1H equ 0165h ;# ">
"14673
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 14673: __asm("C1FIFOUA1U equ 0166h");
[; <" C1FIFOUA1U equ 0166h ;# ">
"14743
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 14743: __asm("C1FIFOUA1T equ 0167h");
[; <" C1FIFOUA1T equ 0167h ;# ">
"14813
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 14813: __asm("C1FIFOCON2 equ 0168h");
[; <" C1FIFOCON2 equ 0168h ;# ">
"14820
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 14820: __asm("C1FIFOCON2L equ 0168h");
[; <" C1FIFOCON2L equ 0168h ;# ">
"14882
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 14882: __asm("C1FIFOCON2H equ 0169h");
[; <" C1FIFOCON2H equ 0169h ;# ">
"14914
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 14914: __asm("C1FIFOCON2U equ 016Ah");
[; <" C1FIFOCON2U equ 016Ah ;# ">
"14984
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 14984: __asm("C1FIFOCON2T equ 016Bh");
[; <" C1FIFOCON2T equ 016Bh ;# ">
"15060
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 15060: __asm("C1FIFOSTA2 equ 016Ch");
[; <" C1FIFOSTA2 equ 016Ch ;# ">
"15067
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 15067: __asm("C1FIFOSTA2L equ 016Ch");
[; <" C1FIFOSTA2L equ 016Ch ;# ">
"15129
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 15129: __asm("C1FIFOSTA2H equ 016Dh");
[; <" C1FIFOSTA2H equ 016Dh ;# ">
"15181
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 15181: __asm("C1FIFOSTA2U equ 016Eh");
[; <" C1FIFOSTA2U equ 016Eh ;# ">
"15188
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 15188: __asm("C1FIFOSTA2T equ 016Fh");
[; <" C1FIFOSTA2T equ 016Fh ;# ">
"15195
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 15195: __asm("C1FIFOUA2 equ 0170h");
[; <" C1FIFOUA2 equ 0170h ;# ">
"15202
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 15202: __asm("C1FIFOUA2L equ 0170h");
[; <" C1FIFOUA2L equ 0170h ;# ">
"15272
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 15272: __asm("C1FIFOUA2H equ 0171h");
[; <" C1FIFOUA2H equ 0171h ;# ">
"15342
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 15342: __asm("C1FIFOUA2U equ 0172h");
[; <" C1FIFOUA2U equ 0172h ;# ">
"15412
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 15412: __asm("C1FIFOUA2T equ 0173h");
[; <" C1FIFOUA2T equ 0173h ;# ">
"15482
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 15482: __asm("C1FIFOCON3 equ 0174h");
[; <" C1FIFOCON3 equ 0174h ;# ">
"15489
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 15489: __asm("C1FIFOCON3L equ 0174h");
[; <" C1FIFOCON3L equ 0174h ;# ">
"15551
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 15551: __asm("C1FIFOCON3H equ 0175h");
[; <" C1FIFOCON3H equ 0175h ;# ">
"15583
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 15583: __asm("C1FIFOCON3U equ 0176h");
[; <" C1FIFOCON3U equ 0176h ;# ">
"15653
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 15653: __asm("C1FIFOCON3T equ 0177h");
[; <" C1FIFOCON3T equ 0177h ;# ">
"15729
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 15729: __asm("C1FIFOSTA3 equ 0178h");
[; <" C1FIFOSTA3 equ 0178h ;# ">
"15736
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 15736: __asm("C1FIFOSTA3L equ 0178h");
[; <" C1FIFOSTA3L equ 0178h ;# ">
"15798
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 15798: __asm("C1FIFOSTA3H equ 0179h");
[; <" C1FIFOSTA3H equ 0179h ;# ">
"15850
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 15850: __asm("C1FIFOSTA3U equ 017Ah");
[; <" C1FIFOSTA3U equ 017Ah ;# ">
"15857
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 15857: __asm("C1FIFOSTA3T equ 017Bh");
[; <" C1FIFOSTA3T equ 017Bh ;# ">
"15864
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 15864: __asm("C1FIFOUA3 equ 017Ch");
[; <" C1FIFOUA3 equ 017Ch ;# ">
"15871
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 15871: __asm("C1FIFOUA3L equ 017Ch");
[; <" C1FIFOUA3L equ 017Ch ;# ">
"15941
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 15941: __asm("C1FIFOUA3H equ 017Dh");
[; <" C1FIFOUA3H equ 017Dh ;# ">
"16011
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 16011: __asm("C1FIFOUA3U equ 017Eh");
[; <" C1FIFOUA3U equ 017Eh ;# ">
"16081
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 16081: __asm("C1FIFOUA3T equ 017Fh");
[; <" C1FIFOUA3T equ 017Fh ;# ">
"16151
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 16151: __asm("C1FLTCON0L equ 0180h");
[; <" C1FLTCON0L equ 0180h ;# ">
"16210
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 16210: __asm("C1FLTCON0H equ 0181h");
[; <" C1FLTCON0H equ 0181h ;# ">
"16269
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 16269: __asm("C1FLTCON0U equ 0182h");
[; <" C1FLTCON0U equ 0182h ;# ">
"16328
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 16328: __asm("C1FLTCON0T equ 0183h");
[; <" C1FLTCON0T equ 0183h ;# ">
"16387
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 16387: __asm("C1FLTCON1L equ 0184h");
[; <" C1FLTCON1L equ 0184h ;# ">
"16446
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 16446: __asm("C1FLTCON1H equ 0185h");
[; <" C1FLTCON1H equ 0185h ;# ">
"16505
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 16505: __asm("C1FLTCON1U equ 0186h");
[; <" C1FLTCON1U equ 0186h ;# ">
"16564
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 16564: __asm("C1FLTCON1T equ 0187h");
[; <" C1FLTCON1T equ 0187h ;# ">
"16623
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 16623: __asm("C1FLTCON2L equ 0188h");
[; <" C1FLTCON2L equ 0188h ;# ">
"16682
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 16682: __asm("C1FLTCON2H equ 0189h");
[; <" C1FLTCON2H equ 0189h ;# ">
"16741
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 16741: __asm("C1FLTCON2U equ 018Ah");
[; <" C1FLTCON2U equ 018Ah ;# ">
"16800
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 16800: __asm("C1FLTCON2T equ 018Bh");
[; <" C1FLTCON2T equ 018Bh ;# ">
"16859
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 16859: __asm("C1FLTOBJ0 equ 018Ch");
[; <" C1FLTOBJ0 equ 018Ch ;# ">
"16866
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 16866: __asm("C1FLTOBJ0L equ 018Ch");
[; <" C1FLTOBJ0L equ 018Ch ;# ">
"16936
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 16936: __asm("C1FLTOBJ0H equ 018Dh");
[; <" C1FLTOBJ0H equ 018Dh ;# ">
"17012
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 17012: __asm("C1FLTOBJ0U equ 018Eh");
[; <" C1FLTOBJ0U equ 018Eh ;# ">
"17082
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 17082: __asm("C1FLTOBJ0T equ 018Fh");
[; <" C1FLTOBJ0T equ 018Fh ;# ">
"17146
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 17146: __asm("C1MASK0 equ 0190h");
[; <" C1MASK0 equ 0190h ;# ">
"17153
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 17153: __asm("C1MASK0L equ 0190h");
[; <" C1MASK0L equ 0190h ;# ">
"17223
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 17223: __asm("C1MASK0H equ 0191h");
[; <" C1MASK0H equ 0191h ;# ">
"17299
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 17299: __asm("C1MASK0U equ 0192h");
[; <" C1MASK0U equ 0192h ;# ">
"17369
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 17369: __asm("C1MASK0T equ 0193h");
[; <" C1MASK0T equ 0193h ;# ">
"17433
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 17433: __asm("C1FLTOBJ1 equ 0194h");
[; <" C1FLTOBJ1 equ 0194h ;# ">
"17440
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 17440: __asm("C1FLTOBJ1L equ 0194h");
[; <" C1FLTOBJ1L equ 0194h ;# ">
"17510
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 17510: __asm("C1FLTOBJ1H equ 0195h");
[; <" C1FLTOBJ1H equ 0195h ;# ">
"17586
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 17586: __asm("C1FLTOBJ1U equ 0196h");
[; <" C1FLTOBJ1U equ 0196h ;# ">
"17656
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 17656: __asm("C1FLTOBJ1T equ 0197h");
[; <" C1FLTOBJ1T equ 0197h ;# ">
"17720
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 17720: __asm("C1MASK1 equ 0198h");
[; <" C1MASK1 equ 0198h ;# ">
"17727
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 17727: __asm("C1MASK1L equ 0198h");
[; <" C1MASK1L equ 0198h ;# ">
"17797
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 17797: __asm("C1MASK1H equ 0199h");
[; <" C1MASK1H equ 0199h ;# ">
"17873
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 17873: __asm("C1MASK1U equ 019Ah");
[; <" C1MASK1U equ 019Ah ;# ">
"17943
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 17943: __asm("C1MASK1T equ 019Bh");
[; <" C1MASK1T equ 019Bh ;# ">
"18007
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 18007: __asm("C1FLTOBJ2 equ 019Ch");
[; <" C1FLTOBJ2 equ 019Ch ;# ">
"18014
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 18014: __asm("C1FLTOBJ2L equ 019Ch");
[; <" C1FLTOBJ2L equ 019Ch ;# ">
"18084
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 18084: __asm("C1FLTOBJ2H equ 019Dh");
[; <" C1FLTOBJ2H equ 019Dh ;# ">
"18160
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 18160: __asm("C1FLTOBJ2U equ 019Eh");
[; <" C1FLTOBJ2U equ 019Eh ;# ">
"18230
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 18230: __asm("C1FLTOBJ2T equ 019Fh");
[; <" C1FLTOBJ2T equ 019Fh ;# ">
"18294
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 18294: __asm("C1MASK2 equ 01A0h");
[; <" C1MASK2 equ 01A0h ;# ">
"18301
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 18301: __asm("C1MASK2L equ 01A0h");
[; <" C1MASK2L equ 01A0h ;# ">
"18371
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 18371: __asm("C1MASK2H equ 01A1h");
[; <" C1MASK2H equ 01A1h ;# ">
"18447
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 18447: __asm("C1MASK2U equ 01A2h");
[; <" C1MASK2U equ 01A2h ;# ">
"18517
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 18517: __asm("C1MASK2T equ 01A3h");
[; <" C1MASK2T equ 01A3h ;# ">
"18581
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 18581: __asm("C1FLTOBJ3 equ 01A4h");
[; <" C1FLTOBJ3 equ 01A4h ;# ">
"18588
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 18588: __asm("C1FLTOBJ3L equ 01A4h");
[; <" C1FLTOBJ3L equ 01A4h ;# ">
"18658
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 18658: __asm("C1FLTOBJ3H equ 01A5h");
[; <" C1FLTOBJ3H equ 01A5h ;# ">
"18734
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 18734: __asm("C1FLTOBJ3U equ 01A6h");
[; <" C1FLTOBJ3U equ 01A6h ;# ">
"18804
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 18804: __asm("C1FLTOBJ3T equ 01A7h");
[; <" C1FLTOBJ3T equ 01A7h ;# ">
"18868
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 18868: __asm("C1MASK3 equ 01A8h");
[; <" C1MASK3 equ 01A8h ;# ">
"18875
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 18875: __asm("C1MASK3L equ 01A8h");
[; <" C1MASK3L equ 01A8h ;# ">
"18945
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 18945: __asm("C1MASK3H equ 01A9h");
[; <" C1MASK3H equ 01A9h ;# ">
"19021
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 19021: __asm("C1MASK3U equ 01AAh");
[; <" C1MASK3U equ 01AAh ;# ">
"19091
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 19091: __asm("C1MASK3T equ 01ABh");
[; <" C1MASK3T equ 01ABh ;# ">
"19155
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 19155: __asm("C1FLTOBJ4 equ 01ACh");
[; <" C1FLTOBJ4 equ 01ACh ;# ">
"19162
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 19162: __asm("C1FLTOBJ4L equ 01ACh");
[; <" C1FLTOBJ4L equ 01ACh ;# ">
"19232
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 19232: __asm("C1FLTOBJ4H equ 01ADh");
[; <" C1FLTOBJ4H equ 01ADh ;# ">
"19308
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 19308: __asm("C1FLTOBJ4U equ 01AEh");
[; <" C1FLTOBJ4U equ 01AEh ;# ">
"19378
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 19378: __asm("C1FLTOBJ4T equ 01AFh");
[; <" C1FLTOBJ4T equ 01AFh ;# ">
"19442
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 19442: __asm("C1MASK4 equ 01B0h");
[; <" C1MASK4 equ 01B0h ;# ">
"19449
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 19449: __asm("C1MASK4L equ 01B0h");
[; <" C1MASK4L equ 01B0h ;# ">
"19519
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 19519: __asm("C1MASK4H equ 01B1h");
[; <" C1MASK4H equ 01B1h ;# ">
"19595
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 19595: __asm("C1MASK4U equ 01B2h");
[; <" C1MASK4U equ 01B2h ;# ">
"19665
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 19665: __asm("C1MASK4T equ 01B3h");
[; <" C1MASK4T equ 01B3h ;# ">
"19729
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 19729: __asm("C1FLTOBJ5 equ 01B4h");
[; <" C1FLTOBJ5 equ 01B4h ;# ">
"19736
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 19736: __asm("C1FLTOBJ5L equ 01B4h");
[; <" C1FLTOBJ5L equ 01B4h ;# ">
"19806
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 19806: __asm("C1FLTOBJ5H equ 01B5h");
[; <" C1FLTOBJ5H equ 01B5h ;# ">
"19882
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 19882: __asm("C1FLTOBJ5U equ 01B6h");
[; <" C1FLTOBJ5U equ 01B6h ;# ">
"19952
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 19952: __asm("C1FLTOBJ5T equ 01B7h");
[; <" C1FLTOBJ5T equ 01B7h ;# ">
"20016
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 20016: __asm("C1MASK5 equ 01B8h");
[; <" C1MASK5 equ 01B8h ;# ">
"20023
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 20023: __asm("C1MASK5L equ 01B8h");
[; <" C1MASK5L equ 01B8h ;# ">
"20093
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 20093: __asm("C1MASK5H equ 01B9h");
[; <" C1MASK5H equ 01B9h ;# ">
"20169
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 20169: __asm("C1MASK5U equ 01BAh");
[; <" C1MASK5U equ 01BAh ;# ">
"20239
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 20239: __asm("C1MASK5T equ 01BBh");
[; <" C1MASK5T equ 01BBh ;# ">
"20303
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 20303: __asm("C1FLTOBJ6 equ 01BCh");
[; <" C1FLTOBJ6 equ 01BCh ;# ">
"20310
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 20310: __asm("C1FLTOBJ6L equ 01BCh");
[; <" C1FLTOBJ6L equ 01BCh ;# ">
"20380
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 20380: __asm("C1FLTOBJ6H equ 01BDh");
[; <" C1FLTOBJ6H equ 01BDh ;# ">
"20456
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 20456: __asm("C1FLTOBJ6U equ 01BEh");
[; <" C1FLTOBJ6U equ 01BEh ;# ">
"20526
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 20526: __asm("C1FLTOBJ6T equ 01BFh");
[; <" C1FLTOBJ6T equ 01BFh ;# ">
"20590
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 20590: __asm("C1MASK6 equ 01C0h");
[; <" C1MASK6 equ 01C0h ;# ">
"20597
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 20597: __asm("C1MASK6L equ 01C0h");
[; <" C1MASK6L equ 01C0h ;# ">
"20667
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 20667: __asm("C1MASK6H equ 01C1h");
[; <" C1MASK6H equ 01C1h ;# ">
"20743
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 20743: __asm("C1MASK6U equ 01C2h");
[; <" C1MASK6U equ 01C2h ;# ">
"20813
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 20813: __asm("C1MASK6T equ 01C3h");
[; <" C1MASK6T equ 01C3h ;# ">
"20877
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 20877: __asm("C1FLTOBJ7 equ 01C4h");
[; <" C1FLTOBJ7 equ 01C4h ;# ">
"20884
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 20884: __asm("C1FLTOBJ7L equ 01C4h");
[; <" C1FLTOBJ7L equ 01C4h ;# ">
"20954
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 20954: __asm("C1FLTOBJ7H equ 01C5h");
[; <" C1FLTOBJ7H equ 01C5h ;# ">
"21030
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 21030: __asm("C1FLTOBJ7U equ 01C6h");
[; <" C1FLTOBJ7U equ 01C6h ;# ">
"21100
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 21100: __asm("C1FLTOBJ7T equ 01C7h");
[; <" C1FLTOBJ7T equ 01C7h ;# ">
"21164
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 21164: __asm("C1MASK7 equ 01C8h");
[; <" C1MASK7 equ 01C8h ;# ">
"21171
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 21171: __asm("C1MASK7L equ 01C8h");
[; <" C1MASK7L equ 01C8h ;# ">
"21241
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 21241: __asm("C1MASK7H equ 01C9h");
[; <" C1MASK7H equ 01C9h ;# ">
"21317
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 21317: __asm("C1MASK7U equ 01CAh");
[; <" C1MASK7U equ 01CAh ;# ">
"21387
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 21387: __asm("C1MASK7T equ 01CBh");
[; <" C1MASK7T equ 01CBh ;# ">
"21451
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 21451: __asm("C1FLTOBJ8 equ 01CCh");
[; <" C1FLTOBJ8 equ 01CCh ;# ">
"21458
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 21458: __asm("C1FLTOBJ8L equ 01CCh");
[; <" C1FLTOBJ8L equ 01CCh ;# ">
"21528
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 21528: __asm("C1FLTOBJ8H equ 01CDh");
[; <" C1FLTOBJ8H equ 01CDh ;# ">
"21604
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 21604: __asm("C1FLTOBJ8U equ 01CEh");
[; <" C1FLTOBJ8U equ 01CEh ;# ">
"21674
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 21674: __asm("C1FLTOBJ8T equ 01CFh");
[; <" C1FLTOBJ8T equ 01CFh ;# ">
"21738
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 21738: __asm("C1MASK8 equ 01D0h");
[; <" C1MASK8 equ 01D0h ;# ">
"21745
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 21745: __asm("C1MASK8L equ 01D0h");
[; <" C1MASK8L equ 01D0h ;# ">
"21815
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 21815: __asm("C1MASK8H equ 01D1h");
[; <" C1MASK8H equ 01D1h ;# ">
"21891
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 21891: __asm("C1MASK8U equ 01D2h");
[; <" C1MASK8U equ 01D2h ;# ">
"21961
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 21961: __asm("C1MASK8T equ 01D3h");
[; <" C1MASK8T equ 01D3h ;# ">
"22025
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 22025: __asm("C1FLTOBJ9 equ 01D4h");
[; <" C1FLTOBJ9 equ 01D4h ;# ">
"22032
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 22032: __asm("C1FLTOBJ9L equ 01D4h");
[; <" C1FLTOBJ9L equ 01D4h ;# ">
"22102
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 22102: __asm("C1FLTOBJ9H equ 01D5h");
[; <" C1FLTOBJ9H equ 01D5h ;# ">
"22178
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 22178: __asm("C1FLTOBJ9U equ 01D6h");
[; <" C1FLTOBJ9U equ 01D6h ;# ">
"22248
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 22248: __asm("C1FLTOBJ9T equ 01D7h");
[; <" C1FLTOBJ9T equ 01D7h ;# ">
"22312
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 22312: __asm("C1MASK9 equ 01D8h");
[; <" C1MASK9 equ 01D8h ;# ">
"22319
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 22319: __asm("C1MASK9L equ 01D8h");
[; <" C1MASK9L equ 01D8h ;# ">
"22389
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 22389: __asm("C1MASK9H equ 01D9h");
[; <" C1MASK9H equ 01D9h ;# ">
"22465
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 22465: __asm("C1MASK9U equ 01DAh");
[; <" C1MASK9U equ 01DAh ;# ">
"22535
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 22535: __asm("C1MASK9T equ 01DBh");
[; <" C1MASK9T equ 01DBh ;# ">
"22599
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 22599: __asm("C1FLTOBJ10 equ 01DCh");
[; <" C1FLTOBJ10 equ 01DCh ;# ">
"22606
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 22606: __asm("C1FLTOBJ10L equ 01DCh");
[; <" C1FLTOBJ10L equ 01DCh ;# ">
"22676
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 22676: __asm("C1FLTOBJ10H equ 01DDh");
[; <" C1FLTOBJ10H equ 01DDh ;# ">
"22752
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 22752: __asm("C1FLTOBJ10U equ 01DEh");
[; <" C1FLTOBJ10U equ 01DEh ;# ">
"22822
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 22822: __asm("C1FLTOBJ10T equ 01DFh");
[; <" C1FLTOBJ10T equ 01DFh ;# ">
"22886
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 22886: __asm("C1MASK10 equ 01E0h");
[; <" C1MASK10 equ 01E0h ;# ">
"22893
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 22893: __asm("C1MASK10L equ 01E0h");
[; <" C1MASK10L equ 01E0h ;# ">
"22963
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 22963: __asm("C1MASK10H equ 01E1h");
[; <" C1MASK10H equ 01E1h ;# ">
"23039
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 23039: __asm("C1MASK10U equ 01E2h");
[; <" C1MASK10U equ 01E2h ;# ">
"23109
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 23109: __asm("C1MASK10T equ 01E3h");
[; <" C1MASK10T equ 01E3h ;# ">
"23173
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 23173: __asm("C1FLTOBJ11 equ 01E4h");
[; <" C1FLTOBJ11 equ 01E4h ;# ">
"23180
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 23180: __asm("C1FLTOBJ11L equ 01E4h");
[; <" C1FLTOBJ11L equ 01E4h ;# ">
"23250
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 23250: __asm("C1FLTOBJ11H equ 01E5h");
[; <" C1FLTOBJ11H equ 01E5h ;# ">
"23326
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 23326: __asm("C1FLTOBJ11U equ 01E6h");
[; <" C1FLTOBJ11U equ 01E6h ;# ">
"23396
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 23396: __asm("C1FLTOBJ11T equ 01E7h");
[; <" C1FLTOBJ11T equ 01E7h ;# ">
"23460
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 23460: __asm("C1MASK11 equ 01E8h");
[; <" C1MASK11 equ 01E8h ;# ">
"23467
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 23467: __asm("C1MASK11L equ 01E8h");
[; <" C1MASK11L equ 01E8h ;# ">
"23537
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 23537: __asm("C1MASK11H equ 01E9h");
[; <" C1MASK11H equ 01E9h ;# ">
"23613
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 23613: __asm("C1MASK11U equ 01EAh");
[; <" C1MASK11U equ 01EAh ;# ">
"23683
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 23683: __asm("C1MASK11T equ 01EBh");
[; <" C1MASK11T equ 01EBh ;# ">
"23747
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 23747: __asm("PPSLOCK equ 0200h");
[; <" PPSLOCK equ 0200h ;# ">
"23767
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 23767: __asm("RA0PPS equ 0201h");
[; <" RA0PPS equ 0201h ;# ">
"23817
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 23817: __asm("RA1PPS equ 0202h");
[; <" RA1PPS equ 0202h ;# ">
"23867
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 23867: __asm("RA2PPS equ 0203h");
[; <" RA2PPS equ 0203h ;# ">
"23917
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 23917: __asm("RA3PPS equ 0204h");
[; <" RA3PPS equ 0204h ;# ">
"23967
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 23967: __asm("RA4PPS equ 0205h");
[; <" RA4PPS equ 0205h ;# ">
"24017
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 24017: __asm("RA5PPS equ 0206h");
[; <" RA5PPS equ 0206h ;# ">
"24067
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 24067: __asm("RA6PPS equ 0207h");
[; <" RA6PPS equ 0207h ;# ">
"24117
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 24117: __asm("RA7PPS equ 0208h");
[; <" RA7PPS equ 0208h ;# ">
"24167
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 24167: __asm("RB0PPS equ 0209h");
[; <" RB0PPS equ 0209h ;# ">
"24217
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 24217: __asm("RB1PPS equ 020Ah");
[; <" RB1PPS equ 020Ah ;# ">
"24267
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 24267: __asm("RB2PPS equ 020Bh");
[; <" RB2PPS equ 020Bh ;# ">
"24317
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 24317: __asm("RB3PPS equ 020Ch");
[; <" RB3PPS equ 020Ch ;# ">
"24367
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 24367: __asm("RB4PPS equ 020Dh");
[; <" RB4PPS equ 020Dh ;# ">
"24417
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 24417: __asm("RB5PPS equ 020Eh");
[; <" RB5PPS equ 020Eh ;# ">
"24467
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 24467: __asm("RB6PPS equ 020Fh");
[; <" RB6PPS equ 020Fh ;# ">
"24517
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 24517: __asm("RB7PPS equ 0210h");
[; <" RB7PPS equ 0210h ;# ">
"24567
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 24567: __asm("RC0PPS equ 0211h");
[; <" RC0PPS equ 0211h ;# ">
"24617
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 24617: __asm("RC1PPS equ 0212h");
[; <" RC1PPS equ 0212h ;# ">
"24667
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 24667: __asm("RC2PPS equ 0213h");
[; <" RC2PPS equ 0213h ;# ">
"24717
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 24717: __asm("RC3PPS equ 0214h");
[; <" RC3PPS equ 0214h ;# ">
"24767
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 24767: __asm("RC4PPS equ 0215h");
[; <" RC4PPS equ 0215h ;# ">
"24817
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 24817: __asm("RC5PPS equ 0216h");
[; <" RC5PPS equ 0216h ;# ">
"24867
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 24867: __asm("RC6PPS equ 0217h");
[; <" RC6PPS equ 0217h ;# ">
"24917
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 24917: __asm("RC7PPS equ 0218h");
[; <" RC7PPS equ 0218h ;# ">
"24967
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 24967: __asm("RD0PPS equ 0219h");
[; <" RD0PPS equ 0219h ;# ">
"25017
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 25017: __asm("RD1PPS equ 021Ah");
[; <" RD1PPS equ 021Ah ;# ">
"25067
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 25067: __asm("RD2PPS equ 021Bh");
[; <" RD2PPS equ 021Bh ;# ">
"25117
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 25117: __asm("RD3PPS equ 021Ch");
[; <" RD3PPS equ 021Ch ;# ">
"25167
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 25167: __asm("RD4PPS equ 021Dh");
[; <" RD4PPS equ 021Dh ;# ">
"25217
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 25217: __asm("RD5PPS equ 021Eh");
[; <" RD5PPS equ 021Eh ;# ">
"25267
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 25267: __asm("RD6PPS equ 021Fh");
[; <" RD6PPS equ 021Fh ;# ">
"25317
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 25317: __asm("RD7PPS equ 0220h");
[; <" RD7PPS equ 0220h ;# ">
"25367
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 25367: __asm("RE0PPS equ 0221h");
[; <" RE0PPS equ 0221h ;# ">
"25417
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 25417: __asm("RE1PPS equ 0222h");
[; <" RE1PPS equ 0222h ;# ">
"25467
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 25467: __asm("RE2PPS equ 0223h");
[; <" RE2PPS equ 0223h ;# ">
"25517
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 25517: __asm("CANRXPPS equ 023Dh");
[; <" CANRXPPS equ 023Dh ;# ">
"25583
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 25583: __asm("INT0PPS equ 023Eh");
[; <" INT0PPS equ 023Eh ;# ">
"25643
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 25643: __asm("INT1PPS equ 023Fh");
[; <" INT1PPS equ 023Fh ;# ">
"25709
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 25709: __asm("INT2PPS equ 0240h");
[; <" INT2PPS equ 0240h ;# ">
"25781
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 25781: __asm("T0CKIPPS equ 0241h");
[; <" T0CKIPPS equ 0241h ;# ">
"25853
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 25853: __asm("T1CKIPPS equ 0242h");
[; <" T1CKIPPS equ 0242h ;# ">
"25925
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 25925: __asm("T1GPPS equ 0243h");
[; <" T1GPPS equ 0243h ;# ">
"25991
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 25991: __asm("T3CKIPPS equ 0244h");
[; <" T3CKIPPS equ 0244h ;# ">
"26063
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 26063: __asm("T3GPPS equ 0245h");
[; <" T3GPPS equ 0245h ;# ">
"26129
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 26129: __asm("T5CKIPPS equ 0246h");
[; <" T5CKIPPS equ 0246h ;# ">
"26201
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 26201: __asm("T5GPPS equ 0247h");
[; <" T5GPPS equ 0247h ;# ">
"26267
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 26267: __asm("T2INPPS equ 0248h");
[; <" T2INPPS equ 0248h ;# ">
"26333
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 26333: __asm("T4INPPS equ 0249h");
[; <" T4INPPS equ 0249h ;# ">
"26399
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 26399: __asm("T6INPPS equ 024Ah");
[; <" T6INPPS equ 024Ah ;# ">
"26465
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 26465: __asm("TUIN0PPS equ 024Bh");
[; <" TUIN0PPS equ 024Bh ;# ">
"26537
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 26537: __asm("TUIN1PPS equ 024Ch");
[; <" TUIN1PPS equ 024Ch ;# ">
"26609
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 26609: __asm("CCP1PPS equ 024Fh");
[; <" CCP1PPS equ 024Fh ;# ">
"26681
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 26681: __asm("CCP2PPS equ 0250h");
[; <" CCP2PPS equ 0250h ;# ">
"26753
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 26753: __asm("CCP3PPS equ 0251h");
[; <" CCP3PPS equ 0251h ;# ">
"26819
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 26819: __asm("PWM1ERSPPS equ 0253h");
[; <" PWM1ERSPPS equ 0253h ;# ">
"26885
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 26885: __asm("PWM2ERSPPS equ 0254h");
[; <" PWM2ERSPPS equ 0254h ;# ">
"26957
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 26957: __asm("PWM3ERSPPS equ 0255h");
[; <" PWM3ERSPPS equ 0255h ;# ">
"27023
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 27023: __asm("PWM4ERSPPS equ 0256h");
[; <" PWM4ERSPPS equ 0256h ;# ">
"27030
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 27030: __asm("PWMIN0PPS equ 0257h");
[; <" PWMIN0PPS equ 0257h ;# ">
"27102
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 27102: __asm("PWMIN1PPS equ 0258h");
[; <" PWMIN1PPS equ 0258h ;# ">
"27174
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 27174: __asm("SMT1WINPPS equ 0259h");
[; <" SMT1WINPPS equ 0259h ;# ">
"27246
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 27246: __asm("SMT1SIGPPS equ 025Ah");
[; <" SMT1SIGPPS equ 025Ah ;# ">
"27318
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 27318: __asm("CWG1PPS equ 025Bh");
[; <" CWG1PPS equ 025Bh ;# ">
"27323
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 27323: __asm("CWG1INPPS equ 025Bh");
[; <" CWG1INPPS equ 025Bh ;# ">
"27528
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 27528: __asm("CWG2PPS equ 025Ch");
[; <" CWG2PPS equ 025Ch ;# ">
"27533
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 27533: __asm("CWG2INPPS equ 025Ch");
[; <" CWG2INPPS equ 025Ch ;# ">
"27738
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 27738: __asm("CWG3PPS equ 025Dh");
[; <" CWG3PPS equ 025Dh ;# ">
"27743
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 27743: __asm("CWG3INPPS equ 025Dh");
[; <" CWG3INPPS equ 025Dh ;# ">
"27948
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 27948: __asm("MD1CARLPPS equ 025Eh");
[; <" MD1CARLPPS equ 025Eh ;# ">
"27953
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 27953: __asm("MDCARLPPS equ 025Eh");
[; <" MDCARLPPS equ 025Eh ;# ">
"28078
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 28078: __asm("MD1CARHPPS equ 025Fh");
[; <" MD1CARHPPS equ 025Fh ;# ">
"28083
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 28083: __asm("MDCARHPPS equ 025Fh");
[; <" MDCARHPPS equ 025Fh ;# ">
"28208
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 28208: __asm("MD1SRCPPS equ 0260h");
[; <" MD1SRCPPS equ 0260h ;# ">
"28213
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 28213: __asm("MDSRCPPS equ 0260h");
[; <" MDSRCPPS equ 0260h ;# ">
"28338
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 28338: __asm("CLCIN0PPS equ 0261h");
[; <" CLCIN0PPS equ 0261h ;# ">
"28404
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 28404: __asm("CLCIN1PPS equ 0262h");
[; <" CLCIN1PPS equ 0262h ;# ">
"28470
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 28470: __asm("CLCIN2PPS equ 0263h");
[; <" CLCIN2PPS equ 0263h ;# ">
"28536
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 28536: __asm("CLCIN3PPS equ 0264h");
[; <" CLCIN3PPS equ 0264h ;# ">
"28602
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 28602: __asm("CLCIN4PPS equ 0265h");
[; <" CLCIN4PPS equ 0265h ;# ">
"28668
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 28668: __asm("CLCIN5PPS equ 0266h");
[; <" CLCIN5PPS equ 0266h ;# ">
"28734
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 28734: __asm("CLCIN6PPS equ 0267h");
[; <" CLCIN6PPS equ 0267h ;# ">
"28800
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 28800: __asm("CLCIN7PPS equ 0268h");
[; <" CLCIN7PPS equ 0268h ;# ">
"28866
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 28866: __asm("ADACTPPS equ 0269h");
[; <" ADACTPPS equ 0269h ;# ">
"28932
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 28932: __asm("SPI1SCKPPS equ 026Ah");
[; <" SPI1SCKPPS equ 026Ah ;# ">
"28998
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 28998: __asm("SPI1SDIPPS equ 026Bh");
[; <" SPI1SDIPPS equ 026Bh ;# ">
"29064
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 29064: __asm("SPI1SSPPS equ 026Ch");
[; <" SPI1SSPPS equ 026Ch ;# ">
"29130
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 29130: __asm("SPI2SCKPPS equ 026Dh");
[; <" SPI2SCKPPS equ 026Dh ;# ">
"29196
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 29196: __asm("SPI2SDIPPS equ 026Eh");
[; <" SPI2SDIPPS equ 026Eh ;# ">
"29262
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 29262: __asm("SPI2SSPPS equ 026Fh");
[; <" SPI2SSPPS equ 026Fh ;# ">
"29328
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 29328: __asm("I2C1SDAPPS equ 0270h");
[; <" I2C1SDAPPS equ 0270h ;# ">
"29394
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 29394: __asm("I2C1SCLPPS equ 0271h");
[; <" I2C1SCLPPS equ 0271h ;# ">
"29460
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 29460: __asm("U1RXPPS equ 0272h");
[; <" U1RXPPS equ 0272h ;# ">
"29532
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 29532: __asm("U1CTSPPS equ 0273h");
[; <" U1CTSPPS equ 0273h ;# ">
"29604
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 29604: __asm("U2RXPPS equ 0274h");
[; <" U2RXPPS equ 0274h ;# ">
"29670
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 29670: __asm("U2CTSPPS equ 0275h");
[; <" U2CTSPPS equ 0275h ;# ">
"29736
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 29736: __asm("U3RXPPS equ 0276h");
[; <" U3RXPPS equ 0276h ;# ">
"29808
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 29808: __asm("U3CTSPPS equ 0277h");
[; <" U3CTSPPS equ 0277h ;# ">
"29880
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 29880: __asm("U4RXPPS equ 0278h");
[; <" U4RXPPS equ 0278h ;# ">
"29946
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 29946: __asm("U4CTSPPS equ 0279h");
[; <" U4CTSPPS equ 0279h ;# ">
"30012
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 30012: __asm("U5RXPPS equ 027Ah");
[; <" U5RXPPS equ 027Ah ;# ">
"30084
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 30084: __asm("U5CTSPPS equ 027Bh");
[; <" U5CTSPPS equ 027Bh ;# ">
"30156
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 30156: __asm("RC4I2C equ 0286h");
[; <" RC4I2C equ 0286h ;# ">
"30288
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 30288: __asm("RC3I2C equ 0287h");
[; <" RC3I2C equ 0287h ;# ">
"30420
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 30420: __asm("RB2I2C equ 0288h");
[; <" RB2I2C equ 0288h ;# ">
"30552
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 30552: __asm("RB1I2C equ 0289h");
[; <" RB1I2C equ 0289h ;# ">
"30684
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 30684: __asm("I2C1RXB equ 028Ah");
[; <" I2C1RXB equ 028Ah ;# ">
"30704
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 30704: __asm("I2C1TXB equ 028Bh");
[; <" I2C1TXB equ 028Bh ;# ">
"30724
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 30724: __asm("I2C1CNTL equ 028Ch");
[; <" I2C1CNTL equ 028Ch ;# ">
"30794
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 30794: __asm("I2C1CNTH equ 028Dh");
[; <" I2C1CNTH equ 028Dh ;# ">
"30864
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 30864: __asm("I2C1ADB0 equ 028Eh");
[; <" I2C1ADB0 equ 028Eh ;# ">
"30884
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 30884: __asm("I2C1ADB1 equ 028Fh");
[; <" I2C1ADB1 equ 028Fh ;# ">
"30904
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 30904: __asm("I2C1ADR0 equ 0290h");
[; <" I2C1ADR0 equ 0290h ;# ">
"30924
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 30924: __asm("I2C1ADR1 equ 0291h");
[; <" I2C1ADR1 equ 0291h ;# ">
"30945
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 30945: __asm("I2C1ADR2 equ 0292h");
[; <" I2C1ADR2 equ 0292h ;# ">
"30965
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 30965: __asm("I2C1ADR3 equ 0293h");
[; <" I2C1ADR3 equ 0293h ;# ">
"30986
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 30986: __asm("I2C1CON0 equ 0294h");
[; <" I2C1CON0 equ 0294h ;# ">
"31063
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 31063: __asm("I2C1CON1 equ 0295h");
[; <" I2C1CON1 equ 0295h ;# ">
"31125
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 31125: __asm("I2C1CON2 equ 0296h");
[; <" I2C1CON2 equ 0296h ;# ">
"31201
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 31201: __asm("I2C1ERR equ 0297h");
[; <" I2C1ERR equ 0297h ;# ">
"31291
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 31291: __asm("I2C1STAT0 equ 0298h");
[; <" I2C1STAT0 equ 0298h ;# ">
"31381
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 31381: __asm("I2C1STAT1 equ 0299h");
[; <" I2C1STAT1 equ 0299h ;# ">
"31428
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 31428: __asm("I2C1PIR equ 029Ah");
[; <" I2C1PIR equ 029Ah ;# ">
"31530
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 31530: __asm("I2C1PIE equ 029Bh");
[; <" I2C1PIE equ 029Bh ;# ">
"31632
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 31632: __asm("I2C1BTO equ 029Ch");
[; <" I2C1BTO equ 029Ch ;# ">
"31702
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 31702: __asm("I2C1BAUD equ 029Dh");
[; <" I2C1BAUD equ 029Dh ;# ">
"31722
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 31722: __asm("I2C1CLK equ 029Eh");
[; <" I2C1CLK equ 029Eh ;# ">
"31814
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 31814: __asm("I2C1BTOC equ 029Fh");
[; <" I2C1BTOC equ 029Fh ;# ">
"31894
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 31894: __asm("U1RXB equ 02A1h");
[; <" U1RXB equ 02A1h ;# ">
"31899
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 31899: __asm("U1RXBL equ 02A1h");
[; <" U1RXBL equ 02A1h ;# ">
"31932
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 31932: __asm("U1RXCHK equ 02A2h");
[; <" U1RXCHK equ 02A2h ;# ">
"31952
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 31952: __asm("U1TXB equ 02A3h");
[; <" U1TXB equ 02A3h ;# ">
"31957
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 31957: __asm("U1TXBL equ 02A3h");
[; <" U1TXBL equ 02A3h ;# ">
"31990
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 31990: __asm("U1TXCHK equ 02A4h");
[; <" U1TXCHK equ 02A4h ;# ">
"32010
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 32010: __asm("U1P1 equ 02A5h");
[; <" U1P1 equ 02A5h ;# ">
"32017
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 32017: __asm("U1P1L equ 02A5h");
[; <" U1P1L equ 02A5h ;# ">
"32037
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 32037: __asm("U1P1H equ 02A6h");
[; <" U1P1H equ 02A6h ;# ">
"32057
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 32057: __asm("U1P2 equ 02A7h");
[; <" U1P2 equ 02A7h ;# ">
"32064
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 32064: __asm("U1P2L equ 02A7h");
[; <" U1P2L equ 02A7h ;# ">
"32084
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 32084: __asm("U1P2H equ 02A8h");
[; <" U1P2H equ 02A8h ;# ">
"32104
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 32104: __asm("U1P3 equ 02A9h");
[; <" U1P3 equ 02A9h ;# ">
"32111
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 32111: __asm("U1P3L equ 02A9h");
[; <" U1P3L equ 02A9h ;# ">
"32131
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 32131: __asm("U1P3H equ 02AAh");
[; <" U1P3H equ 02AAh ;# ">
"32151
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 32151: __asm("U1CON0 equ 02ABh");
[; <" U1CON0 equ 02ABh ;# ">
"32279
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 32279: __asm("U1CON1 equ 02ACh");
[; <" U1CON1 equ 02ACh ;# ">
"32359
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 32359: __asm("U1CON2 equ 02ADh");
[; <" U1CON2 equ 02ADh ;# ">
"32501
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 32501: __asm("U1BRG equ 02AEh");
[; <" U1BRG equ 02AEh ;# ">
"32508
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 32508: __asm("U1BRGL equ 02AEh");
[; <" U1BRGL equ 02AEh ;# ">
"32528
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 32528: __asm("U1BRGH equ 02AFh");
[; <" U1BRGH equ 02AFh ;# ">
"32548
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 32548: __asm("U1FIFO equ 02B0h");
[; <" U1FIFO equ 02B0h ;# ">
"32678
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 32678: __asm("U1UIR equ 02B1h");
[; <" U1UIR equ 02B1h ;# ">
"32734
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 32734: __asm("U1ERRIR equ 02B2h");
[; <" U1ERRIR equ 02B2h ;# ">
"32846
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 32846: __asm("U1ERRIE equ 02B3h");
[; <" U1ERRIE equ 02B3h ;# ">
"32958
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 32958: __asm("U2RXB equ 02B4h");
[; <" U2RXB equ 02B4h ;# ">
"32963
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 32963: __asm("U2RXBL equ 02B4h");
[; <" U2RXBL equ 02B4h ;# ">
"32996
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 32996: __asm("U2RXCHK equ 02B5h");
[; <" U2RXCHK equ 02B5h ;# ">
"33016
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 33016: __asm("U2TXB equ 02B6h");
[; <" U2TXB equ 02B6h ;# ">
"33021
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 33021: __asm("U2TXBL equ 02B6h");
[; <" U2TXBL equ 02B6h ;# ">
"33054
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 33054: __asm("U2TXCHK equ 02B7h");
[; <" U2TXCHK equ 02B7h ;# ">
"33074
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 33074: __asm("U2P1 equ 02B8h");
[; <" U2P1 equ 02B8h ;# ">
"33081
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 33081: __asm("U2P1L equ 02B8h");
[; <" U2P1L equ 02B8h ;# ">
"33101
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 33101: __asm("U2P1H equ 02B9h");
[; <" U2P1H equ 02B9h ;# ">
"33121
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 33121: __asm("U2P2 equ 02BAh");
[; <" U2P2 equ 02BAh ;# ">
"33128
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 33128: __asm("U2P2L equ 02BAh");
[; <" U2P2L equ 02BAh ;# ">
"33148
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 33148: __asm("U2P2H equ 02BBh");
[; <" U2P2H equ 02BBh ;# ">
"33168
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 33168: __asm("U2P3 equ 02BCh");
[; <" U2P3 equ 02BCh ;# ">
"33175
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 33175: __asm("U2P3L equ 02BCh");
[; <" U2P3L equ 02BCh ;# ">
"33195
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 33195: __asm("U2P3H equ 02BDh");
[; <" U2P3H equ 02BDh ;# ">
"33215
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 33215: __asm("U2CON0 equ 02BEh");
[; <" U2CON0 equ 02BEh ;# ">
"33343
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 33343: __asm("U2CON1 equ 02BFh");
[; <" U2CON1 equ 02BFh ;# ">
"33423
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 33423: __asm("U2CON2 equ 02C0h");
[; <" U2CON2 equ 02C0h ;# ">
"33565
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 33565: __asm("U2BRG equ 02C1h");
[; <" U2BRG equ 02C1h ;# ">
"33572
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 33572: __asm("U2BRGL equ 02C1h");
[; <" U2BRGL equ 02C1h ;# ">
"33592
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 33592: __asm("U2BRGH equ 02C2h");
[; <" U2BRGH equ 02C2h ;# ">
"33612
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 33612: __asm("U2FIFO equ 02C3h");
[; <" U2FIFO equ 02C3h ;# ">
"33742
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 33742: __asm("U2UIR equ 02C4h");
[; <" U2UIR equ 02C4h ;# ">
"33798
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 33798: __asm("U2ERRIR equ 02C5h");
[; <" U2ERRIR equ 02C5h ;# ">
"33910
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 33910: __asm("U2ERRIE equ 02C6h");
[; <" U2ERRIE equ 02C6h ;# ">
"34022
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 34022: __asm("U3RXB equ 02C7h");
[; <" U3RXB equ 02C7h ;# ">
"34027
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 34027: __asm("U3RXBL equ 02C7h");
[; <" U3RXBL equ 02C7h ;# ">
"34060
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 34060: __asm("U3TXB equ 02C9h");
[; <" U3TXB equ 02C9h ;# ">
"34065
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 34065: __asm("U3TXBL equ 02C9h");
[; <" U3TXBL equ 02C9h ;# ">
"34098
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 34098: __asm("U3P1 equ 02CBh");
[; <" U3P1 equ 02CBh ;# ">
"34105
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 34105: __asm("U3P1L equ 02CBh");
[; <" U3P1L equ 02CBh ;# ">
"34125
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 34125: __asm("U3P2 equ 02CDh");
[; <" U3P2 equ 02CDh ;# ">
"34132
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 34132: __asm("U3P2L equ 02CDh");
[; <" U3P2L equ 02CDh ;# ">
"34152
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 34152: __asm("U3P3 equ 02CFh");
[; <" U3P3 equ 02CFh ;# ">
"34159
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 34159: __asm("U3P3L equ 02CFh");
[; <" U3P3L equ 02CFh ;# ">
"34179
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 34179: __asm("U3CON0 equ 02D1h");
[; <" U3CON0 equ 02D1h ;# ">
"34295
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 34295: __asm("U3CON1 equ 02D2h");
[; <" U3CON1 equ 02D2h ;# ">
"34375
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 34375: __asm("U3CON2 equ 02D3h");
[; <" U3CON2 equ 02D3h ;# ">
"34507
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 34507: __asm("U3BRG equ 02D4h");
[; <" U3BRG equ 02D4h ;# ">
"34514
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 34514: __asm("U3BRGL equ 02D4h");
[; <" U3BRGL equ 02D4h ;# ">
"34534
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 34534: __asm("U3BRGH equ 02D5h");
[; <" U3BRGH equ 02D5h ;# ">
"34554
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 34554: __asm("U3FIFO equ 02D6h");
[; <" U3FIFO equ 02D6h ;# ">
"34684
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 34684: __asm("U3UIR equ 02D7h");
[; <" U3UIR equ 02D7h ;# ">
"34740
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 34740: __asm("U3ERRIR equ 02D8h");
[; <" U3ERRIR equ 02D8h ;# ">
"34852
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 34852: __asm("U3ERRIE equ 02D9h");
[; <" U3ERRIE equ 02D9h ;# ">
"34964
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 34964: __asm("U4RXB equ 02DAh");
[; <" U4RXB equ 02DAh ;# ">
"34969
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 34969: __asm("U4RXBL equ 02DAh");
[; <" U4RXBL equ 02DAh ;# ">
"35002
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 35002: __asm("U4TXB equ 02DCh");
[; <" U4TXB equ 02DCh ;# ">
"35007
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 35007: __asm("U4TXBL equ 02DCh");
[; <" U4TXBL equ 02DCh ;# ">
"35040
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 35040: __asm("U4P1 equ 02DEh");
[; <" U4P1 equ 02DEh ;# ">
"35047
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 35047: __asm("U4P1L equ 02DEh");
[; <" U4P1L equ 02DEh ;# ">
"35067
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 35067: __asm("U4P2 equ 02E0h");
[; <" U4P2 equ 02E0h ;# ">
"35074
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 35074: __asm("U4P2L equ 02E0h");
[; <" U4P2L equ 02E0h ;# ">
"35094
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 35094: __asm("U4P3 equ 02E2h");
[; <" U4P3 equ 02E2h ;# ">
"35101
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 35101: __asm("U4P3L equ 02E2h");
[; <" U4P3L equ 02E2h ;# ">
"35121
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 35121: __asm("U4CON0 equ 02E4h");
[; <" U4CON0 equ 02E4h ;# ">
"35237
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 35237: __asm("U4CON1 equ 02E5h");
[; <" U4CON1 equ 02E5h ;# ">
"35317
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 35317: __asm("U4CON2 equ 02E6h");
[; <" U4CON2 equ 02E6h ;# ">
"35449
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 35449: __asm("U4BRG equ 02E7h");
[; <" U4BRG equ 02E7h ;# ">
"35456
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 35456: __asm("U4BRGL equ 02E7h");
[; <" U4BRGL equ 02E7h ;# ">
"35476
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 35476: __asm("U4BRGH equ 02E8h");
[; <" U4BRGH equ 02E8h ;# ">
"35496
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 35496: __asm("U4FIFO equ 02E9h");
[; <" U4FIFO equ 02E9h ;# ">
"35626
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 35626: __asm("U4UIR equ 02EAh");
[; <" U4UIR equ 02EAh ;# ">
"35682
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 35682: __asm("U4ERRIR equ 02EBh");
[; <" U4ERRIR equ 02EBh ;# ">
"35794
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 35794: __asm("U4ERRIE equ 02ECh");
[; <" U4ERRIE equ 02ECh ;# ">
"35906
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 35906: __asm("U5RXB equ 02EDh");
[; <" U5RXB equ 02EDh ;# ">
"35911
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 35911: __asm("U5RXBL equ 02EDh");
[; <" U5RXBL equ 02EDh ;# ">
"35944
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 35944: __asm("U5TXB equ 02EFh");
[; <" U5TXB equ 02EFh ;# ">
"35949
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 35949: __asm("U5TXBL equ 02EFh");
[; <" U5TXBL equ 02EFh ;# ">
"35982
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 35982: __asm("U5P1 equ 02F1h");
[; <" U5P1 equ 02F1h ;# ">
"35989
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 35989: __asm("U5P1L equ 02F1h");
[; <" U5P1L equ 02F1h ;# ">
"36009
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 36009: __asm("U5P2 equ 02F3h");
[; <" U5P2 equ 02F3h ;# ">
"36016
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 36016: __asm("U5P2L equ 02F3h");
[; <" U5P2L equ 02F3h ;# ">
"36036
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 36036: __asm("U5P3 equ 02F5h");
[; <" U5P3 equ 02F5h ;# ">
"36043
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 36043: __asm("U5P3L equ 02F5h");
[; <" U5P3L equ 02F5h ;# ">
"36063
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 36063: __asm("U5CON0 equ 02F7h");
[; <" U5CON0 equ 02F7h ;# ">
"36179
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 36179: __asm("U5CON1 equ 02F8h");
[; <" U5CON1 equ 02F8h ;# ">
"36259
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 36259: __asm("U5CON2 equ 02F9h");
[; <" U5CON2 equ 02F9h ;# ">
"36391
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 36391: __asm("U5BRG equ 02FAh");
[; <" U5BRG equ 02FAh ;# ">
"36398
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 36398: __asm("U5BRGL equ 02FAh");
[; <" U5BRGL equ 02FAh ;# ">
"36418
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 36418: __asm("U5BRGH equ 02FBh");
[; <" U5BRGH equ 02FBh ;# ">
"36438
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 36438: __asm("U5FIFO equ 02FCh");
[; <" U5FIFO equ 02FCh ;# ">
"36568
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 36568: __asm("U5UIR equ 02FDh");
[; <" U5UIR equ 02FDh ;# ">
"36624
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 36624: __asm("U5ERRIR equ 02FEh");
[; <" U5ERRIR equ 02FEh ;# ">
"36736
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 36736: __asm("U5ERRIE equ 02FFh");
[; <" U5ERRIE equ 02FFh ;# ">
"36850
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 36850: __asm("SMT1TMR equ 0300h");
[; <" SMT1TMR equ 0300h ;# ">
"36857
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 36857: __asm("SMT1TMRL equ 0300h");
[; <" SMT1TMRL equ 0300h ;# ">
"36985
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 36985: __asm("SMT1TMRH equ 0301h");
[; <" SMT1TMRH equ 0301h ;# ">
"37113
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 37113: __asm("SMT1TMRU equ 0302h");
[; <" SMT1TMRU equ 0302h ;# ">
"37243
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 37243: __asm("SMT1CPR equ 0303h");
[; <" SMT1CPR equ 0303h ;# ">
"37250
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 37250: __asm("SMT1CPRL equ 0303h");
[; <" SMT1CPRL equ 0303h ;# ">
"37378
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 37378: __asm("SMT1CPRH equ 0304h");
[; <" SMT1CPRH equ 0304h ;# ">
"37506
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 37506: __asm("SMT1CPRU equ 0305h");
[; <" SMT1CPRU equ 0305h ;# ">
"37636
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 37636: __asm("SMT1CPW equ 0306h");
[; <" SMT1CPW equ 0306h ;# ">
"37643
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 37643: __asm("SMT1CPWL equ 0306h");
[; <" SMT1CPWL equ 0306h ;# ">
"37771
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 37771: __asm("SMT1CPWH equ 0307h");
[; <" SMT1CPWH equ 0307h ;# ">
"37899
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 37899: __asm("SMT1CPWU equ 0308h");
[; <" SMT1CPWU equ 0308h ;# ">
"38029
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 38029: __asm("SMT1PR equ 0309h");
[; <" SMT1PR equ 0309h ;# ">
"38036
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 38036: __asm("SMT1PRL equ 0309h");
[; <" SMT1PRL equ 0309h ;# ">
"38164
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 38164: __asm("SMT1PRH equ 030Ah");
[; <" SMT1PRH equ 030Ah ;# ">
"38292
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 38292: __asm("SMT1PRU equ 030Bh");
[; <" SMT1PRU equ 030Bh ;# ">
"38420
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 38420: __asm("SMT1CON0 equ 030Ch");
[; <" SMT1CON0 equ 030Ch ;# ">
"38538
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 38538: __asm("SMT1CON1 equ 030Dh");
[; <" SMT1CON1 equ 030Dh ;# ">
"38618
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 38618: __asm("SMT1STAT equ 030Eh");
[; <" SMT1STAT equ 030Eh ;# ">
"38717
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 38717: __asm("SMT1CLK equ 030Fh");
[; <" SMT1CLK equ 030Fh ;# ">
"38785
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 38785: __asm("SMT1SIG equ 0310h");
[; <" SMT1SIG equ 0310h ;# ">
"38877
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 38877: __asm("SMT1WIN equ 0311h");
[; <" SMT1WIN equ 0311h ;# ">
"38969
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 38969: __asm("TMR0L equ 0318h");
[; <" TMR0L equ 0318h ;# ">
"38974
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 38974: __asm("TMR0 equ 0318h");
[; <" TMR0 equ 0318h ;# ">
"39107
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 39107: __asm("TMR0H equ 0319h");
[; <" TMR0H equ 0319h ;# ">
"39112
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 39112: __asm("PR0 equ 0319h");
[; <" PR0 equ 0319h ;# ">
"39361
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 39361: __asm("T0CON0 equ 031Ah");
[; <" T0CON0 equ 031Ah ;# ">
"39485
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 39485: __asm("T0CON1 equ 031Bh");
[; <" T0CON1 equ 031Bh ;# ">
"39627
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 39627: __asm("TMR1 equ 031Ch");
[; <" TMR1 equ 031Ch ;# ">
"39634
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 39634: __asm("TMR1L equ 031Ch");
[; <" TMR1L equ 031Ch ;# ">
"39754
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 39754: __asm("TMR1H equ 031Dh");
[; <" TMR1H equ 031Dh ;# ">
"39874
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 39874: __asm("T1CON equ 031Eh");
[; <" T1CON equ 031Eh ;# ">
"39879
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 39879: __asm("TMR1CON equ 031Eh");
[; <" TMR1CON equ 031Eh ;# ">
"40096
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 40096: __asm("T1GCON equ 031Fh");
[; <" T1GCON equ 031Fh ;# ">
"40101
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 40101: __asm("TMR1GCON equ 031Fh");
[; <" TMR1GCON equ 031Fh ;# ">
"40382
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 40382: __asm("T1GATE equ 0320h");
[; <" T1GATE equ 0320h ;# ">
"40387
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 40387: __asm("TMR1GATE equ 0320h");
[; <" TMR1GATE equ 0320h ;# ">
"40548
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 40548: __asm("T1CLK equ 0321h");
[; <" T1CLK equ 0321h ;# ">
"40553
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 40553: __asm("TMR1CLK equ 0321h");
[; <" TMR1CLK equ 0321h ;# ">
"40557
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 40557: __asm("PR1 equ 0321h");
[; <" PR1 equ 0321h ;# ">
"40794
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 40794: __asm("T2TMR equ 0322h");
[; <" T2TMR equ 0322h ;# ">
"40799
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 40799: __asm("TMR2 equ 0322h");
[; <" TMR2 equ 0322h ;# ">
"40832
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 40832: __asm("T2PR equ 0323h");
[; <" T2PR equ 0323h ;# ">
"40837
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 40837: __asm("PR2 equ 0323h");
[; <" PR2 equ 0323h ;# ">
"40870
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 40870: __asm("T2CON equ 0324h");
[; <" T2CON equ 0324h ;# ">
"41016
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 41016: __asm("T2HLT equ 0325h");
[; <" T2HLT equ 0325h ;# ">
"41144
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 41144: __asm("T2CLKCON equ 0326h");
[; <" T2CLKCON equ 0326h ;# ">
"41149
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 41149: __asm("T2CLK equ 0326h");
[; <" T2CLK equ 0326h ;# ">
"41302
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 41302: __asm("T2RST equ 0327h");
[; <" T2RST equ 0327h ;# ">
"41394
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 41394: __asm("TMR3 equ 0328h");
[; <" TMR3 equ 0328h ;# ">
"41401
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 41401: __asm("TMR3L equ 0328h");
[; <" TMR3L equ 0328h ;# ">
"41521
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 41521: __asm("TMR3H equ 0329h");
[; <" TMR3H equ 0329h ;# ">
"41641
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 41641: __asm("T3CON equ 032Ah");
[; <" T3CON equ 032Ah ;# ">
"41646
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 41646: __asm("TMR3CON equ 032Ah");
[; <" TMR3CON equ 032Ah ;# ">
"41863
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 41863: __asm("T3GCON equ 032Bh");
[; <" T3GCON equ 032Bh ;# ">
"41868
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 41868: __asm("TMR3GCON equ 032Bh");
[; <" TMR3GCON equ 032Bh ;# ">
"42149
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 42149: __asm("T3GATE equ 032Ch");
[; <" T3GATE equ 032Ch ;# ">
"42154
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 42154: __asm("TMR3GATE equ 032Ch");
[; <" TMR3GATE equ 032Ch ;# ">
"42315
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 42315: __asm("T3CLK equ 032Dh");
[; <" T3CLK equ 032Dh ;# ">
"42320
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 42320: __asm("TMR3CLK equ 032Dh");
[; <" TMR3CLK equ 032Dh ;# ">
"42324
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 42324: __asm("PR3 equ 032Dh");
[; <" PR3 equ 032Dh ;# ">
"42561
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 42561: __asm("T4TMR equ 032Eh");
[; <" T4TMR equ 032Eh ;# ">
"42566
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 42566: __asm("TMR4 equ 032Eh");
[; <" TMR4 equ 032Eh ;# ">
"42599
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 42599: __asm("T4PR equ 032Fh");
[; <" T4PR equ 032Fh ;# ">
"42604
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 42604: __asm("PR4 equ 032Fh");
[; <" PR4 equ 032Fh ;# ">
"42637
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 42637: __asm("T4CON equ 0330h");
[; <" T4CON equ 0330h ;# ">
"42783
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 42783: __asm("T4HLT equ 0331h");
[; <" T4HLT equ 0331h ;# ">
"42911
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 42911: __asm("T4CLKCON equ 0332h");
[; <" T4CLKCON equ 0332h ;# ">
"42916
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 42916: __asm("T4CLK equ 0332h");
[; <" T4CLK equ 0332h ;# ">
"43069
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 43069: __asm("T4RST equ 0333h");
[; <" T4RST equ 0333h ;# ">
"43161
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 43161: __asm("TMR5 equ 0334h");
[; <" TMR5 equ 0334h ;# ">
"43168
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 43168: __asm("TMR5L equ 0334h");
[; <" TMR5L equ 0334h ;# ">
"43288
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 43288: __asm("TMR5H equ 0335h");
[; <" TMR5H equ 0335h ;# ">
"43408
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 43408: __asm("T5CON equ 0336h");
[; <" T5CON equ 0336h ;# ">
"43413
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 43413: __asm("TMR5CON equ 0336h");
[; <" TMR5CON equ 0336h ;# ">
"43630
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 43630: __asm("T5GCON equ 0337h");
[; <" T5GCON equ 0337h ;# ">
"43635
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 43635: __asm("TMR5GCON equ 0337h");
[; <" TMR5GCON equ 0337h ;# ">
"43916
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 43916: __asm("T5GATE equ 0338h");
[; <" T5GATE equ 0338h ;# ">
"43921
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 43921: __asm("TMR5GATE equ 0338h");
[; <" TMR5GATE equ 0338h ;# ">
"44082
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 44082: __asm("T5CLK equ 0339h");
[; <" T5CLK equ 0339h ;# ">
"44087
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 44087: __asm("TMR5CLK equ 0339h");
[; <" TMR5CLK equ 0339h ;# ">
"44091
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 44091: __asm("PR5 equ 0339h");
[; <" PR5 equ 0339h ;# ">
"44328
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 44328: __asm("T6TMR equ 033Ah");
[; <" T6TMR equ 033Ah ;# ">
"44333
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 44333: __asm("TMR6 equ 033Ah");
[; <" TMR6 equ 033Ah ;# ">
"44366
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 44366: __asm("T6PR equ 033Bh");
[; <" T6PR equ 033Bh ;# ">
"44371
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 44371: __asm("PR6 equ 033Bh");
[; <" PR6 equ 033Bh ;# ">
"44404
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 44404: __asm("T6CON equ 033Ch");
[; <" T6CON equ 033Ch ;# ">
"44550
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 44550: __asm("T6HLT equ 033Dh");
[; <" T6HLT equ 033Dh ;# ">
"44678
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 44678: __asm("T6CLKCON equ 033Eh");
[; <" T6CLKCON equ 033Eh ;# ">
"44683
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 44683: __asm("T6CLK equ 033Eh");
[; <" T6CLK equ 033Eh ;# ">
"44836
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 44836: __asm("T6RST equ 033Fh");
[; <" T6RST equ 033Fh ;# ">
"44928
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 44928: __asm("CCPR1 equ 0340h");
[; <" CCPR1 equ 0340h ;# ">
"44935
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 44935: __asm("CCPR1L equ 0340h");
[; <" CCPR1L equ 0340h ;# ">
"44955
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 44955: __asm("CCPR1H equ 0341h");
[; <" CCPR1H equ 0341h ;# ">
"44975
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 44975: __asm("CCP1CON equ 0342h");
[; <" CCP1CON equ 0342h ;# ">
"45093
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 45093: __asm("CCP1CAP equ 0343h");
[; <" CCP1CAP equ 0343h ;# ">
"45173
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 45173: __asm("CCPR2 equ 0344h");
[; <" CCPR2 equ 0344h ;# ">
"45180
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 45180: __asm("CCPR2L equ 0344h");
[; <" CCPR2L equ 0344h ;# ">
"45200
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 45200: __asm("CCPR2H equ 0345h");
[; <" CCPR2H equ 0345h ;# ">
"45220
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 45220: __asm("CCP2CON equ 0346h");
[; <" CCP2CON equ 0346h ;# ">
"45338
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 45338: __asm("CCP2CAP equ 0347h");
[; <" CCP2CAP equ 0347h ;# ">
"45418
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 45418: __asm("CCPR3 equ 0348h");
[; <" CCPR3 equ 0348h ;# ">
"45425
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 45425: __asm("CCPR3L equ 0348h");
[; <" CCPR3L equ 0348h ;# ">
"45445
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 45445: __asm("CCPR3H equ 0349h");
[; <" CCPR3H equ 0349h ;# ">
"45465
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 45465: __asm("CCP3CON equ 034Ah");
[; <" CCP3CON equ 034Ah ;# ">
"45583
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 45583: __asm("CCP3CAP equ 034Bh");
[; <" CCP3CAP equ 034Bh ;# ">
"45663
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 45663: __asm("CCPTMRS0 equ 034Ch");
[; <" CCPTMRS0 equ 034Ch ;# ">
"45733
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 45733: __asm("CRCDATA equ 034Fh");
[; <" CRCDATA equ 034Fh ;# ">
"45740
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 45740: __asm("CRCDATAL equ 034Fh");
[; <" CRCDATAL equ 034Fh ;# ">
"45810
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 45810: __asm("CRCDATAH equ 0350h");
[; <" CRCDATAH equ 0350h ;# ">
"45880
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 45880: __asm("CRCDATAU equ 0351h");
[; <" CRCDATAU equ 0351h ;# ">
"45950
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 45950: __asm("CRCDATAT equ 0352h");
[; <" CRCDATAT equ 0352h ;# ">
"46020
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 46020: __asm("CRCOUT equ 0353h");
[; <" CRCOUT equ 0353h ;# ">
"46025
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 46025: __asm("CRCSHFT equ 0353h");
[; <" CRCSHFT equ 0353h ;# ">
"46029
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 46029: __asm("CRCXOR equ 0353h");
[; <" CRCXOR equ 0353h ;# ">
"46036
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 46036: __asm("CRCOUTL equ 0353h");
[; <" CRCOUTL equ 0353h ;# ">
"46106
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 46106: __asm("CRCSHFTL equ 0353h");
[; <" CRCSHFTL equ 0353h ;# ">
"46111
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 46111: __asm("CRCSHIFTL equ 0353h");
[; <" CRCSHIFTL equ 0353h ;# ">
"46244
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 46244: __asm("CRCXORL equ 0353h");
[; <" CRCXORL equ 0353h ;# ">
"46314
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 46314: __asm("CRCOUTH equ 0354h");
[; <" CRCOUTH equ 0354h ;# ">
"46384
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 46384: __asm("CRCSHFTH equ 0354h");
[; <" CRCSHFTH equ 0354h ;# ">
"46389
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 46389: __asm("CRCSHIFTH equ 0354h");
[; <" CRCSHIFTH equ 0354h ;# ">
"46522
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 46522: __asm("CRCXORH equ 0354h");
[; <" CRCXORH equ 0354h ;# ">
"46592
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 46592: __asm("CRCOUTU equ 0355h");
[; <" CRCOUTU equ 0355h ;# ">
"46662
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 46662: __asm("CRCSHFTU equ 0355h");
[; <" CRCSHFTU equ 0355h ;# ">
"46667
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 46667: __asm("CRCSHIFTU equ 0355h");
[; <" CRCSHIFTU equ 0355h ;# ">
"46800
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 46800: __asm("CRCXORU equ 0355h");
[; <" CRCXORU equ 0355h ;# ">
"46870
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 46870: __asm("CRCOUTT equ 0356h");
[; <" CRCOUTT equ 0356h ;# ">
"46940
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 46940: __asm("CRCSHFTT equ 0356h");
[; <" CRCSHFTT equ 0356h ;# ">
"46945
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 46945: __asm("CRCSHIFTT equ 0356h");
[; <" CRCSHIFTT equ 0356h ;# ">
"47078
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 47078: __asm("CRCXORT equ 0356h");
[; <" CRCXORT equ 0356h ;# ">
"47148
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 47148: __asm("CRCCON0 equ 0357h");
[; <" CRCCON0 equ 0357h ;# ">
"47249
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 47249: __asm("CRCCON1 equ 0358h");
[; <" CRCCON1 equ 0358h ;# ">
"47301
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 47301: __asm("CRCCON2 equ 0359h");
[; <" CRCCON2 equ 0359h ;# ">
"47355
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 47355: __asm("SCANLADR equ 035Ah");
[; <" SCANLADR equ 035Ah ;# ">
"47362
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 47362: __asm("SCANLADRL equ 035Ah");
[; <" SCANLADRL equ 035Ah ;# ">
"47490
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 47490: __asm("SCANLADRH equ 035Bh");
[; <" SCANLADRH equ 035Bh ;# ">
"47618
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 47618: __asm("SCANLADRU equ 035Ch");
[; <" SCANLADRU equ 035Ch ;# ">
"47724
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 47724: __asm("SCANHADR equ 035Dh");
[; <" SCANHADR equ 035Dh ;# ">
"47731
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 47731: __asm("SCANHADRL equ 035Dh");
[; <" SCANHADRL equ 035Dh ;# ">
"47859
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 47859: __asm("SCANHADRH equ 035Eh");
[; <" SCANHADRH equ 035Eh ;# ">
"47987
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 47987: __asm("SCANHADRU equ 035Fh");
[; <" SCANHADRU equ 035Fh ;# ">
"48091
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 48091: __asm("SCANCON0 equ 0360h");
[; <" SCANCON0 equ 0360h ;# ">
"48151
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 48151: __asm("SCANTRIG equ 0361h");
[; <" SCANTRIG equ 0361h ;# ">
"48211
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 48211: __asm("IPR0 equ 0362h");
[; <" IPR0 equ 0362h ;# ">
"48273
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 48273: __asm("IPR1 equ 0363h");
[; <" IPR1 equ 0363h ;# ">
"48335
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 48335: __asm("IPR2 equ 0364h");
[; <" IPR2 equ 0364h ;# ">
"48405
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 48405: __asm("IPR3 equ 0365h");
[; <" IPR3 equ 0365h ;# ">
"48467
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 48467: __asm("IPR4 equ 0366h");
[; <" IPR4 equ 0366h ;# ">
"48529
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 48529: __asm("IPR5 equ 0367h");
[; <" IPR5 equ 0367h ;# ">
"48591
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 48591: __asm("IPR6 equ 0368h");
[; <" IPR6 equ 0368h ;# ">
"48653
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 48653: __asm("IPR7 equ 0369h");
[; <" IPR7 equ 0369h ;# ">
"48710
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 48710: __asm("IPR8 equ 036Ah");
[; <" IPR8 equ 036Ah ;# ">
"48772
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 48772: __asm("IPR9 equ 036Bh");
[; <" IPR9 equ 036Bh ;# ">
"48829
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 48829: __asm("IPR10 equ 036Ch");
[; <" IPR10 equ 036Ch ;# ">
"48891
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 48891: __asm("IPR11 equ 036Dh");
[; <" IPR11 equ 036Dh ;# ">
"48953
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 48953: __asm("IPR12 equ 036Eh");
[; <" IPR12 equ 036Eh ;# ">
"49015
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49015: __asm("IPR13 equ 036Fh");
[; <" IPR13 equ 036Fh ;# ">
"49077
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49077: __asm("IPR14 equ 0370h");
[; <" IPR14 equ 0370h ;# ">
"49134
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49134: __asm("IPR15 equ 0371h");
[; <" IPR15 equ 0371h ;# ">
"49196
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49196: __asm("STATUS_CSHAD equ 0373h");
[; <" STATUS_CSHAD equ 0373h ;# ">
"49285
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49285: __asm("WREG_CSHAD equ 0374h");
[; <" WREG_CSHAD equ 0374h ;# ">
"49305
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49305: __asm("BSR_CSHAD equ 0375h");
[; <" BSR_CSHAD equ 0375h ;# ">
"49312
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49312: __asm("SHADCON equ 0376h");
[; <" SHADCON equ 0376h ;# ">
"49332
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49332: __asm("STATUS_SHAD equ 0377h");
[; <" STATUS_SHAD equ 0377h ;# ">
"49421
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49421: __asm("WREG_SHAD equ 0378h");
[; <" WREG_SHAD equ 0378h ;# ">
"49441
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49441: __asm("BSR_SHAD equ 0379h");
[; <" BSR_SHAD equ 0379h ;# ">
"49448
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49448: __asm("PCLATH_SHAD equ 037Ah");
[; <" PCLATH_SHAD equ 037Ah ;# ">
"49468
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49468: __asm("PCLATU_SHAD equ 037Bh");
[; <" PCLATU_SHAD equ 037Bh ;# ">
"49488
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49488: __asm("FSR0SH equ 037Ch");
[; <" FSR0SH equ 037Ch ;# ">
"49495
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49495: __asm("FSR0L_SHAD equ 037Ch");
[; <" FSR0L_SHAD equ 037Ch ;# ">
"49515
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49515: __asm("FSR0H_SHAD equ 037Dh");
[; <" FSR0H_SHAD equ 037Dh ;# ">
"49535
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49535: __asm("FSR1SH equ 037Eh");
[; <" FSR1SH equ 037Eh ;# ">
"49542
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49542: __asm("FSR1L_SHAD equ 037Eh");
[; <" FSR1L_SHAD equ 037Eh ;# ">
"49562
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49562: __asm("FSR1H_SHAD equ 037Fh");
[; <" FSR1H_SHAD equ 037Fh ;# ">
"49582
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49582: __asm("FSR2SH equ 0380h");
[; <" FSR2SH equ 0380h ;# ">
"49589
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49589: __asm("FSR2L_SHAD equ 0380h");
[; <" FSR2L_SHAD equ 0380h ;# ">
"49609
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49609: __asm("FSR2H_SHAD equ 0381h");
[; <" FSR2H_SHAD equ 0381h ;# ">
"49629
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49629: __asm("PRODSH equ 0382h");
[; <" PRODSH equ 0382h ;# ">
"49636
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49636: __asm("PRODL_SHAD equ 0382h");
[; <" PRODL_SHAD equ 0382h ;# ">
"49656
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49656: __asm("PRODH_SHAD equ 0383h");
[; <" PRODH_SHAD equ 0383h ;# ">
"49676
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49676: __asm("TU16ACON0 equ 0387h");
[; <" TU16ACON0 equ 0387h ;# ">
"49788
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49788: __asm("TU16ACON1 equ 0388h");
[; <" TU16ACON1 equ 0388h ;# ">
"49900
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 49900: __asm("TU16AHLT equ 0389h");
[; <" TU16AHLT equ 0389h ;# ">
"50052
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 50052: __asm("TU16APS equ 038Ah");
[; <" TU16APS equ 038Ah ;# ">
"50180
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 50180: __asm("TU16ATMR equ 038Bh");
[; <" TU16ATMR equ 038Bh ;# ">
"50185
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 50185: __asm("TU16ACR equ 038Bh");
[; <" TU16ACR equ 038Bh ;# ">
"50192
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 50192: __asm("TU16ATMRL equ 038Bh");
[; <" TU16ATMRL equ 038Bh ;# ">
"50362
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 50362: __asm("TU16ACRL equ 038Bh");
[; <" TU16ACRL equ 038Bh ;# ">
"50532
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 50532: __asm("TU16ATMRH equ 038Ch");
[; <" TU16ATMRH equ 038Ch ;# ">
"50702
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 50702: __asm("TU16ACRH equ 038Ch");
[; <" TU16ACRH equ 038Ch ;# ">
"50872
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 50872: __asm("TU16APR equ 038Dh");
[; <" TU16APR equ 038Dh ;# ">
"50879
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 50879: __asm("TU16APRL equ 038Dh");
[; <" TU16APRL equ 038Dh ;# ">
"51049
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 51049: __asm("TU16APRH equ 038Eh");
[; <" TU16APRH equ 038Eh ;# ">
"51219
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 51219: __asm("TU16ACLK equ 038Fh");
[; <" TU16ACLK equ 038Fh ;# ">
"51303
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 51303: __asm("TU16AERS equ 0390h");
[; <" TU16AERS equ 0390h ;# ">
"51399
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 51399: __asm("TU16BCON0 equ 0393h");
[; <" TU16BCON0 equ 0393h ;# ">
"51511
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 51511: __asm("TU16BCON1 equ 0394h");
[; <" TU16BCON1 equ 0394h ;# ">
"51623
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 51623: __asm("TU16BHLT equ 0395h");
[; <" TU16BHLT equ 0395h ;# ">
"51775
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 51775: __asm("TU16BPS equ 0396h");
[; <" TU16BPS equ 0396h ;# ">
"51903
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 51903: __asm("TU16BTMR equ 0397h");
[; <" TU16BTMR equ 0397h ;# ">
"51908
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 51908: __asm("TU16BCR equ 0397h");
[; <" TU16BCR equ 0397h ;# ">
"51915
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 51915: __asm("TU16BTMRL equ 0397h");
[; <" TU16BTMRL equ 0397h ;# ">
"52085
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 52085: __asm("TU16BCRL equ 0397h");
[; <" TU16BCRL equ 0397h ;# ">
"52255
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 52255: __asm("TU16BTMRH equ 0398h");
[; <" TU16BTMRH equ 0398h ;# ">
"52425
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 52425: __asm("TU16BCRH equ 0398h");
[; <" TU16BCRH equ 0398h ;# ">
"52595
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 52595: __asm("TU16BPR equ 0399h");
[; <" TU16BPR equ 0399h ;# ">
"52602
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 52602: __asm("TU16BPRL equ 0399h");
[; <" TU16BPRL equ 0399h ;# ">
"52772
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 52772: __asm("TU16BPRH equ 039Ah");
[; <" TU16BPRH equ 039Ah ;# ">
"52942
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 52942: __asm("TU16BCLK equ 039Bh");
[; <" TU16BCLK equ 039Bh ;# ">
"53026
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 53026: __asm("TU16BERS equ 039Ch");
[; <" TU16BERS equ 039Ch ;# ">
"53122
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 53122: __asm("TUCHAIN equ 03BBh");
[; <" TUCHAIN equ 03BBh ;# ">
"53142
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 53142: __asm("CWG1CLK equ 03BCh");
[; <" CWG1CLK equ 03BCh ;# ">
"53147
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 53147: __asm("CWG1CLKCON equ 03BCh");
[; <" CWG1CLKCON equ 03BCh ;# ">
"53196
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 53196: __asm("CWG1ISM equ 03BDh");
[; <" CWG1ISM equ 03BDh ;# ">
"53248
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 53248: __asm("CWG1DBR equ 03BEh");
[; <" CWG1DBR equ 03BEh ;# ">
"53352
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 53352: __asm("CWG1DBF equ 03BFh");
[; <" CWG1DBF equ 03BFh ;# ">
"53456
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 53456: __asm("CWG1CON0 equ 03C0h");
[; <" CWG1CON0 equ 03C0h ;# ">
"53557
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 53557: __asm("CWG1CON1 equ 03C1h");
[; <" CWG1CON1 equ 03C1h ;# ">
"53635
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 53635: __asm("CWG1AS0 equ 03C2h");
[; <" CWG1AS0 equ 03C2h ;# ">
"53755
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 53755: __asm("CWG1AS1 equ 03C3h");
[; <" CWG1AS1 equ 03C3h ;# ">
"53817
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 53817: __asm("CWG1STR equ 03C4h");
[; <" CWG1STR equ 03C4h ;# ">
"53929
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 53929: __asm("CWG2CLK equ 03C5h");
[; <" CWG2CLK equ 03C5h ;# ">
"53934
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 53934: __asm("CWG2CLKCON equ 03C5h");
[; <" CWG2CLKCON equ 03C5h ;# ">
"53983
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 53983: __asm("CWG2ISM equ 03C6h");
[; <" CWG2ISM equ 03C6h ;# ">
"54035
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 54035: __asm("CWG2DBR equ 03C7h");
[; <" CWG2DBR equ 03C7h ;# ">
"54139
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 54139: __asm("CWG2DBF equ 03C8h");
[; <" CWG2DBF equ 03C8h ;# ">
"54243
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 54243: __asm("CWG2CON0 equ 03C9h");
[; <" CWG2CON0 equ 03C9h ;# ">
"54344
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 54344: __asm("CWG2CON1 equ 03CAh");
[; <" CWG2CON1 equ 03CAh ;# ">
"54422
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 54422: __asm("CWG2AS0 equ 03CBh");
[; <" CWG2AS0 equ 03CBh ;# ">
"54542
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 54542: __asm("CWG2AS1 equ 03CCh");
[; <" CWG2AS1 equ 03CCh ;# ">
"54604
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 54604: __asm("CWG2STR equ 03CDh");
[; <" CWG2STR equ 03CDh ;# ">
"54716
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 54716: __asm("CWG3CLK equ 03CEh");
[; <" CWG3CLK equ 03CEh ;# ">
"54721
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 54721: __asm("CWG3CLKCON equ 03CEh");
[; <" CWG3CLKCON equ 03CEh ;# ">
"54770
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 54770: __asm("CWG3ISM equ 03CFh");
[; <" CWG3ISM equ 03CFh ;# ">
"54822
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 54822: __asm("CWG3DBR equ 03D0h");
[; <" CWG3DBR equ 03D0h ;# ">
"54926
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 54926: __asm("CWG3DBF equ 03D1h");
[; <" CWG3DBF equ 03D1h ;# ">
"55030
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 55030: __asm("CWG3CON0 equ 03D2h");
[; <" CWG3CON0 equ 03D2h ;# ">
"55131
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 55131: __asm("CWG3CON1 equ 03D3h");
[; <" CWG3CON1 equ 03D3h ;# ">
"55209
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 55209: __asm("CWG3AS0 equ 03D4h");
[; <" CWG3AS0 equ 03D4h ;# ">
"55329
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 55329: __asm("CWG3AS1 equ 03D5h");
[; <" CWG3AS1 equ 03D5h ;# ">
"55391
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 55391: __asm("CWG3STR equ 03D6h");
[; <" CWG3STR equ 03D6h ;# ">
"55503
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 55503: __asm("FVRCON equ 03D7h");
[; <" FVRCON equ 03D7h ;# ">
"55592
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 55592: __asm("ADCPCON equ 03D8h");
[; <" ADCPCON equ 03D8h ;# ">
"55597
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 55597: __asm("ADCP equ 03D8h");
[; <" ADCP equ 03D8h ;# ">
"55692
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 55692: __asm("ADLTH equ 03D9h");
[; <" ADLTH equ 03D9h ;# ">
"55699
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 55699: __asm("ADLTHL equ 03D9h");
[; <" ADLTHL equ 03D9h ;# ">
"55827
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 55827: __asm("ADLTHH equ 03DAh");
[; <" ADLTHH equ 03DAh ;# ">
"55955
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 55955: __asm("ADUTH equ 03DBh");
[; <" ADUTH equ 03DBh ;# ">
"55962
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 55962: __asm("ADUTHL equ 03DBh");
[; <" ADUTHL equ 03DBh ;# ">
"56090
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 56090: __asm("ADUTHH equ 03DCh");
[; <" ADUTHH equ 03DCh ;# ">
"56218
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 56218: __asm("ADERR equ 03DDh");
[; <" ADERR equ 03DDh ;# ">
"56225
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 56225: __asm("ADERRL equ 03DDh");
[; <" ADERRL equ 03DDh ;# ">
"56353
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 56353: __asm("ADERRH equ 03DEh");
[; <" ADERRH equ 03DEh ;# ">
"56481
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 56481: __asm("ADSTPT equ 03DFh");
[; <" ADSTPT equ 03DFh ;# ">
"56488
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 56488: __asm("ADSTPTL equ 03DFh");
[; <" ADSTPTL equ 03DFh ;# ">
"56616
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 56616: __asm("ADSTPTH equ 03E0h");
[; <" ADSTPTH equ 03E0h ;# ">
"56744
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 56744: __asm("ADFLTR equ 03E1h");
[; <" ADFLTR equ 03E1h ;# ">
"56751
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 56751: __asm("ADFLTRL equ 03E1h");
[; <" ADFLTRL equ 03E1h ;# ">
"56879
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 56879: __asm("ADFLTRH equ 03E2h");
[; <" ADFLTRH equ 03E2h ;# ">
"57009
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 57009: __asm("ADACC equ 03E3h");
[; <" ADACC equ 03E3h ;# ">
"57016
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 57016: __asm("ADACCL equ 03E3h");
[; <" ADACCL equ 03E3h ;# ">
"57144
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 57144: __asm("ADACCH equ 03E4h");
[; <" ADACCH equ 03E4h ;# ">
"57272
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 57272: __asm("ADACCU equ 03E5h");
[; <" ADACCU equ 03E5h ;# ">
"57328
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 57328: __asm("ADCNT equ 03E6h");
[; <" ADCNT equ 03E6h ;# ">
"57456
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 57456: __asm("ADRPT equ 03E7h");
[; <" ADRPT equ 03E7h ;# ">
"57584
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 57584: __asm("ADPREV equ 03E8h");
[; <" ADPREV equ 03E8h ;# ">
"57591
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 57591: __asm("ADPREVL equ 03E8h");
[; <" ADPREVL equ 03E8h ;# ">
"57719
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 57719: __asm("ADPREVH equ 03E9h");
[; <" ADPREVH equ 03E9h ;# ">
"57847
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 57847: __asm("ADRES equ 03EAh");
[; <" ADRES equ 03EAh ;# ">
"57854
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 57854: __asm("ADRESL equ 03EAh");
[; <" ADRESL equ 03EAh ;# ">
"57982
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 57982: __asm("ADRESH equ 03EBh");
[; <" ADRESH equ 03EBh ;# ">
"58102
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 58102: __asm("ADPCH equ 03ECh");
[; <" ADPCH equ 03ECh ;# ">
"58160
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 58160: __asm("ADACQ equ 03EEh");
[; <" ADACQ equ 03EEh ;# ">
"58167
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 58167: __asm("ADACQL equ 03EEh");
[; <" ADACQL equ 03EEh ;# ">
"58295
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 58295: __asm("ADACQH equ 03EFh");
[; <" ADACQH equ 03EFh ;# ">
"58387
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 58387: __asm("ADCAP equ 03F0h");
[; <" ADCAP equ 03F0h ;# ">
"58439
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 58439: __asm("ADPRE equ 03F1h");
[; <" ADPRE equ 03F1h ;# ">
"58446
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 58446: __asm("ADPREL equ 03F1h");
[; <" ADPREL equ 03F1h ;# ">
"58574
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 58574: __asm("ADPREH equ 03F2h");
[; <" ADPREH equ 03F2h ;# ">
"58666
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 58666: __asm("ADCON0 equ 03F3h");
[; <" ADCON0 equ 03F3h ;# ">
"58794
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 58794: __asm("ADCON1 equ 03F4h");
[; <" ADCON1 equ 03F4h ;# ">
"58860
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 58860: __asm("ADCON2 equ 03F5h");
[; <" ADCON2 equ 03F5h ;# ">
"59038
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 59038: __asm("ADCON3 equ 03F6h");
[; <" ADCON3 equ 03F6h ;# ">
"59168
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 59168: __asm("ADSTAT equ 03F7h");
[; <" ADSTAT equ 03F7h ;# ">
"59293
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 59293: __asm("ADREF equ 03F8h");
[; <" ADREF equ 03F8h ;# ">
"59375
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 59375: __asm("ADACT equ 03F9h");
[; <" ADACT equ 03F9h ;# ">
"59479
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 59479: __asm("ADCLK equ 03FAh");
[; <" ADCLK equ 03FAh ;# ">
"59583
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 59583: __asm("ADCTX equ 03FBh");
[; <" ADCTX equ 03FBh ;# ">
"59653
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 59653: __asm("ADCSEL1 equ 03FCh");
[; <" ADCSEL1 equ 03FCh ;# ">
"59680
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 59680: __asm("ADCSEL2 equ 03FDh");
[; <" ADCSEL2 equ 03FDh ;# ">
"59707
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 59707: __asm("ADCSEL3 equ 03FEh");
[; <" ADCSEL3 equ 03FEh ;# ">
"59734
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 59734: __asm("ADCSEL4 equ 03FFh");
[; <" ADCSEL4 equ 03FFh ;# ">
"59761
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 59761: __asm("ANSELA equ 0400h");
[; <" ANSELA equ 0400h ;# ">
"59823
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 59823: __asm("WPUA equ 0401h");
[; <" WPUA equ 0401h ;# ">
"59885
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 59885: __asm("ODCONA equ 0402h");
[; <" ODCONA equ 0402h ;# ">
"59947
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 59947: __asm("SLRCONA equ 0403h");
[; <" SLRCONA equ 0403h ;# ">
"60009
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 60009: __asm("INLVLA equ 0404h");
[; <" INLVLA equ 0404h ;# ">
"60071
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 60071: __asm("IOCAP equ 0405h");
[; <" IOCAP equ 0405h ;# ">
"60133
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 60133: __asm("IOCAN equ 0406h");
[; <" IOCAN equ 0406h ;# ">
"60195
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 60195: __asm("IOCAF equ 0407h");
[; <" IOCAF equ 0407h ;# ">
"60257
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 60257: __asm("ANSELB equ 0408h");
[; <" ANSELB equ 0408h ;# ">
"60319
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 60319: __asm("WPUB equ 0409h");
[; <" WPUB equ 0409h ;# ">
"60381
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 60381: __asm("ODCONB equ 040Ah");
[; <" ODCONB equ 040Ah ;# ">
"60443
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 60443: __asm("SLRCONB equ 040Bh");
[; <" SLRCONB equ 040Bh ;# ">
"60505
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 60505: __asm("INLVLB equ 040Ch");
[; <" INLVLB equ 040Ch ;# ">
"60567
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 60567: __asm("IOCBP equ 040Dh");
[; <" IOCBP equ 040Dh ;# ">
"60629
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 60629: __asm("IOCBN equ 040Eh");
[; <" IOCBN equ 040Eh ;# ">
"60691
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 60691: __asm("IOCBF equ 040Fh");
[; <" IOCBF equ 040Fh ;# ">
"60753
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 60753: __asm("ANSELC equ 0410h");
[; <" ANSELC equ 0410h ;# ">
"60815
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 60815: __asm("WPUC equ 0411h");
[; <" WPUC equ 0411h ;# ">
"60877
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 60877: __asm("ODCONC equ 0412h");
[; <" ODCONC equ 0412h ;# ">
"60939
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 60939: __asm("SLRCONC equ 0413h");
[; <" SLRCONC equ 0413h ;# ">
"61001
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 61001: __asm("INLVLC equ 0414h");
[; <" INLVLC equ 0414h ;# ">
"61063
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 61063: __asm("IOCCP equ 0415h");
[; <" IOCCP equ 0415h ;# ">
"61125
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 61125: __asm("IOCCN equ 0416h");
[; <" IOCCN equ 0416h ;# ">
"61187
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 61187: __asm("IOCCF equ 0417h");
[; <" IOCCF equ 0417h ;# ">
"61249
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 61249: __asm("ANSELD equ 0418h");
[; <" ANSELD equ 0418h ;# ">
"61311
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 61311: __asm("WPUD equ 0419h");
[; <" WPUD equ 0419h ;# ">
"61373
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 61373: __asm("ODCOND equ 041Ah");
[; <" ODCOND equ 041Ah ;# ">
"61435
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 61435: __asm("SLRCOND equ 041Bh");
[; <" SLRCOND equ 041Bh ;# ">
"61497
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 61497: __asm("INLVLD equ 041Ch");
[; <" INLVLD equ 041Ch ;# ">
"61559
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 61559: __asm("ANSELE equ 0420h");
[; <" ANSELE equ 0420h ;# ">
"61591
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 61591: __asm("WPUE equ 0421h");
[; <" WPUE equ 0421h ;# ">
"61629
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 61629: __asm("ODCONE equ 0422h");
[; <" ODCONE equ 0422h ;# ">
"61661
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 61661: __asm("SLRCONE equ 0423h");
[; <" SLRCONE equ 0423h ;# ">
"61693
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 61693: __asm("INLVLE equ 0424h");
[; <" INLVLE equ 0424h ;# ">
"61731
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 61731: __asm("IOCEP equ 0425h");
[; <" IOCEP equ 0425h ;# ">
"61752
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 61752: __asm("IOCEN equ 0426h");
[; <" IOCEN equ 0426h ;# ">
"61773
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 61773: __asm("IOCEF equ 0427h");
[; <" IOCEF equ 0427h ;# ">
"61796
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 61796: __asm("NCO1ACC equ 0440h");
[; <" NCO1ACC equ 0440h ;# ">
"61803
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 61803: __asm("NCO1ACCL equ 0440h");
[; <" NCO1ACCL equ 0440h ;# ">
"61931
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 61931: __asm("NCO1ACCH equ 0441h");
[; <" NCO1ACCH equ 0441h ;# ">
"62059
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 62059: __asm("NCO1ACCU equ 0442h");
[; <" NCO1ACCU equ 0442h ;# ">
"62141
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 62141: __asm("NCO1INC equ 0443h");
[; <" NCO1INC equ 0443h ;# ">
"62148
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 62148: __asm("NCO1INCL equ 0443h");
[; <" NCO1INCL equ 0443h ;# ">
"62276
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 62276: __asm("NCO1INCH equ 0444h");
[; <" NCO1INCH equ 0444h ;# ">
"62404
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 62404: __asm("NCO1INCU equ 0445h");
[; <" NCO1INCU equ 0445h ;# ">
"62484
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 62484: __asm("NCO1CON equ 0446h");
[; <" NCO1CON equ 0446h ;# ">
"62552
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 62552: __asm("NCO1CLK equ 0447h");
[; <" NCO1CLK equ 0447h ;# ">
"62686
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 62686: __asm("NCO2ACC equ 0448h");
[; <" NCO2ACC equ 0448h ;# ">
"62693
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 62693: __asm("NCO2ACCL equ 0448h");
[; <" NCO2ACCL equ 0448h ;# ">
"62821
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 62821: __asm("NCO2ACCH equ 0449h");
[; <" NCO2ACCH equ 0449h ;# ">
"62949
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 62949: __asm("NCO2ACCU equ 044Ah");
[; <" NCO2ACCU equ 044Ah ;# ">
"63031
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 63031: __asm("NCO2INC equ 044Bh");
[; <" NCO2INC equ 044Bh ;# ">
"63038
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 63038: __asm("NCO2INCL equ 044Bh");
[; <" NCO2INCL equ 044Bh ;# ">
"63166
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 63166: __asm("NCO2INCH equ 044Ch");
[; <" NCO2INCH equ 044Ch ;# ">
"63294
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 63294: __asm("NCO2INCU equ 044Dh");
[; <" NCO2INCU equ 044Dh ;# ">
"63374
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 63374: __asm("NCO2CON equ 044Eh");
[; <" NCO2CON equ 044Eh ;# ">
"63442
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 63442: __asm("NCO2CLK equ 044Fh");
[; <" NCO2CLK equ 044Fh ;# ">
"63576
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 63576: __asm("NCO3ACC equ 0450h");
[; <" NCO3ACC equ 0450h ;# ">
"63583
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 63583: __asm("NCO3ACCL equ 0450h");
[; <" NCO3ACCL equ 0450h ;# ">
"63711
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 63711: __asm("NCO3ACCH equ 0451h");
[; <" NCO3ACCH equ 0451h ;# ">
"63839
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 63839: __asm("NCO3ACCU equ 0452h");
[; <" NCO3ACCU equ 0452h ;# ">
"63921
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 63921: __asm("NCO3INC equ 0453h");
[; <" NCO3INC equ 0453h ;# ">
"63928
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 63928: __asm("NCO3INCL equ 0453h");
[; <" NCO3INCL equ 0453h ;# ">
"64056
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 64056: __asm("NCO3INCH equ 0454h");
[; <" NCO3INCH equ 0454h ;# ">
"64184
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 64184: __asm("NCO3INCU equ 0455h");
[; <" NCO3INCU equ 0455h ;# ">
"64264
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 64264: __asm("NCO3CON equ 0456h");
[; <" NCO3CON equ 0456h ;# ">
"64332
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 64332: __asm("NCO3CLK equ 0457h");
[; <" NCO3CLK equ 0457h ;# ">
"64464
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 64464: __asm("FSCMCON equ 0458h");
[; <" FSCMCON equ 0458h ;# ">
"64514
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 64514: __asm("IVTLOCK equ 0459h");
[; <" IVTLOCK equ 0459h ;# ">
"64536
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 64536: __asm("IVTAD equ 045Ah");
[; <" IVTAD equ 045Ah ;# ">
"64543
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 64543: __asm("IVTADL equ 045Ah");
[; <" IVTADL equ 045Ah ;# ">
"64605
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 64605: __asm("IVTADH equ 045Bh");
[; <" IVTADH equ 045Bh ;# ">
"64667
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 64667: __asm("IVTADU equ 045Ch");
[; <" IVTADU equ 045Ch ;# ">
"64713
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 64713: __asm("IVTBASE equ 045Dh");
[; <" IVTBASE equ 045Dh ;# ">
"64720
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 64720: __asm("IVTBASEL equ 045Dh");
[; <" IVTBASEL equ 045Dh ;# ">
"64782
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 64782: __asm("IVTBASEH equ 045Eh");
[; <" IVTBASEH equ 045Eh ;# ">
"64844
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 64844: __asm("IVTBASEU equ 045Fh");
[; <" IVTBASEU equ 045Fh ;# ">
"64888
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 64888: __asm("PWM1ERS equ 0460h");
[; <" PWM1ERS equ 0460h ;# ">
"64958
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 64958: __asm("PWM1CLK equ 0461h");
[; <" PWM1CLK equ 0461h ;# ">
"65028
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65028: __asm("PWM1LDS equ 0462h");
[; <" PWM1LDS equ 0462h ;# ">
"65098
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65098: __asm("PWM1PR equ 0463h");
[; <" PWM1PR equ 0463h ;# ">
"65105
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65105: __asm("PWM1PRL equ 0463h");
[; <" PWM1PRL equ 0463h ;# ">
"65125
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65125: __asm("PWM1PRH equ 0464h");
[; <" PWM1PRH equ 0464h ;# ">
"65145
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65145: __asm("PWM1CPRE equ 0465h");
[; <" PWM1CPRE equ 0465h ;# ">
"65165
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65165: __asm("PWM1PIPOS equ 0466h");
[; <" PWM1PIPOS equ 0466h ;# ">
"65185
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65185: __asm("PWM1GIR equ 0467h");
[; <" PWM1GIR equ 0467h ;# ">
"65211
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65211: __asm("PWM1GIE equ 0468h");
[; <" PWM1GIE equ 0468h ;# ">
"65237
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65237: __asm("PWM1CON equ 0469h");
[; <" PWM1CON equ 0469h ;# ">
"65276
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65276: __asm("PWM1S1CFG equ 046Ah");
[; <" PWM1S1CFG equ 046Ah ;# ">
"65335
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65335: __asm("PWM1S1P1 equ 046Bh");
[; <" PWM1S1P1 equ 046Bh ;# ">
"65342
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65342: __asm("PWM1S1P1L equ 046Bh");
[; <" PWM1S1P1L equ 046Bh ;# ">
"65362
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65362: __asm("PWM1S1P1H equ 046Ch");
[; <" PWM1S1P1H equ 046Ch ;# ">
"65382
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65382: __asm("PWM1S1P2 equ 046Dh");
[; <" PWM1S1P2 equ 046Dh ;# ">
"65389
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65389: __asm("PWM1S1P2L equ 046Dh");
[; <" PWM1S1P2L equ 046Dh ;# ">
"65409
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65409: __asm("PWM1S1P2H equ 046Eh");
[; <" PWM1S1P2H equ 046Eh ;# ">
"65429
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65429: __asm("PWM2ERS equ 046Fh");
[; <" PWM2ERS equ 046Fh ;# ">
"65499
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65499: __asm("PWM2CLK equ 0470h");
[; <" PWM2CLK equ 0470h ;# ">
"65569
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65569: __asm("PWM2LDS equ 0471h");
[; <" PWM2LDS equ 0471h ;# ">
"65639
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65639: __asm("PWM2PR equ 0472h");
[; <" PWM2PR equ 0472h ;# ">
"65646
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65646: __asm("PWM2PRL equ 0472h");
[; <" PWM2PRL equ 0472h ;# ">
"65666
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65666: __asm("PWM2PRH equ 0473h");
[; <" PWM2PRH equ 0473h ;# ">
"65686
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65686: __asm("PWM2CPRE equ 0474h");
[; <" PWM2CPRE equ 0474h ;# ">
"65706
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65706: __asm("PWM2PIPOS equ 0475h");
[; <" PWM2PIPOS equ 0475h ;# ">
"65726
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65726: __asm("PWM2GIR equ 0476h");
[; <" PWM2GIR equ 0476h ;# ">
"65752
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65752: __asm("PWM2GIE equ 0477h");
[; <" PWM2GIE equ 0477h ;# ">
"65778
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65778: __asm("PWM2CON equ 0478h");
[; <" PWM2CON equ 0478h ;# ">
"65817
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65817: __asm("PWM2S1CFG equ 0479h");
[; <" PWM2S1CFG equ 0479h ;# ">
"65876
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65876: __asm("PWM2S1P1 equ 047Ah");
[; <" PWM2S1P1 equ 047Ah ;# ">
"65883
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65883: __asm("PWM2S1P1L equ 047Ah");
[; <" PWM2S1P1L equ 047Ah ;# ">
"65903
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65903: __asm("PWM2S1P1H equ 047Bh");
[; <" PWM2S1P1H equ 047Bh ;# ">
"65923
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65923: __asm("PWM2S1P2 equ 047Ch");
[; <" PWM2S1P2 equ 047Ch ;# ">
"65930
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65930: __asm("PWM2S1P2L equ 047Ch");
[; <" PWM2S1P2L equ 047Ch ;# ">
"65950
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65950: __asm("PWM2S1P2H equ 047Dh");
[; <" PWM2S1P2H equ 047Dh ;# ">
"65970
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 65970: __asm("PWM3ERS equ 047Eh");
[; <" PWM3ERS equ 047Eh ;# ">
"66040
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66040: __asm("PWM3CLK equ 047Fh");
[; <" PWM3CLK equ 047Fh ;# ">
"66110
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66110: __asm("PWM3LDS equ 0480h");
[; <" PWM3LDS equ 0480h ;# ">
"66180
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66180: __asm("PWM3PR equ 0481h");
[; <" PWM3PR equ 0481h ;# ">
"66187
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66187: __asm("PWM3PRL equ 0481h");
[; <" PWM3PRL equ 0481h ;# ">
"66207
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66207: __asm("PWM3PRH equ 0482h");
[; <" PWM3PRH equ 0482h ;# ">
"66227
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66227: __asm("PWM3CPRE equ 0483h");
[; <" PWM3CPRE equ 0483h ;# ">
"66247
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66247: __asm("PWM3PIPOS equ 0484h");
[; <" PWM3PIPOS equ 0484h ;# ">
"66267
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66267: __asm("PWM3GIR equ 0485h");
[; <" PWM3GIR equ 0485h ;# ">
"66293
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66293: __asm("PWM3GIE equ 0486h");
[; <" PWM3GIE equ 0486h ;# ">
"66319
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66319: __asm("PWM3CON equ 0487h");
[; <" PWM3CON equ 0487h ;# ">
"66358
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66358: __asm("PWM3S1CFG equ 0488h");
[; <" PWM3S1CFG equ 0488h ;# ">
"66417
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66417: __asm("PWM3S1P1 equ 0489h");
[; <" PWM3S1P1 equ 0489h ;# ">
"66424
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66424: __asm("PWM3S1P1L equ 0489h");
[; <" PWM3S1P1L equ 0489h ;# ">
"66444
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66444: __asm("PWM3S1P1H equ 048Ah");
[; <" PWM3S1P1H equ 048Ah ;# ">
"66464
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66464: __asm("PWM3S1P2 equ 048Bh");
[; <" PWM3S1P2 equ 048Bh ;# ">
"66471
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66471: __asm("PWM3S1P2L equ 048Bh");
[; <" PWM3S1P2L equ 048Bh ;# ">
"66491
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66491: __asm("PWM3S1P2H equ 048Ch");
[; <" PWM3S1P2H equ 048Ch ;# ">
"66511
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66511: __asm("PWM4ERS equ 048Dh");
[; <" PWM4ERS equ 048Dh ;# ">
"66581
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66581: __asm("PWM4CLK equ 048Eh");
[; <" PWM4CLK equ 048Eh ;# ">
"66651
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66651: __asm("PWM4LDS equ 048Fh");
[; <" PWM4LDS equ 048Fh ;# ">
"66721
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66721: __asm("PWM4PR equ 0490h");
[; <" PWM4PR equ 0490h ;# ">
"66728
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66728: __asm("PWM4PRL equ 0490h");
[; <" PWM4PRL equ 0490h ;# ">
"66748
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66748: __asm("PWM4PRH equ 0491h");
[; <" PWM4PRH equ 0491h ;# ">
"66768
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66768: __asm("PWM4CPRE equ 0492h");
[; <" PWM4CPRE equ 0492h ;# ">
"66788
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66788: __asm("PWM4PIPOS equ 0493h");
[; <" PWM4PIPOS equ 0493h ;# ">
"66808
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66808: __asm("PWM4GIR equ 0494h");
[; <" PWM4GIR equ 0494h ;# ">
"66834
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66834: __asm("PWM4GIE equ 0495h");
[; <" PWM4GIE equ 0495h ;# ">
"66860
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66860: __asm("PWM4CON equ 0496h");
[; <" PWM4CON equ 0496h ;# ">
"66899
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66899: __asm("PWM4S1CFG equ 0497h");
[; <" PWM4S1CFG equ 0497h ;# ">
"66958
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66958: __asm("PWM4S1P1 equ 0498h");
[; <" PWM4S1P1 equ 0498h ;# ">
"66965
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66965: __asm("PWM4S1P1L equ 0498h");
[; <" PWM4S1P1L equ 0498h ;# ">
"66985
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 66985: __asm("PWM4S1P1H equ 0499h");
[; <" PWM4S1P1H equ 0499h ;# ">
"67005
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 67005: __asm("PWM4S1P2 equ 049Ah");
[; <" PWM4S1P2 equ 049Ah ;# ">
"67012
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 67012: __asm("PWM4S1P2L equ 049Ah");
[; <" PWM4S1P2L equ 049Ah ;# ">
"67032
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 67032: __asm("PWM4S1P2H equ 049Bh");
[; <" PWM4S1P2H equ 049Bh ;# ">
"67052
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 67052: __asm("PWMLOAD equ 049Ch");
[; <" PWMLOAD equ 049Ch ;# ">
"67090
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 67090: __asm("PWMEN equ 049Dh");
[; <" PWMEN equ 049Dh ;# ">
"67128
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 67128: __asm("PIE0 equ 049Eh");
[; <" PIE0 equ 049Eh ;# ">
"67190
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 67190: __asm("PIE1 equ 049Fh");
[; <" PIE1 equ 049Fh ;# ">
"67252
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 67252: __asm("PIE2 equ 04A0h");
[; <" PIE2 equ 04A0h ;# ">
"67322
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 67322: __asm("PIE3 equ 04A1h");
[; <" PIE3 equ 04A1h ;# ">
"67384
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 67384: __asm("PIE4 equ 04A2h");
[; <" PIE4 equ 04A2h ;# ">
"67446
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 67446: __asm("PIE5 equ 04A3h");
[; <" PIE5 equ 04A3h ;# ">
"67508
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 67508: __asm("PIE6 equ 04A4h");
[; <" PIE6 equ 04A4h ;# ">
"67570
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 67570: __asm("PIE7 equ 04A5h");
[; <" PIE7 equ 04A5h ;# ">
"67627
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 67627: __asm("PIE8 equ 04A6h");
[; <" PIE8 equ 04A6h ;# ">
"67689
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 67689: __asm("PIE9 equ 04A7h");
[; <" PIE9 equ 04A7h ;# ">
"67746
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 67746: __asm("PIE10 equ 04A8h");
[; <" PIE10 equ 04A8h ;# ">
"67808
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 67808: __asm("PIE11 equ 04A9h");
[; <" PIE11 equ 04A9h ;# ">
"67870
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 67870: __asm("PIE12 equ 04AAh");
[; <" PIE12 equ 04AAh ;# ">
"67932
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 67932: __asm("PIE13 equ 04ABh");
[; <" PIE13 equ 04ABh ;# ">
"67994
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 67994: __asm("PIE14 equ 04ACh");
[; <" PIE14 equ 04ACh ;# ">
"68051
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 68051: __asm("PIE15 equ 04ADh");
[; <" PIE15 equ 04ADh ;# ">
"68113
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 68113: __asm("PIR0 equ 04AEh");
[; <" PIR0 equ 04AEh ;# ">
"68175
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 68175: __asm("PIR1 equ 04AFh");
[; <" PIR1 equ 04AFh ;# ">
"68237
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 68237: __asm("PIR2 equ 04B0h");
[; <" PIR2 equ 04B0h ;# ">
"68307
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 68307: __asm("PIR3 equ 04B1h");
[; <" PIR3 equ 04B1h ;# ">
"68369
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 68369: __asm("PIR4 equ 04B2h");
[; <" PIR4 equ 04B2h ;# ">
"68431
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 68431: __asm("PIR5 equ 04B3h");
[; <" PIR5 equ 04B3h ;# ">
"68493
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 68493: __asm("PIR6 equ 04B4h");
[; <" PIR6 equ 04B4h ;# ">
"68555
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 68555: __asm("PIR7 equ 04B5h");
[; <" PIR7 equ 04B5h ;# ">
"68612
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 68612: __asm("PIR8 equ 04B6h");
[; <" PIR8 equ 04B6h ;# ">
"68674
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 68674: __asm("PIR9 equ 04B7h");
[; <" PIR9 equ 04B7h ;# ">
"68731
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 68731: __asm("PIR10 equ 04B8h");
[; <" PIR10 equ 04B8h ;# ">
"68793
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 68793: __asm("PIR11 equ 04B9h");
[; <" PIR11 equ 04B9h ;# ">
"68855
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 68855: __asm("PIR12 equ 04BAh");
[; <" PIR12 equ 04BAh ;# ">
"68917
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 68917: __asm("PIR13 equ 04BBh");
[; <" PIR13 equ 04BBh ;# ">
"68979
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 68979: __asm("PIR14 equ 04BCh");
[; <" PIR14 equ 04BCh ;# ">
"69036
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 69036: __asm("PIR15 equ 04BDh");
[; <" PIR15 equ 04BDh ;# ">
"69098
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 69098: __asm("LATA equ 04BEh");
[; <" LATA equ 04BEh ;# ">
"69160
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 69160: __asm("LATB equ 04BFh");
[; <" LATB equ 04BFh ;# ">
"69222
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 69222: __asm("LATC equ 04C0h");
[; <" LATC equ 04C0h ;# ">
"69284
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 69284: __asm("LATD equ 04C1h");
[; <" LATD equ 04C1h ;# ">
"69346
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 69346: __asm("LATE equ 04C2h");
[; <" LATE equ 04C2h ;# ">
"69378
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 69378: __asm("TRISA equ 04C6h");
[; <" TRISA equ 04C6h ;# ">
"69440
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 69440: __asm("TRISB equ 04C7h");
[; <" TRISB equ 04C7h ;# ">
"69502
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 69502: __asm("TRISC equ 04C8h");
[; <" TRISC equ 04C8h ;# ">
"69564
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 69564: __asm("TRISD equ 04C9h");
[; <" TRISD equ 04C9h ;# ">
"69626
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 69626: __asm("TRISE equ 04CAh");
[; <" TRISE equ 04CAh ;# ">
"69658
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 69658: __asm("PORTA equ 04CEh");
[; <" PORTA equ 04CEh ;# ">
"69720
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 69720: __asm("PORTB equ 04CFh");
[; <" PORTB equ 04CFh ;# ">
"69782
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 69782: __asm("PORTC equ 04D0h");
[; <" PORTC equ 04D0h ;# ">
"69844
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 69844: __asm("PORTD equ 04D1h");
[; <" PORTD equ 04D1h ;# ">
"69906
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 69906: __asm("PORTE equ 04D2h");
[; <" PORTE equ 04D2h ;# ">
"69944
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 69944: __asm("INTCON0 equ 04D6h");
[; <" INTCON0 equ 04D6h ;# ">
"70004
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70004: __asm("INTCON1 equ 04D7h");
[; <" INTCON1 equ 04D7h ;# ">
"70040
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70040: __asm("STATUS equ 04D8h");
[; <" STATUS equ 04D8h ;# ">
"70129
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70129: __asm("FSR2 equ 04D9h");
[; <" FSR2 equ 04D9h ;# ">
"70136
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70136: __asm("FSR2L equ 04D9h");
[; <" FSR2L equ 04D9h ;# ">
"70156
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70156: __asm("FSR2H equ 04DAh");
[; <" FSR2H equ 04DAh ;# ">
"70163
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70163: __asm("PLUSW2 equ 04DBh");
[; <" PLUSW2 equ 04DBh ;# ">
"70183
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70183: __asm("PREINC2 equ 04DCh");
[; <" PREINC2 equ 04DCh ;# ">
"70203
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70203: __asm("POSTDEC2 equ 04DDh");
[; <" POSTDEC2 equ 04DDh ;# ">
"70223
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70223: __asm("POSTINC2 equ 04DEh");
[; <" POSTINC2 equ 04DEh ;# ">
"70243
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70243: __asm("INDF2 equ 04DFh");
[; <" INDF2 equ 04DFh ;# ">
"70263
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70263: __asm("BSR equ 04E0h");
[; <" BSR equ 04E0h ;# ">
"70270
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70270: __asm("FSR1 equ 04E1h");
[; <" FSR1 equ 04E1h ;# ">
"70277
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70277: __asm("FSR1L equ 04E1h");
[; <" FSR1L equ 04E1h ;# ">
"70297
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70297: __asm("FSR1H equ 04E2h");
[; <" FSR1H equ 04E2h ;# ">
"70304
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70304: __asm("PLUSW1 equ 04E3h");
[; <" PLUSW1 equ 04E3h ;# ">
"70324
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70324: __asm("PREINC1 equ 04E4h");
[; <" PREINC1 equ 04E4h ;# ">
"70344
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70344: __asm("POSTDEC1 equ 04E5h");
[; <" POSTDEC1 equ 04E5h ;# ">
"70364
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70364: __asm("POSTINC1 equ 04E6h");
[; <" POSTINC1 equ 04E6h ;# ">
"70384
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70384: __asm("INDF1 equ 04E7h");
[; <" INDF1 equ 04E7h ;# ">
"70404
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70404: __asm("WREG equ 04E8h");
[; <" WREG equ 04E8h ;# ">
"70442
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70442: __asm("FSR0 equ 04E9h");
[; <" FSR0 equ 04E9h ;# ">
"70449
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70449: __asm("FSR0L equ 04E9h");
[; <" FSR0L equ 04E9h ;# ">
"70469
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70469: __asm("FSR0H equ 04EAh");
[; <" FSR0H equ 04EAh ;# ">
"70476
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70476: __asm("PLUSW0 equ 04EBh");
[; <" PLUSW0 equ 04EBh ;# ">
"70496
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70496: __asm("PREINC0 equ 04ECh");
[; <" PREINC0 equ 04ECh ;# ">
"70516
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70516: __asm("POSTDEC0 equ 04EDh");
[; <" POSTDEC0 equ 04EDh ;# ">
"70536
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70536: __asm("POSTINC0 equ 04EEh");
[; <" POSTINC0 equ 04EEh ;# ">
"70556
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70556: __asm("INDF0 equ 04EFh");
[; <" INDF0 equ 04EFh ;# ">
"70576
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70576: __asm("PCON0 equ 04F0h");
[; <" PCON0 equ 04F0h ;# ">
"70729
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70729: __asm("PCON1 equ 04F1h");
[; <" PCON1 equ 04F1h ;# ">
"70768
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70768: __asm("CPUDOZE equ 04F2h");
[; <" CPUDOZE equ 04F2h ;# ">
"70833
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70833: __asm("PROD equ 04F3h");
[; <" PROD equ 04F3h ;# ">
"70840
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70840: __asm("PRODL equ 04F3h");
[; <" PRODL equ 04F3h ;# ">
"70860
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70860: __asm("PRODH equ 04F4h");
[; <" PRODH equ 04F4h ;# ">
"70880
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70880: __asm("TABLAT equ 04F5h");
[; <" TABLAT equ 04F5h ;# ">
"70902
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70902: __asm("TBLPTR equ 04F6h");
[; <" TBLPTR equ 04F6h ;# ">
"70909
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70909: __asm("TBLPTRL equ 04F6h");
[; <" TBLPTRL equ 04F6h ;# ">
"70929
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70929: __asm("TBLPTRH equ 04F7h");
[; <" TBLPTRH equ 04F7h ;# ">
"70949
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70949: __asm("TBLPTRU equ 04F8h");
[; <" TBLPTRU equ 04F8h ;# ">
"70980
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70980: __asm("PCLAT equ 04F9h");
[; <" PCLAT equ 04F9h ;# ">
"70987
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 70987: __asm("PCL equ 04F9h");
[; <" PCL equ 04F9h ;# ">
"71007
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 71007: __asm("PCLATH equ 04FAh");
[; <" PCLATH equ 04FAh ;# ">
"71027
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 71027: __asm("PCLATU equ 04FBh");
[; <" PCLATU equ 04FBh ;# ">
"71047
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 71047: __asm("STKPTR equ 04FCh");
[; <" STKPTR equ 04FCh ;# ">
"71157
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 71157: __asm("TOS equ 04FDh");
[; <" TOS equ 04FDh ;# ">
"71164
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 71164: __asm("TOSL equ 04FDh");
[; <" TOSL equ 04FDh ;# ">
"71184
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 71184: __asm("TOSH equ 04FEh");
[; <" TOSH equ 04FEh ;# ">
"71204
[; ;/root/.mchp_packs/Microchip/PIC18F-Q_DFP/1.26.442/xc8/pic/include/proc/pic18f47q84.h: 71204: __asm("TOSU equ 04FFh");
[; <" TOSU equ 04FFh ;# ">
"198 ./vconfig.h
[; ;./vconfig.h: 198:  const char * GEM_TEXT [] = {
[v _GEM_TEXT `*Cuc ~T0 @X0 -> 6 `i e ]
[i _GEM_TEXT
:U ..
:s 1C
:s 2C
:s 3C
:s 4C
:s 5C
:s 6C
..
]
[v F23661 `Cuc ~T0 @X0 -> 20 `i t ]
"277
[; ;./vconfig.h: 277:  const char spin[6][20] = {
[v _spin `F23661 ~T0 @X0 -> 6 `i e ]
[i _spin
:U ..
:U ..
-> 124 `c
-> 124 `c
-> 47 `c
-> 47 `c
-> 45 `c
-> 45 `c
-> 0 `c
..
:U ..
-> 124 `c
-> 124 `c
-> 47 `c
-> 47 `c
-> 45 `c
-> 45 `c
-> 92 `c
-> 92 `c
-> 0 `c
..
:U ..
-> 79 `c
-> 79 `c
-> 79 `c
-> 79 `c
-> 79 `c
-> 79 `c
-> 45 `c
-> 45 `c
-> 95 `c
-> 95 `c
-> 45 `c
-> 0 `c
..
:U ..
-> 118 `c
-> 118 `c
-> 60 `c
-> 60 `c
-> 94 `c
-> 94 `c
-> 62 `c
-> 62 `c
-> 0 `c
..
:U ..
-> 46 `c
-> 46 `c
-> 42 `c
-> 42 `c
-> 120 `c
-> 35 `c
-> 120 `c
-> 35 `c
-> 88 `c
-> 88 `c
-> 124 `c
-> 124 `c
-> 45 `c
-> 45 `c
-> 0 `c
..
:U ..
-> 46 `c
-> 46 `c
-> 111 `c
-> 111 `c
-> 79 `c
-> 79 `c
-> 111 `c
-> 111 `c
-> 0 `c
..
..
]
"290
[; ;./vconfig.h: 290:  const char *build_date, *build_time;
[v _build_date `*Cuc ~T0 @X0 1 e ]
[v _build_time `*Cuc ~T0 @X0 1 e ]
"55 ./mcc_generated_files/dma1.h
[; ;./mcc_generated_files/dma1.h: 55: uint8_t lcd_dma_buf[32];
[v _lcd_dma_buf `uc ~T0 @X0 -> 32 `i e ]
"519 ./mcc_generated_files/uart2.h
[; ;./mcc_generated_files/uart2.h: 519: void (*UART2_RxInterruptHandler)(void);
[v _UART2_RxInterruptHandler `*F24044 ~T0 @X0 1 e ]
"537
[; ;./mcc_generated_files/uart2.h: 537: void (*UART2_TxInterruptHandler)(void);
[v _UART2_TxInterruptHandler `*F24046 ~T0 @X0 1 e ]
"519 ./mcc_generated_files/uart1.h
[; ;./mcc_generated_files/uart1.h: 519: void (*UART1_RxInterruptHandler)(void);
[v _UART1_RxInterruptHandler `*F24092 ~T0 @X0 1 e ]
"537
[; ;./mcc_generated_files/uart1.h: 537: void (*UART1_TxInterruptHandler)(void);
[v _UART1_TxInterruptHandler `*F24094 ~T0 @X0 1 e ]
"26 ./msg_text.h
[; ;./msg_text.h: 26:  const char msg0[] = "MESSAGE All %d, Read %d Failed %d, Transmit %d Failed %d, Checksum error %d  FGB@     %s";
[v _msg0 `Cuc ~T0 @X0 -> 89 `i e ]
[i _msg0
:U ..
-> 77 `c
-> 69 `c
-> 83 `c
-> 83 `c
-> 65 `c
-> 71 `c
-> 69 `c
-> 32 `c
-> 65 `c
-> 108 `c
-> 108 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 44 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 97 `c
-> 100 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 32 `c
-> 70 `c
-> 97 `c
-> 105 `c
-> 108 `c
-> 101 `c
-> 100 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 44 `c
-> 32 `c
-> 84 `c
-> 114 `c
-> 97 `c
-> 110 `c
-> 115 `c
-> 109 `c
-> 105 `c
-> 116 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 32 `c
-> 70 `c
-> 97 `c
-> 105 `c
-> 108 `c
-> 101 `c
-> 100 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 44 `c
-> 32 `c
-> 67 `c
-> 104 `c
-> 101 `c
-> 99 `c
-> 107 `c
-> 115 `c
-> 117 `c
-> 109 `c
-> 32 `c
-> 101 `c
-> 114 `c
-> 114 `c
-> 111 `c
-> 114 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 32 `c
-> 32 `c
-> 70 `c
-> 71 `c
-> 66 `c
-> 64 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 37 `c
-> 115 `c
-> 0 `c
..
]
"27
[; ;./msg_text.h: 27:  const char msg1[] = "ONLINE All %d, Read %d Failed %d, Transmit %d Failed %d, Checksum error %d  FGB@     %s";
[v _msg1 `Cuc ~T0 @X0 -> 88 `i e ]
[i _msg1
:U ..
-> 79 `c
-> 78 `c
-> 76 `c
-> 73 `c
-> 78 `c
-> 69 `c
-> 32 `c
-> 65 `c
-> 108 `c
-> 108 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 44 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 97 `c
-> 100 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 32 `c
-> 70 `c
-> 97 `c
-> 105 `c
-> 108 `c
-> 101 `c
-> 100 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 44 `c
-> 32 `c
-> 84 `c
-> 114 `c
-> 97 `c
-> 110 `c
-> 115 `c
-> 109 `c
-> 105 `c
-> 116 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 32 `c
-> 70 `c
-> 97 `c
-> 105 `c
-> 108 `c
-> 101 `c
-> 100 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 44 `c
-> 32 `c
-> 67 `c
-> 104 `c
-> 101 `c
-> 99 `c
-> 107 `c
-> 115 `c
-> 117 `c
-> 109 `c
-> 32 `c
-> 101 `c
-> 114 `c
-> 114 `c
-> 111 `c
-> 114 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 32 `c
-> 32 `c
-> 70 `c
-> 71 `c
-> 66 `c
-> 64 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 37 `c
-> 115 `c
-> 0 `c
..
]
"28
[; ;./msg_text.h: 28:  const char msg2[] = "COMM All %d, Read %d Failed %d, Transmit %d Failed %d, Checksum error %d  FGB@     %s";
[v _msg2 `Cuc ~T0 @X0 -> 86 `i e ]
[i _msg2
:U ..
-> 67 `c
-> 79 `c
-> 77 `c
-> 77 `c
-> 32 `c
-> 65 `c
-> 108 `c
-> 108 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 44 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 97 `c
-> 100 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 32 `c
-> 70 `c
-> 97 `c
-> 105 `c
-> 108 `c
-> 101 `c
-> 100 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 44 `c
-> 32 `c
-> 84 `c
-> 114 `c
-> 97 `c
-> 110 `c
-> 115 `c
-> 109 `c
-> 105 `c
-> 116 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 32 `c
-> 70 `c
-> 97 `c
-> 105 `c
-> 108 `c
-> 101 `c
-> 100 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 44 `c
-> 32 `c
-> 67 `c
-> 104 `c
-> 101 `c
-> 99 `c
-> 107 `c
-> 115 `c
-> 117 `c
-> 109 `c
-> 32 `c
-> 101 `c
-> 114 `c
-> 114 `c
-> 111 `c
-> 114 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 32 `c
-> 32 `c
-> 70 `c
-> 71 `c
-> 66 `c
-> 64 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 37 `c
-> 115 `c
-> 0 `c
..
]
"29
[; ;./msg_text.h: 29:  const char msg99[] = "UNK FORMAT All %d, R%d F%d, T%d F%d, C%d FGB@     %s   ";
[v _msg99 `Cuc ~T0 @X0 -> 56 `i e ]
[i _msg99
:U ..
-> 85 `c
-> 78 `c
-> 75 `c
-> 32 `c
-> 70 `c
-> 79 `c
-> 82 `c
-> 77 `c
-> 65 `c
-> 84 `c
-> 32 `c
-> 65 `c
-> 108 `c
-> 108 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 44 `c
-> 32 `c
-> 82 `c
-> 37 `c
-> 100 `c
-> 32 `c
-> 70 `c
-> 37 `c
-> 100 `c
-> 44 `c
-> 32 `c
-> 84 `c
-> 37 `c
-> 100 `c
-> 32 `c
-> 70 `c
-> 37 `c
-> 100 `c
-> 44 `c
-> 32 `c
-> 67 `c
-> 37 `c
-> 100 `c
-> 32 `c
-> 70 `c
-> 71 `c
-> 66 `c
-> 64 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 37 `c
-> 115 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 0 `c
..
]
"31
[; ;./msg_text.h: 31:  V_help T[] = {
[v _T `S3284 ~T0 @X0 -> 4 `i e ]
[i _T
:U ..
:U ..
:U ..
-> 99 `c
-> 111 `c
-> 109 `c
-> 109 `c
-> 97 `c
-> 110 `c
-> 100 `c
-> 115 `c
-> 32 `c
-> 49 `c
-> 0 `c
..
:U ..
-> 100 `c
-> 105 `c
-> 115 `c
-> 112 `c
-> 108 `c
-> 97 `c
-> 121 `c
-> 115 `c
-> 32 `c
-> 49 `c
-> 0 `c
..
..
:U ..
:U ..
-> 99 `c
-> 111 `c
-> 109 `c
-> 109 `c
-> 97 `c
-> 110 `c
-> 100 `c
-> 115 `c
-> 32 `c
-> 50 `c
-> 0 `c
..
:U ..
-> 100 `c
-> 105 `c
-> 115 `c
-> 112 `c
-> 108 `c
-> 97 `c
-> 121 `c
-> 115 `c
-> 32 `c
-> 50 `c
-> 0 `c
..
..
:U ..
:U ..
-> 99 `c
-> 111 `c
-> 109 `c
-> 109 `c
-> 97 `c
-> 110 `c
-> 100 `c
-> 115 `c
-> 32 `c
-> 51 `c
-> 0 `c
..
:U ..
-> 100 `c
-> 105 `c
-> 115 `c
-> 112 `c
-> 108 `c
-> 97 `c
-> 121 `c
-> 115 `c
-> 32 `c
-> 51 `c
-> 0 `c
..
..
:U ..
:U ..
-> 99 `c
-> 111 `c
-> 109 `c
-> 109 `c
-> 97 `c
-> 110 `c
-> 100 `c
-> 115 `c
-> 32 `c
-> 52 `c
-> 0 `c
..
:U ..
-> 100 `c
-> 105 `c
-> 115 `c
-> 112 `c
-> 108 `c
-> 97 `c
-> 121 `c
-> 115 `c
-> 32 `c
-> 52 `c
-> 0 `c
..
..
..
]
"29 gemsecs.c
[; ;gemsecs.c: 29: uint16_t block_checksum(uint8_t *byte_block, const uint16_t byte_count)
[v _block_checksum `(us ~T0 @X0 1 ef2`*uc`Cus ]
"30
[; ;gemsecs.c: 30: {
{
[e :U _block_checksum ]
"29
[; ;gemsecs.c: 29: uint16_t block_checksum(uint8_t *byte_block, const uint16_t byte_count)
[v _byte_block `*uc ~T0 @X0 1 r1 ]
[v _byte_count `Cus ~T0 @X0 1 r2 ]
"30
[; ;gemsecs.c: 30: {
[f ]
"31
[; ;gemsecs.c: 31:  uint16_t sum = 0, i;
[v _sum `us ~T0 @X0 1 a ]
[e = _sum -> -> 0 `i `us ]
[v _i `us ~T0 @X0 1 a ]
"33
[; ;gemsecs.c: 33:  for (i = 0; i < byte_count; i++) {
{
[e = _i -> -> 0 `i `us ]
[e $ < -> _i `ui -> _byte_count `ui 3309  ]
[e $U 3310  ]
[e :U 3309 ]
{
"34
[; ;gemsecs.c: 34:   sum += byte_block[i];
[e =+ _sum -> *U + _byte_block * -> _i `ux -> -> # *U _byte_block `ui `ux `us ]
"35
[; ;gemsecs.c: 35:  }
}
[e ++ _i -> -> 1 `i `us ]
[e $ < -> _i `ui -> _byte_count `ui 3309  ]
[e :U 3310 ]
}
"40
[; ;gemsecs.c: 40:  return sum;
[e ) _sum ]
[e $UE 3308  ]
"41
[; ;gemsecs.c: 41: }
[e :UE 3308 ]
}
"46
[; ;gemsecs.c: 46: uint16_t run_checksum(const uint8_t byte_block, const _Bool clear)
[v _run_checksum `(us ~T0 @X0 1 ef2`Cuc`Ca ]
"47
[; ;gemsecs.c: 47: {
{
[e :U _run_checksum ]
"46
[; ;gemsecs.c: 46: uint16_t run_checksum(const uint8_t byte_block, const _Bool clear)
[v _byte_block `Cuc ~T0 @X0 1 r1 ]
[v _clear `Ca ~T0 @X0 1 r2 ]
"47
[; ;gemsecs.c: 47: {
[f ]
"48
[; ;gemsecs.c: 48:  static uint16_t sum = 0;
[v F24423 `us ~T0 @X0 1 s sum ]
[i F24423
-> -> 0 `i `us
]
"50
[; ;gemsecs.c: 50:  if (clear)
[e $ ! != -> _clear `i -> 0 `i 3313  ]
"51
[; ;gemsecs.c: 51:   sum = 0;
[e = F24423 -> -> 0 `i `us ]
[e :U 3313 ]
"53
[; ;gemsecs.c: 53:  sum += byte_block;
[e =+ F24423 -> _byte_block `us ]
"54
[; ;gemsecs.c: 54:  return sum;
[e ) F24423 ]
[e $UE 3312  ]
"55
[; ;gemsecs.c: 55: }
[e :UE 3312 ]
}
"57
[; ;gemsecs.c: 57: LINK_STATES m_protocol(LINK_STATES *m_link)
[v _m_protocol `(E23572 ~T0 @X0 1 ef1`*E23572 ]
"58
[; ;gemsecs.c: 58: {
{
[e :U _m_protocol ]
"57
[; ;gemsecs.c: 57: LINK_STATES m_protocol(LINK_STATES *m_link)
[v _m_link `*E23572 ~T0 @X0 1 r1 ]
"58
[; ;gemsecs.c: 58: {
[f ]
"59
[; ;gemsecs.c: 59:  uint8_t rxData;
[v _rxData `uc ~T0 @X0 1 a ]
"60
[; ;gemsecs.c: 60:  static uint8_t rxData_l = 0, *b_block = (uint8_t*) & H254[0];
[v F24427 `uc ~T0 @X0 1 s rxData_l ]
[i F24427
-> -> 0 `i `uc
]
[v F24428 `*uc ~T0 @X0 1 s b_block ]
[i F24428
-> &U *U + &U _H254 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H254 `ui `ux `*uc
]
"62
[; ;gemsecs.c: 62:  switch (*m_link) {
[e $U 3316  ]
{
"63
[; ;gemsecs.c: 63:  case LINK_STATE_IDLE:
[e :U 3317 ]
"67
[; ;gemsecs.c: 67:   if (UART1_is_rx_ready()) {
[e $ ! != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 3318  ]
{
"68
[; ;gemsecs.c: 68:    rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
"69
[; ;gemsecs.c: 69:    do { LATBbits.LATB3 = ~LATBbits.LATB3; } while(0);
[e :U 3321 ]
{
[e = . . _LATBbits 0 3 -> ~ -> . . _LATBbits 0 3 `i `uc ]
}
[e :U 3320 ]
"70
[; ;gemsecs.c: 70:    if (rxData == 0x05) {
[e $ ! == -> _rxData `i -> 5 `i 3322  ]
{
"72
[; ;gemsecs.c: 72:     V.uart = 1;
[e = . _V 42 -> -> 1 `i `uc ]
"73
[; ;gemsecs.c: 73:     StartTimer(TMR_T2, 3000);
[e ( _StartTimer (2 , -> . `E24129 2 `uc -> -> 3000 `i `us ]
"74
[; ;gemsecs.c: 74:     V.error = LINK_ERROR_NONE;
[e = . _V 15 -> . `E23581 0 `uc ]
"75
[; ;gemsecs.c: 75:     *m_link = LINK_STATE_ENQ;
[e = *U _m_link . `E23572 1 ]
"76
[; ;gemsecs.c: 76:    }
}
[e :U 3322 ]
"77
[; ;gemsecs.c: 77:   }
}
[e :U 3318 ]
"78
[; ;gemsecs.c: 78:   if (UART2_is_rx_ready()) {
[e $ ! != -> ( _UART2_is_rx_ready ..  `i -> 0 `i 3323  ]
{
"79
[; ;gemsecs.c: 79:    rxData = UART2_Read();
[e = _rxData ( _UART2_Read ..  ]
"80
[; ;gemsecs.c: 80:    if (rxData == 0x05) {
[e $ ! == -> _rxData `i -> 5 `i 3324  ]
{
"82
[; ;gemsecs.c: 82:     V.uart = 2;
[e = . _V 42 -> -> 2 `i `uc ]
"83
[; ;gemsecs.c: 83:     StartTimer(TMR_T2, 3000);
[e ( _StartTimer (2 , -> . `E24129 2 `uc -> -> 3000 `i `us ]
"84
[; ;gemsecs.c: 84:     V.error = LINK_ERROR_NONE;
[e = . _V 15 -> . `E23581 0 `uc ]
"85
[; ;gemsecs.c: 85:     *m_link = LINK_STATE_ENQ;
[e = *U _m_link . `E23572 1 ]
"86
[; ;gemsecs.c: 86:    }
}
[e :U 3324 ]
"87
[; ;gemsecs.c: 87:   }
}
[e :U 3323 ]
"88
[; ;gemsecs.c: 88:   break;
[e $U 3315  ]
"89
[; ;gemsecs.c: 89:  case LINK_STATE_ENQ:
[e :U 3325 ]
"90
[; ;gemsecs.c: 90:   rxData_l = 0;
[e = F24427 -> -> 0 `i `uc ]
"91
[; ;gemsecs.c: 91:   if (TimerDone(TMR_T2)) {
[e $ ! != -> ( _TimerDone (1 -> . `E24129 2 `uc `i -> 0 `i 3326  ]
{
"92
[; ;gemsecs.c: 92:    V.error = LINK_ERROR_T2;
[e = . _V 15 -> . `E23581 2 `uc ]
"93
[; ;gemsecs.c: 93:    V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"94
[; ;gemsecs.c: 94:    V.timer_error++;
[e ++ . _V 24 -> -> 1 `i `us ]
"95
[; ;gemsecs.c: 95:    V.failed_receive = 2;
[e = . _V 35 -> -> 2 `i `uc ]
"96
[; ;gemsecs.c: 96:    *m_link = LINK_STATE_NAK;
[e = *U _m_link . `E23572 5 ]
"97
[; ;gemsecs.c: 97:    do { LATBbits.LATB1 = 1; } while(0);
[e :U 3329 ]
{
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
}
[e :U 3328 ]
"98
[; ;gemsecs.c: 98:   } else {
}
[e $U 3330  ]
[e :U 3326 ]
{
"115
[; ;gemsecs.c: 115:    if (V.uart == 2 && UART1_is_rx_ready()) {
[e $ ! && == -> . _V 42 `i -> 2 `i != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 3331  ]
{
"116
[; ;gemsecs.c: 116:     rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
"117
[; ;gemsecs.c: 117:     do { LATBbits.LATB3 = ~LATBbits.LATB3; } while(0);
[e :U 3334 ]
{
[e = . . _LATBbits 0 3 -> ~ -> . . _LATBbits 0 3 `i `uc ]
}
[e :U 3333 ]
"118
[; ;gemsecs.c: 118:     if (rxData == 0x04) {
[e $ ! == -> _rxData `i -> 4 `i 3335  ]
{
"119
[; ;gemsecs.c: 119:      StartTimer(TMR_T2, 3000);
[e ( _StartTimer (2 , -> . `E24129 2 `uc -> -> 3000 `i `us ]
"120
[; ;gemsecs.c: 120:      V.error = LINK_ERROR_NONE;
[e = . _V 15 -> . `E23581 0 `uc ]
"121
[; ;gemsecs.c: 121:      *m_link = LINK_STATE_EOT;
[e = *U _m_link . `E23572 2 ]
"122
[; ;gemsecs.c: 122:     }
}
[e :U 3335 ]
"123
[; ;gemsecs.c: 123:    }
}
[e :U 3331 ]
"124
[; ;gemsecs.c: 124:    if (V.uart == 1 && UART2_is_rx_ready()) {
[e $ ! && == -> . _V 42 `i -> 1 `i != -> ( _UART2_is_rx_ready ..  `i -> 0 `i 3336  ]
{
"125
[; ;gemsecs.c: 125:     rxData = UART2_Read();
[e = _rxData ( _UART2_Read ..  ]
"126
[; ;gemsecs.c: 126:     if (rxData == 0x04) {
[e $ ! == -> _rxData `i -> 4 `i 3337  ]
{
"127
[; ;gemsecs.c: 127:      StartTimer(TMR_T2, 3000);
[e ( _StartTimer (2 , -> . `E24129 2 `uc -> -> 3000 `i `us ]
"128
[; ;gemsecs.c: 128:      V.error = LINK_ERROR_NONE;
[e = . _V 15 -> . `E23581 0 `uc ]
"129
[; ;gemsecs.c: 129:      *m_link = LINK_STATE_EOT;
[e = *U _m_link . `E23572 2 ]
"130
[; ;gemsecs.c: 130:     }
}
[e :U 3337 ]
"131
[; ;gemsecs.c: 131:    }
}
[e :U 3336 ]
"133
[; ;gemsecs.c: 133:   }
}
[e :U 3330 ]
"134
[; ;gemsecs.c: 134:   break;
[e $U 3315  ]
"135
[; ;gemsecs.c: 135:  case LINK_STATE_EOT:
[e :U 3338 ]
"136
[; ;gemsecs.c: 136:   if (TimerDone(TMR_T2)) {
[e $ ! != -> ( _TimerDone (1 -> . `E24129 2 `uc `i -> 0 `i 3339  ]
{
"137
[; ;gemsecs.c: 137:    V.error = LINK_ERROR_T2;
[e = . _V 15 -> . `E23581 2 `uc ]
"138
[; ;gemsecs.c: 138:    V.timer_error++;
[e ++ . _V 24 -> -> 1 `i `us ]
"139
[; ;gemsecs.c: 139:    V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"140
[; ;gemsecs.c: 140:    V.failed_receive = 2;
[e = . _V 35 -> -> 2 `i `uc ]
"141
[; ;gemsecs.c: 141:    *m_link = LINK_STATE_NAK;
[e = *U _m_link . `E23572 5 ]
"142
[; ;gemsecs.c: 142:    do { LATBbits.LATB1 = 1; } while(0);
[e :U 3342 ]
{
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
}
[e :U 3341 ]
"143
[; ;gemsecs.c: 143:   } else {
}
[e $U 3343  ]
[e :U 3339 ]
{
"144
[; ;gemsecs.c: 144:    if (V.uart == 1 && UART1_is_rx_ready()) {
[e $ ! && == -> . _V 42 `i -> 1 `i != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 3344  ]
{
"145
[; ;gemsecs.c: 145:     rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
"146
[; ;gemsecs.c: 146:     do { LATBbits.LATB3 = ~LATBbits.LATB3; } while(0);
[e :U 3347 ]
{
[e = . . _LATBbits 0 3 -> ~ -> . . _LATBbits 0 3 `i `uc ]
}
[e :U 3346 ]
"147
[; ;gemsecs.c: 147:     if (rxData_l == 0) {
[e $ ! == -> F24427 `i -> 0 `i 3348  ]
{
"148
[; ;gemsecs.c: 148:      r_block.length = rxData;
[e = . _r_block 2 _rxData ]
"149
[; ;gemsecs.c: 149:      run_checksum(0, 1);
[e ( _run_checksum (2 , -> -> 0 `i `uc -> -> 1 `i `a ]
"150
[; ;gemsecs.c: 150:      rxData_l++;
[e ++ F24427 -> -> 1 `i `uc ]
"151
[; ;gemsecs.c: 151:      b_block[sizeof(header254) - rxData_l] = rxData;
[e = *U + F24428 * -> - -> # `S3304 `ui -> F24427 `ui `ux -> -> # *U F24428 `ui `ux _rxData ]
"152
[; ;gemsecs.c: 152:     } else {
}
[e $U 3349  ]
[e :U 3348 ]
{
"156
[; ;gemsecs.c: 156:      if (rxData_l <= sizeof(block10))
[e $ ! <= -> F24427 `ui -> # `S3292 `ui 3350  ]
"157
[; ;gemsecs.c: 157:      {
{
"158
[; ;gemsecs.c: 158:       H10[1].block.b[sizeof(block10) - rxData_l] = rxData;
[e = *U + &U . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 0 * -> - -> # `S3292 `ui -> F24427 `ui `ux -> -> # *U &U . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 0 `ui `ux _rxData ]
"159
[; ;gemsecs.c: 159:      }
}
[e :U 3350 ]
"160
[; ;gemsecs.c: 160:      if (rxData_l <= r_block.length)
[e $ ! <= -> F24427 `i -> . _r_block 2 `i 3351  ]
"161
[; ;gemsecs.c: 161:      {
{
"162
[; ;gemsecs.c: 162:       V.r_checksum = run_checksum(rxData, 0);
[e = . _V 21 ( _run_checksum (2 , _rxData -> -> 0 `i `a ]
"163
[; ;gemsecs.c: 163:      }
}
[e :U 3351 ]
"165
[; ;gemsecs.c: 165:      if (rxData_l == r_block.length + 1)
[e $ ! == -> F24427 `i + -> . _r_block 2 `i -> 1 `i 3352  ]
"166
[; ;gemsecs.c: 166:      {
{
"167
[; ;gemsecs.c: 167:       H10[1].checksum = (uint16_t) rxData << 8;
[e = . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 -> << -> -> _rxData `us `ui -> 8 `i `us ]
"168
[; ;gemsecs.c: 168:      }
}
[e :U 3352 ]
"169
[; ;gemsecs.c: 169:      if (rxData_l == r_block.length + 2)
[e $ ! == -> F24427 `i + -> . _r_block 2 `i -> 2 `i 3353  ]
"170
[; ;gemsecs.c: 170:      {
{
"171
[; ;gemsecs.c: 171:       H10[1].checksum += rxData;
[e =+ . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 -> _rxData `us ]
"172
[; ;gemsecs.c: 172:      }
}
[e :U 3353 ]
"174
[; ;gemsecs.c: 174:      rxData_l++;
[e ++ F24427 -> -> 1 `i `uc ]
"175
[; ;gemsecs.c: 175:      b_block[sizeof(header254) - rxData_l] = rxData;
[e = *U + F24428 * -> - -> # `S3304 `ui -> F24427 `ui `ux -> -> # *U F24428 `ui `ux _rxData ]
"176
[; ;gemsecs.c: 176:      if (rxData_l > (r_block.length + 2)) {
[e $ ! > -> F24427 `i + -> . _r_block 2 `i -> 2 `i 3354  ]
{
"177
[; ;gemsecs.c: 177:       if (V.r_checksum == H10[1].checksum) {
[e $ ! == -> . _V 21 `ui -> . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 `ui 3355  ]
{
"178
[; ;gemsecs.c: 178:        *m_link = LINK_STATE_ACK;
[e = *U _m_link . `E23572 3 ]
"179
[; ;gemsecs.c: 179:       } else {
}
[e $U 3356  ]
[e :U 3355 ]
{
"180
[; ;gemsecs.c: 180:        while (UART1_is_rx_ready())
[e $U 3357  ]
[e :U 3358 ]
"181
[; ;gemsecs.c: 181:         rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
[e :U 3357 ]
"180
[; ;gemsecs.c: 180:        while (UART1_is_rx_ready())
[e $ != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 3358  ]
[e :U 3359 ]
"182
[; ;gemsecs.c: 182:        WaitMs(500);
[e ( _WaitMs (1 -> -> 500 `i `us ]
"183
[; ;gemsecs.c: 183:        V.error = LINK_ERROR_CHECKSUM;
[e = . _V 15 -> . `E23581 5 `uc ]
"184
[; ;gemsecs.c: 184:        V.checksum_error++;
[e ++ . _V 23 -> -> 1 `i `us ]
"185
[; ;gemsecs.c: 185:        V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"186
[; ;gemsecs.c: 186:        V.failed_receive = 3;
[e = . _V 35 -> -> 3 `i `uc ]
"187
[; ;gemsecs.c: 187:        *m_link = LINK_STATE_NAK;
[e = *U _m_link . `E23572 5 ]
"188
[; ;gemsecs.c: 188:        do { LATBbits.LATB1 = 1; } while(0);
[e :U 3362 ]
{
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
}
[e :U 3361 ]
"189
[; ;gemsecs.c: 189:       }
}
[e :U 3356 ]
"190
[; ;gemsecs.c: 190:      }
}
[e :U 3354 ]
"191
[; ;gemsecs.c: 191:     }
}
[e :U 3349 ]
"192
[; ;gemsecs.c: 192:    }
}
[e :U 3344 ]
"194
[; ;gemsecs.c: 194:    if (V.uart == 2 && UART2_is_rx_ready()) {
[e $ ! && == -> . _V 42 `i -> 2 `i != -> ( _UART2_is_rx_ready ..  `i -> 0 `i 3363  ]
{
"195
[; ;gemsecs.c: 195:     rxData = UART2_Read();
[e = _rxData ( _UART2_Read ..  ]
"196
[; ;gemsecs.c: 196:     if (rxData_l == 0) {
[e $ ! == -> F24427 `i -> 0 `i 3364  ]
{
"197
[; ;gemsecs.c: 197:      r_block.length = rxData;
[e = . _r_block 2 _rxData ]
"198
[; ;gemsecs.c: 198:      run_checksum(0, 1);
[e ( _run_checksum (2 , -> -> 0 `i `uc -> -> 1 `i `a ]
"199
[; ;gemsecs.c: 199:      rxData_l++;
[e ++ F24427 -> -> 1 `i `uc ]
"200
[; ;gemsecs.c: 200:      b_block[sizeof(header254) - rxData_l] = rxData;
[e = *U + F24428 * -> - -> # `S3304 `ui -> F24427 `ui `ux -> -> # *U F24428 `ui `ux _rxData ]
"201
[; ;gemsecs.c: 201:     } else {
}
[e $U 3365  ]
[e :U 3364 ]
{
"205
[; ;gemsecs.c: 205:      if (rxData_l <= sizeof(block10))
[e $ ! <= -> F24427 `ui -> # `S3292 `ui 3366  ]
"206
[; ;gemsecs.c: 206:       H10[1].block.b[sizeof(block10) - rxData_l] = rxData;
[e = *U + &U . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 0 * -> - -> # `S3292 `ui -> F24427 `ui `ux -> -> # *U &U . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 0 `ui `ux _rxData ]
[e :U 3366 ]
"207
[; ;gemsecs.c: 207:      if (rxData_l <= r_block.length)
[e $ ! <= -> F24427 `i -> . _r_block 2 `i 3367  ]
"208
[; ;gemsecs.c: 208:       V.r_checksum = run_checksum(rxData, 0);
[e = . _V 21 ( _run_checksum (2 , _rxData -> -> 0 `i `a ]
[e :U 3367 ]
"210
[; ;gemsecs.c: 210:      if (rxData_l == r_block.length + 1)
[e $ ! == -> F24427 `i + -> . _r_block 2 `i -> 1 `i 3368  ]
"211
[; ;gemsecs.c: 211:       H10[1].checksum = (uint16_t) rxData << 8;
[e = . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 -> << -> -> _rxData `us `ui -> 8 `i `us ]
[e :U 3368 ]
"212
[; ;gemsecs.c: 212:      if (rxData_l == r_block.length + 2)
[e $ ! == -> F24427 `i + -> . _r_block 2 `i -> 2 `i 3369  ]
"213
[; ;gemsecs.c: 213:       H10[1].checksum += rxData;
[e =+ . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 -> _rxData `us ]
[e :U 3369 ]
"215
[; ;gemsecs.c: 215:      rxData_l++;
[e ++ F24427 -> -> 1 `i `uc ]
"216
[; ;gemsecs.c: 216:      b_block[sizeof(header254) - rxData_l] = rxData;
[e = *U + F24428 * -> - -> # `S3304 `ui -> F24427 `ui `ux -> -> # *U F24428 `ui `ux _rxData ]
"217
[; ;gemsecs.c: 217:      if (rxData_l > (r_block.length + 2)) {
[e $ ! > -> F24427 `i + -> . _r_block 2 `i -> 2 `i 3370  ]
{
"218
[; ;gemsecs.c: 218:       if (V.r_checksum == H10[1].checksum) {
[e $ ! == -> . _V 21 `ui -> . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 `ui 3371  ]
{
"219
[; ;gemsecs.c: 219:        *m_link = LINK_STATE_ACK;
[e = *U _m_link . `E23572 3 ]
"220
[; ;gemsecs.c: 220:       } else {
}
[e $U 3372  ]
[e :U 3371 ]
{
"221
[; ;gemsecs.c: 221:        while (UART2_is_rx_ready())
[e $U 3373  ]
[e :U 3374 ]
"222
[; ;gemsecs.c: 222:         rxData = UART2_Read();
[e = _rxData ( _UART2_Read ..  ]
[e :U 3373 ]
"221
[; ;gemsecs.c: 221:        while (UART2_is_rx_ready())
[e $ != -> ( _UART2_is_rx_ready ..  `i -> 0 `i 3374  ]
[e :U 3375 ]
"223
[; ;gemsecs.c: 223:        WaitMs(500);
[e ( _WaitMs (1 -> -> 500 `i `us ]
"224
[; ;gemsecs.c: 224:        V.error = LINK_ERROR_CHECKSUM;
[e = . _V 15 -> . `E23581 5 `uc ]
"225
[; ;gemsecs.c: 225:        V.checksum_error++;
[e ++ . _V 23 -> -> 1 `i `us ]
"226
[; ;gemsecs.c: 226:        V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"227
[; ;gemsecs.c: 227:        V.failed_receive = 4;
[e = . _V 35 -> -> 4 `i `uc ]
"228
[; ;gemsecs.c: 228:        *m_link = LINK_STATE_NAK;
[e = *U _m_link . `E23572 5 ]
"229
[; ;gemsecs.c: 229:        do { LATBbits.LATB1 = 1; } while(0);
[e :U 3378 ]
{
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
}
[e :U 3377 ]
"230
[; ;gemsecs.c: 230:       }
}
[e :U 3372 ]
"231
[; ;gemsecs.c: 231:      }
}
[e :U 3370 ]
"232
[; ;gemsecs.c: 232:     }
}
[e :U 3365 ]
"233
[; ;gemsecs.c: 233:    }
}
[e :U 3363 ]
"234
[; ;gemsecs.c: 234:   }
}
[e :U 3343 ]
"235
[; ;gemsecs.c: 235:   break;
[e $U 3315  ]
"236
[; ;gemsecs.c: 236:  case LINK_STATE_ACK:
[e :U 3379 ]
"240
[; ;gemsecs.c: 240:   V.stream = H10[1].block.block.stream;
[e = . _V 13 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 ]
"241
[; ;gemsecs.c: 241:   V.function = H10[1].block.block.function;
[e = . _V 14 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 4 ]
"242
[; ;gemsecs.c: 242:   V.systemb = H10[1].block.block.systemb;
[e = . _V 11 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 ]
"243
[; ;gemsecs.c: 243:   V.rbit = H10[1].block.block.rbit;
[e = . _V 30 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 9 ]
"244
[; ;gemsecs.c: 244:   V.wbit = H10[1].block.block.wbit;
[e = . _V 31 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 6 ]
"245
[; ;gemsecs.c: 245:   V.ebit = H10[1].block.block.ebit;
[e = . _V 32 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 3 ]
"246
[; ;gemsecs.c: 246:   V.failed_receive = 0;
[e = . _V 35 -> -> 0 `i `uc ]
"247
[; ;gemsecs.c: 247:   secs_II_monitor_message(V.stream, V.function, 1000);
[e ( _secs_II_monitor_message (3 , , . _V 13 . _V 14 -> -> 1000 `i `us ]
"248
[; ;gemsecs.c: 248:   V.g_state = secs_gem_state(V.stream, V.function);
[e = . _V 2 ( _secs_gem_state (2 , . _V 13 . _V 14 ]
"249
[; ;gemsecs.c: 249:   *m_link = LINK_STATE_DONE;
[e = *U _m_link . `E23572 4 ]
"250
[; ;gemsecs.c: 250:   break;
[e $U 3315  ]
"251
[; ;gemsecs.c: 251:  case LINK_STATE_NAK:
[e :U 3380 ]
"252
[; ;gemsecs.c: 252:   *m_link = LINK_STATE_ERROR;
[e = *U _m_link . `E23572 6 ]
"253
[; ;gemsecs.c: 253:   V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"254
[; ;gemsecs.c: 254:   while ((UART1_is_rx_ready())) {
[e $U 3381  ]
[e :U 3382 ]
{
"255
[; ;gemsecs.c: 255:    UART1_Read();
[e ( _UART1_Read ..  ]
"256
[; ;gemsecs.c: 256:   }
}
[e :U 3381 ]
"254
[; ;gemsecs.c: 254:   while ((UART1_is_rx_ready())) {
[e $ != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 3382  ]
[e :U 3383 ]
"257
[; ;gemsecs.c: 257:   while ((UART2_is_rx_ready())) {
[e $U 3384  ]
[e :U 3385 ]
{
"258
[; ;gemsecs.c: 258:    UART2_Read();
[e ( _UART2_Read ..  ]
"259
[; ;gemsecs.c: 259:   }
}
[e :U 3384 ]
"257
[; ;gemsecs.c: 257:   while ((UART2_is_rx_ready())) {
[e $ != -> ( _UART2_is_rx_ready ..  `i -> 0 `i 3385  ]
[e :U 3386 ]
"260
[; ;gemsecs.c: 260:   break;
[e $U 3315  ]
"261
[; ;gemsecs.c: 261:  case LINK_STATE_ERROR:
[e :U 3387 ]
"262
[; ;gemsecs.c: 262:   do { LATBbits.LATB1 = 1; } while(0);
[e :U 3390 ]
{
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
}
[e :U 3389 ]
"263
[; ;gemsecs.c: 263:   break;
[e $U 3315  ]
"264
[; ;gemsecs.c: 264:  case LINK_STATE_DONE:
[e :U 3391 ]
"265
[; ;gemsecs.c: 265:   V.failed_receive = 0;
[e = . _V 35 -> -> 0 `i `uc ]
"266
[; ;gemsecs.c: 266:  default:
[e :U 3392 ]
"267
[; ;gemsecs.c: 267:   *m_link = LINK_STATE_IDLE;
[e = *U _m_link . `E23572 0 ]
"268
[; ;gemsecs.c: 268:   break;
[e $U 3315  ]
"269
[; ;gemsecs.c: 269:  }
}
[e $U 3315  ]
[e :U 3316 ]
[e [\ -> *U _m_link `ui , $ -> . `E23572 0 `ui 3317
 , $ -> . `E23572 1 `ui 3325
 , $ -> . `E23572 2 `ui 3338
 , $ -> . `E23572 3 `ui 3379
 , $ -> . `E23572 5 `ui 3380
 , $ -> . `E23572 6 `ui 3387
 , $ -> . `E23572 4 `ui 3391
 3392 ]
[e :U 3315 ]
"271
[; ;gemsecs.c: 271:  return *m_link;
[e ) *U _m_link ]
[e $UE 3314  ]
"272
[; ;gemsecs.c: 272: }
[e :UE 3314 ]
}
"274
[; ;gemsecs.c: 274: LINK_STATES r_protocol(LINK_STATES * r_link)
[v _r_protocol `(E23572 ~T0 @X0 1 ef1`*E23572 ]
"275
[; ;gemsecs.c: 275: {
{
[e :U _r_protocol ]
"274
[; ;gemsecs.c: 274: LINK_STATES r_protocol(LINK_STATES * r_link)
[v _r_link `*E23572 ~T0 @X0 1 r1 ]
"275
[; ;gemsecs.c: 275: {
[f ]
"276
[; ;gemsecs.c: 276:  uint8_t rxData;
[v _rxData `uc ~T0 @X0 1 a ]
"277
[; ;gemsecs.c: 277:  static uint8_t rxData_l = 0, retry = 3, *b_block, d = 1;
[v F24432 `uc ~T0 @X0 1 s rxData_l ]
[i F24432
-> -> 0 `i `uc
]
[v F24433 `uc ~T0 @X0 1 s retry ]
[i F24433
-> -> 3 `i `uc
]
[v F24434 `*uc ~T0 @X0 1 s b_block ]
[v F24435 `uc ~T0 @X0 1 s d ]
[i F24435
-> -> 1 `i `uc
]
"279
[; ;gemsecs.c: 279:  switch (*r_link) {
[e $U 3395  ]
{
"280
[; ;gemsecs.c: 280:  case LINK_STATE_IDLE:
[e :U 3396 ]
"282
[; ;gemsecs.c: 282:   if (UART1_is_rx_ready()) {
[e $ ! != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 3397  ]
{
"283
[; ;gemsecs.c: 283:    rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
"284
[; ;gemsecs.c: 284:    do { LATBbits.LATB3 = ~LATBbits.LATB3; } while(0);
[e :U 3400 ]
{
[e = . . _LATBbits 0 3 -> ~ -> . . _LATBbits 0 3 `i `uc ]
}
[e :U 3399 ]
"285
[; ;gemsecs.c: 285:    if (rxData == 0x05) {
[e $ ! == -> _rxData `i -> 5 `i 3401  ]
{
"287
[; ;gemsecs.c: 287:     do { LATDbits.LATD7 = 1; } while(0);
[e :U 3404 ]
{
[e = . . _LATDbits 0 7 -> -> 1 `i `uc ]
}
[e :U 3403 ]
"288
[; ;gemsecs.c: 288:     V.error = LINK_ERROR_NONE;
[e = . _V 15 -> . `E23581 0 `uc ]
"289
[; ;gemsecs.c: 289:     *r_link = LINK_STATE_ENQ;
[e = *U _r_link . `E23572 1 ]
"290
[; ;gemsecs.c: 290:     if (TimerDone(TMR_HBIO))
[e $ ! != -> ( _TimerDone (1 -> . `E24129 6 `uc `i -> 0 `i 3405  ]
"291
[; ;gemsecs.c: 291:      StartTimer(TMR_HBIO, 5000);
[e ( _StartTimer (2 , -> . `E24129 6 `uc -> -> 5000 `i `us ]
[e :U 3405 ]
"292
[; ;gemsecs.c: 292:    }
}
[e :U 3401 ]
"293
[; ;gemsecs.c: 293:   }
}
[e :U 3397 ]
"294
[; ;gemsecs.c: 294:   break;
[e $U 3394  ]
"295
[; ;gemsecs.c: 295:  case LINK_STATE_ENQ:
[e :U 3406 ]
"297
[; ;gemsecs.c: 297:   rxData_l = 0;
[e = F24432 -> -> 0 `i `uc ]
"298
[; ;gemsecs.c: 298:   d = 1;
[e = F24435 -> -> 1 `i `uc ]
"299
[; ;gemsecs.c: 299:   b_block = (uint8_t*) & H254[0];
[e = F24434 -> &U *U + &U _H254 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H254 `ui `ux `*uc ]
"300
[; ;gemsecs.c: 300:   UART1_Write(0x04);
[e ( _UART1_Write (1 -> -> 4 `i `uc ]
"301
[; ;gemsecs.c: 301:   StartTimer(TMR_T2, 3000);
[e ( _StartTimer (2 , -> . `E24129 2 `uc -> -> 3000 `i `us ]
"302
[; ;gemsecs.c: 302:   *r_link = LINK_STATE_EOT;
[e = *U _r_link . `E23572 2 ]
"316
[; ;gemsecs.c: 316:   break;
[e $U 3394  ]
"317
[; ;gemsecs.c: 317:  case LINK_STATE_EOT:
[e :U 3407 ]
"319
[; ;gemsecs.c: 319:   if (TimerDone(TMR_T2)) {
[e $ ! != -> ( _TimerDone (1 -> . `E24129 2 `uc `i -> 0 `i 3408  ]
{
"320
[; ;gemsecs.c: 320:    V.timer_error++;
[e ++ . _V 24 -> -> 1 `i `us ]
"321
[; ;gemsecs.c: 321:    V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"322
[; ;gemsecs.c: 322:    if (!retry--) {
[e $ ! ! != -> -- F24433 -> -> 1 `i `uc `i -> 0 `i 3409  ]
{
"323
[; ;gemsecs.c: 323:     V.error = LINK_ERROR_T2;
[e = . _V 15 -> . `E23581 2 `uc ]
"324
[; ;gemsecs.c: 324:     V.failed_receive = 1;
[e = . _V 35 -> -> 1 `i `uc ]
"325
[; ;gemsecs.c: 325:     V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"326
[; ;gemsecs.c: 326:     *r_link = LINK_STATE_NAK;
[e = *U _r_link . `E23572 5 ]
"327
[; ;gemsecs.c: 327:     do { LATBbits.LATB1 = 1; } while(0);
[e :U 3412 ]
{
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
}
[e :U 3411 ]
"328
[; ;gemsecs.c: 328:    } else {
}
[e $U 3413  ]
[e :U 3409 ]
{
"329
[; ;gemsecs.c: 329:     *r_link = LINK_STATE_IDLE;
[e = *U _r_link . `E23572 0 ]
"330
[; ;gemsecs.c: 330:    }
}
[e :U 3413 ]
"331
[; ;gemsecs.c: 331:   } else {
}
[e $U 3414  ]
[e :U 3408 ]
{
"332
[; ;gemsecs.c: 332:    if (UART1_is_rx_ready()) {
[e $ ! != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 3415  ]
{
"333
[; ;gemsecs.c: 333:     rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
"334
[; ;gemsecs.c: 334:     do { LATBbits.LATB3 = ~LATBbits.LATB3; } while(0);
[e :U 3418 ]
{
[e = . . _LATBbits 0 3 -> ~ -> . . _LATBbits 0 3 `i `uc ]
}
[e :U 3417 ]
"335
[; ;gemsecs.c: 335:     if (rxData_l == 0) {
[e $ ! == -> F24432 `i -> 0 `i 3419  ]
{
"336
[; ;gemsecs.c: 336:      r_block.length = rxData;
[e = . _r_block 2 _rxData ]
"337
[; ;gemsecs.c: 337:      run_checksum(0, 1);
[e ( _run_checksum (2 , -> -> 0 `i `uc -> -> 1 `i `a ]
"338
[; ;gemsecs.c: 338:      rxData_l++;
[e ++ F24432 -> -> 1 `i `uc ]
"339
[; ;gemsecs.c: 339:      b_block[sizeof(header254) - rxData_l] = rxData;
[e = *U + F24434 * -> - -> # `S3304 `ui -> F24432 `ui `ux -> -> # *U F24434 `ui `ux _rxData ]
"340
[; ;gemsecs.c: 340:     } else {
}
[e $U 3420  ]
[e :U 3419 ]
{
"344
[; ;gemsecs.c: 344:      if (rxData_l <= sizeof(block10))
[e $ ! <= -> F24432 `ui -> # `S3292 `ui 3421  ]
"345
[; ;gemsecs.c: 345:       H10[1].block.b[sizeof(block10) - rxData_l] = rxData;
[e = *U + &U . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 0 * -> - -> # `S3292 `ui -> F24432 `ui `ux -> -> # *U &U . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 0 `ui `ux _rxData ]
[e :U 3421 ]
"347
[; ;gemsecs.c: 347:      if (d <= 16) {
[e $ ! <= -> F24435 `i -> 16 `i 3422  ]
{
"348
[; ;gemsecs.c: 348:       if (rxData_l == sizeof(block10) + d) {
[e $ ! == -> F24432 `ui + -> # `S3292 `ui -> F24435 `ui 3423  ]
{
"349
[; ;gemsecs.c: 349:        V.response.ack[d - 1] = rxData;
[e = *U + &U . . _V 41 0 * -> -> - -> F24435 `i -> 1 `i `ui `ux -> -> # *U &U . . _V 41 0 `ui `ux _rxData ]
"350
[; ;gemsecs.c: 350:        d++;
[e ++ F24435 -> -> 1 `i `uc ]
"351
[; ;gemsecs.c: 351:       }
}
[e :U 3423 ]
"352
[; ;gemsecs.c: 352:      }
}
[e :U 3422 ]
"354
[; ;gemsecs.c: 354:      if (rxData_l <= r_block.length)
[e $ ! <= -> F24432 `i -> . _r_block 2 `i 3424  ]
"355
[; ;gemsecs.c: 355:       V.r_checksum = run_checksum(rxData, 0);
[e = . _V 21 ( _run_checksum (2 , _rxData -> -> 0 `i `a ]
[e :U 3424 ]
"357
[; ;gemsecs.c: 357:      if (rxData_l == r_block.length + 1)
[e $ ! == -> F24432 `i + -> . _r_block 2 `i -> 1 `i 3425  ]
"358
[; ;gemsecs.c: 358:       H10[1].checksum = (uint16_t) rxData << 8;
[e = . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 -> << -> -> _rxData `us `ui -> 8 `i `us ]
[e :U 3425 ]
"359
[; ;gemsecs.c: 359:      if (rxData_l == r_block.length + 2)
[e $ ! == -> F24432 `i + -> . _r_block 2 `i -> 2 `i 3426  ]
"360
[; ;gemsecs.c: 360:       H10[1].checksum += rxData;
[e =+ . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 -> _rxData `us ]
[e :U 3426 ]
"362
[; ;gemsecs.c: 362:      rxData_l++;
[e ++ F24432 -> -> 1 `i `uc ]
"363
[; ;gemsecs.c: 363:      b_block[sizeof(header254) - rxData_l] = rxData;
[e = *U + F24434 * -> - -> # `S3304 `ui -> F24432 `ui `ux -> -> # *U F24434 `ui `ux _rxData ]
"364
[; ;gemsecs.c: 364:      if (rxData_l > (r_block.length + 2)) {
[e $ ! > -> F24432 `i + -> . _r_block 2 `i -> 2 `i 3427  ]
{
"365
[; ;gemsecs.c: 365:       if (V.r_checksum == H10[1].checksum) {
[e $ ! == -> . _V 21 `ui -> . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 `ui 3428  ]
{
"366
[; ;gemsecs.c: 366:        *r_link = LINK_STATE_ACK;
[e = *U _r_link . `E23572 3 ]
"367
[; ;gemsecs.c: 367:        do { LATDbits.LATD7 = 1; } while(0);
[e :U 3431 ]
{
[e = . . _LATDbits 0 7 -> -> 1 `i `uc ]
}
[e :U 3430 ]
"368
[; ;gemsecs.c: 368:       } else {
}
[e $U 3432  ]
[e :U 3428 ]
{
"369
[; ;gemsecs.c: 369:        while (UART1_is_rx_ready())
[e $U 3433  ]
[e :U 3434 ]
"370
[; ;gemsecs.c: 370:         rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
[e :U 3433 ]
"369
[; ;gemsecs.c: 369:        while (UART1_is_rx_ready())
[e $ != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 3434  ]
[e :U 3435 ]
"371
[; ;gemsecs.c: 371:        WaitMs(500);
[e ( _WaitMs (1 -> -> 500 `i `us ]
"372
[; ;gemsecs.c: 372:        V.error = LINK_ERROR_CHECKSUM;
[e = . _V 15 -> . `E23581 5 `uc ]
"373
[; ;gemsecs.c: 373:        V.checksum_error++;
[e ++ . _V 23 -> -> 1 `i `us ]
"374
[; ;gemsecs.c: 374:        V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"375
[; ;gemsecs.c: 375:        V.failed_receive = 2;
[e = . _V 35 -> -> 2 `i `uc ]
"376
[; ;gemsecs.c: 376:        *r_link = LINK_STATE_NAK;
[e = *U _r_link . `E23572 5 ]
"377
[; ;gemsecs.c: 377:        do { LATBbits.LATB1 = 1; } while(0);
[e :U 3438 ]
{
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
}
[e :U 3437 ]
"378
[; ;gemsecs.c: 378:       }
}
[e :U 3432 ]
"379
[; ;gemsecs.c: 379:      }
}
[e :U 3427 ]
"380
[; ;gemsecs.c: 380:     }
}
[e :U 3420 ]
"381
[; ;gemsecs.c: 381:    }
}
[e :U 3415 ]
"382
[; ;gemsecs.c: 382:   }
}
[e :U 3414 ]
"383
[; ;gemsecs.c: 383:   break;
[e $U 3394  ]
"384
[; ;gemsecs.c: 384:  case LINK_STATE_ACK:
[e :U 3439 ]
"386
[; ;gemsecs.c: 386:   UART1_Write(0x06);
[e ( _UART1_Write (1 -> -> 6 `i `uc ]
"387
[; ;gemsecs.c: 387:   V.stream = H10[1].block.block.stream;
[e = . _V 13 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 ]
"388
[; ;gemsecs.c: 388:   V.function = H10[1].block.block.function;
[e = . _V 14 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 4 ]
"389
[; ;gemsecs.c: 389:   V.systemb = H10[1].block.block.systemb;
[e = . _V 11 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 ]
"390
[; ;gemsecs.c: 390:   V.rbit = H10[1].block.block.rbit;
[e = . _V 30 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 9 ]
"391
[; ;gemsecs.c: 391:   V.wbit = H10[1].block.block.wbit;
[e = . _V 31 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 6 ]
"392
[; ;gemsecs.c: 392:   V.ebit = H10[1].block.block.ebit;
[e = . _V 32 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 3 ]
"393
[; ;gemsecs.c: 393:   secs_II_monitor_message(V.stream, V.function, 500);
[e ( _secs_II_monitor_message (3 , , . _V 13 . _V 14 -> -> 500 `i `us ]
"395
[; ;gemsecs.c: 395:   V.g_state = secs_gem_state(V.stream, V.function);
[e = . _V 2 ( _secs_gem_state (2 , . _V 13 . _V 14 ]
"397
[; ;gemsecs.c: 397:   V.failed_receive = 0;
[e = . _V 35 -> -> 0 `i `uc ]
"398
[; ;gemsecs.c: 398:   *r_link = LINK_STATE_DONE;
[e = *U _r_link . `E23572 4 ]
"399
[; ;gemsecs.c: 399:   V.abort = LINK_ERROR_NONE;
[e = . _V 16 -> . `E23581 0 `uc ]
"400
[; ;gemsecs.c: 400:   break;
[e $U 3394  ]
"401
[; ;gemsecs.c: 401:  case LINK_STATE_NAK:
[e :U 3440 ]
"403
[; ;gemsecs.c: 403:   UART1_Write(0x15);
[e ( _UART1_Write (1 -> -> 21 `i `uc ]
"404
[; ;gemsecs.c: 404:   *r_link = LINK_STATE_ERROR;
[e = *U _r_link . `E23572 6 ]
"405
[; ;gemsecs.c: 405:   V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"406
[; ;gemsecs.c: 406:   while ((UART1_is_rx_ready())) {
[e $U 3441  ]
[e :U 3442 ]
{
"407
[; ;gemsecs.c: 407:    UART1_Read();
[e ( _UART1_Read ..  ]
"408
[; ;gemsecs.c: 408:   }
}
[e :U 3441 ]
"406
[; ;gemsecs.c: 406:   while ((UART1_is_rx_ready())) {
[e $ != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 3442  ]
[e :U 3443 ]
"409
[; ;gemsecs.c: 409:   retry = 3;
[e = F24433 -> -> 3 `i `uc ]
"410
[; ;gemsecs.c: 410:   break;
[e $U 3394  ]
"411
[; ;gemsecs.c: 411:  case LINK_STATE_ERROR:
[e :U 3444 ]
"412
[; ;gemsecs.c: 412:   eaDogM_WriteStringAtPos(3, 0, "LINK_STATE_ERROR R    ");
[e ( _eaDogM_WriteStringAtPos (3 , , -> -> 3 `i `uc -> -> 0 `i `uc :s 7C ]
"413
[; ;gemsecs.c: 413:   do { LATBbits.LATB1 = 1; } while(0);
[e :U 3447 ]
{
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
}
[e :U 3446 ]
"414
[; ;gemsecs.c: 414:   break;
[e $U 3394  ]
"415
[; ;gemsecs.c: 415:  case LINK_STATE_DONE:
[e :U 3448 ]
"417
[; ;gemsecs.c: 417:   V.failed_receive = 0;
[e = . _V 35 -> -> 0 `i `uc ]
"418
[; ;gemsecs.c: 418:   V.abort = LINK_ERROR_NONE;
[e = . _V 16 -> . `E23581 0 `uc ]
"420
[; ;gemsecs.c: 420:  default:
[e :U 3449 ]
"421
[; ;gemsecs.c: 421:   *r_link = LINK_STATE_IDLE;
[e = *U _r_link . `E23572 0 ]
"422
[; ;gemsecs.c: 422:   break;
[e $U 3394  ]
"423
[; ;gemsecs.c: 423:  }
}
[e $U 3394  ]
[e :U 3395 ]
[e [\ -> *U _r_link `ui , $ -> . `E23572 0 `ui 3396
 , $ -> . `E23572 1 `ui 3406
 , $ -> . `E23572 2 `ui 3407
 , $ -> . `E23572 3 `ui 3439
 , $ -> . `E23572 5 `ui 3440
 , $ -> . `E23572 6 `ui 3444
 , $ -> . `E23572 4 `ui 3448
 3449 ]
[e :U 3394 ]
"425
[; ;gemsecs.c: 425:  return *r_link;
[e ) *U _r_link ]
[e $UE 3393  ]
"426
[; ;gemsecs.c: 426: }
[e :UE 3393 ]
}
"428
[; ;gemsecs.c: 428: LINK_STATES t_protocol(LINK_STATES * t_link)
[v _t_protocol `(E23572 ~T0 @X0 1 ef1`*E23572 ]
"429
[; ;gemsecs.c: 429: {
{
[e :U _t_protocol ]
"428
[; ;gemsecs.c: 428: LINK_STATES t_protocol(LINK_STATES * t_link)
[v _t_link `*E23572 ~T0 @X0 1 r1 ]
"429
[; ;gemsecs.c: 429: {
[f ]
"430
[; ;gemsecs.c: 430:  uint8_t rxData;
[v _rxData `uc ~T0 @X0 1 a ]
"431
[; ;gemsecs.c: 431:  static uint8_t retry, requeue = 0;
[v F24439 `uc ~T0 @X0 1 s retry ]
[v F24440 `uc ~T0 @X0 1 s requeue ]
[i F24440
-> -> 0 `i `uc
]
"432
[; ;gemsecs.c: 432:  static response_type block;
[v F24441 `S3305 ~T0 @X0 1 s block ]
"434
[; ;gemsecs.c: 434:  switch (*t_link) {
[e $U 3452  ]
{
"435
[; ;gemsecs.c: 435:  case LINK_STATE_IDLE:
[e :U 3453 ]
"438
[; ;gemsecs.c: 438:   V.error = LINK_ERROR_NONE;
[e = . _V 15 -> . `E23581 0 `uc ]
"439
[; ;gemsecs.c: 439:   retry = 3;
[e = F24439 -> -> 3 `i `uc ]
"440
[; ;gemsecs.c: 440:   UART1_Write(0x05);
[e ( _UART1_Write (1 -> -> 5 `i `uc ]
"441
[; ;gemsecs.c: 441:   StartTimer(TMR_T2, 3000);
[e ( _StartTimer (2 , -> . `E24129 2 `uc -> -> 3000 `i `us ]
"442
[; ;gemsecs.c: 442:   *t_link = LINK_STATE_ENQ;
[e = *U _t_link . `E23572 1 ]
"447
[; ;gemsecs.c: 447:   break;
[e $U 3451  ]
"448
[; ;gemsecs.c: 448:  case LINK_STATE_ENQ:
[e :U 3454 ]
"450
[; ;gemsecs.c: 450:   if (TimerDone(TMR_T2)) {
[e $ ! != -> ( _TimerDone (1 -> . `E24129 2 `uc `i -> 0 `i 3455  ]
{
"451
[; ;gemsecs.c: 451:    V.timer_error++;
[e ++ . _V 24 -> -> 1 `i `us ]
"452
[; ;gemsecs.c: 452:    V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"453
[; ;gemsecs.c: 453:    if (!retry--) {
[e $ ! ! != -> -- F24439 -> -> 1 `i `uc `i -> 0 `i 3456  ]
{
"454
[; ;gemsecs.c: 454:     V.error = LINK_ERROR_T2;
[e = . _V 15 -> . `E23581 2 `uc ]
"455
[; ;gemsecs.c: 455:     V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"456
[; ;gemsecs.c: 456:     V.failed_send = 1;
[e = . _V 34 -> -> 1 `i `uc ]
"457
[; ;gemsecs.c: 457:     *t_link = LINK_STATE_NAK;
[e = *U _t_link . `E23572 5 ]
"458
[; ;gemsecs.c: 458:     do { LATBbits.LATB1 = 1; } while(0);
[e :U 3459 ]
{
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
}
[e :U 3458 ]
"459
[; ;gemsecs.c: 459:    } else {
}
[e $U 3460  ]
[e :U 3456 ]
{
"460
[; ;gemsecs.c: 460:     StartTimer(TMR_T2, 3000);
[e ( _StartTimer (2 , -> . `E24129 2 `uc -> -> 3000 `i `us ]
"461
[; ;gemsecs.c: 461:    }
}
[e :U 3460 ]
"462
[; ;gemsecs.c: 462:   } else {
}
[e $U 3461  ]
[e :U 3455 ]
{
"463
[; ;gemsecs.c: 463:    if (UART1_is_rx_ready()) {
[e $ ! != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 3462  ]
{
"464
[; ;gemsecs.c: 464:     rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
"465
[; ;gemsecs.c: 465:     if (rxData == 0x04) {
[e $ ! == -> _rxData `i -> 4 `i 3463  ]
{
"466
[; ;gemsecs.c: 466:      StartTimer(TMR_T3, 5000);
[e ( _StartTimer (2 , -> . `E24129 3 `uc -> -> 5000 `i `us ]
"467
[; ;gemsecs.c: 467:      *t_link = LINK_STATE_EOT;
[e = *U _t_link . `E23572 2 ]
"468
[; ;gemsecs.c: 468:     }
}
[e :U 3463 ]
"469
[; ;gemsecs.c: 469:     if (rxData == 0x05) {
[e $ ! == -> _rxData `i -> 5 `i 3464  ]
{
"470
[; ;gemsecs.c: 470:      UART1_put_buffer(0x04);
[e ( _UART1_put_buffer (1 -> -> 4 `i `uc ]
"471
[; ;gemsecs.c: 471:      *t_link = LINK_STATE_DONE;
[e = *U _t_link . `E23572 4 ]
"472
[; ;gemsecs.c: 472:     }
}
[e :U 3464 ]
"473
[; ;gemsecs.c: 473:    }
}
[e :U 3462 ]
"474
[; ;gemsecs.c: 474:   }
}
[e :U 3461 ]
"475
[; ;gemsecs.c: 475:   break;
[e $U 3451  ]
"476
[; ;gemsecs.c: 476:  case LINK_STATE_EOT:
[e :U 3465 ]
"478
[; ;gemsecs.c: 478:   if (!requeue)
[e $ ! ! != -> F24440 `i -> 0 `i 3466  ]
"479
[; ;gemsecs.c: 479:    block = secs_II_message(V.stream, V.function);
[e = F24441 ( _secs_II_message (2 , . _V 13 . _V 14 ]
[e :U 3466 ]
"481
[; ;gemsecs.c: 481:   if (V.abort == LINK_ERROR_ABORT) {
[e $ ! == -> . _V 16 `i -> . `E23581 7 `i 3467  ]
{
"482
[; ;gemsecs.c: 482:    secs_send((uint8_t*) block.header, block.length, 0, 1);
[e ( _secs_send (4 , , , . F24441 0 . F24441 1 -> -> 0 `i `a -> -> 1 `i `uc ]
"483
[; ;gemsecs.c: 483:    V.failed_send = 2;
[e = . _V 34 -> -> 2 `i `uc ]
"484
[; ;gemsecs.c: 484:    *t_link = LINK_STATE_ERROR;
[e = *U _t_link . `E23572 6 ]
"485
[; ;gemsecs.c: 485:    V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"486
[; ;gemsecs.c: 486:    do { LATBbits.LATB1 = 1; } while(0);
[e :U 3470 ]
{
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
}
[e :U 3469 ]
"487
[; ;gemsecs.c: 487:   } else {
}
[e $U 3471  ]
[e :U 3467 ]
{
"488
[; ;gemsecs.c: 488:    if (!requeue) {
[e $ ! ! != -> F24440 `i -> 0 `i 3472  ]
{
"489
[; ;gemsecs.c: 489:     secs_send((uint8_t*) block.header, block.length, 0, 1);
[e ( _secs_send (4 , , , . F24441 0 . F24441 1 -> -> 0 `i `a -> -> 1 `i `uc ]
"490
[; ;gemsecs.c: 490:     if (V.queue)
[e $ ! != -> . _V 36 `i -> 0 `i 3473  ]
"491
[; ;gemsecs.c: 491:      requeue = 1;
[e = F24440 -> -> 1 `i `uc ]
[e :U 3473 ]
"492
[; ;gemsecs.c: 492:    } else {
}
[e $U 3474  ]
[e :U 3472 ]
{
"493
[; ;gemsecs.c: 493:     requeue = 0;
[e = F24440 -> -> 0 `i `uc ]
"494
[; ;gemsecs.c: 494:     V.queue = 0;
[e = . _V 36 -> -> 0 `i `uc ]
"495
[; ;gemsecs.c: 495:     secs_send((uint8_t*) block.reply, block.reply_length, 0, 1);
[e ( _secs_send (4 , , , . F24441 2 . F24441 3 -> -> 0 `i `a -> -> 1 `i `uc ]
"496
[; ;gemsecs.c: 496:    }
}
[e :U 3474 ]
"497
[; ;gemsecs.c: 497:    if (V.error == LINK_ERROR_NONE) {
[e $ ! == -> . _V 15 `i -> . `E23581 0 `i 3475  ]
{
"498
[; ;gemsecs.c: 498:     *t_link = LINK_STATE_ACK;
[e = *U _t_link . `E23572 3 ]
"499
[; ;gemsecs.c: 499:    } else {
}
[e $U 3476  ]
[e :U 3475 ]
{
"500
[; ;gemsecs.c: 500:     V.failed_send = 3;
[e = . _V 34 -> -> 3 `i `uc ]
"501
[; ;gemsecs.c: 501:     *t_link = LINK_STATE_ERROR;
[e = *U _t_link . `E23572 6 ]
"502
[; ;gemsecs.c: 502:     V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"503
[; ;gemsecs.c: 503:     do { LATBbits.LATB1 = 1; } while(0);
[e :U 3479 ]
{
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
}
[e :U 3478 ]
"504
[; ;gemsecs.c: 504:    }
}
[e :U 3476 ]
"505
[; ;gemsecs.c: 505:   }
}
[e :U 3471 ]
"513
[; ;gemsecs.c: 513:   break;
[e $U 3451  ]
"514
[; ;gemsecs.c: 514:  case LINK_STATE_ACK:
[e :U 3480 ]
"516
[; ;gemsecs.c: 516:   if (TimerDone(TMR_T3)) {
[e $ ! != -> ( _TimerDone (1 -> . `E24129 3 `uc `i -> 0 `i 3481  ]
{
"517
[; ;gemsecs.c: 517:    V.timer_error++;
[e ++ . _V 24 -> -> 1 `i `us ]
"518
[; ;gemsecs.c: 518:    V.error = LINK_ERROR_T3;
[e = . _V 15 -> . `E23581 3 `uc ]
"519
[; ;gemsecs.c: 519:    V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"520
[; ;gemsecs.c: 520:    V.failed_send = 4;
[e = . _V 34 -> -> 4 `i `uc ]
"521
[; ;gemsecs.c: 521:    *t_link = LINK_STATE_NAK;
[e = *U _t_link . `E23572 5 ]
"522
[; ;gemsecs.c: 522:   } else {
}
[e $U 3482  ]
[e :U 3481 ]
{
"523
[; ;gemsecs.c: 523:    if (UART1_is_rx_ready()) {
[e $ ! != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 3483  ]
{
"524
[; ;gemsecs.c: 524:     rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
"525
[; ;gemsecs.c: 525:     if (rxData == 0x06) {
[e $ ! == -> _rxData `i -> 6 `i 3484  ]
{
"526
[; ;gemsecs.c: 526:      V.failed_send = 0;
[e = . _V 34 -> -> 0 `i `uc ]
"527
[; ;gemsecs.c: 527:      *t_link = LINK_STATE_DONE;
[e = *U _t_link . `E23572 4 ]
"528
[; ;gemsecs.c: 528:      V.abort = LINK_ERROR_NONE;
[e = . _V 16 -> . `E23581 0 `uc ]
"529
[; ;gemsecs.c: 529:     }
}
[e :U 3484 ]
"530
[; ;gemsecs.c: 530:    }
}
[e :U 3483 ]
"531
[; ;gemsecs.c: 531:   }
}
[e :U 3482 ]
"532
[; ;gemsecs.c: 532:   break;
[e $U 3451  ]
"533
[; ;gemsecs.c: 533:  case LINK_STATE_NAK:
[e :U 3485 ]
"535
[; ;gemsecs.c: 535:   *t_link = LINK_STATE_ERROR;
[e = *U _t_link . `E23572 6 ]
"536
[; ;gemsecs.c: 536:   V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"537
[; ;gemsecs.c: 537:   while ((UART1_is_rx_ready())) {
[e $U 3486  ]
[e :U 3487 ]
{
"538
[; ;gemsecs.c: 538:    UART1_Read();
[e ( _UART1_Read ..  ]
"539
[; ;gemsecs.c: 539:   }
}
[e :U 3486 ]
"537
[; ;gemsecs.c: 537:   while ((UART1_is_rx_ready())) {
[e $ != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 3487  ]
[e :U 3488 ]
"540
[; ;gemsecs.c: 540:   break;
[e $U 3451  ]
"541
[; ;gemsecs.c: 541:  case LINK_STATE_ERROR:
[e :U 3489 ]
"542
[; ;gemsecs.c: 542:   eaDogM_WriteStringAtPos(3, 0, "LINK_STATE_ERROR    ");
[e ( _eaDogM_WriteStringAtPos (3 , , -> -> 3 `i `uc -> -> 0 `i `uc :s 8C ]
"543
[; ;gemsecs.c: 543:   do { LATBbits.LATB1 = 1; } while(0);
[e :U 3492 ]
{
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
}
[e :U 3491 ]
"544
[; ;gemsecs.c: 544:   break;
[e $U 3451  ]
"545
[; ;gemsecs.c: 545:  case LINK_STATE_DONE:
[e :U 3493 ]
"547
[; ;gemsecs.c: 547:   V.failed_send = 0;
[e = . _V 34 -> -> 0 `i `uc ]
"548
[; ;gemsecs.c: 548:   V.abort = LINK_ERROR_NONE;
[e = . _V 16 -> . `E23581 0 `uc ]
"549
[; ;gemsecs.c: 549:   break;
[e $U 3451  ]
"550
[; ;gemsecs.c: 550:  default:
[e :U 3494 ]
"551
[; ;gemsecs.c: 551:   *t_link = LINK_STATE_IDLE;
[e = *U _t_link . `E23572 0 ]
"552
[; ;gemsecs.c: 552:   break;
[e $U 3451  ]
"553
[; ;gemsecs.c: 553:  }
}
[e $U 3451  ]
[e :U 3452 ]
[e [\ -> *U _t_link `ui , $ -> . `E23572 0 `ui 3453
 , $ -> . `E23572 1 `ui 3454
 , $ -> . `E23572 2 `ui 3465
 , $ -> . `E23572 3 `ui 3480
 , $ -> . `E23572 5 `ui 3485
 , $ -> . `E23572 6 `ui 3489
 , $ -> . `E23572 4 `ui 3493
 3494 ]
[e :U 3451 ]
"555
[; ;gemsecs.c: 555:  return *t_link;
[e ) *U _t_link ]
[e $UE 3450  ]
"556
[; ;gemsecs.c: 556: }
[e :UE 3450 ]
}
"559
[; ;gemsecs.c: 559: static _Bool secs_send(uint8_t *byte_block, const uint8_t length, const _Bool fake, const uint8_t s_uart)
[v _secs_send `(a ~T0 @X0 1 sf4`*uc`Cuc`Ca`Cuc ]
"560
[; ;gemsecs.c: 560: {
{
[e :U _secs_send ]
"559
[; ;gemsecs.c: 559: static _Bool secs_send(uint8_t *byte_block, const uint8_t length, const _Bool fake, const uint8_t s_uart)
[v _byte_block `*uc ~T0 @X0 1 r1 ]
[v _length `Cuc ~T0 @X0 1 r2 ]
[v _fake `Ca ~T0 @X0 1 r3 ]
[v _s_uart `Cuc ~T0 @X0 1 r4 ]
"560
[; ;gemsecs.c: 560: {
[f ]
"561
[; ;gemsecs.c: 561:  uint8_t i, *k;
[v _i `uc ~T0 @X0 1 a ]
[v _k `*uc ~T0 @X0 1 a ]
"562
[; ;gemsecs.c: 562:  uint16_t checksum;
[v _checksum `us ~T0 @X0 1 a ]
"564
[; ;gemsecs.c: 564:  do { LATBbits.LATB3 = ~LATBbits.LATB3; } while(0);
[e :U 3498 ]
{
[e = . . _LATBbits 0 3 -> ~ -> . . _LATBbits 0 3 `i `uc ]
}
[e :U 3497 ]
"565
[; ;gemsecs.c: 565:  k = (uint8_t *) byte_block;
[e = _k _byte_block ]
"567
[; ;gemsecs.c: 567:  eaDogM_WriteStringAtPos(3, 0, "secs_send           ");
[e ( _eaDogM_WriteStringAtPos (3 , , -> -> 3 `i `uc -> -> 0 `i `uc :s 9C ]
"569
[; ;gemsecs.c: 569:  V.error = LINK_ERROR_NONE;
[e = . _V 15 -> . `E23581 0 `uc ]
"570
[; ;gemsecs.c: 570:  if ((length - 3) != k[length - 1]) {
[e $ ! != - -> _length `i -> 3 `i -> *U + _k * -> - -> _length `i -> 1 `i `x -> -> # *U _k `i `x `i 3499  ]
{
"571
[; ;gemsecs.c: 571:   V.error = LINK_ERROR_SEND;
[e = . _V 15 -> . `E23581 8 `uc ]
"572
[; ;gemsecs.c: 572:   V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"573
[; ;gemsecs.c: 573:   V.failed_send = 1;
[e = . _V 34 -> -> 1 `i `uc ]
"574
[; ;gemsecs.c: 574:   do { LATBbits.LATB1 = 1; } while(0);
[e :U 3502 ]
{
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
}
[e :U 3501 ]
"575
[; ;gemsecs.c: 575:   return 0;
[e ) -> -> 0 `i `a ]
[e $UE 3495  ]
"576
[; ;gemsecs.c: 576:  }
}
[e :U 3499 ]
"577
[; ;gemsecs.c: 577:  ++V.ticks;
[e =+ . _V 10 -> -> -> 1 `i `l `ul ]
"584
[; ;gemsecs.c: 584:  checksum = block_checksum(&k[2], length - 3);
[e = _checksum ( _block_checksum (2 , &U *U + _k * -> -> 2 `i `x -> -> # *U _k `i `x -> - -> _length `i -> 3 `i `us ]
"585
[; ;gemsecs.c: 585:  k[0] = checksum & 0xff;
[e = *U + _k * -> -> 0 `i `x -> -> # *U _k `i `x -> & -> _checksum `ui -> -> 255 `i `ui `uc ]
"586
[; ;gemsecs.c: 586:  k[1] = (checksum >> 8)&0xff;
[e = *U + _k * -> -> 1 `i `x -> -> # *U _k `i `x -> & >> -> _checksum `ui -> 8 `i -> -> 255 `i `ui `uc ]
"587
[; ;gemsecs.c: 587:  V.t_checksum = checksum;
[e = . _V 22 _checksum ]
"589
[; ;gemsecs.c: 589:  switch (s_uart) {
[e $U 3504  ]
{
"590
[; ;gemsecs.c: 590:  case 2:
[e :U 3505 ]
"591
[; ;gemsecs.c: 591:   while (!UART2_is_tx_ready());
[e $U 3506  ]
[e :U 3507 ]
[e :U 3506 ]
[e $ ! != -> ( _UART2_is_tx_ready ..  `i -> 0 `i 3507  ]
[e :U 3508 ]
"592
[; ;gemsecs.c: 592:   for (i = length; i > 0; i--) {
{
[e = _i _length ]
[e $ > -> _i `i -> 0 `i 3509  ]
[e $U 3510  ]
[e :U 3509 ]
{
"593
[; ;gemsecs.c: 593:    if (fake) {
[e $ ! != -> _fake `i -> 0 `i 3512  ]
{
"594
[; ;gemsecs.c: 594:     UART2_put_buffer(k[i - 1]);
[e ( _UART2_put_buffer (1 *U + _k * -> - -> _i `i -> 1 `i `x -> -> # *U _k `i `x ]
"595
[; ;gemsecs.c: 595:    } else {
}
[e $U 3513  ]
[e :U 3512 ]
{
"597
[; ;gemsecs.c: 597:     UART2_Write(k[i - 1]);
[e ( _UART2_Write (1 *U + _k * -> - -> _i `i -> 1 `i `x -> -> # *U _k `i `x ]
"598
[; ;gemsecs.c: 598:    }
}
[e :U 3513 ]
"599
[; ;gemsecs.c: 599:   }
}
[e -- _i -> -> 1 `i `uc ]
[e $ > -> _i `i -> 0 `i 3509  ]
[e :U 3510 ]
}
"601
[; ;gemsecs.c: 601:   break;
[e $U 3503  ]
"602
[; ;gemsecs.c: 602:  case 1:
[e :U 3514 ]
"603
[; ;gemsecs.c: 603:  default:
[e :U 3515 ]
"604
[; ;gemsecs.c: 604:   while (!UART1_is_tx_ready());
[e $U 3516  ]
[e :U 3517 ]
[e :U 3516 ]
[e $ ! != -> ( _UART1_is_tx_ready ..  `i -> 0 `i 3517  ]
[e :U 3518 ]
"605
[; ;gemsecs.c: 605:   for (i = length; i > 0; i--) {
{
[e = _i _length ]
[e $ > -> _i `i -> 0 `i 3519  ]
[e $U 3520  ]
[e :U 3519 ]
{
"606
[; ;gemsecs.c: 606:    if (fake) {
[e $ ! != -> _fake `i -> 0 `i 3522  ]
{
"607
[; ;gemsecs.c: 607:     UART1_put_buffer(k[i - 1]);
[e ( _UART1_put_buffer (1 *U + _k * -> - -> _i `i -> 1 `i `x -> -> # *U _k `i `x ]
"608
[; ;gemsecs.c: 608:    } else {
}
[e $U 3523  ]
[e :U 3522 ]
{
"610
[; ;gemsecs.c: 610:     UART1_Write(k[i - 1]);
[e ( _UART1_Write (1 *U + _k * -> - -> _i `i -> 1 `i `x -> -> # *U _k `i `x ]
"611
[; ;gemsecs.c: 611:    }
}
[e :U 3523 ]
"612
[; ;gemsecs.c: 612:   }
}
[e -- _i -> -> 1 `i `uc ]
[e $ > -> _i `i -> 0 `i 3519  ]
[e :U 3520 ]
}
"614
[; ;gemsecs.c: 614:   break;
[e $U 3503  ]
"615
[; ;gemsecs.c: 615:  }
}
[e $U 3503  ]
[e :U 3504 ]
[e [\ _s_uart , $ -> 2 `i 3505
 , $ -> 1 `i 3514
 3515 ]
[e :U 3503 ]
"617
[; ;gemsecs.c: 617:  return 1;
[e ) -> -> 1 `i `a ]
[e $UE 3495  ]
"618
[; ;gemsecs.c: 618: }
[e :UE 3495 ]
}
"623
[; ;gemsecs.c: 623: void hb_message()
[v _hb_message `(v ~T0 @X0 1 ef ]
"624
[; ;gemsecs.c: 624: {
{
[e :U _hb_message ]
[f ]
"625
[; ;gemsecs.c: 625:  V.ping++;
[e ++ . _V 25 -> -> 1 `i `us ]
"626
[; ;gemsecs.c: 626:  V.s_state = SEQ_STATE_TX;
[e = . _V 0 . `E23541 2 ]
"627
[; ;gemsecs.c: 627:  V.failed_send = 0;
[e = . _V 34 -> -> 0 `i `uc ]
"628
[; ;gemsecs.c: 628:  V.t_l_state = LINK_STATE_IDLE;
[e = . _V 6 . `E23572 0 ]
"629
[; ;gemsecs.c: 629:  if (V.msg_error == MSG_ERROR_NONE) {
[e $ ! == -> . _V 17 `i -> . `E23592 0 `i 3525  ]
{
"630
[; ;gemsecs.c: 630:   V.stream = 1;
[e = . _V 13 -> -> 1 `i `uc ]
"631
[; ;gemsecs.c: 631:   V.function = 2;
[e = . _V 14 -> -> 2 `i `uc ]
"632
[; ;gemsecs.c: 632:  } else {
}
[e $U 3526  ]
[e :U 3525 ]
{
"633
[; ;gemsecs.c: 633:   V.stream = 1;
[e = . _V 13 -> -> 1 `i `uc ]
"634
[; ;gemsecs.c: 634:   V.function = 14;
[e = . _V 14 -> -> 14 `i `uc ]
"635
[; ;gemsecs.c: 635:  }
}
[e :U 3526 ]
"636
[; ;gemsecs.c: 636: }
[e :UE 3524 ]
}
"638
[; ;gemsecs.c: 638: _Bool sequence_messages(const uint8_t sid)
[v _sequence_messages `(a ~T0 @X0 1 ef1`uc ]
"639
[; ;gemsecs.c: 639: {
{
[e :U _sequence_messages ]
"638
[; ;gemsecs.c: 638: _Bool sequence_messages(const uint8_t sid)
[v _sid `Cuc ~T0 @X0 1 r1 ]
"639
[; ;gemsecs.c: 639: {
[f ]
"640
[; ;gemsecs.c: 640:  V.msg_error = MSG_ERROR_NONE;
[e = . _V 17 -> . `E23592 0 `uc ]
"641
[; ;gemsecs.c: 641:  switch (sid) {
[e $U 3529  ]
{
"642
[; ;gemsecs.c: 642:  case 1:
[e :U 3530 ]
"643
[; ;gemsecs.c: 643:   S[0].stack = 6;
[e = . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 3 -> -> 6 `i `uc ]
"644
[; ;gemsecs.c: 644:   S[0].message = HC33[1];
[e = . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 0 *U + &U _HC33 * -> -> -> 1 `i `ui `ux -> -> # *U &U _HC33 `ui `ux ]
"645
[; ;gemsecs.c: 645:   S[1].message = HC33[1];
[e = . *U + &U _S * -> -> -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 *U + &U _HC33 * -> -> -> 1 `i `ui `ux -> -> # *U &U _HC33 `ui `ux ]
"646
[; ;gemsecs.c: 646:   S[2].message = HC33[1];
[e = . *U + &U _S * -> -> -> 2 `i `ui `ux -> -> # *U &U _S `ui `ux 0 *U + &U _HC33 * -> -> -> 1 `i `ui `ux -> -> # *U &U _HC33 `ui `ux ]
"647
[; ;gemsecs.c: 647:   S[3].message = HC33[0];
[e = . *U + &U _S * -> -> -> 3 `i `ui `ux -> -> # *U &U _S `ui `ux 0 *U + &U _HC33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _HC33 `ui `ux ]
"648
[; ;gemsecs.c: 648:   S[4].message = HC33[0];
[e = . *U + &U _S * -> -> -> 4 `i `ui `ux -> -> # *U &U _S `ui `ux 0 *U + &U _HC33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _HC33 `ui `ux ]
"649
[; ;gemsecs.c: 649:   S[5].message = HC33[0];
[e = . *U + &U _S * -> -> -> 5 `i `ui `ux -> -> # *U &U _S `ui `ux 0 *U + &U _HC33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _HC33 `ui `ux ]
"651
[; ;gemsecs.c: 651:   S[0].message.data[0] = 0x01;
[e = *U + &U . . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 `ui `ux -> -> 1 `i `uc ]
"652
[; ;gemsecs.c: 652:   S[1].message.data[0] = 0x02;
[e = *U + &U . . *U + &U _S * -> -> -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . . *U + &U _S * -> -> -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 `ui `ux -> -> 2 `i `uc ]
"653
[; ;gemsecs.c: 653:   S[2].message.data[0] = 0x03;
[e = *U + &U . . *U + &U _S * -> -> -> 2 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . . *U + &U _S * -> -> -> 2 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 `ui `ux -> -> 3 `i `uc ]
"654
[; ;gemsecs.c: 654:   S[3].message.data[0] = 0x01;
[e = *U + &U . . *U + &U _S * -> -> -> 3 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . . *U + &U _S * -> -> -> 3 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 `ui `ux -> -> 1 `i `uc ]
"655
[; ;gemsecs.c: 655:   S[4].message.data[0] = 0x02;
[e = *U + &U . . *U + &U _S * -> -> -> 4 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . . *U + &U _S * -> -> -> 4 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 `ui `ux -> -> 2 `i `uc ]
"656
[; ;gemsecs.c: 656:   S[5].message.data[0] = 0x03;
[e = *U + &U . . *U + &U _S * -> -> -> 5 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . . *U + &U _S * -> -> -> 5 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 `ui `ux -> -> 3 `i `uc ]
"658
[; ;gemsecs.c: 658:   S[0].delay = 10000;
[e = . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 2 -> -> 10000 `i `us ]
"659
[; ;gemsecs.c: 659:   S[1].delay = 10000;
[e = . *U + &U _S * -> -> -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 2 -> -> 10000 `i `us ]
"660
[; ;gemsecs.c: 660:   S[2].delay = 10000;
[e = . *U + &U _S * -> -> -> 2 `i `ui `ux -> -> # *U &U _S `ui `ux 2 -> -> 10000 `i `us ]
"661
[; ;gemsecs.c: 661:   S[3].delay = 10000;
[e = . *U + &U _S * -> -> -> 3 `i `ui `ux -> -> # *U &U _S `ui `ux 2 -> -> 10000 `i `us ]
"662
[; ;gemsecs.c: 662:   S[4].delay = 10000;
[e = . *U + &U _S * -> -> -> 4 `i `ui `ux -> -> # *U &U _S `ui `ux 2 -> -> 10000 `i `us ]
"663
[; ;gemsecs.c: 663:   S[5].delay = 10000;
[e = . *U + &U _S * -> -> -> 5 `i `ui `ux -> -> # *U &U _S `ui `ux 2 -> -> 10000 `i `us ]
"665
[; ;gemsecs.c: 665:   S[0].block.header = (uint8_t*) & S[0].message;
[e = . . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 1 0 -> &U . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 0 `*uc ]
"666
[; ;gemsecs.c: 666:   S[0].block.length = sizeof(header33);
[e = . . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 1 1 -> -> # `S3302 `ui `uc ]
"667
[; ;gemsecs.c: 667:   S[1].block.header = (uint8_t*) & S[1].message;
[e = . . *U + &U _S * -> -> -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 1 0 -> &U . *U + &U _S * -> -> -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 `*uc ]
"668
[; ;gemsecs.c: 668:   S[1].block.length = sizeof(header33);
[e = . . *U + &U _S * -> -> -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 1 1 -> -> # `S3302 `ui `uc ]
"669
[; ;gemsecs.c: 669:   S[2].block.header = (uint8_t*) & S[2].message;
[e = . . *U + &U _S * -> -> -> 2 `i `ui `ux -> -> # *U &U _S `ui `ux 1 0 -> &U . *U + &U _S * -> -> -> 2 `i `ui `ux -> -> # *U &U _S `ui `ux 0 `*uc ]
"670
[; ;gemsecs.c: 670:   S[2].block.length = sizeof(header33);
[e = . . *U + &U _S * -> -> -> 2 `i `ui `ux -> -> # *U &U _S `ui `ux 1 1 -> -> # `S3302 `ui `uc ]
"671
[; ;gemsecs.c: 671:   S[3].block.header = (uint8_t*) & S[3].message;
[e = . . *U + &U _S * -> -> -> 3 `i `ui `ux -> -> # *U &U _S `ui `ux 1 0 -> &U . *U + &U _S * -> -> -> 3 `i `ui `ux -> -> # *U &U _S `ui `ux 0 `*uc ]
"672
[; ;gemsecs.c: 672:   S[3].block.length = sizeof(header33);
[e = . . *U + &U _S * -> -> -> 3 `i `ui `ux -> -> # *U &U _S `ui `ux 1 1 -> -> # `S3302 `ui `uc ]
"673
[; ;gemsecs.c: 673:   S[4].block.header = (uint8_t*) & S[4].message;
[e = . . *U + &U _S * -> -> -> 4 `i `ui `ux -> -> # *U &U _S `ui `ux 1 0 -> &U . *U + &U _S * -> -> -> 4 `i `ui `ux -> -> # *U &U _S `ui `ux 0 `*uc ]
"674
[; ;gemsecs.c: 674:   S[4].block.length = sizeof(header33);
[e = . . *U + &U _S * -> -> -> 4 `i `ui `ux -> -> # *U &U _S `ui `ux 1 1 -> -> # `S3302 `ui `uc ]
"675
[; ;gemsecs.c: 675:   S[5].block.header = (uint8_t*) & S[5].message;
[e = . . *U + &U _S * -> -> -> 5 `i `ui `ux -> -> # *U &U _S `ui `ux 1 0 -> &U . *U + &U _S * -> -> -> 5 `i `ui `ux -> -> # *U &U _S `ui `ux 0 `*uc ]
"676
[; ;gemsecs.c: 676:   S[5].block.length = sizeof(header33);
[e = . . *U + &U _S * -> -> -> 5 `i `ui `ux -> -> # *U &U _S `ui `ux 1 1 -> -> # `S3302 `ui `uc ]
"677
[; ;gemsecs.c: 677:   V.stack = S[0].stack;
[e = . _V 39 . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 3 ]
"678
[; ;gemsecs.c: 678:   StartTimer(TMR_HBIO, S[V.stack - 1].delay);
[e ( _StartTimer (2 , -> . `E24129 6 `uc . *U + &U _S * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 2 ]
"679
[; ;gemsecs.c: 679:   break;
[e $U 3528  ]
"680
[; ;gemsecs.c: 680:  case 10:
[e :U 3531 ]
"681
[; ;gemsecs.c: 681:  case 11:
[e :U 3532 ]
"682
[; ;gemsecs.c: 682:   D[0].stack = 1;
[e = . *U + &U _D * -> -> -> 0 `i `ui `ux -> -> # *U &U _D `ui `ux 3 -> -> 1 `i `uc ]
"683
[; ;gemsecs.c: 683:   D[0].message = H153[0];
[e = . *U + &U _D * -> -> -> 0 `i `ui `ux -> -> # *U &U _D `ui `ux 0 *U + &U _H153 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H153 `ui `ux ]
"684
[; ;gemsecs.c: 684:   D[0].delay = 5000;
[e = . *U + &U _D * -> -> -> 0 `i `ui `ux -> -> # *U &U _D `ui `ux 2 -> -> 5000 `i `us ]
"685
[; ;gemsecs.c: 685:   D[0].block.header = (uint8_t*) & D[0].message;
[e = . . *U + &U _D * -> -> -> 0 `i `ui `ux -> -> # *U &U _D `ui `ux 1 0 -> &U . *U + &U _D * -> -> -> 0 `i `ui `ux -> -> # *U &U _D `ui `ux 0 `*uc ]
"686
[; ;gemsecs.c: 686:   D[0].block.length = sizeof(header153);
[e = . . *U + &U _D * -> -> -> 0 `i `ui `ux -> -> # *U &U _D `ui `ux 1 1 -> -> # `S3303 `ui `uc ]
"687
[; ;gemsecs.c: 687:   V.stack = D[0].stack;
[e = . _V 39 . *U + &U _D * -> -> -> 0 `i `ui `ux -> -> # *U &U _D `ui `ux 3 ]
"688
[; ;gemsecs.c: 688:   StartTimer(TMR_HBIO, D[V.stack - 1].delay);
[e ( _StartTimer (2 , -> . `E24129 6 `uc . *U + &U _D * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _D `ui `ux 2 ]
"689
[; ;gemsecs.c: 689:   break;
[e $U 3528  ]
"690
[; ;gemsecs.c: 690:  default:
[e :U 3533 ]
"691
[; ;gemsecs.c: 691:   V.stack = 0;
[e = . _V 39 -> -> 0 `i `uc ]
"692
[; ;gemsecs.c: 692:   return 0;
[e ) -> -> 0 `i `a ]
[e $UE 3527  ]
"693
[; ;gemsecs.c: 693:   break;
[e $U 3528  ]
"694
[; ;gemsecs.c: 694:  }
}
[e $U 3528  ]
[e :U 3529 ]
[e [\ _sid , $ -> 1 `i 3530
 , $ -> 10 `i 3531
 , $ -> 11 `i 3532
 3533 ]
[e :U 3528 ]
"696
[; ;gemsecs.c: 696:  return 1;
[e ) -> -> 1 `i `a ]
[e $UE 3527  ]
"697
[; ;gemsecs.c: 697: }
[e :UE 3527 ]
}
"702
[; ;gemsecs.c: 702: void terminal_format(DISPLAY_TYPES t_format)
[v _terminal_format `(v ~T0 @X0 1 ef1`E24239 ]
"703
[; ;gemsecs.c: 703: {
{
[e :U _terminal_format ]
"702
[; ;gemsecs.c: 702: void terminal_format(DISPLAY_TYPES t_format)
[v _t_format `E24239 ~T0 @X0 1 r1 ]
"703
[; ;gemsecs.c: 703: {
[f ]
"704
[; ;gemsecs.c: 704:  switch (t_format) {
[e $U 3536  ]
{
"705
[; ;gemsecs.c: 705:  case display_message:
[e :U 3537 ]
"706
[; ;gemsecs.c: 706:   sprintf(V.terminal, msg0,
[e ( _sprintf (1 , , , , , , , (. , &U . _V 8 &U _msg0 -> . _V 29 `ui -> . _V 5 `ui -> . _V 35 `i -> . _V 6 `ui -> . _V 34 `i -> . _V 23 `ui :s 10C ]
"708
[; ;gemsecs.c: 708:   break;
[e $U 3535  ]
"709
[; ;gemsecs.c: 709:  case display_online:
[e :U 3538 ]
"710
[; ;gemsecs.c: 710:   sprintf(V.terminal, msg1,
[e ( _sprintf (1 , , , , , , , (. , &U . _V 8 &U _msg1 -> . _V 29 `ui -> . _V 5 `ui -> . _V 35 `i -> . _V 6 `ui -> . _V 34 `i -> . _V 23 `ui :s 11C ]
"712
[; ;gemsecs.c: 712:   break;
[e $U 3535  ]
"713
[; ;gemsecs.c: 713:  case display_comm:
[e :U 3539 ]
"714
[; ;gemsecs.c: 714:   sprintf(V.terminal, msg2,
[e ( _sprintf (1 , , , , , , , (. , &U . _V 8 &U _msg2 -> . _V 29 `ui -> . _V 5 `ui -> . _V 35 `i -> . _V 6 `ui -> . _V 34 `i -> . _V 23 `ui :s 12C ]
"716
[; ;gemsecs.c: 716:   break;
[e $U 3535  ]
"717
[; ;gemsecs.c: 717:  default:
[e :U 3540 ]
"718
[; ;gemsecs.c: 718:   sprintf(V.terminal, msg99,
[e ( _sprintf (1 , , , , , , , (. , &U . _V 8 &U _msg99 -> . _V 29 `ui -> . _V 5 `ui -> . _V 35 `i -> . _V 6 `ui -> . _V 34 `i -> . _V 23 `ui :s 13C ]
"720
[; ;gemsecs.c: 720:   break;
[e $U 3535  ]
"721
[; ;gemsecs.c: 721:  }
}
[e $U 3535  ]
[e :U 3536 ]
[e [\ -> _t_format `ui , $ -> . `E24239 0 `ui 3537
 , $ -> . `E24239 1 `ui 3538
 , $ -> . `E24239 2 `ui 3539
 3540 ]
[e :U 3535 ]
"723
[; ;gemsecs.c: 723: }
[e :UE 3534 ]
}
"728
[; ;gemsecs.c: 728: uint16_t format_display_text(const char *data)
[v _format_display_text `(us ~T0 @X0 1 ef1`*Cuc ]
"729
[; ;gemsecs.c: 729: {
{
[e :U _format_display_text ]
"728
[; ;gemsecs.c: 728: uint16_t format_display_text(const char *data)
[v _data `*Cuc ~T0 @X0 1 r1 ]
"729
[; ;gemsecs.c: 729: {
[f ]
"730
[; ;gemsecs.c: 730:  int16_t j, i = 0, z = 0;
[v _j `s ~T0 @X0 1 a ]
[v _i `s ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `s ]
[v _z `s ~T0 @X0 1 a ]
[e = _z -> -> 0 `i `s ]
"731
[; ;gemsecs.c: 731:  uint16_t k;
[v _k `us ~T0 @X0 1 a ]
"733
[; ;gemsecs.c: 733:  k = (uint16_t) strlen(data);
[e = _k -> ( _strlen (1 _data `us ]
"735
[; ;gemsecs.c: 735:  if (!k)
[e $ ! ! != -> _k `ui -> -> 0 `i `ui 3542  ]
"736
[; ;gemsecs.c: 736:  {
{
"737
[; ;gemsecs.c: 737:   return k;
[e ) _k ]
[e $UE 3541  ]
"738
[; ;gemsecs.c: 738:  }
}
[e :U 3542 ]
"743
[; ;gemsecs.c: 743:  for (j = 135; j >= z; j--) {
{
[e = _j -> -> 135 `i `s ]
[e $U 3546  ]
[e :U 3543 ]
{
"744
[; ;gemsecs.c: 744:   if (i < k) {
[e $ ! < -> _i `ui -> _k `ui 3547  ]
{
"745
[; ;gemsecs.c: 745:    H153[0].data[j] = data[i++];
[e = *U + &U . *U + &U _H153 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H153 `ui `ux 1 * -> -> _j `us `ux -> -> # *U &U . *U + &U _H153 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H153 `ui `ux 1 `ui `ux -> *U + _data * -> ++ _i -> -> 1 `i `s `x -> -> # *U _data `i `x `uc ]
"746
[; ;gemsecs.c: 746:   } else {
}
[e $U 3548  ]
[e :U 3547 ]
{
"747
[; ;gemsecs.c: 747:    H153[0].data[j] = ' ';
[e = *U + &U . *U + &U _H153 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H153 `ui `ux 1 * -> -> _j `us `ux -> -> # *U &U . *U + &U _H153 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H153 `ui `ux 1 `ui `ux -> -> 32 `ui `uc ]
"748
[; ;gemsecs.c: 748:   }
}
[e :U 3548 ]
"750
[; ;gemsecs.c: 750:  }
}
[e -- _j -> -> 1 `i `s ]
[e :U 3546 ]
[e $ >= -> _j `i -> _z `i 3543  ]
[e :U 3544 ]
}
"751
[; ;gemsecs.c: 751:  return k;
[e ) _k ]
[e $UE 3541  ]
"752
[; ;gemsecs.c: 752: }
[e :UE 3541 ]
}
"757
[; ;gemsecs.c: 757: static void parse_ll(void)
[v _parse_ll `(v ~T0 @X0 1 sf ]
"758
[; ;gemsecs.c: 758: {
{
[e :U _parse_ll ]
[f ]
"759
[; ;gemsecs.c: 759:  if (V.response.cmdlen > 1) {
[e $ ! > -> . . _V 41 5 `i -> 1 `i 3550  ]
{
"760
[; ;gemsecs.c: 760:   switch (V.response.mparm) {
[e $U 3552  ]
{
"761
[; ;gemsecs.c: 761:   case '1':
[e :U 3553 ]
"762
[; ;gemsecs.c: 762:   case '2':
[e :U 3554 ]
"763
[; ;gemsecs.c: 763:   case '3':
[e :U 3555 ]
"764
[; ;gemsecs.c: 764:   case 'A':
[e :U 3556 ]
"765
[; ;gemsecs.c: 765:   case 'B':
[e :U 3557 ]
"766
[; ;gemsecs.c: 766:   case 'C':
[e :U 3558 ]
"767
[; ;gemsecs.c: 767:   case 'a':
[e :U 3559 ]
"768
[; ;gemsecs.c: 768:   case 'b':
[e :U 3560 ]
"769
[; ;gemsecs.c: 769:   case 'c':
[e :U 3561 ]
"770
[; ;gemsecs.c: 770:    H33[0].data[0] = V.response.mparm & 0x03;
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> & -> . . _V 41 4 `i -> 3 `i `uc ]
"771
[; ;gemsecs.c: 771:    break;
[e $U 3551  ]
"772
[; ;gemsecs.c: 772:   default:
[e :U 3562 ]
"773
[; ;gemsecs.c: 773:    H33[0].data[0] = 0x01;
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 1 `i `uc ]
"774
[; ;gemsecs.c: 774:    break;
[e $U 3551  ]
"775
[; ;gemsecs.c: 775:   }
}
[e $U 3551  ]
[e :U 3552 ]
[e [\ . . _V 41 4 , $ -> -> 49 `ui `i 3553
 , $ -> -> 50 `ui `i 3554
 , $ -> -> 51 `ui `i 3555
 , $ -> -> 65 `ui `i 3556
 , $ -> -> 66 `ui `i 3557
 , $ -> -> 67 `ui `i 3558
 , $ -> -> 97 `ui `i 3559
 , $ -> -> 98 `ui `i 3560
 , $ -> -> 99 `ui `i 3561
 3562 ]
[e :U 3551 ]
"776
[; ;gemsecs.c: 776:  } else {
}
[e $U 3563  ]
[e :U 3550 ]
{
"777
[; ;gemsecs.c: 777:   H33[0].data[0] = 0x01;
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 1 `i `uc ]
"778
[; ;gemsecs.c: 778:  }
}
[e :U 3563 ]
"779
[; ;gemsecs.c: 779:  V.llid = H33[0].data[0];
[e = . _V 43 *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux ]
"780
[; ;gemsecs.c: 780: }
[e :UE 3549 ]
}
"785
[; ;gemsecs.c: 785: static void parse_sid(void)
[v _parse_sid `(v ~T0 @X0 1 sf ]
"786
[; ;gemsecs.c: 786: {
{
[e :U _parse_sid ]
[f ]
"787
[; ;gemsecs.c: 787:  if (V.response.cmdlen > 1) {
[e $ ! > -> . . _V 41 5 `i -> 1 `i 3565  ]
{
"788
[; ;gemsecs.c: 788:   switch (V.response.mparm) {
[e $U 3567  ]
{
"789
[; ;gemsecs.c: 789:   case '1':
[e :U 3568 ]
"790
[; ;gemsecs.c: 790:   case '2':
[e :U 3569 ]
"791
[; ;gemsecs.c: 791:   case '3':
[e :U 3570 ]
"792
[; ;gemsecs.c: 792:   case 'A':
[e :U 3571 ]
"793
[; ;gemsecs.c: 793:   case 'B':
[e :U 3572 ]
"794
[; ;gemsecs.c: 794:   case 'C':
[e :U 3573 ]
"795
[; ;gemsecs.c: 795:   case 'a':
[e :U 3574 ]
"796
[; ;gemsecs.c: 796:   case 'b':
[e :U 3575 ]
"797
[; ;gemsecs.c: 797:   case 'c':
[e :U 3576 ]
"798
[; ;gemsecs.c: 798:    V.sid = V.response.mparm & 0x03;
[e = . _V 44 -> & -> . . _V 41 4 `i -> 3 `i `uc ]
"799
[; ;gemsecs.c: 799:    break;
[e $U 3566  ]
"800
[; ;gemsecs.c: 800:   default:
[e :U 3577 ]
"801
[; ;gemsecs.c: 801:    V.sid = 0x01;
[e = . _V 44 -> -> 1 `i `uc ]
"802
[; ;gemsecs.c: 802:    break;
[e $U 3566  ]
"803
[; ;gemsecs.c: 803:   }
}
[e $U 3566  ]
[e :U 3567 ]
[e [\ . . _V 41 4 , $ -> -> 49 `ui `i 3568
 , $ -> -> 50 `ui `i 3569
 , $ -> -> 51 `ui `i 3570
 , $ -> -> 65 `ui `i 3571
 , $ -> -> 66 `ui `i 3572
 , $ -> -> 67 `ui `i 3573
 , $ -> -> 97 `ui `i 3574
 , $ -> -> 98 `ui `i 3575
 , $ -> -> 99 `ui `i 3576
 3577 ]
[e :U 3566 ]
"804
[; ;gemsecs.c: 804:  } else {
}
[e $U 3578  ]
[e :U 3565 ]
{
"805
[; ;gemsecs.c: 805:   V.sid = 0x01;
[e = . _V 44 -> -> 1 `i `uc ]
"806
[; ;gemsecs.c: 806:  }
}
[e :U 3578 ]
"807
[; ;gemsecs.c: 807: }
[e :UE 3564 ]
}
"812
[; ;gemsecs.c: 812: P_CODES s10f1_opcmd(void)
[v _s10f1_opcmd `(E23499 ~T0 @X0 1 ef ]
"813
[; ;gemsecs.c: 813: {
{
[e :U _s10f1_opcmd ]
[f ]
"814
[; ;gemsecs.c: 814:  sprintf(V.info, " Terminal          ");
[e ( _sprintf (1 , &U . _V 9 :s 14C ]
"815
[; ;gemsecs.c: 815:  V.response.cmdlen = V.response.ack[6];
[e = . . _V 41 5 *U + &U . . _V 41 0 * -> -> -> 6 `i `ui `ux -> -> # *U &U . . _V 41 0 `ui `ux ]
"816
[; ;gemsecs.c: 816:  V.response.TID = V.response.ack[4];
[e = . . _V 41 2 *U + &U . . _V 41 0 * -> -> -> 4 `i `ui `ux -> -> # *U &U . . _V 41 0 `ui `ux ]
"817
[; ;gemsecs.c: 817:  V.response.mcode = V.response.ack[7];
[e = . . _V 41 3 *U + &U . . _V 41 0 * -> -> -> 7 `i `ui `ux -> -> # *U &U . . _V 41 0 `ui `ux ]
"818
[; ;gemsecs.c: 818:  V.response.mparm = V.response.ack[8];
[e = . . _V 41 4 *U + &U . . _V 41 0 * -> -> -> 8 `i `ui `ux -> -> # *U &U . . _V 41 0 `ui `ux ]
"820
[; ;gemsecs.c: 820:  if (V.response.cmdlen == 0) {
[e $ ! == -> . . _V 41 5 `i -> 0 `i 3580  ]
{
"821
[; ;gemsecs.c: 821:   return CODE_ERR;
[e ) . `E23499 12 ]
[e $UE 3579  ]
"822
[; ;gemsecs.c: 822:  }
}
[e :U 3580 ]
"824
[; ;gemsecs.c: 824:  if (V.response.mcode == 'M' || V.response.mcode == 'm') {
[e $ ! || == -> . . _V 41 3 `ui -> 77 `ui == -> . . _V 41 3 `ui -> 109 `ui 3581  ]
{
"825
[; ;gemsecs.c: 825:   return CODE_TS;
[e ) . `E23499 0 ]
[e $UE 3579  ]
"826
[; ;gemsecs.c: 826:  }
}
[e :U 3581 ]
"828
[; ;gemsecs.c: 828:  if (V.response.mcode == 'C' || V.response.mcode == 'c') {
[e $ ! || == -> . . _V 41 3 `ui -> 67 `ui == -> . . _V 41 3 `ui -> 99 `ui 3582  ]
{
"829
[; ;gemsecs.c: 829:   parse_ll();
[e ( _parse_ll ..  ]
"831
[; ;gemsecs.c: 831:   switch (V.e_types) {
[e $U 3584  ]
{
"832
[; ;gemsecs.c: 832:   case GEM_VII80:
[e :U 3585 ]
"833
[; ;gemsecs.c: 833:    H33[0].data[18] = '1';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 18 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 49 `ui `uc ]
"834
[; ;gemsecs.c: 834:    H33[0].data[17] = '6';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 17 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 54 `ui `uc ]
"835
[; ;gemsecs.c: 835:    break;
[e $U 3583  ]
"836
[; ;gemsecs.c: 836:   case GEM_E220:
[e :U 3586 ]
"837
[; ;gemsecs.c: 837:    H33[0].data[18] = '1';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 18 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 49 `ui `uc ]
"838
[; ;gemsecs.c: 838:    H33[0].data[17] = '0';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 17 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 48 `ui `uc ]
"839
[; ;gemsecs.c: 839:    break;
[e $U 3583  ]
"840
[; ;gemsecs.c: 840:   default:
[e :U 3587 ]
"841
[; ;gemsecs.c: 841:    break;
[e $U 3583  ]
"842
[; ;gemsecs.c: 842:   }
}
[e $U 3583  ]
[e :U 3584 ]
[e [\ -> . _V 3 `ui , $ -> . `E23566 1 `ui 3585
 , $ -> . `E23566 2 `ui 3586
 3587 ]
[e :U 3583 ]
"844
[; ;gemsecs.c: 844:   return CODE_LOAD;
[e ) . `E23499 7 ]
[e $UE 3579  ]
"845
[; ;gemsecs.c: 845:  }
}
[e :U 3582 ]
"847
[; ;gemsecs.c: 847:  if (V.response.mcode == 'R' || V.response.mcode == 'r') {
[e $ ! || == -> . . _V 41 3 `ui -> 82 `ui == -> . . _V 41 3 `ui -> 114 `ui 3588  ]
{
"848
[; ;gemsecs.c: 848:   parse_ll();
[e ( _parse_ll ..  ]
"850
[; ;gemsecs.c: 850:   switch (V.e_types) {
[e $U 3590  ]
{
"851
[; ;gemsecs.c: 851:   case GEM_VII80:
[e :U 3591 ]
"852
[; ;gemsecs.c: 852:    H33[0].data[18] = '1';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 18 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 49 `ui `uc ]
"853
[; ;gemsecs.c: 853:    H33[0].data[17] = '7';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 17 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 55 `ui `uc ]
"854
[; ;gemsecs.c: 854:    break;
[e $U 3589  ]
"855
[; ;gemsecs.c: 855:   case GEM_E220:
[e :U 3592 ]
"856
[; ;gemsecs.c: 856:    H33[0].data[18] = '1';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 18 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 49 `ui `uc ]
"857
[; ;gemsecs.c: 857:    H33[0].data[17] = '0';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 17 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 48 `ui `uc ]
"858
[; ;gemsecs.c: 858:    break;
[e $U 3589  ]
"859
[; ;gemsecs.c: 859:   default:
[e :U 3593 ]
"860
[; ;gemsecs.c: 860:    break;
[e $U 3589  ]
"861
[; ;gemsecs.c: 861:   }
}
[e $U 3589  ]
[e :U 3590 ]
[e [\ -> . _V 3 `ui , $ -> . `E23566 1 `ui 3591
 , $ -> . `E23566 2 `ui 3592
 3593 ]
[e :U 3589 ]
"863
[; ;gemsecs.c: 863:   return CODE_LOAD;
[e ) . `E23499 7 ]
[e $UE 3579  ]
"864
[; ;gemsecs.c: 864:  }
}
[e :U 3588 ]
"866
[; ;gemsecs.c: 866:  if (V.response.mcode == 'P' || V.response.mcode == 'p') {
[e $ ! || == -> . . _V 41 3 `ui -> 80 `ui == -> . . _V 41 3 `ui -> 112 `ui 3594  ]
{
"867
[; ;gemsecs.c: 867:   parse_ll();
[e ( _parse_ll ..  ]
"869
[; ;gemsecs.c: 869:   switch (V.e_types) {
[e $U 3596  ]
{
"870
[; ;gemsecs.c: 870:   case GEM_VII80:
[e :U 3597 ]
"871
[; ;gemsecs.c: 871:    H33[0].data[18] = '1';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 18 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 49 `ui `uc ]
"872
[; ;gemsecs.c: 872:    H33[0].data[17] = '8';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 17 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 56 `ui `uc ]
"873
[; ;gemsecs.c: 873:    break;
[e $U 3595  ]
"874
[; ;gemsecs.c: 874:   case GEM_E220:
[e :U 3598 ]
"875
[; ;gemsecs.c: 875:    H33[0].data[18] = '1';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 18 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 49 `ui `uc ]
"876
[; ;gemsecs.c: 876:    H33[0].data[17] = '0';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 17 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 48 `ui `uc ]
"877
[; ;gemsecs.c: 877:    break;
[e $U 3595  ]
"878
[; ;gemsecs.c: 878:   default:
[e :U 3599 ]
"879
[; ;gemsecs.c: 879:    break;
[e $U 3595  ]
"880
[; ;gemsecs.c: 880:   }
}
[e $U 3595  ]
[e :U 3596 ]
[e [\ -> . _V 3 `ui , $ -> . `E23566 1 `ui 3597
 , $ -> . `E23566 2 `ui 3598
 3599 ]
[e :U 3595 ]
"882
[; ;gemsecs.c: 882:   return CODE_PUMP;
[e ) . `E23499 9 ]
[e $UE 3579  ]
"883
[; ;gemsecs.c: 883:  }
}
[e :U 3594 ]
"885
[; ;gemsecs.c: 885:  if (V.response.mcode == 'O' || V.response.mcode == 'o') {
[e $ ! || == -> . . _V 41 3 `ui -> 79 `ui == -> . . _V 41 3 `ui -> 111 `ui 3600  ]
{
"886
[; ;gemsecs.c: 886:   parse_ll();
[e ( _parse_ll ..  ]
"888
[; ;gemsecs.c: 888:   switch (V.e_types) {
[e $U 3602  ]
{
"889
[; ;gemsecs.c: 889:   case GEM_VII80:
[e :U 3603 ]
"890
[; ;gemsecs.c: 890:    H33[0].data[18] = '1';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 18 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 49 `ui `uc ]
"891
[; ;gemsecs.c: 891:    H33[0].data[17] = '2';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 17 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 50 `ui `uc ]
"892
[; ;gemsecs.c: 892:    break;
[e $U 3601  ]
"893
[; ;gemsecs.c: 893:   case GEM_E220:
[e :U 3604 ]
"894
[; ;gemsecs.c: 894:    H33[0].data[18] = '1';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 18 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 49 `ui `uc ]
"895
[; ;gemsecs.c: 895:    H33[0].data[17] = '0';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 17 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 48 `ui `uc ]
"896
[; ;gemsecs.c: 896:    break;
[e $U 3601  ]
"897
[; ;gemsecs.c: 897:   default:
[e :U 3605 ]
"898
[; ;gemsecs.c: 898:    break;
[e $U 3601  ]
"899
[; ;gemsecs.c: 899:   }
}
[e $U 3601  ]
[e :U 3602 ]
[e [\ -> . _V 3 `ui , $ -> . `E23566 1 `ui 3603
 , $ -> . `E23566 2 `ui 3604
 3605 ]
[e :U 3601 ]
"901
[; ;gemsecs.c: 901:   return CODE_UNLOAD;
[e ) . `E23499 8 ]
[e $UE 3579  ]
"902
[; ;gemsecs.c: 902:  }
}
[e :U 3600 ]
"904
[; ;gemsecs.c: 904:  if (V.response.mcode == 'L' || V.response.mcode == 'l') {
[e $ ! || == -> . . _V 41 3 `ui -> 76 `ui == -> . . _V 41 3 `ui -> 108 `ui 3606  ]
{
"905
[; ;gemsecs.c: 905:   sprintf(V.info, " Log file reset          ");
[e ( _sprintf (1 , &U . _V 9 :s 15C ]
"906
[; ;gemsecs.c: 906:   return CODE_LOG;
[e ) . `E23499 6 ]
[e $UE 3579  ]
"907
[; ;gemsecs.c: 907:  }
}
[e :U 3606 ]
"909
[; ;gemsecs.c: 909:  if (V.response.mcode == 'S' || V.response.mcode == 's') {
[e $ ! || == -> . . _V 41 3 `ui -> 83 `ui == -> . . _V 41 3 `ui -> 115 `ui 3607  ]
{
"910
[; ;gemsecs.c: 910:   switch (V.e_types) {
[e $U 3609  ]
{
"911
[; ;gemsecs.c: 911:   case GEM_VII80:
[e :U 3610 ]
"912
[; ;gemsecs.c: 912:    break;
[e $U 3608  ]
"913
[; ;gemsecs.c: 913:   case GEM_E220:
[e :U 3611 ]
"914
[; ;gemsecs.c: 914:    break;
[e $U 3608  ]
"915
[; ;gemsecs.c: 915:   default:
[e :U 3612 ]
"916
[; ;gemsecs.c: 916:    break;
[e $U 3608  ]
"917
[; ;gemsecs.c: 917:   }
}
[e $U 3608  ]
[e :U 3609 ]
[e [\ -> . _V 3 `ui , $ -> . `E23566 1 `ui 3610
 , $ -> . `E23566 2 `ui 3611
 3612 ]
[e :U 3608 ]
"918
[; ;gemsecs.c: 918:   return CODE_SEQUENCE;
[e ) . `E23499 11 ]
[e $UE 3579  ]
"919
[; ;gemsecs.c: 919:  }
}
[e :U 3607 ]
"921
[; ;gemsecs.c: 921:  if (V.response.mcode == 'D' || V.response.mcode == 'd') {
[e $ ! || == -> . . _V 41 3 `ui -> 68 `ui == -> . . _V 41 3 `ui -> 100 `ui 3613  ]
{
"922
[; ;gemsecs.c: 922:   sprintf(V.info, " Debug Toggle            ");
[e ( _sprintf (1 , &U . _V 9 :s 16C ]
"923
[; ;gemsecs.c: 923:   return CODE_DEBUG;
[e ) . `E23499 5 ]
[e $UE 3579  ]
"924
[; ;gemsecs.c: 924:  }
}
[e :U 3613 ]
"926
[; ;gemsecs.c: 926:  return CODE_TS;
[e ) . `E23499 0 ]
[e $UE 3579  ]
"927
[; ;gemsecs.c: 927: }
[e :UE 3579 ]
}
"932
[; ;gemsecs.c: 932: uint16_t s6f11_opcmd(void)
[v _s6f11_opcmd `(us ~T0 @X0 1 ef ]
"933
[; ;gemsecs.c: 933: {
{
[e :U _s6f11_opcmd ]
[f ]
"934
[; ;gemsecs.c: 934:  V.response.ceid = V.response.ack[9];
[e = . . _V 41 10 -> *U + &U . . _V 41 0 * -> -> -> 9 `i `ui `ux -> -> # *U &U . . _V 41 0 `ui `ux `us ]
"935
[; ;gemsecs.c: 935:  V.response.ceid = H254[0].data[(sizeof(H254[0].data) - 1) - 9];
[e = . . _V 41 10 -> *U + &U . *U + &U _H254 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H254 `ui `ux 1 * -> - - * -> # *U &U . *U + &U _H254 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H254 `ui `ux 1 `ui -> -> 244 `i `ui -> -> 1 `i `ui -> -> 9 `i `ui `ux -> -> # *U &U . *U + &U _H254 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H254 `ui `ux 1 `ui `ux `us ]
"937
[; ;gemsecs.c: 937:  V.testing = (sizeof(H254[0].data) - 1) - 9;
[e = . _V 12 -> - - * -> # *U &U . *U + &U _H254 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H254 `ui `ux 1 `ui -> -> 244 `i `ui -> -> 1 `i `ui -> -> 9 `i `ui `l ]
"939
[; ;gemsecs.c: 939:  return V.response.ceid;
[e ) . . _V 41 10 ]
[e $UE 3614  ]
"940
[; ;gemsecs.c: 940: }
[e :UE 3614 ]
}
"945
[; ;gemsecs.c: 945: _Bool gem_messages(response_type *block, const uint8_t sid)
[v _gem_messages `(a ~T0 @X0 1 ef2`*S3305`uc ]
"946
[; ;gemsecs.c: 946: {
{
[e :U _gem_messages ]
"945
[; ;gemsecs.c: 945: _Bool gem_messages(response_type *block, const uint8_t sid)
[v _block `*S3305 ~T0 @X0 1 r1 ]
[v _sid `Cuc ~T0 @X0 1 r2 ]
"946
[; ;gemsecs.c: 946: {
[f ]
"947
[; ;gemsecs.c: 947:  if (!V.stack)
[e $ ! ! != -> . _V 39 `i -> 0 `i 3616  ]
"948
[; ;gemsecs.c: 948:   return 0;
[e ) -> -> 0 `i `a ]
[e $UE 3615  ]
[e :U 3616 ]
"950
[; ;gemsecs.c: 950:  switch (sid) {
[e $U 3618  ]
{
"951
[; ;gemsecs.c: 951:  case 1:
[e :U 3619 ]
"952
[; ;gemsecs.c: 952:   StartTimer(TMR_HBIO, S[V.stack - 1].delay);
[e ( _StartTimer (2 , -> . `E24129 6 `uc . *U + &U _S * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 2 ]
"953
[; ;gemsecs.c: 953:   *block = S[V.stack - 1].block;
[e = *U _block . *U + &U _S * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 1 ]
"954
[; ;gemsecs.c: 954:   S[V.stack - 1].message.block.block.systemb = V.ticks;
[e = . . . . *U + &U _S * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 2 1 0 . _V 10 ]
"955
[; ;gemsecs.c: 955:   V.llid = S[V.stack - 1].message.data[0];
[e = . _V 43 *U + &U . . *U + &U _S * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . . *U + &U _S * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 `ui `ux ]
"956
[; ;gemsecs.c: 956:   break;
[e $U 3617  ]
"957
[; ;gemsecs.c: 957:  case 10:
[e :U 3620 ]
"958
[; ;gemsecs.c: 958:   StartTimer(TMR_HBIO, D[V.stack - 1].delay);
[e ( _StartTimer (2 , -> . `E24129 6 `uc . *U + &U _D * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _D `ui `ux 2 ]
"959
[; ;gemsecs.c: 959:   *block = D[V.stack - 1].block;
[e = *U _block . *U + &U _D * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _D `ui `ux 1 ]
"960
[; ;gemsecs.c: 960:   D[V.stack - 1].message.block.block.systemb = V.ticks;
[e = . . . . *U + &U _D * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _D `ui `ux 0 2 1 0 . _V 10 ]
"961
[; ;gemsecs.c: 961:   break;
[e $U 3617  ]
"962
[; ;gemsecs.c: 962:  default:
[e :U 3621 ]
"963
[; ;gemsecs.c: 963:   StartTimer(TMR_HBIO, S[V.stack - 1].delay);
[e ( _StartTimer (2 , -> . `E24129 6 `uc . *U + &U _S * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 2 ]
"964
[; ;gemsecs.c: 964:   *block = S[V.stack - 1].block;
[e = *U _block . *U + &U _S * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 1 ]
"965
[; ;gemsecs.c: 965:   S[V.stack - 1].message.block.block.systemb = V.ticks;
[e = . . . . *U + &U _S * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 2 1 0 . _V 10 ]
"966
[; ;gemsecs.c: 966:   V.llid = S[V.stack - 1].message.data[0];
[e = . _V 43 *U + &U . . *U + &U _S * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . . *U + &U _S * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 `ui `ux ]
"967
[; ;gemsecs.c: 967:   break;
[e $U 3617  ]
"968
[; ;gemsecs.c: 968:  }
}
[e $U 3617  ]
[e :U 3618 ]
[e [\ _sid , $ -> 1 `i 3619
 , $ -> 10 `i 3620
 3621 ]
[e :U 3617 ]
"970
[; ;gemsecs.c: 970:  V.stack--;
[e -- . _V 39 -> -> 1 `i `uc ]
"971
[; ;gemsecs.c: 971:  return 1;
[e ) -> -> 1 `i `a ]
[e $UE 3615  ]
"972
[; ;gemsecs.c: 972: }
[e :UE 3615 ]
}
"977
[; ;gemsecs.c: 977: response_type secs_II_message(const uint8_t stream, const uint8_t function)
[v _secs_II_message `(S3305 ~T0 @X0 1 ef2`uc`uc ]
"978
[; ;gemsecs.c: 978: {
{
[e :U _secs_II_message ]
"977
[; ;gemsecs.c: 977: response_type secs_II_message(const uint8_t stream, const uint8_t function)
[v _stream `Cuc ~T0 @X0 1 r1 ]
[v _function `Cuc ~T0 @X0 1 r2 ]
"978
[; ;gemsecs.c: 978: {
[f ]
"979
[; ;gemsecs.c: 979:  static response_type block;
[v F24471 `S3305 ~T0 @X0 1 s block ]
"980
[; ;gemsecs.c: 980:  uint16_t i = 0;
[v _i `us ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `us ]
"983
[; ;gemsecs.c: 983:  V.abort = LINK_ERROR_NONE;
[e = . _V 16 -> . `E23581 0 `uc ]
"984
[; ;gemsecs.c: 984:  V.queue = 0;
[e = . _V 36 -> -> 0 `i `uc ]
"985
[; ;gemsecs.c: 985:  block.respond = 0;
[e = . F24471 4 -> -> 0 `i `uc ]
"987
[; ;gemsecs.c: 987:  if (TimerDone(TMR_HBIO)) {
[e $ ! != -> ( _TimerDone (1 -> . `E24129 6 `uc `i -> 0 `i 3623  ]
{
"988
[; ;gemsecs.c: 988:   if (V.stack) {
[e $ ! != -> . _V 39 `i -> 0 `i 3624  ]
{
"989
[; ;gemsecs.c: 989:    gem_messages(&block, V.sid);
[e ( _gem_messages (2 , &U F24471 . _V 44 ]
"990
[; ;gemsecs.c: 990:    if (V.sid >= 10) {
[e $ ! >= -> . _V 44 `i -> 10 `i 3625  ]
{
"991
[; ;gemsecs.c: 991:     set_display_info(DIS_SEQUENCE_M);
[e ( _set_display_info (1 . `E23514 8 ]
"992
[; ;gemsecs.c: 992:    } else {
}
[e $U 3626  ]
[e :U 3625 ]
{
"993
[; ;gemsecs.c: 993:     set_display_info(DIS_SEQUENCE);
[e ( _set_display_info (1 . `E23514 7 ]
"994
[; ;gemsecs.c: 994:    }
}
[e :U 3626 ]
"995
[; ;gemsecs.c: 995:    vterm_sequence();
[e ( _vterm_sequence ..  ]
"996
[; ;gemsecs.c: 996:    StartTimer(TMR_INFO, 3000);
[e ( _StartTimer (2 , -> . `E24129 7 `uc -> -> 3000 `i `us ]
"997
[; ;gemsecs.c: 997:    V.set_sequ = 1;
[e = . _V 33 -> -> 1 `i `uc ]
"998
[; ;gemsecs.c: 998:    return(block);
[e ) F24471 ]
[e $UE 3622  ]
"999
[; ;gemsecs.c: 999:   }
}
[e :U 3624 ]
"1000
[; ;gemsecs.c: 1000:   StartTimer(TMR_HBIO, 5000);
[e ( _StartTimer (2 , -> . `E24129 6 `uc -> -> 5000 `i `us ]
"1001
[; ;gemsecs.c: 1001:  }
}
[e :U 3623 ]
"1003
[; ;gemsecs.c: 1003:  switch (stream) {
[e $U 3628  ]
{
"1004
[; ;gemsecs.c: 1004:  case 1:
[e :U 3629 ]
"1005
[; ;gemsecs.c: 1005:   switch (function) {
[e $U 3631  ]
{
"1006
[; ;gemsecs.c: 1006:   case 1:
[e :U 3632 ]
"1007
[; ;gemsecs.c: 1007:    block.header = (uint8_t*) & H12[0];
[e = . F24471 0 -> &U *U + &U _H12 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H12 `ui `ux `*uc ]
"1008
[; ;gemsecs.c: 1008:    block.length = sizeof(header12);
[e = . F24471 1 -> -> # `S3294 `ui `uc ]
"1009
[; ;gemsecs.c: 1009:    H12[0].block.block.systemb = V.systemb;
[e = . . . *U + &U _H12 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H12 `ui `ux 2 1 0 . _V 11 ]
"1010
[; ;gemsecs.c: 1010:    H10[0].block.block.systemb = V.ticks;
[e = . . . *U + &U _H10 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 10 ]
"1011
[; ;gemsecs.c: 1011:    block.respond = 1;
[e = . F24471 4 -> -> 1 `i `uc ]
"1012
[; ;gemsecs.c: 1012:    block.reply = (uint8_t*) & H10[0];
[e = . F24471 2 -> &U *U + &U _H10 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"1013
[; ;gemsecs.c: 1013:    block.reply_length = sizeof(header10);
[e = . F24471 3 -> -> # `S3293 `ui `uc ]
"1014
[; ;gemsecs.c: 1014:    V.queue = 1;
[e = . _V 36 -> -> 1 `i `uc ]
"1015
[; ;gemsecs.c: 1015:    break;
[e $U 3630  ]
"1016
[; ;gemsecs.c: 1016:   case 2:
[e :U 3633 ]
"1017
[; ;gemsecs.c: 1017:    block.header = (uint8_t*) & H10[0];
[e = . F24471 0 -> &U *U + &U _H10 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"1018
[; ;gemsecs.c: 1018:    block.length = sizeof(header10);
[e = . F24471 1 -> -> # `S3293 `ui `uc ]
"1019
[; ;gemsecs.c: 1019:    H10[0].block.block.systemb = V.systemb;
[e = . . . *U + &U _H10 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 11 ]
"1020
[; ;gemsecs.c: 1020:    break;
[e $U 3630  ]
"1021
[; ;gemsecs.c: 1021:   case 3:
[e :U 3634 ]
"1022
[; ;gemsecs.c: 1022:    block.header = (uint8_t*) & H14[0];
[e = . F24471 0 -> &U *U + &U _H14 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H14 `ui `ux `*uc ]
"1023
[; ;gemsecs.c: 1023:    block.length = sizeof(header14);
[e = . F24471 1 -> -> # `S3296 `ui `uc ]
"1024
[; ;gemsecs.c: 1024:    H14[0].block.block.systemb = V.systemb;
[e = . . . *U + &U _H14 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H14 `ui `ux 2 1 0 . _V 11 ]
"1025
[; ;gemsecs.c: 1025:    break;
[e $U 3630  ]
"1026
[; ;gemsecs.c: 1026:   case 13:
[e :U 3635 ]
"1027
[; ;gemsecs.c: 1027:    block.header = (uint8_t*) & H17[0];
[e = . F24471 0 -> &U *U + &U _H17 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H17 `ui `ux `*uc ]
"1028
[; ;gemsecs.c: 1028:    block.length = sizeof(header17);
[e = . F24471 1 -> -> # `S3297 `ui `uc ]
"1029
[; ;gemsecs.c: 1029:    H17[0].block.block.systemb = V.systemb;
[e = . . . *U + &U _H17 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H17 `ui `ux 2 1 0 . _V 11 ]
"1030
[; ;gemsecs.c: 1030:    H12[1].block.block.systemb = V.ticks;
[e = . . . *U + &U _H12 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H12 `ui `ux 2 1 0 . _V 10 ]
"1031
[; ;gemsecs.c: 1031:    block.respond = 1;
[e = . F24471 4 -> -> 1 `i `uc ]
"1032
[; ;gemsecs.c: 1032:    block.reply = (uint8_t*) & H12[1];
[e = . F24471 2 -> &U *U + &U _H12 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H12 `ui `ux `*uc ]
"1033
[; ;gemsecs.c: 1033:    block.reply_length = sizeof(header12);
[e = . F24471 3 -> -> # `S3294 `ui `uc ]
"1034
[; ;gemsecs.c: 1034:    V.queue = 1;
[e = . _V 36 -> -> 1 `i `uc ]
"1035
[; ;gemsecs.c: 1035:    break;
[e $U 3630  ]
"1041
[; ;gemsecs.c: 1041:   default:
[e :U 3636 ]
"1042
[; ;gemsecs.c: 1042:    H10[2].block.block.stream = stream;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 _stream ]
"1043
[; ;gemsecs.c: 1043:    block.header = (uint8_t*) & H10[2];
[e = . F24471 0 -> &U *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"1044
[; ;gemsecs.c: 1044:    block.length = sizeof(header10);
[e = . F24471 1 -> -> # `S3293 `ui `uc ]
"1045
[; ;gemsecs.c: 1045:    H10[2].block.block.systemb = V.systemb;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 11 ]
"1046
[; ;gemsecs.c: 1046:    V.abort = LINK_ERROR_ABORT;
[e = . _V 16 -> . `E23581 7 `uc ]
"1047
[; ;gemsecs.c: 1047:    V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"1048
[; ;gemsecs.c: 1048:    break;
[e $U 3630  ]
"1049
[; ;gemsecs.c: 1049:   }
}
[e $U 3630  ]
[e :U 3631 ]
[e [\ _function , $ -> 1 `i 3632
 , $ -> 2 `i 3633
 , $ -> 3 `i 3634
 , $ -> 13 `i 3635
 3636 ]
[e :U 3630 ]
"1050
[; ;gemsecs.c: 1050:   break;
[e $U 3627  ]
"1051
[; ;gemsecs.c: 1051:  case 2:
[e :U 3637 ]
"1052
[; ;gemsecs.c: 1052:   switch (function) {
[e $U 3639  ]
{
"1053
[; ;gemsecs.c: 1053:   case 17:
[e :U 3640 ]
"1055
[; ;gemsecs.c: 1055:    block.header = (uint8_t*) & H26[0];
[e = . F24471 0 -> &U *U + &U _H26 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H26 `ui `ux `*uc ]
"1056
[; ;gemsecs.c: 1056:    block.length = sizeof(header26);
[e = . F24471 1 -> -> # `S3300 `ui `uc ]
"1057
[; ;gemsecs.c: 1057:    H26[0].block.block.systemb = V.systemb;
[e = . . . *U + &U _H26 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H26 `ui `ux 3 1 0 . _V 11 ]
"1063
[; ;gemsecs.c: 1063:    break;
[e $U 3638  ]
"1064
[; ;gemsecs.c: 1064:   case 25:
[e :U 3641 ]
"1065
[; ;gemsecs.c: 1065:    block.header = (uint8_t*) & H13[3];
[e = . F24471 0 -> &U *U + &U _H13 * -> -> -> 3 `i `ui `ux -> -> # *U &U _H13 `ui `ux `*uc ]
"1066
[; ;gemsecs.c: 1066:    block.length = sizeof(header13);
[e = . F24471 1 -> -> # `S3295 `ui `uc ]
"1067
[; ;gemsecs.c: 1067:    H13[3].block.block.systemb = V.systemb;
[e = . . . *U + &U _H13 * -> -> -> 3 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 0 . _V 11 ]
"1068
[; ;gemsecs.c: 1068:    break;
[e $U 3638  ]
"1069
[; ;gemsecs.c: 1069:   default:
[e :U 3642 ]
"1070
[; ;gemsecs.c: 1070:    H10[2].block.block.stream = stream;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 _stream ]
"1071
[; ;gemsecs.c: 1071:    block.header = (uint8_t*) & H10[2];
[e = . F24471 0 -> &U *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"1072
[; ;gemsecs.c: 1072:    block.length = sizeof(header10);
[e = . F24471 1 -> -> # `S3293 `ui `uc ]
"1073
[; ;gemsecs.c: 1073:    H10[2].block.block.systemb = V.systemb;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 11 ]
"1074
[; ;gemsecs.c: 1074:    V.abort = LINK_ERROR_ABORT;
[e = . _V 16 -> . `E23581 7 `uc ]
"1075
[; ;gemsecs.c: 1075:    V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"1076
[; ;gemsecs.c: 1076:    break;
[e $U 3638  ]
"1077
[; ;gemsecs.c: 1077:   }
}
[e $U 3638  ]
[e :U 3639 ]
[e [\ _function , $ -> 17 `i 3640
 , $ -> 25 `i 3641
 3642 ]
[e :U 3638 ]
"1078
[; ;gemsecs.c: 1078:   break;
[e $U 3627  ]
"1079
[; ;gemsecs.c: 1079:  case 5:
[e :U 3643 ]
"1080
[; ;gemsecs.c: 1080:   switch (function) {
[e $U 3645  ]
{
"1081
[; ;gemsecs.c: 1081:   case 1:
[e :U 3646 ]
"1082
[; ;gemsecs.c: 1082:    block.header = (uint8_t*) & H13[2];
[e = . F24471 0 -> &U *U + &U _H13 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H13 `ui `ux `*uc ]
"1083
[; ;gemsecs.c: 1083:    block.length = sizeof(header13);
[e = . F24471 1 -> -> # `S3295 `ui `uc ]
"1084
[; ;gemsecs.c: 1084:    H13[2].block.block.systemb = V.systemb;
[e = . . . *U + &U _H13 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 0 . _V 11 ]
"1085
[; ;gemsecs.c: 1085:    break;
[e $U 3644  ]
"1086
[; ;gemsecs.c: 1086:   default:
[e :U 3647 ]
"1087
[; ;gemsecs.c: 1087:    H10[2].block.block.stream = stream;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 _stream ]
"1088
[; ;gemsecs.c: 1088:    block.header = (uint8_t*) & H10[2];
[e = . F24471 0 -> &U *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"1089
[; ;gemsecs.c: 1089:    block.length = sizeof(header10);
[e = . F24471 1 -> -> # `S3293 `ui `uc ]
"1090
[; ;gemsecs.c: 1090:    H10[2].block.block.systemb = V.systemb;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 11 ]
"1091
[; ;gemsecs.c: 1091:    V.abort = LINK_ERROR_ABORT;
[e = . _V 16 -> . `E23581 7 `uc ]
"1092
[; ;gemsecs.c: 1092:    V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"1093
[; ;gemsecs.c: 1093:    break;
[e $U 3644  ]
"1094
[; ;gemsecs.c: 1094:   }
}
[e $U 3644  ]
[e :U 3645 ]
[e [\ _function , $ -> 1 `i 3646
 3647 ]
[e :U 3644 ]
"1095
[; ;gemsecs.c: 1095:   break;
[e $U 3627  ]
"1096
[; ;gemsecs.c: 1096:  case 6:
[e :U 3648 ]
"1097
[; ;gemsecs.c: 1097:   switch (function) {
[e $U 3650  ]
{
"1098
[; ;gemsecs.c: 1098:    uint32_t ceid = 0;
[v _ceid `ul ~T0 @X0 1 a ]
[e = _ceid -> -> -> 0 `i `l `ul ]
"1099
[; ;gemsecs.c: 1099:   case 11:
[e :U 3651 ]
"1100
[; ;gemsecs.c: 1100:    ceid = s6f11_opcmd();
[e = _ceid -> ( _s6f11_opcmd ..  `ul ]
"1101
[; ;gemsecs.c: 1101:    switch (V.e_types) {
[e $U 3653  ]
{
"1102
[; ;gemsecs.c: 1102:    case GEM_VII80:
[e :U 3654 ]
"1103
[; ;gemsecs.c: 1103:     if (ceid == 93 || ceid == 94) {
[e $ ! || == _ceid -> -> -> 93 `i `l `ul == _ceid -> -> -> 94 `i `l `ul 3655  ]
{
"1104
[; ;gemsecs.c: 1104:      V.response.host_display_ack = 1;
[e = . . _V 41 7 -> -> 1 `i `uc ]
"1105
[; ;gemsecs.c: 1105:      V.sid = 10;
[e = . _V 44 -> -> 10 `i `uc ]
"1106
[; ;gemsecs.c: 1106:     }
}
[e :U 3655 ]
"1107
[; ;gemsecs.c: 1107:     break;
[e $U 3652  ]
"1108
[; ;gemsecs.c: 1108:    case GEM_E220:
[e :U 3656 ]
"1109
[; ;gemsecs.c: 1109:     if (ceid == 81) {
[e $ ! == _ceid -> -> -> 81 `i `l `ul 3657  ]
{
"1110
[; ;gemsecs.c: 1110:      V.response.host_display_ack = 1;
[e = . . _V 41 7 -> -> 1 `i `uc ]
"1111
[; ;gemsecs.c: 1111:      V.sid = 10;
[e = . _V 44 -> -> 10 `i `uc ]
"1112
[; ;gemsecs.c: 1112:     }
}
[e :U 3657 ]
"1113
[; ;gemsecs.c: 1113:     break;
[e $U 3652  ]
"1114
[; ;gemsecs.c: 1114:    default:
[e :U 3658 ]
"1115
[; ;gemsecs.c: 1115:     break;
[e $U 3652  ]
"1116
[; ;gemsecs.c: 1116:    }
}
[e $U 3652  ]
[e :U 3653 ]
[e [\ -> . _V 3 `ui , $ -> . `E23566 1 `ui 3654
 , $ -> . `E23566 2 `ui 3656
 3658 ]
[e :U 3652 ]
"1117
[; ;gemsecs.c: 1117:    if (ceid == 93 || ceid == 94) {
[e $ ! || == _ceid -> -> -> 93 `i `l `ul == _ceid -> -> -> 94 `i `l `ul 3659  ]
{
"1118
[; ;gemsecs.c: 1118:     V.response.host_display_ack = 1;
[e = . . _V 41 7 -> -> 1 `i `uc ]
"1119
[; ;gemsecs.c: 1119:    }
}
[e :U 3659 ]
"1120
[; ;gemsecs.c: 1120:    block.header = (uint8_t*) & H13[0];
[e = . F24471 0 -> &U *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux `*uc ]
"1121
[; ;gemsecs.c: 1121:    block.length = sizeof(header13);
[e = . F24471 1 -> -> # `S3295 `ui `uc ]
"1122
[; ;gemsecs.c: 1122:    H13[0].block.block.systemb = V.systemb;
[e = . . . *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 0 . _V 11 ]
"1123
[; ;gemsecs.c: 1123:    H13[0].block.block.function = 12;
[e = . . . *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 4 -> -> 12 `i `uc ]
"1124
[; ;gemsecs.c: 1124:    break;
[e $U 3649  ]
"1125
[; ;gemsecs.c: 1125:   case 13:
[e :U 3660 ]
"1126
[; ;gemsecs.c: 1126:    block.header = (uint8_t*) & H13[0];
[e = . F24471 0 -> &U *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux `*uc ]
"1127
[; ;gemsecs.c: 1127:    block.length = sizeof(header13);
[e = . F24471 1 -> -> # `S3295 `ui `uc ]
"1128
[; ;gemsecs.c: 1128:    H13[0].block.block.systemb = V.systemb;
[e = . . . *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 0 . _V 11 ]
"1129
[; ;gemsecs.c: 1129:    H13[0].block.block.function = 14;
[e = . . . *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 4 -> -> 14 `i `uc ]
"1130
[; ;gemsecs.c: 1130:    break;
[e $U 3649  ]
"1131
[; ;gemsecs.c: 1131:   case 25:
[e :U 3661 ]
"1132
[; ;gemsecs.c: 1132:    block.header = (uint8_t*) & H13[0];
[e = . F24471 0 -> &U *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux `*uc ]
"1133
[; ;gemsecs.c: 1133:    block.length = sizeof(header13);
[e = . F24471 1 -> -> # `S3295 `ui `uc ]
"1134
[; ;gemsecs.c: 1134:    H13[0].block.block.systemb = V.systemb;
[e = . . . *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 0 . _V 11 ]
"1135
[; ;gemsecs.c: 1135:    H13[0].block.block.function = 26;
[e = . . . *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 4 -> -> 26 `i `uc ]
"1136
[; ;gemsecs.c: 1136:    break;
[e $U 3649  ]
"1137
[; ;gemsecs.c: 1137:   default:
[e :U 3662 ]
"1138
[; ;gemsecs.c: 1138:    H10[2].block.block.stream = stream;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 _stream ]
"1139
[; ;gemsecs.c: 1139:    block.header = (uint8_t*) & H10[2];
[e = . F24471 0 -> &U *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"1140
[; ;gemsecs.c: 1140:    block.length = sizeof(header10);
[e = . F24471 1 -> -> # `S3293 `ui `uc ]
"1141
[; ;gemsecs.c: 1141:    H10[2].block.block.systemb = V.systemb;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 11 ]
"1142
[; ;gemsecs.c: 1142:    V.abort = LINK_ERROR_ABORT;
[e = . _V 16 -> . `E23581 7 `uc ]
"1143
[; ;gemsecs.c: 1143:    V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"1144
[; ;gemsecs.c: 1144:    break;
[e $U 3649  ]
"1145
[; ;gemsecs.c: 1145:   }
}
[e $U 3649  ]
[e :U 3650 ]
[e [\ _function , $ -> 11 `i 3651
 , $ -> 13 `i 3660
 , $ -> 25 `i 3661
 3662 ]
[e :U 3649 ]
"1146
[; ;gemsecs.c: 1146:   break;
[e $U 3627  ]
"1147
[; ;gemsecs.c: 1147:  case 9:
[e :U 3663 ]
"1148
[; ;gemsecs.c: 1148:   switch (function) {
[e $U 3665  ]
{
"1149
[; ;gemsecs.c: 1149:   case 1:
[e :U 3666 ]
"1150
[; ;gemsecs.c: 1150:    break;
[e $U 3664  ]
"1151
[; ;gemsecs.c: 1151:   case 3:
[e :U 3667 ]
"1152
[; ;gemsecs.c: 1152:    break;
[e $U 3664  ]
"1153
[; ;gemsecs.c: 1153:   case 5:
[e :U 3668 ]
"1154
[; ;gemsecs.c: 1154:    break;
[e $U 3664  ]
"1155
[; ;gemsecs.c: 1155:   case 7:
[e :U 3669 ]
"1156
[; ;gemsecs.c: 1156:    break;
[e $U 3664  ]
"1157
[; ;gemsecs.c: 1157:   case 9:
[e :U 3670 ]
"1158
[; ;gemsecs.c: 1158:    V.equip_timeout++;
[e ++ . _V 27 -> -> 1 `i `us ]
"1159
[; ;gemsecs.c: 1159:    break;
[e $U 3664  ]
"1160
[; ;gemsecs.c: 1160:   case 11:
[e :U 3671 ]
"1161
[; ;gemsecs.c: 1161:    break;
[e $U 3664  ]
"1162
[; ;gemsecs.c: 1162:   case 13:
[e :U 3672 ]
"1163
[; ;gemsecs.c: 1163:    break;
[e $U 3664  ]
"1164
[; ;gemsecs.c: 1164:   default:
[e :U 3673 ]
"1165
[; ;gemsecs.c: 1165:    H10[2].block.block.stream = stream;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 _stream ]
"1166
[; ;gemsecs.c: 1166:    block.header = (uint8_t*) & H10[2];
[e = . F24471 0 -> &U *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"1167
[; ;gemsecs.c: 1167:    block.length = sizeof(header10);
[e = . F24471 1 -> -> # `S3293 `ui `uc ]
"1168
[; ;gemsecs.c: 1168:    H10[2].block.block.systemb = V.systemb;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 11 ]
"1169
[; ;gemsecs.c: 1169:    V.abort = LINK_ERROR_ABORT;
[e = . _V 16 -> . `E23581 7 `uc ]
"1170
[; ;gemsecs.c: 1170:    V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"1171
[; ;gemsecs.c: 1171:    break;
[e $U 3664  ]
"1172
[; ;gemsecs.c: 1172:   }
}
[e $U 3664  ]
[e :U 3665 ]
[e [\ _function , $ -> 1 `i 3666
 , $ -> 3 `i 3667
 , $ -> 5 `i 3668
 , $ -> 7 `i 3669
 , $ -> 9 `i 3670
 , $ -> 11 `i 3671
 , $ -> 13 `i 3672
 3673 ]
[e :U 3664 ]
"1173
[; ;gemsecs.c: 1173:   break;
[e $U 3627  ]
"1174
[; ;gemsecs.c: 1174:  case 10:
[e :U 3674 ]
"1175
[; ;gemsecs.c: 1175:   V.set_sequ = 1;
[e = . _V 33 -> -> 1 `i `uc ]
"1176
[; ;gemsecs.c: 1176:   switch (function) {
[e $U 3676  ]
{
"1177
[; ;gemsecs.c: 1177:   case 1:
[e :U 3677 ]
"1178
[; ;gemsecs.c: 1178:    block.header = (uint8_t*) & H13[1];
[e = . F24471 0 -> &U *U + &U _H13 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H13 `ui `ux `*uc ]
"1179
[; ;gemsecs.c: 1179:    block.length = sizeof(header13);
[e = . F24471 1 -> -> # `S3295 `ui `uc ]
"1180
[; ;gemsecs.c: 1180:    H13[1].block.block.systemb = V.systemb;
[e = . . . *U + &U _H13 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 0 . _V 11 ]
"1181
[; ;gemsecs.c: 1181:    H153[0].block.block.systemb = V.ticks;
[e = . . . *U + &U _H153 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H153 `ui `ux 2 1 0 . _V 10 ]
"1182
[; ;gemsecs.c: 1182:    set_display_info(DIS_TERM);
[e ( _set_display_info (1 . `E23514 1 ]
"1184
[; ;gemsecs.c: 1184:    switch (s10f1_opcmd()) {
[e $U 3679  ]
{
"1185
[; ;gemsecs.c: 1185:    case CODE_TM:
[e :U 3680 ]
"1186
[; ;gemsecs.c: 1186:     block.respond = 1;
[e = . F24471 4 -> -> 1 `i `uc ]
"1187
[; ;gemsecs.c: 1187:     block.reply = (uint8_t*) & H153[1];
[e = . F24471 2 -> &U *U + &U _H153 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H153 `ui `ux `*uc ]
"1188
[; ;gemsecs.c: 1188:     block.reply_length = sizeof(header153);
[e = . F24471 3 -> -> # `S3303 `ui `uc ]
"1189
[; ;gemsecs.c: 1189:     H153[1].data[138] = V.response.TID;
[e = *U + &U . *U + &U _H153 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H153 `ui `ux 1 * -> -> -> 138 `i `ui `ux -> -> # *U &U . *U + &U _H153 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H153 `ui `ux 1 `ui `ux . . _V 41 2 ]
"1190
[; ;gemsecs.c: 1190:     V.queue = 1;
[e = . _V 36 -> -> 1 `i `uc ]
"1191
[; ;gemsecs.c: 1191:     break;
[e $U 3678  ]
"1192
[; ;gemsecs.c: 1192:    case CODE_LOAD:
[e :U 3681 ]
"1193
[; ;gemsecs.c: 1193:     block.respond = 1;
[e = . F24471 4 -> -> 1 `i `uc ]
"1194
[; ;gemsecs.c: 1194:     block.reply = (uint8_t*) & H33[0];
[e = . F24471 2 -> &U *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux `*uc ]
"1195
[; ;gemsecs.c: 1195:     block.reply_length = sizeof(header33);
[e = . F24471 3 -> -> # `S3302 `ui `uc ]
"1196
[; ;gemsecs.c: 1196:     V.queue = 1;
[e = . _V 36 -> -> 1 `i `uc ]
"1197
[; ;gemsecs.c: 1197:     set_display_info(DIS_LOAD);
[e ( _set_display_info (1 . `E23514 3 ]
"1198
[; ;gemsecs.c: 1198:     break;
[e $U 3678  ]
"1199
[; ;gemsecs.c: 1199:    case CODE_UNLOAD:
[e :U 3682 ]
"1200
[; ;gemsecs.c: 1200:     block.respond = 1;
[e = . F24471 4 -> -> 1 `i `uc ]
"1201
[; ;gemsecs.c: 1201:     block.reply = (uint8_t*) & H33[0];
[e = . F24471 2 -> &U *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux `*uc ]
"1202
[; ;gemsecs.c: 1202:     block.reply_length = sizeof(header33);
[e = . F24471 3 -> -> # `S3302 `ui `uc ]
"1203
[; ;gemsecs.c: 1203:     V.queue = 1;
[e = . _V 36 -> -> 1 `i `uc ]
"1204
[; ;gemsecs.c: 1204:     set_display_info(DIS_UNLOAD);
[e ( _set_display_info (1 . `E23514 4 ]
"1205
[; ;gemsecs.c: 1205:     break;
[e $U 3678  ]
"1206
[; ;gemsecs.c: 1206:    case CODE_PUMP:
[e :U 3683 ]
"1207
[; ;gemsecs.c: 1207:     block.respond = 1;
[e = . F24471 4 -> -> 1 `i `uc ]
"1208
[; ;gemsecs.c: 1208:     block.reply = (uint8_t*) & H33[0];
[e = . F24471 2 -> &U *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux `*uc ]
"1209
[; ;gemsecs.c: 1209:     block.reply_length = sizeof(header33);
[e = . F24471 3 -> -> # `S3302 `ui `uc ]
"1210
[; ;gemsecs.c: 1210:     V.queue = 1;
[e = . _V 36 -> -> 1 `i `uc ]
"1211
[; ;gemsecs.c: 1211:     set_display_info(DIS_PUMP);
[e ( _set_display_info (1 . `E23514 5 ]
"1212
[; ;gemsecs.c: 1212:     break;
[e $U 3678  ]
"1213
[; ;gemsecs.c: 1213:    case CODE_SEQUENCE:
[e :U 3684 ]
"1214
[; ;gemsecs.c: 1214:     parse_sid();
[e ( _parse_sid ..  ]
"1215
[; ;gemsecs.c: 1215:     sequence_messages(V.sid);
[e ( _sequence_messages (1 . _V 44 ]
"1216
[; ;gemsecs.c: 1216:     set_display_info(DIS_SEQUENCE);
[e ( _set_display_info (1 . `E23514 7 ]
"1217
[; ;gemsecs.c: 1217:     V.sequences++;
[e ++ . _V 28 -> -> 1 `i `us ]
"1218
[; ;gemsecs.c: 1218:     break;
[e $U 3678  ]
"1219
[; ;gemsecs.c: 1219:    case CODE_TS:
[e :U 3685 ]
"1220
[; ;gemsecs.c: 1220:     block.respond = 1;
[e = . F24471 4 -> -> 1 `i `uc ]
"1221
[; ;gemsecs.c: 1221:     block.reply = (uint8_t*) & H153[0];
[e = . F24471 2 -> &U *U + &U _H153 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H153 `ui `ux `*uc ]
"1222
[; ;gemsecs.c: 1222:     block.reply_length = sizeof(header153);
[e = . F24471 3 -> -> # `S3303 `ui `uc ]
"1223
[; ;gemsecs.c: 1223:     H153[0].data[138] = V.response.TID;
[e = *U + &U . *U + &U _H153 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H153 `ui `ux 1 * -> -> -> 138 `i `ui `ux -> -> # *U &U . *U + &U _H153 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H153 `ui `ux 1 `ui `ux . . _V 41 2 ]
"1224
[; ;gemsecs.c: 1224:     terminal_format(display_message);
[e ( _terminal_format (1 . `E24239 0 ]
"1225
[; ;gemsecs.c: 1225:     format_display_text(V.terminal);
[e ( _format_display_text (1 -> &U . _V 8 `*Cuc ]
"1226
[; ;gemsecs.c: 1226:     V.queue = 1;
[e = . _V 36 -> -> 1 `i `uc ]
"1227
[; ;gemsecs.c: 1227:     break;
[e $U 3678  ]
"1228
[; ;gemsecs.c: 1228:    case CODE_LOG:
[e :U 3686 ]
"1229
[; ;gemsecs.c: 1229:     do {
[e :U 3689 ]
{
"1230
[; ;gemsecs.c: 1230:      DATAEE_WriteByte(i, 0xff);
[e ( _DATAEE_WriteByte (2 , _i -> -> 255 `i `uc ]
"1231
[; ;gemsecs.c: 1231:     } while (++i <= 764);
}
[e $ <= -> =+ _i -> -> 1 `i `us `ui -> -> 764 `i `ui 3689  ]
[e :U 3688 ]
"1232
[; ;gemsecs.c: 1232:     V.response.log_num = 0;
[e = . . _V 41 11 -> -> 0 `i `us ]
"1233
[; ;gemsecs.c: 1233:     V.response.log_seq = 0;
[e = . . _V 41 6 -> -> 0 `i `uc ]
"1234
[; ;gemsecs.c: 1234:     set_display_info(DIS_LOG);
[e ( _set_display_info (1 . `E23514 2 ]
"1235
[; ;gemsecs.c: 1235:     break;
[e $U 3678  ]
"1236
[; ;gemsecs.c: 1236:    case CODE_DEBUG:
[e :U 3690 ]
"1237
[; ;gemsecs.c: 1237:     V.debug = !V.debug;
[e = . _V 37 -> -> ! != -> . _V 37 `i -> 0 `i `i `uc ]
"1238
[; ;gemsecs.c: 1238:    default:
[e :U 3691 ]
"1239
[; ;gemsecs.c: 1239:     break;
[e $U 3678  ]
"1240
[; ;gemsecs.c: 1240:    }
}
[e $U 3678  ]
[e :U 3679 ]
[e [\ -> ( _s10f1_opcmd ..  `ui , $ -> . `E23499 1 `ui 3680
 , $ -> . `E23499 7 `ui 3681
 , $ -> . `E23499 8 `ui 3682
 , $ -> . `E23499 9 `ui 3683
 , $ -> . `E23499 11 `ui 3684
 , $ -> . `E23499 0 `ui 3685
 , $ -> . `E23499 6 `ui 3686
 , $ -> . `E23499 5 `ui 3690
 3691 ]
[e :U 3678 ]
"1241
[; ;gemsecs.c: 1241:    set_temp_display_help(display_info());
[e ( _set_temp_display_help (1 ( _display_info ..  ]
"1242
[; ;gemsecs.c: 1242:    vterm_sequence();
[e ( _vterm_sequence ..  ]
"1243
[; ;gemsecs.c: 1243:    StartTimer(TMR_INFO, 3000);
[e ( _StartTimer (2 , -> . `E24129 7 `uc -> -> 3000 `i `us ]
"1244
[; ;gemsecs.c: 1244:    break;
[e $U 3675  ]
"1245
[; ;gemsecs.c: 1245:   default:
[e :U 3692 ]
"1246
[; ;gemsecs.c: 1246:    H10[2].block.block.stream = stream;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 _stream ]
"1247
[; ;gemsecs.c: 1247:    block.header = (uint8_t*) & H10[2];
[e = . F24471 0 -> &U *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"1248
[; ;gemsecs.c: 1248:    block.length = sizeof(header10);
[e = . F24471 1 -> -> # `S3293 `ui `uc ]
"1249
[; ;gemsecs.c: 1249:    H10[2].block.block.systemb = V.systemb;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 11 ]
"1250
[; ;gemsecs.c: 1250:    V.abort = LINK_ERROR_ABORT;
[e = . _V 16 -> . `E23581 7 `uc ]
"1251
[; ;gemsecs.c: 1251:    V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"1252
[; ;gemsecs.c: 1252:    break;
[e $U 3675  ]
"1253
[; ;gemsecs.c: 1253:   }
}
[e $U 3675  ]
[e :U 3676 ]
[e [\ _function , $ -> 1 `i 3677
 3692 ]
[e :U 3675 ]
"1254
[; ;gemsecs.c: 1254:   break;
[e $U 3627  ]
"1255
[; ;gemsecs.c: 1255:  default:
[e :U 3693 ]
"1256
[; ;gemsecs.c: 1256:   H10[2].block.block.stream = stream;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 _stream ]
"1257
[; ;gemsecs.c: 1257:   block.header = (uint8_t*) & H10[2];
[e = . F24471 0 -> &U *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"1258
[; ;gemsecs.c: 1258:   block.length = sizeof(header10);
[e = . F24471 1 -> -> # `S3293 `ui `uc ]
"1259
[; ;gemsecs.c: 1259:   H10[2].block.block.systemb = V.systemb;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 11 ]
"1260
[; ;gemsecs.c: 1260:   V.abort = LINK_ERROR_ABORT;
[e = . _V 16 -> . `E23581 7 `uc ]
"1261
[; ;gemsecs.c: 1261:   V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"1262
[; ;gemsecs.c: 1262:   break;
[e $U 3627  ]
"1263
[; ;gemsecs.c: 1263:  }
}
[e $U 3627  ]
[e :U 3628 ]
[e [\ _stream , $ -> 1 `i 3629
 , $ -> 2 `i 3637
 , $ -> 5 `i 3643
 , $ -> 6 `i 3648
 , $ -> 9 `i 3663
 , $ -> 10 `i 3674
 3693 ]
[e :U 3627 ]
"1265
[; ;gemsecs.c: 1265:  return(block);
[e ) F24471 ]
[e $UE 3622  ]
"1266
[; ;gemsecs.c: 1266: }
[e :UE 3622 ]
}
"1271
[; ;gemsecs.c: 1271: static void ee_logger(const uint8_t stream, const uint8_t function, const uint16_t dtime, uint8_t *msg_data)
[v _ee_logger `(v ~T0 @X0 1 sf4`Cuc`Cuc`Cus`*uc ]
"1272
[; ;gemsecs.c: 1272: {
{
[e :U _ee_logger ]
"1271
[; ;gemsecs.c: 1271: static void ee_logger(const uint8_t stream, const uint8_t function, const uint16_t dtime, uint8_t *msg_data)
[v _stream `Cuc ~T0 @X0 1 r1 ]
[v _function `Cuc ~T0 @X0 1 r2 ]
[v _dtime `Cus ~T0 @X0 1 r3 ]
[v _msg_data `*uc ~T0 @X0 1 r4 ]
"1272
[; ;gemsecs.c: 1272: {
[f ]
"1273
[; ;gemsecs.c: 1273:  uint16_t i = 0;
[v _i `us ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `us ]
"1275
[; ;gemsecs.c: 1275:  do {
[e :U 3697 ]
{
"1276
[; ;gemsecs.c: 1276:   DATAEE_WriteByte(i + (uint16_t) ((V.response.log_seq & 0x03) << (uint8_t) 8), msg_data[254 + 2 - i]);
[e ( _DATAEE_WriteByte (2 , -> + -> _i `ui -> -> << & -> . . _V 41 6 `i -> 3 `i -> -> -> 8 `i `uc `i `us `ui `us *U + _msg_data * -> - -> + -> 254 `i -> 2 `i `ui -> _i `ui `ux -> -> # *U _msg_data `ui `ux ]
"1277
[; ;gemsecs.c: 1277:  } while (++i <= 255);
}
[e $ <= -> =+ _i -> -> 1 `i `us `ui -> -> 255 `i `ui 3697  ]
[e :U 3696 ]
"1279
[; ;gemsecs.c: 1279:  sprintf(V.info, "Saved S%dF%d %d     ", stream, function, V.response.log_num);
[e ( _sprintf (1 , , , (. , &U . _V 9 :s 17C -> _stream `i -> _function `i -> . . _V 41 11 `ui ]
"1280
[; ;gemsecs.c: 1280:  StartTimer(TMR_INFO, dtime);
[e ( _StartTimer (2 , -> . `E24129 7 `uc _dtime ]
"1281
[; ;gemsecs.c: 1281:  V.response.info = DIS_LOG;
[e = . . _V 41 8 . `E23514 2 ]
"1282
[; ;gemsecs.c: 1282:  V.response.log_num++;
[e ++ . . _V 41 11 -> -> 1 `i `us ]
"1283
[; ;gemsecs.c: 1283:  V.response.log_seq++;
[e ++ . . _V 41 6 -> -> 1 `i `uc ]
"1284
[; ;gemsecs.c: 1284:  if (V.response.log_seq >= 3)
[e $ ! >= -> . . _V 41 6 `i -> 3 `i 3698  ]
"1285
[; ;gemsecs.c: 1285:  {
{
"1286
[; ;gemsecs.c: 1286:   V.response.log_seq = 0;
[e = . . _V 41 6 -> -> 0 `i `uc ]
"1287
[; ;gemsecs.c: 1287:  }
}
[e :U 3698 ]
"1288
[; ;gemsecs.c: 1288: }
[e :UE 3694 ]
}
"1293
[; ;gemsecs.c: 1293: void secs_II_monitor_message(const uint8_t stream, const uint8_t function, const uint16_t dtime)
[v _secs_II_monitor_message `(v ~T0 @X0 1 ef3`uc`uc`us ]
"1294
[; ;gemsecs.c: 1294: {
{
[e :U _secs_II_monitor_message ]
"1293
[; ;gemsecs.c: 1293: void secs_II_monitor_message(const uint8_t stream, const uint8_t function, const uint16_t dtime)
[v _stream `Cuc ~T0 @X0 1 r1 ]
[v _function `Cuc ~T0 @X0 1 r2 ]
[v _dtime `Cus ~T0 @X0 1 r3 ]
"1294
[; ;gemsecs.c: 1294: {
[f ]
"1295
[; ;gemsecs.c: 1295:  uint8_t * msg_data = (uint8_t*) & H254[0];
[v _msg_data `*uc ~T0 @X0 1 a ]
[e = _msg_data -> &U *U + &U _H254 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H254 `ui `ux `*uc ]
"1296
[; ;gemsecs.c: 1296:  static uint8_t store1_1 = 1, store1_13 = 1, store6_11 = 1;
[v F24485 `uc ~T0 @X0 1 s store1_1 ]
[i F24485
-> -> 1 `i `uc
]
[v F24486 `uc ~T0 @X0 1 s store1_13 ]
[i F24486
-> -> 1 `i `uc
]
[v F24487 `uc ~T0 @X0 1 s store6_11 ]
[i F24487
-> -> 1 `i `uc
]
"1299
[; ;gemsecs.c: 1299:  ++V.ticks;
[e =+ . _V 10 -> -> -> 1 `i `l `ul ]
"1300
[; ;gemsecs.c: 1300:  switch (stream) {
[e $U 3701  ]
{
"1301
[; ;gemsecs.c: 1301:  case 1:
[e :U 3702 ]
"1302
[; ;gemsecs.c: 1302:   switch (function) {
[e $U 3704  ]
{
"1303
[; ;gemsecs.c: 1303:   case 1:
[e :U 3705 ]
"1304
[; ;gemsecs.c: 1304:    if (!store1_1) {
[e $ ! ! != -> F24485 `i -> 0 `i 3706  ]
{
"1305
[; ;gemsecs.c: 1305:     break;
[e $U 3703  ]
"1306
[; ;gemsecs.c: 1306:    }
}
[e :U 3706 ]
"1307
[; ;gemsecs.c: 1307:    store1_1 = 0;
[e = F24485 -> -> 0 `i `uc ]
"1308
[; ;gemsecs.c: 1308:    ee_logger(stream, function, dtime, msg_data);
[e ( _ee_logger (4 , , , _stream _function _dtime _msg_data ]
"1309
[; ;gemsecs.c: 1309:    break;
[e $U 3703  ]
"1310
[; ;gemsecs.c: 1310:   case 13:
[e :U 3707 ]
"1311
[; ;gemsecs.c: 1311:    if (!store1_13) {
[e $ ! ! != -> F24486 `i -> 0 `i 3708  ]
{
"1312
[; ;gemsecs.c: 1312:     break;
[e $U 3703  ]
"1313
[; ;gemsecs.c: 1313:    }
}
[e :U 3708 ]
"1314
[; ;gemsecs.c: 1314:    store1_13 = 0;
[e = F24486 -> -> 0 `i `uc ]
"1315
[; ;gemsecs.c: 1315:    ee_logger(stream, function, dtime, msg_data);
[e ( _ee_logger (4 , , , _stream _function _dtime _msg_data ]
"1316
[; ;gemsecs.c: 1316:    break;
[e $U 3703  ]
"1317
[; ;gemsecs.c: 1317:   default:
[e :U 3709 ]
"1318
[; ;gemsecs.c: 1318:    break;
[e $U 3703  ]
"1319
[; ;gemsecs.c: 1319:   }
}
[e $U 3703  ]
[e :U 3704 ]
[e [\ _function , $ -> 1 `i 3705
 , $ -> 13 `i 3707
 3709 ]
[e :U 3703 ]
"1320
[; ;gemsecs.c: 1320:   break;
[e $U 3700  ]
"1321
[; ;gemsecs.c: 1321:  case 2:
[e :U 3710 ]
"1322
[; ;gemsecs.c: 1322:   switch (function) {
[e $U 3712  ]
{
"1323
[; ;gemsecs.c: 1323:   case 41:
[e :U 3713 ]
"1324
[; ;gemsecs.c: 1324:   case 42:
[e :U 3714 ]
"1326
[; ;gemsecs.c: 1326:    ee_logger(stream, function, dtime, msg_data);
[e ( _ee_logger (4 , , , _stream _function _dtime _msg_data ]
"1327
[; ;gemsecs.c: 1327:    if (function == 42) {
[e $ ! == -> _function `i -> 42 `i 3715  ]
{
"1328
[; ;gemsecs.c: 1328:     V.msg_ret = 0;
[e = . _V 18 -> -> 0 `i `uc ]
"1329
[; ;gemsecs.c: 1329:     V.msg_error = MSG_ERROR_NONE;
[e = . _V 17 -> . `E23592 0 `uc ]
"1330
[; ;gemsecs.c: 1330:     V.response.info = DIS_STR;
[e = . . _V 41 8 . `E23514 0 ]
"1331
[; ;gemsecs.c: 1331:    }
}
[e :U 3715 ]
"1332
[; ;gemsecs.c: 1332:    break;
[e $U 3711  ]
"1333
[; ;gemsecs.c: 1333:   default:
[e :U 3716 ]
"1334
[; ;gemsecs.c: 1334:    break;
[e $U 3711  ]
"1335
[; ;gemsecs.c: 1335:   }
}
[e $U 3711  ]
[e :U 3712 ]
[e [\ _function , $ -> 41 `i 3713
 , $ -> 42 `i 3714
 3716 ]
[e :U 3711 ]
"1336
[; ;gemsecs.c: 1336:  case 6:
[e :U 3717 ]
"1337
[; ;gemsecs.c: 1337:   switch (function) {
[e $U 3719  ]
{
"1338
[; ;gemsecs.c: 1338:   case 11:
[e :U 3720 ]
"1339
[; ;gemsecs.c: 1339:    if (!store6_11) {
[e $ ! ! != -> F24487 `i -> 0 `i 3721  ]
{
"1340
[; ;gemsecs.c: 1340:     break;
[e $U 3718  ]
"1341
[; ;gemsecs.c: 1341:    }
}
[e :U 3721 ]
"1342
[; ;gemsecs.c: 1342:    store6_11 = 0;
[e = F24487 -> -> 0 `i `uc ]
"1343
[; ;gemsecs.c: 1343:    ee_logger(stream, function, dtime, msg_data);
[e ( _ee_logger (4 , , , _stream _function _dtime _msg_data ]
"1344
[; ;gemsecs.c: 1344:    break;
[e $U 3718  ]
"1345
[; ;gemsecs.c: 1345:   default:
[e :U 3722 ]
"1346
[; ;gemsecs.c: 1346:    break;
[e $U 3718  ]
"1347
[; ;gemsecs.c: 1347:   }
}
[e $U 3718  ]
[e :U 3719 ]
[e [\ _function , $ -> 11 `i 3720
 3722 ]
[e :U 3718 ]
"1349
[; ;gemsecs.c: 1349:   break;
[e $U 3700  ]
"1350
[; ;gemsecs.c: 1350:  default:
[e :U 3723 ]
"1351
[; ;gemsecs.c: 1351:   break;
[e $U 3700  ]
"1352
[; ;gemsecs.c: 1352:  }
}
[e $U 3700  ]
[e :U 3701 ]
[e [\ _stream , $ -> 1 `i 3702
 , $ -> 2 `i 3710
 , $ -> 6 `i 3717
 3723 ]
[e :U 3700 ]
"1353
[; ;gemsecs.c: 1353: }
[e :UE 3699 ]
}
"1360
[; ;gemsecs.c: 1360: GEM_STATES secs_gem_state(const uint8_t stream, const uint8_t function)
[v _secs_gem_state `(E23557 ~T0 @X0 1 ef2`uc`uc ]
"1361
[; ;gemsecs.c: 1361: {
{
[e :U _secs_gem_state ]
"1360
[; ;gemsecs.c: 1360: GEM_STATES secs_gem_state(const uint8_t stream, const uint8_t function)
[v _stream `Cuc ~T0 @X0 1 r1 ]
[v _function `Cuc ~T0 @X0 1 r2 ]
"1361
[; ;gemsecs.c: 1361: {
[f ]
"1362
[; ;gemsecs.c: 1362:  static GEM_STATES block = GEM_STATE_DISABLE;
[v F24491 `E23557 ~T0 @X0 1 s block ]
[i F24491
. `E23557 0
]
"1363
[; ;gemsecs.c: 1363:  static GEM_EQUIP equipment = GEM_GENERIC;
[v F24492 `E23566 ~T0 @X0 1 s equipment ]
[i F24492
. `E23566 0
]
"1365
[; ;gemsecs.c: 1365:  eaDogM_WriteStringAtPos(3, 0, "secs_gem_state    ");
[e ( _eaDogM_WriteStringAtPos (3 , , -> -> 3 `i `uc -> -> 0 `i `uc :s 18C ]
"1366
[; ;gemsecs.c: 1366:  switch (stream) {
[e $U 3726  ]
{
"1367
[; ;gemsecs.c: 1367:  case 1:
[e :U 3727 ]
"1368
[; ;gemsecs.c: 1368:   switch (function) {
[e $U 3729  ]
{
"1372
[; ;gemsecs.c: 1372:   case 2:
[e :U 3730 ]
"1373
[; ;gemsecs.c: 1373:    eaDogM_WriteStringAtPos(3, 0, "secs_gem_state 2   ");
[e ( _eaDogM_WriteStringAtPos (3 , , -> -> 3 `i `uc -> -> 0 `i `uc :s 19C ]
"1374
[; ;gemsecs.c: 1374:    if (block != GEM_STATE_REMOTE) {
[e $ ! != -> F24491 `ui -> . `E23557 4 `ui 3731  ]
{
"1375
[; ;gemsecs.c: 1375:     if (TimerDone(TMR_HBIO)) {
[e $ ! != -> ( _TimerDone (1 -> . `E24129 6 `uc `i -> 0 `i 3732  ]
{
"1376
[; ;gemsecs.c: 1376:      StartTimer(TMR_HBIO, 30000);
[e ( _StartTimer (2 , -> . `E24129 6 `uc -> -> 30000 `i `us ]
"1377
[; ;gemsecs.c: 1377:     }
}
[e :U 3732 ]
"1378
[; ;gemsecs.c: 1378:     terminal_format(display_online);
[e ( _terminal_format (1 . `E24239 1 ]
"1380
[; ;gemsecs.c: 1380:     format_display_text(V.terminal);
[e ( _format_display_text (1 -> &U . _V 8 `*Cuc ]
"1382
[; ;gemsecs.c: 1382:     V.response.mesgid = 1;
[e = . . _V 41 1 -> -> 1 `i `uc ]
"1383
[; ;gemsecs.c: 1383:     V.sequences++;
[e ++ . _V 28 -> -> 1 `i `us ]
"1384
[; ;gemsecs.c: 1384:     V.sid = 10;
[e = . _V 44 -> -> 10 `i `uc ]
"1385
[; ;gemsecs.c: 1385:     sequence_messages(V.sid);
[e ( _sequence_messages (1 . _V 44 ]
"1387
[; ;gemsecs.c: 1387:     set_display_info(DIS_SEQUENCE_M);
[e ( _set_display_info (1 . `E23514 8 ]
"1389
[; ;gemsecs.c: 1389:    }
}
[e :U 3731 ]
"1391
[; ;gemsecs.c: 1391:    block = GEM_STATE_REMOTE;
[e = F24491 . `E23557 4 ]
"1392
[; ;gemsecs.c: 1392:    V.ticker = 0;
[e = . _V 47 -> -> 0 `i `uc ]
"1394
[; ;gemsecs.c: 1394:    break;
[e $U 3728  ]
"1395
[; ;gemsecs.c: 1395:   case 13:
[e :U 3733 ]
"1396
[; ;gemsecs.c: 1396:    eaDogM_WriteStringAtPos(3, 0, "secs_gem_state 13   ");
[e ( _eaDogM_WriteStringAtPos (3 , , -> -> 3 `i `uc -> -> 0 `i `uc :s 20C ]
"1397
[; ;gemsecs.c: 1397:    switch (V.response.ack[4]) {
[e $U 3735  ]
{
"1398
[; ;gemsecs.c: 1398:    case 'V':
[e :U 3736 ]
"1399
[; ;gemsecs.c: 1399:     switch (V.response.ack[5]) {
[e $U 3738  ]
{
"1400
[; ;gemsecs.c: 1400:     case 'I':
[e :U 3739 ]
"1401
[; ;gemsecs.c: 1401:      equipment = GEM_VII80;
[e = F24492 . `E23566 1 ]
"1402
[; ;gemsecs.c: 1402:      break;
[e $U 3737  ]
"1403
[; ;gemsecs.c: 1403:     default:
[e :U 3740 ]
"1404
[; ;gemsecs.c: 1404:      equipment = GEM_GENERIC;
[e = F24492 . `E23566 0 ]
"1405
[; ;gemsecs.c: 1405:      break;
[e $U 3737  ]
"1406
[; ;gemsecs.c: 1406:     }
}
[e $U 3737  ]
[e :U 3738 ]
[e [\ *U + &U . . _V 41 0 * -> -> -> 5 `i `ui `ux -> -> # *U &U . . _V 41 0 `ui `ux , $ -> -> 73 `ui `i 3739
 3740 ]
[e :U 3737 ]
"1407
[; ;gemsecs.c: 1407:     break;
[e $U 3734  ]
"1408
[; ;gemsecs.c: 1408:    case 'E':
[e :U 3741 ]
"1409
[; ;gemsecs.c: 1409:     switch (V.response.ack[5]) {
[e $U 3743  ]
{
"1410
[; ;gemsecs.c: 1410:     case '2':
[e :U 3744 ]
"1411
[; ;gemsecs.c: 1411:     case '5':
[e :U 3745 ]
"1412
[; ;gemsecs.c: 1412:      equipment = GEM_E220;
[e = F24492 . `E23566 2 ]
"1413
[; ;gemsecs.c: 1413:      break;
[e $U 3742  ]
"1414
[; ;gemsecs.c: 1414:     default:
[e :U 3746 ]
"1415
[; ;gemsecs.c: 1415:      equipment = GEM_GENERIC;
[e = F24492 . `E23566 0 ]
"1416
[; ;gemsecs.c: 1416:      break;
[e $U 3742  ]
"1417
[; ;gemsecs.c: 1417:     }
}
[e $U 3742  ]
[e :U 3743 ]
[e [\ *U + &U . . _V 41 0 * -> -> -> 5 `i `ui `ux -> -> # *U &U . . _V 41 0 `ui `ux , $ -> -> 50 `ui `i 3744
 , $ -> -> 53 `ui `i 3745
 3746 ]
[e :U 3742 ]
"1418
[; ;gemsecs.c: 1418:     break;
[e $U 3734  ]
"1419
[; ;gemsecs.c: 1419:    default:
[e :U 3747 ]
"1420
[; ;gemsecs.c: 1420:     equipment = GEM_GENERIC;
[e = F24492 . `E23566 0 ]
"1421
[; ;gemsecs.c: 1421:     break;
[e $U 3734  ]
"1422
[; ;gemsecs.c: 1422:    }
}
[e $U 3734  ]
[e :U 3735 ]
[e [\ *U + &U . . _V 41 0 * -> -> -> 4 `i `ui `ux -> -> # *U &U . . _V 41 0 `ui `ux , $ -> -> 86 `ui `i 3736
 , $ -> -> 69 `ui `i 3741
 3747 ]
[e :U 3734 ]
"1424
[; ;gemsecs.c: 1424:    if (block != GEM_STATE_REMOTE) {
[e $ ! != -> F24491 `ui -> . `E23557 4 `ui 3748  ]
{
"1425
[; ;gemsecs.c: 1425:     terminal_format(display_online);
[e ( _terminal_format (1 . `E24239 1 ]
"1426
[; ;gemsecs.c: 1426:     format_display_text(V.terminal);
[e ( _format_display_text (1 -> &U . _V 8 `*Cuc ]
"1427
[; ;gemsecs.c: 1427:     V.response.mesgid = 1;
[e = . . _V 41 1 -> -> 1 `i `uc ]
"1428
[; ;gemsecs.c: 1428:     V.sequences++;
[e ++ . _V 28 -> -> 1 `i `us ]
"1429
[; ;gemsecs.c: 1429:     V.sid = 11;
[e = . _V 44 -> -> 11 `i `uc ]
"1430
[; ;gemsecs.c: 1430:     sequence_messages(V.sid);
[e ( _sequence_messages (1 . _V 44 ]
"1431
[; ;gemsecs.c: 1431:     set_display_info(DIS_SEQUENCE_M);
[e ( _set_display_info (1 . `E23514 8 ]
"1432
[; ;gemsecs.c: 1432:     block = GEM_STATE_COMM;
[e = F24491 . `E23557 1 ]
"1433
[; ;gemsecs.c: 1433:    }
}
[e :U 3748 ]
"1434
[; ;gemsecs.c: 1434:    V.ticker = 0;
[e = . _V 47 -> -> 0 `i `uc ]
"1435
[; ;gemsecs.c: 1435:    break;
[e $U 3728  ]
"1436
[; ;gemsecs.c: 1436:   case 14:
[e :U 3749 ]
"1437
[; ;gemsecs.c: 1437:    eaDogM_WriteStringAtPos(3, 0, "secs_gem_state 14   ");
[e ( _eaDogM_WriteStringAtPos (3 , , -> -> 3 `i `uc -> -> 0 `i `uc :s 21C ]
"1438
[; ;gemsecs.c: 1438:    if (block != GEM_STATE_REMOTE) {
[e $ ! != -> F24491 `ui -> . `E23557 4 `ui 3750  ]
{
"1439
[; ;gemsecs.c: 1439:     block = GEM_STATE_COMM;
[e = F24491 . `E23557 1 ]
"1440
[; ;gemsecs.c: 1440:    }
}
[e :U 3750 ]
"1441
[; ;gemsecs.c: 1441:    V.ticker = 15;
[e = . _V 47 -> -> 15 `i `uc ]
"1442
[; ;gemsecs.c: 1442:    break;
[e $U 3728  ]
"1446
[; ;gemsecs.c: 1446:   case 16:
[e :U 3751 ]
"1447
[; ;gemsecs.c: 1447:    eaDogM_WriteStringAtPos(3, 0, "secs_gem_state 16   ");
[e ( _eaDogM_WriteStringAtPos (3 , , -> -> 3 `i `uc -> -> 0 `i `uc :s 22C ]
"1448
[; ;gemsecs.c: 1448:    block = GEM_STATE_OFFLINE;
[e = F24491 . `E23557 2 ]
"1449
[; ;gemsecs.c: 1449:    V.ticker = 0;
[e = . _V 47 -> -> 0 `i `uc ]
"1450
[; ;gemsecs.c: 1450:    break;
[e $U 3728  ]
"1454
[; ;gemsecs.c: 1454:   case 18:
[e :U 3752 ]
"1455
[; ;gemsecs.c: 1455:    eaDogM_WriteStringAtPos(3, 0, "secs_gem_state 18   ");
[e ( _eaDogM_WriteStringAtPos (3 , , -> -> 3 `i `uc -> -> 0 `i `uc :s 23C ]
"1456
[; ;gemsecs.c: 1456:    block = GEM_STATE_ONLINE;
[e = F24491 . `E23557 3 ]
"1457
[; ;gemsecs.c: 1457:    V.ticker = 0;
[e = . _V 47 -> -> 0 `i `uc ]
"1458
[; ;gemsecs.c: 1458:    break;
[e $U 3728  ]
"1459
[; ;gemsecs.c: 1459:   default:
[e :U 3753 ]
"1460
[; ;gemsecs.c: 1460:    if (block == GEM_STATE_DISABLE) {
[e $ ! == -> F24491 `ui -> . `E23557 0 `ui 3754  ]
{
"1461
[; ;gemsecs.c: 1461:     block = GEM_STATE_COMM;
[e = F24491 . `E23557 1 ]
"1462
[; ;gemsecs.c: 1462:     V.ticker = 15;
[e = . _V 47 -> -> 15 `i `uc ]
"1463
[; ;gemsecs.c: 1463:    }
}
[e :U 3754 ]
"1464
[; ;gemsecs.c: 1464:    break;
[e $U 3728  ]
"1465
[; ;gemsecs.c: 1465:   }
}
[e $U 3728  ]
[e :U 3729 ]
[e [\ _function , $ -> 2 `i 3730
 , $ -> 13 `i 3733
 , $ -> 14 `i 3749
 , $ -> 16 `i 3751
 , $ -> 18 `i 3752
 3753 ]
[e :U 3728 ]
"1466
[; ;gemsecs.c: 1466:   break;
[e $U 3725  ]
"1467
[; ;gemsecs.c: 1467:  case 5:
[e :U 3755 ]
"1468
[; ;gemsecs.c: 1468:   eaDogM_WriteStringAtPos(3, 0, "secs_gem_state 5   ");
[e ( _eaDogM_WriteStringAtPos (3 , , -> -> 3 `i `uc -> -> 0 `i `uc :s 24C ]
"1469
[; ;gemsecs.c: 1469:   switch (function) {
[e $U 3757  ]
{
"1470
[; ;gemsecs.c: 1470:   default:
[e :U 3758 ]
"1471
[; ;gemsecs.c: 1471:    V.alarm = function;
[e = . _V 19 _function ]
"1472
[; ;gemsecs.c: 1472:    break;
[e $U 3756  ]
"1473
[; ;gemsecs.c: 1473:   }
}
[e $U 3756  ]
[e :U 3757 ]
[e [\ _function 3758 ]
[e :U 3756 ]
"1474
[; ;gemsecs.c: 1474:   break;
[e $U 3725  ]
"1475
[; ;gemsecs.c: 1475:  case 9:
[e :U 3759 ]
"1476
[; ;gemsecs.c: 1476:   eaDogM_WriteStringAtPos(3, 0, "secs_gem_state 9   ");
[e ( _eaDogM_WriteStringAtPos (3 , , -> -> 3 `i `uc -> -> 0 `i `uc :s 25C ]
"1477
[; ;gemsecs.c: 1477:   switch (function) {
[e $U 3761  ]
{
"1478
[; ;gemsecs.c: 1478:   default:
[e :U 3762 ]
"1479
[; ;gemsecs.c: 1479:    V.alarm = function;
[e = . _V 19 _function ]
"1480
[; ;gemsecs.c: 1480:    if (V.ticker != 45) {
[e $ ! != -> . _V 47 `i -> 45 `i 3763  ]
{
"1481
[; ;gemsecs.c: 1481:     V.ticker = 15;
[e = . _V 47 -> -> 15 `i `uc ]
"1482
[; ;gemsecs.c: 1482:    }
}
[e :U 3763 ]
"1483
[; ;gemsecs.c: 1483:    break;
[e $U 3760  ]
"1484
[; ;gemsecs.c: 1484:   }
}
[e $U 3760  ]
[e :U 3761 ]
[e [\ _function 3762 ]
[e :U 3760 ]
"1485
[; ;gemsecs.c: 1485:   break;
[e $U 3725  ]
"1486
[; ;gemsecs.c: 1486:  default:
[e :U 3764 ]
"1487
[; ;gemsecs.c: 1487:   eaDogM_WriteStringAtPos(3, 0, "secs_gem_state DEF   ");
[e ( _eaDogM_WriteStringAtPos (3 , , -> -> 3 `i `uc -> -> 0 `i `uc :s 26C ]
"1488
[; ;gemsecs.c: 1488:   if (block == GEM_STATE_DISABLE) {
[e $ ! == -> F24491 `ui -> . `E23557 0 `ui 3765  ]
{
"1489
[; ;gemsecs.c: 1489:    block = GEM_STATE_COMM;
[e = F24491 . `E23557 1 ]
"1490
[; ;gemsecs.c: 1490:    V.ticker = 45;
[e = . _V 47 -> -> 45 `i `uc ]
"1491
[; ;gemsecs.c: 1491:   }
}
[e :U 3765 ]
"1492
[; ;gemsecs.c: 1492:   break;
[e $U 3725  ]
"1493
[; ;gemsecs.c: 1493:  }
}
[e $U 3725  ]
[e :U 3726 ]
[e [\ _stream , $ -> 1 `i 3727
 , $ -> 5 `i 3755
 , $ -> 9 `i 3759
 3764 ]
[e :U 3725 ]
"1495
[; ;gemsecs.c: 1495:  V.e_types = equipment;
[e = . _V 3 F24492 ]
"1496
[; ;gemsecs.c: 1496:  return(block);
[e ) F24491 ]
[e $UE 3724  ]
"1497
[; ;gemsecs.c: 1497: }
[e :UE 3724 ]
}
"1499
[; ;gemsecs.c: 1499: void equip_tx(uint8_t data)
[v _equip_tx `(v ~T0 @X0 1 ef1`uc ]
"1500
[; ;gemsecs.c: 1500: {
{
[e :U _equip_tx ]
"1499
[; ;gemsecs.c: 1499: void equip_tx(uint8_t data)
[v _data `uc ~T0 @X0 1 r1 ]
"1500
[; ;gemsecs.c: 1500: {
[f ]
"1501
[; ;gemsecs.c: 1501:  switch (V.euart) {
[e $U 3768  ]
{
"1502
[; ;gemsecs.c: 1502:  case 1:
[e :U 3769 ]
"1503
[; ;gemsecs.c: 1503:   UART1_Write(data);
[e ( _UART1_Write (1 _data ]
"1504
[; ;gemsecs.c: 1504:   break;
[e $U 3767  ]
"1505
[; ;gemsecs.c: 1505:  default:
[e :U 3770 ]
"1506
[; ;gemsecs.c: 1506:   UART2_Write(data);
[e ( _UART2_Write (1 _data ]
"1507
[; ;gemsecs.c: 1507:   break;
[e $U 3767  ]
"1508
[; ;gemsecs.c: 1508:  }
}
[e $U 3767  ]
[e :U 3768 ]
[e [\ . _V 46 , $ -> 1 `i 3769
 3770 ]
[e :U 3767 ]
"1509
[; ;gemsecs.c: 1509:  do { LATBbits.LATB3 = ~LATBbits.LATB3; } while(0);
[e :U 3773 ]
{
[e = . . _LATBbits 0 3 -> ~ -> . . _LATBbits 0 3 `i `uc ]
}
[e :U 3772 ]
"1510
[; ;gemsecs.c: 1510: }
[e :UE 3766 ]
}
[p f _sprintf 1728038831 ]
[a 3C 79 70 70 76 73 78 69 0 ]
[a 4C 79 78 76 73 73 78 69 0 ]
[a 1C 68 73 83 65 66 76 69 0 ]
[a 10C 50 46 48 49 65 0 ]
[a 11C 50 46 48 49 65 0 ]
[a 12C 50 46 48 49 65 0 ]
[a 13C 50 46 48 49 65 0 ]
[a 5C 82 69 77 79 84 69 32 0 ]
[a 6C 69 82 82 79 82 32 32 0 ]
[a 2C 67 79 77 77 32 32 32 0 ]
[a 26C 115 101 99 115 95 103 101 109 95 115 116 97 116 101 32 68 69 70 32 32 32 0 ]
[a 25C 115 101 99 115 95 103 101 109 95 115 116 97 116 101 32 57 32 32 32 0 ]
[a 23C 115 101 99 115 95 103 101 109 95 115 116 97 116 101 32 49 56 32 32 32 0 ]
[a 22C 115 101 99 115 95 103 101 109 95 115 116 97 116 101 32 49 54 32 32 32 0 ]
[a 24C 115 101 99 115 95 103 101 109 95 115 116 97 116 101 32 53 32 32 32 0 ]
[a 21C 115 101 99 115 95 103 101 109 95 115 116 97 116 101 32 49 52 32 32 32 0 ]
[a 20C 115 101 99 115 95 103 101 109 95 115 116 97 116 101 32 49 51 32 32 32 0 ]
[a 19C 115 101 99 115 95 103 101 109 95 115 116 97 116 101 32 50 32 32 32 0 ]
[a 18C 115 101 99 115 95 103 101 109 95 115 116 97 116 101 32 32 32 32 0 ]
[a 8C 76 73 78 75 95 83 84 65 84 69 95 69 82 82 79 82 32 32 32 32 0 ]
[a 7C 76 73 78 75 95 83 84 65 84 69 95 69 82 82 79 82 32 82 32 32 32 32 0 ]
[a 17C 83 97 118 101 100 32 83 37 100 70 37 100 32 37 100 32 32 32 32 32 0 ]
[a 15C 32 76 111 103 32 102 105 108 101 32 114 101 115 101 116 32 32 32 32 32 32 32 32 32 32 0 ]
[a 14C 32 84 101 114 109 105 110 97 108 32 32 32 32 32 32 32 32 32 32 0 ]
[a 9C 115 101 99 115 95 115 101 110 100 32 32 32 32 32 32 32 32 32 32 32 0 ]
[a 16C 32 68 101 98 117 103 32 84 111 103 103 108 101 32 32 32 32 32 32 32 32 32 32 32 32 0 ]
