
*** Running vivado
    with args -log top_VGA_CAMERA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_VGA_CAMERA.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_VGA_CAMERA.tcl -notrace
Command: synth_design -top top_VGA_CAMERA -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32468
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1111.117 ; gain = 22.047
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_VGA_CAMERA' [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.runs/synth_1/.Xil/Vivado-22432-DESKTOP-PFRE25G/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.runs/synth_1/.Xil/Vivado-22432-DESKTOP-PFRE25G/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'rbt2gray' [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:363]
	Parameter RW bound to: 8'b01001100 
	Parameter GW bound to: 8'b10010110 
	Parameter BW bound to: 8'b00011110 
INFO: [Synth 8-6155] done synthesizing module 'rbt2gray' (2#1) [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:363]
INFO: [Synth 8-6157] synthesizing module 'SCCB_final' [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/new/SCCB_final.sv:23]
INFO: [Synth 8-6157] synthesizing module 'SCCB_intf' [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/new/SCCB_final.sv:58]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/new/SCCB_final.sv:170]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_intf' (3#1) [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/new/SCCB_final.sv:58]
INFO: [Synth 8-6157] synthesizing module 'SCCB_ControlUnit' [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/new/SCCB_final.sv:389]
	Parameter RESET bound to: 0 - type: integer 
	Parameter WAIT bound to: 1 - type: integer 
	Parameter RUN bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/new/SCCB_final.sv:531]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_ControlUnit' (4#1) [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/new/SCCB_final.sv:389]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_final' (5#1) [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/new/SCCB_final.sv:23]
INFO: [Synth 8-6157] synthesizing module 'display_mux_2x1' [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:330]
INFO: [Synth 8-6155] done synthesizing module 'display_mux_2x1' (6#1) [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:330]
WARNING: [Synth 8-7071] port 'qvga_en3' of module 'display_mux_2x1' is unconnected for instance 'U_display_mux_2x1' [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:111]
WARNING: [Synth 8-7023] instance 'U_display_mux_2x1' of module 'display_mux_2x1' has 7 connections declared, but only 6 given [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:111]
INFO: [Synth 8-6157] synthesizing module 'ov7670_SetData' [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/ov7670_SetData.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_SetData' (7#1) [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/ov7670_SetData.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frameBuffer' [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/FrameBuffer.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'frameBuffer' (8#1) [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/FrameBuffer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'qvga_addr_decoder' [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:237]
INFO: [Synth 8-6155] done synthesizing module 'qvga_addr_decoder' (9#1) [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:237]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/vga_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/vga_controller.sv:62]
	Parameter H_PIX_MAX bound to: 800 - type: integer 
	Parameter V_LINE_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (10#1) [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/vga_controller.sv:62]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/vga_controller.sv:34]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (11#1) [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/vga_controller.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (12#1) [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/vga_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rgb2gray' [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:380]
	Parameter RW bound to: 8'b01001100 
	Parameter GW bound to: 8'b10010110 
	Parameter BW bound to: 8'b00011110 
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray' (13#1) [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:380]
INFO: [Synth 8-6157] synthesizing module 'disparity_generator' [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/new/disparityGenerator.sv:190]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter COMP bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/new/disparityGenerator.sv:246]
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "temp_mem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'disparity_generator' (14#1) [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/new/disparityGenerator.sv:190]
WARNING: [Synth 8-689] width (6) of port connection 'rData' does not match port width (16) of module 'disparity_generator' [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:215]
INFO: [Synth 8-6155] done synthesizing module 'top_VGA_CAMERA' (15#1) [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1376.570 ; gain = 287.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1376.570 ; gain = 287.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1376.570 ; gain = 287.500
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.241 . Memory (MB): peak = 1376.570 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U_clk_gene'
Finished Parsing XDC File [d:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U_clk_gene'
Parsing XDC File [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_VGA_CAMERA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_VGA_CAMERA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1441.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1441.859 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1441.859 ; gain = 352.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1441.859 ; gain = 352.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 7).
Applied set_property KEEP_HIERARCHY = SOFT for U_clk_gene. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1441.859 ; gain = 352.789
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SCCB_intf'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'disparity_generator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00000 | 00000000000000000000000000000000
                 START_1 |                            00001 | 00000000000000000000000000000001
               START_1_1 |                            00010 | 00000000000000000000000000000010
                 START_2 |                            00011 | 00000000000000000000000000000011
             TRANSFER_ID |                            00100 | 00000000000000000000000000000100
          WAIT_FINAL_1_1 |                            00101 | 00000000000000000000000000000110
          WAIT_FINAL_1_2 |                            00110 | 00000000000000000000000000000111
              WAIT_ACK_1 |                            00111 | 00000000000000000000000000001000
            TRANSFER_REG |                            01000 | 00000000000000000000000000001001
          WAIT_FINAL_2_1 |                            01001 | 00000000000000000000000000001011
          WAIT_FINAL_2_2 |                            01010 | 00000000000000000000000000001100
              WAIT_ACK_2 |                            01011 | 00000000000000000000000000001101
           TRANSFER_DATA |                            01100 | 00000000000000000000000000001110
          WAIT_FINAL_3_1 |                            01101 | 00000000000000000000000000010000
          WAIT_FINAL_3_2 |                            01110 | 00000000000000000000000000010001
              WAIT_ACK_3 |                            01111 | 00000000000000000000000000010010
                  STOP_1 |                            10000 | 00000000000000000000000000010011
                  STOP_2 |                            10001 | 00000000000000000000000000010100
                    DONE |                            10010 | 00000000000000000000000000010101
             WAIT_HIGH_3 |                            10011 | 00000000000000000000000000001111
             WAIT_HIGH_2 |                            10100 | 00000000000000000000000000001010
             WAIT_HIGH_1 |                            10101 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SCCB_intf'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
                    COMP |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'disparity_generator'
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/new/disparityGenerator.sv:274]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1441.859 ; gain = 352.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   9 Input   10 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 8     
	   3 Input    6 Bit       Adders := 45    
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 12    
	                6 Bit    Registers := 1120  
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---RAMs : 
	             299K Bit	(19199 X 16 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 7     
	   3 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 2     
	  22 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 7     
	  22 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 94    
	   3 Input    6 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	  22 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 8     
	  22 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 823   
	  22 Input    1 Bit        Muxes := 32    
	   4 Input    1 Bit        Muxes := 10    
	   6 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP qvga_addr10, operation Mode is: C+(D+(A:0x3fffff88))*(B:0xa0).
DSP Report: operator qvga_addr10 is absorbed into DSP qvga_addr10.
DSP Report: operator qvga_addr11 is absorbed into DSP qvga_addr10.
DSP Report: operator qvga_addr12 is absorbed into DSP qvga_addr10.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:02:00 . Memory (MB): peak = 1761.430 ; gain = 672.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-----------------+------------+---------------+----------------+
|Module Name      | RTL Object | Depth x Width | Implemented As | 
+-----------------+------------+---------------+----------------+
|SCCB_ControlUnit | p_0_out    | 128x16        | LUT            | 
|SCCB_ControlUnit | p_0_out    | 128x16        | LUT            | 
|SCCB_ControlUnit | p_0_out    | 128x16        | LUT            | 
+-----------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+---------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_VGA_CAMERA | U_FrameBufferLeft/mem_reg  | 18 K x 16(NO_CHANGE)   | W |   | 18 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
|top_VGA_CAMERA | U_FrameBufferRight/mem_reg | 18 K x 16(NO_CHANGE)   | W |   | 18 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+---------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping                   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|qvga_addr_decoder | C+(D+(A:0x3fffff88))*(B:0xa0) | 15     | 8      | 9      | 9      | 15     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
+------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:04 ; elapsed = 00:02:11 . Memory (MB): peak = 1761.430 ; gain = 672.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:02:16 . Memory (MB): peak = 1761.430 ; gain = 672.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_VGA_CAMERA | U_FrameBufferLeft/mem_reg  | 18 K x 16(NO_CHANGE)   | W |   | 18 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
|top_VGA_CAMERA | U_FrameBufferRight/mem_reg | 18 K x 16(NO_CHANGE)   | W |   | 18 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+---------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:19 ; elapsed = 00:02:27 . Memory (MB): peak = 1761.430 ; gain = 672.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:26 ; elapsed = 00:02:34 . Memory (MB): peak = 1761.430 ; gain = 672.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:26 ; elapsed = 00:02:34 . Memory (MB): peak = 1761.430 ; gain = 672.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:28 ; elapsed = 00:02:36 . Memory (MB): peak = 1761.430 ; gain = 672.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:28 ; elapsed = 00:02:36 . Memory (MB): peak = 1761.430 ; gain = 672.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:29 ; elapsed = 00:02:37 . Memory (MB): peak = 1761.430 ; gain = 672.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:29 ; elapsed = 00:02:37 . Memory (MB): peak = 1761.430 ; gain = 672.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_wiz  |     1|
|2     |BUFG     |     3|
|3     |CARRY4   |   230|
|4     |DSP48E1  |     1|
|5     |LUT1     |    29|
|6     |LUT2     |   675|
|7     |LUT3     |  2034|
|8     |LUT4     |   590|
|9     |LUT5     |   805|
|10    |LUT6     |  9639|
|11    |MUXF7    |  3592|
|12    |MUXF8    |  1530|
|13    |RAMB36E1 |    32|
|14    |FDCE     |   321|
|15    |FDPE     |    23|
|16    |FDRE     |  5440|
|17    |LD       |     4|
|18    |IBUF     |    24|
|19    |IOBUF    |     2|
|20    |OBUF     |    18|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:29 ; elapsed = 00:02:37 . Memory (MB): peak = 1761.430 ; gain = 672.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:10 ; elapsed = 00:02:32 . Memory (MB): peak = 1761.430 ; gain = 607.070
Synthesis Optimization Complete : Time (s): cpu = 00:02:29 ; elapsed = 00:02:37 . Memory (MB): peak = 1761.430 ; gain = 672.359
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.322 . Memory (MB): peak = 1761.430 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5391 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_VGA_CAMERA' is not ideal for floorplanning, since the cellview 'disparity_generator' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1761.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:41 ; elapsed = 00:02:51 . Memory (MB): peak = 1761.430 ; gain = 672.359
INFO: [Common 17-1381] The checkpoint 'D:/Verilog/Verilog/StereoDepth_final/StereoDepth_final.runs/synth_1/top_VGA_CAMERA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_VGA_CAMERA_utilization_synth.rpt -pb top_VGA_CAMERA_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan  5 11:11:10 2025...
