set ::env(PROJECT_NAME) hcsa_adder
set ::env(DESIGN_TOP) ALU_HCSA
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/hcsa_adder/rtl/HCSA_ALU
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/hcsa_adder/rtl/HCSA_ALU/alu_opencore.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
