Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f660f81ca2f840da8b8dfa2f9c710c01 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [E:/VivadoProjects/cpu3/cpu3.srcs/sources_1/new/openmips_min_sopc.v:101]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_o [E:/VivadoProjects/cpu3/cpu3.srcs/sources_1/new/openmips.v:556]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/VivadoProjects/cpu3/cpu3.srcs/sources_1/new/openmips_min_sopc.v" Line 40. Module openmips_min_sopc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoProjects/cpu3/cpu3.srcs/sources_1/new/openmips.v" Line 35. Module openmips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoProjects/cpu3/cpu3.srcs/sources_1/new/pc_reg.v" Line 35. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoProjects/cpu3/cpu3.srcs/sources_1/new/if_id.v" Line 35. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoProjects/cpu3/cpu3.srcs/sources_1/new/id.v" Line 35. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoProjects/cpu3/cpu3.srcs/sources_1/new/regfile.v" Line 35. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoProjects/cpu3/cpu3.srcs/sources_1/new/id_ex.v" Line 35. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoProjects/cpu3/cpu3.srcs/sources_1/new/ex.v" Line 35. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoProjects/cpu3/cpu3.srcs/sources_1/new/ex_mem.v" Line 35. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoProjects/cpu3/cpu3.srcs/sources_1/new/mem.v" Line 35. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoProjects/cpu3/cpu3.srcs/sources_1/new/mem_wb.v" Line 35. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoProjects/cpu3/cpu3.srcs/sources_1/new/hilo_reg.v" Line 35. Module hilo_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoProjects/cpu3/cpu3.srcs/sources_1/new/ctrl.v" Line 35. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoProjects/cpu3/cpu3.srcs/sources_1/new/div.v" Line 35. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoProjects/cpu3/cpu3.srcs/sources_1/new/LLbit_reg.v" Line 35. Module LLbit_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoProjects/cpu3/cpu3.srcs/sources_1/new/cp0_reg.v" Line 36. Module cp0_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoProjects/cpu3/cpu3.srcs/sources_1/new/inst_rom.v" Line 35. Module inst_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/VivadoProjects/cpu3/cpu3.srcs/sources_1/new/data_ram.v" Line 35. Module data_ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
