Analysis & Synthesis report for dicegame
Wed Dec 11 18:09:52 2019
Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. State Machine - |dicegame|pianxuan:inst20|f
  8. State Machine - |dicegame|radom:inst2|state
  9. State Machine - |dicegame|rules:inst35|a
 10. State Machine - |dicegame|radom:inst5|state
 11. State Machine - |dicegame|rules:inst34|a
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: div100:inst23
 17. Parameter Settings for User Entity Instance: div100:inst22
 18. Parameter Settings for User Entity Instance: div50:inst21
 19. Parameter Settings for Inferred Entity Instance: radom:inst2|lpm_divide:Mod0
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 11 18:09:51 2019    ;
; Quartus II Version                 ; 8.0 Build 215 05/29/2008 SJ Full Version ;
; Revision Name                      ; dicegame                                 ;
; Top-level Entity Name              ; dicegame                                 ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 288                                      ;
;     Total combinational functions  ; 288                                      ;
;     Dedicated logic registers      ; 135                                      ;
; Total registers                    ; 135                                      ;
; Total pins                         ; 20                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP3C55F484C8       ;                    ;
; Top-level entity name                                        ; dicegame           ; dicegame           ;
; Family name                                                  ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation          ; 1                  ; 1                  ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Perform gate-level register retiming                         ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax       ; On                 ; On                 ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto DSP Block Replacement                                   ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM Block Balancing                                     ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
+--------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                     ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+
; keyboard.v                       ; yes             ; User Verilog HDL File              ; E:/Work/Verilog/dicegame/keyboard.v                              ;
; radom.v                          ; yes             ; User Verilog HDL File              ; E:/Work/Verilog/dicegame/radom.v                                 ;
; add.v                            ; yes             ; User Verilog HDL File              ; E:/Work/Verilog/dicegame/add.v                                   ;
; dicegame.bdf                     ; yes             ; User Block Diagram/Schematic File  ; E:/Work/Verilog/dicegame/dicegame.bdf                            ;
; count_turn.v                     ; yes             ; User Verilog HDL File              ; E:/Work/Verilog/dicegame/count_turn.v                            ;
; rules.v                          ; yes             ; User Verilog HDL File              ; E:/Work/Verilog/dicegame/rules.v                                 ;
; div50.v                          ; yes             ; User Verilog HDL File              ; E:/Work/Verilog/dicegame/div50.v                                 ;
; div100.v                         ; yes             ; User Verilog HDL File              ; E:/Work/Verilog/dicegame/div100.v                                ;
; pianxuan.v                       ; yes             ; User Verilog HDL File              ; E:/Work/Verilog/dicegame/pianxuan.v                              ;
; decoder.v                        ; yes             ; User Verilog HDL File              ; E:/Work/Verilog/dicegame/decoder.v                               ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; d:/altera/80/quartus/libraries/megafunctions/lpm_divide.tdf      ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; d:/altera/80/quartus/libraries/megafunctions/abs_divider.inc     ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; d:/altera/80/quartus/libraries/megafunctions/sign_div_unsign.inc ;
; aglobal80.inc                    ; yes             ; Megafunction                       ; d:/altera/80/quartus/libraries/megafunctions/aglobal80.inc       ;
; db/lpm_divide_88m.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Work/Verilog/dicegame/db/lpm_divide_88m.tdf                   ;
; db/sign_div_unsign_6kh.tdf       ; yes             ; Auto-Generated Megafunction        ; E:/Work/Verilog/dicegame/db/sign_div_unsign_6kh.tdf              ;
; db/alt_u_div_eve.tdf             ; yes             ; Auto-Generated Megafunction        ; E:/Work/Verilog/dicegame/db/alt_u_div_eve.tdf                    ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction        ; E:/Work/Verilog/dicegame/db/add_sub_lkc.tdf                      ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction        ; E:/Work/Verilog/dicegame/db/add_sub_mkc.tdf                      ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimated Total logic elements              ; 288                    ;
;                                             ;                        ;
; Total combinational functions               ; 288                    ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 143                    ;
;     -- 3 input functions                    ; 33                     ;
;     -- <=2 input functions                  ; 112                    ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 230                    ;
;     -- arithmetic mode                      ; 58                     ;
;                                             ;                        ;
; Total registers                             ; 135                    ;
;     -- Dedicated logic registers            ; 135                    ;
;     -- I/O registers                        ; 0                      ;
;                                             ;                        ;
; I/O pins                                    ; 20                     ;
; Maximum fan-out node                        ; div100:inst22|clockout ;
; Maximum fan-out                             ; 84                     ;
; Total fan-out                               ; 1248                   ;
; Average fan-out                             ; 2.70                   ;
+---------------------------------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                          ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; |dicegame                                 ; 288 (2)           ; 135 (0)      ; 0           ; 0            ; 0       ; 0         ; 20   ; 0            ; |dicegame                                                                                                             ; work         ;
;    |add:inst7|                            ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dicegame|add:inst7                                                                                                   ; work         ;
;    |add:inst8|                            ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dicegame|add:inst8                                                                                                   ; work         ;
;    |count_turn:inst16|                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dicegame|count_turn:inst16                                                                                           ; work         ;
;    |decoder:inst11|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dicegame|decoder:inst11                                                                                              ; work         ;
;    |decoder:inst12|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dicegame|decoder:inst12                                                                                              ; work         ;
;    |decoder:inst13|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dicegame|decoder:inst13                                                                                              ; work         ;
;    |decoder:inst15|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dicegame|decoder:inst15                                                                                              ; work         ;
;    |decoder:inst1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dicegame|decoder:inst1                                                                                               ; work         ;
;    |div100:inst22|                        ; 25 (25)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dicegame|div100:inst22                                                                                               ; work         ;
;    |div100:inst23|                        ; 25 (25)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dicegame|div100:inst23                                                                                               ; work         ;
;    |div50:inst21|                         ; 25 (25)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dicegame|div50:inst21                                                                                                ; work         ;
;    |keyboard:inst10|                      ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dicegame|keyboard:inst10                                                                                             ; work         ;
;    |keyboard:inst14|                      ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dicegame|keyboard:inst14                                                                                             ; work         ;
;    |keyboard:inst3|                       ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dicegame|keyboard:inst3                                                                                              ; work         ;
;    |keyboard:inst|                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dicegame|keyboard:inst                                                                                               ; work         ;
;    |pianxuan:inst20|                      ; 23 (23)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dicegame|pianxuan:inst20                                                                                             ; work         ;
;    |radom:inst2|                          ; 32 (17)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dicegame|radom:inst2                                                                                                 ; work         ;
;       |lpm_divide:Mod0|                   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dicegame|radom:inst2|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_88m:auto_generated|  ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dicegame|radom:inst2|lpm_divide:Mod0|lpm_divide_88m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_6kh:divider| ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dicegame|radom:inst2|lpm_divide:Mod0|lpm_divide_88m:auto_generated|sign_div_unsign_6kh:divider                       ; work         ;
;                |alt_u_div_eve:divider|    ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dicegame|radom:inst2|lpm_divide:Mod0|lpm_divide_88m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eve:divider ; work         ;
;    |radom:inst5|                          ; 13 (13)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dicegame|radom:inst5                                                                                                 ; work         ;
;    |rules:inst34|                         ; 36 (36)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dicegame|rules:inst34                                                                                                ; work         ;
;    |rules:inst35|                         ; 32 (32)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dicegame|rules:inst35                                                                                                ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------+
; State Machine - |dicegame|pianxuan:inst20|f         ;
+--------+--------+--------+--------+--------+--------+
; Name   ; f.0011 ; f.0010 ; f.0001 ; f.0000 ; f.0100 ;
+--------+--------+--------+--------+--------+--------+
; f.0000 ; 0      ; 0      ; 0      ; 0      ; 0      ;
; f.0001 ; 0      ; 0      ; 1      ; 1      ; 0      ;
; f.0010 ; 0      ; 1      ; 0      ; 1      ; 0      ;
; f.0011 ; 1      ; 0      ; 0      ; 1      ; 0      ;
; f.0100 ; 0      ; 0      ; 0      ; 1      ; 1      ;
+--------+--------+--------+--------+--------+--------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |dicegame|radom:inst2|state       ;
+------------+------------+------------+------------+
; Name       ; state.0000 ; state.0010 ; state.0001 ;
+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ;
; state.0001 ; 1          ; 0          ; 1          ;
; state.0010 ; 1          ; 1          ; 0          ;
+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |dicegame|rules:inst35|a                              ;
+--------+--------+--------+--------+--------+--------+--------+--------+
; Name   ; a.0110 ; a.0101 ; a.0100 ; a.0011 ; a.0010 ; a.0001 ; a.0000 ;
+--------+--------+--------+--------+--------+--------+--------+--------+
; a.0000 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ;
; a.0001 ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 1      ;
; a.0010 ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 1      ;
; a.0011 ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 1      ;
; a.0100 ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 1      ;
; a.0101 ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; a.0110 ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
+--------+--------+--------+--------+--------+--------+--------+--------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |dicegame|radom:inst5|state       ;
+------------+------------+------------+------------+
; Name       ; state.0000 ; state.0010 ; state.0001 ;
+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ;
; state.0001 ; 1          ; 0          ; 1          ;
; state.0010 ; 1          ; 1          ; 0          ;
+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |dicegame|rules:inst34|a                              ;
+--------+--------+--------+--------+--------+--------+--------+--------+
; Name   ; a.0110 ; a.0101 ; a.0100 ; a.0011 ; a.0010 ; a.0001 ; a.0000 ;
+--------+--------+--------+--------+--------+--------+--------+--------+
; a.0000 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ;
; a.0001 ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 1      ;
; a.0010 ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 1      ;
; a.0011 ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 1      ;
; a.0100 ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 1      ;
; a.0101 ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; a.0110 ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
+--------+--------+--------+--------+--------+--------+--------+--------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; pianxuan:inst20|e[7]                   ; Stuck at GND due to stuck port data_in ;
; count_turn:inst16|count[2..3]          ; Stuck at GND due to stuck port data_in ;
; radom:inst5|save_num[0]                ; Merged with radom:inst2|save_num[0]    ;
; radom:inst5|save_num[3]                ; Merged with radom:inst2|save_num[3]    ;
; radom:inst5|save_num[2]                ; Merged with radom:inst2|save_num[2]    ;
; radom:inst5|save_num[1]                ; Merged with radom:inst2|save_num[1]    ;
; pianxuan:inst20|f~7                    ; Lost fanout                            ;
; pianxuan:inst20|f~8                    ; Lost fanout                            ;
; pianxuan:inst20|f~10                   ; Lost fanout                            ;
; radom:inst2|state~16                   ; Lost fanout                            ;
; radom:inst2|state~17                   ; Lost fanout                            ;
; rules:inst35|a~188                     ; Lost fanout                            ;
; rules:inst35|a~189                     ; Lost fanout                            ;
; rules:inst35|a~190                     ; Lost fanout                            ;
; rules:inst35|a~191                     ; Lost fanout                            ;
; radom:inst5|state~16                   ; Lost fanout                            ;
; radom:inst5|state~17                   ; Lost fanout                            ;
; rules:inst34|a~188                     ; Lost fanout                            ;
; rules:inst34|a~189                     ; Lost fanout                            ;
; rules:inst34|a~190                     ; Lost fanout                            ;
; rules:inst34|a~191                     ; Lost fanout                            ;
; pianxuan:inst20|f.0100                 ; Merged with pianxuan:inst20|n[4]       ;
; pianxuan:inst20|f.0000                 ; Merged with pianxuan:inst20|n[3]       ;
; pianxuan:inst20|f.0001                 ; Merged with pianxuan:inst20|n[2]       ;
; pianxuan:inst20|f.0010                 ; Merged with pianxuan:inst20|n[1]       ;
; pianxuan:inst20|f.0011                 ; Merged with pianxuan:inst20|n[0]       ;
; keyboard:inst10|num[3]                 ; Stuck at GND due to stuck port data_in ;
; keyboard:inst3|num[3]                  ; Stuck at GND due to stuck port data_in ;
; keyboard:inst|num[3]                   ; Stuck at GND due to stuck port data_in ;
; keyboard:inst14|num[3]                 ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 31 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 135   ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 28    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 26    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; pianxuan:inst20|n[4]                   ; 9       ;
; pianxuan:inst20|n[2]                   ; 9       ;
; pianxuan:inst20|n[1]                   ; 9       ;
; pianxuan:inst20|n[0]                   ; 8       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |dicegame|keyboard:inst|num[0]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |dicegame|keyboard:inst3|num[0]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |dicegame|keyboard:inst10|num[3] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |dicegame|keyboard:inst14|num[1] ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |dicegame|pianxuan:inst20|e[2]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |dicegame|radom:inst2|num1[0]    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |dicegame|radom:inst5|num1[3]    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |dicegame|radom:inst2|num2[3]    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |dicegame|radom:inst5|num2[0]    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |dicegame|rules:inst35|e[0]      ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |dicegame|rules:inst34|e[3]      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |dicegame|rules:inst35|a~31      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |dicegame|rules:inst34|a~31      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |dicegame|rules:inst35|a~32      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |dicegame|rules:inst34|a~29      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div100:inst23 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 100   ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div100:inst22 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 100   ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: div50:inst21 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; N              ; 50    ; Untyped                          ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: radom:inst2|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                            ;
; LPM_WIDTHD             ; 3              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_88m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.0 Build 215 05/29/2008 SJ Full Version
    Info: Processing started: Wed Dec 11 18:09:47 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dicegame -c dicegame
Info: Found 1 design units, including 1 entities, in source file keyboard.v
    Info: Found entity 1: keyboard
Info: Found 1 design units, including 1 entities, in source file radom.v
    Info: Found entity 1: radom
Info: Found 1 design units, including 1 entities, in source file turn_control.v
    Info: Found entity 1: turn_control
Info: Found 1 design units, including 1 entities, in source file add.v
    Info: Found entity 1: add
Info: Found 1 design units, including 1 entities, in source file dicegame.bdf
    Info: Found entity 1: dicegame
Info: Found 1 design units, including 1 entities, in source file count_turn.v
    Info: Found entity 1: count_turn
Info: Found 1 design units, including 1 entities, in source file rules.v
    Info: Found entity 1: rules
Info: Found 1 design units, including 1 entities, in source file div10.v
    Info: Found entity 1: div10
Info: Found 1 design units, including 1 entities, in source file div50.v
    Info: Found entity 1: div50
Info: Found 1 design units, including 1 entities, in source file div100.v
    Info: Found entity 1: div100
Info: Found 1 design units, including 1 entities, in source file pianxuan.v
    Info: Found entity 1: pianxuan
Info: Found 1 design units, including 1 entities, in source file decoder.v
    Info: Found entity 1: decoder
Info: Elaborating entity "dicegame" for the top level hierarchy
Info: Elaborating entity "rules" for hierarchy "rules:inst34"
Info: Elaborating entity "keyboard" for hierarchy "keyboard:inst10"
Warning (10230): Verilog HDL assignment warning at keyboard.v(11): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "div100" for hierarchy "div100:inst23"
Warning (10230): Verilog HDL assignment warning at div100.v(14): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "div50" for hierarchy "div50:inst21"
Warning (10230): Verilog HDL assignment warning at div50.v(14): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "add" for hierarchy "add:inst8"
Info: Elaborating entity "radom" for hierarchy "radom:inst5"
Warning (10230): Verilog HDL assignment warning at radom.v(25): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "count_turn" for hierarchy "count_turn:inst16"
Warning (10230): Verilog HDL assignment warning at count_turn.v(10): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "pianxuan" for hierarchy "pianxuan:inst20"
Info: Elaborating entity "decoder" for hierarchy "decoder:inst1"
Warning (14130): Reduced register "pianxuan:inst20|e[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "count_turn:inst16|count[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "count_turn:inst16|count[2]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "radom:inst5|save_num[0]" merged to single register "radom:inst2|save_num[0]"
    Info (13350): Duplicate register "radom:inst5|save_num[3]" merged to single register "radom:inst2|save_num[3]"
    Info (13350): Duplicate register "radom:inst5|save_num[2]" merged to single register "radom:inst2|save_num[2]"
    Info (13350): Duplicate register "radom:inst5|save_num[1]" merged to single register "radom:inst2|save_num[1]"
Info: State machine "|dicegame|pianxuan:inst20|f" contains 5 states
Info: State machine "|dicegame|radom:inst2|state" contains 3 states
Info: State machine "|dicegame|rules:inst35|a" contains 7 states
Info: State machine "|dicegame|radom:inst5|state" contains 3 states
Info: State machine "|dicegame|rules:inst34|a" contains 7 states
Info: Selected Auto state machine encoding method for state machine "|dicegame|pianxuan:inst20|f"
Info: Encoding result for state machine "|dicegame|pianxuan:inst20|f"
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit "pianxuan:inst20|f.0011"
        Info: Encoded state bit "pianxuan:inst20|f.0010"
        Info: Encoded state bit "pianxuan:inst20|f.0001"
        Info: Encoded state bit "pianxuan:inst20|f.0000"
        Info: Encoded state bit "pianxuan:inst20|f.0100"
    Info: State "|dicegame|pianxuan:inst20|f.0000" uses code string "00000"
    Info: State "|dicegame|pianxuan:inst20|f.0001" uses code string "00110"
    Info: State "|dicegame|pianxuan:inst20|f.0010" uses code string "01010"
    Info: State "|dicegame|pianxuan:inst20|f.0011" uses code string "10010"
    Info: State "|dicegame|pianxuan:inst20|f.0100" uses code string "00011"
Info: Selected Auto state machine encoding method for state machine "|dicegame|radom:inst2|state"
Info: Encoding result for state machine "|dicegame|radom:inst2|state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "radom:inst2|state.0000"
        Info: Encoded state bit "radom:inst2|state.0010"
        Info: Encoded state bit "radom:inst2|state.0001"
    Info: State "|dicegame|radom:inst2|state.0000" uses code string "000"
    Info: State "|dicegame|radom:inst2|state.0001" uses code string "101"
    Info: State "|dicegame|radom:inst2|state.0010" uses code string "110"
Info: Selected Auto state machine encoding method for state machine "|dicegame|rules:inst35|a"
Info: Encoding result for state machine "|dicegame|rules:inst35|a"
    Info: Completed encoding using 7 state bits
        Info: Encoded state bit "rules:inst35|a.0110"
        Info: Encoded state bit "rules:inst35|a.0101"
        Info: Encoded state bit "rules:inst35|a.0100"
        Info: Encoded state bit "rules:inst35|a.0011"
        Info: Encoded state bit "rules:inst35|a.0010"
        Info: Encoded state bit "rules:inst35|a.0001"
        Info: Encoded state bit "rules:inst35|a.0000"
    Info: State "|dicegame|rules:inst35|a.0000" uses code string "0000000"
    Info: State "|dicegame|rules:inst35|a.0001" uses code string "0000011"
    Info: State "|dicegame|rules:inst35|a.0010" uses code string "0000101"
    Info: State "|dicegame|rules:inst35|a.0011" uses code string "0001001"
    Info: State "|dicegame|rules:inst35|a.0100" uses code string "0010001"
    Info: State "|dicegame|rules:inst35|a.0101" uses code string "0100001"
    Info: State "|dicegame|rules:inst35|a.0110" uses code string "1000001"
Info: Selected Auto state machine encoding method for state machine "|dicegame|radom:inst5|state"
Info: Encoding result for state machine "|dicegame|radom:inst5|state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "radom:inst5|state.0000"
        Info: Encoded state bit "radom:inst5|state.0010"
        Info: Encoded state bit "radom:inst5|state.0001"
    Info: State "|dicegame|radom:inst5|state.0000" uses code string "000"
    Info: State "|dicegame|radom:inst5|state.0001" uses code string "101"
    Info: State "|dicegame|radom:inst5|state.0010" uses code string "110"
Info: Selected Auto state machine encoding method for state machine "|dicegame|rules:inst34|a"
Info: Encoding result for state machine "|dicegame|rules:inst34|a"
    Info: Completed encoding using 7 state bits
        Info: Encoded state bit "rules:inst34|a.0110"
        Info: Encoded state bit "rules:inst34|a.0101"
        Info: Encoded state bit "rules:inst34|a.0100"
        Info: Encoded state bit "rules:inst34|a.0011"
        Info: Encoded state bit "rules:inst34|a.0010"
        Info: Encoded state bit "rules:inst34|a.0001"
        Info: Encoded state bit "rules:inst34|a.0000"
    Info: State "|dicegame|rules:inst34|a.0000" uses code string "0000000"
    Info: State "|dicegame|rules:inst34|a.0001" uses code string "0000011"
    Info: State "|dicegame|rules:inst34|a.0010" uses code string "0000101"
    Info: State "|dicegame|rules:inst34|a.0011" uses code string "0001001"
    Info: State "|dicegame|rules:inst34|a.0100" uses code string "0010001"
    Info: State "|dicegame|rules:inst34|a.0101" uses code string "0100001"
    Info: State "|dicegame|rules:inst34|a.0110" uses code string "1000001"
Info: Duplicate registers merged to single register
    Info (13360): Duplicate register "pianxuan:inst20|f.0100" merged to single register "pianxuan:inst20|n[4]", power-up level changed
    Info (13350): Duplicate register "pianxuan:inst20|f.0000" merged to single register "pianxuan:inst20|n[3]"
    Info (13360): Duplicate register "pianxuan:inst20|f.0001" merged to single register "pianxuan:inst20|n[2]", power-up level changed
    Info (13360): Duplicate register "pianxuan:inst20|f.0010" merged to single register "pianxuan:inst20|n[1]", power-up level changed
    Info (13360): Duplicate register "pianxuan:inst20|f.0011" merged to single register "pianxuan:inst20|n[0]", power-up level changed
Info: Inferred 1 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "radom:inst2|Mod0"
Info: Elaborated megafunction instantiation "radom:inst2|lpm_divide:Mod0"
Info: Instantiated megafunction "radom:inst2|lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "4"
    Info: Parameter "LPM_WIDTHD" = "3"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_88m.tdf
    Info: Found entity 1: lpm_divide_88m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6kh.tdf
    Info: Found entity 1: sign_div_unsign_6kh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info: Found entity 1: alt_u_div_eve
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Warning (14130): Reduced register "keyboard:inst10|num[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "keyboard:inst3|num[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "keyboard:inst|num[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "keyboard:inst14|num[3]" with stuck data_in port to stuck value GND
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "led[7]" is stuck at GND
Info: 15 registers lost all their fanouts during netlist optimizations. The first 15 are displayed below.
    Info: Register "pianxuan:inst20|f~7" lost all its fanouts during netlist optimizations.
    Info: Register "pianxuan:inst20|f~8" lost all its fanouts during netlist optimizations.
    Info: Register "pianxuan:inst20|f~10" lost all its fanouts during netlist optimizations.
    Info: Register "radom:inst2|state~16" lost all its fanouts during netlist optimizations.
    Info: Register "radom:inst2|state~17" lost all its fanouts during netlist optimizations.
    Info: Register "rules:inst35|a~188" lost all its fanouts during netlist optimizations.
    Info: Register "rules:inst35|a~189" lost all its fanouts during netlist optimizations.
    Info: Register "rules:inst35|a~190" lost all its fanouts during netlist optimizations.
    Info: Register "rules:inst35|a~191" lost all its fanouts during netlist optimizations.
    Info: Register "radom:inst5|state~16" lost all its fanouts during netlist optimizations.
    Info: Register "radom:inst5|state~17" lost all its fanouts during netlist optimizations.
    Info: Register "rules:inst34|a~188" lost all its fanouts during netlist optimizations.
    Info: Register "rules:inst34|a~189" lost all its fanouts during netlist optimizations.
    Info: Register "rules:inst34|a~190" lost all its fanouts during netlist optimizations.
    Info: Register "rules:inst34|a~191" lost all its fanouts during netlist optimizations.
Info: Implemented 312 device resources after synthesis - the final resource count might be different
    Info: Implemented 5 input pins
    Info: Implemented 15 output pins
    Info: Implemented 292 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 227 megabytes
    Info: Processing ended: Wed Dec 11 18:09:52 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


