//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Nov 17 02:52:22 2011 (1321498342)
// Driver 290.10
//

.version 3.0
.target sm_11, texmode_independent
.address_size 32

.const .align 4 .b8 __GPU_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.entry gradient8(
	.param .u32 .ptr .global .align 4 gradient8_param_0,
	.param .u32 .ptr .global .align 4 gradient8_param_1,
	.param .u32 gradient8_param_2,
	.param .u32 gradient8_param_3,
	.param .u32 gradient8_param_4
)
{
	.reg .f32 	%f<724>;
	.reg .pred 	%p<219>;
	.reg .s32 	%r<1589>;
	.reg .s64 	%rl<98>;


	ld.param.u32 	%r416, [gradient8_param_0];
	ld.param.u32 	%r417, [gradient8_param_1];
	ld.param.u32 	%r1, [gradient8_param_2];
	ld.param.u32 	%r3, [gradient8_param_4];
	// inline asm
	mov.u32 	%r408, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r409, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r410, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r411, %tid.x;
	// inline asm
	add.s32 	%r418, %r411, %r408;
	mad.lo.s32 	%r419, %r410, %r409, %r418;
	div.u32 	%r420, %r419, %r1;
	add.s32 	%r421, %r420, %r3;
	shl.b32 	%r422, %r3, 1;
	add.s32 	%r423, %r422, %r1;
	// inline asm
	mov.u32 	%r412, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r413, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r414, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r415, %tid.x;
	// inline asm
	add.s32 	%r424, %r415, %r412;
	mad.lo.s32 	%r425, %r414, %r413, %r424;
	rem.u32 	%r426, %r425, %r1;
	mad.lo.s32 	%r427, %r421, %r423, %r3;
	add.s32 	%r428, %r427, %r426;
	shl.b32 	%r429, %r428, 2;
	add.s32 	%r5, %r417, %r429;
	add.s32 	%r430, %r429, %r416;
	ld.global.f32 	%f1, [%r430+-4];
	neg.s32 	%r431, %r3;
	shl.b32 	%r432, %r431, 1;
	sub.s32 	%r433, %r432, %r1;
	add.s32 	%r434, %r433, %r428;
	shl.b32 	%r435, %r434, 2;
	add.s32 	%r436, %r416, %r435;
	ld.global.f32 	%f2, [%r436];
	ld.global.f32 	%f3, [%r430+4];
	add.s32 	%r437, %r423, %r428;
	shl.b32 	%r438, %r437, 2;
	add.s32 	%r439, %r416, %r438;
	ld.global.f32 	%f4, [%r439];
	mov.f32 	%f127, 0f00000000;
	// inline asm
	abs.f32 	%f126, %f127;
	// inline asm
	setp.gt.f32 	%p1, %f126, 0f473BA700;
	@%p1 bra 	BB0_2;

	mov.f32 	%f130, 0f3F22F983;
	mul.rn.f32 	%f129, %f127, %f130;
	// inline asm
	cvt.rni.f32.f32 	%f128, %f129;
	// inline asm
	cvt.rzi.s32.f32 	%r1478, %f128;
	cvt.rn.f32.s32 	%f132, %r1478;
	mov.f32 	%f133, 0f3FC90000;
	mul.rn.f32 	%f134, %f132, %f133;
	sub.f32 	%f135, %f127, %f134;
	mov.f32 	%f136, 0f39FD8000;
	mul.rn.f32 	%f137, %f132, %f136;
	sub.f32 	%f138, %f135, %f137;
	mov.f32 	%f139, 0f34A88000;
	mul.rn.f32 	%f140, %f132, %f139;
	sub.f32 	%f141, %f138, %f140;
	mov.f32 	%f142, 0f2E85A309;
	mul.rn.f32 	%f143, %f132, %f142;
	sub.f32 	%f694, %f141, %f143;
	bra.uni 	BB0_12;

BB0_2:
	ld.const.u32 	%r458, [__GPU_i2opi_f];
	shl.b32 	%r459, %r458, 1;
	and.b32  	%r1474, %r459, 2;
	mov.u32 	%r1478, %r1474;
	mov.pred 	%p2, 0;
	@%p2 bra 	BB0_4;

	mov.u32 	%r1472, 0;
	bra.uni 	BB0_5;

BB0_4:
	mov.u32 	%r1472, -2147483648;

BB0_5:
	setp.gt.s32 	%p3, %r1474, 0;
	@%p3 bra 	BB0_7;

	mov.u32 	%r1477, 0;
	bra.uni 	BB0_9;

BB0_7:
	mov.u32 	%r1473, 0;
	mov.u32 	%r1477, %r1473;

BB0_8:
	shr.u32 	%r466, %r1473, 31;
	shl.b32 	%r467, %r1474, 1;
	or.b32  	%r1474, %r466, %r467;
	shl.b32 	%r1473, %r1473, 1;
	add.s32 	%r1477, %r1477, -1;
	setp.gt.s32 	%p4, %r1474, 0;
	@%p4 bra 	BB0_8;

BB0_9:
	mul.lo.s32 	%r1476, %r1474, -921707870;
	mov.u32 	%r470, -921707870;
	// inline asm
	mul.hi.u32 	%r468, %r1474, %r470;
	// inline asm
	setp.gt.s32 	%p5, %r468, 0;
	mov.u32 	%r1475, %r468;
	@%p5 bra 	BB0_10;
	bra.uni 	BB0_11;

BB0_10:
	shl.b32 	%r471, %r468, 1;
	shr.u32 	%r472, %r1476, 31;
	or.b32  	%r1475, %r471, %r472;
	mul.lo.s32 	%r1476, %r1474, -1843415740;
	add.s32 	%r1477, %r1477, -1;

BB0_11:
	setp.ne.s32 	%p6, %r1476, 0;
	selp.u32 	%r473, 1, 0, %p6;
	add.s32 	%r474, %r473, %r1475;
	shr.u32 	%r475, %r474, 8;
	shr.u32 	%r476, %r474, 7;
	and.b32  	%r477, %r476, 1;
	shl.b32 	%r478, %r1477, 23;
	add.s32 	%r479, %r478, %r475;
	add.s32 	%r480, %r479, %r477;
	add.s32 	%r481, %r480, 1056964608;
	or.b32  	%r482, %r481, %r1472;
	mov.b32 	 %f694, %r482;

BB0_12:
	add.s32 	%r28, %r1478, 1;
	and.b32  	%r483, %r28, 1;
	setp.eq.s32 	%p7, %r483, 0;
	mul.rn.f32 	%f8, %f694, %f694;
	@%p7 bra 	BB0_14;

	mov.f32 	%f144, 0f37CCF5CE;
	mul.rn.f32 	%f145, %f144, %f8;
	add.f32 	%f146, %f145, 0fBAB6061A;
	mul.rn.f32 	%f147, %f146, %f8;
	add.f32 	%f148, %f147, 0f3D2AAAA5;
	mul.rn.f32 	%f149, %f148, %f8;
	add.f32 	%f150, %f149, 0fBF000000;
	mul.rn.f32 	%f151, %f150, %f8;
	add.f32 	%f695, %f151, 0f3F800000;
	bra.uni 	BB0_15;

BB0_14:
	mov.f32 	%f152, 0fB94CA1F9;
	mul.rn.f32 	%f153, %f152, %f8;
	add.f32 	%f154, %f153, 0f3C08839E;
	mul.rn.f32 	%f155, %f154, %f8;
	add.f32 	%f156, %f155, 0fBE2AAAA3;
	mul.rn.f32 	%f157, %f156, %f8;
	mul.rn.f32 	%f158, %f157, %f694;
	add.f32 	%f695, %f158, %f694;

BB0_15:
	and.b32  	%r484, %r28, 2;
	setp.eq.s32 	%p8, %r484, 0;
	neg.f32 	%f161, %f695;
	selp.f32 	%f162, %f695, %f161, %p8;
	sub.f32 	%f12, %f1, %f3;
	mul.f32 	%f163, %f162, %f12;
	mul.f32 	%f164, %f163, 0f3F000000;
	sub.f32 	%f13, %f2, %f4;
	mul.rn.f32 	%f166, %f127, %f127;
	mul.f32 	%f167, %f166, %f13;
	mul.f32 	%f168, %f167, 0f3F000000;
	add.f32 	%f169, %f164, %f168;
	max.f32 	%f14, %f169, %f127;
	mov.f32 	%f160, 0f3EC90FDB;
	// inline asm
	abs.f32 	%f159, %f160;
	// inline asm
	setp.gt.f32 	%p9, %f159, 0f473BA700;
	@%p9 bra 	BB0_17;

	mov.f32 	%f172, 0f3F22F983;
	mul.rn.f32 	%f171, %f160, %f172;
	// inline asm
	cvt.rni.f32.f32 	%f170, %f171;
	// inline asm
	cvt.rzi.s32.f32 	%r1487, %f170;
	cvt.rn.f32.s32 	%f174, %r1487;
	mov.f32 	%f175, 0f3FC90000;
	mul.rn.f32 	%f176, %f174, %f175;
	sub.f32 	%f177, %f160, %f176;
	mov.f32 	%f178, 0f39FD8000;
	mul.rn.f32 	%f179, %f174, %f178;
	sub.f32 	%f180, %f177, %f179;
	mov.f32 	%f181, 0f34A88000;
	mul.rn.f32 	%f182, %f174, %f181;
	sub.f32 	%f183, %f180, %f182;
	mov.f32 	%f184, 0f2E85A309;
	mul.rn.f32 	%f185, %f174, %f184;
	sub.f32 	%f696, %f183, %f185;
	bra.uni 	BB0_27;

BB0_17:
	ld.const.u32 	%r486, [__GPU_i2opi_f];
	mov.u32 	%r502, -921707776;
	// inline asm
	mul.hi.u32 	%r485, %r486, %r502;
	// inline asm
	ld.const.u32 	%r489, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r503, %r489, -921707776;
	// inline asm
	mul.hi.u32 	%r488, %r489, %r502;
	// inline asm
	mad.lo.s32 	%r504, %r489, -921707776, %r485;
	setp.lt.u32 	%p10, %r504, %r503;
	selp.u32 	%r505, 1, 0, %p10;
	add.s32 	%r506, %r505, %r488;
	ld.const.u32 	%r492, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r507, %r492, -921707776;
	// inline asm
	mul.hi.u32 	%r491, %r492, %r502;
	// inline asm
	mad.lo.s32 	%r508, %r492, -921707776, %r506;
	setp.lt.u32 	%p11, %r508, %r507;
	selp.u32 	%r509, 1, 0, %p11;
	add.s32 	%r510, %r509, %r491;
	ld.const.u32 	%r495, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r511, %r495, -921707776;
	// inline asm
	mul.hi.u32 	%r494, %r495, %r502;
	// inline asm
	mad.lo.s32 	%r512, %r495, -921707776, %r510;
	setp.lt.u32 	%p12, %r512, %r511;
	selp.u32 	%r513, 1, 0, %p12;
	add.s32 	%r514, %r513, %r494;
	ld.const.u32 	%r498, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r515, %r498, -921707776;
	// inline asm
	mul.hi.u32 	%r497, %r498, %r502;
	// inline asm
	mad.lo.s32 	%r516, %r498, -921707776, %r514;
	setp.lt.u32 	%p13, %r516, %r515;
	selp.u32 	%r517, 1, 0, %p13;
	add.s32 	%r518, %r517, %r497;
	ld.const.u32 	%r501, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r519, %r501, -921707776;
	// inline asm
	mul.hi.u32 	%r500, %r501, %r502;
	// inline asm
	mad.lo.s32 	%r520, %r501, -921707776, %r518;
	setp.lt.u32 	%p14, %r520, %r519;
	selp.u32 	%r521, 1, 0, %p14;
	add.s32 	%r522, %r521, %r500;
	cvt.u64.u32 	%rl1, %r522;
	shr.u64 	%rl2, %rl1, 1;
	cvt.u32.u64 	%r523, %rl2;
	and.b32  	%r524, %r523, 3;
	and.b64  	%rl3, %rl2, 2147483644;
	cvt.u32.u64 	%r525, %rl3;
	or.b32  	%r1483, %r525, %r524;
	cvt.u64.u32 	%rl4, %r520;
	shl.b64 	%rl5, %rl4, 32;
	shr.u64 	%rl6, %rl5, 35;
	mul.wide.u32 	%rl7, %r522, 536870912;
	or.b64  	%rl8, %rl6, %rl7;
	cvt.u32.u64 	%r526, %rl8;
	shl.b32 	%r31, %r526, 2;
	setp.ne.s32 	%p15, %r31, 0;
	selp.u32 	%r527, 1, 0, %p15;
	add.s32 	%r528, %r527, %r1483;
	setp.gt.u32 	%p16, %r528, -2147483648;
	selp.u32 	%r1487, 1, 0, %p16;
	@%p16 bra 	BB0_19;

	mov.u32 	%r1479, 0;
	mov.u32 	%r1482, %r31;
	bra.uni 	BB0_20;

BB0_19:
	not.b32 	%r531, %r1483;
	neg.s32 	%r33, %r31;
	setp.eq.s32 	%p17, %r31, 0;
	selp.u32 	%r532, 1, 0, %p17;
	add.s32 	%r1483, %r532, %r531;
	mov.u32 	%r1479, -2147483648;
	mov.u32 	%r1482, %r33;

BB0_20:
	mov.u32 	%r1481, %r1482;
	setp.gt.s32 	%p18, %r1483, 0;
	@%p18 bra 	BB0_22;

	mov.u32 	%r1486, 0;
	bra.uni 	BB0_24;

BB0_22:
	mov.u32 	%r1486, 0;

BB0_23:
	shr.u32 	%r535, %r1481, 31;
	shl.b32 	%r536, %r1483, 1;
	or.b32  	%r1483, %r535, %r536;
	shl.b32 	%r1481, %r1481, 1;
	add.s32 	%r1486, %r1486, -1;
	setp.gt.s32 	%p19, %r1483, 0;
	@%p19 bra 	BB0_23;

BB0_24:
	mul.lo.s32 	%r1485, %r1483, -921707870;
	mov.u32 	%r539, -921707870;
	// inline asm
	mul.hi.u32 	%r537, %r1483, %r539;
	// inline asm
	setp.gt.s32 	%p20, %r537, 0;
	mov.u32 	%r1484, %r537;
	@%p20 bra 	BB0_25;
	bra.uni 	BB0_26;

BB0_25:
	shl.b32 	%r540, %r537, 1;
	shr.u32 	%r541, %r1485, 31;
	or.b32  	%r1484, %r540, %r541;
	mul.lo.s32 	%r1485, %r1483, -1843415740;
	add.s32 	%r1486, %r1486, -1;

BB0_26:
	setp.ne.s32 	%p21, %r1485, 0;
	selp.u32 	%r542, 1, 0, %p21;
	add.s32 	%r543, %r542, %r1484;
	shr.u32 	%r544, %r543, 8;
	shr.u32 	%r545, %r543, 7;
	and.b32  	%r546, %r545, 1;
	shl.b32 	%r547, %r1486, 23;
	add.s32 	%r548, %r547, %r544;
	add.s32 	%r549, %r548, %r546;
	add.s32 	%r550, %r549, 1056964608;
	or.b32  	%r551, %r550, %r1479;
	mov.b32 	 %f696, %r551;

BB0_27:
	add.s32 	%r55, %r1487, 1;
	and.b32  	%r552, %r55, 1;
	setp.eq.s32 	%p22, %r552, 0;
	mul.rn.f32 	%f18, %f696, %f696;
	@%p22 bra 	BB0_29;

	mov.f32 	%f186, 0f37CCF5CE;
	mul.rn.f32 	%f187, %f186, %f18;
	add.f32 	%f188, %f187, 0fBAB6061A;
	mul.rn.f32 	%f189, %f188, %f18;
	add.f32 	%f190, %f189, 0f3D2AAAA5;
	mul.rn.f32 	%f191, %f190, %f18;
	add.f32 	%f192, %f191, 0fBF000000;
	mul.rn.f32 	%f193, %f192, %f18;
	add.f32 	%f697, %f193, 0f3F800000;
	bra.uni 	BB0_30;

BB0_29:
	mov.f32 	%f194, 0fB94CA1F9;
	mul.rn.f32 	%f195, %f194, %f18;
	add.f32 	%f196, %f195, 0f3C08839E;
	mul.rn.f32 	%f197, %f196, %f18;
	add.f32 	%f198, %f197, 0fBE2AAAA3;
	mul.rn.f32 	%f199, %f198, %f18;
	mul.rn.f32 	%f200, %f199, %f696;
	add.f32 	%f697, %f200, %f696;

BB0_30:
	and.b32  	%r553, %r55, 2;
	setp.eq.s32 	%p23, %r553, 0;
	neg.f32 	%f203, %f697;
	selp.f32 	%f204, %f697, %f203, %p23;
	mul.f32 	%f205, %f204, %f12;
	mul.f32 	%f22, %f205, 0f3F000000;
	// inline asm
	abs.f32 	%f201, %f160;
	// inline asm
	setp.gt.f32 	%p24, %f201, 0f473BA700;
	@%p24 bra 	BB0_32;

	mov.f32 	%f208, 0f3F22F983;
	mul.rn.f32 	%f207, %f160, %f208;
	// inline asm
	cvt.rni.f32.f32 	%f206, %f207;
	// inline asm
	cvt.rzi.s32.f32 	%r1496, %f206;
	cvt.rn.f32.s32 	%f210, %r1496;
	mov.f32 	%f211, 0f3FC90000;
	mul.rn.f32 	%f212, %f210, %f211;
	sub.f32 	%f213, %f160, %f212;
	mov.f32 	%f214, 0f39FD8000;
	mul.rn.f32 	%f215, %f210, %f214;
	sub.f32 	%f216, %f213, %f215;
	mov.f32 	%f217, 0f34A88000;
	mul.rn.f32 	%f218, %f210, %f217;
	sub.f32 	%f219, %f216, %f218;
	mov.f32 	%f220, 0f2E85A309;
	mul.rn.f32 	%f221, %f210, %f220;
	sub.f32 	%f698, %f219, %f221;
	bra.uni 	BB0_42;

BB0_32:
	ld.const.u32 	%r555, [__GPU_i2opi_f];
	mov.u32 	%r571, -921707776;
	// inline asm
	mul.hi.u32 	%r554, %r555, %r571;
	// inline asm
	ld.const.u32 	%r558, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r572, %r558, -921707776;
	// inline asm
	mul.hi.u32 	%r557, %r558, %r571;
	// inline asm
	mad.lo.s32 	%r573, %r558, -921707776, %r554;
	setp.lt.u32 	%p25, %r573, %r572;
	selp.u32 	%r574, 1, 0, %p25;
	add.s32 	%r575, %r574, %r557;
	ld.const.u32 	%r561, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r576, %r561, -921707776;
	// inline asm
	mul.hi.u32 	%r560, %r561, %r571;
	// inline asm
	mad.lo.s32 	%r577, %r561, -921707776, %r575;
	setp.lt.u32 	%p26, %r577, %r576;
	selp.u32 	%r578, 1, 0, %p26;
	add.s32 	%r579, %r578, %r560;
	ld.const.u32 	%r564, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r580, %r564, -921707776;
	// inline asm
	mul.hi.u32 	%r563, %r564, %r571;
	// inline asm
	mad.lo.s32 	%r581, %r564, -921707776, %r579;
	setp.lt.u32 	%p27, %r581, %r580;
	selp.u32 	%r582, 1, 0, %p27;
	add.s32 	%r583, %r582, %r563;
	ld.const.u32 	%r567, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r584, %r567, -921707776;
	// inline asm
	mul.hi.u32 	%r566, %r567, %r571;
	// inline asm
	mad.lo.s32 	%r585, %r567, -921707776, %r583;
	setp.lt.u32 	%p28, %r585, %r584;
	selp.u32 	%r586, 1, 0, %p28;
	add.s32 	%r587, %r586, %r566;
	ld.const.u32 	%r570, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r588, %r570, -921707776;
	// inline asm
	mul.hi.u32 	%r569, %r570, %r571;
	// inline asm
	mad.lo.s32 	%r589, %r570, -921707776, %r587;
	setp.lt.u32 	%p29, %r589, %r588;
	selp.u32 	%r590, 1, 0, %p29;
	add.s32 	%r591, %r590, %r569;
	cvt.u64.u32 	%rl9, %r591;
	shr.u64 	%rl10, %rl9, 1;
	cvt.u32.u64 	%r592, %rl10;
	and.b32  	%r593, %r592, 3;
	and.b64  	%rl11, %rl10, 2147483644;
	cvt.u32.u64 	%r594, %rl11;
	or.b32  	%r1492, %r594, %r593;
	cvt.u64.u32 	%rl12, %r589;
	shl.b64 	%rl13, %rl12, 32;
	shr.u64 	%rl14, %rl13, 35;
	mul.wide.u32 	%rl15, %r591, 536870912;
	or.b64  	%rl16, %rl14, %rl15;
	cvt.u32.u64 	%r595, %rl16;
	shl.b32 	%r58, %r595, 2;
	setp.ne.s32 	%p30, %r58, 0;
	selp.u32 	%r596, 1, 0, %p30;
	add.s32 	%r597, %r596, %r1492;
	setp.gt.u32 	%p31, %r597, -2147483648;
	selp.u32 	%r1496, 1, 0, %p31;
	@%p31 bra 	BB0_34;

	mov.u32 	%r1488, 0;
	mov.u32 	%r1491, %r58;
	bra.uni 	BB0_35;

BB0_34:
	not.b32 	%r600, %r1492;
	neg.s32 	%r60, %r58;
	setp.eq.s32 	%p32, %r58, 0;
	selp.u32 	%r601, 1, 0, %p32;
	add.s32 	%r1492, %r601, %r600;
	mov.u32 	%r1488, -2147483648;
	mov.u32 	%r1491, %r60;

BB0_35:
	mov.u32 	%r1490, %r1491;
	setp.gt.s32 	%p33, %r1492, 0;
	@%p33 bra 	BB0_37;

	mov.u32 	%r1495, 0;
	bra.uni 	BB0_39;

BB0_37:
	mov.u32 	%r1495, 0;

BB0_38:
	shr.u32 	%r604, %r1490, 31;
	shl.b32 	%r605, %r1492, 1;
	or.b32  	%r1492, %r604, %r605;
	shl.b32 	%r1490, %r1490, 1;
	add.s32 	%r1495, %r1495, -1;
	setp.gt.s32 	%p34, %r1492, 0;
	@%p34 bra 	BB0_38;

BB0_39:
	mul.lo.s32 	%r1494, %r1492, -921707870;
	mov.u32 	%r608, -921707870;
	// inline asm
	mul.hi.u32 	%r606, %r1492, %r608;
	// inline asm
	setp.gt.s32 	%p35, %r606, 0;
	mov.u32 	%r1493, %r606;
	@%p35 bra 	BB0_40;
	bra.uni 	BB0_41;

BB0_40:
	shl.b32 	%r609, %r606, 1;
	shr.u32 	%r610, %r1494, 31;
	or.b32  	%r1493, %r609, %r610;
	mul.lo.s32 	%r1494, %r1492, -1843415740;
	add.s32 	%r1495, %r1495, -1;

BB0_41:
	setp.ne.s32 	%p36, %r1494, 0;
	selp.u32 	%r611, 1, 0, %p36;
	add.s32 	%r612, %r611, %r1493;
	shr.u32 	%r613, %r612, 8;
	shr.u32 	%r614, %r612, 7;
	and.b32  	%r615, %r614, 1;
	shl.b32 	%r616, %r1495, 23;
	add.s32 	%r617, %r616, %r613;
	add.s32 	%r618, %r617, %r615;
	add.s32 	%r619, %r618, 1056964608;
	or.b32  	%r620, %r619, %r1488;
	mov.b32 	 %f698, %r620;

BB0_42:
	and.b32  	%r621, %r1496, 1;
	setp.eq.s32 	%p37, %r621, 0;
	mul.rn.f32 	%f26, %f698, %f698;
	@%p37 bra 	BB0_44;

	mov.f32 	%f222, 0f37CCF5CE;
	mul.rn.f32 	%f223, %f222, %f26;
	add.f32 	%f224, %f223, 0fBAB6061A;
	mul.rn.f32 	%f225, %f224, %f26;
	add.f32 	%f226, %f225, 0f3D2AAAA5;
	mul.rn.f32 	%f227, %f226, %f26;
	add.f32 	%f228, %f227, 0fBF000000;
	mul.rn.f32 	%f229, %f228, %f26;
	add.f32 	%f699, %f229, 0f3F800000;
	bra.uni 	BB0_45;

BB0_44:
	mov.f32 	%f230, 0fB94CA1F9;
	mul.rn.f32 	%f231, %f230, %f26;
	add.f32 	%f232, %f231, 0f3C08839E;
	mul.rn.f32 	%f233, %f232, %f26;
	add.f32 	%f234, %f233, 0fBE2AAAA3;
	mul.rn.f32 	%f235, %f234, %f26;
	mul.rn.f32 	%f236, %f235, %f698;
	add.f32 	%f699, %f236, %f698;

BB0_45:
	and.b32  	%r622, %r1496, 2;
	setp.eq.s32 	%p38, %r622, 0;
	neg.f32 	%f239, %f699;
	selp.f32 	%f240, %f699, %f239, %p38;
	mul.f32 	%f241, %f240, %f13;
	mul.f32 	%f242, %f241, 0f3F000000;
	add.f32 	%f243, %f22, %f242;
	max.f32 	%f30, %f243, %f127;
	mov.f32 	%f238, 0f3F490FDB;
	// inline asm
	abs.f32 	%f237, %f238;
	// inline asm
	setp.gt.f32 	%p39, %f237, 0f473BA700;
	@%p39 bra 	BB0_47;

	mov.f32 	%f247, 0f3F22F983;
	mul.rn.f32 	%f246, %f238, %f247;
	// inline asm
	cvt.rni.f32.f32 	%f245, %f246;
	// inline asm
	cvt.rzi.s32.f32 	%r1503, %f245;
	cvt.rn.f32.s32 	%f249, %r1503;
	mov.f32 	%f250, 0f3FC90000;
	mul.rn.f32 	%f251, %f249, %f250;
	sub.f32 	%f252, %f238, %f251;
	mov.f32 	%f253, 0f39FD8000;
	mul.rn.f32 	%f254, %f249, %f253;
	sub.f32 	%f255, %f252, %f254;
	mov.f32 	%f256, 0f34A88000;
	mul.rn.f32 	%f257, %f249, %f256;
	sub.f32 	%f258, %f255, %f257;
	mov.f32 	%f259, 0f2E85A309;
	mul.rn.f32 	%f260, %f249, %f259;
	sub.f32 	%f700, %f258, %f260;
	bra.uni 	BB0_57;

BB0_47:
	ld.const.u32 	%r624, [__GPU_i2opi_f];
	mov.u32 	%r640, -921707776;
	// inline asm
	mul.hi.u32 	%r623, %r624, %r640;
	// inline asm
	ld.const.u32 	%r627, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r641, %r627, -921707776;
	// inline asm
	mul.hi.u32 	%r626, %r627, %r640;
	// inline asm
	mad.lo.s32 	%r642, %r627, -921707776, %r623;
	setp.lt.u32 	%p40, %r642, %r641;
	selp.u32 	%r643, 1, 0, %p40;
	add.s32 	%r644, %r643, %r626;
	ld.const.u32 	%r630, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r645, %r630, -921707776;
	// inline asm
	mul.hi.u32 	%r629, %r630, %r640;
	// inline asm
	mad.lo.s32 	%r646, %r630, -921707776, %r644;
	setp.lt.u32 	%p41, %r646, %r645;
	selp.u32 	%r647, 1, 0, %p41;
	add.s32 	%r648, %r647, %r629;
	ld.const.u32 	%r633, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r649, %r633, -921707776;
	// inline asm
	mul.hi.u32 	%r632, %r633, %r640;
	// inline asm
	mad.lo.s32 	%r650, %r633, -921707776, %r648;
	setp.lt.u32 	%p42, %r650, %r649;
	selp.u32 	%r651, 1, 0, %p42;
	add.s32 	%r652, %r651, %r632;
	ld.const.u32 	%r636, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r653, %r636, -921707776;
	// inline asm
	mul.hi.u32 	%r635, %r636, %r640;
	// inline asm
	mad.lo.s32 	%r654, %r636, -921707776, %r652;
	setp.lt.u32 	%p43, %r654, %r653;
	selp.u32 	%r655, 1, 0, %p43;
	add.s32 	%r656, %r655, %r635;
	ld.const.u32 	%r639, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r657, %r639, -921707776;
	// inline asm
	mul.hi.u32 	%r638, %r639, %r640;
	// inline asm
	mad.lo.s32 	%r83, %r639, -921707776, %r656;
	setp.lt.u32 	%p44, %r83, %r657;
	selp.u32 	%r658, 1, 0, %p44;
	add.s32 	%r1499, %r658, %r638;
	and.b32  	%r1498, %r83, -4;
	setp.gt.u32 	%p45, %r83, 3;
	selp.u32 	%r659, 1, 0, %p45;
	add.s32 	%r660, %r659, %r1499;
	setp.gt.u32 	%p46, %r660, -2147483648;
	selp.u32 	%r1503, 1, 0, %p46;
	@%p46 bra 	BB0_49;

	mov.u32 	%r1497, 0;
	bra.uni 	BB0_50;

BB0_49:
	not.b32 	%r663, %r1499;
	neg.s32 	%r1498, %r1498;
	setp.lt.u32 	%p47, %r83, 4;
	selp.u32 	%r664, 1, 0, %p47;
	add.s32 	%r1499, %r664, %r663;
	mov.u32 	%r1497, -2147483648;

BB0_50:
	setp.gt.s32 	%p48, %r1499, 0;
	@%p48 bra 	BB0_52;

	mov.u32 	%r1502, 0;
	bra.uni 	BB0_54;

BB0_52:
	mov.u32 	%r1502, 0;

BB0_53:
	shr.u32 	%r667, %r1498, 31;
	shl.b32 	%r668, %r1499, 1;
	or.b32  	%r1499, %r667, %r668;
	shl.b32 	%r1498, %r1498, 1;
	add.s32 	%r1502, %r1502, -1;
	setp.gt.s32 	%p49, %r1499, 0;
	@%p49 bra 	BB0_53;

BB0_54:
	mul.lo.s32 	%r1501, %r1499, -921707870;
	mov.u32 	%r671, -921707870;
	// inline asm
	mul.hi.u32 	%r669, %r1499, %r671;
	// inline asm
	setp.gt.s32 	%p50, %r669, 0;
	mov.u32 	%r1500, %r669;
	@%p50 bra 	BB0_55;
	bra.uni 	BB0_56;

BB0_55:
	shl.b32 	%r672, %r669, 1;
	shr.u32 	%r673, %r1501, 31;
	or.b32  	%r1500, %r672, %r673;
	mul.lo.s32 	%r1501, %r1499, -1843415740;
	add.s32 	%r1502, %r1502, -1;

BB0_56:
	setp.ne.s32 	%p51, %r1501, 0;
	selp.u32 	%r674, 1, 0, %p51;
	add.s32 	%r675, %r674, %r1500;
	shr.u32 	%r676, %r675, 8;
	shr.u32 	%r677, %r675, 7;
	and.b32  	%r678, %r677, 1;
	shl.b32 	%r679, %r1502, 23;
	add.s32 	%r680, %r679, %r676;
	add.s32 	%r681, %r680, %r678;
	add.s32 	%r682, %r681, 1056964608;
	or.b32  	%r683, %r682, %r1497;
	mov.b32 	 %f700, %r683;

BB0_57:
	add.s32 	%r109, %r1503, 1;
	and.b32  	%r684, %r109, 1;
	setp.eq.s32 	%p52, %r684, 0;
	mul.rn.f32 	%f34, %f700, %f700;
	@%p52 bra 	BB0_59;

	mov.f32 	%f261, 0f37CCF5CE;
	mul.rn.f32 	%f262, %f261, %f34;
	add.f32 	%f263, %f262, 0fBAB6061A;
	mul.rn.f32 	%f264, %f263, %f34;
	add.f32 	%f265, %f264, 0f3D2AAAA5;
	mul.rn.f32 	%f266, %f265, %f34;
	add.f32 	%f267, %f266, 0fBF000000;
	mul.rn.f32 	%f268, %f267, %f34;
	add.f32 	%f701, %f268, 0f3F800000;
	bra.uni 	BB0_60;

BB0_59:
	mov.f32 	%f269, 0fB94CA1F9;
	mul.rn.f32 	%f270, %f269, %f34;
	add.f32 	%f271, %f270, 0f3C08839E;
	mul.rn.f32 	%f272, %f271, %f34;
	add.f32 	%f273, %f272, 0fBE2AAAA3;
	mul.rn.f32 	%f274, %f273, %f34;
	mul.rn.f32 	%f275, %f274, %f700;
	add.f32 	%f701, %f275, %f700;

BB0_60:
	and.b32  	%r685, %r109, 2;
	setp.eq.s32 	%p53, %r685, 0;
	neg.f32 	%f278, %f701;
	selp.f32 	%f279, %f701, %f278, %p53;
	mul.f32 	%f280, %f279, %f12;
	mul.f32 	%f38, %f280, 0f3F000000;
	// inline asm
	abs.f32 	%f276, %f238;
	// inline asm
	setp.gt.f32 	%p54, %f276, 0f473BA700;
	@%p54 bra 	BB0_62;

	mov.f32 	%f283, 0f3F22F983;
	mul.rn.f32 	%f282, %f238, %f283;
	// inline asm
	cvt.rni.f32.f32 	%f281, %f282;
	// inline asm
	cvt.rzi.s32.f32 	%r1510, %f281;
	cvt.rn.f32.s32 	%f285, %r1510;
	mov.f32 	%f286, 0f3FC90000;
	mul.rn.f32 	%f287, %f285, %f286;
	sub.f32 	%f288, %f238, %f287;
	mov.f32 	%f289, 0f39FD8000;
	mul.rn.f32 	%f290, %f285, %f289;
	sub.f32 	%f291, %f288, %f290;
	mov.f32 	%f292, 0f34A88000;
	mul.rn.f32 	%f293, %f285, %f292;
	sub.f32 	%f294, %f291, %f293;
	mov.f32 	%f295, 0f2E85A309;
	mul.rn.f32 	%f296, %f285, %f295;
	sub.f32 	%f702, %f294, %f296;
	bra.uni 	BB0_72;

BB0_62:
	ld.const.u32 	%r687, [__GPU_i2opi_f];
	mov.u32 	%r703, -921707776;
	// inline asm
	mul.hi.u32 	%r686, %r687, %r703;
	// inline asm
	ld.const.u32 	%r690, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r704, %r690, -921707776;
	// inline asm
	mul.hi.u32 	%r689, %r690, %r703;
	// inline asm
	mad.lo.s32 	%r705, %r690, -921707776, %r686;
	setp.lt.u32 	%p55, %r705, %r704;
	selp.u32 	%r706, 1, 0, %p55;
	add.s32 	%r707, %r706, %r689;
	ld.const.u32 	%r693, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r708, %r693, -921707776;
	// inline asm
	mul.hi.u32 	%r692, %r693, %r703;
	// inline asm
	mad.lo.s32 	%r709, %r693, -921707776, %r707;
	setp.lt.u32 	%p56, %r709, %r708;
	selp.u32 	%r710, 1, 0, %p56;
	add.s32 	%r711, %r710, %r692;
	ld.const.u32 	%r696, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r712, %r696, -921707776;
	// inline asm
	mul.hi.u32 	%r695, %r696, %r703;
	// inline asm
	mad.lo.s32 	%r713, %r696, -921707776, %r711;
	setp.lt.u32 	%p57, %r713, %r712;
	selp.u32 	%r714, 1, 0, %p57;
	add.s32 	%r715, %r714, %r695;
	ld.const.u32 	%r699, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r716, %r699, -921707776;
	// inline asm
	mul.hi.u32 	%r698, %r699, %r703;
	// inline asm
	mad.lo.s32 	%r717, %r699, -921707776, %r715;
	setp.lt.u32 	%p58, %r717, %r716;
	selp.u32 	%r718, 1, 0, %p58;
	add.s32 	%r719, %r718, %r698;
	ld.const.u32 	%r702, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r720, %r702, -921707776;
	// inline asm
	mul.hi.u32 	%r701, %r702, %r703;
	// inline asm
	mad.lo.s32 	%r111, %r702, -921707776, %r719;
	setp.lt.u32 	%p59, %r111, %r720;
	selp.u32 	%r721, 1, 0, %p59;
	add.s32 	%r1506, %r721, %r701;
	and.b32  	%r1505, %r111, -4;
	setp.gt.u32 	%p60, %r111, 3;
	selp.u32 	%r722, 1, 0, %p60;
	add.s32 	%r723, %r722, %r1506;
	setp.gt.u32 	%p61, %r723, -2147483648;
	selp.u32 	%r1510, 1, 0, %p61;
	@%p61 bra 	BB0_64;

	mov.u32 	%r1504, 0;
	bra.uni 	BB0_65;

BB0_64:
	not.b32 	%r726, %r1506;
	neg.s32 	%r1505, %r1505;
	setp.lt.u32 	%p62, %r111, 4;
	selp.u32 	%r727, 1, 0, %p62;
	add.s32 	%r1506, %r727, %r726;
	mov.u32 	%r1504, -2147483648;

BB0_65:
	setp.gt.s32 	%p63, %r1506, 0;
	@%p63 bra 	BB0_67;

	mov.u32 	%r1509, 0;
	bra.uni 	BB0_69;

BB0_67:
	mov.u32 	%r1509, 0;

BB0_68:
	shr.u32 	%r730, %r1505, 31;
	shl.b32 	%r731, %r1506, 1;
	or.b32  	%r1506, %r730, %r731;
	shl.b32 	%r1505, %r1505, 1;
	add.s32 	%r1509, %r1509, -1;
	setp.gt.s32 	%p64, %r1506, 0;
	@%p64 bra 	BB0_68;

BB0_69:
	mul.lo.s32 	%r1508, %r1506, -921707870;
	mov.u32 	%r734, -921707870;
	// inline asm
	mul.hi.u32 	%r732, %r1506, %r734;
	// inline asm
	setp.gt.s32 	%p65, %r732, 0;
	mov.u32 	%r1507, %r732;
	@%p65 bra 	BB0_70;
	bra.uni 	BB0_71;

BB0_70:
	shl.b32 	%r735, %r732, 1;
	shr.u32 	%r736, %r1508, 31;
	or.b32  	%r1507, %r735, %r736;
	mul.lo.s32 	%r1508, %r1506, -1843415740;
	add.s32 	%r1509, %r1509, -1;

BB0_71:
	setp.ne.s32 	%p66, %r1508, 0;
	selp.u32 	%r737, 1, 0, %p66;
	add.s32 	%r738, %r737, %r1507;
	shr.u32 	%r739, %r738, 8;
	shr.u32 	%r740, %r738, 7;
	and.b32  	%r741, %r740, 1;
	shl.b32 	%r742, %r1509, 23;
	add.s32 	%r743, %r742, %r739;
	add.s32 	%r744, %r743, %r741;
	add.s32 	%r745, %r744, 1056964608;
	or.b32  	%r746, %r745, %r1504;
	mov.b32 	 %f702, %r746;

BB0_72:
	and.b32  	%r747, %r1510, 1;
	setp.eq.s32 	%p67, %r747, 0;
	mul.rn.f32 	%f42, %f702, %f702;
	@%p67 bra 	BB0_74;

	mov.f32 	%f297, 0f37CCF5CE;
	mul.rn.f32 	%f298, %f297, %f42;
	add.f32 	%f299, %f298, 0fBAB6061A;
	mul.rn.f32 	%f300, %f299, %f42;
	add.f32 	%f301, %f300, 0f3D2AAAA5;
	mul.rn.f32 	%f302, %f301, %f42;
	add.f32 	%f303, %f302, 0fBF000000;
	mul.rn.f32 	%f304, %f303, %f42;
	add.f32 	%f703, %f304, 0f3F800000;
	bra.uni 	BB0_75;

BB0_74:
	mov.f32 	%f305, 0fB94CA1F9;
	mul.rn.f32 	%f306, %f305, %f42;
	add.f32 	%f307, %f306, 0f3C08839E;
	mul.rn.f32 	%f308, %f307, %f42;
	add.f32 	%f309, %f308, 0fBE2AAAA3;
	mul.rn.f32 	%f310, %f309, %f42;
	mul.rn.f32 	%f311, %f310, %f702;
	add.f32 	%f703, %f311, %f702;

BB0_75:
	and.b32  	%r748, %r1510, 2;
	setp.eq.s32 	%p68, %r748, 0;
	neg.f32 	%f314, %f703;
	selp.f32 	%f315, %f703, %f314, %p68;
	mul.f32 	%f316, %f315, %f13;
	mul.f32 	%f317, %f316, 0f3F000000;
	add.f32 	%f318, %f38, %f317;
	max.f32 	%f46, %f318, %f127;
	mov.f32 	%f313, 0f3F96CBE4;
	// inline asm
	abs.f32 	%f312, %f313;
	// inline asm
	setp.gt.f32 	%p69, %f312, 0f473BA700;
	@%p69 bra 	BB0_77;

	mov.f32 	%f322, 0f3F22F983;
	mul.rn.f32 	%f321, %f313, %f322;
	// inline asm
	cvt.rni.f32.f32 	%f320, %f321;
	// inline asm
	cvt.rzi.s32.f32 	%r1517, %f320;
	cvt.rn.f32.s32 	%f324, %r1517;
	mov.f32 	%f325, 0f3FC90000;
	mul.rn.f32 	%f326, %f324, %f325;
	sub.f32 	%f327, %f313, %f326;
	mov.f32 	%f328, 0f39FD8000;
	mul.rn.f32 	%f329, %f324, %f328;
	sub.f32 	%f330, %f327, %f329;
	mov.f32 	%f331, 0f34A88000;
	mul.rn.f32 	%f332, %f324, %f331;
	sub.f32 	%f333, %f330, %f332;
	mov.f32 	%f334, 0f2E85A309;
	mul.rn.f32 	%f335, %f324, %f334;
	sub.f32 	%f704, %f333, %f335;
	bra.uni 	BB0_87;

BB0_77:
	ld.const.u32 	%r750, [__GPU_i2opi_f];
	mov.u32 	%r766, -1765022720;
	// inline asm
	mul.hi.u32 	%r749, %r750, %r766;
	// inline asm
	ld.const.u32 	%r753, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r767, %r753, -1765022720;
	// inline asm
	mul.hi.u32 	%r752, %r753, %r766;
	// inline asm
	mad.lo.s32 	%r768, %r753, -1765022720, %r749;
	setp.lt.u32 	%p70, %r768, %r767;
	selp.u32 	%r769, 1, 0, %p70;
	add.s32 	%r770, %r769, %r752;
	ld.const.u32 	%r756, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r771, %r756, -1765022720;
	// inline asm
	mul.hi.u32 	%r755, %r756, %r766;
	// inline asm
	mad.lo.s32 	%r772, %r756, -1765022720, %r770;
	setp.lt.u32 	%p71, %r772, %r771;
	selp.u32 	%r773, 1, 0, %p71;
	add.s32 	%r774, %r773, %r755;
	ld.const.u32 	%r759, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r775, %r759, -1765022720;
	// inline asm
	mul.hi.u32 	%r758, %r759, %r766;
	// inline asm
	mad.lo.s32 	%r776, %r759, -1765022720, %r774;
	setp.lt.u32 	%p72, %r776, %r775;
	selp.u32 	%r777, 1, 0, %p72;
	add.s32 	%r778, %r777, %r758;
	ld.const.u32 	%r762, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r779, %r762, -1765022720;
	// inline asm
	mul.hi.u32 	%r761, %r762, %r766;
	// inline asm
	mad.lo.s32 	%r780, %r762, -1765022720, %r778;
	setp.lt.u32 	%p73, %r780, %r779;
	selp.u32 	%r781, 1, 0, %p73;
	add.s32 	%r782, %r781, %r761;
	ld.const.u32 	%r765, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r783, %r765, -1765022720;
	// inline asm
	mul.hi.u32 	%r764, %r765, %r766;
	// inline asm
	mad.lo.s32 	%r784, %r765, -1765022720, %r782;
	setp.lt.u32 	%p74, %r784, %r783;
	selp.u32 	%r785, 1, 0, %p74;
	add.s32 	%r786, %r785, %r764;
	mul.wide.u32 	%rl17, %r786, 2;
	cvt.u32.u64 	%r787, %rl17;
	and.b32  	%r788, %r787, -4;
	cvt.u64.u32 	%rl18, %r780;
	cvt.u64.u32 	%rl19, %r784;
	shl.b64 	%rl20, %rl19, 32;
	or.b64  	%rl21, %rl18, %rl20;
	shr.u64 	%rl22, %rl21, 33;
	mul.wide.u32 	%rl23, %r786, -2147483648;
	or.b64  	%rl24, %rl22, %rl23;
	cvt.u32.u64 	%r789, %rl24;
	shr.u32 	%r790, %r789, 30;
	or.b32  	%r1513, %r790, %r788;
	shr.u64 	%rl25, %rl21, 31;
	cvt.u32.u64 	%r791, %rl25;
	and.b32  	%r1512, %r791, -4;
	and.b64  	%rl26, %rl25, 4294967294;
	cvt.u32.u64 	%r139, %rl26;
	setp.gt.u32 	%p75, %r139, 3;
	selp.u32 	%r792, 1, 0, %p75;
	add.s32 	%r793, %r1513, %r792;
	setp.gt.u32 	%p76, %r793, -2147483648;
	selp.u32 	%r794, 1, 0, %p76;
	cvt.u64.u32 	%rl27, %r786;
	shr.u64 	%rl28, %rl27, 31;
	cvt.u32.u64 	%r795, %rl28;
	add.s32 	%r1517, %r794, %r795;
	@%p76 bra 	BB0_79;

	mov.u32 	%r1511, 0;
	bra.uni 	BB0_80;

BB0_79:
	not.b32 	%r798, %r1513;
	neg.s32 	%r1512, %r1512;
	setp.lt.u32 	%p77, %r139, 4;
	selp.u32 	%r799, 1, 0, %p77;
	add.s32 	%r1513, %r799, %r798;
	mov.u32 	%r1511, -2147483648;

BB0_80:
	setp.gt.s32 	%p78, %r1513, 0;
	@%p78 bra 	BB0_82;

	mov.u32 	%r1516, 0;
	bra.uni 	BB0_84;

BB0_82:
	mov.u32 	%r1516, 0;

BB0_83:
	shr.u32 	%r802, %r1512, 31;
	shl.b32 	%r803, %r1513, 1;
	or.b32  	%r1513, %r802, %r803;
	shl.b32 	%r1512, %r1512, 1;
	add.s32 	%r1516, %r1516, -1;
	setp.gt.s32 	%p79, %r1513, 0;
	@%p79 bra 	BB0_83;

BB0_84:
	mul.lo.s32 	%r1515, %r1513, -921707870;
	mov.u32 	%r806, -921707870;
	// inline asm
	mul.hi.u32 	%r804, %r1513, %r806;
	// inline asm
	setp.gt.s32 	%p80, %r804, 0;
	mov.u32 	%r1514, %r804;
	@%p80 bra 	BB0_85;
	bra.uni 	BB0_86;

BB0_85:
	shl.b32 	%r807, %r804, 1;
	shr.u32 	%r808, %r1515, 31;
	or.b32  	%r1514, %r807, %r808;
	mul.lo.s32 	%r1515, %r1513, -1843415740;
	add.s32 	%r1516, %r1516, -1;

BB0_86:
	setp.ne.s32 	%p81, %r1515, 0;
	selp.u32 	%r809, 1, 0, %p81;
	add.s32 	%r810, %r809, %r1514;
	shr.u32 	%r811, %r810, 8;
	shr.u32 	%r812, %r810, 7;
	and.b32  	%r813, %r812, 1;
	shl.b32 	%r814, %r1516, 23;
	add.s32 	%r815, %r814, %r811;
	add.s32 	%r816, %r815, %r813;
	add.s32 	%r817, %r816, 1056964608;
	or.b32  	%r818, %r817, %r1511;
	mov.b32 	 %f704, %r818;

BB0_87:
	add.s32 	%r164, %r1517, 1;
	and.b32  	%r819, %r164, 1;
	setp.eq.s32 	%p82, %r819, 0;
	mul.rn.f32 	%f50, %f704, %f704;
	@%p82 bra 	BB0_89;

	mov.f32 	%f336, 0f37CCF5CE;
	mul.rn.f32 	%f337, %f336, %f50;
	add.f32 	%f338, %f337, 0fBAB6061A;
	mul.rn.f32 	%f339, %f338, %f50;
	add.f32 	%f340, %f339, 0f3D2AAAA5;
	mul.rn.f32 	%f341, %f340, %f50;
	add.f32 	%f342, %f341, 0fBF000000;
	mul.rn.f32 	%f343, %f342, %f50;
	add.f32 	%f705, %f343, 0f3F800000;
	bra.uni 	BB0_90;

BB0_89:
	mov.f32 	%f344, 0fB94CA1F9;
	mul.rn.f32 	%f345, %f344, %f50;
	add.f32 	%f346, %f345, 0f3C08839E;
	mul.rn.f32 	%f347, %f346, %f50;
	add.f32 	%f348, %f347, 0fBE2AAAA3;
	mul.rn.f32 	%f349, %f348, %f50;
	mul.rn.f32 	%f350, %f349, %f704;
	add.f32 	%f705, %f350, %f704;

BB0_90:
	and.b32  	%r820, %r164, 2;
	setp.eq.s32 	%p83, %r820, 0;
	neg.f32 	%f353, %f705;
	selp.f32 	%f354, %f705, %f353, %p83;
	mul.f32 	%f355, %f354, %f12;
	mul.f32 	%f54, %f355, 0f3F000000;
	// inline asm
	abs.f32 	%f351, %f313;
	// inline asm
	setp.gt.f32 	%p84, %f351, 0f473BA700;
	@%p84 bra 	BB0_92;

	mov.f32 	%f358, 0f3F22F983;
	mul.rn.f32 	%f357, %f313, %f358;
	// inline asm
	cvt.rni.f32.f32 	%f356, %f357;
	// inline asm
	cvt.rzi.s32.f32 	%r1524, %f356;
	cvt.rn.f32.s32 	%f360, %r1524;
	mov.f32 	%f361, 0f3FC90000;
	mul.rn.f32 	%f362, %f360, %f361;
	sub.f32 	%f363, %f313, %f362;
	mov.f32 	%f364, 0f39FD8000;
	mul.rn.f32 	%f365, %f360, %f364;
	sub.f32 	%f366, %f363, %f365;
	mov.f32 	%f367, 0f34A88000;
	mul.rn.f32 	%f368, %f360, %f367;
	sub.f32 	%f369, %f366, %f368;
	mov.f32 	%f370, 0f2E85A309;
	mul.rn.f32 	%f371, %f360, %f370;
	sub.f32 	%f706, %f369, %f371;
	bra.uni 	BB0_102;

BB0_92:
	ld.const.u32 	%r822, [__GPU_i2opi_f];
	mov.u32 	%r838, -1765022720;
	// inline asm
	mul.hi.u32 	%r821, %r822, %r838;
	// inline asm
	ld.const.u32 	%r825, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r839, %r825, -1765022720;
	// inline asm
	mul.hi.u32 	%r824, %r825, %r838;
	// inline asm
	mad.lo.s32 	%r840, %r825, -1765022720, %r821;
	setp.lt.u32 	%p85, %r840, %r839;
	selp.u32 	%r841, 1, 0, %p85;
	add.s32 	%r842, %r841, %r824;
	ld.const.u32 	%r828, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r843, %r828, -1765022720;
	// inline asm
	mul.hi.u32 	%r827, %r828, %r838;
	// inline asm
	mad.lo.s32 	%r844, %r828, -1765022720, %r842;
	setp.lt.u32 	%p86, %r844, %r843;
	selp.u32 	%r845, 1, 0, %p86;
	add.s32 	%r846, %r845, %r827;
	ld.const.u32 	%r831, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r847, %r831, -1765022720;
	// inline asm
	mul.hi.u32 	%r830, %r831, %r838;
	// inline asm
	mad.lo.s32 	%r848, %r831, -1765022720, %r846;
	setp.lt.u32 	%p87, %r848, %r847;
	selp.u32 	%r849, 1, 0, %p87;
	add.s32 	%r850, %r849, %r830;
	ld.const.u32 	%r834, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r851, %r834, -1765022720;
	// inline asm
	mul.hi.u32 	%r833, %r834, %r838;
	// inline asm
	mad.lo.s32 	%r852, %r834, -1765022720, %r850;
	setp.lt.u32 	%p88, %r852, %r851;
	selp.u32 	%r853, 1, 0, %p88;
	add.s32 	%r854, %r853, %r833;
	ld.const.u32 	%r837, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r855, %r837, -1765022720;
	// inline asm
	mul.hi.u32 	%r836, %r837, %r838;
	// inline asm
	mad.lo.s32 	%r856, %r837, -1765022720, %r854;
	setp.lt.u32 	%p89, %r856, %r855;
	selp.u32 	%r857, 1, 0, %p89;
	add.s32 	%r858, %r857, %r836;
	mul.wide.u32 	%rl29, %r858, 2;
	cvt.u32.u64 	%r859, %rl29;
	and.b32  	%r860, %r859, -4;
	cvt.u64.u32 	%rl30, %r852;
	cvt.u64.u32 	%rl31, %r856;
	shl.b64 	%rl32, %rl31, 32;
	or.b64  	%rl33, %rl30, %rl32;
	shr.u64 	%rl34, %rl33, 33;
	mul.wide.u32 	%rl35, %r858, -2147483648;
	or.b64  	%rl36, %rl34, %rl35;
	cvt.u32.u64 	%r861, %rl36;
	shr.u32 	%r862, %r861, 30;
	or.b32  	%r1520, %r862, %r860;
	shr.u64 	%rl37, %rl33, 31;
	cvt.u32.u64 	%r863, %rl37;
	and.b32  	%r1519, %r863, -4;
	and.b64  	%rl38, %rl37, 4294967294;
	cvt.u32.u64 	%r167, %rl38;
	setp.gt.u32 	%p90, %r167, 3;
	selp.u32 	%r864, 1, 0, %p90;
	add.s32 	%r865, %r1520, %r864;
	setp.gt.u32 	%p91, %r865, -2147483648;
	selp.u32 	%r866, 1, 0, %p91;
	cvt.u64.u32 	%rl39, %r858;
	shr.u64 	%rl40, %rl39, 31;
	cvt.u32.u64 	%r867, %rl40;
	add.s32 	%r1524, %r866, %r867;
	@%p91 bra 	BB0_94;

	mov.u32 	%r1518, 0;
	bra.uni 	BB0_95;

BB0_94:
	not.b32 	%r870, %r1520;
	neg.s32 	%r1519, %r1519;
	setp.lt.u32 	%p92, %r167, 4;
	selp.u32 	%r871, 1, 0, %p92;
	add.s32 	%r1520, %r871, %r870;
	mov.u32 	%r1518, -2147483648;

BB0_95:
	setp.gt.s32 	%p93, %r1520, 0;
	@%p93 bra 	BB0_97;

	mov.u32 	%r1523, 0;
	bra.uni 	BB0_99;

BB0_97:
	mov.u32 	%r1523, 0;

BB0_98:
	shr.u32 	%r874, %r1519, 31;
	shl.b32 	%r875, %r1520, 1;
	or.b32  	%r1520, %r874, %r875;
	shl.b32 	%r1519, %r1519, 1;
	add.s32 	%r1523, %r1523, -1;
	setp.gt.s32 	%p94, %r1520, 0;
	@%p94 bra 	BB0_98;

BB0_99:
	mul.lo.s32 	%r1522, %r1520, -921707870;
	mov.u32 	%r878, -921707870;
	// inline asm
	mul.hi.u32 	%r876, %r1520, %r878;
	// inline asm
	setp.gt.s32 	%p95, %r876, 0;
	mov.u32 	%r1521, %r876;
	@%p95 bra 	BB0_100;
	bra.uni 	BB0_101;

BB0_100:
	shl.b32 	%r879, %r876, 1;
	shr.u32 	%r880, %r1522, 31;
	or.b32  	%r1521, %r879, %r880;
	mul.lo.s32 	%r1522, %r1520, -1843415740;
	add.s32 	%r1523, %r1523, -1;

BB0_101:
	setp.ne.s32 	%p96, %r1522, 0;
	selp.u32 	%r881, 1, 0, %p96;
	add.s32 	%r882, %r881, %r1521;
	shr.u32 	%r883, %r882, 8;
	shr.u32 	%r884, %r882, 7;
	and.b32  	%r885, %r884, 1;
	shl.b32 	%r886, %r1523, 23;
	add.s32 	%r887, %r886, %r883;
	add.s32 	%r888, %r887, %r885;
	add.s32 	%r889, %r888, 1056964608;
	or.b32  	%r890, %r889, %r1518;
	mov.b32 	 %f706, %r890;

BB0_102:
	and.b32  	%r891, %r1524, 1;
	setp.eq.s32 	%p97, %r891, 0;
	mul.rn.f32 	%f58, %f706, %f706;
	@%p97 bra 	BB0_104;

	mov.f32 	%f372, 0f37CCF5CE;
	mul.rn.f32 	%f373, %f372, %f58;
	add.f32 	%f374, %f373, 0fBAB6061A;
	mul.rn.f32 	%f375, %f374, %f58;
	add.f32 	%f376, %f375, 0f3D2AAAA5;
	mul.rn.f32 	%f377, %f376, %f58;
	add.f32 	%f378, %f377, 0fBF000000;
	mul.rn.f32 	%f379, %f378, %f58;
	add.f32 	%f707, %f379, 0f3F800000;
	bra.uni 	BB0_105;

BB0_104:
	mov.f32 	%f380, 0fB94CA1F9;
	mul.rn.f32 	%f381, %f380, %f58;
	add.f32 	%f382, %f381, 0f3C08839E;
	mul.rn.f32 	%f383, %f382, %f58;
	add.f32 	%f384, %f383, 0fBE2AAAA3;
	mul.rn.f32 	%f385, %f384, %f58;
	mul.rn.f32 	%f386, %f385, %f706;
	add.f32 	%f707, %f386, %f706;

BB0_105:
	and.b32  	%r892, %r1524, 2;
	setp.eq.s32 	%p98, %r892, 0;
	neg.f32 	%f389, %f707;
	selp.f32 	%f390, %f707, %f389, %p98;
	mul.f32 	%f391, %f390, %f13;
	mul.f32 	%f392, %f391, 0f3F000000;
	add.f32 	%f393, %f54, %f392;
	max.f32 	%f62, %f393, %f127;
	mov.f32 	%f388, 0f3FC90FDB;
	// inline asm
	abs.f32 	%f387, %f388;
	// inline asm
	setp.gt.f32 	%p99, %f387, 0f473BA700;
	@%p99 bra 	BB0_107;

	mov.f32 	%f397, 0f3F22F983;
	mul.rn.f32 	%f396, %f388, %f397;
	// inline asm
	cvt.rni.f32.f32 	%f395, %f396;
	// inline asm
	cvt.rzi.s32.f32 	%r1531, %f395;
	cvt.rn.f32.s32 	%f399, %r1531;
	mov.f32 	%f400, 0f3FC90000;
	mul.rn.f32 	%f401, %f399, %f400;
	sub.f32 	%f402, %f388, %f401;
	mov.f32 	%f403, 0f39FD8000;
	mul.rn.f32 	%f404, %f399, %f403;
	sub.f32 	%f405, %f402, %f404;
	mov.f32 	%f406, 0f34A88000;
	mul.rn.f32 	%f407, %f399, %f406;
	sub.f32 	%f408, %f405, %f407;
	mov.f32 	%f409, 0f2E85A309;
	mul.rn.f32 	%f410, %f399, %f409;
	sub.f32 	%f708, %f408, %f410;
	bra.uni 	BB0_117;

BB0_107:
	ld.const.u32 	%r894, [__GPU_i2opi_f];
	mov.u32 	%r910, -921707776;
	// inline asm
	mul.hi.u32 	%r893, %r894, %r910;
	// inline asm
	ld.const.u32 	%r897, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r911, %r897, -921707776;
	// inline asm
	mul.hi.u32 	%r896, %r897, %r910;
	// inline asm
	mad.lo.s32 	%r912, %r897, -921707776, %r893;
	setp.lt.u32 	%p100, %r912, %r911;
	selp.u32 	%r913, 1, 0, %p100;
	add.s32 	%r914, %r913, %r896;
	ld.const.u32 	%r900, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r915, %r900, -921707776;
	// inline asm
	mul.hi.u32 	%r899, %r900, %r910;
	// inline asm
	mad.lo.s32 	%r916, %r900, -921707776, %r914;
	setp.lt.u32 	%p101, %r916, %r915;
	selp.u32 	%r917, 1, 0, %p101;
	add.s32 	%r918, %r917, %r899;
	ld.const.u32 	%r903, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r919, %r903, -921707776;
	// inline asm
	mul.hi.u32 	%r902, %r903, %r910;
	// inline asm
	mad.lo.s32 	%r920, %r903, -921707776, %r918;
	setp.lt.u32 	%p102, %r920, %r919;
	selp.u32 	%r921, 1, 0, %p102;
	add.s32 	%r922, %r921, %r902;
	ld.const.u32 	%r906, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r923, %r906, -921707776;
	// inline asm
	mul.hi.u32 	%r905, %r906, %r910;
	// inline asm
	mad.lo.s32 	%r924, %r906, -921707776, %r922;
	setp.lt.u32 	%p103, %r924, %r923;
	selp.u32 	%r925, 1, 0, %p103;
	add.s32 	%r926, %r925, %r905;
	ld.const.u32 	%r909, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r927, %r909, -921707776;
	// inline asm
	mul.hi.u32 	%r908, %r909, %r910;
	// inline asm
	mad.lo.s32 	%r928, %r909, -921707776, %r926;
	setp.lt.u32 	%p104, %r928, %r927;
	selp.u32 	%r929, 1, 0, %p104;
	add.s32 	%r930, %r929, %r908;
	mul.wide.u32 	%rl41, %r930, 2;
	cvt.u32.u64 	%r931, %rl41;
	and.b32  	%r932, %r931, -4;
	cvt.u64.u32 	%rl42, %r924;
	cvt.u64.u32 	%rl43, %r928;
	shl.b64 	%rl44, %rl43, 32;
	or.b64  	%rl45, %rl42, %rl44;
	shr.u64 	%rl46, %rl45, 33;
	mul.wide.u32 	%rl47, %r930, -2147483648;
	or.b64  	%rl48, %rl46, %rl47;
	cvt.u32.u64 	%r933, %rl48;
	shr.u32 	%r934, %r933, 30;
	or.b32  	%r1527, %r934, %r932;
	shr.u64 	%rl49, %rl45, 31;
	cvt.u32.u64 	%r935, %rl49;
	and.b32  	%r1526, %r935, -4;
	and.b64  	%rl50, %rl49, 4294967294;
	cvt.u32.u64 	%r194, %rl50;
	setp.gt.u32 	%p105, %r194, 3;
	selp.u32 	%r936, 1, 0, %p105;
	add.s32 	%r937, %r1527, %r936;
	setp.gt.u32 	%p106, %r937, -2147483648;
	selp.u32 	%r938, 1, 0, %p106;
	cvt.u64.u32 	%rl51, %r930;
	shr.u64 	%rl52, %rl51, 31;
	cvt.u32.u64 	%r939, %rl52;
	add.s32 	%r1531, %r938, %r939;
	@%p106 bra 	BB0_109;

	mov.u32 	%r1525, 0;
	bra.uni 	BB0_110;

BB0_109:
	not.b32 	%r942, %r1527;
	neg.s32 	%r1526, %r1526;
	setp.lt.u32 	%p107, %r194, 4;
	selp.u32 	%r943, 1, 0, %p107;
	add.s32 	%r1527, %r943, %r942;
	mov.u32 	%r1525, -2147483648;

BB0_110:
	setp.gt.s32 	%p108, %r1527, 0;
	@%p108 bra 	BB0_112;

	mov.u32 	%r1530, 0;
	bra.uni 	BB0_114;

BB0_112:
	mov.u32 	%r1530, 0;

BB0_113:
	shr.u32 	%r946, %r1526, 31;
	shl.b32 	%r947, %r1527, 1;
	or.b32  	%r1527, %r946, %r947;
	shl.b32 	%r1526, %r1526, 1;
	add.s32 	%r1530, %r1530, -1;
	setp.gt.s32 	%p109, %r1527, 0;
	@%p109 bra 	BB0_113;

BB0_114:
	mul.lo.s32 	%r1529, %r1527, -921707870;
	mov.u32 	%r950, -921707870;
	// inline asm
	mul.hi.u32 	%r948, %r1527, %r950;
	// inline asm
	setp.gt.s32 	%p110, %r948, 0;
	mov.u32 	%r1528, %r948;
	@%p110 bra 	BB0_115;
	bra.uni 	BB0_116;

BB0_115:
	shl.b32 	%r951, %r948, 1;
	shr.u32 	%r952, %r1529, 31;
	or.b32  	%r1528, %r951, %r952;
	mul.lo.s32 	%r1529, %r1527, -1843415740;
	add.s32 	%r1530, %r1530, -1;

BB0_116:
	setp.ne.s32 	%p111, %r1529, 0;
	selp.u32 	%r953, 1, 0, %p111;
	add.s32 	%r954, %r953, %r1528;
	shr.u32 	%r955, %r954, 8;
	shr.u32 	%r956, %r954, 7;
	and.b32  	%r957, %r956, 1;
	shl.b32 	%r958, %r1530, 23;
	add.s32 	%r959, %r958, %r955;
	add.s32 	%r960, %r959, %r957;
	add.s32 	%r961, %r960, 1056964608;
	or.b32  	%r962, %r961, %r1525;
	mov.b32 	 %f708, %r962;

BB0_117:
	add.s32 	%r219, %r1531, 1;
	and.b32  	%r963, %r219, 1;
	setp.eq.s32 	%p112, %r963, 0;
	mul.rn.f32 	%f66, %f708, %f708;
	@%p112 bra 	BB0_119;

	mov.f32 	%f411, 0f37CCF5CE;
	mul.rn.f32 	%f412, %f411, %f66;
	add.f32 	%f413, %f412, 0fBAB6061A;
	mul.rn.f32 	%f414, %f413, %f66;
	add.f32 	%f415, %f414, 0f3D2AAAA5;
	mul.rn.f32 	%f416, %f415, %f66;
	add.f32 	%f417, %f416, 0fBF000000;
	mul.rn.f32 	%f418, %f417, %f66;
	add.f32 	%f709, %f418, 0f3F800000;
	bra.uni 	BB0_120;

BB0_119:
	mov.f32 	%f419, 0fB94CA1F9;
	mul.rn.f32 	%f420, %f419, %f66;
	add.f32 	%f421, %f420, 0f3C08839E;
	mul.rn.f32 	%f422, %f421, %f66;
	add.f32 	%f423, %f422, 0fBE2AAAA3;
	mul.rn.f32 	%f424, %f423, %f66;
	mul.rn.f32 	%f425, %f424, %f708;
	add.f32 	%f709, %f425, %f708;

BB0_120:
	and.b32  	%r964, %r219, 2;
	setp.eq.s32 	%p113, %r964, 0;
	neg.f32 	%f428, %f709;
	selp.f32 	%f429, %f709, %f428, %p113;
	mul.f32 	%f430, %f429, %f12;
	mul.f32 	%f70, %f430, 0f3F000000;
	// inline asm
	abs.f32 	%f426, %f388;
	// inline asm
	setp.gt.f32 	%p114, %f426, 0f473BA700;
	@%p114 bra 	BB0_122;

	mov.f32 	%f433, 0f3F22F983;
	mul.rn.f32 	%f432, %f388, %f433;
	// inline asm
	cvt.rni.f32.f32 	%f431, %f432;
	// inline asm
	cvt.rzi.s32.f32 	%r1538, %f431;
	cvt.rn.f32.s32 	%f435, %r1538;
	mov.f32 	%f436, 0f3FC90000;
	mul.rn.f32 	%f437, %f435, %f436;
	sub.f32 	%f438, %f388, %f437;
	mov.f32 	%f439, 0f39FD8000;
	mul.rn.f32 	%f440, %f435, %f439;
	sub.f32 	%f441, %f438, %f440;
	mov.f32 	%f442, 0f34A88000;
	mul.rn.f32 	%f443, %f435, %f442;
	sub.f32 	%f444, %f441, %f443;
	mov.f32 	%f445, 0f2E85A309;
	mul.rn.f32 	%f446, %f435, %f445;
	sub.f32 	%f710, %f444, %f446;
	bra.uni 	BB0_132;

BB0_122:
	ld.const.u32 	%r966, [__GPU_i2opi_f];
	mov.u32 	%r982, -921707776;
	// inline asm
	mul.hi.u32 	%r965, %r966, %r982;
	// inline asm
	ld.const.u32 	%r969, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r983, %r969, -921707776;
	// inline asm
	mul.hi.u32 	%r968, %r969, %r982;
	// inline asm
	mad.lo.s32 	%r984, %r969, -921707776, %r965;
	setp.lt.u32 	%p115, %r984, %r983;
	selp.u32 	%r985, 1, 0, %p115;
	add.s32 	%r986, %r985, %r968;
	ld.const.u32 	%r972, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r987, %r972, -921707776;
	// inline asm
	mul.hi.u32 	%r971, %r972, %r982;
	// inline asm
	mad.lo.s32 	%r988, %r972, -921707776, %r986;
	setp.lt.u32 	%p116, %r988, %r987;
	selp.u32 	%r989, 1, 0, %p116;
	add.s32 	%r990, %r989, %r971;
	ld.const.u32 	%r975, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r991, %r975, -921707776;
	// inline asm
	mul.hi.u32 	%r974, %r975, %r982;
	// inline asm
	mad.lo.s32 	%r992, %r975, -921707776, %r990;
	setp.lt.u32 	%p117, %r992, %r991;
	selp.u32 	%r993, 1, 0, %p117;
	add.s32 	%r994, %r993, %r974;
	ld.const.u32 	%r978, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r995, %r978, -921707776;
	// inline asm
	mul.hi.u32 	%r977, %r978, %r982;
	// inline asm
	mad.lo.s32 	%r996, %r978, -921707776, %r994;
	setp.lt.u32 	%p118, %r996, %r995;
	selp.u32 	%r997, 1, 0, %p118;
	add.s32 	%r998, %r997, %r977;
	ld.const.u32 	%r981, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r999, %r981, -921707776;
	// inline asm
	mul.hi.u32 	%r980, %r981, %r982;
	// inline asm
	mad.lo.s32 	%r1000, %r981, -921707776, %r998;
	setp.lt.u32 	%p119, %r1000, %r999;
	selp.u32 	%r1001, 1, 0, %p119;
	add.s32 	%r1002, %r1001, %r980;
	mul.wide.u32 	%rl53, %r1002, 2;
	cvt.u32.u64 	%r1003, %rl53;
	and.b32  	%r1004, %r1003, -4;
	cvt.u64.u32 	%rl54, %r996;
	cvt.u64.u32 	%rl55, %r1000;
	shl.b64 	%rl56, %rl55, 32;
	or.b64  	%rl57, %rl54, %rl56;
	shr.u64 	%rl58, %rl57, 33;
	mul.wide.u32 	%rl59, %r1002, -2147483648;
	or.b64  	%rl60, %rl58, %rl59;
	cvt.u32.u64 	%r1005, %rl60;
	shr.u32 	%r1006, %r1005, 30;
	or.b32  	%r1534, %r1006, %r1004;
	shr.u64 	%rl61, %rl57, 31;
	cvt.u32.u64 	%r1007, %rl61;
	and.b32  	%r1533, %r1007, -4;
	and.b64  	%rl62, %rl61, 4294967294;
	cvt.u32.u64 	%r222, %rl62;
	setp.gt.u32 	%p120, %r222, 3;
	selp.u32 	%r1008, 1, 0, %p120;
	add.s32 	%r1009, %r1534, %r1008;
	setp.gt.u32 	%p121, %r1009, -2147483648;
	selp.u32 	%r1010, 1, 0, %p121;
	cvt.u64.u32 	%rl63, %r1002;
	shr.u64 	%rl64, %rl63, 31;
	cvt.u32.u64 	%r1011, %rl64;
	add.s32 	%r1538, %r1010, %r1011;
	@%p121 bra 	BB0_124;

	mov.u32 	%r1532, 0;
	bra.uni 	BB0_125;

BB0_124:
	not.b32 	%r1014, %r1534;
	neg.s32 	%r1533, %r1533;
	setp.lt.u32 	%p122, %r222, 4;
	selp.u32 	%r1015, 1, 0, %p122;
	add.s32 	%r1534, %r1015, %r1014;
	mov.u32 	%r1532, -2147483648;

BB0_125:
	setp.gt.s32 	%p123, %r1534, 0;
	@%p123 bra 	BB0_127;

	mov.u32 	%r1537, 0;
	bra.uni 	BB0_129;

BB0_127:
	mov.u32 	%r1537, 0;

BB0_128:
	shr.u32 	%r1018, %r1533, 31;
	shl.b32 	%r1019, %r1534, 1;
	or.b32  	%r1534, %r1018, %r1019;
	shl.b32 	%r1533, %r1533, 1;
	add.s32 	%r1537, %r1537, -1;
	setp.gt.s32 	%p124, %r1534, 0;
	@%p124 bra 	BB0_128;

BB0_129:
	mul.lo.s32 	%r1536, %r1534, -921707870;
	mov.u32 	%r1022, -921707870;
	// inline asm
	mul.hi.u32 	%r1020, %r1534, %r1022;
	// inline asm
	setp.gt.s32 	%p125, %r1020, 0;
	mov.u32 	%r1535, %r1020;
	@%p125 bra 	BB0_130;
	bra.uni 	BB0_131;

BB0_130:
	shl.b32 	%r1023, %r1020, 1;
	shr.u32 	%r1024, %r1536, 31;
	or.b32  	%r1535, %r1023, %r1024;
	mul.lo.s32 	%r1536, %r1534, -1843415740;
	add.s32 	%r1537, %r1537, -1;

BB0_131:
	setp.ne.s32 	%p126, %r1536, 0;
	selp.u32 	%r1025, 1, 0, %p126;
	add.s32 	%r1026, %r1025, %r1535;
	shr.u32 	%r1027, %r1026, 8;
	shr.u32 	%r1028, %r1026, 7;
	and.b32  	%r1029, %r1028, 1;
	shl.b32 	%r1030, %r1537, 23;
	add.s32 	%r1031, %r1030, %r1027;
	add.s32 	%r1032, %r1031, %r1029;
	add.s32 	%r1033, %r1032, 1056964608;
	or.b32  	%r1034, %r1033, %r1532;
	mov.b32 	 %f710, %r1034;

BB0_132:
	and.b32  	%r1035, %r1538, 1;
	setp.eq.s32 	%p127, %r1035, 0;
	mul.rn.f32 	%f74, %f710, %f710;
	@%p127 bra 	BB0_134;

	mov.f32 	%f447, 0f37CCF5CE;
	mul.rn.f32 	%f448, %f447, %f74;
	add.f32 	%f449, %f448, 0fBAB6061A;
	mul.rn.f32 	%f450, %f449, %f74;
	add.f32 	%f451, %f450, 0f3D2AAAA5;
	mul.rn.f32 	%f452, %f451, %f74;
	add.f32 	%f453, %f452, 0fBF000000;
	mul.rn.f32 	%f454, %f453, %f74;
	add.f32 	%f711, %f454, 0f3F800000;
	bra.uni 	BB0_135;

BB0_134:
	mov.f32 	%f455, 0fB94CA1F9;
	mul.rn.f32 	%f456, %f455, %f74;
	add.f32 	%f457, %f456, 0f3C08839E;
	mul.rn.f32 	%f458, %f457, %f74;
	add.f32 	%f459, %f458, 0fBE2AAAA3;
	mul.rn.f32 	%f460, %f459, %f74;
	mul.rn.f32 	%f461, %f460, %f710;
	add.f32 	%f711, %f461, %f710;

BB0_135:
	and.b32  	%r1036, %r1538, 2;
	setp.eq.s32 	%p128, %r1036, 0;
	neg.f32 	%f464, %f711;
	selp.f32 	%f465, %f711, %f464, %p128;
	mul.f32 	%f466, %f465, %f13;
	mul.f32 	%f467, %f466, 0f3F000000;
	add.f32 	%f468, %f70, %f467;
	max.f32 	%f78, %f468, %f127;
	mov.f32 	%f463, 0f3FFB53D2;
	// inline asm
	abs.f32 	%f462, %f463;
	// inline asm
	setp.gt.f32 	%p129, %f462, 0f473BA700;
	@%p129 bra 	BB0_137;

	mov.f32 	%f472, 0f3F22F983;
	mul.rn.f32 	%f471, %f463, %f472;
	// inline asm
	cvt.rni.f32.f32 	%f470, %f471;
	// inline asm
	cvt.rzi.s32.f32 	%r1545, %f470;
	cvt.rn.f32.s32 	%f474, %r1545;
	mov.f32 	%f475, 0f3FC90000;
	mul.rn.f32 	%f476, %f474, %f475;
	sub.f32 	%f477, %f463, %f476;
	mov.f32 	%f478, 0f39FD8000;
	mul.rn.f32 	%f479, %f474, %f478;
	sub.f32 	%f480, %f477, %f479;
	mov.f32 	%f481, 0f34A88000;
	mul.rn.f32 	%f482, %f474, %f481;
	sub.f32 	%f483, %f480, %f482;
	mov.f32 	%f484, 0f2E85A309;
	mul.rn.f32 	%f485, %f474, %f484;
	sub.f32 	%f712, %f483, %f485;
	bra.uni 	BB0_147;

BB0_137:
	ld.const.u32 	%r1038, [__GPU_i2opi_f];
	mov.u32 	%r1054, -78392832;
	// inline asm
	mul.hi.u32 	%r1037, %r1038, %r1054;
	// inline asm
	ld.const.u32 	%r1041, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1055, %r1041, -78392832;
	// inline asm
	mul.hi.u32 	%r1040, %r1041, %r1054;
	// inline asm
	mad.lo.s32 	%r1056, %r1041, -78392832, %r1037;
	setp.lt.u32 	%p130, %r1056, %r1055;
	selp.u32 	%r1057, 1, 0, %p130;
	add.s32 	%r1058, %r1057, %r1040;
	ld.const.u32 	%r1044, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1059, %r1044, -78392832;
	// inline asm
	mul.hi.u32 	%r1043, %r1044, %r1054;
	// inline asm
	mad.lo.s32 	%r1060, %r1044, -78392832, %r1058;
	setp.lt.u32 	%p131, %r1060, %r1059;
	selp.u32 	%r1061, 1, 0, %p131;
	add.s32 	%r1062, %r1061, %r1043;
	ld.const.u32 	%r1047, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1063, %r1047, -78392832;
	// inline asm
	mul.hi.u32 	%r1046, %r1047, %r1054;
	// inline asm
	mad.lo.s32 	%r1064, %r1047, -78392832, %r1062;
	setp.lt.u32 	%p132, %r1064, %r1063;
	selp.u32 	%r1065, 1, 0, %p132;
	add.s32 	%r1066, %r1065, %r1046;
	ld.const.u32 	%r1050, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1067, %r1050, -78392832;
	// inline asm
	mul.hi.u32 	%r1049, %r1050, %r1054;
	// inline asm
	mad.lo.s32 	%r1068, %r1050, -78392832, %r1066;
	setp.lt.u32 	%p133, %r1068, %r1067;
	selp.u32 	%r1069, 1, 0, %p133;
	add.s32 	%r1070, %r1069, %r1049;
	ld.const.u32 	%r1053, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1071, %r1053, -78392832;
	// inline asm
	mul.hi.u32 	%r1052, %r1053, %r1054;
	// inline asm
	mad.lo.s32 	%r1072, %r1053, -78392832, %r1070;
	setp.lt.u32 	%p134, %r1072, %r1071;
	selp.u32 	%r1073, 1, 0, %p134;
	add.s32 	%r1074, %r1073, %r1052;
	mul.wide.u32 	%rl65, %r1074, 2;
	cvt.u32.u64 	%r1075, %rl65;
	and.b32  	%r1076, %r1075, -4;
	cvt.u64.u32 	%rl66, %r1068;
	cvt.u64.u32 	%rl67, %r1072;
	shl.b64 	%rl68, %rl67, 32;
	or.b64  	%rl69, %rl66, %rl68;
	shr.u64 	%rl70, %rl69, 33;
	mul.wide.u32 	%rl71, %r1074, -2147483648;
	or.b64  	%rl72, %rl70, %rl71;
	cvt.u32.u64 	%r1077, %rl72;
	shr.u32 	%r1078, %r1077, 30;
	or.b32  	%r1541, %r1078, %r1076;
	shr.u64 	%rl73, %rl69, 31;
	cvt.u32.u64 	%r1079, %rl73;
	and.b32  	%r1540, %r1079, -4;
	and.b64  	%rl74, %rl73, 4294967294;
	cvt.u32.u64 	%r249, %rl74;
	setp.gt.u32 	%p135, %r249, 3;
	selp.u32 	%r1080, 1, 0, %p135;
	add.s32 	%r1081, %r1541, %r1080;
	setp.gt.u32 	%p136, %r1081, -2147483648;
	selp.u32 	%r1082, 1, 0, %p136;
	cvt.u64.u32 	%rl75, %r1074;
	shr.u64 	%rl76, %rl75, 31;
	cvt.u32.u64 	%r1083, %rl76;
	add.s32 	%r1545, %r1082, %r1083;
	@%p136 bra 	BB0_139;

	mov.u32 	%r1539, 0;
	bra.uni 	BB0_140;

BB0_139:
	not.b32 	%r1086, %r1541;
	neg.s32 	%r1540, %r1540;
	setp.lt.u32 	%p137, %r249, 4;
	selp.u32 	%r1087, 1, 0, %p137;
	add.s32 	%r1541, %r1087, %r1086;
	mov.u32 	%r1539, -2147483648;

BB0_140:
	setp.gt.s32 	%p138, %r1541, 0;
	@%p138 bra 	BB0_142;

	mov.u32 	%r1544, 0;
	bra.uni 	BB0_144;

BB0_142:
	mov.u32 	%r1544, 0;

BB0_143:
	shr.u32 	%r1090, %r1540, 31;
	shl.b32 	%r1091, %r1541, 1;
	or.b32  	%r1541, %r1090, %r1091;
	shl.b32 	%r1540, %r1540, 1;
	add.s32 	%r1544, %r1544, -1;
	setp.gt.s32 	%p139, %r1541, 0;
	@%p139 bra 	BB0_143;

BB0_144:
	mul.lo.s32 	%r1543, %r1541, -921707870;
	mov.u32 	%r1094, -921707870;
	// inline asm
	mul.hi.u32 	%r1092, %r1541, %r1094;
	// inline asm
	setp.gt.s32 	%p140, %r1092, 0;
	mov.u32 	%r1542, %r1092;
	@%p140 bra 	BB0_145;
	bra.uni 	BB0_146;

BB0_145:
	shl.b32 	%r1095, %r1092, 1;
	shr.u32 	%r1096, %r1543, 31;
	or.b32  	%r1542, %r1095, %r1096;
	mul.lo.s32 	%r1543, %r1541, -1843415740;
	add.s32 	%r1544, %r1544, -1;

BB0_146:
	setp.ne.s32 	%p141, %r1543, 0;
	selp.u32 	%r1097, 1, 0, %p141;
	add.s32 	%r1098, %r1097, %r1542;
	shr.u32 	%r1099, %r1098, 8;
	shr.u32 	%r1100, %r1098, 7;
	and.b32  	%r1101, %r1100, 1;
	shl.b32 	%r1102, %r1544, 23;
	add.s32 	%r1103, %r1102, %r1099;
	add.s32 	%r1104, %r1103, %r1101;
	add.s32 	%r1105, %r1104, 1056964608;
	or.b32  	%r1106, %r1105, %r1539;
	mov.b32 	 %f712, %r1106;

BB0_147:
	add.s32 	%r274, %r1545, 1;
	and.b32  	%r1107, %r274, 1;
	setp.eq.s32 	%p142, %r1107, 0;
	mul.rn.f32 	%f82, %f712, %f712;
	@%p142 bra 	BB0_149;

	mov.f32 	%f486, 0f37CCF5CE;
	mul.rn.f32 	%f487, %f486, %f82;
	add.f32 	%f488, %f487, 0fBAB6061A;
	mul.rn.f32 	%f489, %f488, %f82;
	add.f32 	%f490, %f489, 0f3D2AAAA5;
	mul.rn.f32 	%f491, %f490, %f82;
	add.f32 	%f492, %f491, 0fBF000000;
	mul.rn.f32 	%f493, %f492, %f82;
	add.f32 	%f713, %f493, 0f3F800000;
	bra.uni 	BB0_150;

BB0_149:
	mov.f32 	%f494, 0fB94CA1F9;
	mul.rn.f32 	%f495, %f494, %f82;
	add.f32 	%f496, %f495, 0f3C08839E;
	mul.rn.f32 	%f497, %f496, %f82;
	add.f32 	%f498, %f497, 0fBE2AAAA3;
	mul.rn.f32 	%f499, %f498, %f82;
	mul.rn.f32 	%f500, %f499, %f712;
	add.f32 	%f713, %f500, %f712;

BB0_150:
	and.b32  	%r1108, %r274, 2;
	setp.eq.s32 	%p143, %r1108, 0;
	neg.f32 	%f503, %f713;
	selp.f32 	%f504, %f713, %f503, %p143;
	mul.f32 	%f505, %f504, %f12;
	mul.f32 	%f86, %f505, 0f3F000000;
	// inline asm
	abs.f32 	%f501, %f463;
	// inline asm
	setp.gt.f32 	%p144, %f501, 0f473BA700;
	@%p144 bra 	BB0_152;

	mov.f32 	%f508, 0f3F22F983;
	mul.rn.f32 	%f507, %f463, %f508;
	// inline asm
	cvt.rni.f32.f32 	%f506, %f507;
	// inline asm
	cvt.rzi.s32.f32 	%r1552, %f506;
	cvt.rn.f32.s32 	%f510, %r1552;
	mov.f32 	%f511, 0f3FC90000;
	mul.rn.f32 	%f512, %f510, %f511;
	sub.f32 	%f513, %f463, %f512;
	mov.f32 	%f514, 0f39FD8000;
	mul.rn.f32 	%f515, %f510, %f514;
	sub.f32 	%f516, %f513, %f515;
	mov.f32 	%f517, 0f34A88000;
	mul.rn.f32 	%f518, %f510, %f517;
	sub.f32 	%f519, %f516, %f518;
	mov.f32 	%f520, 0f2E85A309;
	mul.rn.f32 	%f521, %f510, %f520;
	sub.f32 	%f714, %f519, %f521;
	bra.uni 	BB0_162;

BB0_152:
	ld.const.u32 	%r1110, [__GPU_i2opi_f];
	mov.u32 	%r1126, -78392832;
	// inline asm
	mul.hi.u32 	%r1109, %r1110, %r1126;
	// inline asm
	ld.const.u32 	%r1113, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1127, %r1113, -78392832;
	// inline asm
	mul.hi.u32 	%r1112, %r1113, %r1126;
	// inline asm
	mad.lo.s32 	%r1128, %r1113, -78392832, %r1109;
	setp.lt.u32 	%p145, %r1128, %r1127;
	selp.u32 	%r1129, 1, 0, %p145;
	add.s32 	%r1130, %r1129, %r1112;
	ld.const.u32 	%r1116, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1131, %r1116, -78392832;
	// inline asm
	mul.hi.u32 	%r1115, %r1116, %r1126;
	// inline asm
	mad.lo.s32 	%r1132, %r1116, -78392832, %r1130;
	setp.lt.u32 	%p146, %r1132, %r1131;
	selp.u32 	%r1133, 1, 0, %p146;
	add.s32 	%r1134, %r1133, %r1115;
	ld.const.u32 	%r1119, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1135, %r1119, -78392832;
	// inline asm
	mul.hi.u32 	%r1118, %r1119, %r1126;
	// inline asm
	mad.lo.s32 	%r1136, %r1119, -78392832, %r1134;
	setp.lt.u32 	%p147, %r1136, %r1135;
	selp.u32 	%r1137, 1, 0, %p147;
	add.s32 	%r1138, %r1137, %r1118;
	ld.const.u32 	%r1122, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1139, %r1122, -78392832;
	// inline asm
	mul.hi.u32 	%r1121, %r1122, %r1126;
	// inline asm
	mad.lo.s32 	%r1140, %r1122, -78392832, %r1138;
	setp.lt.u32 	%p148, %r1140, %r1139;
	selp.u32 	%r1141, 1, 0, %p148;
	add.s32 	%r1142, %r1141, %r1121;
	ld.const.u32 	%r1125, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1143, %r1125, -78392832;
	// inline asm
	mul.hi.u32 	%r1124, %r1125, %r1126;
	// inline asm
	mad.lo.s32 	%r1144, %r1125, -78392832, %r1142;
	setp.lt.u32 	%p149, %r1144, %r1143;
	selp.u32 	%r1145, 1, 0, %p149;
	add.s32 	%r1146, %r1145, %r1124;
	mul.wide.u32 	%rl77, %r1146, 2;
	cvt.u32.u64 	%r1147, %rl77;
	and.b32  	%r1148, %r1147, -4;
	cvt.u64.u32 	%rl78, %r1140;
	cvt.u64.u32 	%rl79, %r1144;
	shl.b64 	%rl80, %rl79, 32;
	or.b64  	%rl81, %rl78, %rl80;
	shr.u64 	%rl82, %rl81, 33;
	mul.wide.u32 	%rl83, %r1146, -2147483648;
	or.b64  	%rl84, %rl82, %rl83;
	cvt.u32.u64 	%r1149, %rl84;
	shr.u32 	%r1150, %r1149, 30;
	or.b32  	%r1548, %r1150, %r1148;
	shr.u64 	%rl85, %rl81, 31;
	cvt.u32.u64 	%r1151, %rl85;
	and.b32  	%r1547, %r1151, -4;
	and.b64  	%rl86, %rl85, 4294967294;
	cvt.u32.u64 	%r277, %rl86;
	setp.gt.u32 	%p150, %r277, 3;
	selp.u32 	%r1152, 1, 0, %p150;
	add.s32 	%r1153, %r1548, %r1152;
	setp.gt.u32 	%p151, %r1153, -2147483648;
	selp.u32 	%r1154, 1, 0, %p151;
	cvt.u64.u32 	%rl87, %r1146;
	shr.u64 	%rl88, %rl87, 31;
	cvt.u32.u64 	%r1155, %rl88;
	add.s32 	%r1552, %r1154, %r1155;
	@%p151 bra 	BB0_154;

	mov.u32 	%r1546, 0;
	bra.uni 	BB0_155;

BB0_154:
	not.b32 	%r1158, %r1548;
	neg.s32 	%r1547, %r1547;
	setp.lt.u32 	%p152, %r277, 4;
	selp.u32 	%r1159, 1, 0, %p152;
	add.s32 	%r1548, %r1159, %r1158;
	mov.u32 	%r1546, -2147483648;

BB0_155:
	setp.gt.s32 	%p153, %r1548, 0;
	@%p153 bra 	BB0_157;

	mov.u32 	%r1551, 0;
	bra.uni 	BB0_159;

BB0_157:
	mov.u32 	%r1551, 0;

BB0_158:
	shr.u32 	%r1162, %r1547, 31;
	shl.b32 	%r1163, %r1548, 1;
	or.b32  	%r1548, %r1162, %r1163;
	shl.b32 	%r1547, %r1547, 1;
	add.s32 	%r1551, %r1551, -1;
	setp.gt.s32 	%p154, %r1548, 0;
	@%p154 bra 	BB0_158;

BB0_159:
	mul.lo.s32 	%r1550, %r1548, -921707870;
	mov.u32 	%r1166, -921707870;
	// inline asm
	mul.hi.u32 	%r1164, %r1548, %r1166;
	// inline asm
	setp.gt.s32 	%p155, %r1164, 0;
	mov.u32 	%r1549, %r1164;
	@%p155 bra 	BB0_160;
	bra.uni 	BB0_161;

BB0_160:
	shl.b32 	%r1167, %r1164, 1;
	shr.u32 	%r1168, %r1550, 31;
	or.b32  	%r1549, %r1167, %r1168;
	mul.lo.s32 	%r1550, %r1548, -1843415740;
	add.s32 	%r1551, %r1551, -1;

BB0_161:
	setp.ne.s32 	%p156, %r1550, 0;
	selp.u32 	%r1169, 1, 0, %p156;
	add.s32 	%r1170, %r1169, %r1549;
	shr.u32 	%r1171, %r1170, 8;
	shr.u32 	%r1172, %r1170, 7;
	and.b32  	%r1173, %r1172, 1;
	shl.b32 	%r1174, %r1551, 23;
	add.s32 	%r1175, %r1174, %r1171;
	add.s32 	%r1176, %r1175, %r1173;
	add.s32 	%r1177, %r1176, 1056964608;
	or.b32  	%r1178, %r1177, %r1546;
	mov.b32 	 %f714, %r1178;

BB0_162:
	and.b32  	%r1179, %r1552, 1;
	setp.eq.s32 	%p157, %r1179, 0;
	mul.rn.f32 	%f90, %f714, %f714;
	@%p157 bra 	BB0_164;

	mov.f32 	%f522, 0f37CCF5CE;
	mul.rn.f32 	%f523, %f522, %f90;
	add.f32 	%f524, %f523, 0fBAB6061A;
	mul.rn.f32 	%f525, %f524, %f90;
	add.f32 	%f526, %f525, 0f3D2AAAA5;
	mul.rn.f32 	%f527, %f526, %f90;
	add.f32 	%f528, %f527, 0fBF000000;
	mul.rn.f32 	%f529, %f528, %f90;
	add.f32 	%f715, %f529, 0f3F800000;
	bra.uni 	BB0_165;

BB0_164:
	mov.f32 	%f530, 0fB94CA1F9;
	mul.rn.f32 	%f531, %f530, %f90;
	add.f32 	%f532, %f531, 0f3C08839E;
	mul.rn.f32 	%f533, %f532, %f90;
	add.f32 	%f534, %f533, 0fBE2AAAA3;
	mul.rn.f32 	%f535, %f534, %f90;
	mul.rn.f32 	%f536, %f535, %f714;
	add.f32 	%f715, %f536, %f714;

BB0_165:
	and.b32  	%r1180, %r1552, 2;
	setp.eq.s32 	%p158, %r1180, 0;
	neg.f32 	%f539, %f715;
	selp.f32 	%f540, %f715, %f539, %p158;
	mul.f32 	%f541, %f540, %f13;
	mul.f32 	%f542, %f541, 0f3F000000;
	add.f32 	%f543, %f86, %f542;
	max.f32 	%f94, %f543, %f127;
	mov.f32 	%f538, 0f4016CBE4;
	// inline asm
	abs.f32 	%f537, %f538;
	// inline asm
	setp.gt.f32 	%p159, %f537, 0f473BA700;
	@%p159 bra 	BB0_167;

	mov.f32 	%f547, 0f3F22F983;
	mul.rn.f32 	%f546, %f538, %f547;
	// inline asm
	cvt.rni.f32.f32 	%f545, %f546;
	// inline asm
	cvt.rzi.s32.f32 	%r1561, %f545;
	cvt.rn.f32.s32 	%f549, %r1561;
	mov.f32 	%f550, 0f3FC90000;
	mul.rn.f32 	%f551, %f549, %f550;
	sub.f32 	%f552, %f538, %f551;
	mov.f32 	%f553, 0f39FD8000;
	mul.rn.f32 	%f554, %f549, %f553;
	sub.f32 	%f555, %f552, %f554;
	mov.f32 	%f556, 0f34A88000;
	mul.rn.f32 	%f557, %f549, %f556;
	sub.f32 	%f558, %f555, %f557;
	mov.f32 	%f559, 0f2E85A309;
	mul.rn.f32 	%f560, %f549, %f559;
	sub.f32 	%f716, %f558, %f560;
	bra.uni 	BB0_177;

BB0_167:
	ld.const.u32 	%r1182, [__GPU_i2opi_f];
	mov.u32 	%r1198, -1765022720;
	// inline asm
	mul.hi.u32 	%r1181, %r1182, %r1198;
	// inline asm
	ld.const.u32 	%r1185, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1199, %r1185, -1765022720;
	// inline asm
	mul.hi.u32 	%r1184, %r1185, %r1198;
	// inline asm
	mad.lo.s32 	%r1200, %r1185, -1765022720, %r1181;
	setp.lt.u32 	%p160, %r1200, %r1199;
	selp.u32 	%r1201, 1, 0, %p160;
	add.s32 	%r1202, %r1201, %r1184;
	ld.const.u32 	%r1188, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1203, %r1188, -1765022720;
	// inline asm
	mul.hi.u32 	%r1187, %r1188, %r1198;
	// inline asm
	mad.lo.s32 	%r1204, %r1188, -1765022720, %r1202;
	setp.lt.u32 	%p161, %r1204, %r1203;
	selp.u32 	%r1205, 1, 0, %p161;
	add.s32 	%r1206, %r1205, %r1187;
	ld.const.u32 	%r1191, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1207, %r1191, -1765022720;
	// inline asm
	mul.hi.u32 	%r1190, %r1191, %r1198;
	// inline asm
	mad.lo.s32 	%r1208, %r1191, -1765022720, %r1206;
	setp.lt.u32 	%p162, %r1208, %r1207;
	selp.u32 	%r1209, 1, 0, %p162;
	add.s32 	%r1210, %r1209, %r1190;
	ld.const.u32 	%r1194, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1211, %r1194, -1765022720;
	// inline asm
	mul.hi.u32 	%r1193, %r1194, %r1198;
	// inline asm
	mad.lo.s32 	%r1212, %r1194, -1765022720, %r1210;
	setp.lt.u32 	%p163, %r1212, %r1211;
	selp.u32 	%r1213, 1, 0, %p163;
	add.s32 	%r1214, %r1213, %r1193;
	ld.const.u32 	%r1197, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1215, %r1197, -1765022720;
	// inline asm
	mul.hi.u32 	%r1196, %r1197, %r1198;
	// inline asm
	mad.lo.s32 	%r1216, %r1197, -1765022720, %r1214;
	setp.lt.u32 	%p164, %r1216, %r1215;
	selp.u32 	%r1217, 1, 0, %p164;
	add.s32 	%r1218, %r1217, %r1196;
	shr.u32 	%r1219, %r1218, 30;
	shl.b32 	%r1220, %r1218, 2;
	cvt.u64.u32 	%rl89, %r1216;
	shl.b64 	%rl90, %rl89, 32;
	shr.u64 	%rl91, %rl90, 62;
	cvt.u32.u64 	%r1221, %rl91;
	or.b32  	%r1557, %r1221, %r1220;
	shl.b32 	%r304, %r1216, 2;
	setp.ne.s32 	%p165, %r304, 0;
	selp.u32 	%r1222, 1, 0, %p165;
	add.s32 	%r1223, %r1222, %r1557;
	setp.gt.u32 	%p166, %r1223, -2147483648;
	selp.u32 	%r1224, 1, 0, %p166;
	add.s32 	%r1561, %r1224, %r1219;
	@%p166 bra 	BB0_169;

	mov.u32 	%r1553, 0;
	mov.u32 	%r1556, %r304;
	bra.uni 	BB0_170;

BB0_169:
	not.b32 	%r1227, %r1557;
	neg.s32 	%r306, %r304;
	setp.eq.s32 	%p167, %r304, 0;
	selp.u32 	%r1228, 1, 0, %p167;
	add.s32 	%r1557, %r1228, %r1227;
	mov.u32 	%r1553, -2147483648;
	mov.u32 	%r1556, %r306;

BB0_170:
	mov.u32 	%r1555, %r1556;
	setp.gt.s32 	%p168, %r1557, 0;
	@%p168 bra 	BB0_172;

	mov.u32 	%r1560, 0;
	bra.uni 	BB0_174;

BB0_172:
	mov.u32 	%r1560, 0;

BB0_173:
	shr.u32 	%r1231, %r1555, 31;
	shl.b32 	%r1232, %r1557, 1;
	or.b32  	%r1557, %r1231, %r1232;
	shl.b32 	%r1555, %r1555, 1;
	add.s32 	%r1560, %r1560, -1;
	setp.gt.s32 	%p169, %r1557, 0;
	@%p169 bra 	BB0_173;

BB0_174:
	mul.lo.s32 	%r1559, %r1557, -921707870;
	mov.u32 	%r1235, -921707870;
	// inline asm
	mul.hi.u32 	%r1233, %r1557, %r1235;
	// inline asm
	setp.gt.s32 	%p170, %r1233, 0;
	mov.u32 	%r1558, %r1233;
	@%p170 bra 	BB0_175;
	bra.uni 	BB0_176;

BB0_175:
	shl.b32 	%r1236, %r1233, 1;
	shr.u32 	%r1237, %r1559, 31;
	or.b32  	%r1558, %r1236, %r1237;
	mul.lo.s32 	%r1559, %r1557, -1843415740;
	add.s32 	%r1560, %r1560, -1;

BB0_176:
	setp.ne.s32 	%p171, %r1559, 0;
	selp.u32 	%r1238, 1, 0, %p171;
	add.s32 	%r1239, %r1238, %r1558;
	shr.u32 	%r1240, %r1239, 8;
	shr.u32 	%r1241, %r1239, 7;
	and.b32  	%r1242, %r1241, 1;
	shl.b32 	%r1243, %r1560, 23;
	add.s32 	%r1244, %r1243, %r1240;
	add.s32 	%r1245, %r1244, %r1242;
	add.s32 	%r1246, %r1245, 1056964608;
	or.b32  	%r1247, %r1246, %r1553;
	mov.b32 	 %f716, %r1247;

BB0_177:
	add.s32 	%r328, %r1561, 1;
	and.b32  	%r1248, %r328, 1;
	setp.eq.s32 	%p172, %r1248, 0;
	mul.rn.f32 	%f98, %f716, %f716;
	@%p172 bra 	BB0_179;

	mov.f32 	%f561, 0f37CCF5CE;
	mul.rn.f32 	%f562, %f561, %f98;
	add.f32 	%f563, %f562, 0fBAB6061A;
	mul.rn.f32 	%f564, %f563, %f98;
	add.f32 	%f565, %f564, 0f3D2AAAA5;
	mul.rn.f32 	%f566, %f565, %f98;
	add.f32 	%f567, %f566, 0fBF000000;
	mul.rn.f32 	%f568, %f567, %f98;
	add.f32 	%f717, %f568, 0f3F800000;
	bra.uni 	BB0_180;

BB0_179:
	mov.f32 	%f569, 0fB94CA1F9;
	mul.rn.f32 	%f570, %f569, %f98;
	add.f32 	%f571, %f570, 0f3C08839E;
	mul.rn.f32 	%f572, %f571, %f98;
	add.f32 	%f573, %f572, 0fBE2AAAA3;
	mul.rn.f32 	%f574, %f573, %f98;
	mul.rn.f32 	%f575, %f574, %f716;
	add.f32 	%f717, %f575, %f716;

BB0_180:
	and.b32  	%r1249, %r328, 2;
	setp.eq.s32 	%p173, %r1249, 0;
	neg.f32 	%f578, %f717;
	selp.f32 	%f579, %f717, %f578, %p173;
	mul.f32 	%f580, %f579, %f12;
	mul.f32 	%f102, %f580, 0f3F000000;
	// inline asm
	abs.f32 	%f576, %f538;
	// inline asm
	setp.gt.f32 	%p174, %f576, 0f473BA700;
	@%p174 bra 	BB0_182;

	mov.f32 	%f583, 0f3F22F983;
	mul.rn.f32 	%f582, %f538, %f583;
	// inline asm
	cvt.rni.f32.f32 	%f581, %f582;
	// inline asm
	cvt.rzi.s32.f32 	%r1570, %f581;
	cvt.rn.f32.s32 	%f585, %r1570;
	mov.f32 	%f586, 0f3FC90000;
	mul.rn.f32 	%f587, %f585, %f586;
	sub.f32 	%f588, %f538, %f587;
	mov.f32 	%f589, 0f39FD8000;
	mul.rn.f32 	%f590, %f585, %f589;
	sub.f32 	%f591, %f588, %f590;
	mov.f32 	%f592, 0f34A88000;
	mul.rn.f32 	%f593, %f585, %f592;
	sub.f32 	%f594, %f591, %f593;
	mov.f32 	%f595, 0f2E85A309;
	mul.rn.f32 	%f596, %f585, %f595;
	sub.f32 	%f718, %f594, %f596;
	bra.uni 	BB0_192;

BB0_182:
	ld.const.u32 	%r1251, [__GPU_i2opi_f];
	mov.u32 	%r1267, -1765022720;
	// inline asm
	mul.hi.u32 	%r1250, %r1251, %r1267;
	// inline asm
	ld.const.u32 	%r1254, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1268, %r1254, -1765022720;
	// inline asm
	mul.hi.u32 	%r1253, %r1254, %r1267;
	// inline asm
	mad.lo.s32 	%r1269, %r1254, -1765022720, %r1250;
	setp.lt.u32 	%p175, %r1269, %r1268;
	selp.u32 	%r1270, 1, 0, %p175;
	add.s32 	%r1271, %r1270, %r1253;
	ld.const.u32 	%r1257, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1272, %r1257, -1765022720;
	// inline asm
	mul.hi.u32 	%r1256, %r1257, %r1267;
	// inline asm
	mad.lo.s32 	%r1273, %r1257, -1765022720, %r1271;
	setp.lt.u32 	%p176, %r1273, %r1272;
	selp.u32 	%r1274, 1, 0, %p176;
	add.s32 	%r1275, %r1274, %r1256;
	ld.const.u32 	%r1260, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1276, %r1260, -1765022720;
	// inline asm
	mul.hi.u32 	%r1259, %r1260, %r1267;
	// inline asm
	mad.lo.s32 	%r1277, %r1260, -1765022720, %r1275;
	setp.lt.u32 	%p177, %r1277, %r1276;
	selp.u32 	%r1278, 1, 0, %p177;
	add.s32 	%r1279, %r1278, %r1259;
	ld.const.u32 	%r1263, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1280, %r1263, -1765022720;
	// inline asm
	mul.hi.u32 	%r1262, %r1263, %r1267;
	// inline asm
	mad.lo.s32 	%r1281, %r1263, -1765022720, %r1279;
	setp.lt.u32 	%p178, %r1281, %r1280;
	selp.u32 	%r1282, 1, 0, %p178;
	add.s32 	%r1283, %r1282, %r1262;
	ld.const.u32 	%r1266, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1284, %r1266, -1765022720;
	// inline asm
	mul.hi.u32 	%r1265, %r1266, %r1267;
	// inline asm
	mad.lo.s32 	%r1285, %r1266, -1765022720, %r1283;
	setp.lt.u32 	%p179, %r1285, %r1284;
	selp.u32 	%r1286, 1, 0, %p179;
	add.s32 	%r1287, %r1286, %r1265;
	shr.u32 	%r1288, %r1287, 30;
	shl.b32 	%r1289, %r1287, 2;
	cvt.u64.u32 	%rl92, %r1285;
	shl.b64 	%rl93, %rl92, 32;
	shr.u64 	%rl94, %rl93, 62;
	cvt.u32.u64 	%r1290, %rl94;
	or.b32  	%r1566, %r1290, %r1289;
	shl.b32 	%r331, %r1285, 2;
	setp.ne.s32 	%p180, %r331, 0;
	selp.u32 	%r1291, 1, 0, %p180;
	add.s32 	%r1292, %r1291, %r1566;
	setp.gt.u32 	%p181, %r1292, -2147483648;
	selp.u32 	%r1293, 1, 0, %p181;
	add.s32 	%r1570, %r1293, %r1288;
	@%p181 bra 	BB0_184;

	mov.u32 	%r1562, 0;
	mov.u32 	%r1565, %r331;
	bra.uni 	BB0_185;

BB0_184:
	not.b32 	%r1296, %r1566;
	neg.s32 	%r333, %r331;
	setp.eq.s32 	%p182, %r331, 0;
	selp.u32 	%r1297, 1, 0, %p182;
	add.s32 	%r1566, %r1297, %r1296;
	mov.u32 	%r1562, -2147483648;
	mov.u32 	%r1565, %r333;

BB0_185:
	mov.u32 	%r1564, %r1565;
	setp.gt.s32 	%p183, %r1566, 0;
	@%p183 bra 	BB0_187;

	mov.u32 	%r1569, 0;
	bra.uni 	BB0_189;

BB0_187:
	mov.u32 	%r1569, 0;

BB0_188:
	shr.u32 	%r1300, %r1564, 31;
	shl.b32 	%r1301, %r1566, 1;
	or.b32  	%r1566, %r1300, %r1301;
	shl.b32 	%r1564, %r1564, 1;
	add.s32 	%r1569, %r1569, -1;
	setp.gt.s32 	%p184, %r1566, 0;
	@%p184 bra 	BB0_188;

BB0_189:
	mul.lo.s32 	%r1568, %r1566, -921707870;
	mov.u32 	%r1304, -921707870;
	// inline asm
	mul.hi.u32 	%r1302, %r1566, %r1304;
	// inline asm
	setp.gt.s32 	%p185, %r1302, 0;
	mov.u32 	%r1567, %r1302;
	@%p185 bra 	BB0_190;
	bra.uni 	BB0_191;

BB0_190:
	shl.b32 	%r1305, %r1302, 1;
	shr.u32 	%r1306, %r1568, 31;
	or.b32  	%r1567, %r1305, %r1306;
	mul.lo.s32 	%r1568, %r1566, -1843415740;
	add.s32 	%r1569, %r1569, -1;

BB0_191:
	setp.ne.s32 	%p186, %r1568, 0;
	selp.u32 	%r1307, 1, 0, %p186;
	add.s32 	%r1308, %r1307, %r1567;
	shr.u32 	%r1309, %r1308, 8;
	shr.u32 	%r1310, %r1308, 7;
	and.b32  	%r1311, %r1310, 1;
	shl.b32 	%r1312, %r1569, 23;
	add.s32 	%r1313, %r1312, %r1309;
	add.s32 	%r1314, %r1313, %r1311;
	add.s32 	%r1315, %r1314, 1056964608;
	or.b32  	%r1316, %r1315, %r1562;
	mov.b32 	 %f718, %r1316;

BB0_192:
	and.b32  	%r1317, %r1570, 1;
	setp.eq.s32 	%p187, %r1317, 0;
	mul.rn.f32 	%f106, %f718, %f718;
	@%p187 bra 	BB0_194;

	mov.f32 	%f597, 0f37CCF5CE;
	mul.rn.f32 	%f598, %f597, %f106;
	add.f32 	%f599, %f598, 0fBAB6061A;
	mul.rn.f32 	%f600, %f599, %f106;
	add.f32 	%f601, %f600, 0f3D2AAAA5;
	mul.rn.f32 	%f602, %f601, %f106;
	add.f32 	%f603, %f602, 0fBF000000;
	mul.rn.f32 	%f604, %f603, %f106;
	add.f32 	%f719, %f604, 0f3F800000;
	bra.uni 	BB0_195;

BB0_194:
	mov.f32 	%f605, 0fB94CA1F9;
	mul.rn.f32 	%f606, %f605, %f106;
	add.f32 	%f607, %f606, 0f3C08839E;
	mul.rn.f32 	%f608, %f607, %f106;
	add.f32 	%f609, %f608, 0fBE2AAAA3;
	mul.rn.f32 	%f610, %f609, %f106;
	mul.rn.f32 	%f611, %f610, %f718;
	add.f32 	%f719, %f611, %f718;

BB0_195:
	and.b32  	%r1318, %r1570, 2;
	setp.eq.s32 	%p188, %r1318, 0;
	neg.f32 	%f614, %f719;
	selp.f32 	%f615, %f719, %f614, %p188;
	mul.f32 	%f616, %f615, %f13;
	mul.f32 	%f617, %f616, 0f3F000000;
	add.f32 	%f618, %f102, %f617;
	max.f32 	%f110, %f618, %f127;
	mov.f32 	%f613, 0f402FEDE0;
	// inline asm
	abs.f32 	%f612, %f613;
	// inline asm
	setp.gt.f32 	%p189, %f612, 0f473BA700;
	@%p189 bra 	BB0_197;

	mov.f32 	%f622, 0f3F22F983;
	mul.rn.f32 	%f621, %f613, %f622;
	// inline asm
	cvt.rni.f32.f32 	%f620, %f621;
	// inline asm
	cvt.rzi.s32.f32 	%r1579, %f620;
	cvt.rn.f32.s32 	%f624, %r1579;
	mov.f32 	%f625, 0f3FC90000;
	mul.rn.f32 	%f626, %f624, %f625;
	sub.f32 	%f627, %f613, %f626;
	mov.f32 	%f628, 0f39FD8000;
	mul.rn.f32 	%f629, %f624, %f628;
	sub.f32 	%f630, %f627, %f629;
	mov.f32 	%f631, 0f34A88000;
	mul.rn.f32 	%f632, %f624, %f631;
	sub.f32 	%f633, %f630, %f632;
	mov.f32 	%f634, 0f2E85A309;
	mul.rn.f32 	%f635, %f624, %f634;
	sub.f32 	%f720, %f633, %f635;
	bra.uni 	BB0_207;

BB0_197:
	ld.const.u32 	%r1320, [__GPU_i2opi_f];
	mov.u32 	%r1336, -1343365120;
	// inline asm
	mul.hi.u32 	%r1319, %r1320, %r1336;
	// inline asm
	ld.const.u32 	%r1323, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1337, %r1323, -1343365120;
	// inline asm
	mul.hi.u32 	%r1322, %r1323, %r1336;
	// inline asm
	mad.lo.s32 	%r1338, %r1323, -1343365120, %r1319;
	setp.lt.u32 	%p190, %r1338, %r1337;
	selp.u32 	%r1339, 1, 0, %p190;
	add.s32 	%r1340, %r1339, %r1322;
	ld.const.u32 	%r1326, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1341, %r1326, -1343365120;
	// inline asm
	mul.hi.u32 	%r1325, %r1326, %r1336;
	// inline asm
	mad.lo.s32 	%r1342, %r1326, -1343365120, %r1340;
	setp.lt.u32 	%p191, %r1342, %r1341;
	selp.u32 	%r1343, 1, 0, %p191;
	add.s32 	%r1344, %r1343, %r1325;
	ld.const.u32 	%r1329, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1345, %r1329, -1343365120;
	// inline asm
	mul.hi.u32 	%r1328, %r1329, %r1336;
	// inline asm
	mad.lo.s32 	%r1346, %r1329, -1343365120, %r1344;
	setp.lt.u32 	%p192, %r1346, %r1345;
	selp.u32 	%r1347, 1, 0, %p192;
	add.s32 	%r1348, %r1347, %r1328;
	ld.const.u32 	%r1332, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1349, %r1332, -1343365120;
	// inline asm
	mul.hi.u32 	%r1331, %r1332, %r1336;
	// inline asm
	mad.lo.s32 	%r1350, %r1332, -1343365120, %r1348;
	setp.lt.u32 	%p193, %r1350, %r1349;
	selp.u32 	%r1351, 1, 0, %p193;
	add.s32 	%r1352, %r1351, %r1331;
	ld.const.u32 	%r1335, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1353, %r1335, -1343365120;
	// inline asm
	mul.hi.u32 	%r1334, %r1335, %r1336;
	// inline asm
	mad.lo.s32 	%r1354, %r1335, -1343365120, %r1352;
	setp.lt.u32 	%p194, %r1354, %r1353;
	selp.u32 	%r1355, 1, 0, %p194;
	add.s32 	%r1356, %r1355, %r1334;
	shr.u32 	%r1357, %r1356, 30;
	shl.b32 	%r1358, %r1356, 2;
	cvt.u64.u32 	%rl95, %r1354;
	shl.b64 	%rl96, %rl95, 32;
	shr.u64 	%rl97, %rl96, 62;
	cvt.u32.u64 	%r1359, %rl97;
	or.b32  	%r1575, %r1359, %r1358;
	shl.b32 	%r357, %r1354, 2;
	setp.ne.s32 	%p195, %r357, 0;
	selp.u32 	%r1360, 1, 0, %p195;
	add.s32 	%r1361, %r1360, %r1575;
	setp.gt.u32 	%p196, %r1361, -2147483648;
	selp.u32 	%r1362, 1, 0, %p196;
	add.s32 	%r1579, %r1362, %r1357;
	@%p196 bra 	BB0_199;

	mov.u32 	%r1571, 0;
	mov.u32 	%r1574, %r357;
	bra.uni 	BB0_200;

BB0_199:
	not.b32 	%r1365, %r1575;
	neg.s32 	%r359, %r357;
	setp.eq.s32 	%p197, %r357, 0;
	selp.u32 	%r1366, 1, 0, %p197;
	add.s32 	%r1575, %r1366, %r1365;
	mov.u32 	%r1571, -2147483648;
	mov.u32 	%r1574, %r359;

BB0_200:
	mov.u32 	%r1573, %r1574;
	setp.gt.s32 	%p198, %r1575, 0;
	@%p198 bra 	BB0_202;

	mov.u32 	%r1578, 0;
	bra.uni 	BB0_204;

BB0_202:
	mov.u32 	%r1578, 0;

BB0_203:
	shr.u32 	%r1369, %r1573, 31;
	shl.b32 	%r1370, %r1575, 1;
	or.b32  	%r1575, %r1369, %r1370;
	shl.b32 	%r1573, %r1573, 1;
	add.s32 	%r1578, %r1578, -1;
	setp.gt.s32 	%p199, %r1575, 0;
	@%p199 bra 	BB0_203;

BB0_204:
	mul.lo.s32 	%r1577, %r1575, -921707870;
	mov.u32 	%r1373, -921707870;
	// inline asm
	mul.hi.u32 	%r1371, %r1575, %r1373;
	// inline asm
	setp.gt.s32 	%p200, %r1371, 0;
	mov.u32 	%r1576, %r1371;
	@%p200 bra 	BB0_205;
	bra.uni 	BB0_206;

BB0_205:
	shl.b32 	%r1374, %r1371, 1;
	shr.u32 	%r1375, %r1577, 31;
	or.b32  	%r1576, %r1374, %r1375;
	mul.lo.s32 	%r1577, %r1575, -1843415740;
	add.s32 	%r1578, %r1578, -1;

BB0_206:
	setp.ne.s32 	%p201, %r1577, 0;
	selp.u32 	%r1376, 1, 0, %p201;
	add.s32 	%r1377, %r1376, %r1576;
	shr.u32 	%r1378, %r1377, 8;
	shr.u32 	%r1379, %r1377, 7;
	and.b32  	%r1380, %r1379, 1;
	shl.b32 	%r1381, %r1578, 23;
	add.s32 	%r1382, %r1381, %r1378;
	add.s32 	%r1383, %r1382, %r1380;
	add.s32 	%r1384, %r1383, 1056964608;
	or.b32  	%r1385, %r1384, %r1571;
	mov.b32 	 %f720, %r1385;

BB0_207:
	add.s32 	%r381, %r1579, 1;
	and.b32  	%r1386, %r381, 1;
	setp.eq.s32 	%p202, %r1386, 0;
	mul.rn.f32 	%f114, %f720, %f720;
	@%p202 bra 	BB0_209;

	mov.f32 	%f636, 0f37CCF5CE;
	mul.rn.f32 	%f637, %f636, %f114;
	add.f32 	%f638, %f637, 0fBAB6061A;
	mul.rn.f32 	%f639, %f638, %f114;
	add.f32 	%f640, %f639, 0f3D2AAAA5;
	mul.rn.f32 	%f641, %f640, %f114;
	add.f32 	%f642, %f641, 0fBF000000;
	mul.rn.f32 	%f643, %f642, %f114;
	add.f32 	%f721, %f643, 0f3F800000;
	bra.uni 	BB0_210;

BB0_209:
	mov.f32 	%f644, 0fB94CA1F9;
	mul.rn.f32 	%f645, %f644, %f114;
	add.f32 	%f646, %f645, 0f3C08839E;
	mul.rn.f32 	%f647, %f646, %f114;
	add.f32 	%f648, %f647, 0fBE2AAAA3;
	mul.rn.f32 	%f649, %f648, %f114;
	mul.rn.f32 	%f650, %f649, %f720;
	add.f32 	%f721, %f650, %f720;

BB0_210:
	and.b32  	%r1387, %r381, 2;
	setp.eq.s32 	%p203, %r1387, 0;
	neg.f32 	%f653, %f721;
	selp.f32 	%f654, %f721, %f653, %p203;
	mul.f32 	%f655, %f654, %f12;
	mul.f32 	%f118, %f655, 0f3F000000;
	// inline asm
	abs.f32 	%f651, %f613;
	// inline asm
	setp.gt.f32 	%p204, %f651, 0f473BA700;
	@%p204 bra 	BB0_212;

	mov.f32 	%f658, 0f3F22F983;
	mul.rn.f32 	%f657, %f613, %f658;
	// inline asm
	cvt.rni.f32.f32 	%f656, %f657;
	// inline asm
	cvt.rzi.s32.f32 	%r1588, %f656;
	cvt.rn.f32.s32 	%f660, %r1588;
	mov.f32 	%f661, 0f3FC90000;
	mul.rn.f32 	%f662, %f660, %f661;
	sub.f32 	%f663, %f613, %f662;
	mov.f32 	%f664, 0f39FD8000;
	mul.rn.f32 	%f665, %f660, %f664;
	sub.f32 	%f666, %f663, %f665;
	mov.f32 	%f667, 0f34A88000;
	mul.rn.f32 	%f668, %f660, %f667;
	sub.f32 	%f669, %f666, %f668;
	mov.f32 	%f670, 0f2E85A309;
	mul.rn.f32 	%f671, %f660, %f670;
	sub.f32 	%f722, %f669, %f671;
	bra.uni 	BB0_222;

BB0_212:
	ld.const.u32 	%r1389, [__GPU_i2opi_f];
	mov.u32 	%r1405, -1343365120;
	// inline asm
	mul.hi.u32 	%r1388, %r1389, %r1405;
	// inline asm
	ld.const.u32 	%r1392, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1406, %r1392, -1343365120;
	// inline asm
	mul.hi.u32 	%r1391, %r1392, %r1405;
	// inline asm
	mad.lo.s32 	%r1407, %r1392, -1343365120, %r1388;
	setp.lt.u32 	%p205, %r1407, %r1406;
	selp.u32 	%r1408, 1, 0, %p205;
	add.s32 	%r1409, %r1408, %r1391;
	ld.const.u32 	%r1395, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1410, %r1395, -1343365120;
	// inline asm
	mul.hi.u32 	%r1394, %r1395, %r1405;
	// inline asm
	mad.lo.s32 	%r1411, %r1395, -1343365120, %r1409;
	setp.lt.u32 	%p206, %r1411, %r1410;
	selp.u32 	%r1412, 1, 0, %p206;
	add.s32 	%r1413, %r1412, %r1394;
	ld.const.u32 	%r1398, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1414, %r1398, -1343365120;
	// inline asm
	mul.hi.u32 	%r1397, %r1398, %r1405;
	// inline asm
	mad.lo.s32 	%r1415, %r1398, -1343365120, %r1413;
	setp.lt.u32 	%p207, %r1415, %r1414;
	selp.u32 	%r1416, 1, 0, %p207;
	add.s32 	%r1417, %r1416, %r1397;
	ld.const.u32 	%r1401, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1418, %r1401, -1343365120;
	// inline asm
	mul.hi.u32 	%r1400, %r1401, %r1405;
	// inline asm
	mad.lo.s32 	%r1419, %r1401, -1343365120, %r1417;
	setp.lt.u32 	%p208, %r1419, %r1418;
	selp.u32 	%r1420, 1, 0, %p208;
	add.s32 	%r1421, %r1420, %r1400;
	ld.const.u32 	%r1404, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1422, %r1404, -1343365120;
	// inline asm
	mul.hi.u32 	%r1403, %r1404, %r1405;
	// inline asm
	mad.lo.s32 	%r1423, %r1404, -1343365120, %r1421;
	setp.lt.u32 	%p209, %r1423, %r1422;
	selp.u32 	%r1424, 1, 0, %p209;
	add.s32 	%r1425, %r1424, %r1403;
	shr.u32 	%r1426, %r1425, 30;
	shl.b32 	%r1427, %r1425, 2;
	shr.u32 	%r1428, %r1423, 30;
	or.b32  	%r1584, %r1428, %r1427;
	shl.b32 	%r384, %r1423, 2;
	setp.ne.s32 	%p210, %r384, 0;
	selp.u32 	%r1429, 1, 0, %p210;
	add.s32 	%r1430, %r1429, %r1584;
	setp.gt.u32 	%p211, %r1430, -2147483648;
	selp.u32 	%r1431, 1, 0, %p211;
	add.s32 	%r1588, %r1431, %r1426;
	@%p211 bra 	BB0_214;

	mov.u32 	%r1580, 0;
	mov.u32 	%r1583, %r384;
	bra.uni 	BB0_215;

BB0_214:
	not.b32 	%r1434, %r1584;
	neg.s32 	%r386, %r384;
	setp.eq.s32 	%p212, %r384, 0;
	selp.u32 	%r1435, 1, 0, %p212;
	add.s32 	%r1584, %r1435, %r1434;
	mov.u32 	%r1580, -2147483648;
	mov.u32 	%r1583, %r386;

BB0_215:
	mov.u32 	%r1582, %r1583;
	setp.gt.s32 	%p213, %r1584, 0;
	@%p213 bra 	BB0_217;

	mov.u32 	%r1587, 0;
	bra.uni 	BB0_219;

BB0_217:
	mov.u32 	%r1587, 0;

BB0_218:
	shr.u32 	%r1438, %r1582, 31;
	shl.b32 	%r1439, %r1584, 1;
	or.b32  	%r1584, %r1438, %r1439;
	shl.b32 	%r1582, %r1582, 1;
	add.s32 	%r1587, %r1587, -1;
	setp.gt.s32 	%p214, %r1584, 0;
	@%p214 bra 	BB0_218;

BB0_219:
	mul.lo.s32 	%r1586, %r1584, -921707870;
	mov.u32 	%r1442, -921707870;
	// inline asm
	mul.hi.u32 	%r1440, %r1584, %r1442;
	// inline asm
	setp.gt.s32 	%p215, %r1440, 0;
	mov.u32 	%r1585, %r1440;
	@%p215 bra 	BB0_220;
	bra.uni 	BB0_221;

BB0_220:
	shl.b32 	%r1443, %r1440, 1;
	shr.u32 	%r1444, %r1586, 31;
	or.b32  	%r1585, %r1443, %r1444;
	mul.lo.s32 	%r1586, %r1584, -1843415740;
	add.s32 	%r1587, %r1587, -1;

BB0_221:
	setp.ne.s32 	%p216, %r1586, 0;
	selp.u32 	%r1445, 1, 0, %p216;
	add.s32 	%r1446, %r1445, %r1585;
	shr.u32 	%r1447, %r1446, 8;
	shr.u32 	%r1448, %r1446, 7;
	and.b32  	%r1449, %r1448, 1;
	shl.b32 	%r1450, %r1587, 23;
	add.s32 	%r1451, %r1450, %r1447;
	add.s32 	%r1452, %r1451, %r1449;
	add.s32 	%r1453, %r1452, 1056964608;
	or.b32  	%r1454, %r1453, %r1580;
	mov.b32 	 %f722, %r1454;

BB0_222:
	and.b32  	%r1455, %r1588, 1;
	setp.eq.s32 	%p217, %r1455, 0;
	mul.rn.f32 	%f122, %f722, %f722;
	@%p217 bra 	BB0_224;

	mov.f32 	%f672, 0f37CCF5CE;
	mul.rn.f32 	%f673, %f672, %f122;
	add.f32 	%f674, %f673, 0fBAB6061A;
	mul.rn.f32 	%f675, %f674, %f122;
	add.f32 	%f676, %f675, 0f3D2AAAA5;
	mul.rn.f32 	%f677, %f676, %f122;
	add.f32 	%f678, %f677, 0fBF000000;
	mul.rn.f32 	%f679, %f678, %f122;
	add.f32 	%f723, %f679, 0f3F800000;
	bra.uni 	BB0_225;

BB0_224:
	mov.f32 	%f680, 0fB94CA1F9;
	mul.rn.f32 	%f681, %f680, %f122;
	add.f32 	%f682, %f681, 0f3C08839E;
	mul.rn.f32 	%f683, %f682, %f122;
	add.f32 	%f684, %f683, 0fBE2AAAA3;
	mul.rn.f32 	%f685, %f684, %f122;
	mul.rn.f32 	%f686, %f685, %f722;
	add.f32 	%f723, %f686, %f722;

BB0_225:
	and.b32  	%r1456, %r1588, 2;
	setp.eq.s32 	%p218, %r1456, 0;
	neg.f32 	%f687, %f723;
	selp.f32 	%f688, %f723, %f687, %p218;
	mul.f32 	%f689, %f688, %f13;
	mul.f32 	%f690, %f689, 0f3F000000;
	add.f32 	%f691, %f118, %f690;
	max.f32 	%f693, %f691, %f127;
	ld.param.u32 	%r1470, [gradient8_param_3];
	shl.b32 	%r1457, %r1470, 2;
	ld.param.u32 	%r1471, [gradient8_param_4];
	shl.b32 	%r1458, %r1471, 3;
	add.s32 	%r1459, %r1458, %r1457;
	shl.b32 	%r1460, %r1471, 1;
	ld.param.u32 	%r1469, [gradient8_param_2];
	add.s32 	%r1461, %r1469, %r1460;
	st.global.f32 	[%r5], %f14;
	mad.lo.s32 	%r1462, %r1459, %r1461, %r5;
	st.global.f32 	[%r1462], %f30;
	mad.lo.s32 	%r1463, %r1459, %r1461, %r1462;
	st.global.f32 	[%r1463], %f46;
	mad.lo.s32 	%r1464, %r1459, %r1461, %r1463;
	st.global.f32 	[%r1464], %f62;
	mad.lo.s32 	%r1465, %r1459, %r1461, %r1464;
	st.global.f32 	[%r1465], %f78;
	mad.lo.s32 	%r1466, %r1459, %r1461, %r1465;
	st.global.f32 	[%r1466], %f94;
	mad.lo.s32 	%r1467, %r1459, %r1461, %r1466;
	st.global.f32 	[%r1467], %f110;
	mad.lo.s32 	%r1468, %r1459, %r1461, %r1467;
	st.global.f32 	[%r1468], %f693;
	ret;
}


