This document will be used to keep track of design changes made throughout the course of the project.

# Phase 1
- Registers can only be modified on rising clock edges
- The clear signal is active high

assignments, settings, eda tool settings, simulation, select modelsim-altera, verilog, processing -> start compilation, then tools run simulation tool -> rtl simulation
