// Seed: 2054038141
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    input uwire id_2,
    output wor id_3,
    output wand id_4,
    output tri id_5,
    output tri1 id_6
);
  initial assume (id_2 == id_2);
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    input logic id_2,
    input uwire id_3
    , id_18,
    input tri1 id_4,
    input wire id_5,
    output tri0 id_6,
    input wire id_7,
    output wor id_8,
    input tri0 id_9,
    output wand id_10,
    output supply0 id_11,
    input uwire id_12,
    output wire id_13,
    output wire id_14,
    input supply0 id_15,
    output supply1 id_16
);
  initial begin
    #1;
    assign id_1 = id_2;
  end
  module_0(
      id_4, id_16, id_4, id_14, id_13, id_13, id_6
  );
endmodule
