parent	,	V_246
"failed to unregister host1x client: %d\n"	,	L_38
SOR_PLL_0_RESISTOR_EXT	,	V_184
"DP fast link training failed: %d\n"	,	L_17
inode	,	V_120
"failed to power up eDP link: %d\n"	,	L_15
dev	,	V_95
time_before	,	F_29
DP_SET_ANSI_8B10B	,	V_27
clk_parent	,	V_243
tegra_sor_encoder_funcs	,	V_253
tegra_sor_detach	,	F_41
hblank_symbols	,	V_97
SOR_LANE_SEQ_CTL_POWER_STATE_DOWN	,	V_111
__user	,	T_6
tegra_dc_state_setup_clock	,	F_105
host1x_client_register	,	F_134
SOR_CRC_B	,	V_140
SOR_CRC_A	,	V_124
SOR_CRC_A_VALID	,	V_125
size	,	V_127
reset_control_deassert	,	F_74
of_node	,	V_265
ssize_t	,	T_5
hdisplay	,	V_94
usleep_range	,	F_22
SOR_CLK_CNTRL_DP_CLK_SEL_MASK	,	V_177
SOR_DP_SPARE_SEQ_ENABLE	,	V_36
SOR_LANE_SEQ_CTL_SEQUENCE_UP	,	V_110
drm_mode_status	,	V_156
panel	,	V_173
tegra_sor_dp_train_fast	,	F_8
SOR_CRC_CNTRL	,	V_136
f	,	V_76
SOR_PLL_3	,	V_180
i	,	V_12
SOR_PLL_2	,	V_113
SOR_PLL_1	,	V_188
SOR_PLL_0	,	V_115
SOR_PWM_CTL_TRIGGER	,	V_53
vsync_end	,	V_227
jiffies	,	V_54
num_syms_per_line	,	V_90
config	,	V_83
platform_device	,	V_259
of_node_put	,	F_124
dc	,	V_162
tegra_sor_update	,	F_26
dev_dbg	,	F_39
to_tegra_dc	,	F_72
tegra_sor_readl	,	F_4
SOR_PLL_2_BANDGAP_POWERDOWN	,	V_179
SOR_LANE_PREEMPHASIS_LANE0	,	F_16
tegra_sor_encoder_atomic_check	,	F_104
tegra_sor	,	V_1
SOR_LANE_PREEMPHASIS_LANE1	,	F_15
SOR_LANE_PREEMPHASIS_LANE2	,	F_14
SOR_LANE_PREEMPHASIS_LANE3	,	F_13
reset_control_assert	,	F_103
DRM_MODE_FLAG_NHSYNC	,	V_220
SOR_PLL_0_PLLREG_LEVEL_V45	,	V_183
SOR_DP_LINKCTL_LANE_COUNT_MASK	,	V_196
list	,	V_268
hse	,	V_167
platform_get_resource	,	F_126
tegra_sor_encoder_disable	,	F_98
SOR_DP_TPG_SCRAMBLER_GALIOS	,	V_42
SOR_DP_TPG_PATTERN_NONE	,	V_43
debugfs_remove	,	F_55
"failed to detach SOR: %d\n"	,	L_23
timeout	,	V_47
tegra_sor_config	,	V_82
"blank symbols: H:%u V:%u\n"	,	L_4
debugfs_create_dir	,	F_53
rate	,	V_85
client	,	V_3
"failed to probe eDP link: %d\n"	,	L_11
tegra_dc_commit	,	F_96
encoder_to_output	,	F_71
SOR_DP_CONFIG_0	,	V_202
capabilities	,	V_98
SOR_DP_LINKCTL_ENHANCED_FRAME	,	V_201
tegra_sor_crc_fops	,	V_148
drm_dp_link_configure	,	F_86
SOR_CLK_CNTRL_DP_LINK_SPEED	,	F_87
SOR_CLK_CNTRL_DP_LINK_SPEED_MASK	,	V_190
SOR_LANE_SEQ_CTL_TRIGGER	,	V_109
ENOMEM	,	V_147
dev_get_drvdata	,	F_107
SOR_LANE_SEQ_CTL_SEQUENCE_DOWN	,	V_197
SOR_DP_PADCTL_TX_PU_MASK	,	V_21
"%08x\n"	,	L_6
bits_per_pixel	,	V_91
output	,	V_5
tegra_sor_remove	,	F_136
SOR_PLL_3_PLL_VDD_MODE_V3_3	,	V_181
lock	,	V_130
"failed to enable clock: %d\n"	,	L_31
"failed to register host1x client: %d\n"	,	L_37
tegra_sor_attach	,	F_30
clk	,	V_103
tegra_sor_super_update	,	F_25
SOR_DP_AUDIO_HBLANK_SYMBOLS	,	V_209
tegra_output	,	V_4
SOR_DP_SPARE_MACRO_SOR_CLK	,	V_38
link_rate	,	V_84
params	,	V_68
encoder	,	V_159
tegra_dc	,	V_161
connector_status_unknown	,	V_155
SOR_DP_CONFIG_WATERMARK_MASK	,	V_203
SOR_STATE_ASY_HSYNCPOL	,	V_219
connector	,	V_152
SOR_LANE_SEQ_CTL_POWER_STATE_UP	,	V_198
tegra_sor_encoder_mode_set	,	F_70
DRM_MODE_ENCODER_TMDS	,	V_254
tegra_sor_setup_pwm	,	F_27
debugfs_remove_recursive	,	F_57
SOR_DP_CONFIG_ACTIVE_SYM_COUNT_MASK	,	V_204
tegra_sor_encoder_prepare	,	F_68
SOR_LANE_DRIVE_CURRENT_LANE0	,	F_12
vse	,	V_165
tegra_io_rail_power_off	,	F_100
file	,	V_121
tegra_dpaux_train	,	F_24
SOR_PLL_1_TMDS_TERM	,	V_187
SOR_PLL_0_POWER_OFF	,	V_116
SOR_DP_LINKCTL_LANE_COUNT	,	F_79
err	,	V_14
tegra_dpaux_detect	,	F_61
SOR_DP_CONFIG_ACTIVE_SYM_COUNT	,	F_83
SOR_SUPER_STATE_0	,	V_45
drm_connector_state	,	V_241
SOR_SUPER_STATE_1	,	V_56
SOR_STATE_ASY_CRC_MODE_COMPLETE	,	V_215
drm_panel_prepare	,	F_75
SOR_LANE_DRIVE_CURRENT_LANE1	,	F_11
SOR_DP_TPG_PATTERN_TRAIN1	,	V_32
SOR_LANE_DRIVE_CURRENT_LANE2	,	F_10
SOR_DP_TPG_PATTERN_TRAIN2	,	V_39
SOR_LANE_DRIVE_CURRENT_LANE3	,	F_9
SOR_PWR_NORMAL_STATE_PU	,	V_66
minor	,	V_142
debugfs	,	V_145
hsync_end	,	V_229
vsync_start	,	V_228
precision	,	V_77
"failed to enable DP: %d\n"	,	L_10
size_t	,	T_7
possible_crtcs	,	V_256
mode	,	V_81
SOR_STATE_ASY_OWNER	,	F_88
pdev	,	V_260
drm_encoder	,	V_158
SOR_DP_AUDIO_VBLANK_SYMBOLS	,	V_211
d_name	,	V_149
tegra_sor_encoder_helper_funcs	,	V_255
host1x_client	,	V_2
u32	,	T_3
sor	,	V_6
ERANGE	,	V_93
tegra_sor_connector_detect	,	F_59
pipe	,	V_216
buffer	,	V_126
drm	,	V_245
tegra_dpaux_find_by_of_node	,	F_123
DP_LINK_CAP_ENHANCED_FRAMING	,	V_99
"dp"	,	L_36
tegra_sor_writel	,	F_6
adjusted	,	V_160
SOR_TEST_CRC_POST_SERIALIZE	,	V_138
entry	,	V_144
clk_safe	,	V_104
DRM_MODE_CONNECTOR_eDP	,	V_249
platform_set_drvdata	,	F_135
SOR_CRC_CNTRL_ENABLE	,	V_137
devm_kzalloc	,	F_121
np	,	V_262
platform_get_drvdata	,	F_137
SOR_DP_CONFIG_ACTIVE_SYM_FRAC	,	F_84
drm_crtc_state	,	V_239
SOR_DP_TPG_CHANNEL_CODING	,	V_30
SOR_STATE_ASY_PIXELDEPTH_BPP_18_444	,	V_225
tegra_sor_connector_mode_valid	,	F_66
tegra_sor_encoder_dpms	,	F_67
devm_reset_control_get	,	F_130
bpc	,	V_175
active_polarity	,	V_74
conn_state	,	V_242
tegra_sor_calc_config	,	F_37
tegra_output_exit	,	F_118
lane	,	V_29
frac	,	V_72
DP_TRAINING_PATTERN_1	,	V_34
writel	,	F_7
DP_TRAINING_PATTERN_2	,	V_41
SOR_PWM_DIV_MASK	,	V_49
drm_dp_link_rate_to_bw_code	,	F_80
to_sor	,	F_3
SOR_PLL_0_VCOPD	,	V_117
SOR_DP_PADCTL_PAD_CAL_PD	,	V_192
tegra_output_init	,	F_114
vblank_symbols	,	V_100
SOR_PWM_CTL_CLK_SEL	,	V_52
container_of	,	F_2
u64	,	T_2
"debugfs setup failed: %d\n"	,	L_29
drm_panel_disable	,	F_99
drm_connector_init	,	F_108
"crc"	,	L_8
IS_ERR	,	F_128
div_s64	,	F_35
"nvidia,dpaux"	,	L_33
tegra_sor_compute_params	,	F_33
drm_panel_enable	,	F_97
drm_encoder_helper_add	,	F_111
SOR_PWM_DIV	,	V_48
CONFIG_DEBUG_FS	,	V_257
"failed to power on I/O rail: %d\n"	,	L_13
SOR_DP_TPG_SCRAMBLER_NONE	,	V_31
MODE_OK	,	V_157
tegra_dpaux_detach	,	F_119
lanes	,	V_213
drm_encoder_init	,	F_110
"failed to power up SOR: %d\n"	,	L_19
of_parse_phandle	,	F_122
connector_to_output	,	F_60
SOR_PLL_2_POWERDOWN_OVERRIDE	,	V_189
SOR_STATE_ASY_PIXELDEPTH_BPP_24_444	,	V_224
SOR_DP_CONFIG_ACTIVE_SYM_FRAC_MASK	,	V_205
DRM_MODE_DPMS_OFF	,	V_252
clk_set_parent	,	F_43
loff_t	,	T_8
input	,	V_87
"failed to disable DP: %d\n"	,	L_25
"fast link training succeeded\n"	,	L_18
TEGRA_IO_RAIL_LVDS	,	V_193
SOR_PWR_TRIGGER	,	V_65
GFP_KERNEL	,	V_264
DC_DISP_DISP_WIN_OPTIONS	,	V_237
SOR_PLL_0_ICHPMP	,	F_77
tegra_dc_writel	,	F_95
drm_minor	,	V_141
SOR_CSTM	,	V_236
display_info	,	V_174
mutex_init	,	F_133
SOR_TEST_HEAD_MODE_MASK	,	V_62
drm_mode_connector_attach_encoder	,	F_112
device_node	,	V_261
i_private	,	V_123
mutex_unlock	,	F_51
"failed to set DP parent clock: %d\n"	,	L_14
rst	,	V_172
BUG	,	F_89
"failed to setup PWM: %d\n"	,	L_20
tegra_sor_connector_funcs	,	V_248
devm_ioremap_resource	,	F_127
u8	,	T_1
tegra_dpaux_enable	,	F_63
regs	,	V_8
SOR_SUPER_STATE_HEAD_MODE_MASK	,	V_102
SOR_CLK_CNTRL_DP_LINK_SPEED_G1_62	,	V_191
s64	,	T_4
buf	,	V_129
SOR_DP_PADCTL_TX_PU	,	F_21
SOR_DP_PADCTL_TX_PU_ENABLE	,	V_20
mutex_lock	,	F_48
"failed to initialize output: %d\n"	,	L_28
"sor"	,	L_7
SOR_DP_LINKCTL_TU_SIZE_MASK	,	V_200
tegra_sor_params	,	V_67
"watermark too high, forcing to %u\n"	,	L_3
ratio	,	V_78
SOR_SUPER_STATE_MODE_NORMAL	,	V_58
div_u64	,	F_34
SOR_CSTM_UPPER	,	V_235
pclk	,	V_86
tegra_dpaux_disable	,	F_65
tegra_output_probe	,	F_125
"failed to attach DP: %d\n"	,	L_30
SOR_DP_LINKCTL_TU_SIZE	,	F_81
"failed to power down SOR: %d\n"	,	L_24
INIT_LIST_HEAD	,	F_132
"failed to configure eDP link: %d\n"	,	L_16
hsync_start	,	V_230
DRM_MODE_FLAG_PHSYNC	,	V_218
SOR_LVDS	,	V_18
SOR_PLL_2_SEQ_PLLCAPPD	,	V_118
tegra_sor_debugfs_init	,	F_52
tegra_sor_crc_release	,	F_45
SOR_STATE_ASY_PROTOCOL_DP_A	,	V_214
drm_display_mode	,	V_80
unlock	,	V_133
"cannot create /sys/kernel/debug/dri/%s/sor/crc\n"	,	L_9
tegra_sor_encoder_commit	,	F_69
drm_connector_status	,	V_153
SOR_LANE_POST_CURSOR_LANE1	,	F_19
crtc_state	,	V_240
SOR_LANE_POST_CURSOR_LANE0	,	F_20
SOR_LANE_POST_CURSOR_LANE3	,	F_17
tegra_sor_debugfs_exit	,	F_56
hbe	,	V_166
SOR_LANE_DRIVE_CURRENT_0	,	V_15
SOR_LANE_POST_CURSOR_LANE2	,	F_18
tegra_sor_crc_open	,	F_44
SOR_CSTM_LVDS	,	V_232
ETIMEDOUT	,	V_55
tegra_sor_power_up	,	F_32
ops	,	V_269
name	,	V_150
hbs	,	V_169
host1x_client_unregister	,	F_138
SOR_PWR	,	V_64
num_clocks	,	V_79
aux	,	V_171
tegra_output_remove	,	F_139
tegra_sor_probe	,	F_120
active_frac	,	V_75
"parent"	,	L_34
SOR_LANE_PREEMPHASIS_0	,	V_16
SOR_ENABLE	,	V_238
SOR_CLK_CNTRL	,	V_176
SOR_PLL_0_VCOCAP_RST	,	V_182
tegra_dpaux_prepare	,	F_23
dev_err	,	F_40
DRM_MODE_FLAG_PVSYNC	,	V_221
SOR_DP_CONFIG_WATERMARK	,	F_82
tegra_sor_power_down	,	F_42
SOR_CSTM_LINK_ACT_B	,	V_234
SOR_CSTM_LINK_ACT_A	,	V_233
vdisplay	,	V_231
devm_clk_get	,	F_131
simple_read_from_buffer	,	F_50
dentry	,	V_143
clk_disable_unprepare	,	F_102
active_count	,	V_71
"failed to set safe parent clock: %d\n"	,	L_5
DP_TRAINING_PATTERN_DISABLE	,	V_44
SOR_LANE_POST_CURSOR_0	,	V_17
dpaux	,	V_26
drm_device	,	V_244
drm_dp_link	,	V_10
SOR_DP_CONFIG_DISPARITY_NEGATIVE	,	V_208
SOR_STATE_1	,	V_134
SOR_DP_CONFIG_ACTIVE_SYM_ENABLE	,	V_207
SOR_DP_TPG	,	V_33
SOR_STATE_0	,	V_46
drm_panel_unprepare	,	F_101
dpms	,	V_251
watermark	,	V_88
host1x_client_to_sor	,	F_1
SOR_DP_PADCTL_0	,	V_19
"polarity: %d active count: %d tu size: %d active frac: %d\n"	,	L_1
SOR_DP_SPARE_0	,	V_35
crtc	,	V_163
SOR_STATE_ASY_VSYNCPOL	,	V_222
tegra_dpaux_attach	,	F_116
SOR_LANE_SEQ_CTL	,	V_112
abs64	,	F_36
SOR_DP_PADCTL_PD_TXD_1	,	V_107
vbe	,	V_164
SOR_DP_PADCTL_PD_TXD_2	,	V_108
SOR_DP_CONFIG_ACTIVE_SYM_POLARITY	,	V_206
SOR_DP_PADCTL_PD_TXD_3	,	V_105
force	,	V_154
SOR_DP_PADCTL_PD_TXD_0	,	V_106
primary	,	V_258
ENODEV	,	V_247
private_data	,	V_122
drm_dp_aux	,	V_170
vbs	,	V_168
pattern	,	V_13
flags	,	V_217
SOR_PWM_CTL_DUTY_CYCLE_MASK	,	V_51
debugfs_create_file	,	F_54
drm_dp_link_probe	,	F_76
SOR_PLL_2_LVDS_ENABLE	,	V_185
SOR_STATE_ASY_CRC_MODE_MASK	,	V_135
enabled	,	V_131
"failed to attach SOR: %d\n"	,	L_21
SOR_SUPER_STATE_HEAD_MODE_AWAKE	,	V_57
SOR_TEST_HEAD_MODE_AWAKE	,	V_63
SOR_PWR_MODE_SAFE	,	V_101
SOR_CRC_A_RESET	,	V_139
"failed to compute link configuration: %d\n"	,	L_12
SOR_DP_PADCTL_CM_TXD_3	,	V_22
SOR_TEST_ATTACHED	,	V_61
tegra_dc_readl	,	F_94
SOR_DP_PADCTL_CM_TXD_0	,	V_25
SOR_DP_PADCTL_CM_TXD_2	,	V_23
clk_prepare_enable	,	F_73
SOR_DP_PADCTL_CM_TXD_1	,	V_24
debugfs_root	,	V_146
EAGAIN	,	V_132
EPROBE_DEFER	,	V_266
SOR_PLL_2_PORT_POWERDOWN	,	V_114
tegra_sor_connector_helper_funcs	,	V_250
EINVAL	,	V_92
SOR_DP_SPARE_PANEL_INTERNAL	,	V_37
DRM_MODE_FLAG_NVSYNC	,	V_223
SOR_DP_LINKCTL_0	,	V_195
vtotal	,	V_226
SOR_PWM_CTL	,	V_50
num	,	V_89
IS_ENABLED	,	F_115
SOR_PLL_1_TERM_COMPOUT	,	V_186
"failed to enable DC: %d\n"	,	L_22
tu_size	,	V_69
SOR_DP_LINKCTL_ENABLE	,	V_199
num_lanes	,	V_28
scnprintf	,	F_49
sor_client_ops	,	V_270
offset	,	V_7
tegra_sor_wakeup	,	F_31
SOR_DP_AUDIO_VBLANK_SYMBOLS_MASK	,	V_212
resource	,	V_263
div64_u64	,	F_38
PTR_ERR	,	F_129
drm_connector_register	,	F_113
"failed to detach DP: %d\n"	,	L_32
tegra_io_rail_power_on	,	F_78
SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_DPCLK	,	V_178
link	,	V_11
SOR_SUPER_STATE_ATTACHED	,	V_59
drm_connector	,	V_151
tegra_sor_exit	,	F_117
"failed to power off I/O rail: %d\n"	,	L_26
ppos	,	V_128
msecs_to_jiffies	,	F_28
htotal	,	V_96
"safe"	,	L_35
drm_dp_link_power_up	,	F_85
active_sym	,	V_70
clk_dp	,	V_194
tegra_sor_connector_dpms	,	F_58
tegra_sor_crc_read	,	F_47
IORESOURCE_MEM	,	V_267
value	,	V_9
readl	,	F_5
SOR_TEST	,	V_60
"unable to compute TU size, forcing watermark to %u\n"	,	L_2
"failed to setup CRTC state: %d\n"	,	L_27
SOR_HEAD_STATE_4	,	F_93
SOR_HEAD_STATE_3	,	F_92
SOR_HEAD_STATE_2	,	F_91
drm_connector_helper_add	,	F_109
DP_LINK_SCRAMBLING_DISABLE	,	V_40
SOR_HEAD_STATE_1	,	F_90
tegra_output_connector_get_modes	,	F_64
SOR_PLL_2_SEQ_PLLCAPPD_ENFORCE	,	V_119
tegra_sor_connector_get_modes	,	F_62
tegra_sor_crc_wait	,	F_46
tegra_sor_init	,	F_106
SOR_DP_AUDIO_HBLANK_SYMBOLS_MASK	,	V_210
approx	,	V_73
