begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|//===-- MipsSEISelLowering.h - MipsSE DAG Lowering Interface ----*- C++ -*-===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//                     The LLVM Compiler Infrastructure
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file is distributed under the University of Illinois Open Source
end_comment

begin_comment
comment|// License. See LICENSE.TXT for details.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// Subclass of MipsTargetLowering specialized for mips32/64.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|MipsSEISELLOWERING_H
end_ifndef

begin_define
define|#
directive|define
name|MipsSEISELLOWERING_H
end_define

begin_include
include|#
directive|include
file|"MipsISelLowering.h"
end_include

begin_include
include|#
directive|include
file|"MipsRegisterInfo.h"
end_include

begin_decl_stmt
name|namespace
name|llvm
block|{
name|class
name|MipsSETargetLowering
range|:
name|public
name|MipsTargetLowering
block|{
name|public
operator|:
name|explicit
name|MipsSETargetLowering
argument_list|(
name|MipsTargetMachine
operator|&
name|TM
argument_list|)
block|;
comment|/// \brief Enable MSA support for the given integer type and Register
comment|/// class.
name|void
name|addMSAIntType
argument_list|(
argument|MVT::SimpleValueType Ty
argument_list|,
argument|const TargetRegisterClass *RC
argument_list|)
block|;
comment|/// \brief Enable MSA support for the given floating-point type and
comment|/// Register class.
name|void
name|addMSAFloatType
argument_list|(
argument|MVT::SimpleValueType Ty
argument_list|,
argument|const TargetRegisterClass *RC
argument_list|)
block|;
name|virtual
name|bool
name|allowsUnalignedMemoryAccesses
argument_list|(
argument|EVT VT
argument_list|,
argument|bool *Fast
argument_list|)
specifier|const
block|;
name|virtual
name|SDValue
name|LowerOperation
argument_list|(
argument|SDValue Op
argument_list|,
argument|SelectionDAG&DAG
argument_list|)
specifier|const
block|;
name|virtual
name|SDValue
name|PerformDAGCombine
argument_list|(
argument|SDNode *N
argument_list|,
argument|DAGCombinerInfo&DCI
argument_list|)
specifier|const
block|;
name|virtual
name|MachineBasicBlock
operator|*
name|EmitInstrWithCustomInserter
argument_list|(
argument|MachineInstr *MI
argument_list|,
argument|MachineBasicBlock *MBB
argument_list|)
specifier|const
block|;
name|virtual
name|bool
name|isShuffleMaskLegal
argument_list|(
argument|const SmallVectorImpl<int>&Mask
argument_list|,
argument|EVT VT
argument_list|)
specifier|const
block|{
return|return
name|false
return|;
block|}
name|virtual
specifier|const
name|TargetRegisterClass
operator|*
name|getRepRegClassFor
argument_list|(
argument|MVT VT
argument_list|)
specifier|const
block|{
if|if
condition|(
name|VT
operator|==
name|MVT
operator|::
name|Untyped
condition|)
return|return
name|Subtarget
operator|->
name|hasDSP
argument_list|()
operator|?
operator|&
name|Mips
operator|::
name|ACC64DSPRegClass
operator|:
operator|&
name|Mips
operator|::
name|ACC64RegClass
return|;
return|return
name|TargetLowering
operator|::
name|getRepRegClassFor
argument_list|(
name|VT
argument_list|)
return|;
block|}
name|private
label|:
name|virtual
name|bool
name|isEligibleForTailCallOptimization
argument_list|(
specifier|const
name|MipsCC
operator|&
name|MipsCCInfo
argument_list|,
name|unsigned
name|NextStackOffset
argument_list|,
specifier|const
name|MipsFunctionInfo
operator|&
name|FI
argument_list|)
decl|const
decl_stmt|;
name|virtual
name|void
name|getOpndList
argument_list|(
name|SmallVectorImpl
operator|<
name|SDValue
operator|>
operator|&
name|Ops
argument_list|,
name|std
operator|::
name|deque
operator|<
name|std
operator|::
name|pair
operator|<
name|unsigned
argument_list|,
name|SDValue
operator|>
expr|>
operator|&
name|RegsToPass
argument_list|,
name|bool
name|IsPICCall
argument_list|,
name|bool
name|GlobalOrExternal
argument_list|,
name|bool
name|InternalLinkage
argument_list|,
name|CallLoweringInfo
operator|&
name|CLI
argument_list|,
name|SDValue
name|Callee
argument_list|,
name|SDValue
name|Chain
argument_list|)
decl|const
decl_stmt|;
name|SDValue
name|lowerLOAD
argument_list|(
name|SDValue
name|Op
argument_list|,
name|SelectionDAG
operator|&
name|DAG
argument_list|)
decl|const
decl_stmt|;
name|SDValue
name|lowerSTORE
argument_list|(
name|SDValue
name|Op
argument_list|,
name|SelectionDAG
operator|&
name|DAG
argument_list|)
decl|const
decl_stmt|;
name|SDValue
name|lowerMulDiv
argument_list|(
name|SDValue
name|Op
argument_list|,
name|unsigned
name|NewOpc
argument_list|,
name|bool
name|HasLo
argument_list|,
name|bool
name|HasHi
argument_list|,
name|SelectionDAG
operator|&
name|DAG
argument_list|)
decl|const
decl_stmt|;
name|SDValue
name|lowerINTRINSIC_WO_CHAIN
argument_list|(
name|SDValue
name|Op
argument_list|,
name|SelectionDAG
operator|&
name|DAG
argument_list|)
decl|const
decl_stmt|;
name|SDValue
name|lowerINTRINSIC_W_CHAIN
argument_list|(
name|SDValue
name|Op
argument_list|,
name|SelectionDAG
operator|&
name|DAG
argument_list|)
decl|const
decl_stmt|;
name|SDValue
name|lowerINTRINSIC_VOID
argument_list|(
name|SDValue
name|Op
argument_list|,
name|SelectionDAG
operator|&
name|DAG
argument_list|)
decl|const
decl_stmt|;
name|SDValue
name|lowerEXTRACT_VECTOR_ELT
argument_list|(
name|SDValue
name|Op
argument_list|,
name|SelectionDAG
operator|&
name|DAG
argument_list|)
decl|const
decl_stmt|;
name|SDValue
name|lowerBUILD_VECTOR
argument_list|(
name|SDValue
name|Op
argument_list|,
name|SelectionDAG
operator|&
name|DAG
argument_list|)
decl|const
decl_stmt|;
comment|/// \brief Lower VECTOR_SHUFFLE into one of a number of instructions
comment|/// depending on the indices in the shuffle.
name|SDValue
name|lowerVECTOR_SHUFFLE
argument_list|(
name|SDValue
name|Op
argument_list|,
name|SelectionDAG
operator|&
name|DAG
argument_list|)
decl|const
decl_stmt|;
name|MachineBasicBlock
modifier|*
name|emitBPOSGE32
argument_list|(
name|MachineInstr
operator|*
name|MI
argument_list|,
name|MachineBasicBlock
operator|*
name|BB
argument_list|)
decl|const
decl_stmt|;
name|MachineBasicBlock
modifier|*
name|emitMSACBranchPseudo
argument_list|(
name|MachineInstr
operator|*
name|MI
argument_list|,
name|MachineBasicBlock
operator|*
name|BB
argument_list|,
name|unsigned
name|BranchOp
argument_list|)
decl|const
decl_stmt|;
comment|/// \brief Emit the COPY_FW pseudo instruction
name|MachineBasicBlock
modifier|*
name|emitCOPY_FW
argument_list|(
name|MachineInstr
operator|*
name|MI
argument_list|,
name|MachineBasicBlock
operator|*
name|BB
argument_list|)
decl|const
decl_stmt|;
comment|/// \brief Emit the COPY_FD pseudo instruction
name|MachineBasicBlock
modifier|*
name|emitCOPY_FD
argument_list|(
name|MachineInstr
operator|*
name|MI
argument_list|,
name|MachineBasicBlock
operator|*
name|BB
argument_list|)
decl|const
decl_stmt|;
comment|/// \brief Emit the INSERT_FW pseudo instruction
name|MachineBasicBlock
modifier|*
name|emitINSERT_FW
argument_list|(
name|MachineInstr
operator|*
name|MI
argument_list|,
name|MachineBasicBlock
operator|*
name|BB
argument_list|)
decl|const
decl_stmt|;
comment|/// \brief Emit the INSERT_FD pseudo instruction
name|MachineBasicBlock
modifier|*
name|emitINSERT_FD
argument_list|(
name|MachineInstr
operator|*
name|MI
argument_list|,
name|MachineBasicBlock
operator|*
name|BB
argument_list|)
decl|const
decl_stmt|;
comment|/// \brief Emit the FILL_FW pseudo instruction
name|MachineBasicBlock
modifier|*
name|emitFILL_FW
argument_list|(
name|MachineInstr
operator|*
name|MI
argument_list|,
name|MachineBasicBlock
operator|*
name|BB
argument_list|)
decl|const
decl_stmt|;
comment|/// \brief Emit the FILL_FD pseudo instruction
name|MachineBasicBlock
modifier|*
name|emitFILL_FD
argument_list|(
name|MachineInstr
operator|*
name|MI
argument_list|,
name|MachineBasicBlock
operator|*
name|BB
argument_list|)
decl|const
decl_stmt|;
comment|/// \brief Emit the FEXP2_W_1 pseudo instructions.
name|MachineBasicBlock
modifier|*
name|emitFEXP2_W_1
argument_list|(
name|MachineInstr
operator|*
name|MI
argument_list|,
name|MachineBasicBlock
operator|*
name|BB
argument_list|)
decl|const
decl_stmt|;
comment|/// \brief Emit the FEXP2_D_1 pseudo instructions.
name|MachineBasicBlock
modifier|*
name|emitFEXP2_D_1
argument_list|(
name|MachineInstr
operator|*
name|MI
argument_list|,
name|MachineBasicBlock
operator|*
name|BB
argument_list|)
decl|const
decl_stmt|;
block|}
end_decl_stmt

begin_empty_stmt
empty_stmt|;
end_empty_stmt

begin_endif
unit|}
endif|#
directive|endif
end_endif

begin_comment
comment|// MipsSEISELLOWERING_H
end_comment

end_unit

