// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/19/2022 19:45:12"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module placa (
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	SW,
	KEY,
	LEDG0);
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
input 	[17:0] SW;
input 	[8:0] KEY;
output 	[8:0] LEDG0;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[4]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[5]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[6]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[7]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[8]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDG0[0]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG0[1]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG0[2]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG0[3]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG0[4]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG0[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG0[6]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG0[7]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG0[8]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("processador_v.sdo");
// synopsys translate_on

wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~117_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[17]~119_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~120_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[15]~122_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[23]~124_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[22]~125_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[21]~127_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[20]~128_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[28]~130_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[26]~132_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[25]~135_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[31]~139_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[30]~140_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[37]~143_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[36]~144_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[35]~147_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[42]~149_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[41]~151_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[40]~152_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[46]~157_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[45]~158_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[52]~161_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~163_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[50]~165_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[58]~166_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[57]~167_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[56]~169_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[55]~170_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[62]~173_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[61]~174_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[60]~177_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[66]~180_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[65]~182_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[70]~184_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[72]~187_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[71]~189_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[33]~194_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[38]~195_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[43]~196_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[48]~197_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[53]~198_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[63]~200_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[68]~201_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[73]~202_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[27]~205_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[32]~206_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[47]~209_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[67]~213_combout ;
wire \main|proc|Tstep|Q~0_combout ;
wire \main|proc|Tstep|Q~1_combout ;
wire \main|proc|Tstep|Q~2_combout ;
wire \main|proc|WideNor0~0_combout ;
wire \main|proc|WideNor0~0clkctrl_outclk ;
wire \main|proc|Mux15~0_combout ;
wire \~GND~combout ;
wire \main|proc|Selector12~0_combout ;
wire \main|proc|Mux26~0_combout ;
wire \main|proc|Selector13~0_combout ;
wire \main|proc|Selector14~0_combout ;
wire \main|proc|Selector15~0_combout ;
wire \main|proc|Selector16~0_combout ;
wire \main|proc|Selector17~0_combout ;
wire \main|proc|Selector18~0_combout ;
wire \main|proc|Selector23~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~116_combout ;
wire \main|proc|Selector21~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \main|proc|Selector22~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[17]~118_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~121_combout ;
wire \main|proc|Selector20~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[15]~123_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[22]~204_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[28]~193_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[21]~126_combout ;
wire \main|proc|Selector19~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[20]~129_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[23]~203_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[27]~131_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[26]~133_combout ;
wire \main|proc|Selector0~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[25]~134_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[33]~136_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[32]~137_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[31]~138_combout ;
wire \main|proc|Selector9~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[30]~141_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[38]~142_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[37]~207_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[36]~145_combout ;
wire \main|proc|Selector10~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[35]~146_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[43]~148_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[42]~208_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[41]~150_combout ;
wire \main|proc|Selector11~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[40]~153_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[47]~155_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[46]~156_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[45]~159_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[48]~154_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[53]~160_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[52]~210_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~162_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[50]~164_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[62]~212_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[58]~199_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[57]~211_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[56]~168_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[55]~171_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[61]~175_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[60]~176_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[63]~172_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[68]~178_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[67]~179_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[66]~181_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[65]~183_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[73]~186_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[72]~214_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[71]~188_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[70]~185_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[76]~190_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[78]~192_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[77]~191_combout ;
wire \d0|WideOr6~0_combout ;
wire \d0|WideOr5~0_combout ;
wire \d0|WideOr4~0_combout ;
wire \d0|WideOr3~0_combout ;
wire \d0|WideOr2~0_combout ;
wire \d0|WideOr1~0_combout ;
wire \d0|WideOr0~0_combout ;
wire [15:0] \main|proc|modRegADDR|Q ;
wire [15:0] \main|proc|BusWires ;
wire [2:0] \main|proc|Tstep|Q ;
wire [15:0] \main|proc|modReg0|Q ;
wire [15:0] \main|memRam|altsyncram_component|auto_generated|q_a ;
wire [8:0] \KEY~combout ;
wire [17:0] \SW~combout ;

wire [15:0] \main|memRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \main|memRam|altsyncram_component|auto_generated|q_a [0] = \main|memRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \main|memRam|altsyncram_component|auto_generated|q_a [1] = \main|memRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \main|memRam|altsyncram_component|auto_generated|q_a [2] = \main|memRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \main|memRam|altsyncram_component|auto_generated|q_a [3] = \main|memRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \main|memRam|altsyncram_component|auto_generated|q_a [4] = \main|memRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \main|memRam|altsyncram_component|auto_generated|q_a [5] = \main|memRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \main|memRam|altsyncram_component|auto_generated|q_a [6] = \main|memRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \main|memRam|altsyncram_component|auto_generated|q_a [7] = \main|memRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \main|memRam|altsyncram_component|auto_generated|q_a [8] = \main|memRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \main|memRam|altsyncram_component|auto_generated|q_a [9] = \main|memRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \main|memRam|altsyncram_component|auto_generated|q_a [10] = \main|memRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \main|memRam|altsyncram_component|auto_generated|q_a [11] = \main|memRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \main|memRam|altsyncram_component|auto_generated|q_a [12] = \main|memRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \main|memRam|altsyncram_component|auto_generated|q_a [13] = \main|memRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \main|memRam|altsyncram_component|auto_generated|q_a [14] = \main|memRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \main|memRam|altsyncram_component|auto_generated|q_a [15] = \main|memRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: LCCOMB_X49_Y24_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\main|proc|modReg0|Q [15] & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\main|proc|modReg0|Q [15] & 
// (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\main|proc|modReg0|Q [15] & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(vcc),
	.datab(\main|proc|modReg0|Q [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[15]~122_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[15]~123_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[15]~122_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[15]~123_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[15]~122_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[15]~123_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[17]~119_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[17]~118_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[17]~119_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[17]~118_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[17]~119_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[17]~118_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[17]~119_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[17]~118_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[22]~125_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[22]~204_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[22]~125_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[22]~204_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[22]~125_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[22]~204_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[22]~125_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[22]~204_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[27]~205_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[27]~131_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[27]~205_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[27]~131_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[27]~205_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[27]~131_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[27]~205_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[27]~131_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[31]~139_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[31]~138_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[31]~139_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[31]~138_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[31]~139_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[31]~138_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[31]~139_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[31]~138_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[32]~206_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[32]~137_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[32]~206_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[32]~137_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[32]~206_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[32]~137_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[32]~206_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[32]~137_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[35]~147_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[35]~146_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[35]~147_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[35]~146_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[35]~147_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[35]~146_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[36]~144_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[36]~145_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[36]~144_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[36]~145_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[36]~144_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[36]~145_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[36]~144_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[36]~145_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[37]~143_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[37]~207_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[37]~143_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[37]~207_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[37]~143_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[37]~207_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[37]~143_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[37]~207_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[41]~151_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[41]~150_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[41]~151_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[41]~150_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[41]~151_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[41]~150_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[41]~151_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[41]~150_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[46]~157_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[46]~156_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[46]~157_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[46]~156_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[46]~157_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[46]~156_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[46]~157_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[46]~156_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[51]~163_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[51]~162_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[51]~163_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[51]~162_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[51]~163_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[51]~162_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[51]~163_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[51]~162_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[52]~161_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[52]~210_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[52]~161_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[52]~210_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[52]~161_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[52]~210_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[52]~161_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[52]~210_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[55]~170_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[55]~171_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[55]~170_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[55]~171_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[55]~170_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[55]~171_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[56]~169_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[56]~168_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[56]~169_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[56]~168_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[56]~169_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[56]~168_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[56]~169_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[56]~168_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[65]~182_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[65]~183_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[65]~182_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[65]~183_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[65]~182_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[65]~183_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[66]~180_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[66]~181_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[66]~180_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[66]~181_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[66]~180_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[66]~181_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[66]~180_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[66]~181_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[67]~213_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[67]~179_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[67]~213_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[67]~179_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[67]~213_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[67]~179_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[67]~213_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[67]~179_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[18]~117 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~117_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~117_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~117 .lut_mask = 16'h0C0C;
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[17]~119 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[17]~119_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[17]~119_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~119 .lut_mask = 16'h0C0C;
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[16]~120 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~120_combout  = (\main|proc|modReg0|Q [13] & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\main|proc|modReg0|Q [13]),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~120_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~120 .lut_mask = 16'hA0A0;
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[15]~122 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[15]~122_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \main|proc|modReg0|Q [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\main|proc|modReg0|Q [12]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[15]~122_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~122 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[23]~124 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[23]~124_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[23]~124_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~124 .lut_mask = 16'h3300;
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[22]~125 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[22]~125_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[22]~125_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~125 .lut_mask = 16'h3300;
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[21]~127 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[21]~127_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[21]~127_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~127 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[20]~128 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[20]~128_combout  = (\main|proc|modReg0|Q [11] & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\main|proc|modReg0|Q [11]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[20]~128_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~128 .lut_mask = 16'hC0C0;
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[28]~130 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[28]~130_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[28]~130_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~130 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[26]~132 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[26]~132_combout  = (\main|proc|modReg0|Q [11] & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\main|proc|modReg0|Q [11]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[26]~132_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~132 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[25]~135 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[25]~135_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \main|proc|modReg0|Q [10])

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\main|proc|modReg0|Q [10]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[25]~135_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~135 .lut_mask = 16'h3300;
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[31]~139 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[31]~139_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[31]~139_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~139 .lut_mask = 16'h5500;
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[30]~140 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[30]~140_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \main|proc|modReg0|Q [9])

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\main|proc|modReg0|Q [9]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[30]~140_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~140 .lut_mask = 16'hAA00;
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[37]~143 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[37]~143_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[37]~143_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~143 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[36]~144 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[36]~144_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \main|proc|modReg0|Q [9])

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\main|proc|modReg0|Q [9]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[36]~144_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~144 .lut_mask = 16'hAA00;
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[35]~147 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[35]~147_combout  = (\main|proc|modReg0|Q [8] & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\main|proc|modReg0|Q [8]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[35]~147_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[35]~147 .lut_mask = 16'h0C0C;
defparam \Mod0|auto_generated|divider|divider|StageOut[35]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[42]~149 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[42]~149_combout  = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[42]~149_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~149 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[41]~151 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[41]~151_combout  = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[41]~151_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~151 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[40]~152 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[40]~152_combout  = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \main|proc|modReg0|Q [7])

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\main|proc|modReg0|Q [7]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[40]~152_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[40]~152 .lut_mask = 16'hCC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[40]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[46]~157 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[46]~157_combout  = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[46]~157_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~157 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[45]~158 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[45]~158_combout  = (\main|proc|modReg0|Q [6] & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\main|proc|modReg0|Q [6]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[45]~158_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[45]~158 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[45]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[52]~161 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[52]~161_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[52]~161_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~161 .lut_mask = 16'h3300;
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[51]~163 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~163_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~163_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~163 .lut_mask = 16'h3300;
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[50]~165 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[50]~165_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \main|proc|modReg0|Q [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\main|proc|modReg0|Q [5]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[50]~165_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~165 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[58]~166 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[58]~166_combout  = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[58]~166_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~166 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[57]~167 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[57]~167_combout  = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[57]~167_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~167 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[56]~169 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[56]~169_combout  = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[56]~169_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~169 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[55]~170 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[55]~170_combout  = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \main|proc|modReg0|Q [4])

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\main|proc|modReg0|Q [4]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[55]~170_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[55]~170 .lut_mask = 16'hCC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[55]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[62]~173 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[62]~173_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[62]~173_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~173 .lut_mask = 16'h5500;
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[61]~174 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[61]~174_combout  = (\main|proc|modReg0|Q [4] & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\main|proc|modReg0|Q [4]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[61]~174_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~174 .lut_mask = 16'hC0C0;
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[60]~177 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[60]~177_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \main|proc|modReg0|Q [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\main|proc|modReg0|Q [3]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[60]~177_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~177 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[66]~180 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[66]~180_combout  = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \main|proc|modReg0|Q [3])

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\main|proc|modReg0|Q [3]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[66]~180_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[66]~180 .lut_mask = 16'hCC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[66]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[65]~182 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[65]~182_combout  = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \main|proc|modReg0|Q [2])

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\main|proc|modReg0|Q [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[65]~182_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[65]~182 .lut_mask = 16'hC0C0;
defparam \Mod0|auto_generated|divider|divider|StageOut[65]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[70]~184 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[70]~184_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \main|proc|modReg0|Q [1])

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\main|proc|modReg0|Q [1]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[70]~184_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[70]~184 .lut_mask = 16'hAA00;
defparam \Mod0|auto_generated|divider|divider|StageOut[70]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[72]~187 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[72]~187_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[72]~187_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[72]~187 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[72]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[71]~189 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[71]~189_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[71]~189_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[71]~189 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[71]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[33]~194 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[33]~194_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[27]~205_combout ) # 
// ((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[27]~205_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[33]~194_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~194 .lut_mask = 16'hBA00;
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[38]~195 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[38]~195_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[32]~206_combout ) # 
// ((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[32]~206_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[38]~195_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[38]~195 .lut_mask = 16'hF040;
defparam \Mod0|auto_generated|divider|divider|StageOut[38]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[43]~196 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[43]~196_combout  = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[37]~207_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[37]~207_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[43]~196_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~196 .lut_mask = 16'hC0E0;
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[48]~197 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[48]~197_combout  = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[42]~208_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[42]~208_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[48]~197_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~197 .lut_mask = 16'hA0A8;
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[53]~198 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[53]~198_combout  = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[47]~209_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[47]~209_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[53]~198_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~198 .lut_mask = 16'hC0C8;
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[63]~200 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[63]~200_combout  = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[57]~211_combout ) # 
// ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[57]~211_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[63]~200_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[63]~200 .lut_mask = 16'hAA20;
defparam \Mod0|auto_generated|divider|divider|StageOut[63]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[68]~201 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[68]~201_combout  = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[62]~212_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[62]~212_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[68]~201_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[68]~201 .lut_mask = 16'hCE00;
defparam \Mod0|auto_generated|divider|divider|StageOut[68]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[73]~202 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[73]~202_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[67]~213_combout ) # 
// ((!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[67]~213_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[73]~202_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[73]~202 .lut_mask = 16'hA2A0;
defparam \Mod0|auto_generated|divider|divider|StageOut[73]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[27]~205 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[27]~205_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\main|proc|modReg0|Q [12]))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\main|proc|modReg0|Q [12]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[27]~205_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~205 .lut_mask = 16'hE200;
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[32]~206 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[32]~206_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\main|proc|modReg0|Q [11])) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\main|proc|modReg0|Q [11]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[32]~206_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~206 .lut_mask = 16'hA280;
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[47]~209 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[47]~209_combout  = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & (\main|proc|modReg0|Q [8])) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout )))))

	.dataa(\main|proc|modReg0|Q [8]),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[47]~209_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~209 .lut_mask = 16'hB080;
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[67]~213 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[67]~213_combout  = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & (\main|proc|modReg0|Q [4])) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout )))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\main|proc|modReg0|Q [4]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[67]~213_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[67]~213 .lut_mask = 16'hC480;
defparam \Mod0|auto_generated|divider|divider|StageOut[67]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N8
cycloneii_lcell_comb \main|proc|Tstep|Q~0 (
// Equation(s):
// \main|proc|Tstep|Q~0_combout  = (!\main|proc|Tstep|Q [0] & !\KEY~combout [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\main|proc|Tstep|Q [0]),
	.datad(\KEY~combout [1]),
	.cin(gnd),
	.combout(\main|proc|Tstep|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \main|proc|Tstep|Q~0 .lut_mask = 16'h000F;
defparam \main|proc|Tstep|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y24_N9
cycloneii_lcell_ff \main|proc|Tstep|Q[0] (
	.clk(\KEY~combout [0]),
	.datain(\main|proc|Tstep|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|Tstep|Q [0]));

// Location: LCCOMB_X50_Y24_N26
cycloneii_lcell_comb \main|proc|Tstep|Q~1 (
// Equation(s):
// \main|proc|Tstep|Q~1_combout  = (!\KEY~combout [1] & ((\main|proc|Tstep|Q [0] & (\main|proc|Tstep|Q [1] & !\main|proc|Tstep|Q [2])) # (!\main|proc|Tstep|Q [0] & ((\main|proc|Tstep|Q [2])))))

	.dataa(\main|proc|Tstep|Q [1]),
	.datab(\main|proc|Tstep|Q [0]),
	.datac(\main|proc|Tstep|Q [2]),
	.datad(\KEY~combout [1]),
	.cin(gnd),
	.combout(\main|proc|Tstep|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \main|proc|Tstep|Q~1 .lut_mask = 16'h0038;
defparam \main|proc|Tstep|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y24_N27
cycloneii_lcell_ff \main|proc|Tstep|Q[2] (
	.clk(\KEY~combout [0]),
	.datain(\main|proc|Tstep|Q~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|Tstep|Q [2]));

// Location: LCCOMB_X50_Y24_N10
cycloneii_lcell_comb \main|proc|Tstep|Q~2 (
// Equation(s):
// \main|proc|Tstep|Q~2_combout  = (!\KEY~combout [1] & ((\main|proc|Tstep|Q [0] & (!\main|proc|Tstep|Q [2] & !\main|proc|Tstep|Q [1])) # (!\main|proc|Tstep|Q [0] & ((\main|proc|Tstep|Q [1])))))

	.dataa(\main|proc|Tstep|Q [2]),
	.datab(\main|proc|Tstep|Q [0]),
	.datac(\main|proc|Tstep|Q [1]),
	.datad(\KEY~combout [1]),
	.cin(gnd),
	.combout(\main|proc|Tstep|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \main|proc|Tstep|Q~2 .lut_mask = 16'h0034;
defparam \main|proc|Tstep|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y24_N11
cycloneii_lcell_ff \main|proc|Tstep|Q[1] (
	.clk(\KEY~combout [0]),
	.datain(\main|proc|Tstep|Q~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|Tstep|Q [1]));

// Location: LCCOMB_X50_Y24_N16
cycloneii_lcell_comb \main|proc|WideNor0~0 (
// Equation(s):
// \main|proc|WideNor0~0_combout  = (\main|proc|Tstep|Q [2] & ((\main|proc|Tstep|Q [1]) # (!\main|proc|Tstep|Q [0]))) # (!\main|proc|Tstep|Q [2] & (\main|proc|Tstep|Q [0]))

	.dataa(vcc),
	.datab(\main|proc|Tstep|Q [2]),
	.datac(\main|proc|Tstep|Q [0]),
	.datad(\main|proc|Tstep|Q [1]),
	.cin(gnd),
	.combout(\main|proc|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \main|proc|WideNor0~0 .lut_mask = 16'hFC3C;
defparam \main|proc|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \main|proc|WideNor0~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\main|proc|WideNor0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\main|proc|WideNor0~0clkctrl_outclk ));
// synopsys translate_off
defparam \main|proc|WideNor0~0clkctrl .clock_type = "global clock";
defparam \main|proc|WideNor0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N24
cycloneii_lcell_comb \main|proc|Mux15~0 (
// Equation(s):
// \main|proc|Mux15~0_combout  = (\main|proc|Tstep|Q [2] & (\main|proc|Tstep|Q [0] & !\main|proc|Tstep|Q [1]))

	.dataa(\main|proc|Tstep|Q [2]),
	.datab(\main|proc|Tstep|Q [0]),
	.datac(vcc),
	.datad(\main|proc|Tstep|Q [1]),
	.cin(gnd),
	.combout(\main|proc|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \main|proc|Mux15~0 .lut_mask = 16'h0088;
defparam \main|proc|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N8
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N29
cycloneii_lcell_ff \main|proc|modReg0|Q[0] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\main|proc|BusWires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main|proc|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|modReg0|Q [0]));

// Location: LCFF_X51_Y24_N27
cycloneii_lcell_ff \main|proc|modReg0|Q[1] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\main|proc|BusWires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main|proc|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|modReg0|Q [1]));

// Location: LCFF_X51_Y24_N23
cycloneii_lcell_ff \main|proc|modReg0|Q[4] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\main|proc|BusWires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main|proc|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|modReg0|Q [4]));

// Location: LCFF_X49_Y24_N15
cycloneii_lcell_ff \main|proc|modReg0|Q[6] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\main|proc|BusWires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main|proc|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|modReg0|Q [6]));

// Location: M4K_X52_Y24
cycloneii_ram_block \main|memRam|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY~combout [0]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\main|proc|modRegADDR|Q [6],\main|proc|modRegADDR|Q [5],\main|proc|modRegADDR|Q [4],\main|proc|modRegADDR|Q [3],\main|proc|modRegADDR|Q [2],\main|proc|modRegADDR|Q [1],\main|proc|modRegADDR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main|memRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .init_file = "MemRam.mif";
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "main:main|MemRam:memRam|altsyncram:altsyncram_component|altsyncram_u3i1:auto_generated|ALTSYNCRAM";
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \main|memRam|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N14
cycloneii_lcell_comb \main|proc|Selector12~0 (
// Equation(s):
// \main|proc|Selector12~0_combout  = (\main|proc|Mux15~0_combout  & ((\main|memRam|altsyncram_component|auto_generated|q_a [6]))) # (!\main|proc|Mux15~0_combout  & (\main|proc|modReg0|Q [6]))

	.dataa(\main|proc|Mux15~0_combout ),
	.datab(vcc),
	.datac(\main|proc|modReg0|Q [6]),
	.datad(\main|memRam|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\main|proc|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \main|proc|Selector12~0 .lut_mask = 16'hFA50;
defparam \main|proc|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N20
cycloneii_lcell_comb \main|proc|BusWires[6] (
// Equation(s):
// \main|proc|BusWires [6] = (GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & (\main|proc|BusWires [6])) # (!GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & ((\main|proc|Selector12~0_combout )))

	.dataa(\main|proc|BusWires [6]),
	.datab(vcc),
	.datac(\main|proc|Selector12~0_combout ),
	.datad(\main|proc|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main|proc|BusWires [6]),
	.cout());
// synopsys translate_off
defparam \main|proc|BusWires[6] .lut_mask = 16'hAAF0;
defparam \main|proc|BusWires[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N0
cycloneii_lcell_comb \main|proc|Mux26~0 (
// Equation(s):
// \main|proc|Mux26~0_combout  = (!\main|proc|Tstep|Q [2] & ((!\main|proc|Tstep|Q [1]) # (!\main|proc|Tstep|Q [0])))

	.dataa(vcc),
	.datab(\main|proc|Tstep|Q [2]),
	.datac(\main|proc|Tstep|Q [0]),
	.datad(\main|proc|Tstep|Q [1]),
	.cin(gnd),
	.combout(\main|proc|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \main|proc|Mux26~0 .lut_mask = 16'h0333;
defparam \main|proc|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y24_N21
cycloneii_lcell_ff \main|proc|modRegADDR|Q[6] (
	.clk(\KEY~combout [0]),
	.datain(\main|proc|BusWires [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main|proc|Mux26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|modRegADDR|Q [6]));

// Location: LCCOMB_X51_Y24_N0
cycloneii_lcell_comb \main|proc|Selector13~0 (
// Equation(s):
// \main|proc|Selector13~0_combout  = (\main|proc|Mux15~0_combout  & ((\main|memRam|altsyncram_component|auto_generated|q_a [5]))) # (!\main|proc|Mux15~0_combout  & (\main|proc|modReg0|Q [5]))

	.dataa(\main|proc|modReg0|Q [5]),
	.datab(\main|proc|Mux15~0_combout ),
	.datac(vcc),
	.datad(\main|memRam|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\main|proc|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \main|proc|Selector13~0 .lut_mask = 16'hEE22;
defparam \main|proc|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N8
cycloneii_lcell_comb \main|proc|BusWires[5] (
// Equation(s):
// \main|proc|BusWires [5] = (GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & (\main|proc|BusWires [5])) # (!GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & ((\main|proc|Selector13~0_combout )))

	.dataa(vcc),
	.datab(\main|proc|BusWires [5]),
	.datac(\main|proc|WideNor0~0clkctrl_outclk ),
	.datad(\main|proc|Selector13~0_combout ),
	.cin(gnd),
	.combout(\main|proc|BusWires [5]),
	.cout());
// synopsys translate_off
defparam \main|proc|BusWires[5] .lut_mask = 16'hCFC0;
defparam \main|proc|BusWires[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N1
cycloneii_lcell_ff \main|proc|modRegADDR|Q[5] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\main|proc|BusWires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main|proc|Mux26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|modRegADDR|Q [5]));

// Location: LCCOMB_X51_Y24_N22
cycloneii_lcell_comb \main|proc|Selector14~0 (
// Equation(s):
// \main|proc|Selector14~0_combout  = (\main|proc|Mux15~0_combout  & ((\main|memRam|altsyncram_component|auto_generated|q_a [4]))) # (!\main|proc|Mux15~0_combout  & (\main|proc|modReg0|Q [4]))

	.dataa(vcc),
	.datab(\main|proc|Mux15~0_combout ),
	.datac(\main|proc|modReg0|Q [4]),
	.datad(\main|memRam|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\main|proc|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \main|proc|Selector14~0 .lut_mask = 16'hFC30;
defparam \main|proc|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N14
cycloneii_lcell_comb \main|proc|BusWires[4] (
// Equation(s):
// \main|proc|BusWires [4] = (GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & (\main|proc|BusWires [4])) # (!GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & ((\main|proc|Selector14~0_combout )))

	.dataa(vcc),
	.datab(\main|proc|BusWires [4]),
	.datac(\main|proc|WideNor0~0clkctrl_outclk ),
	.datad(\main|proc|Selector14~0_combout ),
	.cin(gnd),
	.combout(\main|proc|BusWires [4]),
	.cout());
// synopsys translate_off
defparam \main|proc|BusWires[4] .lut_mask = 16'hCFC0;
defparam \main|proc|BusWires[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N15
cycloneii_lcell_ff \main|proc|modRegADDR|Q[4] (
	.clk(\KEY~combout [0]),
	.datain(\main|proc|BusWires [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main|proc|Mux26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|modRegADDR|Q [4]));

// Location: LCCOMB_X51_Y24_N6
cycloneii_lcell_comb \main|proc|Selector15~0 (
// Equation(s):
// \main|proc|Selector15~0_combout  = (\main|proc|Mux15~0_combout  & ((\main|memRam|altsyncram_component|auto_generated|q_a [3]))) # (!\main|proc|Mux15~0_combout  & (\main|proc|modReg0|Q [3]))

	.dataa(\main|proc|modReg0|Q [3]),
	.datab(\main|proc|Mux15~0_combout ),
	.datac(vcc),
	.datad(\main|memRam|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\main|proc|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \main|proc|Selector15~0 .lut_mask = 16'hEE22;
defparam \main|proc|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N16
cycloneii_lcell_comb \main|proc|BusWires[3] (
// Equation(s):
// \main|proc|BusWires [3] = (GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & (\main|proc|BusWires [3])) # (!GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & ((\main|proc|Selector15~0_combout )))

	.dataa(\main|proc|BusWires [3]),
	.datab(vcc),
	.datac(\main|proc|WideNor0~0clkctrl_outclk ),
	.datad(\main|proc|Selector15~0_combout ),
	.cin(gnd),
	.combout(\main|proc|BusWires [3]),
	.cout());
// synopsys translate_off
defparam \main|proc|BusWires[3] .lut_mask = 16'hAFA0;
defparam \main|proc|BusWires[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N7
cycloneii_lcell_ff \main|proc|modRegADDR|Q[3] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\main|proc|BusWires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main|proc|Mux26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|modRegADDR|Q [3]));

// Location: LCCOMB_X51_Y24_N4
cycloneii_lcell_comb \main|proc|Selector16~0 (
// Equation(s):
// \main|proc|Selector16~0_combout  = (\main|proc|Mux15~0_combout  & ((\main|memRam|altsyncram_component|auto_generated|q_a [2]))) # (!\main|proc|Mux15~0_combout  & (\main|proc|modReg0|Q [2]))

	.dataa(\main|proc|modReg0|Q [2]),
	.datab(vcc),
	.datac(\main|memRam|altsyncram_component|auto_generated|q_a [2]),
	.datad(\main|proc|Mux15~0_combout ),
	.cin(gnd),
	.combout(\main|proc|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \main|proc|Selector16~0 .lut_mask = 16'hF0AA;
defparam \main|proc|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N30
cycloneii_lcell_comb \main|proc|BusWires[2] (
// Equation(s):
// \main|proc|BusWires [2] = (GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & (\main|proc|BusWires [2])) # (!GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & ((\main|proc|Selector16~0_combout )))

	.dataa(vcc),
	.datab(\main|proc|BusWires [2]),
	.datac(\main|proc|WideNor0~0clkctrl_outclk ),
	.datad(\main|proc|Selector16~0_combout ),
	.cin(gnd),
	.combout(\main|proc|BusWires [2]),
	.cout());
// synopsys translate_off
defparam \main|proc|BusWires[2] .lut_mask = 16'hCFC0;
defparam \main|proc|BusWires[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N21
cycloneii_lcell_ff \main|proc|modRegADDR|Q[2] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\main|proc|BusWires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main|proc|Mux26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|modRegADDR|Q [2]));

// Location: LCCOMB_X51_Y24_N26
cycloneii_lcell_comb \main|proc|Selector17~0 (
// Equation(s):
// \main|proc|Selector17~0_combout  = (\main|proc|Mux15~0_combout  & ((\main|memRam|altsyncram_component|auto_generated|q_a [1]))) # (!\main|proc|Mux15~0_combout  & (\main|proc|modReg0|Q [1]))

	.dataa(vcc),
	.datab(\main|proc|Mux15~0_combout ),
	.datac(\main|proc|modReg0|Q [1]),
	.datad(\main|memRam|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\main|proc|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \main|proc|Selector17~0 .lut_mask = 16'hFC30;
defparam \main|proc|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N12
cycloneii_lcell_comb \main|proc|BusWires[1] (
// Equation(s):
// \main|proc|BusWires [1] = (GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & (\main|proc|BusWires [1])) # (!GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & ((\main|proc|Selector17~0_combout )))

	.dataa(\main|proc|BusWires [1]),
	.datab(vcc),
	.datac(\main|proc|WideNor0~0clkctrl_outclk ),
	.datad(\main|proc|Selector17~0_combout ),
	.cin(gnd),
	.combout(\main|proc|BusWires [1]),
	.cout());
// synopsys translate_off
defparam \main|proc|BusWires[1] .lut_mask = 16'hAFA0;
defparam \main|proc|BusWires[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N13
cycloneii_lcell_ff \main|proc|modRegADDR|Q[1] (
	.clk(\KEY~combout [0]),
	.datain(\main|proc|BusWires [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main|proc|Mux26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|modRegADDR|Q [1]));

// Location: LCCOMB_X51_Y24_N28
cycloneii_lcell_comb \main|proc|Selector18~0 (
// Equation(s):
// \main|proc|Selector18~0_combout  = (\main|proc|Mux15~0_combout  & ((\main|memRam|altsyncram_component|auto_generated|q_a [0]))) # (!\main|proc|Mux15~0_combout  & (\main|proc|modReg0|Q [0]))

	.dataa(vcc),
	.datab(\main|proc|Mux15~0_combout ),
	.datac(\main|proc|modReg0|Q [0]),
	.datad(\main|memRam|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\main|proc|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \main|proc|Selector18~0 .lut_mask = 16'hFC30;
defparam \main|proc|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N10
cycloneii_lcell_comb \main|proc|BusWires[0] (
// Equation(s):
// \main|proc|BusWires [0] = (GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & (\main|proc|BusWires [0])) # (!GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & ((\main|proc|Selector18~0_combout )))

	.dataa(\main|proc|BusWires [0]),
	.datab(vcc),
	.datac(\main|proc|WideNor0~0clkctrl_outclk ),
	.datad(\main|proc|Selector18~0_combout ),
	.cin(gnd),
	.combout(\main|proc|BusWires [0]),
	.cout());
// synopsys translate_off
defparam \main|proc|BusWires[0] .lut_mask = 16'hAFA0;
defparam \main|proc|BusWires[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N11
cycloneii_lcell_ff \main|proc|modRegADDR|Q[0] (
	.clk(\KEY~combout [0]),
	.datain(\main|proc|BusWires [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main|proc|Mux26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|modRegADDR|Q [0]));

// Location: LCCOMB_X51_Y24_N18
cycloneii_lcell_comb \main|proc|Selector23~0 (
// Equation(s):
// \main|proc|Selector23~0_combout  = (\main|proc|Mux15~0_combout  & ((\main|memRam|altsyncram_component|auto_generated|q_a [15]))) # (!\main|proc|Mux15~0_combout  & (\main|proc|modReg0|Q [15]))

	.dataa(\main|proc|modReg0|Q [15]),
	.datab(\main|proc|Mux15~0_combout ),
	.datac(vcc),
	.datad(\main|memRam|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\main|proc|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \main|proc|Selector23~0 .lut_mask = 16'hEE22;
defparam \main|proc|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N12
cycloneii_lcell_comb \main|proc|BusWires[15] (
// Equation(s):
// \main|proc|BusWires [15] = (GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & (\main|proc|BusWires [15])) # (!GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & ((\main|proc|Selector23~0_combout )))

	.dataa(\main|proc|BusWires [15]),
	.datab(vcc),
	.datac(\main|proc|WideNor0~0clkctrl_outclk ),
	.datad(\main|proc|Selector23~0_combout ),
	.cin(gnd),
	.combout(\main|proc|BusWires [15]),
	.cout());
// synopsys translate_off
defparam \main|proc|BusWires[15] .lut_mask = 16'hAFA0;
defparam \main|proc|BusWires[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y24_N13
cycloneii_lcell_ff \main|proc|modReg0|Q[15] (
	.clk(\KEY~combout [0]),
	.datain(\main|proc|BusWires [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main|proc|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|modReg0|Q [15]));

// Location: LCCOMB_X49_Y24_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[18]~116 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~116_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \main|proc|modReg0|Q [15])

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(vcc),
	.datac(\main|proc|modReg0|Q [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~116_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~116 .lut_mask = 16'hA0A0;
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N30
cycloneii_lcell_comb \main|proc|Selector21~0 (
// Equation(s):
// \main|proc|Selector21~0_combout  = (\main|proc|Mux15~0_combout  & ((\main|memRam|altsyncram_component|auto_generated|q_a [13]))) # (!\main|proc|Mux15~0_combout  & (\main|proc|modReg0|Q [13]))

	.dataa(vcc),
	.datab(\main|proc|modReg0|Q [13]),
	.datac(\main|memRam|altsyncram_component|auto_generated|q_a [13]),
	.datad(\main|proc|Mux15~0_combout ),
	.cin(gnd),
	.combout(\main|proc|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \main|proc|Selector21~0 .lut_mask = 16'hF0CC;
defparam \main|proc|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N28
cycloneii_lcell_comb \main|proc|BusWires[13] (
// Equation(s):
// \main|proc|BusWires [13] = (GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & (\main|proc|BusWires [13])) # (!GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & ((\main|proc|Selector21~0_combout )))

	.dataa(vcc),
	.datab(\main|proc|BusWires [13]),
	.datac(\main|proc|WideNor0~0clkctrl_outclk ),
	.datad(\main|proc|Selector21~0_combout ),
	.cin(gnd),
	.combout(\main|proc|BusWires [13]),
	.cout());
// synopsys translate_off
defparam \main|proc|BusWires[13] .lut_mask = 16'hCFC0;
defparam \main|proc|BusWires[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y24_N29
cycloneii_lcell_ff \main|proc|modReg0|Q[13] (
	.clk(\KEY~combout [0]),
	.datain(\main|proc|BusWires [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main|proc|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|modReg0|Q [13]));

// Location: LCCOMB_X49_Y24_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \main|proc|modReg0|Q [13] $ (VCC)
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\main|proc|modReg0|Q [13])

	.dataa(vcc),
	.datab(\main|proc|modReg0|Q [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\main|proc|modReg0|Q [14] & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\main|proc|modReg0|Q [14] & 
// (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\main|proc|modReg0|Q [14] & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\main|proc|modReg0|Q [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N24
cycloneii_lcell_comb \main|proc|Selector22~0 (
// Equation(s):
// \main|proc|Selector22~0_combout  = (\main|proc|Mux15~0_combout  & (\main|memRam|altsyncram_component|auto_generated|q_a [14])) # (!\main|proc|Mux15~0_combout  & ((\main|proc|modReg0|Q [14])))

	.dataa(vcc),
	.datab(\main|proc|Mux15~0_combout ),
	.datac(\main|memRam|altsyncram_component|auto_generated|q_a [14]),
	.datad(\main|proc|modReg0|Q [14]),
	.cin(gnd),
	.combout(\main|proc|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \main|proc|Selector22~0 .lut_mask = 16'hF3C0;
defparam \main|proc|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N14
cycloneii_lcell_comb \main|proc|BusWires[14] (
// Equation(s):
// \main|proc|BusWires [14] = (GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & (\main|proc|BusWires [14])) # (!GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & ((\main|proc|Selector22~0_combout )))

	.dataa(vcc),
	.datab(\main|proc|BusWires [14]),
	.datac(\main|proc|WideNor0~0clkctrl_outclk ),
	.datad(\main|proc|Selector22~0_combout ),
	.cin(gnd),
	.combout(\main|proc|BusWires [14]),
	.cout());
// synopsys translate_off
defparam \main|proc|BusWires[14] .lut_mask = 16'hCFC0;
defparam \main|proc|BusWires[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y24_N15
cycloneii_lcell_ff \main|proc|modReg0|Q[14] (
	.clk(\KEY~combout [0]),
	.datain(\main|proc|BusWires [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main|proc|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|modReg0|Q [14]));

// Location: LCCOMB_X48_Y24_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[17]~118 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[17]~118_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \main|proc|modReg0|Q [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\main|proc|modReg0|Q [14]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[17]~118_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~118 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[16]~121 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~121_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~121_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~121 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N20
cycloneii_lcell_comb \main|proc|Selector20~0 (
// Equation(s):
// \main|proc|Selector20~0_combout  = (\main|proc|Mux15~0_combout  & ((\main|memRam|altsyncram_component|auto_generated|q_a [12]))) # (!\main|proc|Mux15~0_combout  & (\main|proc|modReg0|Q [12]))

	.dataa(\main|proc|Mux15~0_combout ),
	.datab(\main|proc|modReg0|Q [12]),
	.datac(vcc),
	.datad(\main|memRam|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\main|proc|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \main|proc|Selector20~0 .lut_mask = 16'hEE44;
defparam \main|proc|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N18
cycloneii_lcell_comb \main|proc|BusWires[12] (
// Equation(s):
// \main|proc|BusWires [12] = (GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & (\main|proc|BusWires [12])) # (!GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & ((\main|proc|Selector20~0_combout )))

	.dataa(vcc),
	.datab(\main|proc|BusWires [12]),
	.datac(\main|proc|WideNor0~0clkctrl_outclk ),
	.datad(\main|proc|Selector20~0_combout ),
	.cin(gnd),
	.combout(\main|proc|BusWires [12]),
	.cout());
// synopsys translate_off
defparam \main|proc|BusWires[12] .lut_mask = 16'hCFC0;
defparam \main|proc|BusWires[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y24_N19
cycloneii_lcell_ff \main|proc|modReg0|Q[12] (
	.clk(\KEY~combout [0]),
	.datain(\main|proc|BusWires [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main|proc|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|modReg0|Q [12]));

// Location: LCCOMB_X48_Y24_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[15]~123 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[15]~123_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \main|proc|modReg0|Q [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\main|proc|modReg0|Q [12]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[15]~123_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~123 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[16]~120_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[16]~121_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[16]~120_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[16]~121_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[16]~120_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[16]~121_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[16]~120_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[16]~121_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[18]~117_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[18]~116_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[18]~117_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[18]~116_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[22]~204 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[22]~204_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\main|proc|modReg0|Q [13])) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\main|proc|modReg0|Q [13]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[22]~204_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~204 .lut_mask = 16'hA280;
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[28]~193 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[28]~193_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[22]~204_combout ) # 
// ((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[22]~204_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[28]~193_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~193 .lut_mask = 16'hA2A0;
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[21]~126 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[21]~126_combout  = (\main|proc|modReg0|Q [12] & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\main|proc|modReg0|Q [12]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[21]~126_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~126 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N2
cycloneii_lcell_comb \main|proc|Selector19~0 (
// Equation(s):
// \main|proc|Selector19~0_combout  = (\main|proc|Mux15~0_combout  & ((\main|memRam|altsyncram_component|auto_generated|q_a [11]))) # (!\main|proc|Mux15~0_combout  & (\main|proc|modReg0|Q [11]))

	.dataa(vcc),
	.datab(\main|proc|Mux15~0_combout ),
	.datac(\main|proc|modReg0|Q [11]),
	.datad(\main|memRam|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\main|proc|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \main|proc|Selector19~0 .lut_mask = 16'hFC30;
defparam \main|proc|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N4
cycloneii_lcell_comb \main|proc|BusWires[11] (
// Equation(s):
// \main|proc|BusWires [11] = (GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & (\main|proc|BusWires [11])) # (!GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & ((\main|proc|Selector19~0_combout )))

	.dataa(vcc),
	.datab(\main|proc|BusWires [11]),
	.datac(\main|proc|WideNor0~0clkctrl_outclk ),
	.datad(\main|proc|Selector19~0_combout ),
	.cin(gnd),
	.combout(\main|proc|BusWires [11]),
	.cout());
// synopsys translate_off
defparam \main|proc|BusWires[11] .lut_mask = 16'hCFC0;
defparam \main|proc|BusWires[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y24_N5
cycloneii_lcell_ff \main|proc|modReg0|Q[11] (
	.clk(\KEY~combout [0]),
	.datain(\main|proc|BusWires [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main|proc|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|modReg0|Q [11]));

// Location: LCCOMB_X47_Y24_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[20]~129 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[20]~129_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \main|proc|modReg0|Q [11])

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\main|proc|modReg0|Q [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[20]~129_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~129 .lut_mask = 16'h3030;
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[20]~128_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[20]~129_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[20]~128_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[20]~129_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[20]~128_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[20]~129_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[21]~127_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[21]~126_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[21]~127_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[21]~126_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[21]~127_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[21]~126_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[21]~127_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[21]~126_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[23]~203 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[23]~203_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\main|proc|modReg0|Q [14]))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\main|proc|modReg0|Q [14]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[23]~203_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~203 .lut_mask = 16'hA808;
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[23]~124_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[23]~203_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[23]~124_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[23]~203_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[27]~131 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[27]~131_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[27]~131_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~131 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[26]~133 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[26]~133_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[26]~133_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~133 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N4
cycloneii_lcell_comb \main|proc|Selector0~0 (
// Equation(s):
// \main|proc|Selector0~0_combout  = (\main|proc|Mux15~0_combout  & ((\main|memRam|altsyncram_component|auto_generated|q_a [10]))) # (!\main|proc|Mux15~0_combout  & (\main|proc|modReg0|Q [10]))

	.dataa(\main|proc|modReg0|Q [10]),
	.datab(vcc),
	.datac(\main|memRam|altsyncram_component|auto_generated|q_a [10]),
	.datad(\main|proc|Mux15~0_combout ),
	.cin(gnd),
	.combout(\main|proc|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \main|proc|Selector0~0 .lut_mask = 16'hF0AA;
defparam \main|proc|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N28
cycloneii_lcell_comb \main|proc|BusWires[10] (
// Equation(s):
// \main|proc|BusWires [10] = (GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & (\main|proc|BusWires [10])) # (!GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & ((\main|proc|Selector0~0_combout )))

	.dataa(vcc),
	.datab(\main|proc|BusWires [10]),
	.datac(\main|proc|Selector0~0_combout ),
	.datad(\main|proc|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main|proc|BusWires [10]),
	.cout());
// synopsys translate_off
defparam \main|proc|BusWires[10] .lut_mask = 16'hCCF0;
defparam \main|proc|BusWires[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y24_N29
cycloneii_lcell_ff \main|proc|modReg0|Q[10] (
	.clk(\KEY~combout [0]),
	.datain(\main|proc|BusWires [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main|proc|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|modReg0|Q [10]));

// Location: LCCOMB_X47_Y23_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[25]~134 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[25]~134_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \main|proc|modReg0|Q [10])

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\main|proc|modReg0|Q [10]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[25]~134_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~134 .lut_mask = 16'hCC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[25]~135_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[25]~134_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[25]~135_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[25]~134_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[25]~135_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[25]~134_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[26]~132_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[26]~133_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[26]~132_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[26]~133_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[26]~132_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[26]~133_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[26]~132_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[26]~133_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[28]~130_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[28]~193_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[28]~130_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[28]~193_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[33]~136 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[33]~136_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[33]~136_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~136 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[32]~137 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[32]~137_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[32]~137_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~137 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[31]~138 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[31]~138_combout  = (\main|proc|modReg0|Q [10] & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\main|proc|modReg0|Q [10]),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[31]~138_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~138 .lut_mask = 16'hCC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N14
cycloneii_lcell_comb \main|proc|Selector9~0 (
// Equation(s):
// \main|proc|Selector9~0_combout  = (\main|proc|Mux15~0_combout  & ((\main|memRam|altsyncram_component|auto_generated|q_a [9]))) # (!\main|proc|Mux15~0_combout  & (\main|proc|modReg0|Q [9]))

	.dataa(\main|proc|modReg0|Q [9]),
	.datab(vcc),
	.datac(\main|proc|Mux15~0_combout ),
	.datad(\main|memRam|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\main|proc|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \main|proc|Selector9~0 .lut_mask = 16'hFA0A;
defparam \main|proc|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N26
cycloneii_lcell_comb \main|proc|BusWires[9] (
// Equation(s):
// \main|proc|BusWires [9] = (GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & (\main|proc|BusWires [9])) # (!GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & ((\main|proc|Selector9~0_combout )))

	.dataa(vcc),
	.datab(\main|proc|BusWires [9]),
	.datac(\main|proc|Selector9~0_combout ),
	.datad(\main|proc|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main|proc|BusWires [9]),
	.cout());
// synopsys translate_off
defparam \main|proc|BusWires[9] .lut_mask = 16'hCCF0;
defparam \main|proc|BusWires[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y24_N27
cycloneii_lcell_ff \main|proc|modReg0|Q[9] (
	.clk(\KEY~combout [0]),
	.datain(\main|proc|BusWires [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main|proc|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|modReg0|Q [9]));

// Location: LCCOMB_X48_Y23_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[30]~141 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[30]~141_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \main|proc|modReg0|Q [9])

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\main|proc|modReg0|Q [9]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[30]~141_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~141 .lut_mask = 16'h5500;
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[30]~140_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[30]~141_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[30]~140_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[30]~141_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[30]~140_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[30]~141_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[33]~194_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[33]~136_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[33]~194_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[33]~136_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[38]~142 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[38]~142_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[38]~142_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[38]~142 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[38]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[37]~207 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[37]~207_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\main|proc|modReg0|Q [10])) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\main|proc|modReg0|Q [10]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[37]~207_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~207 .lut_mask = 16'hD080;
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[36]~145 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[36]~145_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[36]~145_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~145 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N16
cycloneii_lcell_comb \main|proc|Selector10~0 (
// Equation(s):
// \main|proc|Selector10~0_combout  = (\main|proc|Mux15~0_combout  & ((\main|memRam|altsyncram_component|auto_generated|q_a [8]))) # (!\main|proc|Mux15~0_combout  & (\main|proc|modReg0|Q [8]))

	.dataa(vcc),
	.datab(\main|proc|modReg0|Q [8]),
	.datac(\main|proc|Mux15~0_combout ),
	.datad(\main|memRam|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\main|proc|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \main|proc|Selector10~0 .lut_mask = 16'hFC0C;
defparam \main|proc|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N24
cycloneii_lcell_comb \main|proc|BusWires[8] (
// Equation(s):
// \main|proc|BusWires [8] = (GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & (\main|proc|BusWires [8])) # (!GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & ((\main|proc|Selector10~0_combout )))

	.dataa(\main|proc|BusWires [8]),
	.datab(vcc),
	.datac(\main|proc|Selector10~0_combout ),
	.datad(\main|proc|WideNor0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main|proc|BusWires [8]),
	.cout());
// synopsys translate_off
defparam \main|proc|BusWires[8] .lut_mask = 16'hAAF0;
defparam \main|proc|BusWires[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y24_N25
cycloneii_lcell_ff \main|proc|modReg0|Q[8] (
	.clk(\KEY~combout [0]),
	.datain(\main|proc|BusWires [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main|proc|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|modReg0|Q [8]));

// Location: LCCOMB_X48_Y23_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[35]~146 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[35]~146_combout  = (\main|proc|modReg0|Q [8] & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\main|proc|modReg0|Q [8]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[35]~146_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[35]~146 .lut_mask = 16'hC0C0;
defparam \Mod0|auto_generated|divider|divider|StageOut[35]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[38]~195_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[38]~142_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[38]~195_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[38]~142_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[43]~148 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[43]~148_combout  = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[43]~148_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~148 .lut_mask = 16'h0A0A;
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[42]~208 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[42]~208_combout  = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\main|proc|modReg0|Q [9]))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\main|proc|modReg0|Q [9]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[42]~208_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~208 .lut_mask = 16'hE040;
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[41]~150 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[41]~150_combout  = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \main|proc|modReg0|Q [8])

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\main|proc|modReg0|Q [8]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[41]~150_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~150 .lut_mask = 16'hCC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N2
cycloneii_lcell_comb \main|proc|Selector11~0 (
// Equation(s):
// \main|proc|Selector11~0_combout  = (\main|proc|Mux15~0_combout  & ((\main|memRam|altsyncram_component|auto_generated|q_a [7]))) # (!\main|proc|Mux15~0_combout  & (\main|proc|modReg0|Q [7]))

	.dataa(\main|proc|modReg0|Q [7]),
	.datab(vcc),
	.datac(\main|proc|Mux15~0_combout ),
	.datad(\main|memRam|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\main|proc|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \main|proc|Selector11~0 .lut_mask = 16'hFA0A;
defparam \main|proc|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N30
cycloneii_lcell_comb \main|proc|BusWires[7] (
// Equation(s):
// \main|proc|BusWires [7] = (GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & (\main|proc|BusWires [7])) # (!GLOBAL(\main|proc|WideNor0~0clkctrl_outclk ) & ((\main|proc|Selector11~0_combout )))

	.dataa(vcc),
	.datab(\main|proc|BusWires [7]),
	.datac(\main|proc|WideNor0~0clkctrl_outclk ),
	.datad(\main|proc|Selector11~0_combout ),
	.cin(gnd),
	.combout(\main|proc|BusWires [7]),
	.cout());
// synopsys translate_off
defparam \main|proc|BusWires[7] .lut_mask = 16'hCFC0;
defparam \main|proc|BusWires[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y24_N31
cycloneii_lcell_ff \main|proc|modReg0|Q[7] (
	.clk(\KEY~combout [0]),
	.datain(\main|proc|BusWires [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main|proc|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|modReg0|Q [7]));

// Location: LCCOMB_X50_Y23_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[40]~153 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[40]~153_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \main|proc|modReg0|Q [7])

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\main|proc|modReg0|Q [7]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[40]~153_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[40]~153 .lut_mask = 16'h3300;
defparam \Mod0|auto_generated|divider|divider|StageOut[40]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[40]~152_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[40]~153_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[40]~152_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[40]~153_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[40]~152_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[40]~153_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[42]~149_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[42]~208_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[42]~149_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[42]~208_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[42]~149_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[42]~208_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[42]~149_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[42]~208_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[43]~196_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[43]~148_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[43]~196_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[43]~148_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[47]~155 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[47]~155_combout  = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[47]~155_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~155 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[46]~156 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[46]~156_combout  = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \main|proc|modReg0|Q [7])

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(\main|proc|modReg0|Q [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[46]~156_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~156 .lut_mask = 16'hC0C0;
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[45]~159 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[45]~159_combout  = (\main|proc|modReg0|Q [6] & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\main|proc|modReg0|Q [6]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[45]~159_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[45]~159 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[45]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[45]~158_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[45]~159_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[45]~158_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[45]~159_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[45]~158_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[45]~159_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[47]~209_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[47]~155_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[47]~209_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[47]~155_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[47]~209_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[47]~155_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[47]~209_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[47]~155_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[48]~154 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[48]~154_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[48]~154_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~154 .lut_mask = 16'h5050;
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[48]~197_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[48]~154_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[48]~197_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[48]~154_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[53]~160 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[53]~160_combout  = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[53]~160_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~160 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[52]~210 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[52]~210_combout  = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & (\main|proc|modReg0|Q [7])) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout )))))

	.dataa(\main|proc|modReg0|Q [7]),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[52]~210_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~210 .lut_mask = 16'hB800;
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[51]~162 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~162_combout  = (\main|proc|modReg0|Q [6] & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\main|proc|modReg0|Q [6]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~162_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~162 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N9
cycloneii_lcell_ff \main|proc|modReg0|Q[5] (
	.clk(\KEY~combout [0]),
	.datain(\main|proc|BusWires [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main|proc|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|modReg0|Q [5]));

// Location: LCCOMB_X48_Y21_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[50]~164 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[50]~164_combout  = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \main|proc|modReg0|Q [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\main|proc|modReg0|Q [5]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[50]~164_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~164 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[50]~165_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[50]~164_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[50]~165_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[50]~164_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[50]~165_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[50]~164_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[53]~198_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[53]~160_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[53]~198_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[53]~160_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[62]~212 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[62]~212_combout  = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\main|proc|modReg0|Q [5]))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.datad(\main|proc|modReg0|Q [5]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[62]~212_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~212 .lut_mask = 16'hA820;
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[58]~199 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[58]~199_combout  = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[52]~210_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[52]~210_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[58]~199_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~199 .lut_mask = 16'hF020;
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[57]~211 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[57]~211_combout  = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\main|proc|modReg0|Q [6]))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.datac(\main|proc|modReg0|Q [6]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[57]~211_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~211 .lut_mask = 16'hA088;
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[56]~168 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[56]~168_combout  = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \main|proc|modReg0|Q [5])

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\main|proc|modReg0|Q [5]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[56]~168_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~168 .lut_mask = 16'hCC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[55]~171 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[55]~171_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \main|proc|modReg0|Q [4])

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\main|proc|modReg0|Q [4]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[55]~171_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[55]~171 .lut_mask = 16'h3300;
defparam \Mod0|auto_generated|divider|divider|StageOut[55]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[57]~167_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[57]~211_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[57]~167_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[57]~211_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[57]~167_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[57]~211_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[57]~167_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[57]~211_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[58]~166_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[58]~199_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[58]~166_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[58]~199_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[61]~175 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[61]~175_combout  = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[61]~175_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~175 .lut_mask = 16'h0A0A;
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N17
cycloneii_lcell_ff \main|proc|modReg0|Q[3] (
	.clk(\KEY~combout [0]),
	.datain(\main|proc|BusWires [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main|proc|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|modReg0|Q [3]));

// Location: LCCOMB_X48_Y22_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[60]~176 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[60]~176_combout  = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \main|proc|modReg0|Q [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\main|proc|modReg0|Q [3]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[60]~176_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~176 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[60]~177_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[60]~176_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[60]~177_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[60]~176_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[60]~177_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[60]~176_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[61]~174_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[61]~175_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[61]~174_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[61]~175_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[61]~174_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[61]~175_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[61]~174_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[61]~175_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[62]~173_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[62]~212_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[62]~173_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[62]~212_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[62]~173_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[62]~212_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[62]~173_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[62]~212_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[63]~172 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[63]~172_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[63]~172_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[63]~172 .lut_mask = 16'h5050;
defparam \Mod0|auto_generated|divider|divider|StageOut[63]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[63]~200_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[63]~172_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[63]~200_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[63]~172_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[68]~178 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[68]~178_combout  = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[68]~178_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[68]~178 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[68]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[67]~179 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[67]~179_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[67]~179_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[67]~179 .lut_mask = 16'h3300;
defparam \Mod0|auto_generated|divider|divider|StageOut[67]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[66]~181 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[66]~181_combout  = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[66]~181_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[66]~181 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[66]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y24_N25
cycloneii_lcell_ff \main|proc|modReg0|Q[2] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\main|proc|BusWires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main|proc|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\main|proc|modReg0|Q [2]));

// Location: LCCOMB_X49_Y22_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[65]~183 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[65]~183_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \main|proc|modReg0|Q [2])

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\main|proc|modReg0|Q [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[65]~183_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[65]~183 .lut_mask = 16'h3030;
defparam \Mod0|auto_generated|divider|divider|StageOut[65]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[68]~201_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[68]~178_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[68]~201_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[68]~178_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[73]~186 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[73]~186_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[73]~186_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[73]~186 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[73]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[72]~214 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[72]~214_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\main|proc|modReg0|Q [3]))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\main|proc|modReg0|Q [3]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[72]~214_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[72]~214 .lut_mask = 16'hE020;
defparam \Mod0|auto_generated|divider|divider|StageOut[72]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[71]~188 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[71]~188_combout  = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \main|proc|modReg0|Q [2])

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(\main|proc|modReg0|Q [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[71]~188_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[71]~188 .lut_mask = 16'hA0A0;
defparam \Mod0|auto_generated|divider|divider|StageOut[71]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[70]~185 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[70]~185_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \main|proc|modReg0|Q [1])

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\main|proc|modReg0|Q [1]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[70]~185_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[70]~185 .lut_mask = 16'h5500;
defparam \Mod0|auto_generated|divider|divider|StageOut[70]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[70]~184_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[70]~185_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[70]~184_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[70]~185_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[70]~184_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[70]~185_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[71]~189_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[71]~188_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[71]~189_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[71]~188_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[71]~189_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[71]~188_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[71]~189_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[71]~188_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[72]~187_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[72]~214_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[72]~187_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[72]~214_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[72]~187_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[72]~214_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[72]~187_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[72]~214_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[73]~202_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[73]~186_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[73]~202_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[73]~186_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[76]~190 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[76]~190_combout  = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & (\main|proc|modReg0|Q [1])) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & 
// ((\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout )))

	.dataa(\main|proc|modReg0|Q [1]),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[76]~190_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[76]~190 .lut_mask = 16'hB8B8;
defparam \Mod0|auto_generated|divider|divider|StageOut[76]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[78]~192 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[78]~192_combout  = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[72]~187_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[72]~214_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[72]~187_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[72]~214_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[78]~192_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[78]~192 .lut_mask = 16'hFCB8;
defparam \Mod0|auto_generated|divider|divider|StageOut[78]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[77]~191 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[77]~191_combout  = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[71]~189_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[71]~188_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[71]~189_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[71]~188_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[77]~191_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[77]~191 .lut_mask = 16'hEEF0;
defparam \Mod0|auto_generated|divider|divider|StageOut[77]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N0
cycloneii_lcell_comb \d0|WideOr6~0 (
// Equation(s):
// \d0|WideOr6~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[76]~190_combout  & (\Mod0|auto_generated|divider|divider|StageOut[78]~192_combout )) # (!\Mod0|auto_generated|divider|divider|StageOut[76]~190_combout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[77]~191_combout  $ (((!\Mod0|auto_generated|divider|divider|StageOut[78]~192_combout  & \main|proc|modReg0|Q [0])))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[76]~190_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[78]~192_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[77]~191_combout ),
	.datad(\main|proc|modReg0|Q [0]),
	.cin(gnd),
	.combout(\d0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|WideOr6~0 .lut_mask = 16'hC9D8;
defparam \d0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N2
cycloneii_lcell_comb \d0|WideOr5~0 (
// Equation(s):
// \d0|WideOr5~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[78]~192_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[76]~190_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[77]~191_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[78]~192_combout  & (\Mod0|auto_generated|divider|divider|StageOut[77]~191_combout  & (\Mod0|auto_generated|divider|divider|StageOut[76]~190_combout  $ (\main|proc|modReg0|Q [0]))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[76]~190_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[78]~192_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[77]~191_combout ),
	.datad(\main|proc|modReg0|Q [0]),
	.cin(gnd),
	.combout(\d0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|WideOr5~0 .lut_mask = 16'hD8E8;
defparam \d0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N24
cycloneii_lcell_comb \d0|WideOr4~0 (
// Equation(s):
// \d0|WideOr4~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[77]~191_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[78]~192_combout )))) # (!\Mod0|auto_generated|divider|divider|StageOut[77]~191_combout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[76]~190_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[78]~192_combout ) # (!\main|proc|modReg0|Q [0]))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[76]~190_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[78]~192_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[77]~191_combout ),
	.datad(\main|proc|modReg0|Q [0]),
	.cin(gnd),
	.combout(\d0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|WideOr4~0 .lut_mask = 16'hC8CA;
defparam \d0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N10
cycloneii_lcell_comb \d0|WideOr3~0 (
// Equation(s):
// \d0|WideOr3~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[76]~190_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[78]~192_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[77]~191_combout  & \main|proc|modReg0|Q [0])))) 
// # (!\Mod0|auto_generated|divider|divider|StageOut[76]~190_combout  & (\Mod0|auto_generated|divider|divider|StageOut[77]~191_combout  $ (((!\Mod0|auto_generated|divider|divider|StageOut[78]~192_combout  & \main|proc|modReg0|Q [0])))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[76]~190_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[78]~192_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[77]~191_combout ),
	.datad(\main|proc|modReg0|Q [0]),
	.cin(gnd),
	.combout(\d0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|WideOr3~0 .lut_mask = 16'hE9D8;
defparam \d0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N8
cycloneii_lcell_comb \d0|WideOr2~0 (
// Equation(s):
// \d0|WideOr2~0_combout  = (\main|proc|modReg0|Q [0]) # ((\Mod0|auto_generated|divider|divider|StageOut[76]~190_combout  & (\Mod0|auto_generated|divider|divider|StageOut[78]~192_combout )) # (!\Mod0|auto_generated|divider|divider|StageOut[76]~190_combout  & 
// ((\Mod0|auto_generated|divider|divider|StageOut[77]~191_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[76]~190_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[78]~192_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[77]~191_combout ),
	.datad(\main|proc|modReg0|Q [0]),
	.cin(gnd),
	.combout(\d0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|WideOr2~0 .lut_mask = 16'hFFD8;
defparam \d0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N22
cycloneii_lcell_comb \d0|WideOr1~0 (
// Equation(s):
// \d0|WideOr1~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[77]~191_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[78]~192_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[76]~190_combout  & \main|proc|modReg0|Q [0])))) 
// # (!\Mod0|auto_generated|divider|divider|StageOut[77]~191_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[76]~190_combout ) # ((!\Mod0|auto_generated|divider|divider|StageOut[78]~192_combout  & \main|proc|modReg0|Q [0]))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[76]~190_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[78]~192_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[77]~191_combout ),
	.datad(\main|proc|modReg0|Q [0]),
	.cin(gnd),
	.combout(\d0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|WideOr1~0 .lut_mask = 16'hEBCA;
defparam \d0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N12
cycloneii_lcell_comb \d0|WideOr0~0 (
// Equation(s):
// \d0|WideOr0~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[78]~192_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[76]~190_combout  & ((!\main|proc|modReg0|Q [0]) # (!\Mod0|auto_generated|divider|divider|StageOut[77]~191_combout 
// ))) # (!\Mod0|auto_generated|divider|divider|StageOut[76]~190_combout  & (\Mod0|auto_generated|divider|divider|StageOut[77]~191_combout )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[76]~190_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[78]~192_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[77]~191_combout ),
	.datad(\main|proc|modReg0|Q [0]),
	.cin(gnd),
	.combout(\d0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|WideOr0~0 .lut_mask = 16'hDEFE;
defparam \d0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(\d0|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(\d0|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\d0|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(\d0|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(\d0|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(\d0|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(!\d0|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[4]));
// synopsys translate_off
defparam \KEY[4]~I .input_async_reset = "none";
defparam \KEY[4]~I .input_power_up = "low";
defparam \KEY[4]~I .input_register_mode = "none";
defparam \KEY[4]~I .input_sync_reset = "none";
defparam \KEY[4]~I .oe_async_reset = "none";
defparam \KEY[4]~I .oe_power_up = "low";
defparam \KEY[4]~I .oe_register_mode = "none";
defparam \KEY[4]~I .oe_sync_reset = "none";
defparam \KEY[4]~I .operation_mode = "input";
defparam \KEY[4]~I .output_async_reset = "none";
defparam \KEY[4]~I .output_power_up = "low";
defparam \KEY[4]~I .output_register_mode = "none";
defparam \KEY[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[5]));
// synopsys translate_off
defparam \KEY[5]~I .input_async_reset = "none";
defparam \KEY[5]~I .input_power_up = "low";
defparam \KEY[5]~I .input_register_mode = "none";
defparam \KEY[5]~I .input_sync_reset = "none";
defparam \KEY[5]~I .oe_async_reset = "none";
defparam \KEY[5]~I .oe_power_up = "low";
defparam \KEY[5]~I .oe_register_mode = "none";
defparam \KEY[5]~I .oe_sync_reset = "none";
defparam \KEY[5]~I .operation_mode = "input";
defparam \KEY[5]~I .output_async_reset = "none";
defparam \KEY[5]~I .output_power_up = "low";
defparam \KEY[5]~I .output_register_mode = "none";
defparam \KEY[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[6]));
// synopsys translate_off
defparam \KEY[6]~I .input_async_reset = "none";
defparam \KEY[6]~I .input_power_up = "low";
defparam \KEY[6]~I .input_register_mode = "none";
defparam \KEY[6]~I .input_sync_reset = "none";
defparam \KEY[6]~I .oe_async_reset = "none";
defparam \KEY[6]~I .oe_power_up = "low";
defparam \KEY[6]~I .oe_register_mode = "none";
defparam \KEY[6]~I .oe_sync_reset = "none";
defparam \KEY[6]~I .operation_mode = "input";
defparam \KEY[6]~I .output_async_reset = "none";
defparam \KEY[6]~I .output_power_up = "low";
defparam \KEY[6]~I .output_register_mode = "none";
defparam \KEY[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[7]));
// synopsys translate_off
defparam \KEY[7]~I .input_async_reset = "none";
defparam \KEY[7]~I .input_power_up = "low";
defparam \KEY[7]~I .input_register_mode = "none";
defparam \KEY[7]~I .input_sync_reset = "none";
defparam \KEY[7]~I .oe_async_reset = "none";
defparam \KEY[7]~I .oe_power_up = "low";
defparam \KEY[7]~I .oe_register_mode = "none";
defparam \KEY[7]~I .oe_sync_reset = "none";
defparam \KEY[7]~I .operation_mode = "input";
defparam \KEY[7]~I .output_async_reset = "none";
defparam \KEY[7]~I .output_power_up = "low";
defparam \KEY[7]~I .output_register_mode = "none";
defparam \KEY[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[8]));
// synopsys translate_off
defparam \KEY[8]~I .input_async_reset = "none";
defparam \KEY[8]~I .input_power_up = "low";
defparam \KEY[8]~I .input_register_mode = "none";
defparam \KEY[8]~I .input_sync_reset = "none";
defparam \KEY[8]~I .oe_async_reset = "none";
defparam \KEY[8]~I .oe_power_up = "low";
defparam \KEY[8]~I .oe_register_mode = "none";
defparam \KEY[8]~I .oe_sync_reset = "none";
defparam \KEY[8]~I .operation_mode = "input";
defparam \KEY[8]~I .output_async_reset = "none";
defparam \KEY[8]~I .output_power_up = "low";
defparam \KEY[8]~I .output_register_mode = "none";
defparam \KEY[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG0[0]~I (
	.datain(\SW~combout [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG0[0]));
// synopsys translate_off
defparam \LEDG0[0]~I .input_async_reset = "none";
defparam \LEDG0[0]~I .input_power_up = "low";
defparam \LEDG0[0]~I .input_register_mode = "none";
defparam \LEDG0[0]~I .input_sync_reset = "none";
defparam \LEDG0[0]~I .oe_async_reset = "none";
defparam \LEDG0[0]~I .oe_power_up = "low";
defparam \LEDG0[0]~I .oe_register_mode = "none";
defparam \LEDG0[0]~I .oe_sync_reset = "none";
defparam \LEDG0[0]~I .operation_mode = "output";
defparam \LEDG0[0]~I .output_async_reset = "none";
defparam \LEDG0[0]~I .output_power_up = "low";
defparam \LEDG0[0]~I .output_register_mode = "none";
defparam \LEDG0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG0[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG0[1]));
// synopsys translate_off
defparam \LEDG0[1]~I .input_async_reset = "none";
defparam \LEDG0[1]~I .input_power_up = "low";
defparam \LEDG0[1]~I .input_register_mode = "none";
defparam \LEDG0[1]~I .input_sync_reset = "none";
defparam \LEDG0[1]~I .oe_async_reset = "none";
defparam \LEDG0[1]~I .oe_power_up = "low";
defparam \LEDG0[1]~I .oe_register_mode = "none";
defparam \LEDG0[1]~I .oe_sync_reset = "none";
defparam \LEDG0[1]~I .operation_mode = "output";
defparam \LEDG0[1]~I .output_async_reset = "none";
defparam \LEDG0[1]~I .output_power_up = "low";
defparam \LEDG0[1]~I .output_register_mode = "none";
defparam \LEDG0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG0[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG0[2]));
// synopsys translate_off
defparam \LEDG0[2]~I .input_async_reset = "none";
defparam \LEDG0[2]~I .input_power_up = "low";
defparam \LEDG0[2]~I .input_register_mode = "none";
defparam \LEDG0[2]~I .input_sync_reset = "none";
defparam \LEDG0[2]~I .oe_async_reset = "none";
defparam \LEDG0[2]~I .oe_power_up = "low";
defparam \LEDG0[2]~I .oe_register_mode = "none";
defparam \LEDG0[2]~I .oe_sync_reset = "none";
defparam \LEDG0[2]~I .operation_mode = "output";
defparam \LEDG0[2]~I .output_async_reset = "none";
defparam \LEDG0[2]~I .output_power_up = "low";
defparam \LEDG0[2]~I .output_register_mode = "none";
defparam \LEDG0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG0[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG0[3]));
// synopsys translate_off
defparam \LEDG0[3]~I .input_async_reset = "none";
defparam \LEDG0[3]~I .input_power_up = "low";
defparam \LEDG0[3]~I .input_register_mode = "none";
defparam \LEDG0[3]~I .input_sync_reset = "none";
defparam \LEDG0[3]~I .oe_async_reset = "none";
defparam \LEDG0[3]~I .oe_power_up = "low";
defparam \LEDG0[3]~I .oe_register_mode = "none";
defparam \LEDG0[3]~I .oe_sync_reset = "none";
defparam \LEDG0[3]~I .operation_mode = "output";
defparam \LEDG0[3]~I .output_async_reset = "none";
defparam \LEDG0[3]~I .output_power_up = "low";
defparam \LEDG0[3]~I .output_register_mode = "none";
defparam \LEDG0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG0[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG0[4]));
// synopsys translate_off
defparam \LEDG0[4]~I .input_async_reset = "none";
defparam \LEDG0[4]~I .input_power_up = "low";
defparam \LEDG0[4]~I .input_register_mode = "none";
defparam \LEDG0[4]~I .input_sync_reset = "none";
defparam \LEDG0[4]~I .oe_async_reset = "none";
defparam \LEDG0[4]~I .oe_power_up = "low";
defparam \LEDG0[4]~I .oe_register_mode = "none";
defparam \LEDG0[4]~I .oe_sync_reset = "none";
defparam \LEDG0[4]~I .operation_mode = "output";
defparam \LEDG0[4]~I .output_async_reset = "none";
defparam \LEDG0[4]~I .output_power_up = "low";
defparam \LEDG0[4]~I .output_register_mode = "none";
defparam \LEDG0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG0[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG0[5]));
// synopsys translate_off
defparam \LEDG0[5]~I .input_async_reset = "none";
defparam \LEDG0[5]~I .input_power_up = "low";
defparam \LEDG0[5]~I .input_register_mode = "none";
defparam \LEDG0[5]~I .input_sync_reset = "none";
defparam \LEDG0[5]~I .oe_async_reset = "none";
defparam \LEDG0[5]~I .oe_power_up = "low";
defparam \LEDG0[5]~I .oe_register_mode = "none";
defparam \LEDG0[5]~I .oe_sync_reset = "none";
defparam \LEDG0[5]~I .operation_mode = "output";
defparam \LEDG0[5]~I .output_async_reset = "none";
defparam \LEDG0[5]~I .output_power_up = "low";
defparam \LEDG0[5]~I .output_register_mode = "none";
defparam \LEDG0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG0[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG0[6]));
// synopsys translate_off
defparam \LEDG0[6]~I .input_async_reset = "none";
defparam \LEDG0[6]~I .input_power_up = "low";
defparam \LEDG0[6]~I .input_register_mode = "none";
defparam \LEDG0[6]~I .input_sync_reset = "none";
defparam \LEDG0[6]~I .oe_async_reset = "none";
defparam \LEDG0[6]~I .oe_power_up = "low";
defparam \LEDG0[6]~I .oe_register_mode = "none";
defparam \LEDG0[6]~I .oe_sync_reset = "none";
defparam \LEDG0[6]~I .operation_mode = "output";
defparam \LEDG0[6]~I .output_async_reset = "none";
defparam \LEDG0[6]~I .output_power_up = "low";
defparam \LEDG0[6]~I .output_register_mode = "none";
defparam \LEDG0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG0[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG0[7]));
// synopsys translate_off
defparam \LEDG0[7]~I .input_async_reset = "none";
defparam \LEDG0[7]~I .input_power_up = "low";
defparam \LEDG0[7]~I .input_register_mode = "none";
defparam \LEDG0[7]~I .input_sync_reset = "none";
defparam \LEDG0[7]~I .oe_async_reset = "none";
defparam \LEDG0[7]~I .oe_power_up = "low";
defparam \LEDG0[7]~I .oe_register_mode = "none";
defparam \LEDG0[7]~I .oe_sync_reset = "none";
defparam \LEDG0[7]~I .operation_mode = "output";
defparam \LEDG0[7]~I .output_async_reset = "none";
defparam \LEDG0[7]~I .output_power_up = "low";
defparam \LEDG0[7]~I .output_register_mode = "none";
defparam \LEDG0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG0[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG0[8]));
// synopsys translate_off
defparam \LEDG0[8]~I .input_async_reset = "none";
defparam \LEDG0[8]~I .input_power_up = "low";
defparam \LEDG0[8]~I .input_register_mode = "none";
defparam \LEDG0[8]~I .input_sync_reset = "none";
defparam \LEDG0[8]~I .oe_async_reset = "none";
defparam \LEDG0[8]~I .oe_power_up = "low";
defparam \LEDG0[8]~I .oe_register_mode = "none";
defparam \LEDG0[8]~I .oe_sync_reset = "none";
defparam \LEDG0[8]~I .operation_mode = "output";
defparam \LEDG0[8]~I .output_async_reset = "none";
defparam \LEDG0[8]~I .output_power_up = "low";
defparam \LEDG0[8]~I .output_register_mode = "none";
defparam \LEDG0[8]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
