\doxysection{ADC\+\_\+\+Common\+Init\+Type\+Def Struct Reference}
\hypertarget{struct_a_d_c___common_init_type_def}{}\label{struct_a_d_c___common_init_type_def}\index{ADC\_CommonInitTypeDef@{ADC\_CommonInitTypeDef}}


ADC Common Init structure definition ~\newline
  




{\ttfamily \#include $<$stm32f4xx\+\_\+adc.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common_init_type_def_a7876bb5e90dfb86b6d3125f00dbc1c62}{ADC\+\_\+\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common_init_type_def_af8239af49e67326025d674ff29eaf4a1}{ADC\+\_\+\+Prescaler}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common_init_type_def_a7a07e47276e023bd25354c0841090072}{ADC\+\_\+\+DMAAccess\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common_init_type_def_a27777b706ee9a544ffbac66eefcf952a}{ADC\+\_\+\+Two\+Sampling\+Delay}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
ADC Common Init structure definition ~\newline
 

\doxysubsection{Field Documentation}
\Hypertarget{struct_a_d_c___common_init_type_def_a7a07e47276e023bd25354c0841090072}\label{struct_a_d_c___common_init_type_def_a7a07e47276e023bd25354c0841090072} 
\index{ADC\_CommonInitTypeDef@{ADC\_CommonInitTypeDef}!ADC\_DMAAccessMode@{ADC\_DMAAccessMode}}
\index{ADC\_DMAAccessMode@{ADC\_DMAAccessMode}!ADC\_CommonInitTypeDef@{ADC\_CommonInitTypeDef}}
\doxysubsubsection{\texorpdfstring{ADC\_DMAAccessMode}{ADC\_DMAAccessMode}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+DMAAccess\+Mode}

Configures the Direct memory access mode for multi ADC mode. This parameter can be a value of \doxylink{group___a_d_c___direct__memory__access__mode__for__multi__mode}{ADC\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode} \Hypertarget{struct_a_d_c___common_init_type_def_a7876bb5e90dfb86b6d3125f00dbc1c62}\label{struct_a_d_c___common_init_type_def_a7876bb5e90dfb86b6d3125f00dbc1c62} 
\index{ADC\_CommonInitTypeDef@{ADC\_CommonInitTypeDef}!ADC\_Mode@{ADC\_Mode}}
\index{ADC\_Mode@{ADC\_Mode}!ADC\_CommonInitTypeDef@{ADC\_CommonInitTypeDef}}
\doxysubsubsection{\texorpdfstring{ADC\_Mode}{ADC\_Mode}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Mode}

Configures the ADC to operate in independent or multi mode. This parameter can be a value of \doxylink{group___a_d_c___common__mode}{ADC\+\_\+\+Common\+\_\+mode} \Hypertarget{struct_a_d_c___common_init_type_def_af8239af49e67326025d674ff29eaf4a1}\label{struct_a_d_c___common_init_type_def_af8239af49e67326025d674ff29eaf4a1} 
\index{ADC\_CommonInitTypeDef@{ADC\_CommonInitTypeDef}!ADC\_Prescaler@{ADC\_Prescaler}}
\index{ADC\_Prescaler@{ADC\_Prescaler}!ADC\_CommonInitTypeDef@{ADC\_CommonInitTypeDef}}
\doxysubsubsection{\texorpdfstring{ADC\_Prescaler}{ADC\_Prescaler}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Prescaler}

Select the frequency of the clock to the ADC. The clock is common for all the ADCs. This parameter can be a value of \doxylink{group___a_d_c___prescaler}{ADC\+\_\+\+Prescaler} \Hypertarget{struct_a_d_c___common_init_type_def_a27777b706ee9a544ffbac66eefcf952a}\label{struct_a_d_c___common_init_type_def_a27777b706ee9a544ffbac66eefcf952a} 
\index{ADC\_CommonInitTypeDef@{ADC\_CommonInitTypeDef}!ADC\_TwoSamplingDelay@{ADC\_TwoSamplingDelay}}
\index{ADC\_TwoSamplingDelay@{ADC\_TwoSamplingDelay}!ADC\_CommonInitTypeDef@{ADC\_CommonInitTypeDef}}
\doxysubsubsection{\texorpdfstring{ADC\_TwoSamplingDelay}{ADC\_TwoSamplingDelay}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Two\+Sampling\+Delay}

Configures the Delay between 2 sampling phases. This parameter can be a value of \doxylink{group___a_d_c__delay__between__2__sampling__phases}{ADC\+\_\+delay\+\_\+between\+\_\+2\+\_\+sampling\+\_\+phases} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
drivers/\mbox{\hyperlink{stm32f4xx__adc_8h}{stm32f4xx\+\_\+adc.\+h}}\end{DoxyCompactItemize}
