#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May 26 10:08:38 2023
# Process ID: 18636
# Current directory: E:/Learning/ComputerOrganization/project/code/cs202-CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15684 E:\Learning\ComputerOrganization\project\code\cs202-CPU\project_1.xpr
# Log file: E:/Learning/ComputerOrganization/project/code/cs202-CPU/vivado.log
# Journal file: E:/Learning/ComputerOrganization/project/code/cs202-CPU\vivado.jou
#-----------------------------------------------------------
start_guopopen_project E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/SEU_CSE_507_user_uart_bmpg_1.3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2017.4/data/ip'opupdate_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {100.000} CONFIG.MMCM_CLKOUT1_DIVIDE {100} CONFIG.CLKOUT1_JITTER {209.588} CONFIG.CLKOUT1_PHASE_ERROR {98.575} CONFIG.CLKOUT2_JITTER {209.588} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_ips cpuclk]
generate_target all [get_files  E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 8 cpuclk_synth_1
[Fri May 26 10:17:11 2023] Launched cpuclk_synth_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files -ipstatic_source_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/modelsim} {questa=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/questa} {riviera=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/riviera} {activehdl=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri May 26 10:17:50 2023] Launched synth_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri May 26 10:19:31 2023] Launched impl_1...
Run output will be captured here: E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 26 10:55:48 2023...
