<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="content-type" content="text/html; charset=windows-1250">
<title>
CPU documentation - General info
</title>
<STYLE type="text/css">
body{
  background-color: white;
  margin:0px;
  font: 13px Helvetica Neue, Helvetica, Arial, sans-serif;
}
A:visited {
	COLOR: #2D8AA7; TEXT-DECORATION: none
}
A:link {
	COLOR: #2D8AA7; TEXT-DECORATION: none
}
A:active {
	COLOR: #2D8AA7; TEXT-DECORATION: none
}
A:hover {
	COLOR: #2D8AA7; TEXT-DECORATION: underline
}
.VSP {
	COLOR: #2D8AA7; FONT: bold italic 14px Helvetica Neue, Helvetica, Arial, sans-serif;
}
.reflink {
	FONT: 11px/18px Helvetica Neue, Helvetica, Arial, sans-serif;
 	COLOR: #2D8AA7;
}
.user_text {
	FONT: 12px/18px Helvetica Neue, Helvetica, Arial, sans-serif;
	COLOR: #000000;
}
.bluetext {
  COLOR: #695F52;
}
.versionspec {
  padding:5px; 
  background-color: RGB(243, 242, 230);
  margin-top:5px;
  margin-bottom:5px;  
}
.versionspecdetail {
  padding:5px; 
  background-color: RGB(243, 242, 230);
  margin-top:5px;
  margin-bottom:5px;  
}
.versionspeclabel {
  font-style: italic;
}
LI.DEF {
  list-style-image: url(DefaultLI.gif) ;
}
LI.BAS {
	list-style-image: url(BasicLI.gif) ;
}
LI.ADV {
	list-style-image: url(AdvancedLI.gif) ;
}
LI.EXP {
	list-style-image: url(ExpertLI.gif) ;
}
.titlebox {  
  font: bold 18px Helvetica Neue, Helvetica, Arial, sans-serif;
  color: #51626F;
  margin-bottom: 10px;
}
.lefttitlebox {
  background-color:#C3CFD1;  
}
.lefttitle {
  color:#51626F;
  font: bold 11px Helvetica Neue, Helvetica, Arial, sans-serif;   
}
.beanname {
  font: bold 14px/18px Helvetica Neue, Helvetica, Arial, sans-serif;
  padding-top:6px;
  padding-bottom:5px;
  margin-bottom: 5px;
  border-bottom-style: dotted;
  border-bottom-width: 1;  
}
.descrtext {
  font-style: italic;
  font: 14px/18px Helvetica Neue, Helvetica, Arial, sans-serif;  
  padding-bottom:9px;
}
.footer {
  color: #b0b0b0; 
  font: 9px Helvetica Neue, Helvetica, Arial, sans-serif;
  text-align: center;
  border-top-style: solid;
  border-top-color: #BOBOBO;
  border-top-width: 1px;  
  padding-top: 5px;
  margin-top: 20px;
}
.info_name {
  font: 9px Helvetica Neue, Helvetica, Arial, sans-serif;
  padding: 0px;
  color: black;
}
.info_text {
  font: 11px Helvetica Neue, Helvetica, Arial, sans-serif;
}
.text_title {
  COLOR: #000000; 
  FONT: bold 14px Helvetica Neue, Helvetica, Arial, sans-serif;
}
.descr_line {
  COLOR: gray; 
  FONT: 9px Helvetica Neue, Helvetica, Arial, sans-serif;
}
</STYLE>

</head>

<body>

<table border="0" cellspacing="0" cellpadding="0">
  <tr>
    <td valign="top" width="150" >
      <table  width="150" height="160" cellpadding="3" cellspacing="0" border="0">
        <tbody>
        <tr class="lefttitlebox">
          <td width="4"></td>
          <td align="center" valign="middle" height="30" width="128">
            <span class="lefttitle">
<b>MC9S12KC128_112</b>
            </span>
          </td>
        </tr>
        <tr height="700">
          <td width="4"></td>
          <td width="128" valign="top">
            &nbsp;<br />
            <div class="reflink">
<!---HTMLLISTBEG_SHORT DON'T CHANGE THIS LINE-->
<i>General Info</i><br />
<!---HTMLLISTEND DON'T CHANGE THIS LINE-->
<br /><br /><br />
<!--#LINKS-->
<a href="../../DOCs/CPUindexMCUInit.html">CPU beans</a><br />
<br /><br /><br />
<center>
<img src="MC9S12KC128_112_b.gif" alt="CPU icon"/>
<br /><i>Component icon</i>


</center>
            </div>
          </td>
        </tr>
        </tbody>
      </table>
    </td>
    <td width="1" class="lefttitlebox" valign="top">
      <table class="lefttitlebox" width="1" cellpadding="0" cellspacing="0" height="100%" border="0">
        <tr class="lefttitlebox"><td width="1"></td></tr>
      </table>
    </td>
    
    <td style="padding-left:15px;padding-right:10px;" valign="top" align="left" width="100%">

           <div class="titlebox">
              <div class="beanname">
                CPU
                
                
                MC9S12KC128_112
              </div>
              <div class="descrtext">Freescale HC9S12 family: MC9S12KC128 in 112 pin package</div>
            </div>

           <div class="text_title">
                Device Initialization
                
      		 </div>		 
      		 <div class="descr_line">                  
                (Description of the CPU component parameters.)                   
           </div>
                        
           <div class="user_text">
<!---DESCBEG DON'T CHANGE THIS-->
  <!--here you can write text that BW will let live during generation process-->
  <!--sem je mozno napsat popis, ktery BW pri pregenerovani zachova-->
<!---DESCEND DON'T CHANGE THIS-->
<ul>
<a name="SharedCRGModuleSettings">
</a>
  <li>
  <a name="ClockSettingGrp">
  <b>Clock settings</b></a> - MCU clock settings
  <ul>
    <li>
    <a name="InputClockGrp">
    <b>Input clock</b></a> - Settings of the input clock signals.
    <ul>
      <li>
      <a name="OSCtype">
      <b>Clock type</b></a> - This property determines allowed range of the input clock frequency. It should be set according to your hardware configuration. <br />
The allowed range for the selected clock type is shown in the third column of this property.<br />
This property doesn't modify any registers, it is used only for input clock range checking.
      </li>
      <li>
      <a name="Xtal">
      <b>Clock frequency [MHz]</b></a> - Frequency of the main clock. The crystal or external (square wave) clock generator can be used as a clock source. The allowed range of frequency depends on <a href="#OSCtype">clock  type</a> and is shown in the third column of the <a href="#OSCtype">clock  type</a> property.
      </li>
      <li>
      <a name="OSC1_Grp">
      <b>Clock input pin</b></a> - Clock input properties.
      <ul>
        <li>
        <a name="EXTALPin">
        <b>Pin</b></a> - Clock input pin name (for information only).
        </li>
      </ul>
      </li>
      <li>
      <a name="OSC2_Grp">
      <b>Clock output pin</b></a> - Clock output properties.
      <ul>
        <li>
        <a name="XTALPin">
        <b>Pin</b></a> - Clock output pin name (for information only).
        </li>
      </ul>
      </li>
    </ul>
    </li>
    <li>
    <a name="OutputClockGrp">
    <b>Output clock</b></a> - Settings of the output clock signals.
    <ul>
      <li>
      <a name="ECLK">
      <b>External clock</b></a> - This property controls the availability of the clock on the ECLK pin. The clock output is always active in emulation modes and if it is enabled, in all other operating modes as well.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

      <ul>
        <li>
        <a name="ECLKpin0">
        <b>ECLK pin</b></a> - External clock output pin (for information only).
        </li>
      </ul>
      </li>
    </ul>
    </li>
    <li>
    <a name="HighBusClock">
    <b>Internal bus clock</b></a> - Internal bus clock [MHz]. The bus clock(Fbus) is a clock source for internal on-chip peripherals.<BR />
The Bus clock is derived from <a href="#PLLselectHigh">System clock</a> (Fsys) - Fbus = Fsys/2.<BR />
Fbus = <a href="#Xtal">Oscillator frequency</a> / 2 if the <a href="#PLLselectHigh">PLL clock</a> property is set to 'Disabled' value.<BR />
Fbus = <a href="#PLLvalueHigh">PLL clock frequency</a> / 2 if the <a href="#PLLselectHigh">PLL clock</a> property is set to 'Enabled' value.<BR/>
If both <a href="#HighPE_PLLDivide">Reference divider</a> and <a href="#HighPE_PLLMultiply">PLL multiplication factor</a> are not set to 'Auto select' value or if the PLL clock is disabled, Internal bus clock is calculated by Processor Expert and cannot be directly modified.
    </li>
    <li>
    <a name="PLLselectHigh">
    <b>PLL clock</b></a> - This property select clock source for the System clock(Fsys).<BR />
If set to 'Enabled' value then:<BR />
<OL>
  <LI>System clocks are derived from the PLL clock (Fsys = Fpll).<BR /></LI>
  <LI>Fbus = Fsys / 2 = Fpll / 2 = 2 * <a href="#Xtal">Fosc</a> / <a href="#HighPE_PLLDivide">Div</a> * <a href="#HighPE_PLLMultiply">Mult</a> / 2 =  <a href="#Xtal">Fosc</a> / <a href="#HighPE_PLLDivide">Div</a> * <a href="#HighPE_PLLMultiply">Mult</a> .<BR /></LI>
</OL>
If set to 'Disabled' value then:<BR />
<OL>
  <LI>System clocks are derived from the Oscillator clock (Fsys = Fosc).<BR /></LI>
  <LI>Fbus = Fsys / 2 = <a href="#Xtal">Fosc</a> / 2</LI>
</OL><br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

    <ul>
      <li>
      <a name="HighPE_PLLDivide">
      <b>Reference divider</b></a> - This property provides a finer granularity for the PLL multiplier steps. Processor Expert selects the best value for the desired <a href="#HighBusClock">bus clock</a> and the <a href="#Xtal">Oscillator frequency</a>  if the 'Auto select' value is selected.
      <ul>
      </ul>
      </li>
      <li>
      <a name="HighPE_PLLMultiply">
      <b>PLL multiplication factor</b></a> - This property controls the multiplication factor of the PLL. Processor Expert selects the best value for the current <a href="#HighBusClock">bus clock</a> and the <a href="#Xtal">Oscillator frequency</a>  if the 'Auto select' value is selected.
      <ul>
      </ul>
      </li>
      <li>
      <a name="PLLvalueHigh">
      <b>PLL clock frequency</b></a> - PLL clock frequency [MHz]. This property is for information only. It is calculated by Processor Expert according to the formula:<BR />
Fpll = 2 * <a href="#Xtal">Fosc</a> / <a href="#HighPE_PLLDivide">Reference divider</a> * <a href="#HighPE_PLLMultiply">PLL multiplication factor</a>
      </li>
      <li>
      <a name="PLLBandwidthHigh">
      <b>PLL bandwidth control</b></a> - Selects automatic or manual bandwidth control.
      </li>
      <li>
      <a name="PLLModeHigh">
      <b>PLL mode</b></a> - Selects acquisition or tracking mode.
      </li>
    </ul>
    </li>
    <li>
    <a name="LowPowerModesSettingsGrp">
    <b>Low-power modes settings</b></a> - This group controls the CRG module behavior in low-power modes.
    <ul>
            <a name="PseudoStopBitCpuCondGrp">
      <span class="versionspeclabel"></span></a>
        <li>
        <a name="PseudoStopBit">
        <b>Pseudo stop</b></a> - This property controls the functionality of the oscillator during the stop mode.<br />
If the value of this property is 'yes' the oscillator continues to run in the stop mode (pseudo stop). The oscillator amplitude is reduced.<br />
If the value of this property is 'no' the oscillator is disabled in the stop mode.<br />
NOTE:<br />
Pseudo-STOP allows for faster STOP recovery and reduces the mechanical stress and aging of the resonator in case of frequent STOP conditions at the expense of slightly increased power consumption. Lower oscillator amplitude exhibits lower power consumption but could have adverse effects during any Electro-Magnetic Susceptibility (EMS) tests.
        </li>
                  <a name="CRGv4Grp">
      <span class="versionspeclabel"></span></a>
        <li>
        <a name="SystemClocksStopInWait">
        <b>System clocks stop in wait mode</b></a> - This property controls the functionality of the oscillator during the wait mode.<br />
If the value of this property is 'yes' then the system clocks are stopped in the wait mode.<br />
If the value of this property is 'no' then the system clocks continue to run in the wait mode.
        </li>
        <li>
        <a name="ReducedOscillatorAmplitudeInWait">
        <b>Reduced oscillator amplitude in wait mode</b></a> - This property determines an oscillator amplitude in the wait mode<br />
If the value of this property is 'yes' the oscillator amplitude will be reduced in the wait mode.<br />
If the value of this property is 'no' there will be normal oscillator amplitude in the wait mode.
        </li>
        <li>
        <a name="CoreStopsInWait">
        <b>Core stops in wait mode</b></a> - This property determines a behavior of the core clock in the wait mode<br />
If the value of this property is 'yes' then the core clock stops in the wait mode.<br />
If the value of this property is 'no' then the core clock keeps running in the wait mode.
        </li>
                  <a name="PLLStopsInWaitCpuCondGrp">
      <span class="versionspeclabel"></span></a>
        <li>
        <a name="PLLStopsInWait">
        <b>PLL stops in wait mode</b></a> - This property determines a behavior of the PLL module in the wait mode<br />
If the value of this property is 'yes' then the PLL module will operate in the wait mode.<br />
If the value of this property is 'no' then the PLL module stops in the wait mode.
        </li>
          </ul>
    </li>
        <a name="ClockMonitorCpuCondGrp">
    <span class="versionspeclabel"></span></a>
      <li>
      <a name="ClockMonitor">
      <b>Clock monitor</b></a> - This property specifies the behavior of the clock monitor.<br /><br />
There are 3 options:<br />
<ul>
  <li><u>Disabled</u>: Clock monitor is disabled.</li>
  <li><u>Force reset</u>: If the loss of oscillator/external clock is detected the CRG generates a clock monitor fail reset.</li>
  <li><u>Enter Self clock mode</u>: If the loss of oscillator/external clock is detected the CRG generates SCM interrupt and enters Self-clock mode.</li>
</ul><br />

      </li>
      </ul>
  </li>
<li>
<a name="InitPriority">
<b>Initialization priority</b></a> - Initialization interrupt priority value
</li>
<a name="SharedInternalResourceMapping">
</a>
  <li>
  <a name="HC12_InternalMapping">
  <b>Internal resource mapping</b></a> - Internal resource mapping setting
  <ul>
    <li>
    <a name="HC12_INITRG">
    <b>Register block mapping</b></a> - Register block mapping address.
    </li>
    <li>
    <a name="HC12_INITRM">
    <b>Internal RAM mapping</b></a> - Internal RAM block mapping address.
    </li>
        <li>
    <a name="HC12_INTFLASHON">
    <b>Internal FLASH</b></a> - If the value of this property is 'yes' the internal FLASH is mapped into the internal address space and has priority over the external address space.<br />
The following items are available only if the group is enabled (the value is "yes"):<br />

    <ul>
      <li>
      <a name="HalfFlashEn">
      <b>Half memory only</b></a> - If the value of this property is 'yes' the Flash EEPROM is mapped only in second half of memory map.
      </li>
    </ul>
    </li>
    <li>
    <a name="InterruptVectorGrp">
    <b>Interrupt vector table</b></a> - This group contains settings for the placement of interrupt vectors table.
    <ul>
      <li>
      <a name="InterruptVectorTableAddress">
      <b>Address</b></a> - Address of the interrupt vector table (IVT). IVT will be placed on this address. This property can be used for bootloader or monitor support.<br />
The default address is 0xFF80.
      </li>
      <li>
      <a name="InterruptVectorTableSize">
      <b>Size</b></a> - Size of the interrupt vector table. (For information only)
      </li>
    </ul>
    </li>
  </ul>
  </li>
<a name="SharedMEBIModuleSettings">
</a>
  <li>
  <a name="OperatingModeGrp">
  <b>Operating mode and external bus settings</b></a> - CPU operating mode and external bus settings.
  <ul>
    <li>
    <a name="BootOperationMode">
    <b>Boot operating mode</b></a> - This property must be set according to the CPU operating mode that is set after reset (respectively before execution of an application). This MCU mode is set by PE5/MODA, PE6/MODB and BKGD/MODC pins during reset (respectively set by debugger).<br />Note:<br />  Processor Expert needs to know an operating mode to allocate IO pins required for selected mode and make some settings available.<br /><br />
There are 8 options:<br />
<ul>
  <li><u>Special Single Chip</u>: This mode is generally used for debugging single-chip operation, boot-strapping, or security related operations. The active background mode is in control of CPU execution and BDM firmware is waiting for additional serial commands through the BKGD pin. There is no external expansion bus after reset in this mode.</li>
  <li><u>Emulation Expanded Narrow</u>: Developers use this mode for emulation systems in which the users target application is Normal Expanded Narrow Mode.</li>
  <li><u>Special Test (Expanded Wide)</u>: This mode is generally used for debugging single-chip operation, boot-strapping, or security related operations. The active background mode is in control of CPU execution and BDM firmware is waiting for additional serial commands through the BKGD pin. There is no external expansion bus after reset in this mode.</li>
  <li><u>Emulation Expanded Wide</u>: Developers use this mode for emulation systems in which the users target application is Normal Expanded Wide Mode.</li>
  <li><u>Normal Single Chip</u>: There is no external expansion bus in this mode. The program is executed from internal memory. Ports A, B, K, and most of E are available as general-purpose I/O.</li>
  <li><u>Normal Expanded Narrow</u>: Ports A and B are configured as a 16-bit address bus and Port A is multiplexed with 8-bit data. Port E provides bus control and status signals. This mode allows 8-bit external memory and peripheral devices to be interfaced to the system.</li>
  <li><u>Peripheral</u>: This mode is intended for Motorola factory testing of the system. The CPU is inactive and an external (tester) bus master drives address, data, and bus control signals.</li>
  <li><u>Normal Expanded Wide</u>: Ports A and B are configured as a 16-bit multiplexed address and data bus and Port E provides bus control and status signals. This mode allows 16-bit external memory and peripheral devices to be interfaced to the system.</li>
</ul><br />

    </li>
    <li>
    <a name="SWModeSwitching">
    <b>Operating mode switching</b></a> - This property enables to generate an operating mode switching code, i.e. it enables changing of the boot operating mode by application code. This operating mode is set by the <a href="#RunTimeOperationMode">Target operation mode</a> property (available only if this property is set to 'yes')
Note:
  Sometimes it is required to boot into some operation mode and switch to another mode by writing to the MODE register. This property allows user to switch from the boot operating mode into the selected operation mode.
  If the code for switching of operating mode is undesirable, be aware that most debugging tools provide the ability to self configure the device in the debugging environment (if the part is booted into special signal-chip mode). If the CPU is to be  configured for expanded operation in secure mode, the CPU must exit reset in the expanded mode. No writes to the MOD bits are allowed while operating in the secure mode. However, to release security, special single-chip mode must be possible.
  For more  information see the Application note AN2287<br />
The following items are available only if the group is enabled (the value is "yes"):<br />

    <ul>
      <li>
      <a name="RunTimeOperationMode">
      <b>Target operation mode</b></a> - This property defines operation mode set by the generated code by writing to the MODA:MODB:MODC bits of the MODE register. This property is available only if the value of the <a href="#SWModeSwitching">Operating mode switching</a> property is set to 'yes'<br /><br />
There are 8 options:<br />
<ul>
  <li><u>Special Single Chip</u>: This mode is generally used for debugging single-chip operation, boot-strapping, or security related operations. The active background mode is in control of CPU execution and BDM firmware is waiting for additional serial commands through the BKGD pin. There is no external expansion bus after reset in this mode.</li>
  <li><u>Emulation Expanded Narrow</u>: Developers use this mode for emulation systems in which the users target application is Normal Expanded Narrow Mode.</li>
  <li><u>Special Test (Expanded Wide)</u>: This mode is generally used for debugging single-chip operation, boot-strapping, or security related operations. The active background mode is in control of CPU execution and BDM firmware is waiting for additional serial commands through the BKGD pin. There is no external expansion bus after reset in this mode.</li>
  <li><u>Emulation Expanded Wide</u>: Developers use this mode for emulation systems in which the users target application is Normal Expanded Wide Mode.</li>
  <li><u>Normal Single Chip</u>: There is no external expansion bus in this mode. The program is executed from internal memory. Ports A, B, K, and most of E are available as general-purpose I/O.</li>
  <li><u>Normal Expanded Narrow</u>: Ports A and B are configured as a 16-bit address bus and Port A is multiplexed with 8-bit data. Port E provides bus control and status signals. This mode allows 8-bit external memory and peripheral devices to be interfaced to the system.</li>
  <li><u>Peripheral</u>: This mode is intended for Motorola factory testing of the system. The CPU is inactive and an external (tester) bus master drives address, data, and bus control signals.</li>
  <li><u>Normal Expanded Wide</u>: Ports A and B are configured as a 16-bit multiplexed address and data bus and Port E provides bus control and status signals. This mode allows 16-bit external memory and peripheral devices to be interfaced to the system.</li>
</ul><br />

      </li>
    </ul>
    </li>
    <li>
    <a name="MemMode">
    <b>External bus settings</b></a> - This group contains settings of the external bus provided by the current operation mode.
    <br />There are 8 modes:
    <ul>
      <li><u><a name="MemMode_0">Special Single Chip</a></u> - This mode is generally used for debugging single-chip operation, boot-strapping, or security related operations. The active background mode is in control of CPU execution and BDM firmware is waiting for additional serial commands through the BKGD pin. There is no external expansion bus after reset in this mode. There are no items in this mode.
    </li>
    <li><u><a name="MemMode_1">Emulation Expanded Narrow</a></u> - Developers use this mode for emulation systems in which the users target application is Normal Expanded Narrow Mode. The following items are displayed in this mode:
  <ul>
      <li>
      <a name="InternalVisibility">
      <b>Internal Visibility</b></a> - This property determines whether internal accesses generate a bus cycle that is visible on the external bus.<br />
If the value of this property is 'Enabled' the internal bus operations are visible on the external bus.<br />
If the value of this property is 'Disabled' there is no visibility of the internal bus operations on the external bus.
      </li>
      <li>
      <a name="Emulate_Port_K">
      <b>External paging</b></a> - This property must be set to "Enable" in order to enable external paging.
If the value of this property is 'Enabled' then if in any expanded mode, PORTK and DDRK are removed from the memory map and port K can be used for external paging.
If the value of this property is 'Disabled'  then PORTK and DDRK are in the memory map so Port K can be used for general-purpose I/O.
In case the port K is not available on the CPU package, the External paging must be either disabled (if possible) or selected operation mode cannot be used (see property <a href="#BootOperationMode">Boot operating mode</a> or <a href="#RunTimeOperationMode">Target operation mode</a>).
      </li>
      <li>
      <a name="Emulate_Port_E">
      <b>Emulate port E</b></a> - Emulate Port<br />
If the value of this property is 'Enabled' then if in any expanded mode or special peripheral mode, PORTE and DDRE are removed from the memory map. Removing the registers from the map allows the user to emulate the function of these registers externally.<br />
If the value of this property is 'Disabled'  PORTE and DDRE are in the memory map so Port E can be used for general-purpose I/O. <br />
In the single-chip mode, PORTE and DDRE are always in the map regardless of the state of this bit.
      </li>
      <li>
      <a name="ADSignalsGrp">
      <b>Address/Data signals</b></a> - Pins associated with the external bus.
      <ul>
        <li>
        <a name="XABxxGrp">
        <b>XABxx</b></a> - This group contains pins used for external paging. These output pins are enabled if the external paging is enabled (see property <a href="#Emulate_Port_K">External paging</a>).
These pins are used to determine which FLASH/ROM or external memory array page is being accessed. At least one pin is required for external paging.
If the CPU has no XAADR pin, external paging must be disabled (see property <a href="#Emulate_Port_K">External paging</a>) or selected operation mode cannot be used (see property <a href="#BootOperationMode">Boot operating mode</a> or <a href="#RunTimeOperationMode">Target operation mode</a>).<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

        <ul>
          <li>
          <a name="XAB19pin">
          <b>XAB19</b></a> - <b> XADDR14</b> Name of the XADDR19 - XADDR14 pins (for information only). These pins are used to determine which FLASH/ROM or external memory array page is being accessed.
          </li>
        </ul>
        </li>
        <li>
        <a name="PortA">
        <b>AB15-AB8,DB15-DB8</b></a> - The Port A bits 7 through 0 are associated with the address lines A15 through A8 respectively and the data lines D15/D7 respectively (for information only).
If the port is not available on the CPU package, the selected operation mode cannot be used (see property <a href="#BootOperationMode">Boot operating mode</a> or <a href="#RunTimeOperationMode">Target operation mode</a>).
        </li>
        <li>
        <a name="PortB">
        <b>AB7-AB0/DB7-DB0</b></a> - The Port B bits 7 through 0 are associated with the address lines A7 through A0 respectively and the data lines D7 through D0 respectively (for information only).
If the port is not available on the CPU package, the selected operation mode cannot be used (see property <a href="#BootOperationMode">Boot operating mode</a> or <a href="#RunTimeOperationMode">Target operation mode</a>).
        </li>
      </ul>
      </li>
      <li>
      <a name="BusControlignal">
      <b>Bus control signals</b></a> - This property includes settings of the bus control signals.
      <ul>
        <li>
        <a name="ChipSelect">
        <b>Chip select</b></a> - External chip select signals. These output pins are enabled if the external paging is enabled (property <a href="#Emulate_Port_K">External paging</a>) (for information only)<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

        <ul>
          <li>
          <a name="ECSpin">
          <b>ECS</b></a> - Name of the  ECS pin (for information only). This pin is used as an emulation chip select signal for the emulation of the internal memory expansion.
          </li>
          <li>
          <a name="XCSpin">
          <b>XCS</b></a> - Name of the XCS pin (for information only). This pin is used as an external chip select signal for most external accesses that are not selected by ECS.
          </li>
        </ul>
        </li>
        <li>
        <a name="NOACCE">
        <b>CPU no access output</b></a> - If the value of this property is 'Enabled'  the associated pin is output and indicates whether the cycle is a CPU free cycle.<br />If the value of this property is 'Disabled' the associated pin  is general-purpose I/O.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

        <ul>
          <li>
          <a name="NOACCpin">
          <b>NOACC pin</b></a> - Name of the CPU No Access output pin. (for information only) This pin indicates whether the current cycle is a free cycle. Only available in the expanded modes.
In case the NOACC pin is not available on the CPU package, the pin must be either disabled (if possible) or selected operation mode cannot be used (see property <a href="#BootOperationMode">Boot operating mode</a> or <a href="#RunTimeOperationMode">Target operation mode</a>).
          </li>
        </ul>
        </li>
        <li>
        <a name="PIPOE">
        <b>Pipe status signal output</b></a> - If the value of this property is 'Enabled' the associated pins are outputs and indicate the state of the instruction queue.<br />If the value of this property is 'Disabled' the associated pins are general-purpose I/O.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

        <ul>
          <li>
          <a name="PIPO1pin">
          <b>PIPO1 pin</b></a> - Name of the PIPO1 pin. This pin is used as an instruction queue tracking signal IPIPE1. (for information only)
In case the PIPO1 pin is not available on the CPU package, the pin must be either disabled (if possible) or selected operation mode cannot be used (see property <a href="#BootOperationMode">Boot operating mode</a> or <a href="#RunTimeOperationMode">Target operation mode</a>).
          </li>
          <li>
          <a name="PIPO0pin">
          <b>PIPO0 pin</b></a> - Name of the PIPO0 pin (for information only). This pin is used as an instruction queue tracking signal IPIPE0.
In case the PIPO0 pin  is not available on the CPU package, the pin must be either disabled (if possible) or selected operation mode cannot be used (see property <a href="#BootOperationMode">Boot operating mode</a> or <a href="#RunTimeOperationMode">Target operation mode</a>).
          </li>
        </ul>
        </li>
        <li>
        <a name="LSTRB">
        <b>Low strobe (LSTRB)</b></a> - If the value of this property is 'Enabled' the associated pin (Port E, bit 3) is configured as the LSTRB bus control output. If BDM tagging is enabled, TAGLO is multiplexed in on the rising edge of ECLK and LSTRB is driven out on the falling edge of ECLK.<br />If the value of this property is 'Disabled' the associated pin (Port E, bit 3) is a general-purpose I/O pin.<br /><br />Note:<br /> LSTRB is used during external writes. LSTRB is disabled to provide an extra I/O pin after reset in the normal expanded mode. If LSTRB is needed it should be enabled before any external writes. External reads do not normally need LSTRB because all 16 data bits can be driven even if the system only needs 8 bits of data.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

        <ul>
          <li>
          <a name="LSTRBpin">
          <b>LSTRB pin</b></a> - Name of the LSTRB pin (for information only). Low strobe bar, zero indicates valid data on D7–D0.
In case the LSTRB pin is not available on the CPU package, the pin must be either disabled (if possible) or selected operation mode cannot be used (see property <a href="#BootOperationMode">Boot operating mode</a> or <a href="#RunTimeOperationMode">Target operation mode</a>).
          </li>
        </ul>
        </li>
        <li>
        <a name="RW">
        <b>Read/Write</b></a> - If the value of this property is 'Enabled' the associated pin (Port E, bit 2) is configured as the R/W pin.\<br />If the value of this property is 'Disabled' the associated pin (Port E, bit 2) is a general-purpose I/O pin.\<br /><br />Note:<br /> R/W is used for external writes. R/W is disabled to provide an extra I/O pin after reset in the normal expanded mode . If R/W is needed it should be enabled before any external writes.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

        <ul>
          <li>
          <a name="RWpin">
          <b>R/W pin</b></a> - Name of the R/W pin (for information only). This pin indicates the direction of internal data transfers. This is an output except in special peripheral mode where it is an input.
In case the R/W pin is not available on the CPU package, the pin must be either disabled (if possible) or selected operation mode cannot be used (see property <a href="#BootOperationMode">Boot operating mode</a> or <a href="#RunTimeOperationMode">Target operation mode</a>).
          </li>
        </ul>
        </li>
        <li>
        <a name="ECLKStretches">
        <b>External clock mode</b></a> - This property determines whether the <a href="#ECLK">External clock</a> behaves as a simple free-running clock or as a bus control signal that is active only for external bus cycles.
This property has no meaning or effect if the <a href="#ECLK">External clock</a> is disabled.<br />
The following items are available only if the group is enabled (the value is "Clock stretches"):<br />

        <ul>
          <li>
          <a name="ExtBusStretch">
          <b>Number of E clocks stretched</b></a> - This property determines the amount of clock stretch on accesses to the external address space.
          </li>
        </ul>
        </li>
      </ul>
      </li>
  </ul>
  </li>
  <li><u><a name="MemMode_2">Special Test (Expanded Wide)</a></u> - This mode is generally used for debugging single-chip operation, boot-strapping, or security related operations. The active background mode is in control of CPU execution and BDM firmware is waiting for additional serial commands through the BKGD pin. There is no external expansion bus after reset in this mode. <i>See <u><a href="#MemMode_1">Emulation Expanded Narrow</a></u> mode for items available in this mode.</i>
</li>
<li><u><a name="MemMode_3">Emulation Expanded Wide</a></u> - Developers use this mode for emulation systems in which the users target application is Normal Expanded Wide Mode. <i>See <u><a href="#MemMode_1">Emulation Expanded Narrow</a></u> mode for items available in this mode.</i>
</li>
<li><u><a name="MemMode_4">Normal Single Chip</a></u> - There is no external expansion bus in this mode. The program is executed from internal memory. Ports A, B, K, and most of E are available as general-purpose I/O. There are no items in this mode.
</li>
<li><u><a name="MemMode_5">Normal Expanded Narrow</a></u> - Ports A and B are configured as a 16-bit address bus and Port A is multiplexed with 8-bit data. Port E provides bus control and status signals. This mode allows 8-bit external memory and peripheral devices to be interfaced to the system. The following items are displayed in this mode:
<ul>
      <li>
      <b>External paging</b> - <i>See <a href="#Emulate_Port_K">previous</a> modes for more details</i>
      </li>
      <li>
      <b>Emulate port E</b> - <i>See <a href="#Emulate_Port_E">previous</a> modes for more details</i>
      </li>
      <li>
      <a name="ADSignalsGrp">
      <b>Address/Data signals</b></a> - Pins associated with the external bus.
      <ul>
        <li>
        <a name="XABxxGrp">
        <b>XABxx</b></a> - This group contains pins used for external paging. These output pins are enabled if the external paging is enabled (see property <a href="#Emulate_Port_K">External paging</a>).
These pins are used to determine which FLASH/ROM or external memory array page is being accessed. At least one pin is required for external paging.
If the CPU has no XAADR pin, external paging must be disabled (see property <a href="#Emulate_Port_K">External paging</a>) or selected operation mode cannot be used (see property <a href="#BootOperationMode">Boot operating mode</a> or <a href="#RunTimeOperationMode">Target operation mode</a>).<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

        <ul>
          <li>
          <b>XAB19</b> - <i>See <a href="#XAB19pin">previous</a> modes for more details</i>
          </li>
        </ul>
        </li>
        <li>
        <b>AB15-AB8,DB15-DB8</b> - <i>See <a href="#PortA">previous</a> modes for more details</i>
        </li>
        <li>
        <b>AB7-AB0/DB7-DB0</b> - <i>See <a href="#PortB">previous</a> modes for more details</i>
        </li>
      </ul>
      </li>
      <li>
      <a name="BusControlignal">
      <b>Bus control signals</b></a> - This property includes settings of the bus control signals.
      <ul>
        <li>
        <a name="ChipSelect">
        <b>Chip select</b></a> - External chip select signals. These output pins are enabled if the external paging is enabled (property <a href="#Emulate_Port_K">External paging</a>) (for information only)<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

        <ul>
          <li>
          <b>ECS</b> - <i>See <a href="#ECSpin">previous</a> modes for more details</i>
          </li>
          <li>
          <b>XCS</b> - <i>See <a href="#XCSpin">previous</a> modes for more details</i>
          </li>
        </ul>
        </li>
        <li>
        <a name="NOACCE">
        <b>CPU no access output</b></a> - If the value of this property is 'Enabled'  the associated pin is output and indicates whether the cycle is a CPU free cycle.<br />If the value of this property is 'Disabled' the associated pin  is general-purpose I/O.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

        <ul>
          <li>
          <b>NOACC pin</b> - <i>See <a href="#NOACCpin">previous</a> modes for more details</i>
          </li>
        </ul>
        </li>
        <li>
        <a name="PIPOE">
        <b>Pipe status signal output</b></a> - If the value of this property is 'Enabled' the associated pins are outputs and indicate the state of the instruction queue.<br />If the value of this property is 'Disabled' the associated pins are general-purpose I/O.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

        <ul>
          <li>
          <b>PIPO1 pin</b> - <i>See <a href="#PIPO1pin">previous</a> modes for more details</i>
          </li>
          <li>
          <b>PIPO0 pin</b> - <i>See <a href="#PIPO0pin">previous</a> modes for more details</i>
          </li>
        </ul>
        </li>
        <li>
        <a name="RW">
        <b>Read/Write</b></a> - If the value of this property is 'Enabled' the associated pin (Port E, bit 2) is configured as the R/W pin.\<br />If the value of this property is 'Disabled' the associated pin (Port E, bit 2) is a general-purpose I/O pin.\<br /><br />Note:<br /> R/W is used for external writes. R/W is disabled to provide an extra I/O pin after reset in the normal expanded mode . If R/W is needed it should be enabled before any external writes.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

        <ul>
          <li>
          <b>R/W pin</b> - <i>See <a href="#RWpin">previous</a> modes for more details</i>
          </li>
        </ul>
        </li>
        <li>
        <a name="ECLKStretches">
        <b>External clock mode</b></a> - This property determines whether the <a href="#ECLK">External clock</a> behaves as a simple free-running clock or as a bus control signal that is active only for external bus cycles.
This property has no meaning or effect if the <a href="#ECLK">External clock</a> is disabled.<br />
The following items are available only if the group is enabled (the value is "Clock stretches"):<br />

        <ul>
          <li>
          <b>Number of E clocks stretched</b> - <i>See <a href="#ExtBusStretch">previous</a> modes for more details</i>
          </li>
        </ul>
        </li>
      </ul>
      </li>
</ul>
</li>
<li><u><a name="MemMode_6">Peripheral</a></u> - This mode is intended for Motorola factory testing of the system. The CPU is inactive and an external (tester) bus master drives address, data, and bus control signals. The following items are displayed in this mode:
<ul>
      <li>
      <b>Internal Visibility</b> - <i>See <a href="#InternalVisibility">previous</a> modes for more details</i>
      </li>
      <li>
      <b>External paging</b> - <i>See <a href="#Emulate_Port_K">previous</a> modes for more details</i>
      </li>
      <li>
      <b>Emulate port E</b> - <i>See <a href="#Emulate_Port_E">previous</a> modes for more details</i>
      </li>
      <li>
      <a name="ADSignalsGrp">
      <b>Address/Data signals</b></a> - Pins associated with the external bus.
      <ul>
        <li>
        <a name="XABxxGrp">
        <b>XABxx</b></a> - This group contains pins used for external paging. These output pins are enabled if the external paging is enabled (see property <a href="#Emulate_Port_K">External paging</a>).
These pins are used to determine which FLASH/ROM or external memory array page is being accessed. At least one pin is required for external paging.
If the CPU has no XAADR pin, external paging must be disabled (see property <a href="#Emulate_Port_K">External paging</a>) or selected operation mode cannot be used (see property <a href="#BootOperationMode">Boot operating mode</a> or <a href="#RunTimeOperationMode">Target operation mode</a>).<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

        <ul>
<li>
<i>The content is the same as in <a href="#XABxxGrp">previous</a> modes.</i>
</li>
        </ul>
        </li>
        <li>
        <b>AB15-AB8,DB15-DB8</b> - <i>See <a href="#PortA">previous</a> modes for more details</i>
        </li>
        <li>
        <b>AB7-AB0/DB7-DB0</b> - <i>See <a href="#PortB">previous</a> modes for more details</i>
        </li>
      </ul>
      </li>
      <li>
      <a name="BusControlignal">
      <b>Bus control signals</b></a> - This property includes settings of the bus control signals.
      <ul>
        <li>
        <a name="ChipSelect">
        <b>Chip select</b></a> - External chip select signals. These output pins are enabled if the external paging is enabled (property <a href="#Emulate_Port_K">External paging</a>) (for information only)<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

        <ul>
<li>
<i>The content is the same as in <a href="#ChipSelect">previous</a> modes.</i>
</li>
        </ul>
        </li>
        <li>
        <a name="NOACCE">
        <b>CPU no access output</b></a> - If the value of this property is 'Enabled'  the associated pin is output and indicates whether the cycle is a CPU free cycle.<br />If the value of this property is 'Disabled' the associated pin  is general-purpose I/O.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

        <ul>
<li>
<i>The content is the same as in <a href="#NOACCE">previous</a> modes.</i>
</li>
        </ul>
        </li>
        <li>
        <a name="PIPOE">
        <b>Pipe status signal output</b></a> - If the value of this property is 'Enabled' the associated pins are outputs and indicate the state of the instruction queue.<br />If the value of this property is 'Disabled' the associated pins are general-purpose I/O.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

        <ul>
<li>
<i>The content is the same as in <a href="#PIPOE">previous</a> modes.</i>
</li>
        </ul>
        </li>
        <li>
        <a name="LSTRB">
        <b>Low strobe (LSTRB)</b></a> - If the value of this property is 'Enabled' the associated pin (Port E, bit 3) is configured as the LSTRB bus control output. If BDM tagging is enabled, TAGLO is multiplexed in on the rising edge of ECLK and LSTRB is driven out on the falling edge of ECLK.<br />If the value of this property is 'Disabled' the associated pin (Port E, bit 3) is a general-purpose I/O pin.<br /><br />Note:<br /> LSTRB is used during external writes. LSTRB is disabled to provide an extra I/O pin after reset in the normal expanded mode. If LSTRB is needed it should be enabled before any external writes. External reads do not normally need LSTRB because all 16 data bits can be driven even if the system only needs 8 bits of data.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

        <ul>
          <li>
          <b>LSTRB pin</b> - <i>See <a href="#LSTRBpin">previous</a> modes for more details</i>
          </li>
        </ul>
        </li>
        <li>
        <a name="RW">
        <b>Read/Write</b></a> - If the value of this property is 'Enabled' the associated pin (Port E, bit 2) is configured as the R/W pin.\<br />If the value of this property is 'Disabled' the associated pin (Port E, bit 2) is a general-purpose I/O pin.\<br /><br />Note:<br /> R/W is used for external writes. R/W is disabled to provide an extra I/O pin after reset in the normal expanded mode . If R/W is needed it should be enabled before any external writes.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

        <ul>
<li>
<i>The content is the same as in <a href="#RW">previous</a> modes.</i>
</li>
        </ul>
        </li>
      </ul>
      </li>
</ul>
</li>
<li><u><a name="MemMode_7">Normal Expanded Wide</a></u> - Ports A and B are configured as a 16-bit multiplexed address and data bus and Port E provides bus control and status signals. This mode allows 16-bit external memory and peripheral devices to be interfaced to the system. <i>See <u><a href="#MemMode_1">Emulation Expanded Narrow</a></u> mode for items available in this mode.</i>
</li>
</ul>
</li>
  </ul>
  </li>
<li>
<a name="Intperiphgrp">
<b>Internal peripherals</b></a> - Internal peripherals setting
<ul>
  <a name="SharedBDMModuleSettings">
  </a>
  <li>
  <a name="DbgSupport">
  <b>BDM Debug support</b></a> - Setting for BDM debugging.
  <ul>
    <li>
    <a name="COP_RTIStopInActiveBDM">
    <b>Stop COP and RTI in Active BDM mode</b></a> - If the value of this property is 'yes' the COP and RTI module counters are stopped in Active BDM mode.<br />
Derivatives with CRG or ECRG module: This item modifies the RSBCK bit in the COPCTL register.<br />
Derivatives with CPMU module: This item modifies the RSBCK bit in the CPMUCOP register.
    </li>
  </ul>
  </li>
  <a name="SharedIOSettings">
  </a>
  <li>
  <a name="IOmoduleGrp">
  <b>I/O module</b></a> - I/O ports' settings
  <ul>
    <a name="ShrdUnusedIOGrp">
    </a>
  <li>
  <a name="InitUnusedIOpins">
  <b>Initialize unused I/O pins</b></a> - Initialization for all unused I/O pins ( I/O pins neither used by any component nor reserved in the 'Used' tab of the cpu component).<BR/>
This property specifies initialization direction for all unused pins . If the given unused pin doesn't support the preferred direction then the pin direction is left in it's default state. 
Note: Initial state of the unused pins is displayed in Target CPU package window.
  <br />There are 3 modes:
  <ul>
    <li><u><a name="InitUnusedIOpins_0">no initialization</a></u> - There are no items in this mode.
  </li>
  <li><u><a name="InitUnusedIOpins_1">input</a></u> - The following items are displayed in this mode:
<ul>
    <li>
    <a name="InitUnusedIOPull">
    <b>Pull resistor</b></a> - Default initialization of pull resistors for all unused I/O pins. Pull resistor is initialized only if the given unused pin is set to input direction and supports selected pull resistor type. Pull resistor initialization is not done for ports with pull setting common for all pins (A, B, C, D, E and K).
    </li>
    <li>
    <a name="InitUnusedIO_OutputValue">
    <b>Output value</b></a> - Default initialization of output value for all unused I/O pins. Output value is initialized only if the given unused pin is set to output direction.
    </li>
</ul>
</li>
<li><u><a name="InitUnusedIOpins_2">output</a></u> - <i>See <u><a href="#InitUnusedIOpins_1">input</a></u> mode for items available in this mode.</i>
</li>
</ul>
</li>
    <li>
    <a name="PortAGrp">
    <b>PORT A</b></a> - Reduced drive setting for pins of PORT A
    </li>
    <li>
    <a name="PortBGrp">
    <b>PORT B</b></a> - Reduced drive setting for pins of PORT B
    </li>
    <li>
    <a name="PortEGrp">
    <b>PORT E</b></a> - Reduced drive setting for pins of PORT E
    </li>
    <li>
    <a name="PortHGrp">
    <b>PORT H</b></a> - Reduced drive setting for pins of PORT H
    </li>
    <li>
    <a name="PortJGrp">
    <b>PORT J</b></a> - Reduced drive setting for pins of PORT J
    </li>
    <li>
    <a name="PortKGrp">
    <b>PORT K</b></a> - Reduced drive setting for pins of PORT K
    </li>
    <li>
    <a name="PortMGrp">
    <b>PORT M</b></a> - Reduced drive setting for pins of PORT M
    </li>
    <li>
    <a name="PortPGrp">
    <b>PORT P</b></a> - Reduced drive setting for pins of PORT P
    </li>
    <li>
    <a name="PortSGrp">
    <b>PORT S</b></a> - Reduced drive setting for pins of PORT S
    </li>
    <li>
    <a name="PortTGrp">
    <b>PORT T</b></a> - Reduced drive setting for pins of PORT T
    </li>
  </ul>
  </li>
</ul>
</li>
<a name="SharedCpuInterruptsSettings">
</a>
  <li>
  <a name="CPUInterrupts">
  <b>CPU interrupts/resets</b></a> - Interrupts/Resets vectors allocated by the CPU component.
  <ul>
        <a name="MCU_Reset_Vector_Grp">
    </a>
      <li>
      <a name="resetVector">
      <b>Reset vector</b></a> - Reset vector settings.
      <ul>
        <li>
        <a name="IntVreset">
        <b>Interrupt</b></a> - Interrupt associated with the reset vector (for information only)
        </li>
        <li>
        <a name="ISRnameReset">
        <b>ISR name</b></a> - Name of the reset vector - routine, that initializes CPU after reset.
        </li>
      </ul>
      </li>
            <a name="IntClockMonitorReseCondtGrp">
    </a>
      <li>
      <a name="IntClockMonitorResetGrp">
      <b>Clock monitor reset</b></a> - This property enables/disables generation of the 'Clock monitor reset' reset vector routine. In case the clock module allows to disable the clock monitor (there is a 'Clock monitor' property in the 'Clock settings' group), this property is enabled only if the property 'Clock monitor' is set to 'Force reset' value. <br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

      <ul>
        <li>
        <a name="IntClockMonitorReset">
        <b>Interrupt</b></a> - Interrupt associated with clock monitor.
        </li>
                <a name="DevInit_ClockMonitorResetGrp">
        </a>
          <li>
          <a name="DevInit_ClockMonitorReset_ISRname">
          <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.
<br/>The user code of the routine should handle all respective interrupt flags correctly. 
          </li>
              </ul>
      </li>
            <a name="IntIllegalOpcodeCondGrp">
    </a>
      <li>
      <a name="IntIllegalOpcodeGrp">
      <b>IllegalOpcode</b></a> - This property enables/disables generation of the 'Illegal operation code' interrupt service routine.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

      <ul>
        <li>
        <a name="IntIllegalOpcode">
        <b>Interrupt</b></a> - Interrupt associated with illegal opcode detection.
        </li>
                <a name="DevInit_IllegalOpcodeGrp">
        </a>
          <li>
          <a name="ISRnameIllegalOpcode">
          <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.
<br/>The user code of the routine should handle all respective interrupt flags correctly. 
          </li>
              </ul>
      </li>
                    <a name="IntSWICondGrp">
    </a>
      <li>
      <a name="IntSWIGrp">
      <b>SWI</b></a> - This property enables/disables generation of SWI interrupt service routine.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

      <ul>
        <li>
        <a name="IntSWI">
        <b>Interrupt</b></a> - Interrupt associated with the SWI.
        </li>
                <a name="DevInit_SWIGrp">
        </a>
          <li>
          <a name="ISRnameSWI">
          <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.
<br/>The user code of the routine should handle all respective interrupt flags correctly. 
          </li>
              </ul>
      </li>
            <a name="IntLVDCondGrp">
    </a>
      <li>
      <a name="IntLVDGrp">
      <b>LVD</b></a> - This property enables/disables generation of the 'LVD status change' interrupt and its ISR.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

      <ul>
        <li>
        <a name="IntLVD">
        <b>Interrupt</b></a> - Interrupt associated with the LVD.
        </li>
        <li>
        <a name="IntLVDpriority">
        <b>Interrupt priority</b></a> - Interrupt priority of LVD interrupt.
        </li>
                <a name="DevInit_IntLVDGrp">
        </a>
          <li>
          <a name="DevInit_IntLVD_ISRname">
          <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.
<br/>The user code of the routine should handle all respective interrupt flags correctly. 
          </li>
              </ul>
      </li>
            <a name="IntPllCondGrp">
    </a>
      <li>
      <a name="IntPllGrp">
      <b>PLL</b></a> - This property enables/disables generation of the 'PLL LOCK status change' interrupt and its ISR.
Settings of this property is enabled only if the property <a href="#PLLselectHigh">PLL clock</a>  is set to 'Enabled' value. <br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

      <ul>
        <li>
        <a name="IntPLL">
        <b>Interrupt</b></a> - Interrupt associated with the PLL.
        </li>
        <li>
        <a name="IntPLLpriority">
        <b>Interrupt priority</b></a> - Interrupt priority of PLL interrupt.
        </li>
                <a name="DevInit_IntPLLGrp">
        </a>
          <li>
          <a name="DevInit_IntPLL_ISRname">
          <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.
<br/>The user code of the routine should handle all respective interrupt flags correctly. 
          </li>
              </ul>
      </li>
            <a name="IntSCMCondGrp">
    </a>
      <li>
      <a name="IntSCMGrp">
      <b>SCM</b></a> - This property enables/disables generation of the 'Self-clock mode state change' interrupt and its ISR. 
Settings of this property is enabled only if the property <a href="#ClockMonitor">Clock monitor</a>  is set to 'Enter Self clock mode' value. <br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

      <ul>
        <li>
        <a name="IntSCM">
        <b>Interrupt</b></a> - Interrupt associated with SCM.
        </li>
        <li>
        <a name="IntSCMpriority">
        <b>Interrupt priority</b></a> - Interrupt priority of SCM interrupt.
        </li>
                <a name="DevInit_IntSCMGrp">
        </a>
          <li>
          <a name="DevInit_IntSCM_ISRname">
          <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.
<br/>The user code of the routine should handle all respective interrupt flags correctly. 
          </li>
              </ul>
      </li>
                        <a name="DevInitInterruptsGrp">
    </a>
                              </ul>
  </li>

</ul>
           </div>
            
           <p class="footer">
              PROCESSOR EXPERT is trademark of Freescale Semiconductor, Inc.
              <br />
              Copyright 1997 - 2011 Freescale Semiconductor, Inc.
           </p>
    </td>
  </tr>

</table>

</body>
</html>
