Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc6slx25t-3-fgg484

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Full_CPU_HDL/Three_to_8_decoder.v" into library work
Parsing module <Three_to_8_decoder>.
Analyzing Verilog file "/home/ise/Full_CPU_HDL/sixteen_bit_dff.v" into library work
Parsing module <sixteen_bit_dff>.
Analyzing Verilog file "/home/ise/Full_CPU_HDL/sixteen_bit_8_to_1_MUX.v" into library work
Parsing module <sixteen_bit_8_to_1_MUX>.
Analyzing Verilog file "/home/ise/Full_CPU_HDL/full_adder.v" into library work
Parsing module <full_adder>.
Analyzing Verilog file "/home/ise/Full_CPU_HDL/sixteen_bit_ALU.v" into library work
Parsing module <sixteen_bit_ALU>.
Analyzing Verilog file "/home/ise/Full_CPU_HDL/register_file.v" into library work
Parsing module <register_file>.
Analyzing Verilog file "/home/ise/Full_CPU_HDL/timing_generator.v" into library work
Parsing module <timing_generator>.
WARNING:HDLCompiler:751 - "/home/ise/Full_CPU_HDL/timing_generator.v" Line 32: Redeclaration of ansi port div_count is not allowed
Analyzing Verilog file "/home/ise/Full_CPU_HDL/register_file_plus_alu.v" into library work
Parsing module <register_file_plus_alu>.
Analyzing Verilog file "/home/ise/Full_CPU_HDL/program_counter.v" into library work
Parsing module <program_counter>.
Analyzing Verilog file "/home/ise/Full_CPU_HDL/Instruction_decoder.v" into library work
Parsing module <Instruction_decoder>.
Analyzing Verilog file "/home/ise/Full_CPU_HDL/A_256_16_Memory.v" into library work
Parsing module <A_256_16_Memory>.
Analyzing Verilog file "/home/ise/Full_CPU_HDL/Datapath.v" into library work
Parsing module <Datapath>.
Analyzing Verilog file "/home/ise/Full_CPU_HDL/Controller.v" into library work
Parsing module <Controller>.
Analyzing Verilog file "/home/ise/Full_CPU_HDL/CPU.v" into library work
Parsing module <CPU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <CPU>.
WARNING:HDLCompiler:1016 - "/home/ise/Full_CPU_HDL/Datapath.v" Line 53: Port rA is not connected to this instance

Elaborating module <Datapath>.

Elaborating module <A_256_16_Memory>.

Elaborating module <register_file_plus_alu>.

Elaborating module <register_file>.

Elaborating module <Three_to_8_decoder>.

Elaborating module <sixteen_bit_8_to_1_MUX>.

Elaborating module <sixteen_bit_dff>.

Elaborating module <sixteen_bit_ALU>.

Elaborating module <full_adder>.

Elaborating module <program_counter>.

Elaborating module <Controller>.

Elaborating module <Instruction_decoder>.
WARNING:HDLCompiler:1127 - "/home/ise/Full_CPU_HDL/Instruction_decoder.v" Line 54: Assignment to N ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ise/Full_CPU_HDL/Instruction_decoder.v" Line 125: Result of 16-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:189 - "/home/ise/Full_CPU_HDL/Controller.v" Line 53: Size mismatch in connection of port <alu_o>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <timing_generator>.
WARNING:HDLCompiler:413 - "/home/ise/Full_CPU_HDL/timing_generator.v" Line 39: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:634 - "/home/ise/Full_CPU_HDL/Controller.v" Line 53: Net <alu_0> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/ise/Full_CPU_HDL/CPU.v" Line 84: Assignment to step ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Full_CPU_HDL/CPU.v" Line 85: Assignment to clk_s0 ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU>.
    Related source file is "/home/ise/Full_CPU_HDL/CPU.v".
INFO:Xst:3210 - "/home/ise/Full_CPU_HDL/CPU.v" line 77: Output port <step> of the instance <c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Full_CPU_HDL/CPU.v" line 77: Output port <clk_s0> of the instance <c> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <CPU> synthesized.

Synthesizing Unit <Datapath>.
    Related source file is "/home/ise/Full_CPU_HDL/Datapath.v".
INFO:Xst:3210 - "/home/ise/Full_CPU_HDL/Datapath.v" line 53: Output port <rA> of the instance <rf> is unconnected or connected to loadless signal.
    Summary:
	inferred   2 Multiplexer(s).
Unit <Datapath> synthesized.

Synthesizing Unit <A_256_16_Memory>.
    Related source file is "/home/ise/Full_CPU_HDL/A_256_16_Memory.v".
    Found 256x16-bit single-port RAM <Mram_memory> for signal <memory>.
    Summary:
	inferred   1 RAM(s).
Unit <A_256_16_Memory> synthesized.

Synthesizing Unit <register_file_plus_alu>.
    Related source file is "/home/ise/Full_CPU_HDL/register_file_plus_alu.v".
    Found 16-bit register for signal <OutR>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <register_file_plus_alu> synthesized.

Synthesizing Unit <register_file>.
    Related source file is "/home/ise/Full_CPU_HDL/register_file.v".
        N = 16
    Summary:
	no macro.
Unit <register_file> synthesized.

Synthesizing Unit <Three_to_8_decoder>.
    Related source file is "/home/ise/Full_CPU_HDL/Three_to_8_decoder.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Three_to_8_decoder> synthesized.

Synthesizing Unit <sixteen_bit_8_to_1_MUX>.
    Related source file is "/home/ise/Full_CPU_HDL/sixteen_bit_8_to_1_MUX.v".
        N = 16
    Found 16-bit 8-to-1 multiplexer for signal <out1> created at line 25.
    Summary:
	inferred   1 Multiplexer(s).
Unit <sixteen_bit_8_to_1_MUX> synthesized.

Synthesizing Unit <sixteen_bit_dff>.
    Related source file is "/home/ise/Full_CPU_HDL/sixteen_bit_dff.v".
        N = 16
    Found 16-bit register for signal <q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <sixteen_bit_dff> synthesized.

Synthesizing Unit <sixteen_bit_ALU>.
    Related source file is "/home/ise/Full_CPU_HDL/sixteen_bit_ALU.v".
    Summary:
Unit <sixteen_bit_ALU> synthesized.

Synthesizing Unit <full_adder>.
    Related source file is "/home/ise/Full_CPU_HDL/full_adder.v".
    Found 2-bit adder for signal <n0009> created at line 24.
    Found 2-bit adder for signal <n0003> created at line 24.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <full_adder> synthesized.

Synthesizing Unit <program_counter>.
    Related source file is "/home/ise/Full_CPU_HDL/program_counter.v".
    Found 16-bit register for signal <addr>.
    Found 16-bit adder for signal <addr[15]_ext[15]_add_0_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <program_counter> synthesized.

Synthesizing Unit <Controller>.
    Related source file is "/home/ise/Full_CPU_HDL/Controller.v".
WARNING:Xst:647 - Input <alu_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <alu_0> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Controller> synthesized.

Synthesizing Unit <Instruction_decoder>.
    Related source file is "/home/ise/Full_CPU_HDL/Instruction_decoder.v".
WARNING:Xst:647 - Input <pc_addr<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alu_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alu_V> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <ins>.
    Found 1-bit register for signal <Z>.
    Found 1-bit register for signal <C>.
    Found 8-bit adder for signal <ins[7]_GND_13_o_add_10_OUT> created at line 112.
    Found 16-bit adder for signal <GND_13_o_GND_13_o_add_12_OUT> created at line 112.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <Instruction_decoder> synthesized.

Synthesizing Unit <timing_generator>.
    Related source file is "/home/ise/Full_CPU_HDL/timing_generator.v".
        div0 = 0
        div1 = 1
        div2 = 2
        div3 = 3
    Found 2-bit register for signal <div_count>.
    Found 2-bit adder for signal <div_count[1]_GND_14_o_add_1_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <timing_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x16-bit single-port RAM                            : 1
# Adders/Subtractors                                   : 36
 16-bit adder                                          : 2
 2-bit adder                                           : 33
 8-bit adder                                           : 1
# Registers                                            : 14
 1-bit register                                        : 2
 16-bit register                                       : 11
 2-bit register                                        : 1
# Multiplexers                                         : 22
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 12
 16-bit 8-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 4
 1-bit xor2                                            : 3
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <A_256_16_Memory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_memory> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <enable>        | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <A_256_16_Memory> synthesized (advanced).

Synthesizing (advanced) Unit <program_counter>.
The following registers are absorbed into accumulator <addr>: 1 register on signal <addr>.
Unit <program_counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x16-bit single-port distributed RAM                : 1
# Adders/Subtractors                                   : 19
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 2-bit adder carry in                                  : 16
 8-bit adder                                           : 1
# Accumulators                                         : 1
 16-bit up loadable accumulator                        : 1
# Registers                                            : 164
 Flip-Flops                                            : 164
# Multiplexers                                         : 19
 16-bit 2-to-1 multiplexer                             : 11
 16-bit 8-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 4
 1-bit xor2                                            : 3
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CPU> ...

Optimizing unit <Instruction_decoder> ...

Optimizing unit <timing_generator> ...

Optimizing unit <Datapath> ...

Optimizing unit <register_file_plus_alu> ...

Optimizing unit <register_file> ...

Optimizing unit <sixteen_bit_ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 2.
FlipFlop c/id/ins_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop c/id/ins_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop c/id/ins_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop c/id/ins_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop c/id/ins_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop c/id/ins_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop c/id/ins_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop c/id/ins_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop c/id/ins_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop c/id/ins_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop c/id/ins_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop c/id/ins_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop c/id/ins_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop c/id/ins_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop c/id/ins_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop c/id/ins_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 196
 Flip-Flops                                            : 196

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 396
#      GND                         : 1
#      INV                         : 4
#      LUT2                        : 7
#      LUT3                        : 31
#      LUT4                        : 25
#      LUT5                        : 85
#      LUT6                        : 170
#      MUXCY                       : 15
#      MUXF7                       : 42
#      XORCY                       : 16
# FlipFlops/Latches                : 196
#      FDC                         : 34
#      FDCE                        : 34
#      FDRE                        : 128
# RAMS                             : 16
#      RAM256X1S                   : 16
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 96
#      IBUF                        : 28
#      OBUF                        : 68

Device utilization summary:
---------------------------

Selected Device : 6slx25tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             180  out of  30064     0%  
 Number of Slice LUTs:                  386  out of  15032     2%  
    Number used as Logic:               322  out of  15032     2%  
    Number used as Memory:               64  out of   3664     1%  
       Number used as RAM:               64

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    448
   Number with an unused Flip Flop:     268  out of    448    59%  
   Number with an unused LUT:            62  out of    448    13%  
   Number of fully used LUT-FF pairs:   118  out of    448    26%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          96
 Number of bonded IOBs:                  96  out of    250    38%  
    IOB Flip Flops/Latches:              16

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
clk_s1(c/tg/clk_s1<1>1:O)          | BUFG(*)(c/id/C)            | 162   |
c/clk_s0(c/tg/clk_s0<1>1:O)        | NONE(*)(c/id/ins_15)       | 32    |
clk                                | IBUF+BUFG                  | 2     |
mem_clk(Mmux_mem_clk11:O)          | NONE(*)(dp/m/Mram_memory16)| 16    |
-----------------------------------+----------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.004ns (Maximum Frequency: 124.930MHz)
   Minimum input arrival time before clock: 5.476ns
   Maximum output required time after clock: 7.978ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_s1'
  Clock period: 8.004ns (frequency: 124.930MHz)
  Total number of paths / destination ports: 49087 / 162
-------------------------------------------------------------------------
Delay:               8.004ns (Levels of Logic = 8)
  Source:            dp/rf/rf/d7/q_1 (FF)
  Destination:       c/id/Z (FF)
  Source Clock:      clk_s1 rising
  Destination Clock: clk_s1 rising

  Data Path: dp/rf/rf/d7/q_1 to c/id/Z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.864  dp/rf/rf/d7/q_1 (dp/rf/rf/d7/q_1)
     LUT6:I2->O            1   0.203   0.000  dp/rf/rf/m2/Mmux_out1_37 (dp/rf/rf/m2/Mmux_out1_37)
     MUXF7:I1->O           2   0.140   0.721  dp/rf/rf/m2/Mmux_out1_2_f7_6 (rf_B<1>)
     LUT5:I3->O            4   0.203   1.028  dp/rf/alu/f1/Madd_n0003_Madd_lut<0>1 (dp/rf/alu/f1/Madd_n0003_Madd_lut<0>)
     LUT5:I0->O            5   0.203   0.715  dp/rf/alu/f2/Madd_n0003_Madd_cy<0>12 (dp/rf/alu/f2/Madd_n0003_Madd_cy<0>)
     LUT5:I4->O           11   0.205   0.883  dp/rf/alu/f5/Madd_n0003_Madd_cy<0>12 (dp/rf/alu/f5/Madd_n0003_Madd_cy<0>)
     LUT6:I5->O            3   0.205   0.995  dp/rf/alu/f10/Madd_n0003_Madd_xor<0>11 (dp/rf/alu_out<10>)
     LUT6:I1->O            1   0.203   0.684  dp/rf/alu/Z4_SW0_SW1 (N93)
     LUT6:I4->O            1   0.203   0.000  dp/rf/alu/Z4 (alu_Z)
     FDC:D                     0.102          c/id/Z
    ----------------------------------------
    Total                      8.004ns (2.114ns logic, 5.890ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.783ns (frequency: 359.331MHz)
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Delay:               2.783ns (Levels of Logic = 1)
  Source:            c/tg/div_count_1 (FF)
  Destination:       c/tg/div_count_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: c/tg/div_count_1 to c/tg/div_count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            25   0.447   1.193  c/tg/div_count_1 (c/tg/div_count_1)
     LUT6:I5->O            2   0.205   0.616  c/tg/_n0031_inv1 (c/tg/_n0031_inv)
     FDCE:CE                   0.322          c/tg/div_count_0
    ----------------------------------------
    Total                      2.783ns (0.974ns logic, 1.809ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_s1'
  Total number of paths / destination ports: 162 / 162
-------------------------------------------------------------------------
Offset:              5.476ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       c/id/C (FF)
  Destination Clock: clk_s1 rising

  Data Path: rst_n to c/id/C
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           129   1.222   1.953  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             68   0.206   1.666  c/id/rst_n_inv1_INV_0 (c/id/rst_n_inv)
     FDC:CLR                   0.430          c/id/C
    ----------------------------------------
    Total                      5.476ns (1.858ns logic, 3.618ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'c/clk_s0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.476ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       c/id/ins_15 (FF)
  Destination Clock: c/clk_s0 rising

  Data Path: rst_n to c/id/ins_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           129   1.222   1.953  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             68   0.206   1.666  c/id/rst_n_inv1_INV_0 (c/id/rst_n_inv)
     FDC:CLR                   0.430          c/id/ins_0
    ----------------------------------------
    Total                      5.476ns (1.858ns logic, 3.618ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Offset:              5.476ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       c/tg/div_count_1 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to c/tg/div_count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           129   1.222   1.953  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             68   0.206   1.666  c/id/rst_n_inv1_INV_0 (c/id/rst_n_inv)
     FDCE:CLR                  0.430          c/tg/div_count_0
    ----------------------------------------
    Total                      5.476ns (1.858ns logic, 3.618ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_clk'
  Total number of paths / destination ports: 432 / 160
-------------------------------------------------------------------------
Offset:              5.132ns (Levels of Logic = 3)
  Source:            ext_wen (PAD)
  Destination:       dp/m/Mram_memory16 (RAM)
  Destination Clock: mem_clk rising

  Data Path: ext_wen to dp/m/Mram_memory16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   1.222   1.221  ext_wen_IBUF (ext_wen_IBUF)
     LUT4:I3->O           24   0.205   1.277  c/id/mem_wen1 (mem_wen)
     LUT5:I3->O           16   0.203   1.004  dp/Mmux_mem_address11 (dp/mem_address<0>)
     RAM256X1S:A0              0.000          dp/m/Mram_memory1
    ----------------------------------------
    Total                      5.132ns (1.630ns logic, 3.502ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_s1'
  Total number of paths / destination ports: 55 / 32
-------------------------------------------------------------------------
Offset:              7.077ns (Levels of Logic = 4)
  Source:            c/id/Z (FF)
  Destination:       pc_ext<7> (PAD)
  Source Clock:      clk_s1 rising

  Data Path: c/id/Z to pc_ext<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.819  c/id/Z (c/id/Z)
     LUT3:I1->O            2   0.203   0.845  c/id/Mmux_pc_ext15111 (c/id/Mmux_pc_ext1511)
     LUT6:I3->O           14   0.205   1.205  c/id/Mmux_pc_ext1011 (c/id/Mmux_pc_ext101)
     LUT5:I1->O            1   0.203   0.579  c/id/Mmux_pc_ext81 (pc_ext_1_OBUF)
     OBUF:I->O                 2.571          pc_ext_1_OBUF (pc_ext<1>)
    ----------------------------------------
    Total                      7.077ns (3.629ns logic, 3.448ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.210ns (Levels of Logic = 1)
  Source:            c/tg/div_count_1 (FF)
  Destination:       tb_step<1> (PAD)
  Source Clock:      clk rising

  Data Path: c/tg/div_count_1 to tb_step<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            25   0.447   1.192  c/tg/div_count_1 (c/tg/div_count_1)
     OBUF:I->O                 2.571          tb_step_1_OBUF (tb_step<1>)
    ----------------------------------------
    Total                      4.210ns (3.018ns logic, 1.192ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'c/clk_s0'
  Total number of paths / destination ports: 199 / 33
-------------------------------------------------------------------------
Offset:              7.978ns (Levels of Logic = 5)
  Source:            c/id/ins_11 (FF)
  Destination:       pc_ext<9> (PAD)
  Source Clock:      c/clk_s0 rising

  Data Path: c/id/ins_11 to pc_ext<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             34   0.447   1.321  c/id/ins_11 (c/id/ins_11)
     LUT2:I1->O            1   0.205   0.944  c/id/Mmux_pc_ext161 (c/id/Mmux_pc_ext16)
     LUT6:I0->O            1   0.203   0.580  c/id/Mmux_pc_ext162 (c/id/Mmux_pc_ext161)
     LUT6:I5->O            1   0.205   0.684  c/id/Mmux_pc_ext163 (c/id/Mmux_pc_ext162)
     LUT6:I4->O            2   0.203   0.616  c/id/Mmux_pc_ext164 (pc_ext_9_OBUF)
     OBUF:I->O                 2.571          pc_ext_9_OBUF (pc_ext<9>)
    ----------------------------------------
    Total                      7.978ns (3.834ns logic, 4.144ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c/clk_s0       |    5.051|         |         |         |
clk            |    2.783|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_s1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c/clk_s0       |   12.264|         |         |         |
clk            |    1.961|         |         |         |
clk_s1         |    8.004|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mem_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c/clk_s0       |    6.994|         |         |         |
clk            |    4.557|         |         |         |
clk_s1         |    2.735|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 7.70 secs
 
--> 


Total memory usage is 485092 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    5 (   0 filtered)

