Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot sgp_tb_func_synth xil_defaultlib.sgp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <COVER_TEST> not found while processing module instance <cover_bram> [D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/testing_sgp.v:41]
ERROR: [VRFC 10-2063] Module <SECRET_TEST> not found while processing module instance <secret_bram> [D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/testing_sgp.v:47]
ERROR: [VRFC 10-2063] Module <u_mult_16> not found while processing module instance <mult_3_blk> [D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/extraction_function.v:89]
ERROR: [VRFC 10-2063] Module <u_add_16> not found while processing module instance <add_12_blk> [D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/extraction_function.v:99]
ERROR: [VRFC 10-2063] Module <u_sub_16> not found while processing module instance <sub_s_f_blk> [D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/decision.v:57]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
