design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/adder,adder,auto_pnr,flow completed,0h0m30s0ms,0h0m21s0ms,65082.061646119284,0.0061460868,32541.030823059642,-1,54.27610000000001,499.85,142,0,0,0,0,0,0,0,0,0,0,0,3576,1125,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2932111.0,0.0,16.64,24.31,1.54,1.96,0.0,105,197,9,101,0,0,0,163,8,50,8,17,24,12,20,0,33,17,9,189,48,0,82,200,519,3716.0640000000003,0.000567,0.000152,1.42e-06,0.000713,0.000199,1.27e-09,0.00082,0.000236,2.09e-09,1.68,5.0,200.0,5,1,50,14.955,15.525,0.3,1,10,0.6,0,sky130_fd_sc_hd,AREA 0
