<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Dialects on MLIR</title><link>https://mlir.llvm.org/docs/Dialects/</link><description>Recent content in Dialects on MLIR</description><generator>Hugo -- gohugo.io</generator><language>en-us</language><lastBuildDate>Fri, 29 Nov 2019 15:26:15 +0000</lastBuildDate><atom:link href="https://mlir.llvm.org/docs/Dialects/index.xml" rel="self" type="application/rss+xml"/><item><title>'affine' Dialect</title><link>https://mlir.llvm.org/docs/Dialects/Affine/</link><pubDate>Thu, 01 Jan 1970 00:00:00 +0000</pubDate><guid>https://mlir.llvm.org/docs/Dialects/Affine/</guid><description>This dialect provides a powerful abstraction for affine operations and analyses.
Polyhedral Structures Dimensions and Symbols Restrictions on Dimensions and Symbols Affine Expressions Affine Maps Semi-affine maps Integer Sets Operations affine.apply (AffineApplyOp) affine.for (AffineForOp) affine.if (AffineIfOp) affine.load (AffineLoadOp) affine.max (AffineMaxOp) affine.min (AffineMinOp) affine.parallel (AffineParallelOp) affine.prefetch (AffinePrefetchOp) affine.store (AffineStoreOp) affine.vector_load (AffineVectorLoadOp) affine.vector_store (AffineVectorStoreOp) affine.yield (AffineYieldOp) &amp;lsquo;affine.store&amp;rsquo; operation &amp;lsquo;affine.dma_start&amp;rsquo; operation &amp;lsquo;affine.dma_wait&amp;rsquo; operation Polyhedral Structures MLIR uses techniques from polyhedral compilation to make dependence analysis and loop transformations efficient and reliable.</description></item><item><title>'gpu' Dialect</title><link>https://mlir.llvm.org/docs/Dialects/GPU/</link><pubDate>Thu, 01 Jan 1970 00:00:00 +0000</pubDate><guid>https://mlir.llvm.org/docs/Dialects/GPU/</guid><description>Note: this dialect is more likely to change than others in the near future; use with caution.
This dialect provides middle-level abstractions for launching GPU kernels following a programming model similar to that of CUDA or OpenCL. It provides abstractions for kernel invocations (and may eventually provide those for device management) that are not present at the lower level (e.g., as LLVM IR intrinsics for GPUs). Its goal is to abstract away device- and driver-specific manipulations to launch a GPU kernel and provide a simple path towards GPU execution from MLIR.</description></item><item><title>'linalg' Dialect</title><link>https://mlir.llvm.org/docs/Dialects/Linalg/</link><pubDate>Thu, 01 Jan 1970 00:00:00 +0000</pubDate><guid>https://mlir.llvm.org/docs/Dialects/Linalg/</guid><description>Rationale Set of Key Transformations High-Level Description of Linalg Ops Payload-Carrying Ops Data Representation: Views Metadata Ops Named Payload-Carrying Ops Named Payload Ops Specification Open Issues and Design Alternatives Operations linalg.batch_matmul (linalg::BatchMatmulOp) linalg.conv_3d (linalg::ConvDHWOp) linalg.conv_2d (linalg::ConvHWOp) linalg.conv_3d_ncdhw (linalg::ConvNCDHWOp) linalg.conv_2d_nchw (linalg::ConvNCHWOp) linalg.conv_1d_ncw (linalg::ConvNCWOp) linalg.conv_3d_ndhwc (linalg::ConvNDHWCOp) linalg.conv_2d_nhwc (linalg::ConvNHWCOp) linalg.conv_1d_nwc (linalg::ConvNWCOp) linalg.conv (linalg::ConvOp) linalg.conv_1d (linalg::ConvWOp) linalg.copy (linalg::CopyOp) linalg.dot (linalg::DotOp) linalg.fill (linalg::FillOp) linalg.generic (linalg::GenericOp) linalg.indexed_generic (linalg::IndexedGenericOp) linalg.range (linalg::RangeOp) linalg.reshape (linalg::ReshapeOp) linalg.</description></item><item><title>'llvm' Dialect</title><link>https://mlir.llvm.org/docs/Dialects/LLVM/</link><pubDate>Thu, 01 Jan 1970 00:00:00 +0000</pubDate><guid>https://mlir.llvm.org/docs/Dialects/LLVM/</guid><description>This dialect wraps the LLVM IR types and instructions into MLIR types and operations. It provides several additional operations that are necessary to cover for the differences in the IR structure (e.g., MLIR does not have phi operations and LLVM IR does not have a constant operation).
In this document, we use &amp;ldquo;LLVM IR&amp;rdquo; to designate the intermediate representation of LLVM and &amp;ldquo;LLVM IR dialect&amp;rdquo; to refer to the MLIR dialect reflecting LLVM instructions and types.</description></item><item><title>'nvvm' Dialect</title><link>https://mlir.llvm.org/docs/Dialects/NVVMDialect/</link><pubDate>Thu, 01 Jan 1970 00:00:00 +0000</pubDate><guid>https://mlir.llvm.org/docs/Dialects/NVVMDialect/</guid><description>Operation definition nvvm.barrier0 (NVVM::Barrier0Op) nvvm.read.ptx.sreg.ntid.x (NVVM::BlockDimXOp) nvvm.read.ptx.sreg.ntid.y (NVVM::BlockDimYOp) nvvm.read.ptx.sreg.ntid.z (NVVM::BlockDimZOp) nvvm.read.ptx.sreg.ctaid.x (NVVM::BlockIdXOp) nvvm.read.ptx.sreg.ctaid.y (NVVM::BlockIdYOp) nvvm.read.ptx.sreg.ctaid.z (NVVM::BlockIdZOp) nvvm.read.ptx.sreg.nctaid.x (NVVM::GridDimXOp) nvvm.read.ptx.sreg.nctaid.y (NVVM::GridDimYOp) nvvm.read.ptx.sreg.nctaid.z (NVVM::GridDimZOp) nvvm.read.ptx.sreg.laneid (NVVM::LaneIdOp) nvvm.mma.sync (NVVM::MmaOp) nvvm.shfl.sync.bfly (NVVM::ShflBflyOp) nvvm.read.ptx.sreg.tid.x (NVVM::ThreadIdXOp) nvvm.read.ptx.sreg.tid.y (NVVM::ThreadIdYOp) nvvm.read.ptx.sreg.tid.z (NVVM::ThreadIdZOp) nvvm.vote.ballot.sync (NVVM::VoteBallotOp) nvvm.read.ptx.sreg.warpsize (NVVM::WarpSizeOp) Operation definition nvvm.barrier0 (NVVM::Barrier0Op) Syntax:
operation ::= `nvvm.barrier0` attr-dict nvvm.read.ptx.sreg.ntid.x (NVVM::BlockDimXOp) Syntax:
operation ::= `nvvm.read.ptx.sreg.ntid.x` attr-dict `:` type($res) Results: Result Description res LLVM dialect type nvvm.</description></item><item><title>'omp' Dialect</title><link>https://mlir.llvm.org/docs/Dialects/OpenMPDialect/</link><pubDate>Thu, 01 Jan 1970 00:00:00 +0000</pubDate><guid>https://mlir.llvm.org/docs/Dialects/OpenMPDialect/</guid><description>Operation definition omp.barrier (omp::BarrierOp) omp.flush (omp::FlushOp) omp.master (omp::MasterOp) omp.parallel (omp::ParallelOp) omp.taskwait (omp::TaskwaitOp) omp.taskyield (omp::TaskyieldOp) omp.terminator (omp::TerminatorOp) Operation definition omp.barrier (omp::BarrierOp) barrier construct
Syntax:
operation ::= `omp.barrier` attr-dict The barrier construct specifies an explicit barrier at the point at which the construct appears.
omp.flush (omp::FlushOp) flush construct
Syntax:
operation ::= `omp.flush` attr-dict ($varList^ `:` type($varList))? The flush construct executes the OpenMP flush operation. This operation makes a thread’s temporary view of memory consistent with memory and enforces an order on the memory operations of the variables explicitly specified or implied.</description></item><item><title>'quant' Dialect</title><link>https://mlir.llvm.org/docs/Dialects/QuantDialect/</link><pubDate>Thu, 01 Jan 1970 00:00:00 +0000</pubDate><guid>https://mlir.llvm.org/docs/Dialects/QuantDialect/</guid><description>Type definition UniformQuantizedType Operation definition quant.const_fake_quant (quant::ConstFakeQuant) quant.const_fake_quant_per_axis (quant::ConstFakeQuantPerAxis) quant.coupled_ref (quant::CoupledRefOp) quant.dcast (quant::DequantizeCastOp) quant.qcast (quant::QuantizeCastOp) quant.region (quant::QuantizeRegionOp) quant.return (quant::ReturnOp) quant.stats (quant::StatisticsOp) quant.stats_ref (quant::StatisticsRefOp) quant.scast (quant::StorageCastOp) Type definition UniformQuantizedType Operation definition quant.const_fake_quant (quant::ConstFakeQuant) Simulates the effect of uniform quantization with const range. Given a const min, max, num_bits and narrow_range attribute, applies the same uniform quantization simulation as is done by the TensorFlow fake_quant_with_min_max_args op.</description></item><item><title>'rocdl' Dialect</title><link>https://mlir.llvm.org/docs/Dialects/ROCDLDialect/</link><pubDate>Thu, 01 Jan 1970 00:00:00 +0000</pubDate><guid>https://mlir.llvm.org/docs/Dialects/ROCDLDialect/</guid><description>Operation definition rocdl.barrier (ROCDL::BarrierOp) rocdl.workgroup.dim.x (ROCDL::BlockDimXOp) rocdl.workgroup.dim.y (ROCDL::BlockDimYOp) rocdl.workgroup.dim.z (ROCDL::BlockDimZOp) rocdl.workgroup.id.x (ROCDL::BlockIdXOp) rocdl.workgroup.id.y (ROCDL::BlockIdYOp) rocdl.workgroup.id.z (ROCDL::BlockIdZOp) rocdl.grid.dim.x (ROCDL::GridDimXOp) rocdl.grid.dim.y (ROCDL::GridDimYOp) rocdl.grid.dim.z (ROCDL::GridDimZOp) rocdl.buffer.load (ROCDL::MubufLoadOp) rocdl.buffer.store (ROCDL::MubufStoreOp) rocdl.workitem.id.x (ROCDL::ThreadIdXOp) rocdl.workitem.id.y (ROCDL::ThreadIdYOp) rocdl.workitem.id.z (ROCDL::ThreadIdZOp) rocdl.mfma.f32.16x16x16f16 (ROCDL::mfma_f32_16x16x16f16) rocdl.mfma.f32.16x16x1f32 (ROCDL::mfma_f32_16x16x1f32) rocdl.mfma.f32.16x16x2bf16 (ROCDL::mfma_f32_16x16x2bf16) rocdl.mfma.f32.16x16x4f16 (ROCDL::mfma_f32_16x16x4f16) rocdl.mfma.f32.16x16x4f32 (ROCDL::mfma_f32_16x16x4f32) rocdl.mfma.f32.16x16x8bf16 (ROCDL::mfma_f32_16x16x8bf16) rocdl.mfma.f32.32x32x1f32 (ROCDL::mfma_f32_32x32x1f32) rocdl.mfma.f32.32x32x2bf16 (ROCDL::mfma_f32_32x32x2bf16) rocdl.mfma.f32.32x32x2f32 (ROCDL::mfma_f32_32x32x2f32) rocdl.mfma.f32.32x32x4bf16 (ROCDL::mfma_f32_32x32x4bf16) rocdl.mfma.f32.32x32x4f16 (ROCDL::mfma_f32_32x32x4f16) rocdl.mfma.f32.32x32x8f16 (ROCDL::mfma_f32_32x32x8f16) rocdl.mfma.f32.4x4x1f32 (ROCDL::mfma_f32_4x4x1f32) rocdl.mfma.f32.4x4x2bf16 (ROCDL::mfma_f32_4x4x2bf16) rocdl.mfma.f32.4x4x4f16 (ROCDL::mfma_f32_4x4x4f16) rocdl.mfma.i32.16x16x16i8 (ROCDL::mfma_i32_16x16x16i8) rocdl.mfma.i32.16x16x4i8 (ROCDL::mfma_i32_16x16x4i8) rocdl.mfma.i32.32x32x4i8 (ROCDL::mfma_i32_32x32x4i8) rocdl.</description></item><item><title>'scf' Dialect</title><link>https://mlir.llvm.org/docs/Dialects/SCFDialect/</link><pubDate>Thu, 01 Jan 1970 00:00:00 +0000</pubDate><guid>https://mlir.llvm.org/docs/Dialects/SCFDialect/</guid><description>Operation definition scf.for (ForOp) scf.if (IfOp) scf.parallel (ParallelOp) scf.reduce (ReduceOp) scf.reduce.return (ReduceReturnOp) scf.yield (YieldOp) Operation definition scf.for (ForOp) for operation
The &amp;ldquo;scf.for&amp;rdquo; operation represents a loop taking 3 SSA value as operands that represent the lower bound, upper bound and step respectively. The operation defines an SSA value for its induction variable. It has one region capturing the loop body. The induction variable is represented as an argument of this region.</description></item><item><title>'shape' Dialect</title><link>https://mlir.llvm.org/docs/Dialects/ShapeDialect/</link><pubDate>Thu, 01 Jan 1970 00:00:00 +0000</pubDate><guid>https://mlir.llvm.org/docs/Dialects/ShapeDialect/</guid><description>Types and operations for shape dialect
This dialect contains operations for shape inference.
Note: Unless explicitly stated, all functions that return a shape and take shapes as input, return the invalid shape if one of its operands is an invalid shape. This avoids flagging multiple errors for one verification failure. The dialect itself does not specify how errors should be combined (there are multiple different options, from always choosing first operand, concatting etc.</description></item><item><title>'spv' Dialect</title><link>https://mlir.llvm.org/docs/Dialects/SPIR-V/</link><pubDate>Thu, 01 Jan 1970 00:00:00 +0000</pubDate><guid>https://mlir.llvm.org/docs/Dialects/SPIR-V/</guid><description>This document describes the design of the SPIR-V dialect in MLIR. It lists various design choices we made for modeling different SPIR-V mechanisms, and their rationale.
This document also explains in a high-level manner how different components are organized and implemented in the code and gives steps to follow for extending them.
This document assumes familiarity with SPIR-V. SPIR-V is the Khronos Group’s binary intermediate language for representing graphics shaders and compute kernels.</description></item><item><title>'std' Dialect</title><link>https://mlir.llvm.org/docs/Dialects/Standard/</link><pubDate>Thu, 01 Jan 1970 00:00:00 +0000</pubDate><guid>https://mlir.llvm.org/docs/Dialects/Standard/</guid><description>This dialect provides documentation for operations within the Standard dialect.
Note: This dialect is a collection of operations for several different concepts, and should be split into multiple more-focused dialects accordingly.
Operations std.absf (AbsFOp) std.addcf (AddCFOp) std.addf (AddFOp) std.addi (AddIOp) std.alloc (AllocOp) std.alloca (AllocaOp) std.and (AndOp) std.assert (AssertOp) std.assume_alignment (AssumeAlignmentOp) std.atomic_rmw (AtomicRMWOp) std.atomic_yield (AtomicYieldOp) std.br (BranchOp) std.call_indirect (CallIndirectOp) std.call (CallOp) std.ceilf (CeilFOp) std.cmpf (CmpFOp) std.cmpi (CmpIOp) std.cond_br (CondBranchOp) std.</description></item><item><title>'vector' Dialect</title><link>https://mlir.llvm.org/docs/Dialects/Vector/</link><pubDate>Thu, 01 Jan 1970 00:00:00 +0000</pubDate><guid>https://mlir.llvm.org/docs/Dialects/Vector/</guid><description>Positioning in the Codegen Infrastructure Components of a Generic Retargetable Vector-Level Dialect Short Description of the Existing Infrastructure LLVM level Hardware Vector Ops Virtual Vector Ops Virtual Vector Rewrite Patterns Virtual Vector to Hardware Vector Lowering Rationale Hardware as vector Machines of Minimum Granularity Transformations Problems Avoided The Big Out-Of-Scope Piece: Automatic Vectorization Bikeshed Naming Discussion DeeperDive Alternatives For Lowering an n-D Vector Type to LLVM Constraints Inherited from LLVM (see LangRef) Nested Aggregate Flattened 1-D Vector Type Discussion Relationship to LLVM matrix type proposal.</description></item></channel></rss>