<stg><name>LinearImageFilter_Pipeline_ker_cols</name>


<trans_list>

<trans id="193" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %sum_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:2 %mul35_i_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %mul35_i

]]></Node>
<StgValue><ssdm name="mul35_i_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:3 %mul_i_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %mul_i

]]></Node>
<StgValue><ssdm name="mul_i_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows

]]></Node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %newRow_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %newRow

]]></Node>
<StgValue><ssdm name="newRow_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:6 %newCol_2_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %newCol_2

]]></Node>
<StgValue><ssdm name="newCol_2_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %kernel_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_offset

]]></Node>
<StgValue><ssdm name="kernel_offset_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:8 %tmp = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %image_in_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_in_offset

]]></Node>
<StgValue><ssdm name="image_in_offset_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:10 %tmp_1 = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %empty_31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:11 %tmp_2 = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %empty_30

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:12 %newRow_1_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %newRow_1

]]></Node>
<StgValue><ssdm name="newRow_1_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:13 %rev_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %rev

]]></Node>
<StgValue><ssdm name="rev_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:14 %tmp_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_29

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:16 %tmp_4 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty_28

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %col_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %col

]]></Node>
<StgValue><ssdm name="col_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:18 %padding_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %padding

]]></Node>
<StgValue><ssdm name="padding_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %kernel_dim_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_dim

]]></Node>
<StgValue><ssdm name="kernel_dim_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %sum_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum

]]></Node>
<StgValue><ssdm name="sum_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="31">
<![CDATA[
newFuncRoot:21 %p_cast = zext i31 %tmp_4

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 1000, void @empty_3, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 10000000, void @empty_2, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %store_ln21 = store i32 %sum_read, i32 %sum_1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %store_ln36 = store i32 0, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:26 %br_ln0 = br void %for.body12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body12:0 %j_1 = load i32 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12:3 %icmp_ln36 = icmp_eq  i32 %j_1, i32 %kernel_dim_read

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body12:5 %br_ln36 = br i1 %icmp_ln36, void %for.body12.split, void %for.inc23.exitStub

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:2 %sub_ln41 = sub i32 %col_read, i32 %p_cast

]]></Node>
<StgValue><ssdm name="sub_ln41"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:3 %newCol = add i32 %j_1, i32 %sub_ln41

]]></Node>
<StgValue><ssdm name="newCol"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="30" op_0_bw="32">
<![CDATA[
for.body12.split:4 %trunc_ln24 = trunc i32 %newCol

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="31" op_0_bw="32">
<![CDATA[
for.body12.split:5 %trunc_ln24_1 = trunc i32 %newCol

]]></Node>
<StgValue><ssdm name="trunc_ln24_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body12.split:6 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newCol, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.body12:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.body12:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12:4 %add_ln36 = add i32 %j_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body12.split:0 %specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln21"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body12.split:1 %specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln36"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:7 %icmp_ln62 = icmp_ult  i32 %newCol, i32 %cols_read

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body12.split:8 %xor_ln62 = xor i1 %icmp_ln62, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln62"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body12.split:9 %or_ln62 = or i1 %tmp_3, i1 %rev_read

]]></Node>
<StgValue><ssdm name="or_ln62"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body12.split:10 %or_ln62_2 = or i1 %or_ln62, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="or_ln62_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body12.split:11 %or_ln62_1 = or i1 %or_ln62_2, i1 %xor_ln62

]]></Node>
<StgValue><ssdm name="or_ln62_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body12.split:12 %br_ln62 = br i1 %or_ln62_1, void %if.end, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.then.i:0 %switch_ln64 = switch i8 %padding_read, void %for.inc, i8 1, void %sw.bb.i, i8 2, void %sw.bb18.i_ifconv

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="padding_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i_ifconv:0 %neg = sub i32 0, i32 %newRow_read

]]></Node>
<StgValue><ssdm name="neg"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="padding_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i_ifconv:1 %abscond = icmp_sgt  i32 %newRow_read, i32 0

]]></Node>
<StgValue><ssdm name="abscond"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="padding_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb18.i_ifconv:2 %abs = select i1 %abscond, i32 %newRow_read, i32 %neg

]]></Node>
<StgValue><ssdm name="abs"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="padding_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i_ifconv:3 %newRow_3 = add i32 %abs, i32 4294967295

]]></Node>
<StgValue><ssdm name="newRow_3"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="padding_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb18.i_ifconv:4 %newRow_2 = select i1 %tmp_3, i32 %newRow_3, i32 %newRow_read

]]></Node>
<StgValue><ssdm name="newRow_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="padding_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="30" op_0_bw="32">
<![CDATA[
sw.bb18.i_ifconv:5 %trunc_ln23 = trunc i32 %newRow_2

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="padding_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i_ifconv:11 %neg1 = sub i32 0, i32 %newCol

]]></Node>
<StgValue><ssdm name="neg1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="padding_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i_ifconv:12 %abscond2 = icmp_sgt  i32 %newCol, i32 0

]]></Node>
<StgValue><ssdm name="abscond2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="padding_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb18.i_ifconv:13 %abs3 = select i1 %abscond2, i32 %newCol, i32 %neg1

]]></Node>
<StgValue><ssdm name="abs3"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="padding_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i_ifconv:14 %newCol_4 = add i32 %abs3, i32 4294967295

]]></Node>
<StgValue><ssdm name="newCol_4"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="padding_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb18.i_ifconv:15 %newCol_5 = select i1 %tmp_5, i32 %newCol_4, i32 %newCol

]]></Node>
<StgValue><ssdm name="newCol_5"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="padding_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="30" op_0_bw="32">
<![CDATA[
sw.bb18.i_ifconv:16 %trunc_ln24_3 = trunc i32 %newCol_5

]]></Node>
<StgValue><ssdm name="trunc_ln24_3"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="padding_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
sw.bb.i:0 %newCol_1 = select i1 %tmp_5, i31 0, i31 %trunc_ln24_1

]]></Node>
<StgValue><ssdm name="newCol_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="padding_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="31">
<![CDATA[
sw.bb.i:1 %zext_ln24 = zext i31 %newCol_1

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="padding_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="30" op_0_bw="31">
<![CDATA[
sw.bb.i:2 %trunc_ln24_2 = trunc i31 %newCol_1

]]></Node>
<StgValue><ssdm name="trunc_ln24_2"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="padding_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i:3 %icmp_ln79 = icmp_ult  i32 %zext_ln24, i32 %cols_read

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="padding_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb.i:4 %xor_ln79 = xor i1 %icmp_ln79, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln79"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="padding_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
sw.bb.i:5 %newCol_3 = select i1 %xor_ln79, i30 %newCol_2_read, i30 %trunc_ln24_2

]]></Node>
<StgValue><ssdm name="newCol_3"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="padding_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i:6 %br_ln83 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="30" op_0_bw="32">
<![CDATA[
if.end:13 %trunc_ln48 = trunc i32 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
if.end:14 %add_ln48_2 = add i30 %trunc_ln48, i30 %tmp

]]></Node>
<StgValue><ssdm name="add_ln48_2"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
if.end:15 %shl_ln48_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %add_ln48_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln48_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:16 %add_ln48_3 = add i32 %shl_ln48_1, i32 %kernel_offset_read

]]></Node>
<StgValue><ssdm name="add_ln48_3"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end:17 %trunc_ln48_4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln48_3, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln48_4"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:0 %store_ln36 = store i32 %add_ln36, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
for.inc:1 %br_ln36 = br void %for.body12

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="101" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="padding_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i_ifconv:6 %icmp_ln89 = icmp_ult  i32 %newRow_2, i32 %rows_read

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="padding_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb18.i_ifconv:7 %xor_ln89 = xor i1 %icmp_ln89, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="padding_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
sw.bb18.i_ifconv:8 %add_ln91 = add i30 %mul_i_read, i30 1073741823

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="padding_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
sw.bb18.i_ifconv:9 %newRow_4 = sub i30 %add_ln91, i30 %trunc_ln23

]]></Node>
<StgValue><ssdm name="newRow_4"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="padding_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
sw.bb18.i_ifconv:10 %newRow_5 = select i1 %xor_ln89, i30 %newRow_4, i30 %trunc_ln23

]]></Node>
<StgValue><ssdm name="newRow_5"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="padding_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i_ifconv:17 %icmp_ln97 = icmp_ult  i32 %newCol_5, i32 %cols_read

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="padding_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb18.i_ifconv:18 %xor_ln97 = xor i1 %icmp_ln97, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln97"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="padding_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
sw.bb18.i_ifconv:19 %add_ln99 = add i30 %mul35_i_read, i30 1073741823

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="padding_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
sw.bb18.i_ifconv:20 %newCol_6 = sub i30 %add_ln99, i30 %trunc_ln24_3

]]></Node>
<StgValue><ssdm name="newCol_6"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="padding_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
sw.bb18.i_ifconv:21 %newCol_7 = select i1 %xor_ln97, i30 %newCol_6, i30 %trunc_ln24_3

]]></Node>
<StgValue><ssdm name="newCol_7"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="1"/>
<literal name="padding_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
sw.bb18.i_ifconv:22 %br_ln101 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="30">
<![CDATA[
if.end:18 %sext_ln48_1 = sext i30 %trunc_ln48_4

]]></Node>
<StgValue><ssdm name="sext_ln48_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:19 %kernel_addr = getelementptr i32 %kernel, i32 %sext_ln48_1

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end:20 %kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1

]]></Node>
<StgValue><ssdm name="kernel_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0" op_4_bw="30" op_5_bw="0">
<![CDATA[
if.end:0 %newCol_6_ph = phi i30 %newCol_3, void %sw.bb.i, i30 %newCol_7, void %sw.bb18.i_ifconv, i30 %trunc_ln24, void %for.body12.split

]]></Node>
<StgValue><ssdm name="newCol_6_ph"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0" op_4_bw="30" op_5_bw="0">
<![CDATA[
if.end:1 %newRow_6_ph = phi i30 %newRow_1_read, void %sw.bb.i, i30 %newRow_5, void %sw.bb18.i_ifconv, i30 %tmp_2, void %for.body12.split

]]></Node>
<StgValue><ssdm name="newRow_6_ph"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
if.end:3 %mul_ln48 = mul i30 %newRow_6_ph, i30 %tmp_1

]]></Node>
<StgValue><ssdm name="mul_ln48"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end:20 %kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1

]]></Node>
<StgValue><ssdm name="kernel_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="119" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
if.end:3 %mul_ln48 = mul i30 %newRow_6_ph, i30 %tmp_1

]]></Node>
<StgValue><ssdm name="mul_ln48"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end:20 %kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1

]]></Node>
<StgValue><ssdm name="kernel_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="121" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
if.end:4 %add_ln48 = add i30 %mul_ln48, i30 %newCol_6_ph

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
if.end:5 %shl_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %add_ln48, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:6 %add_ln48_1 = add i32 %shl_ln1, i32 %image_in_offset_read

]]></Node>
<StgValue><ssdm name="add_ln48_1"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end:7 %trunc_ln48_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln48_1, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln48_1"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end:20 %kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1

]]></Node>
<StgValue><ssdm name="kernel_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="30">
<![CDATA[
if.end:8 %sext_ln48 = sext i30 %trunc_ln48_1

]]></Node>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:9 %image_in_addr = getelementptr i32 %image_in, i32 %sext_ln48

]]></Node>
<StgValue><ssdm name="image_in_addr"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end:10 %image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1

]]></Node>
<StgValue><ssdm name="image_in_load_req"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end:20 %kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1

]]></Node>
<StgValue><ssdm name="kernel_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="130" st_id="8" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end:10 %image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1

]]></Node>
<StgValue><ssdm name="image_in_load_req"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end:20 %kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1

]]></Node>
<StgValue><ssdm name="kernel_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="132" st_id="9" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end:10 %image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1

]]></Node>
<StgValue><ssdm name="image_in_load_req"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end:20 %kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1

]]></Node>
<StgValue><ssdm name="kernel_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="134" st_id="10" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end:10 %image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1

]]></Node>
<StgValue><ssdm name="image_in_load_req"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end:20 %kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1

]]></Node>
<StgValue><ssdm name="kernel_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="136" st_id="11" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end:10 %image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1

]]></Node>
<StgValue><ssdm name="image_in_load_req"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end:21 %kernel_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %kernel_addr

]]></Node>
<StgValue><ssdm name="kernel_addr_read"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="138" st_id="12" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end:10 %image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1

]]></Node>
<StgValue><ssdm name="image_in_load_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="139" st_id="13" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end:10 %image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1

]]></Node>
<StgValue><ssdm name="image_in_load_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="140" st_id="14" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end:10 %image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1

]]></Node>
<StgValue><ssdm name="image_in_load_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="141" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end:11 %image_in_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %image_in_addr

]]></Node>
<StgValue><ssdm name="image_in_addr_read"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="142" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
if.end:12 %bitcast_ln48 = bitcast i32 %image_in_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln48"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
if.end:22 %bitcast_ln48_1 = bitcast i32 %kernel_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln48_1"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:23 %mul = fmul i32 %bitcast_ln48, i32 %bitcast_ln48_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="145" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:23 %mul = fmul i32 %bitcast_ln48, i32 %bitcast_ln48_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="146" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:23 %mul = fmul i32 %bitcast_ln48, i32 %bitcast_ln48_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="147" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:23 %mul = fmul i32 %bitcast_ln48, i32 %bitcast_ln48_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="148" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end:2 %sum_1_load_1 = load i32 %sum_1

]]></Node>
<StgValue><ssdm name="sum_1_load_1"/></StgValue>
</operation>

<operation id="149" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:24 %sum_2 = fadd i32 %sum_1_load_1, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="156" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc23.exitStub:0 %sum_1_load = load i32 %sum_1

]]></Node>
<StgValue><ssdm name="sum_1_load"/></StgValue>
</operation>

<operation id="157" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc23.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_2_out, i32 %sum_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="158" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0">
<![CDATA[
for.inc23.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="150" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:24 %sum_2 = fadd i32 %sum_1_load_1, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="151" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:24 %sum_2 = fadd i32 %sum_1_load_1, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="152" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:24 %sum_2 = fadd i32 %sum_1_load_1, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="153" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:24 %sum_2 = fadd i32 %sum_1_load_1, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="154" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end:25 %store_ln21 = store i32 %sum_2, i32 %sum_1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="155" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="padding_read" val="2"/>
</and_exp><and_exp><literal name="padding_read" val="1"/>
</and_exp><and_exp><literal name="or_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
if.end:26 %br_ln49 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
