Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Tue Feb  4 15:40:49 2020
| Host         : WIN-0JR3P7S3KIR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab2_top_control_sets_placed.rpt
| Design       : lab2_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    65 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               9 |            4 |
| No           | Yes                   | No                     |              39 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------+---------------------------------+------------------+----------------+
|       Clock Signal       |  Enable Signal  |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+--------------------------+-----------------+---------------------------------+------------------+----------------+
|  u2/sclk                 |                 | u4/cnt1_n_0                     |                1 |              1 |
|  clk_IBUF                |                 |                                 |                1 |              1 |
|  mmcm_inst/inst/clk_out1 |                 |                                 |                1 |              1 |
|  mmcm_inst/inst/clk_out1 |                 | D1/display/VS0                  |                1 |              1 |
|  mmcm_inst/inst/clk_out1 |                 | D1/display/HS0                  |                1 |              1 |
|  u0/CLK                  |                 |                                 |                1 |              2 |
|  u2/sclk                 |                 | u4/cnt[3]_i_1_n_0               |                1 |              4 |
|  mmcm_inst/inst/clk_out1 |                 | reset_IBUF                      |                4 |              9 |
|  mmcm_inst/inst/clk_out1 |                 | D1/display/hcounter[10]_i_1_n_0 |                4 |             11 |
|  mmcm_inst/inst/clk_out1 | D1/display/eqOp | D1/display/vcounter[10]_i_1_n_0 |                4 |             11 |
|  clk_IBUF                |                 | u0/period_count[0]_i_1_n_0      |                6 |             21 |
+--------------------------+-----------------+---------------------------------+------------------+----------------+


