Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\AltiumDesigns\ball_dropper_rev3\BALL_DROPPER_REV3.PcbDoc
Date     : 12/21/2015
Time     : 4:48:17 PM

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.152mm) (All),(All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.203mm) (Max=2.032mm) (Preferred=0.203mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.025mm) (All),(All)
   Violation between Via (91.186mm,60.198mm) Top Layer to Bottom Layer and 
                     Pad U10-14(91.485mm,61.516mm)  Top Layer
   Violation between Via (98.933mm,62.611mm) Top Layer to Bottom Layer and 
                     Pad R2-2(97.367mm,62.389mm)  Bottom Layer
   Violation between Via (137.287mm,86.868mm) Top Layer to Bottom Layer and 
                     Via (137.687mm,85.827mm) Top Layer to Bottom Layer
   Violation between Via (120.523mm,76.835mm) Top Layer to Bottom Layer and 
                     Via (119.888mm,77.724mm) Top Layer to Bottom Layer
   Violation between Via (92.964mm,99.06mm) Top Layer to Bottom Layer and 
                     Via (93.853mm,99.695mm) Top Layer to Bottom Layer
   Violation between Via (95.504mm,99.949mm) Top Layer to Bottom Layer and 
                     Via (94.869mm,99.06mm) Top Layer to Bottom Layer
   Violation between Via (103.759mm,99.314mm) Top Layer to Bottom Layer and 
                     Via (104.648mm,99.949mm) Top Layer to Bottom Layer
   Violation between Via (103.782mm,65.51mm) Top Layer to Bottom Layer and 
                     Via (103.203mm,64.565mm) Top Layer to Bottom Layer
   Violation between Via (136.144mm,88.9mm) Top Layer to Bottom Layer and 
                     Via (135.509mm,89.789mm) Top Layer to Bottom Layer
Rule Violations :9

Processing Rule : Silk To Solder Mask (Clearance=0.127mm) (IsPad),(All)
   Violation between Text "HOT" (93.853mm,68.199mm)  Top Overlay and 
                     Pad R63-2(93.091mm,68.542mm)  Top Layer
   Violation between Text "HOT" (93.853mm,68.199mm)  Top Overlay and 
                     Pad R63-1(93.091mm,70.142mm)  Top Layer
   Violation between Track (115.079mm,95.639mm)(115.079mm,101.862mm)  Top Overlay and 
                     Pad S1-3(114.241mm,96.96mm)  Top Layer
   Violation between Track (125.374mm,53.797mm)(125.374mm,60.02mm)  Top Overlay and 
                     Pad S2-3(124.536mm,55.118mm)  Top Layer
   Violation between Track (132.359mm,53.797mm)(132.359mm,60.02mm)  Top Overlay and 
                     Pad S3-3(131.521mm,55.118mm)  Top Layer
   Violation between Text "C2" (100.584mm,81.788mm)  Bottom Overlay and 
                     Pad C2-2(101.261mm,81.36mm)  Bottom Layer
   Violation between Text "C2" (100.584mm,81.788mm)  Bottom Overlay and 
                     Pad C2-1(101.261mm,79.76mm)  Bottom Layer
   Violation between Text "C3" (103.124mm,85.344mm)  Bottom Overlay and 
                     Pad C3-2(100.88mm,83.062mm)  Bottom Layer
   Violation between Text "C3" (103.124mm,85.344mm)  Bottom Overlay and 
                     Pad C3-1(100.88mm,84.662mm)  Bottom Layer
Rule Violations :9

Processing Rule : Silk to Silk (Clearance=0.127mm) (All),(All)
   Violation between Text "HOT" (93.853mm,68.199mm)  Top Overlay and 
                     Track (93.491mm,69.292mm)(93.491mm,69.392mm)  Top Overlay
   Violation between Text "DISPLAY" (152.019mm,55.372mm)  Top Overlay and 
                     Track (152.273mm,54.864mm)(152.273mm,68.834mm)  Top Overlay
   Violation between Text "ISP" (118.364mm,62.357mm)  Top Overlay and 
                     Track (118.11mm,62.103mm)(118.11mm,66.929mm)  Top Overlay
   Violation between Text "ISP" (118.364mm,62.357mm)  Top Overlay and 
                     Track (118.11mm,62.103mm)(132.08mm,62.103mm)  Top Overlay
   Violation between Text "C20" (89.789mm,83.82mm)  Top Overlay and 
                     Track (85.811mm,81.812mm)(85.811mm,84.812mm)  Top Overlay
   Violation between Text "M5" (90.805mm,92.202mm)  Top Overlay and 
                     Track (90.551mm,89.091mm)(90.551mm,93.98mm)  Top Overlay
   Violation between Text "M5" (90.805mm,92.202mm)  Top Overlay and 
                     Track (90.551mm,93.98mm)(104.521mm,93.98mm)  Top Overlay
   Violation between Text "C3" (103.124mm,85.344mm)  Bottom Overlay and 
                     Track (103.21mm,84.836mm)(104.815mm,84.836mm)  Bottom Overlay
   Violation between Text "C3" (103.124mm,85.344mm)  Bottom Overlay and 
                     Track (103.21mm,83.231mm)(103.21mm,84.836mm)  Bottom Overlay
   Violation between Text "R4" (102.616mm,68.707mm)  Bottom Overlay and 
                     Text "R3" (100.415mm,70.443mm)  Bottom Overlay
Rule Violations :10

Processing Rule : Silk primitive without silk layer
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Rule
Rule Violations :0


Violations Detected : 28
Time Elapsed        : 00:00:06