// Seed: 1317094240
module module_0 (
    output supply0 id_0,
    input wand id_1,
    input wand id_2,
    input wor id_3
    , id_9,
    output wire id_4,
    input wire id_5
    , id_10,
    output tri0 id_6,
    input tri id_7
);
  tri1 id_11 = id_5 & 1;
  assign id_11 = id_3 == 1 == 1'b0;
  wire id_12, id_13;
  wire id_14;
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wire id_4,
    output wor id_5,
    input tri0 id_6,
    input wand id_7,
    input wire id_8,
    input tri0 id_9,
    input uwire id_10,
    output tri id_11,
    input supply1 id_12,
    output supply1 id_13,
    input wand id_14,
    input uwire id_15,
    input uwire id_16,
    output wire id_17,
    input supply0 id_18
    , id_39,
    output uwire id_19,
    output wire id_20,
    input wire id_21,
    input supply0 id_22,
    input supply1 id_23,
    input tri0 id_24
    , id_40,
    output wor id_25,
    input supply0 id_26,
    input tri id_27,
    input tri id_28,
    output tri0 id_29,
    input uwire id_30,
    output tri1 id_31,
    input tri1 id_32,
    output supply1 id_33,
    output wor id_34,
    input uwire id_35,
    input tri1 id_36,
    input tri id_37
);
  assign id_11 = 1;
  module_0(
      id_34, id_14, id_35, id_35, id_13, id_10, id_1, id_21
  );
endmodule
