#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Nov 10 02:02:56 2019
# Process ID: 7076
# Current directory: C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24704 C:\Users\22321\Desktop\project\vivado\Exp\Exp1\Exp1-2\Exp1-2-BD\Exp1-2-BD.xpr
# Log file: C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/vivado.log
# Journal file: C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1/IPcore'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1/IPcore'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/develop/SDX/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'andgate_0' is locked:
* IP definition 'andgate (1.0)' for IP 'andgate_0' (customized with software release 2015.2) was not found in the IP Catalog.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'mux2x1_BD.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
mux2x1_BD_andgate_0_0
mux2x1_BD_andgate_1_0
mux2x1_BD_orgate_0_0
mux2x1_BD_notgate_0_0

update_compile_order -fileset sources_1
open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.srcs/sources_1/bd/mux2x1_BD/mux2x1_BD.bd}
Adding component instance block -- xilinx.com:user:andgate:1.0 - andgate_0
Adding component instance block -- xilinx.com:user:andgate:1.0 - andgate_1
Adding component instance block -- xilinx.com:user:orgate:1.0 - orgate_0
Adding component instance block -- xilinx.com:user:notgate:1.0 - notgate_0
Successfully read diagram <mux2x1_BD> from BD file <C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.srcs/sources_1/bd/mux2x1_BD/mux2x1_BD.bd>
export_ip_user_files -of_objects  [get_files C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.srcs/sources_1/ip/andgate_0/andgate_0.xci] -no_script -reset -force -quiet
remove_files  C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.srcs/sources_1/ip/andgate_0/andgate_0.xci
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 's' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.srcs/sources_1/ipshared/xilinx.com/andgate_v1_0/bc48234d/sources_1/new/andgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.ip_user_files/bd/mux2x1_BD/ip/mux2x1_BD_andgate_0_0/sim/mux2x1_BD_andgate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_BD_andgate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.ip_user_files/bd/mux2x1_BD/ip/mux2x1_BD_andgate_1_0/sim/mux2x1_BD_andgate_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_BD_andgate_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.srcs/sources_1/ipshared/xilinx.com/orgate_v1_0/2ff1b263/sources_1/new/orgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module orgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.ip_user_files/bd/mux2x1_BD/ip/mux2x1_BD_orgate_0_0/sim/mux2x1_BD_orgate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_BD_orgate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.srcs/sources_1/ipshared/xilinx.com/notgate_v1_0/287ad1af/sources_1/new/notgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module notgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.ip_user_files/bd/mux2x1_BD/ip/mux2x1_BD_notgate_0_0/sim/mux2x1_BD_notgate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_BD_notgate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.ip_user_files/bd/mux2x1_BD/hdl/mux2x1_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.srcs/sim_1/new/s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.sim/sim_1/behav/xsim'
"xelab -wto eecd5706fd7243bebe3bac9682f8889d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot s_behav xil_defaultlib.s xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto eecd5706fd7243bebe3bac9682f8889d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot s_behav xil_defaultlib.s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'c' [C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.srcs/sim_1/new/s.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.andgate
Compiling module xil_defaultlib.mux2x1_BD_andgate_0_0
Compiling module xil_defaultlib.mux2x1_BD_andgate_1_0
Compiling module xil_defaultlib.notgate
Compiling module xil_defaultlib.mux2x1_BD_notgate_0_0
Compiling module xil_defaultlib.orgate
Compiling module xil_defaultlib.mux2x1_BD_orgate_0_0
Compiling module xil_defaultlib.mux2x1_BD
Compiling module xil_defaultlib.s
Compiling module xil_defaultlib.glbl
Built simulation snapshot s_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.sim/sim_1/behav/xsim/xsim.dir/s_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.sim/sim_1/behav/xsim/xsim.dir/s_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 10 02:04:55 2019. For additional details about this file, please refer to the WebTalk help file at D:/develop/SDX/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 10 02:04:55 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 854.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_behav -key {Behavioral:sim_1:Functional:s} -tclbatch {s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 898.375 ; gain = 43.605
open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.srcs/sources_1/bd/mux2x1_BD/mux2x1_BD.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 942.926 ; gain = 10.324
open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-2/Exp1-2-BD/Exp1-2-BD.srcs/sources_1/bd/mux2x1_BD/mux2x1_BD.bd}
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A89AE9A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A89AE9A
