$date
	Wed Feb 23 11:55:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! zero_flag $end
$var wire 32 " result [31:0] $end
$var reg 32 # ip1 [31:0] $end
$var reg 32 $ ip2 [31:0] $end
$var reg 5 % operation [4:0] $end
$scope module test_alu $end
$var wire 32 & ip1 [31:0] $end
$var wire 32 ' ip2 [31:0] $end
$var wire 5 ( operation [4:0] $end
$var reg 32 ) result [31:0] $end
$var reg 1 ! zero_flag $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000101 )
b0 (
b101110 '
b10111 &
b0 %
b101110 $
b10111 #
b1000101 "
0!
$end
#40
b1 %
b1 (
b111011 $
b111011 '
b10000000 #
b10000000 &
#60
b1011100 "
b1011100 )
b1000 %
b1000 (
b10 $
b10 '
b10111 #
b10111 &
#80
b1010 "
b1010 )
b1011 %
b1011 (
b101110 $
b101110 '
b1010001110 #
b1010001110 &
#100
b1 "
b1 )
b10 %
b10 (
b1 $
b1 '
b1 #
b1 &
#120
b11 %
b11 (
b0 #
b0 &
#140
1!
b0 "
b0 )
b100 %
b100 (
b1 #
b1 &
#200
