// Seed: 2698254568
module module_0 ();
  assign id_1 = id_1;
  logic [7:0] id_2 = id_1;
  assign id_1[-1] = 1;
  assign module_3.type_6 = 0;
  parameter id_3 = -1;
  assign module_2.type_0 = 0;
  wire id_4;
endmodule
module module_1;
  wire id_2;
  module_0 modCall_1 ();
endmodule
program module_2 (
    input  tri0 id_0,
    input  tri  id_1,
    input  tri1 id_2,
    output tri  id_3
);
  module_0 modCall_1 ();
endmodule
module module_3 (
    output wand id_0,
    input tri id_1,
    output supply0 id_2,
    output uwire id_3,
    output tri id_4,
    input wor id_5,
    input supply1 id_6,
    output supply1 id_7,
    output tri1 id_8,
    input uwire id_9,
    input tri1 id_10,
    output tri0 id_11
);
  assign id_8 = id_5;
  module_0 modCall_1 ();
  assign id_11 = id_6 - id_5;
endmodule
