{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1526925509089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1526925509092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 19:58:28 2018 " "Processing started: Mon May 21 19:58:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1526925509092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1526925509092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sound -c Sound " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sound -c Sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1526925509093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1526925509805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "group_no.vhd 2 1 " "Found 2 design units, including 1 entities, in source file group_no.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 group_no-RTL " "Found design unit 1: group_no-RTL" {  } { { "group_no.vhd" "" { Text "H:/TSIU03/Audio_Project/group_no.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1526925510380 ""} { "Info" "ISGN_ENTITY_NAME" "1 group_no " "Found entity 1: group_no" {  } { { "group_no.vhd" "" { Text "H:/TSIU03/Audio_Project/group_no.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1526925510380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1526925510380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sound.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Sound " "Found entity 1: Sound" {  } { { "Sound.bdf" "" { Schematic "H:/TSIU03/Audio_Project/Sound.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1526925510451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1526925510451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application.vhd 6 3 " "Found 6 design units, including 3 entities, in source file application.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Application-rtl " "Found design unit 1: Application-rtl" {  } { { "Application.vhd" "" { Text "H:/TSIU03/Audio_Project/Application.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1526925510556 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 PSAC-rtl " "Found design unit 2: PSAC-rtl" {  } { { "Application.vhd" "" { Text "H:/TSIU03/Audio_Project/Application.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1526925510556 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 POLY_ROM-rtl " "Found design unit 3: POLY_ROM-rtl" {  } { { "Application.vhd" "" { Text "H:/TSIU03/Audio_Project/Application.vhd" 181 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1526925510556 ""} { "Info" "ISGN_ENTITY_NAME" "1 Application " "Found entity 1: Application" {  } { { "Application.vhd" "" { Text "H:/TSIU03/Audio_Project/Application.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1526925510556 ""} { "Info" "ISGN_ENTITY_NAME" "2 PSAC " "Found entity 2: PSAC" {  } { { "Application.vhd" "" { Text "H:/TSIU03/Audio_Project/Application.vhd" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1526925510556 ""} { "Info" "ISGN_ENTITY_NAME" "3 POLY_ROM " "Found entity 3: POLY_ROM" {  } { { "Application.vhd" "" { Text "H:/TSIU03/Audio_Project/Application.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1526925510556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1526925510556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snddriver.bdf 1 1 " "Found 1 design units, including 1 entities, in source file snddriver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SndDriver " "Found entity 1: SndDriver" {  } { { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1526925510666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1526925510666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ctrl-arch " "Found design unit 1: Ctrl-arch" {  } { { "ctrl.vhd" "" { Text "H:/TSIU03/Audio_Project/ctrl.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1526925510726 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ctrl " "Found entity 1: Ctrl" {  } { { "ctrl.vhd" "" { Text "H:/TSIU03/Audio_Project/ctrl.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1526925510726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1526925510726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channel_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channel_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Channel_Mod-arch2 " "Found design unit 1: Channel_Mod-arch2" {  } { { "Channel_Mod.vhd" "" { Text "H:/TSIU03/Audio_Project/Channel_Mod.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1526925510789 ""} { "Info" "ISGN_ENTITY_NAME" "1 Channel_Mod " "Found entity 1: Channel_Mod" {  } { { "Channel_Mod.vhd" "" { Text "H:/TSIU03/Audio_Project/Channel_Mod.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1526925510789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1526925510789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_audio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_audio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_audio-arch " "Found design unit 1: mux_audio-arch" {  } { { "mux_audio.vhd" "" { Text "H:/TSIU03/Audio_Project/mux_audio.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1526925510847 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_audio " "Found entity 1: mux_audio" {  } { { "mux_audio.vhd" "" { Text "H:/TSIU03/Audio_Project/mux_audio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1526925510847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1526925510847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "volume_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file volume_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 volume_block-arch " "Found design unit 1: volume_block-arch" {  } { { "volume_block.vhd" "" { Text "H:/TSIU03/Audio_Project/volume_block.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1526925510907 ""} { "Info" "ISGN_ENTITY_NAME" "1 volume_block " "Found entity 1: volume_block" {  } { { "volume_block.vhd" "" { Text "H:/TSIU03/Audio_Project/volume_block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1526925510907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1526925510907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_decoder-rtl " "Found design unit 1: keyboard_decoder-rtl" {  } { { "keyboard_decoder.vhd" "" { Text "H:/TSIU03/Audio_Project/keyboard_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1526925510967 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_decoder " "Found entity 1: keyboard_decoder" {  } { { "keyboard_decoder.vhd" "" { Text "H:/TSIU03/Audio_Project/keyboard_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1526925510967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1526925510967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cut_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cut_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cut_output-arch " "Found design unit 1: cut_output-arch" {  } { { "cut_output.vhd" "" { Text "H:/TSIU03/Audio_Project/cut_output.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1526925511039 ""} { "Info" "ISGN_ENTITY_NAME" "1 cut_output " "Found entity 1: cut_output" {  } { { "cut_output.vhd" "" { Text "H:/TSIU03/Audio_Project/cut_output.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1526925511039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1526925511039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SndDriver " "Elaborating entity \"SndDriver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1526925511558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_audio mux_audio:inst5 " "Elaborating entity \"mux_audio\" for hierarchy \"mux_audio:inst5\"" {  } { { "SndDriver.bdf" "inst5" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 184 800 976 296 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1526925511621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Channel_Mod Channel_Mod:inst_left " "Elaborating entity \"Channel_Mod\" for hierarchy \"Channel_Mod:inst_left\"" {  } { { "SndDriver.bdf" "inst_left" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 88 336 528 296 "inst_left" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1526925511669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ctrl Ctrl:inst4 " "Elaborating entity \"Ctrl\" for hierarchy \"Ctrl:inst4\"" {  } { { "SndDriver.bdf" "inst4" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { -176 296 456 0 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1526925511722 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1526925513345 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1526925513345 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1526925513509 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1526925513509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1526925513509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1526925513509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1526925513582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 19:58:33 2018 " "Processing ended: Mon May 21 19:58:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1526925513582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1526925513582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1526925513582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1526925513582 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1526925515078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1526925515081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 19:58:34 2018 " "Processing started: Mon May 21 19:58:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1526925515081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1526925515081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Sound -c Sound " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Sound -c Sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1526925515081 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1526925515915 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Sound EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Sound\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1526925516176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1526925516274 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1526925516274 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1526925516508 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1526925516994 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1526925516994 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1526925516994 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1526925516994 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1526925516994 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1526925516994 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1526925516994 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1526925516994 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1526925516994 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1526925516994 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 388 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1526925516998 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 390 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1526925516998 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 392 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1526925516998 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 394 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1526925516998 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 396 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1526925516998 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1526925516998 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1526925517000 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "65 73 " "No exact pin location assignment(s) for 65 pins of 73 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lrsel " "Pin lrsel not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { lrsel } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { -64 784 960 -48 "lrsel" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lrsel } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 80 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LADC\[15\] " "Pin LADC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LADC[15] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 120 784 960 136 "LADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LADC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 43 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LADC\[14\] " "Pin LADC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LADC[14] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 120 784 960 136 "LADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LADC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 44 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LADC\[13\] " "Pin LADC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LADC[13] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 120 784 960 136 "LADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LADC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 45 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LADC\[12\] " "Pin LADC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LADC[12] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 120 784 960 136 "LADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LADC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 46 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LADC\[11\] " "Pin LADC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LADC[11] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 120 784 960 136 "LADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LADC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 47 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LADC\[10\] " "Pin LADC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LADC[10] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 120 784 960 136 "LADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LADC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 48 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LADC\[9\] " "Pin LADC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LADC[9] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 120 784 960 136 "LADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LADC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 49 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LADC\[8\] " "Pin LADC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LADC[8] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 120 784 960 136 "LADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LADC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 50 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LADC\[7\] " "Pin LADC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LADC[7] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 120 784 960 136 "LADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LADC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 51 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LADC\[6\] " "Pin LADC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LADC[6] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 120 784 960 136 "LADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LADC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 52 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LADC\[5\] " "Pin LADC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LADC[5] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 120 784 960 136 "LADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LADC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 53 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LADC\[4\] " "Pin LADC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LADC[4] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 120 784 960 136 "LADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LADC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 54 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LADC\[3\] " "Pin LADC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LADC[3] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 120 784 960 136 "LADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LADC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 55 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LADC\[2\] " "Pin LADC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LADC[2] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 120 784 960 136 "LADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LADC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 56 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LADC\[1\] " "Pin LADC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LADC[1] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 120 784 960 136 "LADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LADC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 57 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LADC\[0\] " "Pin LADC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LADC[0] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 120 784 960 136 "LADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LADC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 58 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RADC\[15\] " "Pin RADC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RADC[15] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 320 784 960 336 "RADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RADC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 59 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RADC\[14\] " "Pin RADC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RADC[14] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 320 784 960 336 "RADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RADC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 60 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RADC\[13\] " "Pin RADC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RADC[13] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 320 784 960 336 "RADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RADC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 61 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RADC\[12\] " "Pin RADC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RADC[12] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 320 784 960 336 "RADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RADC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 62 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RADC\[11\] " "Pin RADC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RADC[11] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 320 784 960 336 "RADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RADC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 63 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RADC\[10\] " "Pin RADC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RADC[10] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 320 784 960 336 "RADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RADC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 64 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RADC\[9\] " "Pin RADC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RADC[9] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 320 784 960 336 "RADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RADC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 65 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RADC\[8\] " "Pin RADC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RADC[8] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 320 784 960 336 "RADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RADC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 66 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RADC\[7\] " "Pin RADC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RADC[7] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 320 784 960 336 "RADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RADC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 67 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RADC\[6\] " "Pin RADC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RADC[6] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 320 784 960 336 "RADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RADC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 68 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RADC\[5\] " "Pin RADC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RADC[5] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 320 784 960 336 "RADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RADC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 69 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RADC\[4\] " "Pin RADC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RADC[4] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 320 784 960 336 "RADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RADC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 70 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RADC\[3\] " "Pin RADC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RADC[3] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 320 784 960 336 "RADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RADC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 71 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RADC\[2\] " "Pin RADC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RADC[2] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 320 784 960 336 "RADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RADC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 72 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RADC\[1\] " "Pin RADC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RADC[1] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 320 784 960 336 "RADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RADC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 73 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RADC\[0\] " "Pin RADC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RADC[0] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 320 784 960 336 "RADC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RADC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 74 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[15\] " "Pin LDAC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[15] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 11 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[15\] " "Pin RDAC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[15] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 27 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[14\] " "Pin LDAC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[14] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 12 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[14\] " "Pin RDAC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[14] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 28 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[13\] " "Pin LDAC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[13] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 13 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[13\] " "Pin RDAC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[13] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 29 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[12\] " "Pin LDAC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[12] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 14 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[12\] " "Pin RDAC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[12] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 30 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[11\] " "Pin LDAC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[11] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 15 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[11\] " "Pin RDAC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[11] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 31 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[10\] " "Pin LDAC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[10] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 16 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[10\] " "Pin RDAC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[10] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 32 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[9\] " "Pin LDAC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[9] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 17 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[9\] " "Pin RDAC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[9] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 33 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[8\] " "Pin LDAC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[8] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 18 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[8\] " "Pin RDAC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[8] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 34 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[7\] " "Pin LDAC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[7] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 19 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[7\] " "Pin RDAC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[7] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 35 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[6\] " "Pin LDAC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[6] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 20 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[6\] " "Pin RDAC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[6] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 36 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[5\] " "Pin LDAC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[5] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 21 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[5\] " "Pin RDAC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[5] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 37 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[4\] " "Pin LDAC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[4] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 22 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[4\] " "Pin RDAC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[4] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 38 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[3\] " "Pin LDAC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[3] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 23 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[3\] " "Pin RDAC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[3] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 39 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[2\] " "Pin LDAC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[2] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 24 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[2\] " "Pin RDAC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[2] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 40 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[1\] " "Pin LDAC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[1] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 25 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[1\] " "Pin RDAC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[1] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 41 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[0\] " "Pin LDAC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[0] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 26 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[0\] " "Pin RDAC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[0] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 42 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1526925518857 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1526925518857 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sound.sdc " "Synopsys Design Constraints File file not found: 'Sound.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1526925519255 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1526925519256 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1526925519259 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1526925519259 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1526925519260 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1526925519273 ""}  } { { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { -144 80 256 -128 "clk" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 349 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1526925519273 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1526925519789 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1526925519789 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1526925519789 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1526925519790 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1526925519791 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1526925519792 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1526925519792 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1526925519793 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1526925520250 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1526925520250 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1526925520250 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "65 unused 3.3V 32 33 0 " "Number of I/O pins in group: 65 (unused VREF, 3.3V VCCIO, 32 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1526925520255 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1526925520255 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1526925520255 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 10 46 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1526925520257 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1526925520257 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1526925520257 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1526925520257 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1526925520257 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 56 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1526925520257 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1526925520257 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1526925520257 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1526925520257 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1526925520257 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1526925520355 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1526925520355 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1526925520361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1526925523399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1526925523475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1526925523481 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1526925530422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1526925530422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1526925531372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X81_Y61 X91_Y73 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73" {  } { { "loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73"} 81 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1526925534306 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1526925534306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1526925535478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1526925535480 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1526925535480 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1526925535604 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1526925536014 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1526925536114 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1526925536523 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1526925537007 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1526925538553 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "35 Cyclone IV E " "35 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rstn 3.3-V LVTTL M23 " "Pin rstn uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { rstn } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rstn" } } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { -128 80 256 -112 "rstn" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rstn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 77 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL Y2 " "Pin clk uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { -144 80 256 -128 "clk" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 76 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adcdat 3.3-V LVTTL D2 " "Pin adcdat uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { adcdat } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adcdat" } } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 296 64 240 312 "adcdat" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adcdat } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 79 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LDAC\[15\] 3.3-V LVTTL J28 " "Pin LDAC\[15\] uses I/O standard 3.3-V LVTTL at J28" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[15] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 11 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RDAC\[15\] 3.3-V LVTTL J27 " "Pin RDAC\[15\] uses I/O standard 3.3-V LVTTL at J27" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[15] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 27 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LDAC\[14\] 3.3-V LVTTL D16 " "Pin LDAC\[14\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[14] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 12 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RDAC\[14\] 3.3-V LVTTL E19 " "Pin RDAC\[14\] uses I/O standard 3.3-V LVTTL at E19" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[14] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 28 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LDAC\[13\] 3.3-V LVTTL A23 " "Pin LDAC\[13\] uses I/O standard 3.3-V LVTTL at A23" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[13] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 13 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RDAC\[13\] 3.3-V LVTTL C25 " "Pin RDAC\[13\] uses I/O standard 3.3-V LVTTL at C25" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[13] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 29 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LDAC\[12\] 3.3-V LVTTL D15 " "Pin LDAC\[12\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[12] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 14 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RDAC\[12\] 3.3-V LVTTL D25 " "Pin RDAC\[12\] uses I/O standard 3.3-V LVTTL at D25" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[12] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 30 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LDAC\[11\] 3.3-V LVTTL C16 " "Pin LDAC\[11\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[11] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 15 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RDAC\[11\] 3.3-V LVTTL H16 " "Pin RDAC\[11\] uses I/O standard 3.3-V LVTTL at H16" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[11] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 31 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LDAC\[10\] 3.3-V LVTTL B21 " "Pin LDAC\[10\] uses I/O standard 3.3-V LVTTL at B21" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[10] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 16 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RDAC\[10\] 3.3-V LVTTL B25 " "Pin RDAC\[10\] uses I/O standard 3.3-V LVTTL at B25" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[10] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 32 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LDAC\[9\] 3.3-V LVTTL D20 " "Pin LDAC\[9\] uses I/O standard 3.3-V LVTTL at D20" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[9] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 17 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RDAC\[9\] 3.3-V LVTTL D23 " "Pin RDAC\[9\] uses I/O standard 3.3-V LVTTL at D23" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[9] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 33 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LDAC\[8\] 3.3-V LVTTL B23 " "Pin LDAC\[8\] uses I/O standard 3.3-V LVTTL at B23" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[8] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 18 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RDAC\[8\] 3.3-V LVTTL E21 " "Pin RDAC\[8\] uses I/O standard 3.3-V LVTTL at E21" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[8] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 34 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LDAC\[7\] 3.3-V LVTTL F18 " "Pin LDAC\[7\] uses I/O standard 3.3-V LVTTL at F18" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[7] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 19 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RDAC\[7\] 3.3-V LVTTL C23 " "Pin RDAC\[7\] uses I/O standard 3.3-V LVTTL at C23" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[7] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 35 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LDAC\[6\] 3.3-V LVTTL C19 " "Pin LDAC\[6\] uses I/O standard 3.3-V LVTTL at C19" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[6] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 20 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RDAC\[6\] 3.3-V LVTTL F22 " "Pin RDAC\[6\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[6] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 36 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LDAC\[5\] 3.3-V LVTTL C18 " "Pin LDAC\[5\] uses I/O standard 3.3-V LVTTL at C18" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[5] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 21 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RDAC\[5\] 3.3-V LVTTL B22 " "Pin RDAC\[5\] uses I/O standard 3.3-V LVTTL at B22" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[5] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 37 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LDAC\[4\] 3.3-V LVTTL D18 " "Pin LDAC\[4\] uses I/O standard 3.3-V LVTTL at D18" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[4] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 22 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RDAC\[4\] 3.3-V LVTTL C22 " "Pin RDAC\[4\] uses I/O standard 3.3-V LVTTL at C22" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[4] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 38 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LDAC\[3\] 3.3-V LVTTL E24 " "Pin LDAC\[3\] uses I/O standard 3.3-V LVTTL at E24" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[3] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 23 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RDAC\[3\] 3.3-V LVTTL D21 " "Pin RDAC\[3\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[3] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 39 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LDAC\[2\] 3.3-V LVTTL C20 " "Pin LDAC\[2\] uses I/O standard 3.3-V LVTTL at C20" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[2] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 24 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RDAC\[2\] 3.3-V LVTTL A21 " "Pin RDAC\[2\] uses I/O standard 3.3-V LVTTL at A21" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[2] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 40 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LDAC\[1\] 3.3-V LVTTL F19 " "Pin LDAC\[1\] uses I/O standard 3.3-V LVTTL at F19" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[1] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 25 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RDAC\[1\] 3.3-V LVTTL A22 " "Pin RDAC\[1\] uses I/O standard 3.3-V LVTTL at A22" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[1] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 41 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LDAC\[0\] 3.3-V LVTTL F21 " "Pin LDAC\[0\] uses I/O standard 3.3-V LVTTL at F21" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[0] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 216 8 184 232 "LDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 26 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RDAC\[0\] 3.3-V LVTTL E18 " "Pin RDAC\[0\] uses I/O standard 3.3-V LVTTL at E18" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[0] } } } { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Audio_Project/SndDriver.bdf" { { 416 8 184 432 "RDAC" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Audio_Project/" { { 0 { 0 ""} 0 42 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1526925538571 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1526925538571 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/TSIU03/Audio_Project/Sound.fit.smsg " "Generated suppressed messages file H:/TSIU03/Audio_Project/Sound.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1526925538810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1106 " "Peak virtual memory: 1106 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1526925539692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 19:58:59 2018 " "Processing ended: Mon May 21 19:58:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1526925539692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1526925539692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1526925539692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1526925539692 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1526925542494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1526925542497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 19:59:02 2018 " "Processing started: Mon May 21 19:59:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1526925542497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1526925542497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Sound -c Sound " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Sound -c Sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1526925542497 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1526925547086 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1526925547214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "438 " "Peak virtual memory: 438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1526925549023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 19:59:09 2018 " "Processing ended: Mon May 21 19:59:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1526925549023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1526925549023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1526925549023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1526925549023 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1526925550175 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1526925551080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1526925551083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 19:59:10 2018 " "Processing started: Mon May 21 19:59:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1526925551083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1526925551083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Sound -c Sound " "Command: quartus_sta Sound -c Sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1526925551083 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1526925551169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1526925552054 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1526925552133 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1526925552133 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sound.sdc " "Synopsys Design Constraints File file not found: 'Sound.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1526925552683 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1526925552683 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1526925552685 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1526925552685 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1526925553072 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1526925553073 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1526925553074 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1526925553163 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1526925553189 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1526925553189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.051 " "Worst-case setup slack is -2.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925553209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925553209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.051      -135.069 clk  " "   -2.051      -135.069 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925553209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1526925553209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925553230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925553230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 clk  " "    0.402         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925553230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1526925553230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1526925553249 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1526925553267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925553285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925553285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -114.795 clk  " "   -3.000      -114.795 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925553285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1526925553285 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1526925553417 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1526925553434 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1526925553983 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1526925554078 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1526925554100 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1526925554100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.796 " "Worst-case setup slack is -1.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925554119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925554119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.796      -116.811 clk  " "   -1.796      -116.811 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925554119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1526925554119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925554140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925554140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355         0.000 clk  " "    0.355         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925554140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1526925554140 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1526925554160 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1526925554179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925554198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925554198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -114.795 clk  " "   -3.000      -114.795 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925554198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1526925554198 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1526925554320 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1526925554573 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1526925554575 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1526925554575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.455 " "Worst-case setup slack is -0.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925554595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925554595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.455       -24.151 clk  " "   -0.455       -24.151 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925554595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1526925554595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925554616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925554616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182         0.000 clk  " "    0.182         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925554616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1526925554616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1526925554638 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1526925554658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925554678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925554678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -116.563 clk  " "   -3.000      -116.563 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1526925554678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1526925554678 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1526925555419 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1526925555419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "533 " "Peak virtual memory: 533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1526925555690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 19:59:15 2018 " "Processing ended: Mon May 21 19:59:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1526925555690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1526925555690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1526925555690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1526925555690 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1526925558266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1526925558269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 19:59:17 2018 " "Processing started: Mon May 21 19:59:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1526925558269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1526925558269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Sound -c Sound " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Sound -c Sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1526925558270 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sound_7_1200mv_85c_slow.vho H:/TSIU03/Audio_Project/simulation/modelsim/ simulation " "Generated file Sound_7_1200mv_85c_slow.vho in folder \"H:/TSIU03/Audio_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1526925559337 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sound_7_1200mv_0c_slow.vho H:/TSIU03/Audio_Project/simulation/modelsim/ simulation " "Generated file Sound_7_1200mv_0c_slow.vho in folder \"H:/TSIU03/Audio_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1526925559424 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sound_min_1200mv_0c_fast.vho H:/TSIU03/Audio_Project/simulation/modelsim/ simulation " "Generated file Sound_min_1200mv_0c_fast.vho in folder \"H:/TSIU03/Audio_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1526925559506 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sound.vho H:/TSIU03/Audio_Project/simulation/modelsim/ simulation " "Generated file Sound.vho in folder \"H:/TSIU03/Audio_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1526925559590 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sound_7_1200mv_85c_vhd_slow.sdo H:/TSIU03/Audio_Project/simulation/modelsim/ simulation " "Generated file Sound_7_1200mv_85c_vhd_slow.sdo in folder \"H:/TSIU03/Audio_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1526925559661 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sound_7_1200mv_0c_vhd_slow.sdo H:/TSIU03/Audio_Project/simulation/modelsim/ simulation " "Generated file Sound_7_1200mv_0c_vhd_slow.sdo in folder \"H:/TSIU03/Audio_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1526925559734 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sound_min_1200mv_0c_vhd_fast.sdo H:/TSIU03/Audio_Project/simulation/modelsim/ simulation " "Generated file Sound_min_1200mv_0c_vhd_fast.sdo in folder \"H:/TSIU03/Audio_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1526925559805 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sound_vhd.sdo H:/TSIU03/Audio_Project/simulation/modelsim/ simulation " "Generated file Sound_vhd.sdo in folder \"H:/TSIU03/Audio_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1526925559876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "399 " "Peak virtual memory: 399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1526925560000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 19:59:20 2018 " "Processing ended: Mon May 21 19:59:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1526925560000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1526925560000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1526925560000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1526925560000 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus II Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1526925560818 ""}
