<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p744" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_744{left:601px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t2_744{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_744{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_744{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_744{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_744{left:359px;bottom:933px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_744{left:69px;bottom:845px;letter-spacing:0.13px;}
#t8_744{left:69px;bottom:820px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t9_744{left:69px;bottom:804px;letter-spacing:-0.16px;word-spacing:-0.65px;}
#ta_744{left:69px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_744{left:69px;bottom:770px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_744{left:69px;bottom:753px;letter-spacing:-0.16px;word-spacing:-0.88px;}
#td_744{left:69px;bottom:736px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#te_744{left:69px;bottom:712px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#tf_744{left:69px;bottom:695px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_744{left:69px;bottom:671px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_744{left:69px;bottom:654px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ti_744{left:69px;bottom:637px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#tj_744{left:415px;bottom:644px;}
#tk_744{left:430px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tl_744{left:69px;bottom:620px;letter-spacing:-0.16px;word-spacing:-1.05px;}
#tm_744{left:69px;bottom:603px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_744{left:69px;bottom:587px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#to_744{left:69px;bottom:562px;letter-spacing:-0.14px;word-spacing:-1.36px;}
#tp_744{left:69px;bottom:545px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_744{left:69px;bottom:521px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_744{left:69px;bottom:495px;}
#ts_744{left:95px;bottom:498px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#tt_744{left:69px;bottom:472px;}
#tu_744{left:95px;bottom:475px;letter-spacing:-0.22px;word-spacing:-0.37px;}
#tv_744{left:69px;bottom:449px;}
#tw_744{left:95px;bottom:452px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tx_744{left:95px;bottom:435px;letter-spacing:-0.14px;}
#ty_744{left:69px;bottom:409px;}
#tz_744{left:95px;bottom:412px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_744{left:69px;bottom:386px;}
#t11_744{left:95px;bottom:389px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t12_744{left:95px;bottom:373px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t13_744{left:69px;bottom:348px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#t14_744{left:69px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_744{left:69px;bottom:315px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t16_744{left:69px;bottom:293px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_744{left:69px;bottom:253px;letter-spacing:0.13px;}
#t18_744{left:69px;bottom:229px;letter-spacing:-0.11px;}
#t19_744{left:140px;bottom:228px;}
#t1a_744{left:154px;bottom:229px;letter-spacing:-0.18px;}
#t1b_744{left:90px;bottom:211px;letter-spacing:-0.12px;}
#t1c_744{left:69px;bottom:192px;letter-spacing:-0.11px;}
#t1d_744{left:149px;bottom:191px;}
#t1e_744{left:162px;bottom:192px;letter-spacing:-0.07px;}
#t1f_744{left:90px;bottom:174px;letter-spacing:-0.12px;}
#t1g_744{left:200px;bottom:174px;}
#t1h_744{left:207px;bottom:174px;letter-spacing:-0.12px;}
#t1i_744{left:90px;bottom:156px;letter-spacing:-0.11px;}
#t1j_744{left:69px;bottom:137px;letter-spacing:-0.11px;}
#t1k_744{left:149px;bottom:136px;}
#t1l_744{left:161px;bottom:137px;letter-spacing:-0.07px;}
#t1m_744{left:90px;bottom:119px;letter-spacing:-0.12px;}
#t1n_744{left:200px;bottom:119px;}
#t1o_744{left:207px;bottom:119px;letter-spacing:-0.11px;}
#t1p_744{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#t1q_744{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#t1r_744{left:297px;bottom:1065px;letter-spacing:-0.09px;}
#t1s_744{left:297px;bottom:1050px;letter-spacing:-0.18px;}
#t1t_744{left:334px;bottom:1065px;letter-spacing:-0.11px;}
#t1u_744{left:334px;bottom:1050px;letter-spacing:-0.18px;}
#t1v_744{left:408px;bottom:1065px;letter-spacing:-0.15px;}
#t1w_744{left:408px;bottom:1050px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1x_744{left:479px;bottom:1065px;letter-spacing:-0.13px;}
#t1y_744{left:74px;bottom:1027px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1z_744{left:74px;bottom:1005px;letter-spacing:-0.16px;}
#t20_744{left:297px;bottom:1027px;letter-spacing:-0.16px;}
#t21_744{left:334px;bottom:1027px;letter-spacing:-0.11px;}
#t22_744{left:408px;bottom:1027px;letter-spacing:-0.11px;}
#t23_744{left:479px;bottom:1027px;letter-spacing:-0.12px;}
#t24_744{left:479px;bottom:1010px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t25_744{left:479px;bottom:993px;letter-spacing:-0.11px;}
#t26_744{left:85px;bottom:912px;letter-spacing:-0.14px;}
#t27_744{left:195px;bottom:912px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t28_744{left:376px;bottom:912px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t29_744{left:555px;bottom:912px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2a_744{left:731px;bottom:912px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2b_744{left:95px;bottom:888px;letter-spacing:-0.21px;}
#t2c_744{left:186px;bottom:888px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2d_744{left:367px;bottom:888px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2e_744{left:576px;bottom:888px;letter-spacing:-0.15px;}
#t2f_744{left:752px;bottom:888px;letter-spacing:-0.12px;}

.s1_744{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_744{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_744{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_744{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_744{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_744{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s7_744{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
.s8_744{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_744{font-size:17px;font-family:Symbol_5kh;color:#000;}
.sa_744{font-size:14px;font-family:Symbol_5kh;color:#000;}
.sb_744{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts744" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Symbol_5kh;
	src: url("fonts/Symbol_5kh.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg744Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg744" style="-webkit-user-select: none;"><object width="935" height="1210" data="744/744.svg" type="image/svg+xml" id="pdf744" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_744" class="t s1_744">MASKMOVQ—Store Selected Bytes of Quadword </span>
<span id="t2_744" class="t s2_744">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_744" class="t s1_744">4-10 </span><span id="t4_744" class="t s1_744">Vol. 2B </span>
<span id="t5_744" class="t s3_744">MASKMOVQ—Store Selected Bytes of Quadword </span>
<span id="t6_744" class="t s4_744">Instruction Operand Encoding </span>
<span id="t7_744" class="t s4_744">Description </span>
<span id="t8_744" class="t s5_744">Stores selected bytes from the source operand (first operand) into a 64-bit memory location. The mask operand </span>
<span id="t9_744" class="t s5_744">(second operand) selects which bytes from the source operand are written to memory. The source and mask oper- </span>
<span id="ta_744" class="t s5_744">ands are MMX technology registers. The memory location specified by the effective address in the DI/EDI/RDI </span>
<span id="tb_744" class="t s5_744">register (the default segment register is DS, but this may be overridden with a segment-override prefix). The </span>
<span id="tc_744" class="t s5_744">memory location does not need to be aligned on a natural boundary. (The size of the store address depends on the </span>
<span id="td_744" class="t s5_744">address-size attribute.) </span>
<span id="te_744" class="t s5_744">The most significant bit in each byte of the mask operand determines whether the corresponding byte in the source </span>
<span id="tf_744" class="t s5_744">operand is written to the corresponding byte location in memory: 0 indicates no write and 1 indicates write. </span>
<span id="tg_744" class="t s5_744">The MASKMOVQ instruction generates a non-temporal hint to the processor to minimize cache pollution. The non- </span>
<span id="th_744" class="t s5_744">temporal hint is implemented by using a write combining (WC) memory type protocol (see “Caching of Temporal </span>
<span id="ti_744" class="t s5_744">vs. Non-Temporal Data” in Chapter 10, of the Intel </span>
<span id="tj_744" class="t s6_744">® </span>
<span id="tk_744" class="t s5_744">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="tl_744" class="t s5_744">Volume 1). Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation imple- </span>
<span id="tm_744" class="t s5_744">mented with the SFENCE or MFENCE instruction should be used in conjunction with MASKMOVQ instructions if </span>
<span id="tn_744" class="t s5_744">multiple processors might use different memory types to read/write the destination memory locations. </span>
<span id="to_744" class="t s5_744">This instruction causes a transition from x87 FPU to MMX technology state (that is, the x87 FPU top-of-stack pointer </span>
<span id="tp_744" class="t s5_744">is set to 0 and the x87 FPU tag word is set to all 0s [valid]). </span>
<span id="tq_744" class="t s5_744">The behavior of the MASKMOVQ instruction with a mask of all 0s is as follows: </span>
<span id="tr_744" class="t s7_744">• </span><span id="ts_744" class="t s5_744">No data will be written to memory. </span>
<span id="tt_744" class="t s7_744">• </span><span id="tu_744" class="t s5_744">Transition from x87 FPU to MMX technology state will occur. </span>
<span id="tv_744" class="t s7_744">• </span><span id="tw_744" class="t s5_744">Exceptions associated with addressing memory and page faults may still be signaled (implementation </span>
<span id="tx_744" class="t s5_744">dependent). </span>
<span id="ty_744" class="t s7_744">• </span><span id="tz_744" class="t s5_744">Signaling of breakpoints (code or data) is not guaranteed (implementation dependent). </span>
<span id="t10_744" class="t s7_744">• </span><span id="t11_744" class="t s5_744">If the destination memory region is mapped as UC or WP, enforcement of associated semantics for these </span>
<span id="t12_744" class="t s5_744">memory types is not guaranteed (that is, is reserved) and is implementation-specific. </span>
<span id="t13_744" class="t s5_744">The MASKMOVQ instruction can be used to improve performance for algorithms that need to merge data on a byte- </span>
<span id="t14_744" class="t s5_744">by-byte basis. It should not cause a read for ownership; doing so generates unnecessary bandwidth since data is </span>
<span id="t15_744" class="t s5_744">to be written directly using the byte-mask without allocating old data prior to the store. </span>
<span id="t16_744" class="t s5_744">In 64-bit mode, the memory address is specified by DS:RDI. </span>
<span id="t17_744" class="t s4_744">Operation </span>
<span id="t18_744" class="t s8_744">IF (MASK[7] </span><span id="t19_744" class="t s9_744">= </span><span id="t1a_744" class="t s8_744">1) </span>
<span id="t1b_744" class="t s8_744">THEN DEST[DI/EDI] := SRC[7:0] ELSE (* Memory location unchanged *); FI; </span>
<span id="t1c_744" class="t s8_744">IF (MASK[15] </span><span id="t1d_744" class="t s9_744">= </span><span id="t1e_744" class="t s8_744">1) </span>
<span id="t1f_744" class="t s8_744">THEN DEST[DI/EDI </span><span id="t1g_744" class="t sa_744">+</span><span id="t1h_744" class="t s8_744">1] := SRC[15:8] ELSE (* Memory location unchanged *); FI; </span>
<span id="t1i_744" class="t s8_744">(* Repeat operation for 3rd through 6th bytes in source operand *) </span>
<span id="t1j_744" class="t s8_744">IF (MASK[63] </span><span id="t1k_744" class="t s9_744">= </span><span id="t1l_744" class="t s8_744">1) </span>
<span id="t1m_744" class="t s8_744">THEN DEST[DI/EDI </span><span id="t1n_744" class="t sa_744">+</span><span id="t1o_744" class="t s8_744">15] := SRC[63:56] ELSE (* Memory location unchanged *); FI; </span>
<span id="t1p_744" class="t sb_744">Opcode/ </span>
<span id="t1q_744" class="t sb_744">Instruction </span>
<span id="t1r_744" class="t sb_744">Op/ </span>
<span id="t1s_744" class="t sb_744">En </span>
<span id="t1t_744" class="t sb_744">64-Bit </span>
<span id="t1u_744" class="t sb_744">Mode </span>
<span id="t1v_744" class="t sb_744">Compat/ </span>
<span id="t1w_744" class="t sb_744">Leg Mode </span>
<span id="t1x_744" class="t sb_744">Description </span>
<span id="t1y_744" class="t s8_744">NP 0F F7 /r </span>
<span id="t1z_744" class="t s8_744">MASKMOVQ mm1, mm2 </span>
<span id="t20_744" class="t s8_744">RM </span><span id="t21_744" class="t s8_744">Valid </span><span id="t22_744" class="t s8_744">Valid </span><span id="t23_744" class="t s8_744">Selectively write bytes from mm1 to memory location using </span>
<span id="t24_744" class="t s8_744">the byte mask in mm2. The default memory location is </span>
<span id="t25_744" class="t s8_744">specified by DS:DI/EDI/RDI. </span>
<span id="t26_744" class="t sb_744">Op/En </span><span id="t27_744" class="t sb_744">Operand 1 </span><span id="t28_744" class="t sb_744">Operand 2 </span><span id="t29_744" class="t sb_744">Operand 3 </span><span id="t2a_744" class="t sb_744">Operand 4 </span>
<span id="t2b_744" class="t s8_744">RM </span><span id="t2c_744" class="t s8_744">ModRM:reg (r) </span><span id="t2d_744" class="t s8_744">ModRM:r/m (r) </span><span id="t2e_744" class="t s8_744">N/A </span><span id="t2f_744" class="t s8_744">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
