# General Circuit Test History

## Current status (3 tests — diffpair and fourbitadder un-ignored in session 83)

| Test | Error | Root cause |
|---|---|---|
| rtlinv | 4.6% timing at t=9ns | BJT transition timing shift (qb-normalized diffusion charge correct per ngspice but exposes compensating error) |
| schmitt | ~31% at t=293ns settling | Output oscillation during switching (BJT voltage-dependent cap timing) |
| mosamp | ~35% at DC OP | Level 2 MOSFET not implemented (velocity saturation/mobility degradation missing) |

## HFET (1 test)

| Test | Error | Root cause |
|---|---|---|
| hfet/inverter | Wrong DC OP: 1.96V vs -0.275V | Bistable DCFL inverter converges to Vdd state; depletion-mode load pulls output high at every source ramp step |
